--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/Program/MYPRJ~1/HG_Sync/FPGA/SIFT/source/iseconfig/filter.filter -intstyle
ise -v 100 -s 3 -n 3 -fastpaths -xml VmodCAM_Ref.twx VmodCAM_Ref.ncd -o
VmodCAM_Ref.twr VmodCAM_Ref.pcf -ucf hijacker.ucf -ucf atlys_vmodcam.ucf -ucf
timing.ucf -ucf atlys.ucf

Design file:              VmodCAM_Ref.ncd
Physical constraint file: VmodCAM_Ref.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 100 items per endpoint, 3 endpoints per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sck = PERIOD TIMEGRP "sck" 30 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.059ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sck = PERIOD TIMEGRP "sck" 30 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 32.274ns (period - min period limit)
  Period: 33.333ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: hijacker1/SPI_S1/presck/CLK0
  Logical resource: hijacker1/SPI_S1/presck/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 346 paths analyzed, 148 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.148ns.
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/prevRes_2 (SLICE_X39Y69.B4), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/prevRes_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.693ns (Levels of Logic = 2)
  Clock Path Skew:      -4.420ns (0.101 - 4.521)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/prevRes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X39Y89.A4      net (fanout=3)        2.052   Inst_SysCon/DcmProgDone
    SLICE_X39Y89.AMUX    Tilo                  0.313   Inst_SysCon/state_FSM_FFd4
                                                       lut9232_4418
    SLICE_X39Y69.B4      net (fanout=2)        1.601   lut9232_4418
    SLICE_X39Y69.CLK     Tas                   0.227   lut4720_12
                                                       lut10767_5005
                                                       Inst_SysCon/prevRes_2
    -------------------------------------------------  ---------------------------
    Total                                      5.693ns (2.040ns logic, 3.653ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd1 (FF)
  Destination:          Inst_SysCon/prevRes_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      2.893ns (Levels of Logic = 2)
  Clock Path Skew:      -2.308ns (0.101 - 2.409)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd1 to Inst_SysCon/prevRes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y89.AQ      Tcko                  0.391   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd1
    SLICE_X39Y89.A5      net (fanout=2)        0.361   Inst_SysCon/state_FSM_FFd1
    SLICE_X39Y89.AMUX    Tilo                  0.313   Inst_SysCon/state_FSM_FFd4
                                                       lut9232_4418
    SLICE_X39Y69.B4      net (fanout=2)        1.601   lut9232_4418
    SLICE_X39Y69.CLK     Tas                   0.227   lut4720_12
                                                       lut10767_5005
                                                       Inst_SysCon/prevRes_2
    -------------------------------------------------  ---------------------------
    Total                                      2.893ns (0.931ns logic, 1.962ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/DcmProgReg_0 (SLICE_X36Y88.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.740ns (Levels of Logic = 2)
  Clock Path Skew:      -2.354ns (0.457 - 2.811)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X36Y89.C4      net (fanout=3)        1.933   Inst_SysCon/DcmProgDone
    SLICE_X36Y89.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       lut9081_4345
    SLICE_X33Y67.D5      net (fanout=8)        1.727   lut9081_4345
    SLICE_X33Y67.DMUX    Tilo                  0.313   Inst_SysCon/RstD_7
                                                       lut9192_4392
    SLICE_X36Y88.CE      net (fanout=3)        1.727   ][58099_4393
    SLICE_X36Y88.CLK     Tceck                 0.335   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      7.740ns (2.353ns logic, 5.387ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd2 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.182ns (Levels of Logic = 2)
  Clock Path Skew:      -0.242ns (0.457 - 0.699)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd2 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y89.BQ      Tcko                  0.391   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd2
    SLICE_X41Y89.C2      net (fanout=3)        0.786   Inst_SysCon/state_FSM_FFd2
    SLICE_X41Y89.CMUX    Tilo                  0.313   lut4645_2
                                                       lut9100_4359
    SLICE_X33Y67.D2      net (fanout=3)        2.317   ][58053_4360
    SLICE_X33Y67.DMUX    Tilo                  0.313   Inst_SysCon/RstD_7
                                                       lut9192_4392
    SLICE_X36Y88.CE      net (fanout=3)        1.727   ][58099_4393
    SLICE_X36Y88.CLK     Tceck                 0.335   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      6.182ns (1.352ns logic, 4.830ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd3 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.021ns (Levels of Logic = 2)
  Clock Path Skew:      -0.242ns (0.457 - 0.699)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd3 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y89.CQ      Tcko                  0.391   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd3
    SLICE_X41Y89.C1      net (fanout=4)        0.625   Inst_SysCon/state_FSM_FFd3
    SLICE_X41Y89.CMUX    Tilo                  0.313   lut4645_2
                                                       lut9100_4359
    SLICE_X33Y67.D2      net (fanout=3)        2.317   ][58053_4360
    SLICE_X33Y67.DMUX    Tilo                  0.313   Inst_SysCon/RstD_7
                                                       lut9192_4392
    SLICE_X36Y88.CE      net (fanout=3)        1.727   ][58099_4393
    SLICE_X36Y88.CLK     Tceck                 0.335   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      6.021ns (1.352ns logic, 4.669ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_2 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      8.105ns (Levels of Logic = 2)
  Clock Path Skew:      1.965ns (2.072 - 0.107)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_2 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y69.BMUX    Tshcko                0.461   lut4720_12
                                                       Inst_SysCon/prevRes_2
    SLICE_X36Y89.C6      net (fanout=3)        3.337   Inst_SysCon/prevRes<2>
    SLICE_X36Y89.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       lut9081_4345
    SLICE_X33Y67.D5      net (fanout=8)        1.727   lut9081_4345
    SLICE_X33Y67.DMUX    Tilo                  0.313   Inst_SysCon/RstD_7
                                                       lut9192_4392
    SLICE_X36Y88.CE      net (fanout=3)        1.727   ][58099_4393
    SLICE_X36Y88.CLK     Tceck                 0.335   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      8.105ns (1.314ns logic, 6.791ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd6 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.815ns (Levels of Logic = 2)
  Clock Path Skew:      -0.242ns (0.457 - 0.699)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd6 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y89.AQ      Tcko                  0.447   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6
    SLICE_X41Y89.C5      net (fanout=3)        0.363   Inst_SysCon/state_FSM_FFd6
    SLICE_X41Y89.CMUX    Tilo                  0.313   lut4645_2
                                                       lut9100_4359
    SLICE_X33Y67.D2      net (fanout=3)        2.317   ][58053_4360
    SLICE_X33Y67.DMUX    Tilo                  0.313   Inst_SysCon/RstD_7
                                                       lut9192_4392
    SLICE_X36Y88.CE      net (fanout=3)        1.727   ][58099_4393
    SLICE_X36Y88.CLK     Tceck                 0.335   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.815ns (1.408ns logic, 4.407ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd7 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.260ns (Levels of Logic = 2)
  Clock Path Skew:      -0.242ns (0.457 - 0.699)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd7 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y89.BQ      Tcko                  0.447   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7
    SLICE_X36Y89.C3      net (fanout=2)        0.506   Inst_SysCon/state_FSM_FFd7
    SLICE_X36Y89.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       lut9081_4345
    SLICE_X33Y67.D5      net (fanout=8)        1.727   lut9081_4345
    SLICE_X33Y67.DMUX    Tilo                  0.313   Inst_SysCon/RstD_7
                                                       lut9192_4392
    SLICE_X36Y88.CE      net (fanout=3)        1.727   ][58099_4393
    SLICE_X36Y88.CLK     Tceck                 0.335   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.260ns (1.300ns logic, 3.960ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_0 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.724ns (Levels of Logic = 2)
  Clock Path Skew:      0.516ns (0.622 - 0.106)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_0 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y86.DQ      Tcko                  0.447   Inst_SysCon/prevRes<0>
                                                       Inst_SysCon/prevRes_0
    SLICE_X36Y89.C2      net (fanout=2)        0.970   Inst_SysCon/prevRes<0>
    SLICE_X36Y89.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       lut9081_4345
    SLICE_X33Y67.D5      net (fanout=8)        1.727   lut9081_4345
    SLICE_X33Y67.DMUX    Tilo                  0.313   Inst_SysCon/RstD_7
                                                       lut9192_4392
    SLICE_X36Y88.CE      net (fanout=3)        1.727   ][58099_4393
    SLICE_X36Y88.CLK     Tceck                 0.335   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.724ns (1.300ns logic, 4.424ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/bitCount_2 (SLICE_X37Y87.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.328ns (Levels of Logic = 2)
  Clock Path Skew:      -2.524ns (0.287 - 2.811)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X36Y89.C4      net (fanout=3)        1.933   Inst_SysCon/DcmProgDone
    SLICE_X36Y89.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       lut9081_4345
    SLICE_X33Y70.C6      net (fanout=8)        1.656   lut9081_4345
    SLICE_X33Y70.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9097_4356
    SLICE_X37Y87.SR      net (fanout=2)        1.373   ][58052_4357
    SLICE_X37Y87.CLK     Tsrck                 0.402   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      7.328ns (2.366ns logic, 4.962ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_2 (FF)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.693ns (Levels of Logic = 2)
  Clock Path Skew:      1.795ns (1.902 - 0.107)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_2 to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y69.BMUX    Tshcko                0.461   lut4720_12
                                                       Inst_SysCon/prevRes_2
    SLICE_X36Y89.C6      net (fanout=3)        3.337   Inst_SysCon/prevRes<2>
    SLICE_X36Y89.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       lut9081_4345
    SLICE_X33Y70.C6      net (fanout=8)        1.656   lut9081_4345
    SLICE_X33Y70.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9097_4356
    SLICE_X37Y87.SR      net (fanout=2)        1.373   ][58052_4357
    SLICE_X37Y87.CLK     Tsrck                 0.402   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      7.693ns (1.327ns logic, 6.366ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/bitCount_3 (FF)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.347ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.100 - 0.106)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/bitCount_3 to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y87.AMUX    Tshcko                0.455   ][58040_4343
                                                       Inst_SysCon/bitCount_3
    SLICE_X33Y70.D1      net (fanout=5)        2.020   Inst_SysCon/bitCount<3>
    SLICE_X33Y70.DMUX    Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9096_4355
    SLICE_X33Y70.C3      net (fanout=5)        0.525   lut9096_4355
    SLICE_X33Y70.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9097_4356
    SLICE_X37Y87.SR      net (fanout=2)        1.373   ][58052_4357
    SLICE_X37Y87.CLK     Tsrck                 0.402   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      5.347ns (1.429ns logic, 3.918ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd7 (FF)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.848ns (Levels of Logic = 2)
  Clock Path Skew:      -0.412ns (0.287 - 0.699)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd7 to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y89.BQ      Tcko                  0.447   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7
    SLICE_X36Y89.C3      net (fanout=2)        0.506   Inst_SysCon/state_FSM_FFd7
    SLICE_X36Y89.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       lut9081_4345
    SLICE_X33Y70.C6      net (fanout=8)        1.656   lut9081_4345
    SLICE_X33Y70.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9097_4356
    SLICE_X37Y87.SR      net (fanout=2)        1.373   ][58052_4357
    SLICE_X37Y87.CLK     Tsrck                 0.402   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      4.848ns (1.313ns logic, 3.535ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd3 (FF)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.816ns (Levels of Logic = 2)
  Clock Path Skew:      -0.412ns (0.287 - 0.699)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd3 to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y89.CQ      Tcko                  0.391   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd3
    SLICE_X33Y70.D5      net (fanout=4)        1.553   Inst_SysCon/state_FSM_FFd3
    SLICE_X33Y70.DMUX    Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9096_4355
    SLICE_X33Y70.C3      net (fanout=5)        0.525   lut9096_4355
    SLICE_X33Y70.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9097_4356
    SLICE_X37Y87.SR      net (fanout=2)        1.373   ][58052_4357
    SLICE_X37Y87.CLK     Tsrck                 0.402   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      4.816ns (1.365ns logic, 3.451ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_0 (FF)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.312ns (Levels of Logic = 2)
  Clock Path Skew:      0.346ns (0.452 - 0.106)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_0 to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y86.DQ      Tcko                  0.447   Inst_SysCon/prevRes<0>
                                                       Inst_SysCon/prevRes_0
    SLICE_X36Y89.C2      net (fanout=2)        0.970   Inst_SysCon/prevRes<0>
    SLICE_X36Y89.C       Tilo                  0.205   Inst_SysCon/DcmProgReg<4>
                                                       lut9081_4345
    SLICE_X33Y70.C6      net (fanout=8)        1.656   lut9081_4345
    SLICE_X33Y70.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9097_4356
    SLICE_X37Y87.SR      net (fanout=2)        1.373   ][58052_4357
    SLICE_X37Y87.CLK     Tsrck                 0.402   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      5.312ns (1.313ns logic, 3.999ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/bitCount_1 (FF)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.221ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/bitCount_1 to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y87.AMUX    Tshcko                0.461   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_1
    SLICE_X33Y70.C1      net (fanout=11)       1.726   Inst_SysCon/bitCount<1>
    SLICE_X33Y70.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9097_4356
    SLICE_X37Y87.SR      net (fanout=2)        1.373   ][58052_4357
    SLICE_X37Y87.CLK     Tsrck                 0.402   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      4.221ns (1.122ns logic, 3.099ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/bitCount_2 (FF)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/bitCount_2 to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y87.BQ      Tcko                  0.391   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    SLICE_X33Y70.C5      net (fanout=10)       1.642   Inst_SysCon/bitCount<2>
    SLICE_X33Y70.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9097_4356
    SLICE_X37Y87.SR      net (fanout=2)        1.373   ][58052_4357
    SLICE_X37Y87.CLK     Tsrck                 0.402   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      4.067ns (1.052ns logic, 3.015ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/bitCount_0 (FF)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.026ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/bitCount_0 to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y87.AQ      Tcko                  0.391   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_0
    SLICE_X33Y70.C4      net (fanout=11)       1.601   Inst_SysCon/bitCount<0>
    SLICE_X33Y70.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9097_4356
    SLICE_X37Y87.SR      net (fanout=2)        1.373   ][58052_4357
    SLICE_X37Y87.CLK     Tsrck                 0.402   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      4.026ns (1.052ns logic, 2.974ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/state_FSM_FFd6 (SLICE_X38Y89.SR), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_97 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.340ns (Levels of Logic = 1)
  Clock Path Skew:      2.196ns (2.587 - 0.391)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_97 to Inst_SysCon/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y54.AQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    SLICE_X39Y69.A6      net (fanout=2)        0.889   Inst_SysCon/RstQ<97>
    SLICE_X39Y69.A       Tilo                  0.156   lut4720_12
                                                       lut4647_4
    SLICE_X38Y89.SR      net (fanout=8)        1.043   ][71226_5
    SLICE_X38Y89.CLK     Tcksr       (-Th)    -0.018   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.340ns (0.408ns logic, 1.932ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.196ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_96 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.392ns (Levels of Logic = 1)
  Clock Path Skew:      2.196ns (2.587 - 0.391)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_96 to Inst_SysCon/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y54.BQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    SLICE_X39Y69.A5      net (fanout=2)        0.941   Inst_SysCon/RstQ<96>
    SLICE_X39Y69.A       Tilo                  0.156   lut4720_12
                                                       lut4647_4
    SLICE_X38Y89.SR      net (fanout=8)        1.043   ][71226_5
    SLICE_X38Y89.CLK     Tcksr       (-Th)    -0.018   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.392ns (0.408ns logic, 1.984ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.233ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_98 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.429ns (Levels of Logic = 1)
  Clock Path Skew:      2.196ns (2.587 - 0.391)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_98 to Inst_SysCon/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y54.CQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    SLICE_X39Y69.A4      net (fanout=2)        0.978   Inst_SysCon/RstQ<98>
    SLICE_X39Y69.A       Tilo                  0.156   lut4720_12
                                                       lut4647_4
    SLICE_X38Y89.SR      net (fanout=8)        1.043   ][71226_5
    SLICE_X38Y89.CLK     Tcksr       (-Th)    -0.018   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.429ns (0.408ns logic, 2.021ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.717ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/Start_Up_Rst (FF)
  Destination:          Inst_SysCon/state_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.833ns (Levels of Logic = 1)
  Clock Path Skew:      1.116ns (1.116 - 0.000)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/Start_Up_Rst to Inst_SysCon/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y74.BQ      Tcko                  0.234   Inst_SysCon/Start_Up_Rst
                                                       Inst_SysCon/Start_Up_Rst
    SLICE_X39Y69.A3      net (fanout=1)        0.382   Inst_SysCon/Start_Up_Rst
    SLICE_X39Y69.A       Tilo                  0.156   lut4720_12
                                                       lut4647_4
    SLICE_X38Y89.SR      net (fanout=8)        1.043   ][71226_5
    SLICE_X38Y89.CLK     Tcksr       (-Th)    -0.018   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      1.833ns (0.408ns logic, 1.425ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/state_FSM_FFd7 (SLICE_X38Y89.SR), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.199ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_97 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.395ns (Levels of Logic = 1)
  Clock Path Skew:      2.196ns (2.587 - 0.391)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_97 to Inst_SysCon/state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y54.AQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    SLICE_X39Y69.A6      net (fanout=2)        0.889   Inst_SysCon/RstQ<97>
    SLICE_X39Y69.A       Tilo                  0.156   lut4720_12
                                                       lut4647_4
    SLICE_X38Y89.SR      net (fanout=8)        1.043   ][71226_5
    SLICE_X38Y89.CLK     Tcksr       (-Th)    -0.073   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      2.395ns (0.463ns logic, 1.932ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_96 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.447ns (Levels of Logic = 1)
  Clock Path Skew:      2.196ns (2.587 - 0.391)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_96 to Inst_SysCon/state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y54.BQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    SLICE_X39Y69.A5      net (fanout=2)        0.941   Inst_SysCon/RstQ<96>
    SLICE_X39Y69.A       Tilo                  0.156   lut4720_12
                                                       lut4647_4
    SLICE_X38Y89.SR      net (fanout=8)        1.043   ][71226_5
    SLICE_X38Y89.CLK     Tcksr       (-Th)    -0.073   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      2.447ns (0.463ns logic, 1.984ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_98 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.484ns (Levels of Logic = 1)
  Clock Path Skew:      2.196ns (2.587 - 0.391)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_98 to Inst_SysCon/state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y54.CQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    SLICE_X39Y69.A4      net (fanout=2)        0.978   Inst_SysCon/RstQ<98>
    SLICE_X39Y69.A       Tilo                  0.156   lut4720_12
                                                       lut4647_4
    SLICE_X38Y89.SR      net (fanout=8)        1.043   ][71226_5
    SLICE_X38Y89.CLK     Tcksr       (-Th)    -0.073   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      2.484ns (0.463ns logic, 2.021ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.772ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/Start_Up_Rst (FF)
  Destination:          Inst_SysCon/state_FSM_FFd7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.888ns (Levels of Logic = 1)
  Clock Path Skew:      1.116ns (1.116 - 0.000)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/Start_Up_Rst to Inst_SysCon/state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y74.BQ      Tcko                  0.234   Inst_SysCon/Start_Up_Rst
                                                       Inst_SysCon/Start_Up_Rst
    SLICE_X39Y69.A3      net (fanout=1)        0.382   Inst_SysCon/Start_Up_Rst
    SLICE_X39Y69.A       Tilo                  0.156   lut4720_12
                                                       lut4647_4
    SLICE_X38Y89.SR      net (fanout=8)        1.043   ][71226_5
    SLICE_X38Y89.CLK     Tcksr       (-Th)    -0.073   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      1.888ns (0.463ns logic, 1.425ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/DcmProgReg_4 (SLICE_X36Y89.C2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.210ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/prevRes_0 (FF)
  Destination:          Inst_SysCon/DcmProgReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.996ns (Levels of Logic = 1)
  Clock Path Skew:      0.786ns (0.786 - 0.000)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/prevRes_0 to Inst_SysCon/DcmProgReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y86.DQ      Tcko                  0.234   Inst_SysCon/prevRes<0>
                                                       Inst_SysCon/prevRes_0
    SLICE_X36Y89.C2      net (fanout=2)        0.572   Inst_SysCon/prevRes<0>
    SLICE_X36Y89.CLK     Tah         (-Th)    -0.190   Inst_SysCon/DcmProgReg<4>
                                                       lut9081_4345
                                                       Inst_SysCon/DcmProgReg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.996ns (0.424ns logic, 0.572ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.011ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 6.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.331ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.331ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 8.149ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/Start_Up_Rst/CLK
  Logical resource: Inst_SysCon/Mshreg_Start_Up_Rst/CLK
  Location pin: SLICE_X38Y74.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_2/CLK
  Location pin: SLICE_X44Y54.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_1/CLK
  Location pin: SLICE_X44Y54.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_0/CLK
  Location pin: SLICE_X44Y54.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: ][58040_4343/SR
  Logical resource: Inst_SysCon/bitCount_3/SR
  Location pin: SLICE_X36Y87.SR
  Clock network: ][58052_4357
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: ][58040_4343/CLK
  Logical resource: Inst_SysCon/bitCount_3/CK
  Location pin: SLICE_X36Y87.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<0>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_0/CK
  Location pin: SLICE_X36Y88.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_2/CK
  Location pin: SLICE_X36Y89.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_3/CK
  Location pin: SLICE_X36Y89.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_4/CK
  Location pin: SLICE_X36Y89.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4-In/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd5/CK
  Location pin: SLICE_X40Y89.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_1/CLK
  Logical resource: Inst_SysCon/RstDbncQ_1/CK
  Location pin: SLICE_X54Y26.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_2/CK
  Location pin: SLICE_X54Y37.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_3/CK
  Location pin: SLICE_X54Y37.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_4/CK
  Location pin: SLICE_X54Y37.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_5/CK
  Location pin: SLICE_X54Y37.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_6/CK
  Location pin: SLICE_X54Y39.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_7/CK
  Location pin: SLICE_X54Y39.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_8/CK
  Location pin: SLICE_X54Y39.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_9/CK
  Location pin: SLICE_X54Y39.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.595ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_SysCon/RstD_0/SR
  Logical resource: Inst_SysCon/RstD_0/SR
  Location pin: SLICE_X22Y49.SR
  Clock network: ][IN_virtPIBox_5932_11412
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_0/CLK
  Logical resource: Inst_SysCon/RstD_0/CK
  Location pin: SLICE_X22Y49.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/Start_Up_Rst/CLK
  Logical resource: Inst_SysCon/Start_Up_Rst/CK
  Location pin: SLICE_X38Y74.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/prevRes<0>/CLK
  Logical resource: Inst_SysCon/prevRes_0/CK
  Location pin: SLICE_X38Y86.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd7/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd6/CK
  Location pin: SLICE_X38Y89.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd7/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd7/CK
  Location pin: SLICE_X38Y89.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_97/CK
  Location pin: SLICE_X44Y54.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_96/CK
  Location pin: SLICE_X44Y54.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_98/CK
  Location pin: SLICE_X44Y54.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_1/SR
  Logical resource: Inst_SysCon/RstD_3/SR
  Location pin: SLICE_X33Y66.SR
  Clock network: ][IN_virtPIBox_5932_11412
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_1/SR
  Logical resource: Inst_SysCon/RstD_2/SR
  Location pin: SLICE_X33Y66.SR
  Clock network: ][IN_virtPIBox_5932_11412
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_1/SR
  Logical resource: Inst_SysCon/RstD_4/SR
  Location pin: SLICE_X33Y66.SR
  Clock network: ][IN_virtPIBox_5932_11412
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_1/SR
  Logical resource: Inst_SysCon/RstD_6/SR
  Location pin: SLICE_X33Y66.SR
  Clock network: ][IN_virtPIBox_5932_11412
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_1/SR
  Logical resource: Inst_SysCon/RstD_5/SR
  Location pin: SLICE_X33Y66.SR
  Clock network: ][IN_virtPIBox_5932_11412
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_1/SR
  Logical resource: Inst_SysCon/RstD_1/SR
  Location pin: SLICE_X33Y66.SR
  Clock network: ][IN_virtPIBox_5932_11412
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_7/SR
  Logical resource: Inst_SysCon/RstD_7/SR
  Location pin: SLICE_X33Y67.SR
  Clock network: ][IN_virtPIBox_5932_11412
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/bitCount<2>/SR
  Logical resource: Inst_SysCon/bitCount_1/SR
  Location pin: SLICE_X37Y87.SR
  Clock network: ][58052_4357
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_1/CLK
  Logical resource: Inst_SysCon/RstD_3/CK
  Location pin: SLICE_X33Y66.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_1/CLK
  Logical resource: Inst_SysCon/RstD_2/CK
  Location pin: SLICE_X33Y66.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_1/CLK
  Logical resource: Inst_SysCon/RstD_4/CK
  Location pin: SLICE_X33Y66.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_1/CLK
  Logical resource: Inst_SysCon/RstD_6/CK
  Location pin: SLICE_X33Y66.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_1/CLK
  Logical resource: Inst_SysCon/RstD_5/CK
  Location pin: SLICE_X33Y66.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_1/CLK
  Logical resource: Inst_SysCon/RstD_1/CK
  Location pin: SLICE_X33Y66.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_7/CLK
  Logical resource: Inst_SysCon/RstD_7/CK
  Location pin: SLICE_X33Y67.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<2>/CLK
  Logical resource: Inst_SysCon/bitCount_1/CK
  Location pin: SLICE_X37Y87.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<2>/CLK
  Logical resource: Inst_SysCon/bitCount_0/CK
  Location pin: SLICE_X37Y87.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<2>/CLK
  Logical resource: Inst_SysCon/bitCount_2/CK
  Location pin: SLICE_X37Y87.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<1>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_1/CK
  Location pin: SLICE_X37Y89.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: lut4720_12/CLK
  Logical resource: Inst_SysCon/prevRes_2/CK
  Location pin: SLICE_X39Y69.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd1/CK
  Location pin: SLICE_X39Y89.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd2/CK
  Location pin: SLICE_X39Y89.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd3/CK
  Location pin: SLICE_X39Y89.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd4/CK
  Location pin: SLICE_X39Y89.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<99>/CLK
  Logical resource: Inst_SysCon/RstQ_99/CK
  Location pin: SLICE_X47Y50.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 22.627ns (max period limit - period)
  Period: 30.003ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: Inst_SysCon/mcb_intfb
--------------------------------------------------------------------------------
Slack: 28.151ns (period - min period limit)
  Period: 30.003ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: Inst_SysCon/mcb_intfb
--------------------------------------------------------------------------------
Slack: 39.001ns (period - min period limit)
  Period: 41.671ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 39.001ns (period - min period limit)
  Period: 41.671ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 42.629ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 158.329ns (max period limit - period)
  Period: 41.671ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 158.329ns (max period limit - period)
  Period: 41.671ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 319.000ns (max period limit - period)
  Period: 1.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 319.000ns (max period limit - period)
  Period: 1.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 1000.000ns (1.000MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 1989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 2000.000ns (0.500MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 1989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 2000.000ns (0.500MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3408 paths analyzed, 663 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.627ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA31), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_15 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      9.583ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.504 - 0.513)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_15 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y2.DQ       Tcko                  0.391   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/D_O_15
    SLICE_X1Y64.D2       net (fanout=5)        6.983   Inst_camctlA/D_O<15>
    SLICE_X1Y64.D        Tilo                  0.259   Inst_FBCtl/p1_wr_data_15
                                                       lut4884_98
    MCB_X0Y1.P1WRDATA31  net (fanout=1)        1.439   lut4884_98
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      9.583ns (1.161ns logic, 8.422ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA28), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_12 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      9.387ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.504 - 0.513)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_12 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y2.AQ       Tcko                  0.391   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/D_O_12
    SLICE_X1Y64.A6       net (fanout=5)        6.918   Inst_camctlA/D_O<12>
    SLICE_X1Y64.A        Tilo                  0.259   Inst_FBCtl/p1_wr_data_15
                                                       lut4890_101
    MCB_X0Y1.P1WRDATA28  net (fanout=1)        1.308   lut4890_101
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      9.387ns (1.161ns logic, 8.226ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA20), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      9.121ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.504 - 0.513)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y2.AMUX     Tshcko                0.461   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/D_O_4
    SLICE_X1Y61.A1       net (fanout=5)        6.795   Inst_camctlA/D_O<4>
    SLICE_X1Y61.A        Tilo                  0.259   Inst_FBCtl/p1_wr_data_7
                                                       lut4906_109
    MCB_X0Y1.P1WRDATA20  net (fanout=1)        1.095   lut4906_109
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      9.121ns (1.231ns logic, 7.890ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1CMDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/pa_wr_addr_14 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/pa_wr_addr_14 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y81.CQ       Tcko                  0.200   Inst_FBCtl/pa_wr_addr<15>
                                                       Inst_FBCtl/pa_wr_addr_14
    MCB_X0Y1.P1CMDRA7    net (fanout=3)        0.137   Inst_FBCtl/pa_wr_addr<14>
    MCB_X0Y1.P1CMDCLK    Tmcbckd_CMDRA(-Th)    -0.029   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.229ns logic, 0.137ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1CMDRA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/pa_wr_addr_15 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/pa_wr_addr_15 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y81.DQ       Tcko                  0.200   Inst_FBCtl/pa_wr_addr<15>
                                                       Inst_FBCtl/pa_wr_addr_15
    MCB_X0Y1.P1CMDRA8    net (fanout=3)        0.137   Inst_FBCtl/pa_wr_addr<15>
    MCB_X0Y1.P1CMDCLK    Tmcbckd_CMDRA(-Th)    -0.029   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.229ns logic, 0.137ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_wr_data_sel (SLICE_X4Y58.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstA1/RstQ_4 (FF)
  Destination:          Inst_FBCtl/pa_wr_data_sel (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.368ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.069 - 0.065)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstA1/RstQ_4 to Inst_FBCtl/pa_wr_data_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y58.BQ       Tcko                  0.234   Inst_FBCtl/Inst_LocalRstA1/RstQ_2
                                                       Inst_FBCtl/Inst_LocalRstA1/RstQ_4
    SLICE_X4Y58.SR       net (fanout=3)        0.133   Inst_FBCtl/Inst_LocalRstA1/RstQ_4
    SLICE_X4Y58.CLK      Tcksr       (-Th)    -0.001   Inst_FBCtl/pa_wr_data_sel
                                                       Inst_FBCtl/pa_wr_data_sel
    -------------------------------------------------  ---------------------------
    Total                                      0.368ns (0.235ns logic, 0.133ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlA/BUFG_inst/I0
  Logical resource: Inst_camctlA/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: int_CAMA_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_POCMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Location pin: MCB_X0Y1.P0CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P1CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Location pin: MCB_X0Y1.P1CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_PORDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0RDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0RDCLK
  Location pin: MCB_X0Y1.P0RDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P1WRCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Location pin: MCB_X0Y1.P1WRCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_0/CK
  Location pin: SLICE_X0Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_1/CK
  Location pin: SLICE_X0Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_2/CK
  Location pin: SLICE_X0Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_3/CK
  Location pin: SLICE_X0Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_4/CK
  Location pin: SLICE_X0Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_5/CK
  Location pin: SLICE_X0Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_6/CK
  Location pin: SLICE_X0Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_7/CK
  Location pin: SLICE_X0Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_8/CK
  Location pin: SLICE_X0Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_9/CK
  Location pin: SLICE_X0Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_10/CK
  Location pin: SLICE_X0Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_11/CK
  Location pin: SLICE_X0Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_12/CK
  Location pin: SLICE_X0Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_13/CK
  Location pin: SLICE_X0Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_14/CK
  Location pin: SLICE_X0Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_15/CK
  Location pin: SLICE_X0Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_16/CK
  Location pin: SLICE_X0Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_17/CK
  Location pin: SLICE_X0Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_18/CK
  Location pin: SLICE_X0Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_19/CK
  Location pin: SLICE_X0Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/state0Rd_FSM_FFd2/CLK
  Logical resource: Inst_FBCtl/state0Rd_FSM_FFd1/CK
  Location pin: SLICE_X0Y70.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/state0Rd_FSM_FFd2/SR
  Logical resource: Inst_FBCtl/state0Rd_FSM_FFd1/SR
  Location pin: SLICE_X0Y70.SR
  Clock network: Inst_FBCtl/Inst_LocalRst0/RstQ_4
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/state0Rd_FSM_FFd2/CLK
  Logical resource: Inst_FBCtl/state0Rd_FSM_FFd2/CK
  Location pin: SLICE_X0Y70.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pa_wr_addr_xor<22>_rt/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_20/CK
  Location pin: SLICE_X0Y83.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pa_wr_addr_xor<22>_rt/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_21/CK
  Location pin: SLICE_X0Y83.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pa_wr_addr_xor<22>_rt/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_22/CK
  Location pin: SLICE_X0Y83.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_data_sel/CLK
  Logical resource: Inst_FBCtl/pa_wr_data_sel/CK
  Location pin: SLICE_X4Y58.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_int_rst/CLK
  Logical resource: Inst_FBCtl/pa_int_rst/CK
  Location pin: SLICE_X4Y61.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_1/CK
  Location pin: SLICE_X4Y65.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_1/SR
  Location pin: SLICE_X4Y65.SR
  Clock network: Inst_FBCtl/calib_done
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_2/CK
  Location pin: SLICE_X4Y65.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_2/SR
  Location pin: SLICE_X4Y65.SR
  Clock network: Inst_FBCtl/calib_done
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_3/CK
  Location pin: SLICE_X4Y65.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_3/SR
  Location pin: SLICE_X4Y65.SR
  Clock network: Inst_FBCtl/calib_done
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/CK
  Location pin: SLICE_X4Y65.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/SR
  Location pin: SLICE_X4Y65.SR
  Clock network: Inst_FBCtl/calib_done
--------------------------------------------------------------------------------
Slack: 12.094ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_1/SR
  Location pin: SLICE_X6Y58.SR
  Clock network: ][IN_virtPIBox_5940_11422
--------------------------------------------------------------------------------
Slack: 12.094ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_4/SR
  Location pin: SLICE_X6Y58.SR
  Clock network: ][IN_virtPIBox_5940_11422
--------------------------------------------------------------------------------
Slack: 12.094ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_3/SR
  Location pin: SLICE_X6Y58.SR
  Clock network: ][IN_virtPIBox_5940_11422
--------------------------------------------------------------------------------
Slack: 12.094ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/SR
  Location pin: SLICE_X6Y58.SR
  Clock network: ][IN_virtPIBox_5940_11422
--------------------------------------------------------------------------------
Slack: 12.094ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_1/SR
  Location pin: SLICE_X6Y72.SR
  Clock network: ][IN_virtPIBox_5937_11418
--------------------------------------------------------------------------------
Slack: 12.094ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_2/SR
  Location pin: SLICE_X6Y72.SR
  Clock network: ][IN_virtPIBox_5937_11418
--------------------------------------------------------------------------------
Slack: 12.094ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_3/SR
  Location pin: SLICE_X6Y72.SR
  Clock network: ][IN_virtPIBox_5937_11418
--------------------------------------------------------------------------------
Slack: 12.094ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_4/SR
  Location pin: SLICE_X6Y72.SR
  Clock network: ][IN_virtPIBox_5937_11418
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_0/CK
  Location pin: SLICE_X2Y75.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_1/CK
  Location pin: SLICE_X2Y75.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_2/CK
  Location pin: SLICE_X2Y75.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_3/CK
  Location pin: SLICE_X2Y75.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_4/CK
  Location pin: SLICE_X2Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_5/CK
  Location pin: SLICE_X2Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_6/CK
  Location pin: SLICE_X2Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_7/CK
  Location pin: SLICE_X2Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_8/CK
  Location pin: SLICE_X2Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_9/CK
  Location pin: SLICE_X2Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_10/CK
  Location pin: SLICE_X2Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_11/CK
  Location pin: SLICE_X2Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr1_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_12/CK
  Location pin: SLICE_X2Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr1_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_13/CK
  Location pin: SLICE_X2Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_0/CK
  Location pin: SLICE_X2Y66.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_1/CK
  Location pin: SLICE_X2Y66.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_2/CK
  Location pin: SLICE_X2Y66.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_3/CK
  Location pin: SLICE_X2Y66.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_4/CK
  Location pin: SLICE_X2Y67.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_5/CK
  Location pin: SLICE_X2Y67.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_6/CK
  Location pin: SLICE_X2Y67.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_7/CK
  Location pin: SLICE_X2Y67.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_8/CK
  Location pin: SLICE_X2Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_9/CK
  Location pin: SLICE_X2Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_10/CK
  Location pin: SLICE_X2Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_11/CK
  Location pin: SLICE_X2Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_12/CK
  Location pin: SLICE_X2Y69.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_13/CK
  Location pin: SLICE_X2Y69.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_14/CK
  Location pin: SLICE_X2Y69.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_15/CK
  Location pin: SLICE_X2Y69.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_16/CK
  Location pin: SLICE_X2Y70.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_17/CK
  Location pin: SLICE_X2Y70.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_18/CK
  Location pin: SLICE_X2Y70.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_19/CK
  Location pin: SLICE_X2Y70.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_20/CK
  Location pin: SLICE_X2Y71.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_21/CK
  Location pin: SLICE_X2Y71.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_22/CK
  Location pin: SLICE_X2Y71.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_23/CK
  Location pin: SLICE_X2Y71.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_24/CK
  Location pin: SLICE_X2Y72.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_25/CK
  Location pin: SLICE_X2Y72.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_26/CK
  Location pin: SLICE_X2Y72.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_27/CK
  Location pin: SLICE_X2Y72.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_28/CK
  Location pin: SLICE_X2Y73.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_29/CK
  Location pin: SLICE_X2Y73.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_30/CK
  Location pin: SLICE_X2Y73.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_1/CK
  Location pin: SLICE_X6Y58.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_4/CK
  Location pin: SLICE_X6Y58.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_3/CK
  Location pin: SLICE_X6Y58.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/CK
  Location pin: SLICE_X6Y58.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_1/CK
  Location pin: SLICE_X6Y72.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_2/CK
  Location pin: SLICE_X6Y72.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24935161 paths analyzed, 11248 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.178ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA23), 295 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.153ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X28Y28.A2      net (fanout=27)       3.000   hijacker1/SaData_0<0>
    SLICE_X28Y28.AMUX    Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/ATFP/Sum_<8>
                                                       lut5220_202
    SLICE_X18Y35.D2      net (fanout=1)        1.506   lut5220_202
    SLICE_X18Y35.DMUX    Topdd                 0.393   hijacker1/Mmux__n04283_split<2>
                                                       lut5222_204
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.153ns (2.064ns logic, 10.089ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.609ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.A2      net (fanout=26)       3.031   hijacker1/SaData_0<1>
    SLICE_X19Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A91
    SLICE_X18Y34.A4      net (fanout=2)        0.632   hijacker1/Mmux__n04283_rs_A<9>
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.609ns (2.360ns logic, 9.249ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.385ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.B4      net (fanout=26)       2.726   hijacker1/SaData_0<1>
    SLICE_X23Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A51
    SLICE_X18Y35.A2      net (fanout=2)        0.831   hijacker1/Mmux__n04283_rs_A<5>
    SLICE_X18Y35.DMUX    Topad                 0.566   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<4>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.385ns (2.245ns logic, 9.140ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.350ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.A2      net (fanout=26)       3.031   hijacker1/SaData_0<1>
    SLICE_X19Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A91
    SLICE_X18Y34.A4      net (fanout=2)        0.632   hijacker1/Mmux__n04283_rs_A<9>
    SLICE_X18Y34.DMUX    Topad                 0.566   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X1Y48.D4       net (fanout=1)        2.043   hijacker1/Mmux__n04283_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.350ns (2.299ns logic, 9.051ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.347ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.B6      net (fanout=27)       2.688   hijacker1/SaData_0<0>
    SLICE_X23Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A51
    SLICE_X18Y35.A2      net (fanout=2)        0.831   hijacker1/Mmux__n04283_rs_A<5>
    SLICE_X18Y35.DMUX    Topad                 0.566   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<4>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.347ns (2.245ns logic, 9.102ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.297ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X19Y36.C5      net (fanout=27)       3.072   hijacker1/SaData_0<0>
    SLICE_X19Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A71
    SLICE_X18Y34.C5      net (fanout=2)        0.381   hijacker1/Mmux__n04283_rs_A<7>
    SLICE_X18Y34.COUT    Topcyc                0.277   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.297ns (2.258ns logic, 9.039ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.288ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X24Y36.D3      net (fanout=27)       2.882   hijacker1/SaData_0<0>
    SLICE_X24Y36.D       Tilo                  0.205   hijacker1/Mmux__n04283_rs_A<3>
                                                       hijacker1/Mmux__n04283_A31
    SLICE_X18Y35.C5      net (fanout=2)        0.763   hijacker1/Mmux__n04283_rs_A<3>
    SLICE_X18Y35.DMUX    Topcd                 0.435   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<6>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.288ns (2.060ns logic, 9.228ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.281ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.C3      net (fanout=27)       2.860   hijacker1/SaData_0<0>
    SLICE_X23Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A41
    SLICE_X18Y35.B5      net (fanout=2)        0.588   hijacker1/Mmux__n04283_rs_A<4>
    SLICE_X18Y35.DMUX    Topbd                 0.571   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<5>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.281ns (2.250ns logic, 9.031ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.276ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X21Y31.A1      net (fanout=27)       2.366   hijacker1/SaData_0<0>
    SLICE_X21Y31.A       Tilo                  0.259   lut5167_194
                                                       lut5122_188
    SLICE_X18Y34.A2      net (fanout=1)        0.964   lut5122_188
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.276ns (2.360ns logic, 8.916ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.247ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.BQ      Tcko                  0.408   hijacker1/pixX<3>
                                                       hijacker1/Pc1/X_1
    SLICE_X10Y43.A1      net (fanout=8)        1.074   hijacker1/pixX<1>
    SLICE_X10Y43.DMUX    Topad                 0.580   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.247ns (2.533ns logic, 8.714ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.240ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.BQ      Tcko                  0.408   hijacker1/pixX<3>
                                                       hijacker1/Pc1/X_1
    SLICE_X10Y43.A1      net (fanout=8)        1.074   hijacker1/pixX<1>
    SLICE_X10Y43.DMUX    Topad                 0.573   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<0>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.240ns (2.526ns logic, 8.714ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.241ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.A2      net (fanout=26)       3.031   hijacker1/SaData_0<1>
    SLICE_X19Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A91
    SLICE_X18Y34.AX      net (fanout=2)        0.444   hijacker1/Mmux__n04283_rs_A<9>
    SLICE_X18Y34.COUT    Taxcy                 0.199   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.241ns (2.180ns logic, 9.061ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.199ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X24Y36.D3      net (fanout=27)       2.882   hijacker1/SaData_0<0>
    SLICE_X24Y36.D       Tilo                  0.205   hijacker1/Mmux__n04283_rs_A<3>
                                                       hijacker1/Mmux__n04283_A31
    SLICE_X18Y35.CX      net (fanout=2)        0.821   hijacker1/Mmux__n04283_rs_A<3>
    SLICE_X18Y35.DMUX    Tcxd                  0.288   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.199ns (1.913ns logic, 9.286ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.195ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X24Y36.D5      net (fanout=26)       2.789   hijacker1/SaData_0<1>
    SLICE_X24Y36.D       Tilo                  0.205   hijacker1/Mmux__n04283_rs_A<3>
                                                       hijacker1/Mmux__n04283_A31
    SLICE_X18Y35.C5      net (fanout=2)        0.763   hijacker1/Mmux__n04283_rs_A<3>
    SLICE_X18Y35.DMUX    Topcd                 0.435   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<6>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.195ns (2.060ns logic, 9.135ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.187ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.A6      net (fanout=27)       2.688   hijacker1/SaData_0<0>
    SLICE_X23Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A61
    SLICE_X18Y34.D6      net (fanout=2)        0.671   hijacker1/Mmux__n04283_rs_A<6>
    SLICE_X18Y34.COUT    Topcyd                0.261   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.187ns (2.242ns logic, 8.945ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.173ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.A1      net (fanout=26)       2.674   hijacker1/SaData_0<1>
    SLICE_X23Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A61
    SLICE_X18Y34.D6      net (fanout=2)        0.671   hijacker1/Mmux__n04283_rs_A<6>
    SLICE_X18Y34.COUT    Topcyd                0.261   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.173ns (2.242ns logic, 8.931ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.171ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X19Y36.C5      net (fanout=27)       3.072   hijacker1/SaData_0<0>
    SLICE_X19Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A71
    SLICE_X18Y34.CX      net (fanout=2)        0.439   hijacker1/Mmux__n04283_rs_A<7>
    SLICE_X18Y34.COUT    Tcxcy                 0.093   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.171ns (2.074ns logic, 9.097ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.170ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X25Y31.A1      net (fanout=26)       2.449   hijacker1/SaData_0<1>
    SLICE_X25Y31.A       Tilo                  0.259   lut5212_200
                                                       lut5182_196
    SLICE_X18Y35.A4      net (fanout=1)        0.893   lut5182_196
    SLICE_X18Y35.DMUX    Topad                 0.566   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<4>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.170ns (2.245ns logic, 8.925ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.136ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.A6      net (fanout=27)       2.688   hijacker1/SaData_0<0>
    SLICE_X23Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A61
    SLICE_X18Y34.DX      net (fanout=2)        0.794   hijacker1/Mmux__n04283_rs_A<6>
    SLICE_X18Y34.COUT    Tdxcy                 0.087   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.136ns (2.068ns logic, 9.068ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.126ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X24Y28.D3      net (fanout=27)       2.472   hijacker1/SaData_0<0>
    SLICE_X24Y28.D       Tilo                  0.205   lut5137_190
                                                       lut5137_190
    SLICE_X18Y34.B6      net (fanout=1)        0.761   lut5137_190
    SLICE_X18Y34.COUT    Topcyb                0.380   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<1>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.126ns (2.307ns logic, 8.819ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.122ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.A1      net (fanout=26)       2.674   hijacker1/SaData_0<1>
    SLICE_X23Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A61
    SLICE_X18Y34.DX      net (fanout=2)        0.794   hijacker1/Mmux__n04283_rs_A<6>
    SLICE_X18Y34.COUT    Tdxcy                 0.087   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.122ns (2.068ns logic, 9.054ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.113ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.C3      net (fanout=27)       2.860   hijacker1/SaData_0<0>
    SLICE_X23Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A41
    SLICE_X18Y35.BX      net (fanout=2)        0.650   hijacker1/Mmux__n04283_rs_A<4>
    SLICE_X18Y35.DMUX    Tbxd                  0.341   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.113ns (2.020ns logic, 9.093ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.106ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X24Y36.D5      net (fanout=26)       2.789   hijacker1/SaData_0<1>
    SLICE_X24Y36.D       Tilo                  0.205   hijacker1/Mmux__n04283_rs_A<3>
                                                       hijacker1/Mmux__n04283_A31
    SLICE_X18Y35.CX      net (fanout=2)        0.821   hijacker1/Mmux__n04283_rs_A<3>
    SLICE_X18Y35.DMUX    Tcxd                  0.288   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.106ns (1.913ns logic, 9.193ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.098ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X25Y31.B5      net (fanout=27)       2.362   hijacker1/SaData_0<0>
    SLICE_X25Y31.B       Tilo                  0.259   lut5212_200
                                                       lut5197_198
    SLICE_X18Y35.B4      net (fanout=1)        0.903   lut5197_198
    SLICE_X18Y35.DMUX    Topbd                 0.571   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<5>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.098ns (2.250ns logic, 8.848ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.079ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X25Y31.A5      net (fanout=27)       2.358   hijacker1/SaData_0<0>
    SLICE_X25Y31.A       Tilo                  0.259   lut5212_200
                                                       lut5182_196
    SLICE_X18Y35.A4      net (fanout=1)        0.893   lut5182_196
    SLICE_X18Y35.DMUX    Topad                 0.566   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<4>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.079ns (2.245ns logic, 8.834ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.071ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.C1      net (fanout=26)       2.846   hijacker1/SaData_0<1>
    SLICE_X19Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A71
    SLICE_X18Y34.C5      net (fanout=2)        0.381   hijacker1/Mmux__n04283_rs_A<7>
    SLICE_X18Y34.COUT    Topcyc                0.277   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.071ns (2.258ns logic, 8.813ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.060ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X24Y28.C3      net (fanout=27)       2.509   hijacker1/SaData_0<0>
    SLICE_X24Y28.C       Tilo                  0.205   lut5137_190
                                                       lut5152_192
    SLICE_X18Y34.C6      net (fanout=1)        0.761   lut5152_192
    SLICE_X18Y34.COUT    Topcyc                0.277   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.060ns (2.204ns logic, 8.856ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.055ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.B3      net (fanout=26)       2.726   hijacker1/SaData_0<1>
    SLICE_X19Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A81
    SLICE_X18Y34.B5      net (fanout=2)        0.382   hijacker1/Mmux__n04283_rs_A<8>
    SLICE_X18Y34.COUT    Topcyb                0.380   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<1>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.055ns (2.361ns logic, 8.694ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.021ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.B4      net (fanout=26)       2.726   hijacker1/SaData_0<1>
    SLICE_X23Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A51
    SLICE_X18Y35.AX      net (fanout=2)        0.656   hijacker1/Mmux__n04283_rs_A<5>
    SLICE_X18Y35.DMUX    Taxd                  0.377   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.021ns (2.056ns logic, 8.965ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.017ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X21Y31.A1      net (fanout=27)       2.366   hijacker1/SaData_0<0>
    SLICE_X21Y31.A       Tilo                  0.259   lut5167_194
                                                       lut5122_188
    SLICE_X18Y34.A2      net (fanout=1)        0.964   lut5122_188
    SLICE_X18Y34.DMUX    Topad                 0.566   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X1Y48.D4       net (fanout=1)        2.043   hijacker1/Mmux__n04283_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.017ns (2.299ns logic, 8.718ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.009ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X19Y36.C5      net (fanout=27)       3.072   hijacker1/SaData_0<0>
    SLICE_X19Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A71
    SLICE_X18Y34.C5      net (fanout=2)        0.381   hijacker1/Mmux__n04283_rs_A<7>
    SLICE_X18Y34.DMUX    Topcd                 0.435   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X1Y48.D4       net (fanout=1)        2.043   hijacker1/Mmux__n04283_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.009ns (2.168ns logic, 8.841ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.983ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.B6      net (fanout=27)       2.688   hijacker1/SaData_0<0>
    SLICE_X23Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A51
    SLICE_X18Y35.AX      net (fanout=2)        0.656   hijacker1/Mmux__n04283_rs_A<5>
    SLICE_X18Y35.DMUX    Taxd                  0.377   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.983ns (2.056ns logic, 8.927ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.973ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.A2      net (fanout=26)       3.031   hijacker1/SaData_0<1>
    SLICE_X19Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A91
    SLICE_X18Y34.AX      net (fanout=2)        0.444   hijacker1/Mmux__n04283_rs_A<9>
    SLICE_X18Y34.DMUX    Taxd                  0.377   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X1Y48.D4       net (fanout=1)        2.043   hijacker1/Mmux__n04283_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.973ns (2.110ns logic, 8.863ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.955ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.C4      net (fanout=26)       2.534   hijacker1/SaData_0<1>
    SLICE_X23Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A41
    SLICE_X18Y35.B5      net (fanout=2)        0.588   hijacker1/Mmux__n04283_rs_A<4>
    SLICE_X18Y35.DMUX    Topbd                 0.571   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<5>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.955ns (2.250ns logic, 8.705ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.945ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.C1      net (fanout=26)       2.846   hijacker1/SaData_0<1>
    SLICE_X19Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A71
    SLICE_X18Y34.CX      net (fanout=2)        0.439   hijacker1/Mmux__n04283_rs_A<7>
    SLICE_X18Y34.COUT    Tcxcy                 0.093   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.945ns (2.074ns logic, 8.871ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.930ns (Levels of Logic = 5)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.BQ      Tcko                  0.447   hijacker1/pixY<7>
                                                       hijacker1/Pc1/Y_5
    SLICE_X10Y43.C1      net (fanout=3)        0.824   hijacker1/pixY<5>
    SLICE_X10Y43.DMUX    Topcd                 0.474   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.930ns (2.466ns logic, 8.464ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.927ns (Levels of Logic = 5)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.BQ      Tcko                  0.447   hijacker1/pixY<7>
                                                       hijacker1/Pc1/Y_5
    SLICE_X10Y43.C1      net (fanout=3)        0.824   hijacker1/pixY<5>
    SLICE_X10Y43.DMUX    Topcd                 0.471   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<2>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.927ns (2.463ns logic, 8.464ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.919ns (Levels of Logic = 5)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.DQ      Tcko                  0.408   hijacker1/pixX<7>
                                                       hijacker1/Pc1/X_7
    SLICE_X10Y43.D2      net (fanout=4)        0.858   hijacker1/pixX<7>
    SLICE_X10Y43.DMUX    Topdd                 0.468   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi3
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.919ns (2.421ns logic, 8.498ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.920ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X19Y36.C5      net (fanout=27)       3.072   hijacker1/SaData_0<0>
    SLICE_X19Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A71
    SLICE_X18Y34.CX      net (fanout=2)        0.439   hijacker1/Mmux__n04283_rs_A<7>
    SLICE_X18Y34.DMUX    Tcxd                  0.288   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X1Y48.D4       net (fanout=1)        2.043   hijacker1/Mmux__n04283_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.920ns (2.021ns logic, 8.899ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.906ns (Levels of Logic = 5)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.DQ      Tcko                  0.408   hijacker1/pixX<7>
                                                       hijacker1/Pc1/X_7
    SLICE_X10Y43.D2      net (fanout=4)        0.858   hijacker1/pixX<7>
    SLICE_X10Y43.DMUX    Topdd                 0.455   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.906ns (2.408ns logic, 8.498ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.891ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X21Y31.A5      net (fanout=26)       1.981   hijacker1/SaData_0<1>
    SLICE_X21Y31.A       Tilo                  0.259   lut5167_194
                                                       lut5122_188
    SLICE_X18Y34.A2      net (fanout=1)        0.964   lut5122_188
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.891ns (2.360ns logic, 8.531ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.891ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X25Y31.C4      net (fanout=27)       2.466   hijacker1/SaData_0<0>
    SLICE_X25Y31.C       Tilo                  0.259   lut5212_200
                                                       lut5212_200
    SLICE_X18Y35.C6      net (fanout=1)        0.728   lut5212_200
    SLICE_X18Y35.DMUX    Topcd                 0.435   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<6>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.891ns (2.114ns logic, 8.777ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.880ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X21Y33.A5      net (fanout=27)       2.583   hijacker1/SaData_0<0>
    SLICE_X21Y33.A       Tilo                  0.259   lut5221_203
                                                       lut5221_203
    SLICE_X18Y35.D4      net (fanout=1)        0.642   lut5221_203
    SLICE_X18Y35.DMUX    Topdd                 0.393   hijacker1/Mmux__n04283_split<2>
                                                       lut5222_204
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.880ns (2.072ns logic, 8.808ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.873ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.A6      net (fanout=27)       2.688   hijacker1/SaData_0<0>
    SLICE_X23Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A61
    SLICE_X18Y34.D6      net (fanout=2)        0.671   hijacker1/Mmux__n04283_rs_A<6>
    SLICE_X18Y34.DMUX    Topdd                 0.393   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X1Y48.D4       net (fanout=1)        2.043   hijacker1/Mmux__n04283_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.873ns (2.126ns logic, 8.747ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.871ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X24Y28.D3      net (fanout=27)       2.472   hijacker1/SaData_0<0>
    SLICE_X24Y28.D       Tilo                  0.205   lut5137_190
                                                       lut5137_190
    SLICE_X18Y34.B6      net (fanout=1)        0.761   lut5137_190
    SLICE_X18Y34.DMUX    Topbd                 0.571   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<1>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X1Y48.D4       net (fanout=1)        2.043   hijacker1/Mmux__n04283_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.871ns (2.250ns logic, 8.621ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.868ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X25Y31.B6      net (fanout=26)       2.132   hijacker1/SaData_0<1>
    SLICE_X25Y31.B       Tilo                  0.259   lut5212_200
                                                       lut5197_198
    SLICE_X18Y35.B4      net (fanout=1)        0.903   lut5197_198
    SLICE_X18Y35.DMUX    Topbd                 0.571   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<5>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.868ns (2.250ns logic, 8.618ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.866ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X25Y31.C2      net (fanout=26)       2.441   hijacker1/SaData_0<1>
    SLICE_X25Y31.C       Tilo                  0.259   lut5212_200
                                                       lut5212_200
    SLICE_X18Y35.C6      net (fanout=1)        0.728   lut5212_200
    SLICE_X18Y35.DMUX    Topcd                 0.435   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<6>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.866ns (2.114ns logic, 8.752ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.862ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.B3      net (fanout=26)       2.726   hijacker1/SaData_0<1>
    SLICE_X19Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A81
    SLICE_X18Y34.BX      net (fanout=2)        0.444   hijacker1/Mmux__n04283_rs_A<8>
    SLICE_X18Y34.COUT    Tbxcy                 0.125   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.862ns (2.106ns logic, 8.756ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.859ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.A1      net (fanout=26)       2.674   hijacker1/SaData_0<1>
    SLICE_X23Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A61
    SLICE_X18Y34.D6      net (fanout=2)        0.671   hijacker1/Mmux__n04283_rs_A<6>
    SLICE_X18Y34.DMUX    Topdd                 0.393   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X1Y48.D4       net (fanout=1)        2.043   hijacker1/Mmux__n04283_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.859ns (2.126ns logic, 8.733ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.851ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.AQ      Tcko                  0.408   hijacker1/pixX<3>
                                                       hijacker1/Pc1/X_0
    SLICE_X10Y43.A2      net (fanout=8)        0.678   hijacker1/pixX<0>
    SLICE_X10Y43.DMUX    Topad                 0.580   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.851ns (2.533ns logic, 8.318ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.847ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.CQ      Tcko                  0.447   hijacker1/pixY<3>
                                                       hijacker1/Pc1/Y_2
    SLICE_X10Y43.B1      net (fanout=3)        0.641   hijacker1/pixY<2>
    SLICE_X10Y43.DMUX    Topbd                 0.574   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<1>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.847ns (2.566ns logic, 8.281ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.844ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.AQ      Tcko                  0.408   hijacker1/pixX<3>
                                                       hijacker1/Pc1/X_0
    SLICE_X10Y43.A2      net (fanout=8)        0.678   hijacker1/pixX<0>
    SLICE_X10Y43.DMUX    Topad                 0.573   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<0>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.844ns (2.526ns logic, 8.318ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.800ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.B3      net (fanout=26)       2.726   hijacker1/SaData_0<1>
    SLICE_X19Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A81
    SLICE_X18Y34.B5      net (fanout=2)        0.382   hijacker1/Mmux__n04283_rs_A<8>
    SLICE_X18Y34.DMUX    Topbd                 0.571   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<1>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X1Y48.D4       net (fanout=1)        2.043   hijacker1/Mmux__n04283_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.800ns (2.304ns logic, 8.496ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.788ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.DQ      Tcko                  0.408   hijacker1/pixX<3>
                                                       hijacker1/Pc1/X_3
    SLICE_X10Y43.B3      net (fanout=8)        0.621   hijacker1/pixX<3>
    SLICE_X10Y43.DMUX    Topbd                 0.574   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<1>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.788ns (2.527ns logic, 8.261ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.787ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.C4      net (fanout=26)       2.534   hijacker1/SaData_0<1>
    SLICE_X23Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A41
    SLICE_X18Y35.BX      net (fanout=2)        0.650   hijacker1/Mmux__n04283_rs_A<4>
    SLICE_X18Y35.DMUX    Tbxd                  0.341   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.787ns (2.020ns logic, 8.767ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.779ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.CQ      Tcko                  0.447   hijacker1/pixY<3>
                                                       hijacker1/Pc1/Y_2
    SLICE_X10Y43.B1      net (fanout=3)        0.641   hijacker1/pixY<2>
    SLICE_X10Y43.DMUX    Topbd                 0.506   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi1
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.779ns (2.498ns logic, 8.281ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.783ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.C1      net (fanout=26)       2.846   hijacker1/SaData_0<1>
    SLICE_X19Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A71
    SLICE_X18Y34.C5      net (fanout=2)        0.381   hijacker1/Mmux__n04283_rs_A<7>
    SLICE_X18Y34.DMUX    Topcd                 0.435   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X1Y48.D4       net (fanout=1)        2.043   hijacker1/Mmux__n04283_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.783ns (2.168ns logic, 8.615ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.774ns (Levels of Logic = 5)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.BQ      Tcko                  0.408   hijacker1/pixX<7>
                                                       hijacker1/Pc1/X_5
    SLICE_X10Y43.C3      net (fanout=9)        0.707   hijacker1/pixX<5>
    SLICE_X10Y43.DMUX    Topcd                 0.474   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.774ns (2.427ns logic, 8.347ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.771ns (Levels of Logic = 5)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.BQ      Tcko                  0.408   hijacker1/pixX<7>
                                                       hijacker1/Pc1/X_5
    SLICE_X10Y43.C3      net (fanout=9)        0.707   hijacker1/pixX<5>
    SLICE_X10Y43.DMUX    Topcd                 0.471   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<2>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.771ns (2.424ns logic, 8.347ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.772ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X24Y28.C3      net (fanout=27)       2.509   hijacker1/SaData_0<0>
    SLICE_X24Y28.C       Tilo                  0.205   lut5137_190
                                                       lut5152_192
    SLICE_X18Y34.C6      net (fanout=1)        0.761   lut5152_192
    SLICE_X18Y34.DMUX    Topcd                 0.435   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X1Y48.D4       net (fanout=1)        2.043   hijacker1/Mmux__n04283_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.772ns (2.114ns logic, 8.658ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.759ns (Levels of Logic = 5)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.DQ      Tcko                  0.447   hijacker1/pixY<7>
                                                       hijacker1/Pc1/Y_7
    SLICE_X10Y43.D3      net (fanout=3)        0.659   hijacker1/pixY<7>
    SLICE_X10Y43.DMUX    Topdd                 0.468   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi3
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.759ns (2.460ns logic, 8.299ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.746ns (Levels of Logic = 5)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.DQ      Tcko                  0.447   hijacker1/pixY<7>
                                                       hijacker1/Pc1/Y_7
    SLICE_X10Y43.D3      net (fanout=3)        0.659   hijacker1/pixY<7>
    SLICE_X10Y43.DMUX    Topdd                 0.455   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.746ns (2.447ns logic, 8.299ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.743ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X24Y28.D1      net (fanout=26)       2.089   hijacker1/SaData_0<1>
    SLICE_X24Y28.D       Tilo                  0.205   lut5137_190
                                                       lut5137_190
    SLICE_X18Y34.B6      net (fanout=1)        0.761   lut5137_190
    SLICE_X18Y34.COUT    Topcyb                0.380   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<1>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.743ns (2.307ns logic, 8.436ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.735ns (Levels of Logic = 5)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.CQ      Tcko                  0.447   hijacker1/pixY<7>
                                                       hijacker1/Pc1/Y_6
    SLICE_X10Y43.D4      net (fanout=3)        0.635   hijacker1/pixY<6>
    SLICE_X10Y43.DMUX    Topdd                 0.468   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi3
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.735ns (2.460ns logic, 8.275ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.722ns (Levels of Logic = 5)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.CQ      Tcko                  0.447   hijacker1/pixY<7>
                                                       hijacker1/Pc1/Y_6
    SLICE_X10Y43.D4      net (fanout=3)        0.635   hijacker1/pixY<6>
    SLICE_X10Y43.DMUX    Topdd                 0.455   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.722ns (2.447ns logic, 8.275ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.722ns (Levels of Logic = 5)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.AQ      Tcko                  0.408   hijacker1/pixX<7>
                                                       hijacker1/Pc1/X_4
    SLICE_X10Y43.C4      net (fanout=4)        0.655   hijacker1/pixX<4>
    SLICE_X10Y43.DMUX    Topcd                 0.474   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.722ns (2.427ns logic, 8.295ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.719ns (Levels of Logic = 5)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.AQ      Tcko                  0.408   hijacker1/pixX<7>
                                                       hijacker1/Pc1/X_4
    SLICE_X10Y43.C4      net (fanout=4)        0.655   hijacker1/pixX<4>
    SLICE_X10Y43.DMUX    Topcd                 0.471   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<2>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.719ns (2.424ns logic, 8.295ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.720ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.DQ      Tcko                  0.408   hijacker1/pixX<3>
                                                       hijacker1/Pc1/X_3
    SLICE_X10Y43.B3      net (fanout=8)        0.621   hijacker1/pixX<3>
    SLICE_X10Y43.DMUX    Topbd                 0.506   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi1
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.720ns (2.459ns logic, 8.261ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.713ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X21Y33.A1      net (fanout=26)       2.416   hijacker1/SaData_0<1>
    SLICE_X21Y33.A       Tilo                  0.259   lut5221_203
                                                       lut5221_203
    SLICE_X18Y35.D4      net (fanout=1)        0.642   lut5221_203
    SLICE_X18Y35.DMUX    Topdd                 0.393   hijacker1/Mmux__n04283_split<2>
                                                       lut5222_204
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.713ns (2.072ns logic, 8.641ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.694ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.C1      net (fanout=26)       2.846   hijacker1/SaData_0<1>
    SLICE_X19Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A71
    SLICE_X18Y34.CX      net (fanout=2)        0.439   hijacker1/Mmux__n04283_rs_A<7>
    SLICE_X18Y34.DMUX    Tcxd                  0.288   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X1Y48.D4       net (fanout=1)        2.043   hijacker1/Mmux__n04283_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.694ns (2.021ns logic, 8.673ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.673ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.CQ      Tcko                  0.408   hijacker1/pixX<3>
                                                       hijacker1/Pc1/X_2
    SLICE_X10Y43.B4      net (fanout=8)        0.506   hijacker1/pixX<2>
    SLICE_X10Y43.DMUX    Topbd                 0.574   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<1>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.673ns (2.527ns logic, 8.146ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.663ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.BQ      Tcko                  0.447   hijacker1/pixY<3>
                                                       hijacker1/Pc1/Y_1
    SLICE_X10Y43.A4      net (fanout=3)        0.451   hijacker1/pixY<1>
    SLICE_X10Y43.DMUX    Topad                 0.580   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.663ns (2.572ns logic, 8.091ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.660ns (Levels of Logic = 5)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.AQ      Tcko                  0.447   hijacker1/pixY<7>
                                                       hijacker1/Pc1/Y_4
    SLICE_X10Y43.C5      net (fanout=3)        0.554   hijacker1/pixY<4>
    SLICE_X10Y43.DMUX    Topcd                 0.474   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi2
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.660ns (2.466ns logic, 8.194ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.657ns (Levels of Logic = 5)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.AQ      Tcko                  0.447   hijacker1/pixY<7>
                                                       hijacker1/Pc1/Y_4
    SLICE_X10Y43.C5      net (fanout=3)        0.554   hijacker1/pixY<4>
    SLICE_X10Y43.DMUX    Topcd                 0.471   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<2>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.657ns (2.463ns logic, 8.194ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.656ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.BQ      Tcko                  0.447   hijacker1/pixY<3>
                                                       hijacker1/Pc1/Y_1
    SLICE_X10Y43.A4      net (fanout=3)        0.451   hijacker1/pixY<1>
    SLICE_X10Y43.DMUX    Topad                 0.573   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<0>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.656ns (2.565ns logic, 8.091ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.648ns (Levels of Logic = 5)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.CQ      Tcko                  0.408   hijacker1/pixX<7>
                                                       hijacker1/Pc1/X_6
    SLICE_X10Y43.D5      net (fanout=4)        0.587   hijacker1/pixX<6>
    SLICE_X10Y43.DMUX    Topdd                 0.468   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi3
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.648ns (2.421ns logic, 8.227ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.648ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X21Y31.B5      net (fanout=27)       2.122   hijacker1/SaData_0<0>
    SLICE_X21Y31.B       Tilo                  0.259   lut5167_194
                                                       lut5167_194
    SLICE_X18Y34.D4      net (fanout=1)        0.698   lut5167_194
    SLICE_X18Y34.COUT    Topcyd                0.261   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.648ns (2.242ns logic, 8.406ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.645ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X19Y36.A5      net (fanout=27)       2.067   hijacker1/SaData_0<0>
    SLICE_X19Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A91
    SLICE_X18Y34.A4      net (fanout=2)        0.632   hijacker1/Mmux__n04283_rs_A<9>
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.645ns (2.360ns logic, 8.285ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.635ns (Levels of Logic = 5)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.CQ      Tcko                  0.408   hijacker1/pixX<7>
                                                       hijacker1/Pc1/X_6
    SLICE_X10Y43.D5      net (fanout=4)        0.587   hijacker1/pixX<6>
    SLICE_X10Y43.DMUX    Topdd                 0.455   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.635ns (2.408ns logic, 8.227ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.632ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X21Y31.A5      net (fanout=26)       1.981   hijacker1/SaData_0<1>
    SLICE_X21Y31.A       Tilo                  0.259   lut5167_194
                                                       lut5122_188
    SLICE_X18Y34.A2      net (fanout=1)        0.964   lut5122_188
    SLICE_X18Y34.DMUX    Topad                 0.566   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X1Y48.D4       net (fanout=1)        2.043   hijacker1/Mmux__n04283_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.632ns (2.299ns logic, 8.333ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.632ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.B3      net (fanout=26)       2.726   hijacker1/SaData_0<1>
    SLICE_X19Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A81
    SLICE_X18Y34.BX      net (fanout=2)        0.444   hijacker1/Mmux__n04283_rs_A<8>
    SLICE_X18Y34.DMUX    Tbxd                  0.341   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X1Y48.D4       net (fanout=1)        2.043   hijacker1/Mmux__n04283_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.632ns (2.074ns logic, 8.558ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.610ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.AQ      Tcko                  0.447   hijacker1/pixY<3>
                                                       hijacker1/Pc1/Y_0
    SLICE_X10Y43.A5      net (fanout=3)        0.398   hijacker1/pixY<0>
    SLICE_X10Y43.DMUX    Topad                 0.580   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.610ns (2.572ns logic, 8.038ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.605ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.CQ      Tcko                  0.408   hijacker1/pixX<3>
                                                       hijacker1/Pc1/X_2
    SLICE_X10Y43.B4      net (fanout=8)        0.506   hijacker1/pixX<2>
    SLICE_X10Y43.DMUX    Topbd                 0.506   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi1
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.605ns (2.459ns logic, 8.146ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.603ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.AQ      Tcko                  0.447   hijacker1/pixY<3>
                                                       hijacker1/Pc1/Y_0
    SLICE_X10Y43.A5      net (fanout=3)        0.398   hijacker1/pixY<0>
    SLICE_X10Y43.DMUX    Topad                 0.573   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<0>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.603ns (2.565ns logic, 8.038ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.578ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.DQ      Tcko                  0.447   hijacker1/pixY<3>
                                                       hijacker1/Pc1/Y_3
    SLICE_X10Y43.B5      net (fanout=19)       0.372   hijacker1/pixY<3>
    SLICE_X10Y43.DMUX    Topbd                 0.574   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<1>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.578ns (2.566ns logic, 8.012ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.543ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X24Y28.C4      net (fanout=26)       1.992   hijacker1/SaData_0<1>
    SLICE_X24Y28.C       Tilo                  0.205   lut5137_190
                                                       lut5152_192
    SLICE_X18Y34.C6      net (fanout=1)        0.761   lut5152_192
    SLICE_X18Y34.COUT    Topcyc                0.277   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.543ns (2.204ns logic, 8.339ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.510ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.DQ      Tcko                  0.447   hijacker1/pixY<3>
                                                       hijacker1/Pc1/Y_3
    SLICE_X10Y43.B5      net (fanout=19)       0.372   hijacker1/pixY<3>
    SLICE_X10Y43.DMUX    Topbd                 0.506   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi1
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D6      net (fanout=1)        0.307   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.510ns (2.498ns logic, 8.012ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.488ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X24Y28.D1      net (fanout=26)       2.089   hijacker1/SaData_0<1>
    SLICE_X24Y28.D       Tilo                  0.205   lut5137_190
                                                       lut5137_190
    SLICE_X18Y34.B6      net (fanout=1)        0.761   lut5137_190
    SLICE_X18Y34.DMUX    Topbd                 0.571   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<1>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X1Y48.D4       net (fanout=1)        2.043   hijacker1/Mmux__n04283_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.488ns (2.250ns logic, 8.238ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.438ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X21Y31.B6      net (fanout=26)       1.912   hijacker1/SaData_0<1>
    SLICE_X21Y31.B       Tilo                  0.259   lut5167_194
                                                       lut5167_194
    SLICE_X18Y34.D4      net (fanout=1)        0.698   lut5167_194
    SLICE_X18Y34.COUT    Topcyd                0.261   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.438ns (2.242ns logic, 8.196ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.386ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X19Y36.A5      net (fanout=27)       2.067   hijacker1/SaData_0<0>
    SLICE_X19Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A91
    SLICE_X18Y34.A4      net (fanout=2)        0.632   hijacker1/Mmux__n04283_rs_A<9>
    SLICE_X18Y34.DMUX    Topad                 0.566   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X1Y48.D4       net (fanout=1)        2.043   hijacker1/Mmux__n04283_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.386ns (2.299ns logic, 8.087ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/X_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.343ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.507 - 0.505)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/X_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.AQ      Tcko                  0.408   hijacker1/pixX<9>
                                                       hijacker1/Pc1/X_8
    SLICE_X10Y42.D1      net (fanout=3)        1.057   hijacker1/pixX<8>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.343ns (1.953ns logic, 8.390ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.334ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X21Y31.B5      net (fanout=27)       2.122   hijacker1/SaData_0<0>
    SLICE_X21Y31.B       Tilo                  0.259   lut5167_194
                                                       lut5167_194
    SLICE_X18Y34.D4      net (fanout=1)        0.698   lut5167_194
    SLICE_X18Y34.DMUX    Topdd                 0.393   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X1Y48.D4       net (fanout=1)        2.043   hijacker1/Mmux__n04283_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.334ns (2.126ns logic, 8.208ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.277ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X19Y36.A5      net (fanout=27)       2.067   hijacker1/SaData_0<0>
    SLICE_X19Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A91
    SLICE_X18Y34.AX      net (fanout=2)        0.444   hijacker1/Mmux__n04283_rs_A<9>
    SLICE_X18Y34.COUT    Taxcy                 0.199   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.277ns (2.180ns logic, 8.097ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.261ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X18Y35.D6      net (fanout=27)       2.865   hijacker1/SaData_0<0>
    SLICE_X18Y35.DMUX    Topdd                 0.393   hijacker1/Mmux__n04283_split<2>
                                                       lut5222_204
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.261ns (1.813ns logic, 8.448ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_39 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.260ns (Levels of Logic = 4)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_39 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y24.DMUX    Tshcko                0.488   hijacker1/RoW/in_reg<37>
                                                       hijacker1/RoW/in_reg_39
    SLICE_X28Y28.A4      net (fanout=1)        1.010   hijacker1/RoW/in_reg<39>
    SLICE_X28Y28.AMUX    Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/ATFP/Sum_<8>
                                                       lut5220_202
    SLICE_X18Y35.D2      net (fanout=1)        1.506   lut5220_202
    SLICE_X18Y35.DMUX    Topdd                 0.393   hijacker1/Mmux__n04283_split<2>
                                                       lut5222_204
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.260ns (2.161ns logic, 8.099ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.255ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X24Y28.C4      net (fanout=26)       1.992   hijacker1/SaData_0<1>
    SLICE_X24Y28.C       Tilo                  0.205   lut5137_190
                                                       lut5152_192
    SLICE_X18Y34.C6      net (fanout=1)        0.761   lut5152_192
    SLICE_X18Y34.DMUX    Topcd                 0.435   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X1Y48.D4       net (fanout=1)        2.043   hijacker1/Mmux__n04283_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.255ns (2.114ns logic, 8.141ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.246ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.507 - 0.505)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.AQ      Tcko                  0.447   hijacker1/pixY<9>
                                                       hijacker1/Pc1/Y_8
    SLICE_X10Y42.D3      net (fanout=2)        0.921   hijacker1/pixY<8>
    SLICE_X10Y42.D       Tilo                  0.203   lut5225_128
                                                       lut5225_128
    SLICE_X7Y32.B3       net (fanout=8)        1.765   lut5225_128
    SLICE_X7Y32.B        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D5       net (fanout=1)        2.223   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y68.A6       net (fanout=3)        1.650   lut5256_147
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.246ns (1.992ns logic, 8.254ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.246ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X19Y36.B6      net (fanout=27)       1.917   hijacker1/SaData_0<0>
    SLICE_X19Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A81
    SLICE_X18Y34.B5      net (fanout=2)        0.382   hijacker1/Mmux__n04283_rs_A<8>
    SLICE_X18Y34.COUT    Topcyb                0.380   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<1>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.246ns (2.361ns logic, 7.885ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.202ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y41.BQ      Tcko                  0.447   hijacker1/RoW/in_reg<13>
                                                       hijacker1/RoW/in_reg_8
    SLICE_X21Y31.A6      net (fanout=2)        1.236   hijacker1/RoW/in_reg<8>
    SLICE_X21Y31.A       Tilo                  0.259   lut5167_194
                                                       lut5122_188
    SLICE_X18Y34.A2      net (fanout=1)        0.964   lut5122_188
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.202ns (2.416ns logic, 7.786ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_32 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.167ns (Levels of Logic = 5)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_32 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y24.BQ      Tcko                  0.447   hijacker1/RoW/in_reg<37>
                                                       hijacker1/RoW/in_reg_32
    SLICE_X21Y31.A2      net (fanout=1)        1.201   hijacker1/RoW/in_reg<32>
    SLICE_X21Y31.A       Tilo                  0.259   lut5167_194
                                                       lut5122_188
    SLICE_X18Y34.A2      net (fanout=1)        0.964   lut5122_188
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.A4       net (fanout=8)        1.687   lut5227_130
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.695   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.167ns (2.416ns logic, 7.751ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA26), 349 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.120ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X28Y28.A2      net (fanout=27)       3.000   hijacker1/SaData_0<0>
    SLICE_X28Y28.AMUX    Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/ATFP/Sum_<8>
                                                       lut5220_202
    SLICE_X18Y35.D2      net (fanout=1)        1.506   lut5220_202
    SLICE_X18Y35.DMUX    Topdd                 0.393   hijacker1/Mmux__n04283_split<2>
                                                       lut5222_204
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.120ns (2.064ns logic, 10.056ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.576ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.A2      net (fanout=26)       3.031   hijacker1/SaData_0<1>
    SLICE_X19Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A91
    SLICE_X18Y34.A4      net (fanout=2)        0.632   hijacker1/Mmux__n04283_rs_A<9>
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.576ns (2.360ns logic, 9.216ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.551ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.A2      net (fanout=26)       3.031   hijacker1/SaData_0<1>
    SLICE_X19Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A91
    SLICE_X18Y34.A4      net (fanout=2)        0.632   hijacker1/Mmux__n04283_rs_A<9>
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CMUX    Tcinc                 0.261   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.551ns (2.319ns logic, 9.232ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.352ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.B4      net (fanout=26)       2.726   hijacker1/SaData_0<1>
    SLICE_X23Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A51
    SLICE_X18Y35.A2      net (fanout=2)        0.831   hijacker1/Mmux__n04283_rs_A<5>
    SLICE_X18Y35.DMUX    Topad                 0.566   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<4>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.352ns (2.245ns logic, 9.107ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.339ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.B4      net (fanout=26)       2.726   hijacker1/SaData_0<1>
    SLICE_X23Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A51
    SLICE_X18Y35.A2      net (fanout=2)        0.831   hijacker1/Mmux__n04283_rs_A<5>
    SLICE_X18Y35.CMUX    Topac                 0.537   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<4>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.339ns (2.216ns logic, 9.123ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.314ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.B6      net (fanout=27)       2.688   hijacker1/SaData_0<0>
    SLICE_X23Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A51
    SLICE_X18Y35.A2      net (fanout=2)        0.831   hijacker1/Mmux__n04283_rs_A<5>
    SLICE_X18Y35.DMUX    Topad                 0.566   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<4>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.314ns (2.245ns logic, 9.069ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.301ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.B6      net (fanout=27)       2.688   hijacker1/SaData_0<0>
    SLICE_X23Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A51
    SLICE_X18Y35.A2      net (fanout=2)        0.831   hijacker1/Mmux__n04283_rs_A<5>
    SLICE_X18Y35.CMUX    Topac                 0.537   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<4>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.301ns (2.216ns logic, 9.085ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.264ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X19Y36.C5      net (fanout=27)       3.072   hijacker1/SaData_0<0>
    SLICE_X19Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A71
    SLICE_X18Y34.C5      net (fanout=2)        0.381   hijacker1/Mmux__n04283_rs_A<7>
    SLICE_X18Y34.COUT    Topcyc                0.277   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.264ns (2.258ns logic, 9.006ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.255ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X24Y36.D3      net (fanout=27)       2.882   hijacker1/SaData_0<0>
    SLICE_X24Y36.D       Tilo                  0.205   hijacker1/Mmux__n04283_rs_A<3>
                                                       hijacker1/Mmux__n04283_A31
    SLICE_X18Y35.C5      net (fanout=2)        0.763   hijacker1/Mmux__n04283_rs_A<3>
    SLICE_X18Y35.DMUX    Topcd                 0.435   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<6>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.255ns (2.060ns logic, 9.195ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.249ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X24Y36.D3      net (fanout=27)       2.882   hijacker1/SaData_0<0>
    SLICE_X24Y36.D       Tilo                  0.205   hijacker1/Mmux__n04283_rs_A<3>
                                                       hijacker1/Mmux__n04283_A31
    SLICE_X18Y35.C5      net (fanout=2)        0.763   hijacker1/Mmux__n04283_rs_A<3>
    SLICE_X18Y35.CMUX    Topcc                 0.413   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<6>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.249ns (2.038ns logic, 9.211ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.248ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.C3      net (fanout=27)       2.860   hijacker1/SaData_0<0>
    SLICE_X23Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A41
    SLICE_X18Y35.B5      net (fanout=2)        0.588   hijacker1/Mmux__n04283_rs_A<4>
    SLICE_X18Y35.DMUX    Topbd                 0.571   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<5>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.248ns (2.250ns logic, 8.998ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.243ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X21Y31.A1      net (fanout=27)       2.366   hijacker1/SaData_0<0>
    SLICE_X21Y31.A       Tilo                  0.259   lut5167_194
                                                       lut5122_188
    SLICE_X18Y34.A2      net (fanout=1)        0.964   lut5122_188
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.243ns (2.360ns logic, 8.883ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.239ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X19Y36.C5      net (fanout=27)       3.072   hijacker1/SaData_0<0>
    SLICE_X19Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A71
    SLICE_X18Y34.C5      net (fanout=2)        0.381   hijacker1/Mmux__n04283_rs_A<7>
    SLICE_X18Y34.COUT    Topcyc                0.277   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CMUX    Tcinc                 0.261   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.239ns (2.217ns logic, 9.022ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.219ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.C3      net (fanout=27)       2.860   hijacker1/SaData_0<0>
    SLICE_X23Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A41
    SLICE_X18Y35.B5      net (fanout=2)        0.588   hijacker1/Mmux__n04283_rs_A<4>
    SLICE_X18Y35.CMUX    Topbc                 0.526   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<5>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.219ns (2.205ns logic, 9.014ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.218ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X21Y31.A1      net (fanout=27)       2.366   hijacker1/SaData_0<0>
    SLICE_X21Y31.A       Tilo                  0.259   lut5167_194
                                                       lut5122_188
    SLICE_X18Y34.A2      net (fanout=1)        0.964   lut5122_188
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CMUX    Tcinc                 0.261   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.218ns (2.319ns logic, 8.899ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.208ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.A2      net (fanout=26)       3.031   hijacker1/SaData_0<1>
    SLICE_X19Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A91
    SLICE_X18Y34.AX      net (fanout=2)        0.444   hijacker1/Mmux__n04283_rs_A<9>
    SLICE_X18Y34.COUT    Taxcy                 0.199   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.208ns (2.180ns logic, 9.028ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.183ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.A2      net (fanout=26)       3.031   hijacker1/SaData_0<1>
    SLICE_X19Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A91
    SLICE_X18Y34.AX      net (fanout=2)        0.444   hijacker1/Mmux__n04283_rs_A<9>
    SLICE_X18Y34.COUT    Taxcy                 0.199   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CMUX    Tcinc                 0.261   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.183ns (2.139ns logic, 9.044ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.166ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X24Y36.D3      net (fanout=27)       2.882   hijacker1/SaData_0<0>
    SLICE_X24Y36.D       Tilo                  0.205   hijacker1/Mmux__n04283_rs_A<3>
                                                       hijacker1/Mmux__n04283_A31
    SLICE_X18Y35.CX      net (fanout=2)        0.821   hijacker1/Mmux__n04283_rs_A<3>
    SLICE_X18Y35.DMUX    Tcxd                  0.288   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.166ns (1.913ns logic, 9.253ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.162ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X24Y36.D5      net (fanout=26)       2.789   hijacker1/SaData_0<1>
    SLICE_X24Y36.D       Tilo                  0.205   hijacker1/Mmux__n04283_rs_A<3>
                                                       hijacker1/Mmux__n04283_A31
    SLICE_X18Y35.C5      net (fanout=2)        0.763   hijacker1/Mmux__n04283_rs_A<3>
    SLICE_X18Y35.DMUX    Topcd                 0.435   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<6>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.162ns (2.060ns logic, 9.102ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.156ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X24Y36.D5      net (fanout=26)       2.789   hijacker1/SaData_0<1>
    SLICE_X24Y36.D       Tilo                  0.205   hijacker1/Mmux__n04283_rs_A<3>
                                                       hijacker1/Mmux__n04283_A31
    SLICE_X18Y35.C5      net (fanout=2)        0.763   hijacker1/Mmux__n04283_rs_A<3>
    SLICE_X18Y35.CMUX    Topcc                 0.413   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<6>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.156ns (2.038ns logic, 9.118ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.154ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.A6      net (fanout=27)       2.688   hijacker1/SaData_0<0>
    SLICE_X23Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A61
    SLICE_X18Y34.D6      net (fanout=2)        0.671   hijacker1/Mmux__n04283_rs_A<6>
    SLICE_X18Y34.COUT    Topcyd                0.261   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.154ns (2.242ns logic, 8.912ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.140ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.A1      net (fanout=26)       2.674   hijacker1/SaData_0<1>
    SLICE_X23Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A61
    SLICE_X18Y34.D6      net (fanout=2)        0.671   hijacker1/Mmux__n04283_rs_A<6>
    SLICE_X18Y34.COUT    Topcyd                0.261   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.140ns (2.242ns logic, 8.898ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.138ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X19Y36.C5      net (fanout=27)       3.072   hijacker1/SaData_0<0>
    SLICE_X19Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A71
    SLICE_X18Y34.CX      net (fanout=2)        0.439   hijacker1/Mmux__n04283_rs_A<7>
    SLICE_X18Y34.COUT    Tcxcy                 0.093   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.138ns (2.074ns logic, 9.064ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.137ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X25Y31.A1      net (fanout=26)       2.449   hijacker1/SaData_0<1>
    SLICE_X25Y31.A       Tilo                  0.259   lut5212_200
                                                       lut5182_196
    SLICE_X18Y35.A4      net (fanout=1)        0.893   lut5182_196
    SLICE_X18Y35.DMUX    Topad                 0.566   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<4>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.137ns (2.245ns logic, 8.892ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.129ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.A6      net (fanout=27)       2.688   hijacker1/SaData_0<0>
    SLICE_X23Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A61
    SLICE_X18Y34.D6      net (fanout=2)        0.671   hijacker1/Mmux__n04283_rs_A<6>
    SLICE_X18Y34.COUT    Topcyd                0.261   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CMUX    Tcinc                 0.261   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.129ns (2.201ns logic, 8.928ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.124ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X25Y31.A1      net (fanout=26)       2.449   hijacker1/SaData_0<1>
    SLICE_X25Y31.A       Tilo                  0.259   lut5212_200
                                                       lut5182_196
    SLICE_X18Y35.A4      net (fanout=1)        0.893   lut5182_196
    SLICE_X18Y35.CMUX    Topac                 0.537   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<4>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.124ns (2.216ns logic, 8.908ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.115ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.A1      net (fanout=26)       2.674   hijacker1/SaData_0<1>
    SLICE_X23Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A61
    SLICE_X18Y34.D6      net (fanout=2)        0.671   hijacker1/Mmux__n04283_rs_A<6>
    SLICE_X18Y34.COUT    Topcyd                0.261   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CMUX    Tcinc                 0.261   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.115ns (2.201ns logic, 8.914ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.113ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X19Y36.C5      net (fanout=27)       3.072   hijacker1/SaData_0<0>
    SLICE_X19Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A71
    SLICE_X18Y34.CX      net (fanout=2)        0.439   hijacker1/Mmux__n04283_rs_A<7>
    SLICE_X18Y34.COUT    Tcxcy                 0.093   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CMUX    Tcinc                 0.261   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.113ns (2.033ns logic, 9.080ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.103ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.A6      net (fanout=27)       2.688   hijacker1/SaData_0<0>
    SLICE_X23Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A61
    SLICE_X18Y34.DX      net (fanout=2)        0.794   hijacker1/Mmux__n04283_rs_A<6>
    SLICE_X18Y34.COUT    Tdxcy                 0.087   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.103ns (2.068ns logic, 9.035ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.093ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X24Y28.D3      net (fanout=27)       2.472   hijacker1/SaData_0<0>
    SLICE_X24Y28.D       Tilo                  0.205   lut5137_190
                                                       lut5137_190
    SLICE_X18Y34.B6      net (fanout=1)        0.761   lut5137_190
    SLICE_X18Y34.COUT    Topcyb                0.380   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<1>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.093ns (2.307ns logic, 8.786ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.089ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.A1      net (fanout=26)       2.674   hijacker1/SaData_0<1>
    SLICE_X23Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A61
    SLICE_X18Y34.DX      net (fanout=2)        0.794   hijacker1/Mmux__n04283_rs_A<6>
    SLICE_X18Y34.COUT    Tdxcy                 0.087   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.089ns (2.068ns logic, 9.021ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.080ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.C3      net (fanout=27)       2.860   hijacker1/SaData_0<0>
    SLICE_X23Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A41
    SLICE_X18Y35.BX      net (fanout=2)        0.650   hijacker1/Mmux__n04283_rs_A<4>
    SLICE_X18Y35.DMUX    Tbxd                  0.341   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.080ns (2.020ns logic, 9.060ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.078ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.A6      net (fanout=27)       2.688   hijacker1/SaData_0<0>
    SLICE_X23Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A61
    SLICE_X18Y34.DX      net (fanout=2)        0.794   hijacker1/Mmux__n04283_rs_A<6>
    SLICE_X18Y34.COUT    Tdxcy                 0.087   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CMUX    Tcinc                 0.261   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.078ns (2.027ns logic, 9.051ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.073ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X24Y36.D5      net (fanout=26)       2.789   hijacker1/SaData_0<1>
    SLICE_X24Y36.D       Tilo                  0.205   hijacker1/Mmux__n04283_rs_A<3>
                                                       hijacker1/Mmux__n04283_A31
    SLICE_X18Y35.CX      net (fanout=2)        0.821   hijacker1/Mmux__n04283_rs_A<3>
    SLICE_X18Y35.DMUX    Tcxd                  0.288   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.073ns (1.913ns logic, 9.160ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.068ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X24Y28.D3      net (fanout=27)       2.472   hijacker1/SaData_0<0>
    SLICE_X24Y28.D       Tilo                  0.205   lut5137_190
                                                       lut5137_190
    SLICE_X18Y34.B6      net (fanout=1)        0.761   lut5137_190
    SLICE_X18Y34.COUT    Topcyb                0.380   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<1>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CMUX    Tcinc                 0.261   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.068ns (2.266ns logic, 8.802ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.065ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.C3      net (fanout=27)       2.860   hijacker1/SaData_0<0>
    SLICE_X23Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A41
    SLICE_X18Y35.BX      net (fanout=2)        0.650   hijacker1/Mmux__n04283_rs_A<4>
    SLICE_X18Y35.CMUX    Taxc                  0.310   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.065ns (1.989ns logic, 9.076ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.065ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X25Y31.B5      net (fanout=27)       2.362   hijacker1/SaData_0<0>
    SLICE_X25Y31.B       Tilo                  0.259   lut5212_200
                                                       lut5197_198
    SLICE_X18Y35.B4      net (fanout=1)        0.903   lut5197_198
    SLICE_X18Y35.DMUX    Topbd                 0.571   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<5>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.065ns (2.250ns logic, 8.815ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.064ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.A1      net (fanout=26)       2.674   hijacker1/SaData_0<1>
    SLICE_X23Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A61
    SLICE_X18Y34.DX      net (fanout=2)        0.794   hijacker1/Mmux__n04283_rs_A<6>
    SLICE_X18Y34.COUT    Tdxcy                 0.087   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CMUX    Tcinc                 0.261   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.064ns (2.027ns logic, 9.037ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.046ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X25Y31.A5      net (fanout=27)       2.358   hijacker1/SaData_0<0>
    SLICE_X25Y31.A       Tilo                  0.259   lut5212_200
                                                       lut5182_196
    SLICE_X18Y35.A4      net (fanout=1)        0.893   lut5182_196
    SLICE_X18Y35.DMUX    Topad                 0.566   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<4>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.046ns (2.245ns logic, 8.801ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.038ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.C1      net (fanout=26)       2.846   hijacker1/SaData_0<1>
    SLICE_X19Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A71
    SLICE_X18Y34.C5      net (fanout=2)        0.381   hijacker1/Mmux__n04283_rs_A<7>
    SLICE_X18Y34.COUT    Topcyc                0.277   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.038ns (2.258ns logic, 8.780ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.036ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X25Y31.B5      net (fanout=27)       2.362   hijacker1/SaData_0<0>
    SLICE_X25Y31.B       Tilo                  0.259   lut5212_200
                                                       lut5197_198
    SLICE_X18Y35.B4      net (fanout=1)        0.903   lut5197_198
    SLICE_X18Y35.CMUX    Topbc                 0.526   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<5>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.036ns (2.205ns logic, 8.831ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.033ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X25Y31.A5      net (fanout=27)       2.358   hijacker1/SaData_0<0>
    SLICE_X25Y31.A       Tilo                  0.259   lut5212_200
                                                       lut5182_196
    SLICE_X18Y35.A4      net (fanout=1)        0.893   lut5182_196
    SLICE_X18Y35.CMUX    Topac                 0.537   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<4>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.033ns (2.216ns logic, 8.817ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.027ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X24Y28.C3      net (fanout=27)       2.509   hijacker1/SaData_0<0>
    SLICE_X24Y28.C       Tilo                  0.205   lut5137_190
                                                       lut5152_192
    SLICE_X18Y34.C6      net (fanout=1)        0.761   lut5152_192
    SLICE_X18Y34.COUT    Topcyc                0.277   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.027ns (2.204ns logic, 8.823ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.022ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.B3      net (fanout=26)       2.726   hijacker1/SaData_0<1>
    SLICE_X19Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A81
    SLICE_X18Y34.B5      net (fanout=2)        0.382   hijacker1/Mmux__n04283_rs_A<8>
    SLICE_X18Y34.COUT    Topcyb                0.380   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<1>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.022ns (2.361ns logic, 8.661ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.013ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.C1      net (fanout=26)       2.846   hijacker1/SaData_0<1>
    SLICE_X19Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A71
    SLICE_X18Y34.C5      net (fanout=2)        0.381   hijacker1/Mmux__n04283_rs_A<7>
    SLICE_X18Y34.COUT    Topcyc                0.277   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CMUX    Tcinc                 0.261   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.013ns (2.217ns logic, 8.796ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.002ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X24Y28.C3      net (fanout=27)       2.509   hijacker1/SaData_0<0>
    SLICE_X24Y28.C       Tilo                  0.205   lut5137_190
                                                       lut5152_192
    SLICE_X18Y34.C6      net (fanout=1)        0.761   lut5152_192
    SLICE_X18Y34.COUT    Topcyc                0.277   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CMUX    Tcinc                 0.261   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.002ns (2.163ns logic, 8.839ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.997ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.B3      net (fanout=26)       2.726   hijacker1/SaData_0<1>
    SLICE_X19Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A81
    SLICE_X18Y34.B5      net (fanout=2)        0.382   hijacker1/Mmux__n04283_rs_A<8>
    SLICE_X18Y34.COUT    Topcyb                0.380   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<1>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CMUX    Tcinc                 0.261   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.997ns (2.320ns logic, 8.677ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.988ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.B4      net (fanout=26)       2.726   hijacker1/SaData_0<1>
    SLICE_X23Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A51
    SLICE_X18Y35.AX      net (fanout=2)        0.656   hijacker1/Mmux__n04283_rs_A<5>
    SLICE_X18Y35.DMUX    Taxd                  0.377   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.988ns (2.056ns logic, 8.932ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.975ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.B4      net (fanout=26)       2.726   hijacker1/SaData_0<1>
    SLICE_X23Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A51
    SLICE_X18Y35.AX      net (fanout=2)        0.656   hijacker1/Mmux__n04283_rs_A<5>
    SLICE_X18Y35.CMUX    Taxc                  0.348   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.975ns (2.027ns logic, 8.948ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.950ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.B6      net (fanout=27)       2.688   hijacker1/SaData_0<0>
    SLICE_X23Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A51
    SLICE_X18Y35.AX      net (fanout=2)        0.656   hijacker1/Mmux__n04283_rs_A<5>
    SLICE_X18Y35.DMUX    Taxd                  0.377   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.950ns (2.056ns logic, 8.894ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.937ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.B6      net (fanout=27)       2.688   hijacker1/SaData_0<0>
    SLICE_X23Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A51
    SLICE_X18Y35.AX      net (fanout=2)        0.656   hijacker1/Mmux__n04283_rs_A<5>
    SLICE_X18Y35.CMUX    Taxc                  0.348   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.937ns (2.027ns logic, 8.910ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.922ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.C4      net (fanout=26)       2.534   hijacker1/SaData_0<1>
    SLICE_X23Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A41
    SLICE_X18Y35.B5      net (fanout=2)        0.588   hijacker1/Mmux__n04283_rs_A<4>
    SLICE_X18Y35.DMUX    Topbd                 0.571   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<5>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.922ns (2.250ns logic, 8.672ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.912ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.C1      net (fanout=26)       2.846   hijacker1/SaData_0<1>
    SLICE_X19Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A71
    SLICE_X18Y34.CX      net (fanout=2)        0.439   hijacker1/Mmux__n04283_rs_A<7>
    SLICE_X18Y34.COUT    Tcxcy                 0.093   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.912ns (2.074ns logic, 8.838ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.893ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.C4      net (fanout=26)       2.534   hijacker1/SaData_0<1>
    SLICE_X23Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A41
    SLICE_X18Y35.B5      net (fanout=2)        0.588   hijacker1/Mmux__n04283_rs_A<4>
    SLICE_X18Y35.CMUX    Topbc                 0.526   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<5>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.893ns (2.205ns logic, 8.688ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.887ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.C1      net (fanout=26)       2.846   hijacker1/SaData_0<1>
    SLICE_X19Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A71
    SLICE_X18Y34.CX      net (fanout=2)        0.439   hijacker1/Mmux__n04283_rs_A<7>
    SLICE_X18Y34.COUT    Tcxcy                 0.093   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CMUX    Tcinc                 0.261   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.887ns (2.033ns logic, 8.854ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.858ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X21Y31.A5      net (fanout=26)       1.981   hijacker1/SaData_0<1>
    SLICE_X21Y31.A       Tilo                  0.259   lut5167_194
                                                       lut5122_188
    SLICE_X18Y34.A2      net (fanout=1)        0.964   lut5122_188
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.858ns (2.360ns logic, 8.498ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.858ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X25Y31.C4      net (fanout=27)       2.466   hijacker1/SaData_0<0>
    SLICE_X25Y31.C       Tilo                  0.259   lut5212_200
                                                       lut5212_200
    SLICE_X18Y35.C6      net (fanout=1)        0.728   lut5212_200
    SLICE_X18Y35.DMUX    Topcd                 0.435   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<6>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.858ns (2.114ns logic, 8.744ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.852ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X25Y31.C4      net (fanout=27)       2.466   hijacker1/SaData_0<0>
    SLICE_X25Y31.C       Tilo                  0.259   lut5212_200
                                                       lut5212_200
    SLICE_X18Y35.C6      net (fanout=1)        0.728   lut5212_200
    SLICE_X18Y35.CMUX    Topcc                 0.413   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<6>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.852ns (2.092ns logic, 8.760ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.847ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X21Y33.A5      net (fanout=27)       2.583   hijacker1/SaData_0<0>
    SLICE_X21Y33.A       Tilo                  0.259   lut5221_203
                                                       lut5221_203
    SLICE_X18Y35.D4      net (fanout=1)        0.642   lut5221_203
    SLICE_X18Y35.DMUX    Topdd                 0.393   hijacker1/Mmux__n04283_split<2>
                                                       lut5222_204
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.847ns (2.072ns logic, 8.775ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.835ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X25Y31.B6      net (fanout=26)       2.132   hijacker1/SaData_0<1>
    SLICE_X25Y31.B       Tilo                  0.259   lut5212_200
                                                       lut5197_198
    SLICE_X18Y35.B4      net (fanout=1)        0.903   lut5197_198
    SLICE_X18Y35.DMUX    Topbd                 0.571   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<5>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.835ns (2.250ns logic, 8.585ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.833ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X25Y31.C2      net (fanout=26)       2.441   hijacker1/SaData_0<1>
    SLICE_X25Y31.C       Tilo                  0.259   lut5212_200
                                                       lut5212_200
    SLICE_X18Y35.C6      net (fanout=1)        0.728   lut5212_200
    SLICE_X18Y35.DMUX    Topcd                 0.435   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<6>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.833ns (2.114ns logic, 8.719ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.833ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X21Y31.A5      net (fanout=26)       1.981   hijacker1/SaData_0<1>
    SLICE_X21Y31.A       Tilo                  0.259   lut5167_194
                                                       lut5122_188
    SLICE_X18Y34.A2      net (fanout=1)        0.964   lut5122_188
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CMUX    Tcinc                 0.261   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.833ns (2.319ns logic, 8.514ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.829ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.B3      net (fanout=26)       2.726   hijacker1/SaData_0<1>
    SLICE_X19Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A81
    SLICE_X18Y34.BX      net (fanout=2)        0.444   hijacker1/Mmux__n04283_rs_A<8>
    SLICE_X18Y34.COUT    Tbxcy                 0.125   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.829ns (2.106ns logic, 8.723ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.827ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X25Y31.C2      net (fanout=26)       2.441   hijacker1/SaData_0<1>
    SLICE_X25Y31.C       Tilo                  0.259   lut5212_200
                                                       lut5212_200
    SLICE_X18Y35.C6      net (fanout=1)        0.728   lut5212_200
    SLICE_X18Y35.CMUX    Topcc                 0.413   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<6>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.827ns (2.092ns logic, 8.735ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.806ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X25Y31.B6      net (fanout=26)       2.132   hijacker1/SaData_0<1>
    SLICE_X25Y31.B       Tilo                  0.259   lut5212_200
                                                       lut5197_198
    SLICE_X18Y35.B4      net (fanout=1)        0.903   lut5197_198
    SLICE_X18Y35.CMUX    Topbc                 0.526   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<5>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.806ns (2.205ns logic, 8.601ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.804ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.B3      net (fanout=26)       2.726   hijacker1/SaData_0<1>
    SLICE_X19Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A81
    SLICE_X18Y34.BX      net (fanout=2)        0.444   hijacker1/Mmux__n04283_rs_A<8>
    SLICE_X18Y34.COUT    Tbxcy                 0.125   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CMUX    Tcinc                 0.261   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.804ns (2.065ns logic, 8.739ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.754ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.C4      net (fanout=26)       2.534   hijacker1/SaData_0<1>
    SLICE_X23Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A41
    SLICE_X18Y35.BX      net (fanout=2)        0.650   hijacker1/Mmux__n04283_rs_A<4>
    SLICE_X18Y35.DMUX    Tbxd                  0.341   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.754ns (2.020ns logic, 8.734ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.739ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.C4      net (fanout=26)       2.534   hijacker1/SaData_0<1>
    SLICE_X23Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A41
    SLICE_X18Y35.BX      net (fanout=2)        0.650   hijacker1/Mmux__n04283_rs_A<4>
    SLICE_X18Y35.CMUX    Taxc                  0.310   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.739ns (1.989ns logic, 8.750ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.710ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X24Y28.D1      net (fanout=26)       2.089   hijacker1/SaData_0<1>
    SLICE_X24Y28.D       Tilo                  0.205   lut5137_190
                                                       lut5137_190
    SLICE_X18Y34.B6      net (fanout=1)        0.761   lut5137_190
    SLICE_X18Y34.COUT    Topcyb                0.380   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<1>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.710ns (2.307ns logic, 8.403ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.685ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X24Y28.D1      net (fanout=26)       2.089   hijacker1/SaData_0<1>
    SLICE_X24Y28.D       Tilo                  0.205   lut5137_190
                                                       lut5137_190
    SLICE_X18Y34.B6      net (fanout=1)        0.761   lut5137_190
    SLICE_X18Y34.COUT    Topcyb                0.380   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<1>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CMUX    Tcinc                 0.261   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.685ns (2.266ns logic, 8.419ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.680ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X21Y33.A1      net (fanout=26)       2.416   hijacker1/SaData_0<1>
    SLICE_X21Y33.A       Tilo                  0.259   lut5221_203
                                                       lut5221_203
    SLICE_X18Y35.D4      net (fanout=1)        0.642   lut5221_203
    SLICE_X18Y35.DMUX    Topdd                 0.393   hijacker1/Mmux__n04283_split<2>
                                                       lut5222_204
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.680ns (2.072ns logic, 8.608ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.615ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X21Y31.B5      net (fanout=27)       2.122   hijacker1/SaData_0<0>
    SLICE_X21Y31.B       Tilo                  0.259   lut5167_194
                                                       lut5167_194
    SLICE_X18Y34.D4      net (fanout=1)        0.698   lut5167_194
    SLICE_X18Y34.COUT    Topcyd                0.261   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.615ns (2.242ns logic, 8.373ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.612ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X19Y36.A5      net (fanout=27)       2.067   hijacker1/SaData_0<0>
    SLICE_X19Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A91
    SLICE_X18Y34.A4      net (fanout=2)        0.632   hijacker1/Mmux__n04283_rs_A<9>
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.612ns (2.360ns logic, 8.252ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.590ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X21Y31.B5      net (fanout=27)       2.122   hijacker1/SaData_0<0>
    SLICE_X21Y31.B       Tilo                  0.259   lut5167_194
                                                       lut5167_194
    SLICE_X18Y34.D4      net (fanout=1)        0.698   lut5167_194
    SLICE_X18Y34.COUT    Topcyd                0.261   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CMUX    Tcinc                 0.261   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.590ns (2.201ns logic, 8.389ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.587ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X19Y36.A5      net (fanout=27)       2.067   hijacker1/SaData_0<0>
    SLICE_X19Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A91
    SLICE_X18Y34.A4      net (fanout=2)        0.632   hijacker1/Mmux__n04283_rs_A<9>
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CMUX    Tcinc                 0.261   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.587ns (2.319ns logic, 8.268ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.510ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X24Y28.C4      net (fanout=26)       1.992   hijacker1/SaData_0<1>
    SLICE_X24Y28.C       Tilo                  0.205   lut5137_190
                                                       lut5152_192
    SLICE_X18Y34.C6      net (fanout=1)        0.761   lut5152_192
    SLICE_X18Y34.COUT    Topcyc                0.277   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.510ns (2.204ns logic, 8.306ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.485ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X24Y28.C4      net (fanout=26)       1.992   hijacker1/SaData_0<1>
    SLICE_X24Y28.C       Tilo                  0.205   lut5137_190
                                                       lut5152_192
    SLICE_X18Y34.C6      net (fanout=1)        0.761   lut5152_192
    SLICE_X18Y34.COUT    Topcyc                0.277   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CMUX    Tcinc                 0.261   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.485ns (2.163ns logic, 8.322ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.405ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X21Y31.B6      net (fanout=26)       1.912   hijacker1/SaData_0<1>
    SLICE_X21Y31.B       Tilo                  0.259   lut5167_194
                                                       lut5167_194
    SLICE_X18Y34.D4      net (fanout=1)        0.698   lut5167_194
    SLICE_X18Y34.COUT    Topcyd                0.261   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.405ns (2.242ns logic, 8.163ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.380ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X21Y31.B6      net (fanout=26)       1.912   hijacker1/SaData_0<1>
    SLICE_X21Y31.B       Tilo                  0.259   lut5167_194
                                                       lut5167_194
    SLICE_X18Y34.D4      net (fanout=1)        0.698   lut5167_194
    SLICE_X18Y34.COUT    Topcyd                0.261   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CMUX    Tcinc                 0.261   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.380ns (2.201ns logic, 8.179ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.244ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X19Y36.A5      net (fanout=27)       2.067   hijacker1/SaData_0<0>
    SLICE_X19Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A91
    SLICE_X18Y34.AX      net (fanout=2)        0.444   hijacker1/Mmux__n04283_rs_A<9>
    SLICE_X18Y34.COUT    Taxcy                 0.199   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.244ns (2.180ns logic, 8.064ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.228ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X18Y35.D6      net (fanout=27)       2.865   hijacker1/SaData_0<0>
    SLICE_X18Y35.DMUX    Topdd                 0.393   hijacker1/Mmux__n04283_split<2>
                                                       lut5222_204
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.228ns (1.813ns logic, 8.415ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_39 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.227ns (Levels of Logic = 4)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_39 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y24.DMUX    Tshcko                0.488   hijacker1/RoW/in_reg<37>
                                                       hijacker1/RoW/in_reg_39
    SLICE_X28Y28.A4      net (fanout=1)        1.010   hijacker1/RoW/in_reg<39>
    SLICE_X28Y28.AMUX    Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/ATFP/Sum_<8>
                                                       lut5220_202
    SLICE_X18Y35.D2      net (fanout=1)        1.506   lut5220_202
    SLICE_X18Y35.DMUX    Topdd                 0.393   hijacker1/Mmux__n04283_split<2>
                                                       lut5222_204
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.227ns (2.161ns logic, 8.066ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.219ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X19Y36.A5      net (fanout=27)       2.067   hijacker1/SaData_0<0>
    SLICE_X19Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A91
    SLICE_X18Y34.AX      net (fanout=2)        0.444   hijacker1/Mmux__n04283_rs_A<9>
    SLICE_X18Y34.COUT    Taxcy                 0.199   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CMUX    Tcinc                 0.261   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.219ns (2.139ns logic, 8.080ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.213ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X19Y36.B6      net (fanout=27)       1.917   hijacker1/SaData_0<0>
    SLICE_X19Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A81
    SLICE_X18Y34.B5      net (fanout=2)        0.382   hijacker1/Mmux__n04283_rs_A<8>
    SLICE_X18Y34.COUT    Topcyb                0.380   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<1>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.213ns (2.361ns logic, 7.852ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.188ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X19Y36.B6      net (fanout=27)       1.917   hijacker1/SaData_0<0>
    SLICE_X19Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A81
    SLICE_X18Y34.B5      net (fanout=2)        0.382   hijacker1/Mmux__n04283_rs_A<8>
    SLICE_X18Y34.COUT    Topcyb                0.380   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<1>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CMUX    Tcinc                 0.261   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.188ns (2.320ns logic, 7.868ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.169ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y41.BQ      Tcko                  0.447   hijacker1/RoW/in_reg<13>
                                                       hijacker1/RoW/in_reg_8
    SLICE_X21Y31.A6      net (fanout=2)        1.236   hijacker1/RoW/in_reg<8>
    SLICE_X21Y31.A       Tilo                  0.259   lut5167_194
                                                       lut5122_188
    SLICE_X18Y34.A2      net (fanout=1)        0.964   lut5122_188
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.169ns (2.416ns logic, 7.753ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.144ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y41.BQ      Tcko                  0.447   hijacker1/RoW/in_reg<13>
                                                       hijacker1/RoW/in_reg_8
    SLICE_X21Y31.A6      net (fanout=2)        1.236   hijacker1/RoW/in_reg<8>
    SLICE_X21Y31.A       Tilo                  0.259   lut5167_194
                                                       lut5122_188
    SLICE_X18Y34.A2      net (fanout=1)        0.964   lut5122_188
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CMUX    Tcinc                 0.261   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.144ns (2.375ns logic, 7.769ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_32 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.134ns (Levels of Logic = 5)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_32 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y24.BQ      Tcko                  0.447   hijacker1/RoW/in_reg<37>
                                                       hijacker1/RoW/in_reg_32
    SLICE_X21Y31.A2      net (fanout=1)        1.201   hijacker1/RoW/in_reg<32>
    SLICE_X21Y31.A       Tilo                  0.259   lut5167_194
                                                       lut5122_188
    SLICE_X18Y34.A2      net (fanout=1)        0.964   lut5122_188
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.134ns (2.416ns logic, 7.718ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.130ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y41.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<13>
                                                       hijacker1/RoW/in_reg_10
    SLICE_X24Y28.C1      net (fanout=2)        1.556   hijacker1/RoW/in_reg<10>
    SLICE_X24Y28.C       Tilo                  0.205   lut5137_190
                                                       lut5152_192
    SLICE_X18Y34.C6      net (fanout=1)        0.761   lut5152_192
    SLICE_X18Y34.COUT    Topcyc                0.277   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.130ns (2.260ns logic, 7.870ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_31 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.120ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.507 - 0.489)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_31 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.BMUX    Tshcko                0.488   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_31
    SLICE_X28Y28.A3      net (fanout=2)        0.903   hijacker1/RoW/in_reg<31>
    SLICE_X28Y28.AMUX    Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/ATFP/Sum_<8>
                                                       lut5220_202
    SLICE_X18Y35.D2      net (fanout=1)        1.506   lut5220_202
    SLICE_X18Y35.DMUX    Topdd                 0.393   hijacker1/Mmux__n04283_split<2>
                                                       lut5222_204
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.120ns (2.161ns logic, 7.959ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_32 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.109ns (Levels of Logic = 5)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_32 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y24.BQ      Tcko                  0.447   hijacker1/RoW/in_reg<37>
                                                       hijacker1/RoW/in_reg_32
    SLICE_X21Y31.A2      net (fanout=1)        1.201   hijacker1/RoW/in_reg<32>
    SLICE_X21Y31.A       Tilo                  0.259   lut5167_194
                                                       lut5122_188
    SLICE_X18Y34.A2      net (fanout=1)        0.964   lut5122_188
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CMUX    Tcinc                 0.261   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.109ns (2.375ns logic, 7.734ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.105ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y41.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<13>
                                                       hijacker1/RoW/in_reg_10
    SLICE_X24Y28.C1      net (fanout=2)        1.556   hijacker1/RoW/in_reg<10>
    SLICE_X24Y28.C       Tilo                  0.205   lut5137_190
                                                       lut5152_192
    SLICE_X18Y34.C6      net (fanout=1)        0.761   lut5152_192
    SLICE_X18Y34.COUT    Topcyc                0.277   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CMUX    Tcinc                 0.261   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.105ns (2.219ns logic, 7.886ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_28 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.090ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.507 - 0.489)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_28 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.CQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_28
    SLICE_X23Y36.B5      net (fanout=2)        1.408   hijacker1/RoW/in_reg<28>
    SLICE_X23Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A51
    SLICE_X18Y35.A2      net (fanout=2)        0.831   hijacker1/Mmux__n04283_rs_A<5>
    SLICE_X18Y35.DMUX    Topad                 0.566   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<4>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.090ns (2.301ns logic, 7.789ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_28 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.077ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.507 - 0.489)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_28 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.CQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_28
    SLICE_X23Y36.B5      net (fanout=2)        1.408   hijacker1/RoW/in_reg<28>
    SLICE_X23Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A51
    SLICE_X18Y35.A2      net (fanout=2)        0.831   hijacker1/Mmux__n04283_rs_A<5>
    SLICE_X18Y35.CMUX    Topac                 0.537   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<4>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.D3       net (fanout=1)        2.106   hijacker1/Mmux__n04283_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y68.D6       net (fanout=3)        1.674   lut5235_135
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.077ns (2.272ns logic, 7.805ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.058ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X18Y35.D1      net (fanout=26)       2.695   hijacker1/SaData_0<1>
    SLICE_X18Y35.DMUX    Topdd                 0.393   hijacker1/Mmux__n04283_split<2>
                                                       lut5222_204
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.058ns (1.813ns logic, 8.245ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_13 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.025ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_13 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y41.DQ      Tcko                  0.447   hijacker1/RoW/in_reg<13>
                                                       hijacker1/RoW/in_reg_13
    SLICE_X25Y31.B1      net (fanout=2)        1.266   hijacker1/RoW/in_reg<13>
    SLICE_X25Y31.B       Tilo                  0.259   lut5212_200
                                                       lut5197_198
    SLICE_X18Y35.B4      net (fanout=1)        0.903   lut5197_198
    SLICE_X18Y35.DMUX    Topbd                 0.571   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<5>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.025ns (2.306ns logic, 7.719ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.020ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X19Y36.B6      net (fanout=27)       1.917   hijacker1/SaData_0<0>
    SLICE_X19Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A81
    SLICE_X18Y34.BX      net (fanout=2)        0.444   hijacker1/Mmux__n04283_rs_A<8>
    SLICE_X18Y34.COUT    Tbxcy                 0.125   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.020ns (2.106ns logic, 7.914ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.016ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y41.AMUX    Tshcko                0.488   hijacker1/RoW/in_reg<13>
                                                       hijacker1/RoW/in_reg_11
    SLICE_X21Y31.B3      net (fanout=2)        1.426   hijacker1/RoW/in_reg<11>
    SLICE_X21Y31.B       Tilo                  0.259   lut5167_194
                                                       lut5167_194
    SLICE_X18Y34.D4      net (fanout=1)        0.698   lut5167_194
    SLICE_X18Y34.COUT    Topcyd                0.261   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.016ns (2.339ns logic, 7.677ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_29 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.010ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.507 - 0.489)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_29 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.CMUX    Tshcko                0.488   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_29
    SLICE_X25Y31.B4      net (fanout=2)        1.210   hijacker1/RoW/in_reg<29>
    SLICE_X25Y31.B       Tilo                  0.259   lut5212_200
                                                       lut5197_198
    SLICE_X18Y35.B4      net (fanout=1)        0.903   lut5197_198
    SLICE_X18Y35.DMUX    Topbd                 0.571   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<5>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.010ns (2.347ns logic, 7.663ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      9.988ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y46.AMUX    Tshcko                0.488   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_3
    SLICE_X23Y36.A3      net (fanout=1)        1.425   hijacker1/RoW/in_reg<3>
    SLICE_X23Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A61
    SLICE_X18Y34.D6      net (fanout=2)        0.671   hijacker1/Mmux__n04283_rs_A<6>
    SLICE_X18Y34.COUT    Topcyd                0.261   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.D3       net (fanout=8)        1.563   lut5227_130
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        1.786   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      9.988ns (2.339ns logic, 7.649ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA25), 331 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.114ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.A2      net (fanout=26)       3.031   hijacker1/SaData_0<1>
    SLICE_X19Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A91
    SLICE_X18Y34.A4      net (fanout=2)        0.632   hijacker1/Mmux__n04283_rs_A<9>
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.114ns (2.350ns logic, 9.764ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.068ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X28Y28.A2      net (fanout=27)       3.000   hijacker1/SaData_0<0>
    SLICE_X28Y28.AMUX    Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/ATFP/Sum_<8>
                                                       lut5220_202
    SLICE_X18Y35.D2      net (fanout=1)        1.506   lut5220_202
    SLICE_X18Y35.DMUX    Topdd                 0.393   hijacker1/Mmux__n04283_split<2>
                                                       lut5222_204
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.068ns (2.064ns logic, 10.004ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.802ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X19Y36.C5      net (fanout=27)       3.072   hijacker1/SaData_0<0>
    SLICE_X19Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A71
    SLICE_X18Y34.C5      net (fanout=2)        0.381   hijacker1/Mmux__n04283_rs_A<7>
    SLICE_X18Y34.COUT    Topcyc                0.277   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.802ns (2.248ns logic, 9.554ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.781ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X21Y31.A1      net (fanout=27)       2.366   hijacker1/SaData_0<0>
    SLICE_X21Y31.A       Tilo                  0.259   lut5167_194
                                                       lut5122_188
    SLICE_X18Y34.A2      net (fanout=1)        0.964   lut5122_188
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.781ns (2.350ns logic, 9.431ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.773ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.B4      net (fanout=26)       2.726   hijacker1/SaData_0<1>
    SLICE_X23Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A51
    SLICE_X18Y35.A2      net (fanout=2)        0.831   hijacker1/Mmux__n04283_rs_A<5>
    SLICE_X18Y35.BMUX    Topab                 0.439   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<4>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.773ns (2.118ns logic, 9.655ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.746ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.A2      net (fanout=26)       3.031   hijacker1/SaData_0<1>
    SLICE_X19Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A91
    SLICE_X18Y34.AX      net (fanout=2)        0.444   hijacker1/Mmux__n04283_rs_A<9>
    SLICE_X18Y34.COUT    Taxcy                 0.199   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.746ns (2.170ns logic, 9.576ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.735ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.B6      net (fanout=27)       2.688   hijacker1/SaData_0<0>
    SLICE_X23Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A51
    SLICE_X18Y35.A2      net (fanout=2)        0.831   hijacker1/Mmux__n04283_rs_A<5>
    SLICE_X18Y35.BMUX    Topab                 0.439   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<4>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.735ns (2.118ns logic, 9.617ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.692ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.A6      net (fanout=27)       2.688   hijacker1/SaData_0<0>
    SLICE_X23Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A61
    SLICE_X18Y34.D6      net (fanout=2)        0.671   hijacker1/Mmux__n04283_rs_A<6>
    SLICE_X18Y34.COUT    Topcyd                0.261   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.692ns (2.232ns logic, 9.460ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.678ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.A1      net (fanout=26)       2.674   hijacker1/SaData_0<1>
    SLICE_X23Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A61
    SLICE_X18Y34.D6      net (fanout=2)        0.671   hijacker1/Mmux__n04283_rs_A<6>
    SLICE_X18Y34.COUT    Topcyd                0.261   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.678ns (2.232ns logic, 9.446ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.676ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X19Y36.C5      net (fanout=27)       3.072   hijacker1/SaData_0<0>
    SLICE_X19Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A71
    SLICE_X18Y34.CX      net (fanout=2)        0.439   hijacker1/Mmux__n04283_rs_A<7>
    SLICE_X18Y34.COUT    Tcxcy                 0.093   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.676ns (2.064ns logic, 9.612ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.641ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.A6      net (fanout=27)       2.688   hijacker1/SaData_0<0>
    SLICE_X23Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A61
    SLICE_X18Y34.DX      net (fanout=2)        0.794   hijacker1/Mmux__n04283_rs_A<6>
    SLICE_X18Y34.COUT    Tdxcy                 0.087   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.641ns (2.058ns logic, 9.583ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.631ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X24Y28.D3      net (fanout=27)       2.472   hijacker1/SaData_0<0>
    SLICE_X24Y28.D       Tilo                  0.205   lut5137_190
                                                       lut5137_190
    SLICE_X18Y34.B6      net (fanout=1)        0.761   lut5137_190
    SLICE_X18Y34.COUT    Topcyb                0.380   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<1>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.631ns (2.297ns logic, 9.334ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.627ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.A1      net (fanout=26)       2.674   hijacker1/SaData_0<1>
    SLICE_X23Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A61
    SLICE_X18Y34.DX      net (fanout=2)        0.794   hijacker1/Mmux__n04283_rs_A<6>
    SLICE_X18Y34.COUT    Tdxcy                 0.087   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.627ns (2.058ns logic, 9.569ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.601ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.C3      net (fanout=27)       2.860   hijacker1/SaData_0<0>
    SLICE_X23Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A41
    SLICE_X18Y35.B5      net (fanout=2)        0.588   hijacker1/Mmux__n04283_rs_A<4>
    SLICE_X18Y35.BMUX    Topbb                 0.376   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<5>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.601ns (2.055ns logic, 9.546ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.576ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.C1      net (fanout=26)       2.846   hijacker1/SaData_0<1>
    SLICE_X19Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A71
    SLICE_X18Y34.C5      net (fanout=2)        0.381   hijacker1/Mmux__n04283_rs_A<7>
    SLICE_X18Y34.COUT    Topcyc                0.277   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.576ns (2.248ns logic, 9.328ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.565ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X24Y28.C3      net (fanout=27)       2.509   hijacker1/SaData_0<0>
    SLICE_X24Y28.C       Tilo                  0.205   lut5137_190
                                                       lut5152_192
    SLICE_X18Y34.C6      net (fanout=1)        0.761   lut5152_192
    SLICE_X18Y34.COUT    Topcyc                0.277   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.565ns (2.194ns logic, 9.371ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.560ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.B3      net (fanout=26)       2.726   hijacker1/SaData_0<1>
    SLICE_X19Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A81
    SLICE_X18Y34.B5      net (fanout=2)        0.382   hijacker1/Mmux__n04283_rs_A<8>
    SLICE_X18Y34.COUT    Topcyb                0.380   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<1>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.560ns (2.351ns logic, 9.209ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.558ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X25Y31.A1      net (fanout=26)       2.449   hijacker1/SaData_0<1>
    SLICE_X25Y31.A       Tilo                  0.259   lut5212_200
                                                       lut5182_196
    SLICE_X18Y35.A4      net (fanout=1)        0.893   lut5182_196
    SLICE_X18Y35.BMUX    Topab                 0.439   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<4>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.558ns (2.118ns logic, 9.440ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.524ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.A2      net (fanout=26)       3.031   hijacker1/SaData_0<1>
    SLICE_X19Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A91
    SLICE_X18Y34.A4      net (fanout=2)        0.632   hijacker1/Mmux__n04283_rs_A<9>
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.524ns (2.360ns logic, 9.164ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.467ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X25Y31.A5      net (fanout=27)       2.358   hijacker1/SaData_0<0>
    SLICE_X25Y31.A       Tilo                  0.259   lut5212_200
                                                       lut5182_196
    SLICE_X18Y35.A4      net (fanout=1)        0.893   lut5182_196
    SLICE_X18Y35.BMUX    Topab                 0.439   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<4>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.467ns (2.118ns logic, 9.349ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.450ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.C1      net (fanout=26)       2.846   hijacker1/SaData_0<1>
    SLICE_X19Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A71
    SLICE_X18Y34.CX      net (fanout=2)        0.439   hijacker1/Mmux__n04283_rs_A<7>
    SLICE_X18Y34.COUT    Tcxcy                 0.093   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.450ns (2.064ns logic, 9.386ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.418ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X25Y31.B5      net (fanout=27)       2.362   hijacker1/SaData_0<0>
    SLICE_X25Y31.B       Tilo                  0.259   lut5212_200
                                                       lut5197_198
    SLICE_X18Y35.B4      net (fanout=1)        0.903   lut5197_198
    SLICE_X18Y35.BMUX    Topbb                 0.376   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<5>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.418ns (2.055ns logic, 9.363ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.414ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.B4      net (fanout=26)       2.726   hijacker1/SaData_0<1>
    SLICE_X23Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A51
    SLICE_X18Y35.AX      net (fanout=2)        0.656   hijacker1/Mmux__n04283_rs_A<5>
    SLICE_X18Y35.BMUX    Taxb                  0.255   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.414ns (1.934ns logic, 9.480ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.396ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X21Y31.A5      net (fanout=26)       1.981   hijacker1/SaData_0<1>
    SLICE_X21Y31.A       Tilo                  0.259   lut5167_194
                                                       lut5122_188
    SLICE_X18Y34.A2      net (fanout=1)        0.964   lut5122_188
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.396ns (2.350ns logic, 9.046ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.376ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.B6      net (fanout=27)       2.688   hijacker1/SaData_0<0>
    SLICE_X23Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A51
    SLICE_X18Y35.AX      net (fanout=2)        0.656   hijacker1/Mmux__n04283_rs_A<5>
    SLICE_X18Y35.BMUX    Taxb                  0.255   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.376ns (1.934ns logic, 9.442ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.367ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.B3      net (fanout=26)       2.726   hijacker1/SaData_0<1>
    SLICE_X19Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A81
    SLICE_X18Y34.BX      net (fanout=2)        0.444   hijacker1/Mmux__n04283_rs_A<8>
    SLICE_X18Y34.COUT    Tbxcy                 0.125   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.367ns (2.096ns logic, 9.271ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.300ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.B4      net (fanout=26)       2.726   hijacker1/SaData_0<1>
    SLICE_X23Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A51
    SLICE_X18Y35.A2      net (fanout=2)        0.831   hijacker1/Mmux__n04283_rs_A<5>
    SLICE_X18Y35.DMUX    Topad                 0.566   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<4>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.300ns (2.245ns logic, 9.055ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.275ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.C4      net (fanout=26)       2.534   hijacker1/SaData_0<1>
    SLICE_X23Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A41
    SLICE_X18Y35.B5      net (fanout=2)        0.588   hijacker1/Mmux__n04283_rs_A<4>
    SLICE_X18Y35.BMUX    Topbb                 0.376   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<5>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.275ns (2.055ns logic, 9.220ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.262ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.B6      net (fanout=27)       2.688   hijacker1/SaData_0<0>
    SLICE_X23Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A51
    SLICE_X18Y35.A2      net (fanout=2)        0.831   hijacker1/Mmux__n04283_rs_A<5>
    SLICE_X18Y35.DMUX    Topad                 0.566   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<4>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.262ns (2.245ns logic, 9.017ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.248ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X24Y28.D1      net (fanout=26)       2.089   hijacker1/SaData_0<1>
    SLICE_X24Y28.D       Tilo                  0.205   lut5137_190
                                                       lut5137_190
    SLICE_X18Y34.B6      net (fanout=1)        0.761   lut5137_190
    SLICE_X18Y34.COUT    Topcyb                0.380   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<1>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.248ns (2.297ns logic, 8.951ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.212ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X19Y36.C5      net (fanout=27)       3.072   hijacker1/SaData_0<0>
    SLICE_X19Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A71
    SLICE_X18Y34.C5      net (fanout=2)        0.381   hijacker1/Mmux__n04283_rs_A<7>
    SLICE_X18Y34.COUT    Topcyc                0.277   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.212ns (2.258ns logic, 8.954ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.203ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X24Y36.D3      net (fanout=27)       2.882   hijacker1/SaData_0<0>
    SLICE_X24Y36.D       Tilo                  0.205   hijacker1/Mmux__n04283_rs_A<3>
                                                       hijacker1/Mmux__n04283_A31
    SLICE_X18Y35.C5      net (fanout=2)        0.763   hijacker1/Mmux__n04283_rs_A<3>
    SLICE_X18Y35.DMUX    Topcd                 0.435   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<6>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.203ns (2.060ns logic, 9.143ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.196ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.C3      net (fanout=27)       2.860   hijacker1/SaData_0<0>
    SLICE_X23Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A41
    SLICE_X18Y35.B5      net (fanout=2)        0.588   hijacker1/Mmux__n04283_rs_A<4>
    SLICE_X18Y35.DMUX    Topbd                 0.571   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<5>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.196ns (2.250ns logic, 8.946ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.191ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X21Y31.A1      net (fanout=27)       2.366   hijacker1/SaData_0<0>
    SLICE_X21Y31.A       Tilo                  0.259   lut5167_194
                                                       lut5122_188
    SLICE_X18Y34.A2      net (fanout=1)        0.964   lut5122_188
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.191ns (2.360ns logic, 8.831ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.188ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X25Y31.B6      net (fanout=26)       2.132   hijacker1/SaData_0<1>
    SLICE_X25Y31.B       Tilo                  0.259   lut5212_200
                                                       lut5197_198
    SLICE_X18Y35.B4      net (fanout=1)        0.903   lut5197_198
    SLICE_X18Y35.BMUX    Topbb                 0.376   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<5>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.188ns (2.055ns logic, 9.133ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.156ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.A2      net (fanout=26)       3.031   hijacker1/SaData_0<1>
    SLICE_X19Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A91
    SLICE_X18Y34.AX      net (fanout=2)        0.444   hijacker1/Mmux__n04283_rs_A<9>
    SLICE_X18Y34.COUT    Taxcy                 0.199   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.156ns (2.180ns logic, 8.976ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.153ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X21Y31.B5      net (fanout=27)       2.122   hijacker1/SaData_0<0>
    SLICE_X21Y31.B       Tilo                  0.259   lut5167_194
                                                       lut5167_194
    SLICE_X18Y34.D4      net (fanout=1)        0.698   lut5167_194
    SLICE_X18Y34.COUT    Topcyd                0.261   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.153ns (2.232ns logic, 8.921ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.150ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X19Y36.A5      net (fanout=27)       2.067   hijacker1/SaData_0<0>
    SLICE_X19Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A91
    SLICE_X18Y34.A4      net (fanout=2)        0.632   hijacker1/Mmux__n04283_rs_A<9>
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.150ns (2.350ns logic, 8.800ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.114ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X24Y36.D3      net (fanout=27)       2.882   hijacker1/SaData_0<0>
    SLICE_X24Y36.D       Tilo                  0.205   hijacker1/Mmux__n04283_rs_A<3>
                                                       hijacker1/Mmux__n04283_A31
    SLICE_X18Y35.CX      net (fanout=2)        0.821   hijacker1/Mmux__n04283_rs_A<3>
    SLICE_X18Y35.DMUX    Tcxd                  0.288   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.114ns (1.913ns logic, 9.201ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.110ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X24Y36.D5      net (fanout=26)       2.789   hijacker1/SaData_0<1>
    SLICE_X24Y36.D       Tilo                  0.205   hijacker1/Mmux__n04283_rs_A<3>
                                                       hijacker1/Mmux__n04283_A31
    SLICE_X18Y35.C5      net (fanout=2)        0.763   hijacker1/Mmux__n04283_rs_A<3>
    SLICE_X18Y35.DMUX    Topcd                 0.435   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<6>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.110ns (2.060ns logic, 9.050ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.102ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.A6      net (fanout=27)       2.688   hijacker1/SaData_0<0>
    SLICE_X23Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A61
    SLICE_X18Y34.D6      net (fanout=2)        0.671   hijacker1/Mmux__n04283_rs_A<6>
    SLICE_X18Y34.COUT    Topcyd                0.261   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.102ns (2.242ns logic, 8.860ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.088ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.A1      net (fanout=26)       2.674   hijacker1/SaData_0<1>
    SLICE_X23Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A61
    SLICE_X18Y34.D6      net (fanout=2)        0.671   hijacker1/Mmux__n04283_rs_A<6>
    SLICE_X18Y34.COUT    Topcyd                0.261   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.088ns (2.242ns logic, 8.846ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.086ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X19Y36.C5      net (fanout=27)       3.072   hijacker1/SaData_0<0>
    SLICE_X19Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A71
    SLICE_X18Y34.CX      net (fanout=2)        0.439   hijacker1/Mmux__n04283_rs_A<7>
    SLICE_X18Y34.COUT    Tcxcy                 0.093   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.086ns (2.074ns logic, 9.012ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.085ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X25Y31.A1      net (fanout=26)       2.449   hijacker1/SaData_0<1>
    SLICE_X25Y31.A       Tilo                  0.259   lut5212_200
                                                       lut5182_196
    SLICE_X18Y35.A4      net (fanout=1)        0.893   lut5182_196
    SLICE_X18Y35.DMUX    Topad                 0.566   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<4>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.085ns (2.245ns logic, 8.840ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.051ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.A6      net (fanout=27)       2.688   hijacker1/SaData_0<0>
    SLICE_X23Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A61
    SLICE_X18Y34.DX      net (fanout=2)        0.794   hijacker1/Mmux__n04283_rs_A<6>
    SLICE_X18Y34.COUT    Tdxcy                 0.087   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.051ns (2.068ns logic, 8.983ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.048ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X24Y28.C4      net (fanout=26)       1.992   hijacker1/SaData_0<1>
    SLICE_X24Y28.C       Tilo                  0.205   lut5137_190
                                                       lut5152_192
    SLICE_X18Y34.C6      net (fanout=1)        0.761   lut5152_192
    SLICE_X18Y34.COUT    Topcyc                0.277   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.048ns (2.194ns logic, 8.854ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.041ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X24Y28.D3      net (fanout=27)       2.472   hijacker1/SaData_0<0>
    SLICE_X24Y28.D       Tilo                  0.205   lut5137_190
                                                       lut5137_190
    SLICE_X18Y34.B6      net (fanout=1)        0.761   lut5137_190
    SLICE_X18Y34.COUT    Topcyb                0.380   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<1>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.041ns (2.307ns logic, 8.734ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.037ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.A1      net (fanout=26)       2.674   hijacker1/SaData_0<1>
    SLICE_X23Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A61
    SLICE_X18Y34.DX      net (fanout=2)        0.794   hijacker1/Mmux__n04283_rs_A<6>
    SLICE_X18Y34.COUT    Tdxcy                 0.087   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.037ns (2.068ns logic, 8.969ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.028ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.C3      net (fanout=27)       2.860   hijacker1/SaData_0<0>
    SLICE_X23Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A41
    SLICE_X18Y35.BX      net (fanout=2)        0.650   hijacker1/Mmux__n04283_rs_A<4>
    SLICE_X18Y35.DMUX    Tbxd                  0.341   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.028ns (2.020ns logic, 9.008ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.021ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X24Y36.D5      net (fanout=26)       2.789   hijacker1/SaData_0<1>
    SLICE_X24Y36.D       Tilo                  0.205   hijacker1/Mmux__n04283_rs_A<3>
                                                       hijacker1/Mmux__n04283_A31
    SLICE_X18Y35.CX      net (fanout=2)        0.821   hijacker1/Mmux__n04283_rs_A<3>
    SLICE_X18Y35.DMUX    Tcxd                  0.288   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.021ns (1.913ns logic, 9.108ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.013ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X25Y31.B5      net (fanout=27)       2.362   hijacker1/SaData_0<0>
    SLICE_X25Y31.B       Tilo                  0.259   lut5212_200
                                                       lut5197_198
    SLICE_X18Y35.B4      net (fanout=1)        0.903   lut5197_198
    SLICE_X18Y35.DMUX    Topbd                 0.571   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<5>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.013ns (2.250ns logic, 8.763ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.994ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X25Y31.A5      net (fanout=27)       2.358   hijacker1/SaData_0<0>
    SLICE_X25Y31.A       Tilo                  0.259   lut5212_200
                                                       lut5182_196
    SLICE_X18Y35.A4      net (fanout=1)        0.893   lut5182_196
    SLICE_X18Y35.DMUX    Topad                 0.566   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<4>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.994ns (2.245ns logic, 8.749ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.986ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.C1      net (fanout=26)       2.846   hijacker1/SaData_0<1>
    SLICE_X19Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A71
    SLICE_X18Y34.C5      net (fanout=2)        0.381   hijacker1/Mmux__n04283_rs_A<7>
    SLICE_X18Y34.COUT    Topcyc                0.277   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.986ns (2.258ns logic, 8.728ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.975ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X24Y28.C3      net (fanout=27)       2.509   hijacker1/SaData_0<0>
    SLICE_X24Y28.C       Tilo                  0.205   lut5137_190
                                                       lut5152_192
    SLICE_X18Y34.C6      net (fanout=1)        0.761   lut5152_192
    SLICE_X18Y34.COUT    Topcyc                0.277   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.975ns (2.204ns logic, 8.771ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.970ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.B3      net (fanout=26)       2.726   hijacker1/SaData_0<1>
    SLICE_X19Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A81
    SLICE_X18Y34.B5      net (fanout=2)        0.382   hijacker1/Mmux__n04283_rs_A<8>
    SLICE_X18Y34.COUT    Topcyb                0.380   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<1>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.970ns (2.361ns logic, 8.609ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.943ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X21Y31.B6      net (fanout=26)       1.912   hijacker1/SaData_0<1>
    SLICE_X21Y31.B       Tilo                  0.259   lut5167_194
                                                       lut5167_194
    SLICE_X18Y34.D4      net (fanout=1)        0.698   lut5167_194
    SLICE_X18Y34.COUT    Topcyd                0.261   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.943ns (2.232ns logic, 8.711ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.936ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.B4      net (fanout=26)       2.726   hijacker1/SaData_0<1>
    SLICE_X23Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A51
    SLICE_X18Y35.AX      net (fanout=2)        0.656   hijacker1/Mmux__n04283_rs_A<5>
    SLICE_X18Y35.DMUX    Taxd                  0.377   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.936ns (2.056ns logic, 8.880ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.898ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X23Y36.B6      net (fanout=27)       2.688   hijacker1/SaData_0<0>
    SLICE_X23Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A51
    SLICE_X18Y35.AX      net (fanout=2)        0.656   hijacker1/Mmux__n04283_rs_A<5>
    SLICE_X18Y35.DMUX    Taxd                  0.377   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.898ns (2.056ns logic, 8.842ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.870ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.C4      net (fanout=26)       2.534   hijacker1/SaData_0<1>
    SLICE_X23Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A41
    SLICE_X18Y35.B5      net (fanout=2)        0.588   hijacker1/Mmux__n04283_rs_A<4>
    SLICE_X18Y35.DMUX    Topbd                 0.571   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<5>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.870ns (2.250ns logic, 8.620ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.860ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.C1      net (fanout=26)       2.846   hijacker1/SaData_0<1>
    SLICE_X19Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A71
    SLICE_X18Y34.CX      net (fanout=2)        0.439   hijacker1/Mmux__n04283_rs_A<7>
    SLICE_X18Y34.COUT    Tcxcy                 0.093   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.860ns (2.074ns logic, 8.786ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.806ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X21Y31.A5      net (fanout=26)       1.981   hijacker1/SaData_0<1>
    SLICE_X21Y31.A       Tilo                  0.259   lut5167_194
                                                       lut5122_188
    SLICE_X18Y34.A2      net (fanout=1)        0.964   lut5122_188
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.806ns (2.360ns logic, 8.446ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.806ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X25Y31.C4      net (fanout=27)       2.466   hijacker1/SaData_0<0>
    SLICE_X25Y31.C       Tilo                  0.259   lut5212_200
                                                       lut5212_200
    SLICE_X18Y35.C6      net (fanout=1)        0.728   lut5212_200
    SLICE_X18Y35.DMUX    Topcd                 0.435   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<6>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.806ns (2.114ns logic, 8.692ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.795ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X21Y33.A5      net (fanout=27)       2.583   hijacker1/SaData_0<0>
    SLICE_X21Y33.A       Tilo                  0.259   lut5221_203
                                                       lut5221_203
    SLICE_X18Y35.D4      net (fanout=1)        0.642   lut5221_203
    SLICE_X18Y35.DMUX    Topdd                 0.393   hijacker1/Mmux__n04283_split<2>
                                                       lut5222_204
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.795ns (2.072ns logic, 8.723ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.783ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X25Y31.B6      net (fanout=26)       2.132   hijacker1/SaData_0<1>
    SLICE_X25Y31.B       Tilo                  0.259   lut5212_200
                                                       lut5197_198
    SLICE_X18Y35.B4      net (fanout=1)        0.903   lut5197_198
    SLICE_X18Y35.DMUX    Topbd                 0.571   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<5>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.783ns (2.250ns logic, 8.533ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.782ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X19Y36.A5      net (fanout=27)       2.067   hijacker1/SaData_0<0>
    SLICE_X19Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A91
    SLICE_X18Y34.AX      net (fanout=2)        0.444   hijacker1/Mmux__n04283_rs_A<9>
    SLICE_X18Y34.COUT    Taxcy                 0.199   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.782ns (2.170ns logic, 8.612ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.781ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X25Y31.C2      net (fanout=26)       2.441   hijacker1/SaData_0<1>
    SLICE_X25Y31.C       Tilo                  0.259   lut5212_200
                                                       lut5212_200
    SLICE_X18Y35.C6      net (fanout=1)        0.728   lut5212_200
    SLICE_X18Y35.DMUX    Topcd                 0.435   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<6>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.781ns (2.114ns logic, 8.667ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.777ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X19Y36.B3      net (fanout=26)       2.726   hijacker1/SaData_0<1>
    SLICE_X19Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A81
    SLICE_X18Y34.BX      net (fanout=2)        0.444   hijacker1/Mmux__n04283_rs_A<8>
    SLICE_X18Y34.COUT    Tbxcy                 0.125   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.777ns (2.106ns logic, 8.671ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.751ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X19Y36.B6      net (fanout=27)       1.917   hijacker1/SaData_0<0>
    SLICE_X19Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A81
    SLICE_X18Y34.B5      net (fanout=2)        0.382   hijacker1/Mmux__n04283_rs_A<8>
    SLICE_X18Y34.COUT    Topcyb                0.380   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<1>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.751ns (2.351ns logic, 8.400ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.707ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y41.BQ      Tcko                  0.447   hijacker1/RoW/in_reg<13>
                                                       hijacker1/RoW/in_reg_8
    SLICE_X21Y31.A6      net (fanout=2)        1.236   hijacker1/RoW/in_reg<8>
    SLICE_X21Y31.A       Tilo                  0.259   lut5167_194
                                                       lut5122_188
    SLICE_X18Y34.A2      net (fanout=1)        0.964   lut5122_188
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.707ns (2.406ns logic, 8.301ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.702ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X23Y36.C4      net (fanout=26)       2.534   hijacker1/SaData_0<1>
    SLICE_X23Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A41
    SLICE_X18Y35.BX      net (fanout=2)        0.650   hijacker1/Mmux__n04283_rs_A<4>
    SLICE_X18Y35.DMUX    Tbxd                  0.341   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.702ns (2.020ns logic, 8.682ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_32 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.672ns (Levels of Logic = 5)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_32 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y24.BQ      Tcko                  0.447   hijacker1/RoW/in_reg<37>
                                                       hijacker1/RoW/in_reg_32
    SLICE_X21Y31.A2      net (fanout=1)        1.201   hijacker1/RoW/in_reg<32>
    SLICE_X21Y31.A       Tilo                  0.259   lut5167_194
                                                       lut5122_188
    SLICE_X18Y34.A2      net (fanout=1)        0.964   lut5122_188
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.672ns (2.406ns logic, 8.266ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.668ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y41.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<13>
                                                       hijacker1/RoW/in_reg_10
    SLICE_X24Y28.C1      net (fanout=2)        1.556   hijacker1/RoW/in_reg<10>
    SLICE_X24Y28.C       Tilo                  0.205   lut5137_190
                                                       lut5152_192
    SLICE_X18Y34.C6      net (fanout=1)        0.761   lut5152_192
    SLICE_X18Y34.COUT    Topcyc                0.277   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.668ns (2.250ns logic, 8.418ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.658ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X24Y28.D1      net (fanout=26)       2.089   hijacker1/SaData_0<1>
    SLICE_X24Y28.D       Tilo                  0.205   lut5137_190
                                                       lut5137_190
    SLICE_X18Y34.B6      net (fanout=1)        0.761   lut5137_190
    SLICE_X18Y34.COUT    Topcyb                0.380   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<1>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.658ns (2.307ns logic, 8.351ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.628ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X21Y33.A1      net (fanout=26)       2.416   hijacker1/SaData_0<1>
    SLICE_X21Y33.A       Tilo                  0.259   lut5221_203
                                                       lut5221_203
    SLICE_X18Y35.D4      net (fanout=1)        0.642   lut5221_203
    SLICE_X18Y35.DMUX    Topdd                 0.393   hijacker1/Mmux__n04283_split<2>
                                                       lut5222_204
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.628ns (2.072ns logic, 8.556ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.563ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X21Y31.B5      net (fanout=27)       2.122   hijacker1/SaData_0<0>
    SLICE_X21Y31.B       Tilo                  0.259   lut5167_194
                                                       lut5167_194
    SLICE_X18Y34.D4      net (fanout=1)        0.698   lut5167_194
    SLICE_X18Y34.COUT    Topcyd                0.261   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.563ns (2.242ns logic, 8.321ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.560ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X19Y36.A5      net (fanout=27)       2.067   hijacker1/SaData_0<0>
    SLICE_X19Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A91
    SLICE_X18Y34.A4      net (fanout=2)        0.632   hijacker1/Mmux__n04283_rs_A<9>
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.560ns (2.360ns logic, 8.200ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.558ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X19Y36.B6      net (fanout=27)       1.917   hijacker1/SaData_0<0>
    SLICE_X19Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A81
    SLICE_X18Y34.BX      net (fanout=2)        0.444   hijacker1/Mmux__n04283_rs_A<8>
    SLICE_X18Y34.COUT    Tbxcy                 0.125   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.558ns (2.096ns logic, 8.462ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.554ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y41.AMUX    Tshcko                0.488   hijacker1/RoW/in_reg<13>
                                                       hijacker1/RoW/in_reg_11
    SLICE_X21Y31.B3      net (fanout=2)        1.426   hijacker1/RoW/in_reg<11>
    SLICE_X21Y31.B       Tilo                  0.259   lut5167_194
                                                       lut5167_194
    SLICE_X18Y34.D4      net (fanout=1)        0.698   lut5167_194
    SLICE_X18Y34.COUT    Topcyd                0.261   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.554ns (2.329ns logic, 8.225ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.526ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y46.AMUX    Tshcko                0.488   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_3
    SLICE_X23Y36.A3      net (fanout=1)        1.425   hijacker1/RoW/in_reg<3>
    SLICE_X23Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A61
    SLICE_X18Y34.D6      net (fanout=2)        0.671   hijacker1/Mmux__n04283_rs_A<6>
    SLICE_X18Y34.COUT    Topcyd                0.261   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.526ns (2.329ns logic, 8.197ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_28 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.511ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.507 - 0.489)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_28 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.CQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_28
    SLICE_X23Y36.B5      net (fanout=2)        1.408   hijacker1/RoW/in_reg<28>
    SLICE_X23Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A51
    SLICE_X18Y35.A2      net (fanout=2)        0.831   hijacker1/Mmux__n04283_rs_A<5>
    SLICE_X18Y35.BMUX    Topab                 0.439   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<4>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.511ns (2.174ns logic, 8.337ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_25 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.493ns (Levels of Logic = 5)
  Clock Path Skew:      0.018ns (0.507 - 0.489)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_25 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_25
    SLICE_X19Y36.B5      net (fanout=2)        1.603   hijacker1/RoW/in_reg<25>
    SLICE_X19Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A81
    SLICE_X18Y34.B5      net (fanout=2)        0.382   hijacker1/Mmux__n04283_rs_A<8>
    SLICE_X18Y34.COUT    Topcyb                0.380   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<1>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.493ns (2.407ns logic, 8.086ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.475ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y46.AMUX    Tshcko                0.488   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_3
    SLICE_X23Y36.A3      net (fanout=1)        1.425   hijacker1/RoW/in_reg<3>
    SLICE_X23Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A61
    SLICE_X18Y34.DX      net (fanout=2)        0.794   hijacker1/Mmux__n04283_rs_A<6>
    SLICE_X18Y34.COUT    Tdxcy                 0.087   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.475ns (2.155ns logic, 8.320ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.462ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y41.CQ      Tcko                  0.447   hijacker1/RoW/in_reg<13>
                                                       hijacker1/RoW/in_reg_9
    SLICE_X24Y28.D6      net (fanout=2)        1.247   hijacker1/RoW/in_reg<9>
    SLICE_X24Y28.D       Tilo                  0.205   lut5137_190
                                                       lut5137_190
    SLICE_X18Y34.B6      net (fanout=1)        0.761   lut5137_190
    SLICE_X18Y34.COUT    Topcyb                0.380   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<1>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.462ns (2.353ns logic, 8.109ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.458ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X24Y28.C4      net (fanout=26)       1.992   hijacker1/SaData_0<1>
    SLICE_X24Y28.C       Tilo                  0.205   lut5137_190
                                                       lut5152_192
    SLICE_X18Y34.C6      net (fanout=1)        0.761   lut5152_192
    SLICE_X18Y34.COUT    Topcyc                0.277   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.458ns (2.204ns logic, 8.254ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.396ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y46.CQ      Tcko                  0.447   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_4
    SLICE_X23Y36.B2      net (fanout=1)        1.293   hijacker1/RoW/in_reg<4>
    SLICE_X23Y36.B       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A51
    SLICE_X18Y35.A2      net (fanout=2)        0.831   hijacker1/Mmux__n04283_rs_A<5>
    SLICE_X18Y35.BMUX    Topab                 0.439   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<4>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.396ns (2.174ns logic, 8.222ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_26 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.399ns (Levels of Logic = 5)
  Clock Path Skew:      0.018ns (0.507 - 0.489)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_26 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.DQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_26
    SLICE_X19Y36.C3      net (fanout=2)        1.613   hijacker1/RoW/in_reg<26>
    SLICE_X19Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A71
    SLICE_X18Y34.C5      net (fanout=2)        0.381   hijacker1/Mmux__n04283_rs_A<7>
    SLICE_X18Y34.COUT    Topcyc                0.277   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.399ns (2.304ns logic, 8.095ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_26 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.393ns (Levels of Logic = 5)
  Clock Path Skew:      0.018ns (0.507 - 0.489)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_26 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.DQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_26
    SLICE_X24Y28.C2      net (fanout=2)        1.281   hijacker1/RoW/in_reg<26>
    SLICE_X24Y28.C       Tilo                  0.205   lut5137_190
                                                       lut5152_192
    SLICE_X18Y34.C6      net (fanout=1)        0.761   lut5152_192
    SLICE_X18Y34.COUT    Topcyc                0.277   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<2>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.393ns (2.250ns logic, 8.143ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_12 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.379ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_12 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y41.BMUX    Tshcko                0.488   hijacker1/RoW/in_reg<13>
                                                       hijacker1/RoW/in_reg_12
    SLICE_X25Y31.A6      net (fanout=2)        1.173   hijacker1/RoW/in_reg<12>
    SLICE_X25Y31.A       Tilo                  0.259   lut5212_200
                                                       lut5182_196
    SLICE_X18Y35.A4      net (fanout=1)        0.893   lut5182_196
    SLICE_X18Y35.BMUX    Topab                 0.439   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<4>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.379ns (2.215ns logic, 8.164ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_13 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.378ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_13 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y41.DQ      Tcko                  0.447   hijacker1/RoW/in_reg<13>
                                                       hijacker1/RoW/in_reg_13
    SLICE_X25Y31.B1      net (fanout=2)        1.266   hijacker1/RoW/in_reg<13>
    SLICE_X25Y31.B       Tilo                  0.259   lut5212_200
                                                       lut5197_198
    SLICE_X18Y35.B4      net (fanout=1)        0.903   lut5197_198
    SLICE_X18Y35.BMUX    Topbb                 0.376   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<5>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.378ns (2.111ns logic, 8.267ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_24 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.385ns (Levels of Logic = 5)
  Clock Path Skew:      0.018ns (0.507 - 0.489)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_24 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.BQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_24
    SLICE_X19Y36.A6      net (fanout=2)        1.246   hijacker1/RoW/in_reg<24>
    SLICE_X19Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A91
    SLICE_X18Y34.A4      net (fanout=2)        0.632   hijacker1/Mmux__n04283_rs_A<9>
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.385ns (2.406ns logic, 7.979ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.349ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y46.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_0
    SLICE_X19Y36.A1      net (fanout=1)        1.210   hijacker1/RoW/in_reg<0>
    SLICE_X19Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A91
    SLICE_X18Y34.A4      net (fanout=2)        0.632   hijacker1/Mmux__n04283_rs_A<9>
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.349ns (2.406ns logic, 7.943ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_29 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.363ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.507 - 0.489)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_29 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.CMUX    Tshcko                0.488   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_29
    SLICE_X25Y31.B4      net (fanout=2)        1.210   hijacker1/RoW/in_reg<29>
    SLICE_X25Y31.B       Tilo                  0.259   lut5212_200
                                                       lut5197_198
    SLICE_X18Y35.B4      net (fanout=1)        0.903   lut5197_198
    SLICE_X18Y35.BMUX    Topbb                 0.376   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<5>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.363ns (2.152ns logic, 8.211ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.353ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X21Y31.B6      net (fanout=26)       1.912   hijacker1/SaData_0<1>
    SLICE_X21Y31.B       Tilo                  0.259   lut5167_194
                                                       lut5167_194
    SLICE_X18Y34.D4      net (fanout=1)        0.698   lut5167_194
    SLICE_X18Y34.COUT    Topcyd                0.261   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.DMUX    Tcind                 0.302   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y52.B5       net (fanout=1)        2.201   hijacker1/Mmux__n04283_split<2>
    SLICE_X1Y52.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y68.C4       net (fanout=8)        1.709   lut5227_130
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.353ns (2.242ns logic, 8.111ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_35 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.340ns (Levels of Logic = 5)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_35 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y24.AMUX    Tshcko                0.488   hijacker1/RoW/in_reg<37>
                                                       hijacker1/RoW/in_reg_35
    SLICE_X21Y31.B1      net (fanout=1)        1.212   hijacker1/RoW/in_reg<35>
    SLICE_X21Y31.B       Tilo                  0.259   lut5167_194
                                                       lut5167_194
    SLICE_X18Y34.D4      net (fanout=1)        0.698   lut5167_194
    SLICE_X18Y34.COUT    Topcyd                0.261   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.340ns (2.329ns logic, 8.011ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_36 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.336ns (Levels of Logic = 4)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_36 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y24.BMUX    Tshcko                0.488   hijacker1/RoW/in_reg<37>
                                                       hijacker1/RoW/in_reg_36
    SLICE_X25Y31.A2      net (fanout=1)        1.130   hijacker1/RoW/in_reg<36>
    SLICE_X25Y31.A       Tilo                  0.259   lut5212_200
                                                       lut5182_196
    SLICE_X18Y35.A4      net (fanout=1)        0.893   lut5182_196
    SLICE_X18Y35.BMUX    Topab                 0.439   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<4>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.336ns (2.215ns logic, 8.121ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_27 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.340ns (Levels of Logic = 5)
  Clock Path Skew:      0.018ns (0.507 - 0.489)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_27 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.AMUX    Tshcko                0.488   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_27
    SLICE_X23Y36.A2      net (fanout=2)        1.239   hijacker1/RoW/in_reg<27>
    SLICE_X23Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A61
    SLICE_X18Y34.D6      net (fanout=2)        0.671   hijacker1/Mmux__n04283_rs_A<6>
    SLICE_X18Y34.COUT    Topcyd                0.261   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<3>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.340ns (2.329ns logic, 8.011ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_24 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.333ns (Levels of Logic = 5)
  Clock Path Skew:      0.018ns (0.507 - 0.489)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_24 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.BQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_24
    SLICE_X21Y31.A3      net (fanout=2)        0.862   hijacker1/RoW/in_reg<24>
    SLICE_X21Y31.A       Tilo                  0.259   lut5167_194
                                                       lut5122_188
    SLICE_X18Y34.A2      net (fanout=1)        0.964   lut5122_188
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.333ns (2.406ns logic, 7.927ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_16 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.293ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.507 - 0.510)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_16 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y31.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<18>
                                                       hijacker1/RoW/in_reg_16
    SLICE_X19Y36.A4      net (fanout=2)        1.154   hijacker1/RoW/in_reg<16>
    SLICE_X19Y36.A       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<7>
                                                       hijacker1/Mmux__n04283_A91
    SLICE_X18Y34.A4      net (fanout=2)        0.632   hijacker1/Mmux__n04283_rs_A<9>
    SLICE_X18Y34.COUT    Topcya                0.379   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<0>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.293ns (2.406ns logic, 7.887ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_29 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.304ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.507 - 0.489)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_29 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.CMUX    Tshcko                0.488   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_29
    SLICE_X23Y36.C5      net (fanout=2)        1.466   hijacker1/RoW/in_reg<29>
    SLICE_X23Y36.C       Tilo                  0.259   hijacker1/Mmux__n04283_rs_A<4>
                                                       hijacker1/Mmux__n04283_A41
    SLICE_X18Y35.B5      net (fanout=2)        0.588   hijacker1/Mmux__n04283_rs_A<4>
    SLICE_X18Y35.BMUX    Topbb                 0.376   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_lut<5>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.304ns (2.152ns logic, 8.152ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_33 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.295ns (Levels of Logic = 5)
  Clock Path Skew:      0.009ns (0.507 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_33 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y24.CQ      Tcko                  0.447   hijacker1/RoW/in_reg<37>
                                                       hijacker1/RoW/in_reg_33
    SLICE_X24Y28.D2      net (fanout=1)        1.080   hijacker1/RoW/in_reg<33>
    SLICE_X24Y28.D       Tilo                  0.205   lut5137_190
                                                       lut5137_190
    SLICE_X18Y34.B6      net (fanout=1)        0.761   lut5137_190
    SLICE_X18Y34.COUT    Topcyb                0.380   hijacker1/Mmux__n04283_rs_cy<3>
                                                       hijacker1/Mmux__n04283_rs_lut<1>
                                                       hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04283_rs_cy<3>
    SLICE_X18Y35.BMUX    Tcinb                 0.292   hijacker1/Mmux__n04283_split<2>
                                                       hijacker1/Mmux__n04283_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        2.091   hijacker1/Mmux__n04283_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y68.C2       net (fanout=3)        2.419   lut5242_139
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.588   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.295ns (2.353ns logic, 7.942ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X0Y22.DIADI5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/OM1/win1/Window_55 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.301ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.076 - 0.068)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/OM1/win1/Window_55 to hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.AQ       Tcko                  0.198   hijacker1/OM1/win1/Window<58>
                                                       hijacker1/OM1/win1/Window_55
    RAMB8_X0Y22.DIADI5   net (fanout=2)        0.156   hijacker1/OM1/win1/Window<55>
    RAMB8_X0Y22.CLKAWRCLKTrckd_DIA   (-Th)     0.053   hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.301ns (0.145ns logic, 0.156ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X0Y22.DIADI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/OM1/win1/Window_56 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.301ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.076 - 0.068)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/OM1/win1/Window_56 to hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.BQ       Tcko                  0.198   hijacker1/OM1/win1/Window<58>
                                                       hijacker1/OM1/win1/Window_56
    RAMB8_X0Y22.DIADI6   net (fanout=2)        0.156   hijacker1/OM1/win1/Window<56>
    RAMB8_X0Y22.CLKAWRCLKTrckd_DIA   (-Th)     0.053   hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.301ns (0.145ns logic, 0.156ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X0Y22.DIADI8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/OM1/win1/Window_57 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.301ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.076 - 0.068)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/OM1/win1/Window_57 to hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.CQ       Tcko                  0.198   hijacker1/OM1/win1/Window<58>
                                                       hijacker1/OM1/win1/Window_57
    RAMB8_X0Y22.DIADI8   net (fanout=2)        0.156   hijacker1/OM1/win1/Window<57>
    RAMB8_X0Y22.CLKAWRCLKTrckd_DIA   (-Th)     0.053   hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.301ns (0.145ns logic, 0.156ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[17].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[17].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y13.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[17].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[17].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y13.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y15.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y15.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y16.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y16.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y19.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y19.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y24.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y24.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y28.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y28.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y33.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y33.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y37.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y37.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y39.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y39.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y39.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y39.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y41.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y41.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y38.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y38.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y35.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y35.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y31.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y31.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y27.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y27.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y22.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y22.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y21.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y21.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y20.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y20.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[17].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[17].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y12.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y14.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y16.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y15.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y17.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y18.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y20.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y23.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y25.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y27.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y29.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y32.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y34.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y36.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y38.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y40.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y41.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y40.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y41.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y42.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y43.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y39.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y40.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y36.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y34.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y32.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y30.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y28.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y26.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y23.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y21.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y22.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y19.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y23.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y18.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlB/BUFG_inst/I0
  Logical resource: Inst_camctlB/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: int_CAMB_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P2CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Location pin: MCB_X0Y1.P2CMDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.441ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: css_IBUF/CLK0
  Logical resource: hijacker1/misoGate/CLK0
  Location pin: ILOGIC_X13Y2.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.441ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: hijacker1/SPI_S1/presck/CLK0
  Logical resource: hijacker1/SPI_S1/presck/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.441ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: mosi_IBUF/CLK0
  Logical resource: hijacker1/SPI_S1/RSReg_0/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/dat_PixK<42>/CLK
  Logical resource: hijacker1/Mshreg_dataG_36/CLK
  Location pin: SLICE_X6Y28.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/dat_PixK<42>/CLK
  Logical resource: hijacker1/Mshreg_dataG_37/CLK
  Location pin: SLICE_X6Y28.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/dat_PixK<42>/CLK
  Logical resource: hijacker1/Mshreg_dataG_35/CLK
  Location pin: SLICE_X6Y28.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/dat_PixK<42>/CLK
  Logical resource: hijacker1/Mshreg_dataG_39/CLK
  Location pin: SLICE_X6Y28.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/dat_PixK<42>/CLK
  Logical resource: hijacker1/Mshreg_dataG_33/CLK
  Location pin: SLICE_X6Y28.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/dat_PixK<42>/CLK
  Logical resource: hijacker1/Mshreg_dataG_38/CLK
  Location pin: SLICE_X6Y28.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/dat_PixK<42>/CLK
  Logical resource: hijacker1/Mshreg_dataG_32/CLK
  Location pin: SLICE_X6Y28.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/dat_PixK<42>/CLK
  Logical resource: hijacker1/Mshreg_dataG_34/CLK
  Location pin: SLICE_X6Y28.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<2>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_3/CLK
  Location pin: SLICE_X18Y46.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<2>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_0/CLK
  Location pin: SLICE_X18Y46.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<2>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_7/CLK
  Location pin: SLICE_X18Y46.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<2>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_1/CLK
  Location pin: SLICE_X18Y46.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<2>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_5/CLK
  Location pin: SLICE_X18Y46.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<2>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_4/CLK
  Location pin: SLICE_X18Y46.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<2>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_6/CLK
  Location pin: SLICE_X18Y46.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<2>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_2/CLK
  Location pin: SLICE_X18Y46.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<37>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_35/CLK
  Location pin: SLICE_X22Y24.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<37>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_34/CLK
  Location pin: SLICE_X22Y24.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<37>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_36/CLK
  Location pin: SLICE_X22Y24.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<37>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_32/CLK
  Location pin: SLICE_X22Y24.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<37>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_38/CLK
  Location pin: SLICE_X22Y24.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<37>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_33/CLK
  Location pin: SLICE_X22Y24.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<37>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_39/CLK
  Location pin: SLICE_X22Y24.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<37>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_37/CLK
  Location pin: SLICE_X22Y24.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP 
"Inst_SysCon_mcb_drp_clk_bfg"         TS_CLK_I * 1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12135 paths analyzed, 1273 endpoints analyzed, 23 failing endpoints
 23 timing errors detected. (23 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.960ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (SLICE_X32Y120.CE), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.827ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X45Y109.B1     net (fanout=47)       2.424   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X45Y109.B      Tilo                  0.259   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y95.D4      net (fanout=25)       2.082   lut11604_3412
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.827ns (1.557ns logic, 7.270ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.707ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X45Y109.B4     net (fanout=48)       2.304   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X45Y109.B      Tilo                  0.259   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y95.D4      net (fanout=25)       2.082   lut11604_3412
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.707ns (1.557ns logic, 7.150ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.493ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y99.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X45Y109.B3     net (fanout=48)       2.090   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X45Y109.B      Tilo                  0.259   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y95.D4      net (fanout=25)       2.082   lut11604_3412
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.493ns (1.557ns logic, 6.936ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.453ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X45Y109.B2     net (fanout=45)       2.050   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X45Y109.B      Tilo                  0.259   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y95.D4      net (fanout=25)       2.082   lut11604_3412
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.453ns (1.557ns logic, 6.896ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.087ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X45Y109.B5     net (fanout=52)       1.684   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X45Y109.B      Tilo                  0.259   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y95.D4      net (fanout=25)       2.082   lut11604_3412
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.087ns (1.557ns logic, 6.530ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.600ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y108.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X11Y106.B3     net (fanout=5)        0.758   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X11Y106.B      Tilo                  0.259   lut11607_5249
                                                       lut11607_5249
    SLICE_X11Y107.A6     net (fanout=2)        0.284   lut11607_5249
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.600ns (1.887ns logic, 5.713ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.541ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.462 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y107.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X10Y107.A1     net (fanout=5)        0.685   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X10Y107.A      Tilo                  0.203   lut11728_5264
                                                       lut11728_5264
    SLICE_X11Y107.A5     net (fanout=1)        0.354   lut11728_5264
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.541ns (1.831ns logic, 5.710ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.503ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.462 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X10Y107.A3     net (fanout=2)        0.664   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X10Y107.A      Tilo                  0.203   lut11728_5264
                                                       lut11728_5264
    SLICE_X11Y107.A5     net (fanout=1)        0.354   lut11728_5264
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.503ns (1.814ns logic, 5.689ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.481ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y108.BQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X11Y106.B5     net (fanout=8)        0.639   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X11Y106.B      Tilo                  0.259   lut11607_5249
                                                       lut11607_5249
    SLICE_X11Y107.A6     net (fanout=2)        0.284   lut11607_5249
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.481ns (1.887ns logic, 5.594ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.481ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.462 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y107.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X10Y107.A2     net (fanout=5)        0.625   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X10Y107.A      Tilo                  0.203   lut11728_5264
                                                       lut11728_5264
    SLICE_X11Y107.A5     net (fanout=1)        0.354   lut11728_5264
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.481ns (1.831ns logic, 5.650ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.411ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.462 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X11Y106.B1     net (fanout=2)        0.586   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X11Y106.B      Tilo                  0.259   lut11607_5249
                                                       lut11607_5249
    SLICE_X11Y107.A6     net (fanout=2)        0.284   lut11607_5249
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.411ns (1.870ns logic, 5.541ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.333ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.462 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y107.BQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X10Y107.A4     net (fanout=5)        0.477   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X10Y107.A      Tilo                  0.203   lut11728_5264
                                                       lut11728_5264
    SLICE_X11Y107.A5     net (fanout=1)        0.354   lut11728_5264
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.333ns (1.831ns logic, 5.502ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.335ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.462 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.AMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    SLICE_X10Y107.A5     net (fanout=2)        0.426   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>
    SLICE_X10Y107.A      Tilo                  0.203   lut11728_5264
                                                       lut11728_5264
    SLICE_X11Y107.A5     net (fanout=1)        0.354   lut11728_5264
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.335ns (1.884ns logic, 5.451ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.327ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.462 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X11Y106.B4     net (fanout=3)        0.502   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X11Y106.B      Tilo                  0.259   lut11607_5249
                                                       lut11607_5249
    SLICE_X11Y107.A6     net (fanout=2)        0.284   lut11607_5249
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.327ns (1.870ns logic, 5.457ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.231ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.462 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.DMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X10Y107.A6     net (fanout=2)        0.322   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X10Y107.A      Tilo                  0.203   lut11728_5264
                                                       lut11728_5264
    SLICE_X11Y107.A5     net (fanout=1)        0.354   lut11728_5264
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.231ns (1.884ns logic, 5.347ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.206ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.462 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.BMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X11Y107.A3     net (fanout=2)        0.854   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.206ns (1.681ns logic, 5.525ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.114ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y108.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X11Y107.A4     net (fanout=5)        0.815   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.114ns (1.628ns logic, 5.486ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.068ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X13Y95.C6      net (fanout=45)       1.990   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X13Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X33Y121.D2     net (fanout=66)       3.326   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.068ns (1.298ns logic, 5.770ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.043ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.462 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X11Y107.A1     net (fanout=2)        0.761   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.043ns (1.611ns logic, 5.432ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.983ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X13Y95.C1      net (fanout=47)       1.905   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X13Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X33Y121.D2     net (fanout=66)       3.326   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.983ns (1.298ns logic, 5.685ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.939ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.462 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y107.DQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X11Y107.A2     net (fanout=5)        0.640   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.939ns (1.628ns logic, 5.311ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.905ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.462 - 0.508)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X13Y95.C2      net (fanout=47)       1.810   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X13Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X33Y121.D2     net (fanout=66)       3.326   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.905ns (1.315ns logic, 5.590ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.859ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X13Y95.C3      net (fanout=48)       1.781   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X13Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X33Y121.D2     net (fanout=66)       3.326   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.859ns (1.298ns logic, 5.561ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.860ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y99.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X13Y95.C4      net (fanout=48)       1.782   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X13Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X33Y121.D2     net (fanout=66)       3.326   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.860ns (1.298ns logic, 5.562ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.676ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.462 - 0.504)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.UOREFRSHFLAGTmcbcko_UOREFRSHFLAG  0.500   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X33Y121.D3     net (fanout=9)        5.074   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.676ns (1.148ns logic, 5.528ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.578ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.462 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X11Y107.B1     net (fanout=3)        0.923   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.578ns (1.352ns logic, 5.226ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.493ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y108.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X11Y107.B2     net (fanout=8)        0.821   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.493ns (1.369ns logic, 5.124ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.326ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X21Y95.B2      net (fanout=45)       1.487   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X21Y95.B       Tilo                  0.259   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y95.D3      net (fanout=40)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.326ns (1.557ns logic, 4.769ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.272ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X21Y95.B4      net (fanout=52)       1.433   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X21Y95.B       Tilo                  0.259   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y95.D3      net (fanout=40)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.272ns (1.557ns logic, 4.715ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.233ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X13Y95.C5      net (fanout=52)       1.155   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X13Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X33Y121.D2     net (fanout=66)       3.326   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.233ns (1.298ns logic, 4.935ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.193ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y108.BQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X11Y107.B3     net (fanout=8)        0.521   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.193ns (1.369ns logic, 4.824ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.190ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.462 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.DQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    SLICE_X11Y107.B4     net (fanout=4)        0.535   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.190ns (1.352ns logic, 4.838ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.911ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y99.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y95.B4      net (fanout=48)       1.123   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y95.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y95.D2      net (fanout=33)       0.467   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      5.911ns (1.557ns logic, 4.354ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.842ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y95.B5      net (fanout=52)       1.054   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y95.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y95.D2      net (fanout=33)       0.467   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      5.842ns (1.557ns logic, 4.285ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.811ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y99.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y95.C4      net (fanout=48)       1.258   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y95.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y95.D5      net (fanout=36)       0.232   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      5.811ns (1.557ns logic, 4.254ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.712ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y99.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X24Y95.C4      net (fanout=48)       1.208   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X24Y95.C       Tilo                  0.205   lut11606_3374
                                                       lut11606_3374
    SLICE_X33Y121.D1     net (fanout=27)       2.806   lut11606_3374
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      5.712ns (1.244ns logic, 4.468ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.691ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y95.B6      net (fanout=45)       0.903   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y95.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y95.D2      net (fanout=33)       0.467   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      5.691ns (1.557ns logic, 4.134ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.591ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y99.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X21Y95.B3      net (fanout=48)       0.752   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X21Y95.B       Tilo                  0.259   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y95.D3      net (fanout=40)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      5.591ns (1.557ns logic, 4.034ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.585ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y95.C6      net (fanout=45)       1.032   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y95.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y95.D5      net (fanout=36)       0.232   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      5.585ns (1.557ns logic, 4.028ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.580ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y95.C5      net (fanout=52)       1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y95.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y95.D5      net (fanout=36)       0.232   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      5.580ns (1.557ns logic, 4.023ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.513ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X24Y95.C5      net (fanout=52)       1.009   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X24Y95.C       Tilo                  0.205   lut11606_3374
                                                       lut11606_3374
    SLICE_X33Y121.D1     net (fanout=27)       2.806   lut11606_3374
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      5.513ns (1.244ns logic, 4.269ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.478ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.462 - 0.508)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X21Y95.B1      net (fanout=47)       0.622   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X21Y95.B       Tilo                  0.259   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y95.D3      net (fanout=40)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      5.478ns (1.574ns logic, 3.904ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.440ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y95.B2      net (fanout=47)       0.652   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y95.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y95.D2      net (fanout=33)       0.467   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      5.440ns (1.557ns logic, 3.883ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.437ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X24Y95.C6      net (fanout=45)       0.933   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X24Y95.C       Tilo                  0.205   lut11606_3374
                                                       lut11606_3374
    SLICE_X33Y121.D1     net (fanout=27)       2.806   lut11606_3374
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      5.437ns (1.244ns logic, 4.193ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.413ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y95.B1      net (fanout=48)       0.625   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y95.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y95.D2      net (fanout=33)       0.467   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      5.413ns (1.557ns logic, 3.856ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.349ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.462 - 0.508)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X23Y95.B3      net (fanout=47)       0.544   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X23Y95.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y95.D2      net (fanout=33)       0.467   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      5.349ns (1.574ns logic, 3.775ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.343ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y95.C1      net (fanout=47)       0.790   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y95.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y95.D5      net (fanout=36)       0.232   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      5.343ns (1.557ns logic, 3.786ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.312ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X24Y95.C2      net (fanout=47)       0.808   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X24Y95.C       Tilo                  0.205   lut11606_3374
                                                       lut11606_3374
    SLICE_X33Y121.D1     net (fanout=27)       2.806   lut11606_3374
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      5.312ns (1.244ns logic, 4.068ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.288ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X21Y95.B5      net (fanout=47)       0.449   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X21Y95.B       Tilo                  0.259   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y95.D3      net (fanout=40)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      5.288ns (1.557ns logic, 3.731ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.266ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.462 - 0.508)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X24Y95.C3      net (fanout=47)       0.745   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X24Y95.C       Tilo                  0.205   lut11606_3374
                                                       lut11606_3374
    SLICE_X33Y121.D1     net (fanout=27)       2.806   lut11606_3374
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      5.266ns (1.261ns logic, 4.005ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.217ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X21Y95.B6      net (fanout=48)       0.378   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X21Y95.B       Tilo                  0.259   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y95.D3      net (fanout=40)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      5.217ns (1.557ns logic, 3.660ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.200ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X24Y95.C1      net (fanout=48)       0.696   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X24Y95.C       Tilo                  0.205   lut11606_3374
                                                       lut11606_3374
    SLICE_X33Y121.D1     net (fanout=27)       2.806   lut11606_3374
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      5.200ns (1.244ns logic, 3.956ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.048ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y95.C3      net (fanout=48)       0.495   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y95.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y95.D5      net (fanout=36)       0.232   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0
    -------------------------------------------------  ---------------------------
    Total                                      5.048ns (1.557ns logic, 3.491ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (SLICE_X32Y120.CE), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.807ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X45Y109.B1     net (fanout=47)       2.424   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X45Y109.B      Tilo                  0.259   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y95.D4      net (fanout=25)       2.082   lut11604_3412
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      8.807ns (1.537ns logic, 7.270ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.687ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X45Y109.B4     net (fanout=48)       2.304   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X45Y109.B      Tilo                  0.259   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y95.D4      net (fanout=25)       2.082   lut11604_3412
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      8.687ns (1.537ns logic, 7.150ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.473ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y99.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X45Y109.B3     net (fanout=48)       2.090   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X45Y109.B      Tilo                  0.259   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y95.D4      net (fanout=25)       2.082   lut11604_3412
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      8.473ns (1.537ns logic, 6.936ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.433ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X45Y109.B2     net (fanout=45)       2.050   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X45Y109.B      Tilo                  0.259   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y95.D4      net (fanout=25)       2.082   lut11604_3412
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      8.433ns (1.537ns logic, 6.896ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.067ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X45Y109.B5     net (fanout=52)       1.684   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X45Y109.B      Tilo                  0.259   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y95.D4      net (fanout=25)       2.082   lut11604_3412
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      8.067ns (1.537ns logic, 6.530ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.580ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y108.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X11Y106.B3     net (fanout=5)        0.758   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X11Y106.B      Tilo                  0.259   lut11607_5249
                                                       lut11607_5249
    SLICE_X11Y107.A6     net (fanout=2)        0.284   lut11607_5249
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      7.580ns (1.867ns logic, 5.713ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.521ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.462 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y107.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X10Y107.A1     net (fanout=5)        0.685   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X10Y107.A      Tilo                  0.203   lut11728_5264
                                                       lut11728_5264
    SLICE_X11Y107.A5     net (fanout=1)        0.354   lut11728_5264
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      7.521ns (1.811ns logic, 5.710ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.483ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.462 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X10Y107.A3     net (fanout=2)        0.664   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X10Y107.A      Tilo                  0.203   lut11728_5264
                                                       lut11728_5264
    SLICE_X11Y107.A5     net (fanout=1)        0.354   lut11728_5264
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      7.483ns (1.794ns logic, 5.689ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.461ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y108.BQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X11Y106.B5     net (fanout=8)        0.639   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X11Y106.B      Tilo                  0.259   lut11607_5249
                                                       lut11607_5249
    SLICE_X11Y107.A6     net (fanout=2)        0.284   lut11607_5249
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      7.461ns (1.867ns logic, 5.594ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.461ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.462 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y107.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X10Y107.A2     net (fanout=5)        0.625   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X10Y107.A      Tilo                  0.203   lut11728_5264
                                                       lut11728_5264
    SLICE_X11Y107.A5     net (fanout=1)        0.354   lut11728_5264
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      7.461ns (1.811ns logic, 5.650ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.391ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.462 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X11Y106.B1     net (fanout=2)        0.586   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X11Y106.B      Tilo                  0.259   lut11607_5249
                                                       lut11607_5249
    SLICE_X11Y107.A6     net (fanout=2)        0.284   lut11607_5249
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      7.391ns (1.850ns logic, 5.541ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.313ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.462 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y107.BQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X10Y107.A4     net (fanout=5)        0.477   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X10Y107.A      Tilo                  0.203   lut11728_5264
                                                       lut11728_5264
    SLICE_X11Y107.A5     net (fanout=1)        0.354   lut11728_5264
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      7.313ns (1.811ns logic, 5.502ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.315ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.462 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.AMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    SLICE_X10Y107.A5     net (fanout=2)        0.426   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>
    SLICE_X10Y107.A      Tilo                  0.203   lut11728_5264
                                                       lut11728_5264
    SLICE_X11Y107.A5     net (fanout=1)        0.354   lut11728_5264
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      7.315ns (1.864ns logic, 5.451ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.307ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.462 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X11Y106.B4     net (fanout=3)        0.502   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X11Y106.B      Tilo                  0.259   lut11607_5249
                                                       lut11607_5249
    SLICE_X11Y107.A6     net (fanout=2)        0.284   lut11607_5249
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      7.307ns (1.850ns logic, 5.457ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.211ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.462 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.DMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X10Y107.A6     net (fanout=2)        0.322   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X10Y107.A      Tilo                  0.203   lut11728_5264
                                                       lut11728_5264
    SLICE_X11Y107.A5     net (fanout=1)        0.354   lut11728_5264
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      7.211ns (1.864ns logic, 5.347ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.186ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.462 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.BMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X11Y107.A3     net (fanout=2)        0.854   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      7.186ns (1.661ns logic, 5.525ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.094ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y108.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X11Y107.A4     net (fanout=5)        0.815   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      7.094ns (1.608ns logic, 5.486ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.048ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X13Y95.C6      net (fanout=45)       1.990   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X13Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X33Y121.D2     net (fanout=66)       3.326   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      7.048ns (1.278ns logic, 5.770ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.023ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.462 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X11Y107.A1     net (fanout=2)        0.761   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      7.023ns (1.591ns logic, 5.432ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.963ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X13Y95.C1      net (fanout=47)       1.905   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X13Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X33Y121.D2     net (fanout=66)       3.326   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      6.963ns (1.278ns logic, 5.685ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.919ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.462 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y107.DQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X11Y107.A2     net (fanout=5)        0.640   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      6.919ns (1.608ns logic, 5.311ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.885ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.462 - 0.508)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X13Y95.C2      net (fanout=47)       1.810   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X13Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X33Y121.D2     net (fanout=66)       3.326   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      6.885ns (1.295ns logic, 5.590ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.839ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X13Y95.C3      net (fanout=48)       1.781   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X13Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X33Y121.D2     net (fanout=66)       3.326   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      6.839ns (1.278ns logic, 5.561ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.840ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y99.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X13Y95.C4      net (fanout=48)       1.782   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X13Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X33Y121.D2     net (fanout=66)       3.326   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      6.840ns (1.278ns logic, 5.562ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.656ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.462 - 0.504)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.UOREFRSHFLAGTmcbcko_UOREFRSHFLAG  0.500   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X33Y121.D3     net (fanout=9)        5.074   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      6.656ns (1.128ns logic, 5.528ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.558ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.462 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X11Y107.B1     net (fanout=3)        0.923   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      6.558ns (1.332ns logic, 5.226ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.473ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y108.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X11Y107.B2     net (fanout=8)        0.821   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      6.473ns (1.349ns logic, 5.124ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.306ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X21Y95.B2      net (fanout=45)       1.487   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X21Y95.B       Tilo                  0.259   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y95.D3      net (fanout=40)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      6.306ns (1.537ns logic, 4.769ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.252ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X21Y95.B4      net (fanout=52)       1.433   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X21Y95.B       Tilo                  0.259   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y95.D3      net (fanout=40)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      6.252ns (1.537ns logic, 4.715ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.213ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X13Y95.C5      net (fanout=52)       1.155   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X13Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X33Y121.D2     net (fanout=66)       3.326   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      6.213ns (1.278ns logic, 4.935ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.173ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y108.BQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X11Y107.B3     net (fanout=8)        0.521   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      6.173ns (1.349ns logic, 4.824ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.170ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.462 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.DQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    SLICE_X11Y107.B4     net (fanout=4)        0.535   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      6.170ns (1.332ns logic, 4.838ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.891ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y99.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y95.B4      net (fanout=48)       1.123   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y95.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y95.D2      net (fanout=33)       0.467   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      5.891ns (1.537ns logic, 4.354ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.822ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y95.B5      net (fanout=52)       1.054   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y95.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y95.D2      net (fanout=33)       0.467   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      5.822ns (1.537ns logic, 4.285ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.791ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y99.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y95.C4      net (fanout=48)       1.258   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y95.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y95.D5      net (fanout=36)       0.232   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      5.791ns (1.537ns logic, 4.254ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.692ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y99.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X24Y95.C4      net (fanout=48)       1.208   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X24Y95.C       Tilo                  0.205   lut11606_3374
                                                       lut11606_3374
    SLICE_X33Y121.D1     net (fanout=27)       2.806   lut11606_3374
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      5.692ns (1.224ns logic, 4.468ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.671ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y95.B6      net (fanout=45)       0.903   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y95.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y95.D2      net (fanout=33)       0.467   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      5.671ns (1.537ns logic, 4.134ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.571ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y99.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X21Y95.B3      net (fanout=48)       0.752   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X21Y95.B       Tilo                  0.259   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y95.D3      net (fanout=40)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      5.571ns (1.537ns logic, 4.034ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.565ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y95.C6      net (fanout=45)       1.032   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y95.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y95.D5      net (fanout=36)       0.232   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      5.565ns (1.537ns logic, 4.028ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.560ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y95.C5      net (fanout=52)       1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y95.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y95.D5      net (fanout=36)       0.232   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      5.560ns (1.537ns logic, 4.023ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.493ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X24Y95.C5      net (fanout=52)       1.009   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X24Y95.C       Tilo                  0.205   lut11606_3374
                                                       lut11606_3374
    SLICE_X33Y121.D1     net (fanout=27)       2.806   lut11606_3374
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      5.493ns (1.224ns logic, 4.269ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.458ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.462 - 0.508)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X21Y95.B1      net (fanout=47)       0.622   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X21Y95.B       Tilo                  0.259   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y95.D3      net (fanout=40)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      5.458ns (1.554ns logic, 3.904ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.420ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y95.B2      net (fanout=47)       0.652   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y95.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y95.D2      net (fanout=33)       0.467   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      5.420ns (1.537ns logic, 3.883ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.417ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X24Y95.C6      net (fanout=45)       0.933   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X24Y95.C       Tilo                  0.205   lut11606_3374
                                                       lut11606_3374
    SLICE_X33Y121.D1     net (fanout=27)       2.806   lut11606_3374
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      5.417ns (1.224ns logic, 4.193ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.393ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y95.B1      net (fanout=48)       0.625   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y95.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y95.D2      net (fanout=33)       0.467   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      5.393ns (1.537ns logic, 3.856ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.329ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.462 - 0.508)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X23Y95.B3      net (fanout=47)       0.544   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X23Y95.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y95.D2      net (fanout=33)       0.467   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      5.329ns (1.554ns logic, 3.775ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.323ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y95.C1      net (fanout=47)       0.790   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y95.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y95.D5      net (fanout=36)       0.232   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      5.323ns (1.537ns logic, 3.786ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.292ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X24Y95.C2      net (fanout=47)       0.808   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X24Y95.C       Tilo                  0.205   lut11606_3374
                                                       lut11606_3374
    SLICE_X33Y121.D1     net (fanout=27)       2.806   lut11606_3374
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      5.292ns (1.224ns logic, 4.068ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.268ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X21Y95.B5      net (fanout=47)       0.449   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X21Y95.B       Tilo                  0.259   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y95.D3      net (fanout=40)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      5.268ns (1.537ns logic, 3.731ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.246ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.462 - 0.508)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X24Y95.C3      net (fanout=47)       0.745   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X24Y95.C       Tilo                  0.205   lut11606_3374
                                                       lut11606_3374
    SLICE_X33Y121.D1     net (fanout=27)       2.806   lut11606_3374
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      5.246ns (1.241ns logic, 4.005ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.197ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X21Y95.B6      net (fanout=48)       0.378   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X21Y95.B       Tilo                  0.259   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y95.D3      net (fanout=40)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      5.197ns (1.537ns logic, 3.660ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.180ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X24Y95.C1      net (fanout=48)       0.696   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X24Y95.C       Tilo                  0.205   lut11606_3374
                                                       lut11606_3374
    SLICE_X33Y121.D1     net (fanout=27)       2.806   lut11606_3374
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      5.180ns (1.224ns logic, 3.956ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.028ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y95.C3      net (fanout=48)       0.495   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y95.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y95.D5      net (fanout=36)       0.232   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.315   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    -------------------------------------------------  ---------------------------
    Total                                      5.028ns (1.537ns logic, 3.491ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (SLICE_X32Y120.CE), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.806ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X45Y109.B1     net (fanout=47)       2.424   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X45Y109.B      Tilo                  0.259   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y95.D4      net (fanout=25)       2.082   lut11604_3412
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      8.806ns (1.536ns logic, 7.270ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.686ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X45Y109.B4     net (fanout=48)       2.304   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X45Y109.B      Tilo                  0.259   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y95.D4      net (fanout=25)       2.082   lut11604_3412
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      8.686ns (1.536ns logic, 7.150ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.472ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y99.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X45Y109.B3     net (fanout=48)       2.090   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X45Y109.B      Tilo                  0.259   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y95.D4      net (fanout=25)       2.082   lut11604_3412
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      8.472ns (1.536ns logic, 6.936ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.432ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X45Y109.B2     net (fanout=45)       2.050   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X45Y109.B      Tilo                  0.259   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y95.D4      net (fanout=25)       2.082   lut11604_3412
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      8.432ns (1.536ns logic, 6.896ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.066ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X45Y109.B5     net (fanout=52)       1.684   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X45Y109.B      Tilo                  0.259   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y95.D4      net (fanout=25)       2.082   lut11604_3412
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      8.066ns (1.536ns logic, 6.530ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.579ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y108.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X11Y106.B3     net (fanout=5)        0.758   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X11Y106.B      Tilo                  0.259   lut11607_5249
                                                       lut11607_5249
    SLICE_X11Y107.A6     net (fanout=2)        0.284   lut11607_5249
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      7.579ns (1.866ns logic, 5.713ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.520ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.462 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y107.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X10Y107.A1     net (fanout=5)        0.685   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X10Y107.A      Tilo                  0.203   lut11728_5264
                                                       lut11728_5264
    SLICE_X11Y107.A5     net (fanout=1)        0.354   lut11728_5264
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      7.520ns (1.810ns logic, 5.710ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.482ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.462 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X10Y107.A3     net (fanout=2)        0.664   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X10Y107.A      Tilo                  0.203   lut11728_5264
                                                       lut11728_5264
    SLICE_X11Y107.A5     net (fanout=1)        0.354   lut11728_5264
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      7.482ns (1.793ns logic, 5.689ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.460ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y108.BQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X11Y106.B5     net (fanout=8)        0.639   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X11Y106.B      Tilo                  0.259   lut11607_5249
                                                       lut11607_5249
    SLICE_X11Y107.A6     net (fanout=2)        0.284   lut11607_5249
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      7.460ns (1.866ns logic, 5.594ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.460ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.462 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y107.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X10Y107.A2     net (fanout=5)        0.625   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X10Y107.A      Tilo                  0.203   lut11728_5264
                                                       lut11728_5264
    SLICE_X11Y107.A5     net (fanout=1)        0.354   lut11728_5264
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      7.460ns (1.810ns logic, 5.650ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.390ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.462 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X11Y106.B1     net (fanout=2)        0.586   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X11Y106.B      Tilo                  0.259   lut11607_5249
                                                       lut11607_5249
    SLICE_X11Y107.A6     net (fanout=2)        0.284   lut11607_5249
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      7.390ns (1.849ns logic, 5.541ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.312ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.462 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y107.BQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X10Y107.A4     net (fanout=5)        0.477   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X10Y107.A      Tilo                  0.203   lut11728_5264
                                                       lut11728_5264
    SLICE_X11Y107.A5     net (fanout=1)        0.354   lut11728_5264
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      7.312ns (1.810ns logic, 5.502ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.314ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.462 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.AMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    SLICE_X10Y107.A5     net (fanout=2)        0.426   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>
    SLICE_X10Y107.A      Tilo                  0.203   lut11728_5264
                                                       lut11728_5264
    SLICE_X11Y107.A5     net (fanout=1)        0.354   lut11728_5264
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      7.314ns (1.863ns logic, 5.451ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.306ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.462 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X11Y106.B4     net (fanout=3)        0.502   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X11Y106.B      Tilo                  0.259   lut11607_5249
                                                       lut11607_5249
    SLICE_X11Y107.A6     net (fanout=2)        0.284   lut11607_5249
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (1.849ns logic, 5.457ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.210ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.462 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.DMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X10Y107.A6     net (fanout=2)        0.322   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X10Y107.A      Tilo                  0.203   lut11728_5264
                                                       lut11728_5264
    SLICE_X11Y107.A5     net (fanout=1)        0.354   lut11728_5264
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      7.210ns (1.863ns logic, 5.347ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.185ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.462 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.BMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X11Y107.A3     net (fanout=2)        0.854   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      7.185ns (1.660ns logic, 5.525ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.093ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y108.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X11Y107.A4     net (fanout=5)        0.815   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      7.093ns (1.607ns logic, 5.486ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.047ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X13Y95.C6      net (fanout=45)       1.990   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X13Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X33Y121.D2     net (fanout=66)       3.326   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      7.047ns (1.277ns logic, 5.770ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.022ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.462 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X11Y107.A1     net (fanout=2)        0.761   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      7.022ns (1.590ns logic, 5.432ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.962ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X13Y95.C1      net (fanout=47)       1.905   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X13Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X33Y121.D2     net (fanout=66)       3.326   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      6.962ns (1.277ns logic, 5.685ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.918ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.462 - 0.487)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y107.DQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X11Y107.A2     net (fanout=5)        0.640   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X11Y107.A      Tilo                  0.259   lut11610_5252
                                                       lut11729_5265
    SLICE_X11Y107.B5     net (fanout=2)        0.368   lut11729_5265
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      6.918ns (1.607ns logic, 5.311ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.884ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.462 - 0.508)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X13Y95.C2      net (fanout=47)       1.810   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X13Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X33Y121.D2     net (fanout=66)       3.326   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      6.884ns (1.294ns logic, 5.590ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.838ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X13Y95.C3      net (fanout=48)       1.781   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X13Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X33Y121.D2     net (fanout=66)       3.326   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      6.838ns (1.277ns logic, 5.561ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.839ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y99.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X13Y95.C4      net (fanout=48)       1.782   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X13Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X33Y121.D2     net (fanout=66)       3.326   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      6.839ns (1.277ns logic, 5.562ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.655ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.462 - 0.504)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.UOREFRSHFLAGTmcbcko_UOREFRSHFLAG  0.500   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X33Y121.D3     net (fanout=9)        5.074   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      6.655ns (1.127ns logic, 5.528ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.557ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.462 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X11Y107.B1     net (fanout=3)        0.923   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      6.557ns (1.331ns logic, 5.226ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.472ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y108.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X11Y107.B2     net (fanout=8)        0.821   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      6.472ns (1.348ns logic, 5.124ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.305ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X21Y95.B2      net (fanout=45)       1.487   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X21Y95.B       Tilo                  0.259   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y95.D3      net (fanout=40)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      6.305ns (1.536ns logic, 4.769ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.251ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X21Y95.B4      net (fanout=52)       1.433   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X21Y95.B       Tilo                  0.259   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y95.D3      net (fanout=40)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      6.251ns (1.536ns logic, 4.715ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.212ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X13Y95.C5      net (fanout=52)       1.155   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X13Y95.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X33Y121.D2     net (fanout=66)       3.326   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      6.212ns (1.277ns logic, 4.935ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.172ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y108.BQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X11Y107.B3     net (fanout=8)        0.521   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      6.172ns (1.348ns logic, 4.824ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.169ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.462 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.DQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    SLICE_X11Y107.B4     net (fanout=4)        0.535   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
    SLICE_X11Y107.BMUX   Tilo                  0.313   lut11610_5252
                                                       lut11730_5266
    SLICE_X33Y121.D4     net (fanout=3)        3.849   lut11730_5266
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      6.169ns (1.331ns logic, 4.838ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.890ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y99.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y95.B4      net (fanout=48)       1.123   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y95.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y95.D2      net (fanout=33)       0.467   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      5.890ns (1.536ns logic, 4.354ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.821ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y95.B5      net (fanout=52)       1.054   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y95.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y95.D2      net (fanout=33)       0.467   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      5.821ns (1.536ns logic, 4.285ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.790ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y99.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y95.C4      net (fanout=48)       1.258   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y95.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y95.D5      net (fanout=36)       0.232   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      5.790ns (1.536ns logic, 4.254ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.691ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y99.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X24Y95.C4      net (fanout=48)       1.208   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X24Y95.C       Tilo                  0.205   lut11606_3374
                                                       lut11606_3374
    SLICE_X33Y121.D1     net (fanout=27)       2.806   lut11606_3374
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      5.691ns (1.223ns logic, 4.468ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.670ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y95.B6      net (fanout=45)       0.903   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y95.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y95.D2      net (fanout=33)       0.467   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      5.670ns (1.536ns logic, 4.134ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.570ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.462 - 0.489)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y99.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X21Y95.B3      net (fanout=48)       0.752   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X21Y95.B       Tilo                  0.259   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y95.D3      net (fanout=40)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      5.570ns (1.536ns logic, 4.034ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.564ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y95.C6      net (fanout=45)       1.032   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y95.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y95.D5      net (fanout=36)       0.232   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      5.564ns (1.536ns logic, 4.028ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.559ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y95.C5      net (fanout=52)       1.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y95.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y95.D5      net (fanout=36)       0.232   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      5.559ns (1.536ns logic, 4.023ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.492ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X24Y95.C5      net (fanout=52)       1.009   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X24Y95.C       Tilo                  0.205   lut11606_3374
                                                       lut11606_3374
    SLICE_X33Y121.D1     net (fanout=27)       2.806   lut11606_3374
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      5.492ns (1.223ns logic, 4.269ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.457ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.462 - 0.508)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X21Y95.B1      net (fanout=47)       0.622   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X21Y95.B       Tilo                  0.259   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y95.D3      net (fanout=40)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      5.457ns (1.553ns logic, 3.904ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.419ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y95.B2      net (fanout=47)       0.652   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y95.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y95.D2      net (fanout=33)       0.467   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      5.419ns (1.536ns logic, 3.883ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.416ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.462 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X24Y95.C6      net (fanout=45)       0.933   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X24Y95.C       Tilo                  0.205   lut11606_3374
                                                       lut11606_3374
    SLICE_X33Y121.D1     net (fanout=27)       2.806   lut11606_3374
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      5.416ns (1.223ns logic, 4.193ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.392ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y95.B1      net (fanout=48)       0.625   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y95.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y95.D2      net (fanout=33)       0.467   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      5.392ns (1.536ns logic, 3.856ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.328ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.462 - 0.508)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X23Y95.B3      net (fanout=47)       0.544   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X23Y95.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y95.D2      net (fanout=33)       0.467   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      5.328ns (1.553ns logic, 3.775ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.322ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y95.C1      net (fanout=47)       0.790   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y95.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y95.D5      net (fanout=36)       0.232   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      5.322ns (1.536ns logic, 3.786ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.291ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X24Y95.C2      net (fanout=47)       0.808   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X24Y95.C       Tilo                  0.205   lut11606_3374
                                                       lut11606_3374
    SLICE_X33Y121.D1     net (fanout=27)       2.806   lut11606_3374
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      5.291ns (1.223ns logic, 4.068ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.267ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X21Y95.B5      net (fanout=47)       0.449   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X21Y95.B       Tilo                  0.259   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y95.D3      net (fanout=40)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      5.267ns (1.536ns logic, 3.731ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.245ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.462 - 0.508)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y95.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X24Y95.C3      net (fanout=47)       0.745   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X24Y95.C       Tilo                  0.205   lut11606_3374
                                                       lut11606_3374
    SLICE_X33Y121.D1     net (fanout=27)       2.806   lut11606_3374
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      5.245ns (1.240ns logic, 4.005ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.196ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X21Y95.B6      net (fanout=48)       0.378   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X21Y95.B       Tilo                  0.259   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y95.D3      net (fanout=40)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      5.196ns (1.536ns logic, 3.660ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.179ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X24Y95.C1      net (fanout=48)       0.696   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X24Y95.C       Tilo                  0.205   lut11606_3374
                                                       lut11606_3374
    SLICE_X33Y121.D1     net (fanout=27)       2.806   lut11606_3374
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      5.179ns (1.223ns logic, 3.956ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.027ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.462 - 0.493)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y96.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y95.C3      net (fanout=48)       0.495   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y95.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y95.D5      net (fanout=36)       0.232   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y95.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X33Y121.D5     net (fanout=3)        2.310   lut11605_5248
    SLICE_X33Y121.DMUX   Tilo                  0.313   lut11731_5267
                                                       lut11731_5267
    SLICE_X32Y120.CE     net (fanout=2)        0.454   lut11731_5267
    SLICE_X32Y120.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2
    -------------------------------------------------  ---------------------------
    Total                                      5.027ns (1.536ns logic, 3.491ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 (SLICE_X33Y94.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y94.AQ      Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5
    SLICE_X33Y94.A6      net (fanout=2)        0.023   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
    SLICE_X33Y94.CLK     Tah         (-Th)    -0.215   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       lut12249_5349
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6 (SLICE_X11Y94.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y94.AQ      Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6
    SLICE_X11Y94.A6      net (fanout=4)        0.031   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<6>
    SLICE_X11Y94.CLK     Tah         (-Th)    -0.215   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>
                                                       lut12879_5546
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase (SLICE_X53Y100.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y100.AQ     Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
    SLICE_X53Y100.A6     net (fanout=3)        0.031   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
    SLICE_X53Y100.CLK    Tah         (-Th)    -0.215   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
                                                       lut11027_5121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst3/I0
  Logical resource: Inst_SysCon/BUFG_inst3/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: Inst_SysCon/mcb_drp_clk_bfg
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0/CK
  Location pin: SLICE_X4Y111.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1/CK
  Location pin: SLICE_X4Y111.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2/CK
  Location pin: SLICE_X4Y111.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3/CK
  Location pin: SLICE_X4Y111.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4/CK
  Location pin: SLICE_X4Y112.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5/CK
  Location pin: SLICE_X4Y112.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6/CK
  Location pin: SLICE_X4Y112.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7/CK
  Location pin: SLICE_X4Y112.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0/CK
  Location pin: SLICE_X8Y107.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1/CK
  Location pin: SLICE_X8Y107.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2/CK
  Location pin: SLICE_X8Y107.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3/CK
  Location pin: SLICE_X8Y107.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4/CK
  Location pin: SLICE_X8Y108.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5/CK
  Location pin: SLICE_X8Y108.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6/CK
  Location pin: SLICE_X8Y108.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0/CK
  Location pin: SLICE_X20Y91.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0/SR
  Location pin: SLICE_X20Y91.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1/CK
  Location pin: SLICE_X20Y91.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1/SR
  Location pin: SLICE_X20Y91.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2/CK
  Location pin: SLICE_X20Y91.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2/SR
  Location pin: SLICE_X20Y91.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3/CK
  Location pin: SLICE_X20Y91.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3/SR
  Location pin: SLICE_X20Y91.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4/CK
  Location pin: SLICE_X20Y92.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4/SR
  Location pin: SLICE_X20Y92.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5/CK
  Location pin: SLICE_X20Y92.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5/SR
  Location pin: SLICE_X20Y92.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6/CK
  Location pin: SLICE_X20Y92.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6/SR
  Location pin: SLICE_X20Y92.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7/CK
  Location pin: SLICE_X20Y92.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7/SR
  Location pin: SLICE_X20Y92.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8/CK
  Location pin: SLICE_X20Y93.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8/SR
  Location pin: SLICE_X20Y93.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9/CK
  Location pin: SLICE_X20Y93.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9/SR
  Location pin: SLICE_X20Y93.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10/CK
  Location pin: SLICE_X20Y93.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10/SR
  Location pin: SLICE_X20Y93.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11/CK
  Location pin: SLICE_X20Y93.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11/SR
  Location pin: SLICE_X20Y93.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12/CK
  Location pin: SLICE_X20Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12/SR
  Location pin: SLICE_X20Y94.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13/CK
  Location pin: SLICE_X20Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13/SR
  Location pin: SLICE_X20Y94.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14/CK
  Location pin: SLICE_X20Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14/SR
  Location pin: SLICE_X20Y94.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15/CK
  Location pin: SLICE_X20Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15/SR
  Location pin: SLICE_X20Y94.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0/CK
  Location pin: SLICE_X32Y120.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1/CK
  Location pin: SLICE_X32Y120.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2/CK
  Location pin: SLICE_X32Y120.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3/CK
  Location pin: SLICE_X32Y120.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4/CK
  Location pin: SLICE_X32Y121.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5/CK
  Location pin: SLICE_X32Y121.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6/CK
  Location pin: SLICE_X32Y121.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7/CK
  Location pin: SLICE_X32Y121.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_drp_update/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE/CK
  Location pin: SLICE_X4Y93.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1/CK
  Location pin: SLICE_X8Y77.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1/CK
  Location pin: SLICE_X8Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1/SR
  Location pin: SLICE_X8Y94.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CK
  Location pin: SLICE_X8Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/SR
  Location pin: SLICE_X8Y94.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2/CK
  Location pin: SLICE_X8Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2/SR
  Location pin: SLICE_X8Y94.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3/CK
  Location pin: SLICE_X8Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3/SR
  Location pin: SLICE_X8Y94.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5/CK
  Location pin: SLICE_X8Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5/SR
  Location pin: SLICE_X8Y94.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4/CK
  Location pin: SLICE_X8Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4/SR
  Location pin: SLICE_X8Y94.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST/CK
  Location pin: SLICE_X16Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6/CK
  Location pin: SLICE_X20Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8/CK
  Location pin: SLICE_X24Y96.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_4/CK
  Location pin: SLICE_X36Y97.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_5/CK
  Location pin: SLICE_X36Y97.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_6/CK
  Location pin: SLICE_X36Y97.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_7/CK
  Location pin: SLICE_X36Y97.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<1>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0/CK
  Location pin: SLICE_X42Y105.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<1>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1/CK
  Location pin: SLICE_X42Y105.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5/CK
  Location pin: SLICE_X46Y109.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4/CK
  Location pin: SLICE_X46Y109.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6/CK
  Location pin: SLICE_X46Y110.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd5-In/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd7/CK
  Location pin: SLICE_X50Y88.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID/CK
  Location pin: SLICE_X50Y90.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_6/CK
  Location pin: SLICE_X50Y97.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_5/CK
  Location pin: SLICE_X50Y97.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_4/CK
  Location pin: SLICE_X50Y97.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg/SR
  Location pin: SLICE_X18Y94.SR
  Clock network: lut78716_11416
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt<2>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_1/SR
  Location pin: SLICE_X52Y101.SR
  Clock network: ][59130_5191
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt<2>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_1/SR
  Location pin: SLICE_X56Y90.SR
  Clock network: ][58968_5107
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_broadcast/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_BKST/CK
  Location pin: SLICE_X2Y89.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_addr<1>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_0/CK
  Location pin: SLICE_X2Y90.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_addr<1>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_1/CK
  Location pin: SLICE_X2Y90.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST/CK
  Location pin: SLICE_X2Y92.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg/CK
  Location pin: SLICE_X18Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_ADD/CK
  Location pin: SLICE_X18Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_add/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_ADD_xilinx0/CK
  Location pin: SLICE_X30Y88.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en/CK
  Location pin: SLICE_X30Y98.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0/CK
  Location pin: SLICE_X30Y113.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x" TS_CLK_I *         10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (1 component switching limit error)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x" TS_CLK_I *
        10 HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.249ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: ddr2clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x_180"         TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (1 component switching limit error)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x_180"
        TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.249ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: ddr2clk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6243 paths analyzed, 1477 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.587ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/intRst (SLICE_X36Y24.DX), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     30.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_15 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      11.013ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.451 - 0.473)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_15 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y39.DQ      Tcko                  0.447   Inst_camctlB/rstCnt<15>
                                                       Inst_camctlB/rstCnt_15
    SLICE_X41Y80.A1      net (fanout=4)        3.468   Inst_camctlB/rstCnt<15>
    SLICE_X41Y80.A       Tilo                  0.259   hijacker1/OM1/FilterL[2].MACpV/productArr_rounded<83>
                                                       lut10698_4964
    SLICE_X39Y39.A3      net (fanout=1)        3.511   lut10698_4964
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.B2      net (fanout=2)        0.900   lut10699_4965
    SLICE_X39Y36.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X39Y36.C4      net (fanout=1)        0.295   lut10700_4966
    SLICE_X39Y36.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X36Y24.DX      net (fanout=1)        1.220   ][58763_4968
    SLICE_X36Y24.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                     11.013ns (1.619ns logic, 9.394ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_19 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      10.872ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.451 - 0.473)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_19 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y40.DQ      Tcko                  0.447   Inst_camctlB/rstCnt<19>
                                                       Inst_camctlB/rstCnt_19
    SLICE_X41Y80.A4      net (fanout=4)        3.327   Inst_camctlB/rstCnt<19>
    SLICE_X41Y80.A       Tilo                  0.259   hijacker1/OM1/FilterL[2].MACpV/productArr_rounded<83>
                                                       lut10698_4964
    SLICE_X39Y39.A3      net (fanout=1)        3.511   lut10698_4964
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.B2      net (fanout=2)        0.900   lut10699_4965
    SLICE_X39Y36.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X39Y36.C4      net (fanout=1)        0.295   lut10700_4966
    SLICE_X39Y36.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X36Y24.DX      net (fanout=1)        1.220   ][58763_4968
    SLICE_X36Y24.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                     10.872ns (1.619ns logic, 9.253ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_1 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.103ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.451 - 0.481)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_1 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.BQ      Tcko                  0.447   Inst_camctlB/rstCnt<3>
                                                       Inst_camctlB/rstCnt_1
    SLICE_X37Y37.B2      net (fanout=3)        0.828   Inst_camctlB/rstCnt<1>
    SLICE_X37Y37.B       Tilo                  0.259   lut10696_4962
                                                       lut10696_4962
    SLICE_X39Y39.B1      net (fanout=2)        0.795   lut10696_4962
    SLICE_X39Y39.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X39Y39.A5      net (fanout=1)        0.187   lut10697_4963
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.B2      net (fanout=2)        0.900   lut10699_4965
    SLICE_X39Y36.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X39Y36.C4      net (fanout=1)        0.295   lut10700_4966
    SLICE_X39Y36.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X36Y24.DX      net (fanout=1)        1.220   ][58763_4968
    SLICE_X36Y24.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      6.103ns (1.878ns logic, 4.225ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_0 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.912ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.451 - 0.481)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_0 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.AQ      Tcko                  0.447   Inst_camctlB/rstCnt<3>
                                                       Inst_camctlB/rstCnt_0
    SLICE_X37Y37.B1      net (fanout=2)        0.637   Inst_camctlB/rstCnt<0>
    SLICE_X37Y37.B       Tilo                  0.259   lut10696_4962
                                                       lut10696_4962
    SLICE_X39Y39.B1      net (fanout=2)        0.795   lut10696_4962
    SLICE_X39Y39.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X39Y39.A5      net (fanout=1)        0.187   lut10697_4963
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.B2      net (fanout=2)        0.900   lut10699_4965
    SLICE_X39Y36.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X39Y36.C4      net (fanout=1)        0.295   lut10700_4966
    SLICE_X39Y36.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X36Y24.DX      net (fanout=1)        1.220   ][58763_4968
    SLICE_X36Y24.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      5.912ns (1.878ns logic, 4.034ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_17 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.898ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.451 - 0.473)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_17 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y40.BQ      Tcko                  0.447   Inst_camctlB/rstCnt<19>
                                                       Inst_camctlB/rstCnt_17
    SLICE_X37Y37.B5      net (fanout=3)        0.623   Inst_camctlB/rstCnt<17>
    SLICE_X37Y37.B       Tilo                  0.259   lut10696_4962
                                                       lut10696_4962
    SLICE_X39Y39.B1      net (fanout=2)        0.795   lut10696_4962
    SLICE_X39Y39.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X39Y39.A5      net (fanout=1)        0.187   lut10697_4963
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.B2      net (fanout=2)        0.900   lut10699_4965
    SLICE_X39Y36.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X39Y36.C4      net (fanout=1)        0.295   lut10700_4966
    SLICE_X39Y36.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X36Y24.DX      net (fanout=1)        1.220   ][58763_4968
    SLICE_X36Y24.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      5.898ns (1.878ns logic, 4.020ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_3 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.824ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.451 - 0.481)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_3 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.DQ      Tcko                  0.447   Inst_camctlB/rstCnt<3>
                                                       Inst_camctlB/rstCnt_3
    SLICE_X37Y37.B4      net (fanout=3)        0.549   Inst_camctlB/rstCnt<3>
    SLICE_X37Y37.B       Tilo                  0.259   lut10696_4962
                                                       lut10696_4962
    SLICE_X39Y39.B1      net (fanout=2)        0.795   lut10696_4962
    SLICE_X39Y39.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X39Y39.A5      net (fanout=1)        0.187   lut10697_4963
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.B2      net (fanout=2)        0.900   lut10699_4965
    SLICE_X39Y36.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X39Y36.C4      net (fanout=1)        0.295   lut10700_4966
    SLICE_X39Y36.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X36Y24.DX      net (fanout=1)        1.220   ][58763_4968
    SLICE_X36Y24.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      5.824ns (1.878ns logic, 3.946ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_16 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.825ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.451 - 0.473)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_16 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y40.AQ      Tcko                  0.447   Inst_camctlB/rstCnt<19>
                                                       Inst_camctlB/rstCnt_16
    SLICE_X37Y37.B6      net (fanout=3)        0.550   Inst_camctlB/rstCnt<16>
    SLICE_X37Y37.B       Tilo                  0.259   lut10696_4962
                                                       lut10696_4962
    SLICE_X39Y39.B1      net (fanout=2)        0.795   lut10696_4962
    SLICE_X39Y39.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X39Y39.A5      net (fanout=1)        0.187   lut10697_4963
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.B2      net (fanout=2)        0.900   lut10699_4965
    SLICE_X39Y36.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X39Y36.C4      net (fanout=1)        0.295   lut10700_4966
    SLICE_X39Y36.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X36Y24.DX      net (fanout=1)        1.220   ][58763_4968
    SLICE_X36Y24.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      5.825ns (1.878ns logic, 3.947ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_11 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.796ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.451 - 0.475)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_11 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y38.DQ      Tcko                  0.447   Inst_camctlB/rstCnt<11>
                                                       Inst_camctlB/rstCnt_11
    SLICE_X37Y37.B3      net (fanout=3)        0.521   Inst_camctlB/rstCnt<11>
    SLICE_X37Y37.B       Tilo                  0.259   lut10696_4962
                                                       lut10696_4962
    SLICE_X39Y39.B1      net (fanout=2)        0.795   lut10696_4962
    SLICE_X39Y39.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X39Y39.A5      net (fanout=1)        0.187   lut10697_4963
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.B2      net (fanout=2)        0.900   lut10699_4965
    SLICE_X39Y36.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X39Y36.C4      net (fanout=1)        0.295   lut10700_4966
    SLICE_X39Y36.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X36Y24.DX      net (fanout=1)        1.220   ][58763_4968
    SLICE_X36Y24.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      5.796ns (1.878ns logic, 3.918ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_2 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.263ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.451 - 0.481)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_2 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.CQ      Tcko                  0.447   Inst_camctlB/rstCnt<3>
                                                       Inst_camctlB/rstCnt_2
    SLICE_X39Y39.B2      net (fanout=4)        1.042   Inst_camctlB/rstCnt<2>
    SLICE_X39Y39.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X39Y39.A5      net (fanout=1)        0.187   lut10697_4963
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.B2      net (fanout=2)        0.900   lut10699_4965
    SLICE_X39Y36.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X39Y36.C4      net (fanout=1)        0.295   lut10700_4966
    SLICE_X39Y36.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X36Y24.DX      net (fanout=1)        1.220   ][58763_4968
    SLICE_X36Y24.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      5.263ns (1.619ns logic, 3.644ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_8 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.766ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.451 - 0.475)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_8 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y38.AQ      Tcko                  0.447   Inst_camctlB/rstCnt<11>
                                                       Inst_camctlB/rstCnt_8
    SLICE_X39Y39.B3      net (fanout=4)        0.545   Inst_camctlB/rstCnt<8>
    SLICE_X39Y39.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X39Y39.A5      net (fanout=1)        0.187   lut10697_4963
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.B2      net (fanout=2)        0.900   lut10699_4965
    SLICE_X39Y36.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X39Y36.C4      net (fanout=1)        0.295   lut10700_4966
    SLICE_X39Y36.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X36Y24.DX      net (fanout=1)        1.220   ][58763_4968
    SLICE_X36Y24.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      4.766ns (1.619ns logic, 3.147ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_12 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.725ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.451 - 0.473)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_12 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y39.AQ      Tcko                  0.447   Inst_camctlB/rstCnt<15>
                                                       Inst_camctlB/rstCnt_12
    SLICE_X39Y39.B4      net (fanout=4)        0.504   Inst_camctlB/rstCnt<12>
    SLICE_X39Y39.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X39Y39.A5      net (fanout=1)        0.187   lut10697_4963
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.B2      net (fanout=2)        0.900   lut10699_4965
    SLICE_X39Y36.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X39Y36.C4      net (fanout=1)        0.295   lut10700_4966
    SLICE_X39Y36.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X36Y24.DX      net (fanout=1)        1.220   ][58763_4968
    SLICE_X36Y24.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      4.725ns (1.619ns logic, 3.106ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_6 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.617ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.451 - 0.478)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_6 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y37.CQ      Tcko                  0.447   Inst_camctlB/rstCnt<7>
                                                       Inst_camctlB/rstCnt_6
    SLICE_X39Y39.B5      net (fanout=5)        0.396   Inst_camctlB/rstCnt<6>
    SLICE_X39Y39.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X39Y39.A5      net (fanout=1)        0.187   lut10697_4963
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.B2      net (fanout=2)        0.900   lut10699_4965
    SLICE_X39Y36.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X39Y36.C4      net (fanout=1)        0.295   lut10700_4966
    SLICE_X39Y36.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X36Y24.DX      net (fanout=1)        1.220   ][58763_4968
    SLICE_X36Y24.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      4.617ns (1.619ns logic, 2.998ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_20 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.572ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.451 - 0.475)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_20 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y41.AQ      Tcko                  0.447   Inst_camctlB/Mcompar_rstCnt[21]_PWR_182_o_LessThan_5_o_cy<4>_rt_1
                                                       Inst_camctlB/rstCnt_20
    SLICE_X39Y39.B6      net (fanout=4)        0.351   Inst_camctlB/rstCnt<20>
    SLICE_X39Y39.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X39Y39.A5      net (fanout=1)        0.187   lut10697_4963
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.B2      net (fanout=2)        0.900   lut10699_4965
    SLICE_X39Y36.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X39Y36.C4      net (fanout=1)        0.295   lut10700_4966
    SLICE_X39Y36.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X36Y24.DX      net (fanout=1)        1.220   ][58763_4968
    SLICE_X36Y24.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      4.572ns (1.619ns logic, 2.953ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_21 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.435ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.451 - 0.475)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_21 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y41.BQ      Tcko                  0.447   Inst_camctlB/Mcompar_rstCnt[21]_PWR_182_o_LessThan_5_o_cy<4>_rt_1
                                                       Inst_camctlB/rstCnt_21
    SLICE_X39Y39.A1      net (fanout=4)        0.660   Inst_camctlB/Mcompar_rstCnt[21]_PWR_182_o_LessThan_5_o_cy<4>_rt_1
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.B2      net (fanout=2)        0.900   lut10699_4965
    SLICE_X39Y36.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X39Y36.C4      net (fanout=1)        0.295   lut10700_4966
    SLICE_X39Y36.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X36Y24.DX      net (fanout=1)        1.220   ][58763_4968
    SLICE_X36Y24.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      4.435ns (1.360ns logic, 3.075ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_10 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.396ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.451 - 0.475)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_10 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y38.CQ      Tcko                  0.447   Inst_camctlB/rstCnt<11>
                                                       Inst_camctlB/rstCnt_10
    SLICE_X39Y39.A2      net (fanout=6)        0.621   Inst_camctlB/rstCnt<10>
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.B2      net (fanout=2)        0.900   lut10699_4965
    SLICE_X39Y36.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X39Y36.C4      net (fanout=1)        0.295   lut10700_4966
    SLICE_X39Y36.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X36Y24.DX      net (fanout=1)        1.220   ][58763_4968
    SLICE_X36Y24.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      4.396ns (1.360ns logic, 3.036ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_18 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.251ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.451 - 0.473)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_18 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y40.CQ      Tcko                  0.447   Inst_camctlB/rstCnt<19>
                                                       Inst_camctlB/rstCnt_18
    SLICE_X39Y39.A4      net (fanout=4)        0.476   Inst_camctlB/rstCnt<18>
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.B2      net (fanout=2)        0.900   lut10699_4965
    SLICE_X39Y36.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X39Y36.C4      net (fanout=1)        0.295   lut10700_4966
    SLICE_X39Y36.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X36Y24.DX      net (fanout=1)        1.220   ][58763_4968
    SLICE_X36Y24.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      4.251ns (1.360ns logic, 2.891ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_4 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.098ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.451 - 0.478)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_4 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y37.AQ      Tcko                  0.447   Inst_camctlB/rstCnt<7>
                                                       Inst_camctlB/rstCnt_4
    SLICE_X39Y39.A6      net (fanout=4)        0.323   Inst_camctlB/rstCnt<4>
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.B2      net (fanout=2)        0.900   lut10699_4965
    SLICE_X39Y36.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X39Y36.C4      net (fanout=1)        0.295   lut10700_4966
    SLICE_X39Y36.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X36Y24.DX      net (fanout=1)        1.220   ][58763_4968
    SLICE_X36Y24.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      4.098ns (1.360ns logic, 2.738ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_13 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.723ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.451 - 0.473)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_13 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y39.BQ      Tcko                  0.447   Inst_camctlB/rstCnt<15>
                                                       Inst_camctlB/rstCnt_13
    SLICE_X39Y36.B1      net (fanout=6)        1.107   Inst_camctlB/rstCnt<13>
    SLICE_X39Y36.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X39Y36.C4      net (fanout=1)        0.295   lut10700_4966
    SLICE_X39Y36.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X36Y24.DX      net (fanout=1)        1.220   ][58763_4968
    SLICE_X36Y24.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      3.723ns (1.101ns logic, 2.622ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_LocalRst/RstQ_4 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.643ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.451 - 0.473)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_LocalRst/RstQ_4 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y40.BQ      Tcko                  0.447   Inst_camctlA/Inst_LocalRst/RstQ_3
                                                       Inst_camctlB/Inst_LocalRst/RstQ_4
    SLICE_X39Y36.C3      net (fanout=9)        1.581   Inst_camctlB/Inst_LocalRst/RstQ_4
    SLICE_X39Y36.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X36Y24.DX      net (fanout=1)        1.220   ][58763_4968
    SLICE_X36Y24.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      3.643ns (0.842ns logic, 2.801ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_9 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.312ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.451 - 0.475)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_9 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y38.BQ      Tcko                  0.447   Inst_camctlB/rstCnt<11>
                                                       Inst_camctlB/rstCnt_9
    SLICE_X39Y36.B4      net (fanout=5)        0.696   Inst_camctlB/rstCnt<9>
    SLICE_X39Y36.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X39Y36.C4      net (fanout=1)        0.295   lut10700_4966
    SLICE_X39Y36.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X36Y24.DX      net (fanout=1)        1.220   ][58763_4968
    SLICE_X36Y24.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      3.312ns (1.101ns logic, 2.211ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_14 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.277ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.451 - 0.473)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_14 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y39.CQ      Tcko                  0.447   Inst_camctlB/rstCnt<15>
                                                       Inst_camctlB/rstCnt_14
    SLICE_X39Y36.B3      net (fanout=5)        0.661   Inst_camctlB/rstCnt<14>
    SLICE_X39Y36.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X39Y36.C4      net (fanout=1)        0.295   lut10700_4966
    SLICE_X39Y36.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X36Y24.DX      net (fanout=1)        1.220   ][58763_4968
    SLICE_X36Y24.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      3.277ns (1.101ns logic, 2.176ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/intRst (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.265ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/intRst to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y24.DQ      Tcko                  0.408   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    SLICE_X39Y36.C5      net (fanout=15)       1.242   Inst_camctlB/intRst
    SLICE_X39Y36.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X36Y24.DX      net (fanout=1)        1.220   ][58763_4968
    SLICE_X36Y24.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      3.265ns (0.803ns logic, 2.462ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_5 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.989ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.451 - 0.478)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_5 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y37.BQ      Tcko                  0.447   Inst_camctlB/rstCnt<7>
                                                       Inst_camctlB/rstCnt_5
    SLICE_X39Y36.B5      net (fanout=5)        0.373   Inst_camctlB/rstCnt<5>
    SLICE_X39Y36.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X39Y36.C4      net (fanout=1)        0.295   lut10700_4966
    SLICE_X39Y36.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X36Y24.DX      net (fanout=1)        1.220   ][58763_4968
    SLICE_X36Y24.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      2.989ns (1.101ns logic, 1.888ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_7 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.916ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.451 - 0.478)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_7 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y37.DQ      Tcko                  0.447   Inst_camctlB/rstCnt<7>
                                                       Inst_camctlB/rstCnt_7
    SLICE_X39Y36.B6      net (fanout=5)        0.300   Inst_camctlB/rstCnt<7>
    SLICE_X39Y36.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X39Y36.C4      net (fanout=1)        0.295   lut10700_4966
    SLICE_X39Y36.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X36Y24.DX      net (fanout=1)        1.220   ][58763_4968
    SLICE_X36Y24.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      2.916ns (1.101ns logic, 1.815ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/VDDEN_O (SLICE_X39Y36.C1), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     30.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_15 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      10.174ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.150 - 0.151)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_15 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y39.DQ      Tcko                  0.447   Inst_camctlB/rstCnt<15>
                                                       Inst_camctlB/rstCnt_15
    SLICE_X41Y80.A1      net (fanout=4)        3.468   Inst_camctlB/rstCnt<15>
    SLICE_X41Y80.A       Tilo                  0.259   hijacker1/OM1/FilterL[2].MACpV/productArr_rounded<83>
                                                       lut10698_4964
    SLICE_X39Y39.A3      net (fanout=1)        3.511   lut10698_4964
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.A1      net (fanout=2)        0.793   lut10699_4965
    SLICE_X39Y36.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X39Y36.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X39Y36.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                     10.174ns (1.451ns logic, 8.723ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_19 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      10.033ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.240 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_19 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y40.DQ      Tcko                  0.447   Inst_camctlB/rstCnt<19>
                                                       Inst_camctlB/rstCnt_19
    SLICE_X41Y80.A4      net (fanout=4)        3.327   Inst_camctlB/rstCnt<19>
    SLICE_X41Y80.A       Tilo                  0.259   hijacker1/OM1/FilterL[2].MACpV/productArr_rounded<83>
                                                       lut10698_4964
    SLICE_X39Y39.A3      net (fanout=1)        3.511   lut10698_4964
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.A1      net (fanout=2)        0.793   lut10699_4965
    SLICE_X39Y36.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X39Y36.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X39Y36.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                     10.033ns (1.451ns logic, 8.582ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_1 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.264ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.150 - 0.159)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_1 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.BQ      Tcko                  0.447   Inst_camctlB/rstCnt<3>
                                                       Inst_camctlB/rstCnt_1
    SLICE_X37Y37.B2      net (fanout=3)        0.828   Inst_camctlB/rstCnt<1>
    SLICE_X37Y37.B       Tilo                  0.259   lut10696_4962
                                                       lut10696_4962
    SLICE_X39Y39.B1      net (fanout=2)        0.795   lut10696_4962
    SLICE_X39Y39.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X39Y39.A5      net (fanout=1)        0.187   lut10697_4963
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.A1      net (fanout=2)        0.793   lut10699_4965
    SLICE_X39Y36.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X39Y36.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X39Y36.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      5.264ns (1.710ns logic, 3.554ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_0 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.073ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.150 - 0.159)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_0 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.AQ      Tcko                  0.447   Inst_camctlB/rstCnt<3>
                                                       Inst_camctlB/rstCnt_0
    SLICE_X37Y37.B1      net (fanout=2)        0.637   Inst_camctlB/rstCnt<0>
    SLICE_X37Y37.B       Tilo                  0.259   lut10696_4962
                                                       lut10696_4962
    SLICE_X39Y39.B1      net (fanout=2)        0.795   lut10696_4962
    SLICE_X39Y39.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X39Y39.A5      net (fanout=1)        0.187   lut10697_4963
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.A1      net (fanout=2)        0.793   lut10699_4965
    SLICE_X39Y36.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X39Y36.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X39Y36.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      5.073ns (1.710ns logic, 3.363ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_17 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.059ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.240 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_17 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y40.BQ      Tcko                  0.447   Inst_camctlB/rstCnt<19>
                                                       Inst_camctlB/rstCnt_17
    SLICE_X37Y37.B5      net (fanout=3)        0.623   Inst_camctlB/rstCnt<17>
    SLICE_X37Y37.B       Tilo                  0.259   lut10696_4962
                                                       lut10696_4962
    SLICE_X39Y39.B1      net (fanout=2)        0.795   lut10696_4962
    SLICE_X39Y39.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X39Y39.A5      net (fanout=1)        0.187   lut10697_4963
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.A1      net (fanout=2)        0.793   lut10699_4965
    SLICE_X39Y36.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X39Y36.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X39Y36.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      5.059ns (1.710ns logic, 3.349ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_3 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.985ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.150 - 0.159)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_3 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.DQ      Tcko                  0.447   Inst_camctlB/rstCnt<3>
                                                       Inst_camctlB/rstCnt_3
    SLICE_X37Y37.B4      net (fanout=3)        0.549   Inst_camctlB/rstCnt<3>
    SLICE_X37Y37.B       Tilo                  0.259   lut10696_4962
                                                       lut10696_4962
    SLICE_X39Y39.B1      net (fanout=2)        0.795   lut10696_4962
    SLICE_X39Y39.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X39Y39.A5      net (fanout=1)        0.187   lut10697_4963
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.A1      net (fanout=2)        0.793   lut10699_4965
    SLICE_X39Y36.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X39Y36.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X39Y36.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      4.985ns (1.710ns logic, 3.275ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_16 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.986ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.240 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_16 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y40.AQ      Tcko                  0.447   Inst_camctlB/rstCnt<19>
                                                       Inst_camctlB/rstCnt_16
    SLICE_X37Y37.B6      net (fanout=3)        0.550   Inst_camctlB/rstCnt<16>
    SLICE_X37Y37.B       Tilo                  0.259   lut10696_4962
                                                       lut10696_4962
    SLICE_X39Y39.B1      net (fanout=2)        0.795   lut10696_4962
    SLICE_X39Y39.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X39Y39.A5      net (fanout=1)        0.187   lut10697_4963
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.A1      net (fanout=2)        0.793   lut10699_4965
    SLICE_X39Y36.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X39Y36.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X39Y36.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      4.986ns (1.710ns logic, 3.276ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_11 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.957ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.150 - 0.153)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_11 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y38.DQ      Tcko                  0.447   Inst_camctlB/rstCnt<11>
                                                       Inst_camctlB/rstCnt_11
    SLICE_X37Y37.B3      net (fanout=3)        0.521   Inst_camctlB/rstCnt<11>
    SLICE_X37Y37.B       Tilo                  0.259   lut10696_4962
                                                       lut10696_4962
    SLICE_X39Y39.B1      net (fanout=2)        0.795   lut10696_4962
    SLICE_X39Y39.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X39Y39.A5      net (fanout=1)        0.187   lut10697_4963
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.A1      net (fanout=2)        0.793   lut10699_4965
    SLICE_X39Y36.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X39Y36.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X39Y36.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      4.957ns (1.710ns logic, 3.247ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_2 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.424ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.150 - 0.159)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_2 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.CQ      Tcko                  0.447   Inst_camctlB/rstCnt<3>
                                                       Inst_camctlB/rstCnt_2
    SLICE_X39Y39.B2      net (fanout=4)        1.042   Inst_camctlB/rstCnt<2>
    SLICE_X39Y39.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X39Y39.A5      net (fanout=1)        0.187   lut10697_4963
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.A1      net (fanout=2)        0.793   lut10699_4965
    SLICE_X39Y36.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X39Y36.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X39Y36.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      4.424ns (1.451ns logic, 2.973ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_8 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.927ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.150 - 0.153)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_8 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y38.AQ      Tcko                  0.447   Inst_camctlB/rstCnt<11>
                                                       Inst_camctlB/rstCnt_8
    SLICE_X39Y39.B3      net (fanout=4)        0.545   Inst_camctlB/rstCnt<8>
    SLICE_X39Y39.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X39Y39.A5      net (fanout=1)        0.187   lut10697_4963
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.A1      net (fanout=2)        0.793   lut10699_4965
    SLICE_X39Y36.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X39Y36.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X39Y36.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      3.927ns (1.451ns logic, 2.476ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_12 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.886ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.150 - 0.151)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_12 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y39.AQ      Tcko                  0.447   Inst_camctlB/rstCnt<15>
                                                       Inst_camctlB/rstCnt_12
    SLICE_X39Y39.B4      net (fanout=4)        0.504   Inst_camctlB/rstCnt<12>
    SLICE_X39Y39.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X39Y39.A5      net (fanout=1)        0.187   lut10697_4963
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.A1      net (fanout=2)        0.793   lut10699_4965
    SLICE_X39Y36.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X39Y36.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X39Y36.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      3.886ns (1.451ns logic, 2.435ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_6 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.778ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.150 - 0.156)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_6 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y37.CQ      Tcko                  0.447   Inst_camctlB/rstCnt<7>
                                                       Inst_camctlB/rstCnt_6
    SLICE_X39Y39.B5      net (fanout=5)        0.396   Inst_camctlB/rstCnt<6>
    SLICE_X39Y39.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X39Y39.A5      net (fanout=1)        0.187   lut10697_4963
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.A1      net (fanout=2)        0.793   lut10699_4965
    SLICE_X39Y36.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X39Y36.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X39Y36.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      3.778ns (1.451ns logic, 2.327ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_20 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.733ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.240 - 0.248)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_20 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y41.AQ      Tcko                  0.447   Inst_camctlB/Mcompar_rstCnt[21]_PWR_182_o_LessThan_5_o_cy<4>_rt_1
                                                       Inst_camctlB/rstCnt_20
    SLICE_X39Y39.B6      net (fanout=4)        0.351   Inst_camctlB/rstCnt<20>
    SLICE_X39Y39.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X39Y39.A5      net (fanout=1)        0.187   lut10697_4963
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.A1      net (fanout=2)        0.793   lut10699_4965
    SLICE_X39Y36.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X39Y36.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X39Y36.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      3.733ns (1.451ns logic, 2.282ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_21 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.596ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.240 - 0.248)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_21 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y41.BQ      Tcko                  0.447   Inst_camctlB/Mcompar_rstCnt[21]_PWR_182_o_LessThan_5_o_cy<4>_rt_1
                                                       Inst_camctlB/rstCnt_21
    SLICE_X39Y39.A1      net (fanout=4)        0.660   Inst_camctlB/Mcompar_rstCnt[21]_PWR_182_o_LessThan_5_o_cy<4>_rt_1
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.A1      net (fanout=2)        0.793   lut10699_4965
    SLICE_X39Y36.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X39Y36.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X39Y36.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      3.596ns (1.192ns logic, 2.404ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_10 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.557ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.150 - 0.153)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_10 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y38.CQ      Tcko                  0.447   Inst_camctlB/rstCnt<11>
                                                       Inst_camctlB/rstCnt_10
    SLICE_X39Y39.A2      net (fanout=6)        0.621   Inst_camctlB/rstCnt<10>
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.A1      net (fanout=2)        0.793   lut10699_4965
    SLICE_X39Y36.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X39Y36.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X39Y36.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      3.557ns (1.192ns logic, 2.365ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_18 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.412ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.240 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_18 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y40.CQ      Tcko                  0.447   Inst_camctlB/rstCnt<19>
                                                       Inst_camctlB/rstCnt_18
    SLICE_X39Y39.A4      net (fanout=4)        0.476   Inst_camctlB/rstCnt<18>
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.A1      net (fanout=2)        0.793   lut10699_4965
    SLICE_X39Y36.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X39Y36.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X39Y36.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      3.412ns (1.192ns logic, 2.220ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_4 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.259ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.150 - 0.156)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_4 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y37.AQ      Tcko                  0.447   Inst_camctlB/rstCnt<7>
                                                       Inst_camctlB/rstCnt_4
    SLICE_X39Y39.A6      net (fanout=4)        0.323   Inst_camctlB/rstCnt<4>
    SLICE_X39Y39.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X39Y36.A1      net (fanout=2)        0.793   lut10699_4965
    SLICE_X39Y36.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X39Y36.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X39Y36.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      3.259ns (1.192ns logic, 2.067ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_9 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.690ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.150 - 0.153)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_9 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y38.BQ      Tcko                  0.447   Inst_camctlB/rstCnt<11>
                                                       Inst_camctlB/rstCnt_9
    SLICE_X39Y36.A2      net (fanout=5)        0.806   Inst_camctlB/rstCnt<9>
    SLICE_X39Y36.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X39Y36.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X39Y36.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      2.690ns (0.933ns logic, 1.757ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_13 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.611ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.150 - 0.151)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_13 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y39.BQ      Tcko                  0.447   Inst_camctlB/rstCnt<15>
                                                       Inst_camctlB/rstCnt_13
    SLICE_X39Y36.A6      net (fanout=6)        0.727   Inst_camctlB/rstCnt<13>
    SLICE_X39Y36.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X39Y36.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X39Y36.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      2.611ns (0.933ns logic, 1.678ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_5 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.524ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.150 - 0.156)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_5 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y37.BQ      Tcko                  0.447   Inst_camctlB/rstCnt<7>
                                                       Inst_camctlB/rstCnt_5
    SLICE_X39Y36.A3      net (fanout=5)        0.640   Inst_camctlB/rstCnt<5>
    SLICE_X39Y36.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X39Y36.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X39Y36.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      2.524ns (0.933ns logic, 1.591ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_14 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.524ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.150 - 0.151)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_14 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y39.CQ      Tcko                  0.447   Inst_camctlB/rstCnt<15>
                                                       Inst_camctlB/rstCnt_14
    SLICE_X39Y36.A4      net (fanout=5)        0.640   Inst_camctlB/rstCnt<14>
    SLICE_X39Y36.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X39Y36.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X39Y36.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      2.524ns (0.933ns logic, 1.591ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_7 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.253ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.150 - 0.156)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_7 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y37.DQ      Tcko                  0.447   Inst_camctlB/rstCnt<7>
                                                       Inst_camctlB/rstCnt_7
    SLICE_X39Y36.A5      net (fanout=5)        0.369   Inst_camctlB/rstCnt<7>
    SLICE_X39Y36.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X39Y36.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X39Y36.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      2.253ns (0.933ns logic, 1.320ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (SLICE_X25Y9.C4), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.124ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.503 - 0.485)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y19.CMUX    Tshcko                0.455   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_0
    SLICE_X22Y14.D1      net (fanout=22)       2.131   Inst_camctlB/initA<0>
    SLICE_X22Y14.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X27Y9.B3       net (fanout=5)        1.118   Inst_camctlB/_n0130<32>
    SLICE_X27Y9.B        Tilo                  0.259   hijacker1/OM1/FilterL[4].HerizontalBuff<47>
                                                       lut8892_4218
    SLICE_X27Y15.D3      net (fanout=3)        1.478   lut8892_4218
    SLICE_X27Y15.D       Tilo                  0.259   Inst_camctlB/initFb<7>
                                                       lut8924_4244
    SLICE_X25Y9.C4       net (fanout=1)        0.899   lut8924_4244
    SLICE_X25Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8927_4247
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.124ns (1.498ns logic, 5.626ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.019ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.503 - 0.485)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y19.BQ      Tcko                  0.408   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_2
    SLICE_X22Y14.D3      net (fanout=22)       2.073   Inst_camctlB/initA<2>
    SLICE_X22Y14.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X27Y9.B3       net (fanout=5)        1.118   Inst_camctlB/_n0130<32>
    SLICE_X27Y9.B        Tilo                  0.259   hijacker1/OM1/FilterL[4].HerizontalBuff<47>
                                                       lut8892_4218
    SLICE_X27Y15.D3      net (fanout=3)        1.478   lut8892_4218
    SLICE_X27Y15.D       Tilo                  0.259   Inst_camctlB/initFb<7>
                                                       lut8924_4244
    SLICE_X25Y9.C4       net (fanout=1)        0.899   lut8924_4244
    SLICE_X25Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8927_4247
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.019ns (1.451ns logic, 5.568ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.750ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.503 - 0.485)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y19.DMUX    Tshcko                0.455   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_1
    SLICE_X22Y14.D2      net (fanout=22)       1.757   Inst_camctlB/initA<1>
    SLICE_X22Y14.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X27Y9.B3       net (fanout=5)        1.118   Inst_camctlB/_n0130<32>
    SLICE_X27Y9.B        Tilo                  0.259   hijacker1/OM1/FilterL[4].HerizontalBuff<47>
                                                       lut8892_4218
    SLICE_X27Y15.D3      net (fanout=3)        1.478   lut8892_4218
    SLICE_X27Y15.D       Tilo                  0.259   Inst_camctlB/initFb<7>
                                                       lut8924_4244
    SLICE_X25Y9.C4       net (fanout=1)        0.899   lut8924_4244
    SLICE_X25Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8927_4247
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.750ns (1.498ns logic, 5.252ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.700ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.503 - 0.485)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_4 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y19.DQ      Tcko                  0.408   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_4
    SLICE_X22Y14.D5      net (fanout=20)       1.754   Inst_camctlB/initA<4>
    SLICE_X22Y14.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X27Y9.B3       net (fanout=5)        1.118   Inst_camctlB/_n0130<32>
    SLICE_X27Y9.B        Tilo                  0.259   hijacker1/OM1/FilterL[4].HerizontalBuff<47>
                                                       lut8892_4218
    SLICE_X27Y15.D3      net (fanout=3)        1.478   lut8892_4218
    SLICE_X27Y15.D       Tilo                  0.259   Inst_camctlB/initFb<7>
                                                       lut8924_4244
    SLICE_X25Y9.C4       net (fanout=1)        0.899   lut8924_4244
    SLICE_X25Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8927_4247
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.700ns (1.451ns logic, 5.249ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.667ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.503 - 0.485)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y19.CQ      Tcko                  0.408   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_3
    SLICE_X22Y14.D4      net (fanout=21)       1.721   Inst_camctlB/initA<3>
    SLICE_X22Y14.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X27Y9.B3       net (fanout=5)        1.118   Inst_camctlB/_n0130<32>
    SLICE_X27Y9.B        Tilo                  0.259   hijacker1/OM1/FilterL[4].HerizontalBuff<47>
                                                       lut8892_4218
    SLICE_X27Y15.D3      net (fanout=3)        1.478   lut8892_4218
    SLICE_X27Y15.D       Tilo                  0.259   Inst_camctlB/initFb<7>
                                                       lut8924_4244
    SLICE_X25Y9.C4       net (fanout=1)        0.899   lut8924_4244
    SLICE_X25Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8927_4247
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.667ns (1.451ns logic, 5.216ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Mram_CamInitRAM33 (RAM)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.202ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.235 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Mram_CamInitRAM33 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y14.D       Tshcko                0.867   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X27Y9.B3       net (fanout=5)        1.118   Inst_camctlB/_n0130<32>
    SLICE_X27Y9.B        Tilo                  0.259   hijacker1/OM1/FilterL[4].HerizontalBuff<47>
                                                       lut8892_4218
    SLICE_X27Y15.D3      net (fanout=3)        1.478   lut8892_4218
    SLICE_X27Y15.D       Tilo                  0.259   Inst_camctlB/initFb<7>
                                                       lut8924_4244
    SLICE_X25Y9.C4       net (fanout=1)        0.899   lut8924_4244
    SLICE_X25Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8927_4247
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.202ns (1.707ns logic, 3.495ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.185ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.503 - 0.507)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y17.DQ      Tcko                  0.391   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd3
    SLICE_X27Y9.B5       net (fanout=34)       1.577   Inst_camctlB/state_FSM_FFd3
    SLICE_X27Y9.B        Tilo                  0.259   hijacker1/OM1/FilterL[4].HerizontalBuff<47>
                                                       lut8892_4218
    SLICE_X27Y15.D3      net (fanout=3)        1.478   lut8892_4218
    SLICE_X27Y15.D       Tilo                  0.259   Inst_camctlB/initFb<7>
                                                       lut8924_4244
    SLICE_X25Y9.C4       net (fanout=1)        0.899   lut8924_4244
    SLICE_X25Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8927_4247
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.185ns (1.231ns logic, 3.954ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.081ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.503 - 0.507)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y17.CQ      Tcko                  0.391   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd2
    SLICE_X27Y9.B6       net (fanout=34)       1.473   Inst_camctlB/state_FSM_FFd2
    SLICE_X27Y9.B        Tilo                  0.259   hijacker1/OM1/FilterL[4].HerizontalBuff<47>
                                                       lut8892_4218
    SLICE_X27Y15.D3      net (fanout=3)        1.478   lut8892_4218
    SLICE_X27Y15.D       Tilo                  0.259   Inst_camctlB/initFb<7>
                                                       lut8924_4244
    SLICE_X25Y9.C4       net (fanout=1)        0.899   lut8924_4244
    SLICE_X25Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8927_4247
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.081ns (1.231ns logic, 3.850ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/addrNData (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.028ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/addrNData to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y5.AMUX     Tshcko                0.461   lut8950_4261
                                                       Inst_camctlB/Inst_TWICtl/addrNData
    SLICE_X27Y9.B2       net (fanout=6)        1.350   Inst_camctlB/Inst_TWICtl/addrNData
    SLICE_X27Y9.B        Tilo                  0.259   hijacker1/OM1/FilterL[4].HerizontalBuff<47>
                                                       lut8892_4218
    SLICE_X27Y15.D3      net (fanout=3)        1.478   lut8892_4218
    SLICE_X27Y15.D       Tilo                  0.259   Inst_camctlB/initFb<7>
                                                       lut8924_4244
    SLICE_X25Y9.C4       net (fanout=1)        0.899   lut8924_4244
    SLICE_X25Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8927_4247
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.028ns (1.301ns logic, 3.727ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/currAddr_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.527ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.235 - 0.248)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/currAddr_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y9.DQ       Tcko                  0.408   Inst_camctlB/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlB/Inst_TWICtl/currAddr_0
    SLICE_X27Y9.B4       net (fanout=4)        0.902   Inst_camctlB/Inst_TWICtl/currAddr<0>
    SLICE_X27Y9.B        Tilo                  0.259   hijacker1/OM1/FilterL[4].HerizontalBuff<47>
                                                       lut8892_4218
    SLICE_X27Y15.D3      net (fanout=3)        1.478   lut8892_4218
    SLICE_X27Y15.D       Tilo                  0.259   Inst_camctlB/initFb<7>
                                                       lut8924_4244
    SLICE_X25Y9.C4       net (fanout=1)        0.899   lut8924_4244
    SLICE_X25Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8927_4247
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.527ns (1.248ns logic, 3.279ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.800ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y9.AQ       Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    SLICE_X27Y15.D4      net (fanout=30)       0.929   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    SLICE_X27Y15.D       Tilo                  0.259   Inst_camctlB/initFb<7>
                                                       lut8924_4244
    SLICE_X25Y9.C4       net (fanout=1)        0.899   lut8924_4244
    SLICE_X25Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8927_4247
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (0.972ns logic, 1.828ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.719ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y9.CQ       Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X27Y15.D5      net (fanout=29)       0.848   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X27Y15.D       Tilo                  0.259   Inst_camctlB/initFb<7>
                                                       lut8924_4244
    SLICE_X25Y9.C4       net (fanout=1)        0.899   lut8924_4244
    SLICE_X25Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8927_4247
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.719ns (0.972ns logic, 1.747ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.520ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.145 - 0.163)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dataByte_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y15.AQ      Tcko                  0.408   Inst_camctlB/initFb<2>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    SLICE_X27Y15.D2      net (fanout=8)        0.632   Inst_camctlB/initFb<0>
    SLICE_X27Y15.D       Tilo                  0.259   Inst_camctlB/initFb<7>
                                                       lut8924_4244
    SLICE_X25Y9.C4       net (fanout=1)        0.899   lut8924_4244
    SLICE_X25Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut8927_4247
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.520ns (0.989ns logic, 1.531ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM15 (SLICE_X44Y23.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/regData1_6 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM15 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/regData1_6 to Inst_camctlA/Mram_CamInitRAM15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y22.CQ      Tcko                  0.198   Inst_camctlA/initFb<15>
                                                       Inst_camctlA/regData1_6
    SLICE_X44Y23.AX      net (fanout=1)        0.216   Inst_camctlA/initFb<14>
    SLICE_X44Y23.CLK     Tdh         (-Th)     0.120   Inst_camctlA/_n0130<31>
                                                       Inst_camctlA/Mram_CamInitRAM15
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (0.078ns logic, 0.216ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM9 (SLICE_X26Y17.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.299ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlB/regData1_0 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM9 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.079 - 0.074)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlB/regData1_0 to Inst_camctlB/Mram_CamInitRAM9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y17.AQ      Tcko                  0.198   Inst_camctlB/initFb<11>
                                                       Inst_camctlB/regData1_0
    SLICE_X26Y17.AX      net (fanout=1)        0.226   Inst_camctlB/initFb<8>
    SLICE_X26Y17.CLK     Tdh         (-Th)     0.120   Inst_camctlB/_n0130<20>
                                                       Inst_camctlB/Mram_CamInitRAM9
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (0.078ns logic, 0.226ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM14 (SLICE_X26Y17.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlB/regData1_5 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM14 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.311ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.044 - 0.043)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlB/regData1_5 to Inst_camctlB/Mram_CamInitRAM14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y16.BQ      Tcko                  0.198   Inst_camctlB/initFb<15>
                                                       Inst_camctlB/regData1_5
    SLICE_X26Y17.BI      net (fanout=1)        0.113   Inst_camctlB/initFb<13>
    SLICE_X26Y17.CLK     Tdh         (-Th)     0.000   Inst_camctlB/_n0130<20>
                                                       Inst_camctlB/Mram_CamInitRAM14
    -------------------------------------------------  ---------------------------
    Total                                      0.311ns (0.198ns logic, 0.113ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X19Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X12Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlA/Inst_TWICtl/dSda/CLK0
  Logical resource: Inst_camctlA/Inst_TWICtl/dSda/CLK0
  Location pin: ILOGIC_X16Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlA/Inst_TWICtl/dScl/CLK0
  Logical resource: Inst_camctlA/Inst_TWICtl/dScl/CLK0
  Location pin: ILOGIC_X17Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlB/Inst_TWICtl/dSda/CLK0
  Logical resource: Inst_camctlB/Inst_TWICtl/dSda/CLK0
  Location pin: ILOGIC_X10Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlB/Inst_TWICtl/dScl/CLK0
  Logical resource: Inst_camctlB/Inst_TWICtl/dScl/CLK0
  Location pin: ILOGIC_X10Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM17/CLK
  Location pin: SLICE_X22Y14.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM18/CLK
  Location pin: SLICE_X22Y14.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM19/CLK
  Location pin: SLICE_X22Y14.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM27/CLK
  Location pin: SLICE_X22Y14.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM25/CLK
  Location pin: SLICE_X22Y14.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM26/CLK
  Location pin: SLICE_X22Y14.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM28/CLK
  Location pin: SLICE_X22Y14.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM33/CLK
  Location pin: SLICE_X22Y14.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM1/CLK
  Location pin: SLICE_X26Y16.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM4/CLK
  Location pin: SLICE_X26Y16.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM2/CLK
  Location pin: SLICE_X26Y16.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM3/CLK
  Location pin: SLICE_X26Y16.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM7/CLK
  Location pin: SLICE_X26Y16.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM5/CLK
  Location pin: SLICE_X26Y16.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM6/CLK
  Location pin: SLICE_X26Y16.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM8/CLK
  Location pin: SLICE_X26Y16.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM9/CLK
  Location pin: SLICE_X26Y17.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM10/CLK
  Location pin: SLICE_X26Y17.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM11/CLK
  Location pin: SLICE_X26Y17.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM14/CLK
  Location pin: SLICE_X26Y17.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM12/CLK
  Location pin: SLICE_X26Y17.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM13/CLK
  Location pin: SLICE_X26Y17.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM20/CLK
  Location pin: SLICE_X26Y17.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM21/CLK
  Location pin: SLICE_X26Y17.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<28>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM29/CLK
  Location pin: SLICE_X26Y24.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM15/CLK
  Location pin: SLICE_X38Y17.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM16/CLK
  Location pin: SLICE_X38Y17.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM22/CLK
  Location pin: SLICE_X38Y17.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM23/CLK
  Location pin: SLICE_X38Y17.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM24/CLK
  Location pin: SLICE_X38Y17.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM30/CLK
  Location pin: SLICE_X38Y17.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM31/CLK
  Location pin: SLICE_X38Y17.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM32/CLK
  Location pin: SLICE_X38Y17.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM1/CLK
  Location pin: SLICE_X44Y20.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM4/CLK
  Location pin: SLICE_X44Y20.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM2/CLK
  Location pin: SLICE_X44Y20.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM3/CLK
  Location pin: SLICE_X44Y20.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM7/CLK
  Location pin: SLICE_X44Y20.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM5/CLK
  Location pin: SLICE_X44Y20.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM6/CLK
  Location pin: SLICE_X44Y20.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM8/CLK
  Location pin: SLICE_X44Y20.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM9/CLK
  Location pin: SLICE_X44Y22.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM10/CLK
  Location pin: SLICE_X44Y22.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM11/CLK
  Location pin: SLICE_X44Y22.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM14/CLK
  Location pin: SLICE_X44Y22.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM12/CLK
  Location pin: SLICE_X44Y22.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM13/CLK
  Location pin: SLICE_X44Y22.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM20/CLK
  Location pin: SLICE_X44Y22.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM21/CLK
  Location pin: SLICE_X44Y22.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM15/CLK
  Location pin: SLICE_X44Y23.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM16/CLK
  Location pin: SLICE_X44Y23.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM22/CLK
  Location pin: SLICE_X44Y23.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM23/CLK
  Location pin: SLICE_X44Y23.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM24/CLK
  Location pin: SLICE_X44Y23.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM30/CLK
  Location pin: SLICE_X44Y23.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM31/CLK
  Location pin: SLICE_X44Y23.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM32/CLK
  Location pin: SLICE_X44Y23.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<28>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM29/CLK
  Location pin: SLICE_X48Y28.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM17/CLK
  Location pin: SLICE_X52Y20.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM18/CLK
  Location pin: SLICE_X52Y20.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM19/CLK
  Location pin: SLICE_X52Y20.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM27/CLK
  Location pin: SLICE_X52Y20.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM25/CLK
  Location pin: SLICE_X52Y20.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM26/CLK
  Location pin: SLICE_X52Y20.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM28/CLK
  Location pin: SLICE_X52Y20.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM33/CLK
  Location pin: SLICE_X52Y20.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<3>/CLK
  Logical resource: Inst_camctlB/waitCnt_0/CK
  Location pin: SLICE_X24Y18.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<3>/CLK
  Logical resource: Inst_camctlB/waitCnt_1/CK
  Location pin: SLICE_X24Y18.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<3>/CLK
  Logical resource: Inst_camctlB/waitCnt_2/CK
  Location pin: SLICE_X24Y18.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<3>/CLK
  Logical resource: Inst_camctlB/waitCnt_3/CK
  Location pin: SLICE_X24Y18.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<7>/CLK
  Logical resource: Inst_camctlB/waitCnt_4/CK
  Location pin: SLICE_X24Y19.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<7>/CLK
  Logical resource: Inst_camctlB/waitCnt_5/CK
  Location pin: SLICE_X24Y19.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<7>/CLK
  Logical resource: Inst_camctlB/waitCnt_6/CK
  Location pin: SLICE_X24Y19.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<7>/CLK
  Logical resource: Inst_camctlB/waitCnt_7/CK
  Location pin: SLICE_X24Y19.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<11>/CLK
  Logical resource: Inst_camctlB/waitCnt_8/CK
  Location pin: SLICE_X24Y20.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<11>/CLK
  Logical resource: Inst_camctlB/waitCnt_9/CK
  Location pin: SLICE_X24Y20.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<11>/CLK
  Logical resource: Inst_camctlB/waitCnt_10/CK
  Location pin: SLICE_X24Y20.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<11>/CLK
  Logical resource: Inst_camctlB/waitCnt_11/CK
  Location pin: SLICE_X24Y20.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<14>/CLK
  Logical resource: Inst_camctlB/waitCnt_12/CK
  Location pin: SLICE_X24Y21.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<14>/CLK
  Logical resource: Inst_camctlB/waitCnt_13/CK
  Location pin: SLICE_X24Y21.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<14>/CLK
  Logical resource: Inst_camctlB/waitCnt_14/CK
  Location pin: SLICE_X24Y21.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/Inst_TWICtl/currAddr<0>/CLK
  Logical resource: Inst_camctlB/Inst_TWICtl/currAddr_0/CK
  Location pin: SLICE_X20Y9.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/Inst_TWICtl/rSda/CLK
  Logical resource: Inst_camctlB/Inst_TWICtl/rSda/CK
  Location pin: SLICE_X24Y5.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/Inst_TWICtl/ddSda/CLK
  Logical resource: Inst_camctlB/Inst_TWICtl/ddSda/CK
  Location pin: SLICE_X24Y7.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/initFb<2>/CLK
  Logical resource: Inst_camctlB/Inst_TWICtl/dataByte_0/CK
  Location pin: SLICE_X24Y15.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/initFb<2>/CLK
  Logical resource: Inst_camctlB/Inst_TWICtl/dataByte_1/CK
  Location pin: SLICE_X24Y15.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/initFb<2>/CLK
  Logical resource: Inst_camctlB/Inst_TWICtl/dataByte_2/CK
  Location pin: SLICE_X24Y15.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/Inst_TWICtl/busState<0>/CLK
  Logical resource: Inst_camctlB/Inst_TWICtl/busState_0/CK
  Location pin: SLICE_X28Y9.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/Inst_TWICtl/state_FSM_FFd1/CLK
  Logical resource: Inst_camctlB/Inst_TWICtl/state_FSM_FFd2/CK
  Location pin: SLICE_X32Y5.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/Inst_TWICtl/state_FSM_FFd1/CLK
  Logical resource: Inst_camctlB/Inst_TWICtl/state_FSM_FFd1/CK
  Location pin: SLICE_X32Y5.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/initA<4>/CLK
  Logical resource: Inst_camctlB/initA_2/CK
  Location pin: SLICE_X32Y19.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/initA<4>/CLK
  Logical resource: Inst_camctlB/initA_0/CK
  Location pin: SLICE_X32Y19.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.670ns
  High pulse: 20.835ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_camctlB/initA<4>/SR
  Logical resource: Inst_camctlB/initA_0/SR
  Location pin: SLICE_X32Y19.SR
  Clock network: ][57232_3608
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP      
   "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169       
  ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X19Y0.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X12Y2.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 0.926ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------
Slack: 2.131ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.260ns
  Low pulse: 4.630ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 7.408ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 7.408ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: Inst_SysCon/intfb
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_recfg/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: Inst_SysCon/Inst_dcm_recfg/clkfx
--------------------------------------------------------------------------------
Slack: 43.370ns (max period limit - period)
  Period: 9.260ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 43.370ns (max period limit - period)
  Period: 9.260ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: Inst_SysCon/intfb
--------------------------------------------------------------------------------
Slack: 315.370ns (max period limit - period)
  Period: 4.630ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 319.074ns (max period limit - period)
  Period: 0.926ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x1"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3160 paths analyzed, 713 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.451ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (SLICE_X29Y67.D2), 125 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      7.326ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.597 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X31Y68.B2      net (fanout=15)       1.673   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X31Y68.B       Tilo                  0.259   lut9842_3473
                                                       lut9841_3472
    SLICE_X31Y68.C1      net (fanout=1)        0.580   lut9841_3472
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X29Y66.A3      net (fanout=11)       1.167   lut9842_3473
    SLICE_X29Y66.A       Tilo                  0.259   lut9836_3467
                                                       lut9901_3545
    SLICE_X29Y66.B6      net (fanout=1)        0.118   lut9901_3545
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      7.326ns (1.912ns logic, 5.414ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      7.170ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.597 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X31Y68.B2      net (fanout=15)       1.673   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X31Y68.B       Tilo                  0.259   lut9842_3473
                                                       lut9841_3472
    SLICE_X31Y68.C1      net (fanout=1)        0.580   lut9841_3472
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X26Y66.D6      net (fanout=11)       0.808   lut9842_3473
    SLICE_X26Y66.D       Tilo                  0.203   lut9899_3544
                                                       lut9899_3544
    SLICE_X29Y66.B5      net (fanout=1)        0.377   lut9899_3544
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      7.170ns (1.856ns logic, 5.314ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      7.141ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.597 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X31Y68.B3      net (fanout=15)       1.488   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X31Y68.B       Tilo                  0.259   lut9842_3473
                                                       lut9841_3472
    SLICE_X31Y68.C1      net (fanout=1)        0.580   lut9841_3472
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X29Y66.A3      net (fanout=11)       1.167   lut9842_3473
    SLICE_X29Y66.A       Tilo                  0.259   lut9836_3467
                                                       lut9901_3545
    SLICE_X29Y66.B6      net (fanout=1)        0.118   lut9901_3545
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      7.141ns (1.912ns logic, 5.229ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.985ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.597 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X31Y68.B3      net (fanout=15)       1.488   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X31Y68.B       Tilo                  0.259   lut9842_3473
                                                       lut9841_3472
    SLICE_X31Y68.C1      net (fanout=1)        0.580   lut9841_3472
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X26Y66.D6      net (fanout=11)       0.808   lut9842_3473
    SLICE_X26Y66.D       Tilo                  0.203   lut9899_3544
                                                       lut9899_3544
    SLICE_X29Y66.B5      net (fanout=1)        0.377   lut9899_3544
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      6.985ns (1.856ns logic, 5.129ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.851ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.597 - 0.623)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y52.CQ       Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2
    SLICE_X29Y66.D1      net (fanout=14)       3.055   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d<2>
    SLICE_X29Y66.DMUX    Tilo                  0.313   lut9836_3467
                                                       lut9846_3475
    SLICE_X29Y66.B3      net (fanout=2)        0.472   lut9846_3475
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      6.851ns (1.448ns logic, 5.403ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.824ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X31Y68.B4      net (fanout=8)        1.171   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X31Y68.B       Tilo                  0.259   lut9842_3473
                                                       lut9841_3472
    SLICE_X31Y68.C1      net (fanout=1)        0.580   lut9841_3472
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X29Y66.A3      net (fanout=11)       1.167   lut9842_3473
    SLICE_X29Y66.A       Tilo                  0.259   lut9836_3467
                                                       lut9901_3545
    SLICE_X29Y66.B6      net (fanout=1)        0.118   lut9901_3545
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      6.824ns (1.912ns logic, 4.912ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.769ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.597 - 0.623)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y52.CQ       Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2
    SLICE_X29Y66.D1      net (fanout=14)       3.055   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d<2>
    SLICE_X29Y66.D       Tilo                  0.259   lut9836_3467
                                                       lut9836_3467
    SLICE_X29Y66.B2      net (fanout=2)        0.444   lut9836_3467
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      6.769ns (1.394ns logic, 5.375ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.787ns (Levels of Logic = 6)
  Clock Path Skew:      0.004ns (0.505 - 0.501)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y70.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    SLICE_X31Y68.B1      net (fanout=5)        1.134   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
    SLICE_X31Y68.B       Tilo                  0.259   lut9842_3473
                                                       lut9841_3472
    SLICE_X31Y68.C1      net (fanout=1)        0.580   lut9841_3472
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X29Y66.A3      net (fanout=11)       1.167   lut9842_3473
    SLICE_X29Y66.A       Tilo                  0.259   lut9836_3467
                                                       lut9901_3545
    SLICE_X29Y66.B6      net (fanout=1)        0.118   lut9901_3545
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      6.787ns (1.912ns logic, 4.875ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.728ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X31Y68.B5      net (fanout=15)       1.075   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X31Y68.B       Tilo                  0.259   lut9842_3473
                                                       lut9841_3472
    SLICE_X31Y68.C1      net (fanout=1)        0.580   lut9841_3472
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X29Y66.A3      net (fanout=11)       1.167   lut9842_3473
    SLICE_X29Y66.A       Tilo                  0.259   lut9836_3467
                                                       lut9901_3545
    SLICE_X29Y66.B6      net (fanout=1)        0.118   lut9901_3545
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      6.728ns (1.912ns logic, 4.816ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.668ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X31Y68.B4      net (fanout=8)        1.171   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X31Y68.B       Tilo                  0.259   lut9842_3473
                                                       lut9841_3472
    SLICE_X31Y68.C1      net (fanout=1)        0.580   lut9841_3472
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X26Y66.D6      net (fanout=11)       0.808   lut9842_3473
    SLICE_X26Y66.D       Tilo                  0.203   lut9899_3544
                                                       lut9899_3544
    SLICE_X29Y66.B5      net (fanout=1)        0.377   lut9899_3544
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      6.668ns (1.856ns logic, 4.812ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.630ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X31Y68.B6      net (fanout=15)       0.977   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X31Y68.B       Tilo                  0.259   lut9842_3473
                                                       lut9841_3472
    SLICE_X31Y68.C1      net (fanout=1)        0.580   lut9841_3472
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X29Y66.A3      net (fanout=11)       1.167   lut9842_3473
    SLICE_X29Y66.A       Tilo                  0.259   lut9836_3467
                                                       lut9901_3545
    SLICE_X29Y66.B6      net (fanout=1)        0.118   lut9901_3545
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      6.630ns (1.912ns logic, 4.718ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.631ns (Levels of Logic = 6)
  Clock Path Skew:      0.004ns (0.505 - 0.501)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y70.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    SLICE_X31Y68.B1      net (fanout=5)        1.134   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
    SLICE_X31Y68.B       Tilo                  0.259   lut9842_3473
                                                       lut9841_3472
    SLICE_X31Y68.C1      net (fanout=1)        0.580   lut9841_3472
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X26Y66.D6      net (fanout=11)       0.808   lut9842_3473
    SLICE_X26Y66.D       Tilo                  0.203   lut9899_3544
                                                       lut9899_3544
    SLICE_X29Y66.B5      net (fanout=1)        0.377   lut9899_3544
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      6.631ns (1.856ns logic, 4.775ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.572ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X31Y68.B5      net (fanout=15)       1.075   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X31Y68.B       Tilo                  0.259   lut9842_3473
                                                       lut9841_3472
    SLICE_X31Y68.C1      net (fanout=1)        0.580   lut9841_3472
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X26Y66.D6      net (fanout=11)       0.808   lut9842_3473
    SLICE_X26Y66.D       Tilo                  0.203   lut9899_3544
                                                       lut9899_3544
    SLICE_X29Y66.B5      net (fanout=1)        0.377   lut9899_3544
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      6.572ns (1.856ns logic, 4.716ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.474ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X31Y68.B6      net (fanout=15)       0.977   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X31Y68.B       Tilo                  0.259   lut9842_3473
                                                       lut9841_3472
    SLICE_X31Y68.C1      net (fanout=1)        0.580   lut9841_3472
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X26Y66.D6      net (fanout=11)       0.808   lut9842_3473
    SLICE_X26Y66.D       Tilo                  0.203   lut9899_3544
                                                       lut9899_3544
    SLICE_X29Y66.B5      net (fanout=1)        0.377   lut9899_3544
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      6.474ns (1.856ns logic, 4.618ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.824ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.DQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X31Y68.C2      net (fanout=9)        1.010   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X29Y66.A3      net (fanout=11)       1.167   lut9842_3473
    SLICE_X29Y66.A       Tilo                  0.259   lut9836_3467
                                                       lut9901_3545
    SLICE_X29Y66.B6      net (fanout=1)        0.118   lut9901_3545
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.824ns (1.653ns logic, 4.171ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.668ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.DQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X31Y68.C2      net (fanout=9)        1.010   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X26Y66.D6      net (fanout=11)       0.808   lut9842_3473
    SLICE_X26Y66.D       Tilo                  0.203   lut9899_3544
                                                       lut9899_3544
    SLICE_X29Y66.B5      net (fanout=1)        0.377   lut9899_3544
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.668ns (1.597ns logic, 4.071ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.578ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X31Y68.C3      net (fanout=6)        0.764   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X29Y66.A3      net (fanout=11)       1.167   lut9842_3473
    SLICE_X29Y66.A       Tilo                  0.259   lut9836_3467
                                                       lut9901_3545
    SLICE_X29Y66.B6      net (fanout=1)        0.118   lut9901_3545
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.578ns (1.653ns logic, 3.925ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.575ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X31Y68.C5      net (fanout=11)       0.761   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X29Y66.A3      net (fanout=11)       1.167   lut9842_3473
    SLICE_X29Y66.A       Tilo                  0.259   lut9836_3467
                                                       lut9901_3545
    SLICE_X29Y66.B6      net (fanout=1)        0.118   lut9901_3545
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.575ns (1.653ns logic, 3.922ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.501ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.505 - 0.501)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y70.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    SLICE_X31Y68.C4      net (fanout=5)        0.687   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X29Y66.A3      net (fanout=11)       1.167   lut9842_3473
    SLICE_X29Y66.A       Tilo                  0.259   lut9836_3467
                                                       lut9901_3545
    SLICE_X29Y66.B6      net (fanout=1)        0.118   lut9901_3545
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.501ns (1.653ns logic, 3.848ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.420ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X29Y63.A5      net (fanout=15)       1.361   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X29Y63.A       Tilo                  0.259   lut9897_3542
                                                       lut9897_3542
    SLICE_X29Y66.B1      net (fanout=1)        0.789   lut9897_3542
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.420ns (1.394ns logic, 4.026ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.422ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X31Y68.C3      net (fanout=6)        0.764   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X26Y66.D6      net (fanout=11)       0.808   lut9842_3473
    SLICE_X26Y66.D       Tilo                  0.203   lut9899_3544
                                                       lut9899_3544
    SLICE_X29Y66.B5      net (fanout=1)        0.377   lut9899_3544
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.422ns (1.597ns logic, 3.825ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.419ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X31Y68.C5      net (fanout=11)       0.761   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X26Y66.D6      net (fanout=11)       0.808   lut9842_3473
    SLICE_X26Y66.D       Tilo                  0.203   lut9899_3544
                                                       lut9899_3544
    SLICE_X29Y66.B5      net (fanout=1)        0.377   lut9899_3544
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.419ns (1.597ns logic, 3.822ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.359ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.597 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X33Y68.B1      net (fanout=15)       1.710   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y68.C4      net (fanout=5)        0.305   lut9864_3515
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X28Y67.C2      net (fanout=4)        1.149   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X28Y67.CMUX    Tilo                  0.343   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.359ns (1.574ns logic, 3.785ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.347ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.597 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X33Y68.B1      net (fanout=15)       1.710   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y70.D4      net (fanout=5)        0.566   lut9864_3515
    SLICE_X33Y70.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9871_3516
    SLICE_X28Y67.C3      net (fanout=9)        0.876   lut9871_3516
    SLICE_X28Y67.CMUX    Tilo                  0.343   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.347ns (1.574ns logic, 3.773ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.349ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.DQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X31Y68.C2      net (fanout=9)        1.010   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X31Y68.CMUX    Tilo                  0.313   lut9842_3473
                                                       lut9863_3514
    SLICE_X33Y68.B5      net (fanout=1)        0.377   lut9863_3514
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y68.C4      net (fanout=5)        0.305   lut9864_3515
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X28Y67.C2      net (fanout=4)        1.149   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X28Y67.CMUX    Tilo                  0.343   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.349ns (1.887ns logic, 3.462ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.345ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.505 - 0.501)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y70.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    SLICE_X31Y68.C4      net (fanout=5)        0.687   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X26Y66.D6      net (fanout=11)       0.808   lut9842_3473
    SLICE_X26Y66.D       Tilo                  0.203   lut9899_3544
                                                       lut9899_3544
    SLICE_X29Y66.B5      net (fanout=1)        0.377   lut9899_3544
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.345ns (1.597ns logic, 3.748ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.337ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.DQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X31Y68.C2      net (fanout=9)        1.010   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X31Y68.CMUX    Tilo                  0.313   lut9842_3473
                                                       lut9863_3514
    SLICE_X33Y68.B5      net (fanout=1)        0.377   lut9863_3514
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y70.D4      net (fanout=5)        0.566   lut9864_3515
    SLICE_X33Y70.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9871_3516
    SLICE_X28Y67.C3      net (fanout=9)        0.876   lut9871_3516
    SLICE_X28Y67.CMUX    Tilo                  0.343   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.337ns (1.887ns logic, 3.450ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.257ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.597 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X33Y68.B1      net (fanout=15)       1.710   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y70.D4      net (fanout=5)        0.566   lut9864_3515
    SLICE_X33Y70.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9871_3516
    SLICE_X28Y67.D4      net (fanout=9)        0.791   lut9871_3516
    SLICE_X28Y67.CMUX    Topdc                 0.338   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.257ns (1.569ns logic, 3.688ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.247ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.DQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X31Y68.C2      net (fanout=9)        1.010   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X31Y68.CMUX    Tilo                  0.313   lut9842_3473
                                                       lut9863_3514
    SLICE_X33Y68.B5      net (fanout=1)        0.377   lut9863_3514
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y70.D4      net (fanout=5)        0.566   lut9864_3515
    SLICE_X33Y70.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9871_3516
    SLICE_X28Y67.D4      net (fanout=9)        0.791   lut9871_3516
    SLICE_X28Y67.CMUX    Topdc                 0.338   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.247ns (1.882ns logic, 3.365ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.212ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.597 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X33Y68.B4      net (fanout=15)       1.563   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y68.C4      net (fanout=5)        0.305   lut9864_3515
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X28Y67.C2      net (fanout=4)        1.149   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X28Y67.CMUX    Tilo                  0.343   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.212ns (1.574ns logic, 3.638ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.200ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.597 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X33Y68.B4      net (fanout=15)       1.563   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y70.D4      net (fanout=5)        0.566   lut9864_3515
    SLICE_X33Y70.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9871_3516
    SLICE_X28Y67.C3      net (fanout=9)        0.876   lut9871_3516
    SLICE_X28Y67.CMUX    Tilo                  0.343   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.200ns (1.574ns logic, 3.626ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.227ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.505 - 0.497)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y86.CMUX    Tshcko                0.461   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8
    SLICE_X33Y68.C1      net (fanout=4)        2.072   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<8>
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X28Y67.C2      net (fanout=4)        1.149   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X28Y67.CMUX    Tilo                  0.343   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.227ns (1.385ns logic, 3.842ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.110ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.597 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X33Y68.B4      net (fanout=15)       1.563   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y70.D4      net (fanout=5)        0.566   lut9864_3515
    SLICE_X33Y70.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9871_3516
    SLICE_X28Y67.D4      net (fanout=9)        0.791   lut9871_3516
    SLICE_X28Y67.CMUX    Topdc                 0.338   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.110ns (1.569ns logic, 3.541ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.097ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X29Y63.A1      net (fanout=15)       1.038   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X29Y63.A       Tilo                  0.259   lut9897_3542
                                                       lut9897_3542
    SLICE_X29Y66.B1      net (fanout=1)        0.789   lut9897_3542
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.097ns (1.394ns logic, 3.703ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.103ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X31Y68.C3      net (fanout=6)        0.764   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X31Y68.CMUX    Tilo                  0.313   lut9842_3473
                                                       lut9863_3514
    SLICE_X33Y68.B5      net (fanout=1)        0.377   lut9863_3514
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y68.C4      net (fanout=5)        0.305   lut9864_3515
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X28Y67.C2      net (fanout=4)        1.149   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X28Y67.CMUX    Tilo                  0.343   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.103ns (1.887ns logic, 3.216ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.100ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X31Y68.C5      net (fanout=11)       0.761   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X31Y68.CMUX    Tilo                  0.313   lut9842_3473
                                                       lut9863_3514
    SLICE_X33Y68.B5      net (fanout=1)        0.377   lut9863_3514
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y68.C4      net (fanout=5)        0.305   lut9864_3515
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X28Y67.C2      net (fanout=4)        1.149   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X28Y67.CMUX    Tilo                  0.343   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.100ns (1.887ns logic, 3.213ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.091ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X31Y68.C3      net (fanout=6)        0.764   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X31Y68.CMUX    Tilo                  0.313   lut9842_3473
                                                       lut9863_3514
    SLICE_X33Y68.B5      net (fanout=1)        0.377   lut9863_3514
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y70.D4      net (fanout=5)        0.566   lut9864_3515
    SLICE_X33Y70.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9871_3516
    SLICE_X28Y67.C3      net (fanout=9)        0.876   lut9871_3516
    SLICE_X28Y67.CMUX    Tilo                  0.343   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.091ns (1.887ns logic, 3.204ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.088ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X31Y68.C5      net (fanout=11)       0.761   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X31Y68.CMUX    Tilo                  0.313   lut9842_3473
                                                       lut9863_3514
    SLICE_X33Y68.B5      net (fanout=1)        0.377   lut9863_3514
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y70.D4      net (fanout=5)        0.566   lut9864_3515
    SLICE_X33Y70.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9871_3516
    SLICE_X28Y67.C3      net (fanout=9)        0.876   lut9871_3516
    SLICE_X28Y67.CMUX    Tilo                  0.343   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.088ns (1.887ns logic, 3.201ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.081ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X29Y63.A2      net (fanout=11)       1.022   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X29Y63.A       Tilo                  0.259   lut9897_3542
                                                       lut9897_3542
    SLICE_X29Y66.B1      net (fanout=1)        0.789   lut9897_3542
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.081ns (1.394ns logic, 3.687ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.023ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.597 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X33Y68.B1      net (fanout=15)       1.710   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y68.C4      net (fanout=5)        0.305   lut9864_3515
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X28Y67.D5      net (fanout=4)        0.818   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X28Y67.CMUX    Topdc                 0.338   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.023ns (1.569ns logic, 3.454ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.035ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X33Y68.B3      net (fanout=15)       1.386   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y68.C4      net (fanout=5)        0.305   lut9864_3515
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X28Y67.C2      net (fanout=4)        1.149   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X28Y67.CMUX    Tilo                  0.343   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.035ns (1.574ns logic, 3.461ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.023ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X33Y68.B3      net (fanout=15)       1.386   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y70.D4      net (fanout=5)        0.566   lut9864_3515
    SLICE_X33Y70.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9871_3516
    SLICE_X28Y67.C3      net (fanout=9)        0.876   lut9871_3516
    SLICE_X28Y67.CMUX    Tilo                  0.343   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.023ns (1.574ns logic, 3.449ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.026ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.505 - 0.501)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y70.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    SLICE_X31Y68.C4      net (fanout=5)        0.687   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
    SLICE_X31Y68.CMUX    Tilo                  0.313   lut9842_3473
                                                       lut9863_3514
    SLICE_X33Y68.B5      net (fanout=1)        0.377   lut9863_3514
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y68.C4      net (fanout=5)        0.305   lut9864_3515
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X28Y67.C2      net (fanout=4)        1.149   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X28Y67.CMUX    Tilo                  0.343   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.026ns (1.887ns logic, 3.139ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.013ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.DQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X31Y68.C2      net (fanout=9)        1.010   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X31Y68.CMUX    Tilo                  0.313   lut9842_3473
                                                       lut9863_3514
    SLICE_X33Y68.B5      net (fanout=1)        0.377   lut9863_3514
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y68.C4      net (fanout=5)        0.305   lut9864_3515
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X28Y67.D5      net (fanout=4)        0.818   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X28Y67.CMUX    Topdc                 0.338   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.013ns (1.882ns logic, 3.131ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.014ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.505 - 0.501)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y70.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    SLICE_X31Y68.C4      net (fanout=5)        0.687   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
    SLICE_X31Y68.CMUX    Tilo                  0.313   lut9842_3473
                                                       lut9863_3514
    SLICE_X33Y68.B5      net (fanout=1)        0.377   lut9863_3514
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y70.D4      net (fanout=5)        0.566   lut9864_3515
    SLICE_X33Y70.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9871_3516
    SLICE_X28Y67.C3      net (fanout=9)        0.876   lut9871_3516
    SLICE_X28Y67.CMUX    Tilo                  0.343   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.014ns (1.887ns logic, 3.127ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.994ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X33Y68.B2      net (fanout=8)        1.345   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y68.C4      net (fanout=5)        0.305   lut9864_3515
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X28Y67.C2      net (fanout=4)        1.149   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X28Y67.CMUX    Tilo                  0.343   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.994ns (1.574ns logic, 3.420ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.001ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X31Y68.C3      net (fanout=6)        0.764   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X31Y68.CMUX    Tilo                  0.313   lut9842_3473
                                                       lut9863_3514
    SLICE_X33Y68.B5      net (fanout=1)        0.377   lut9863_3514
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y70.D4      net (fanout=5)        0.566   lut9864_3515
    SLICE_X33Y70.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9871_3516
    SLICE_X28Y67.D4      net (fanout=9)        0.791   lut9871_3516
    SLICE_X28Y67.CMUX    Topdc                 0.338   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.001ns (1.882ns logic, 3.119ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.998ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X31Y68.C5      net (fanout=11)       0.761   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X31Y68.CMUX    Tilo                  0.313   lut9842_3473
                                                       lut9863_3514
    SLICE_X33Y68.B5      net (fanout=1)        0.377   lut9863_3514
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y70.D4      net (fanout=5)        0.566   lut9864_3515
    SLICE_X33Y70.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9871_3516
    SLICE_X28Y67.D4      net (fanout=9)        0.791   lut9871_3516
    SLICE_X28Y67.CMUX    Topdc                 0.338   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.998ns (1.882ns logic, 3.116ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.982ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X33Y68.B2      net (fanout=8)        1.345   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y70.D4      net (fanout=5)        0.566   lut9864_3515
    SLICE_X33Y70.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9871_3516
    SLICE_X28Y67.C3      net (fanout=9)        0.876   lut9871_3516
    SLICE_X28Y67.CMUX    Tilo                  0.343   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.982ns (1.574ns logic, 3.408ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.933ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X33Y68.B3      net (fanout=15)       1.386   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y70.D4      net (fanout=5)        0.566   lut9864_3515
    SLICE_X33Y70.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9871_3516
    SLICE_X28Y67.D4      net (fanout=9)        0.791   lut9871_3516
    SLICE_X28Y67.CMUX    Topdc                 0.338   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.933ns (1.569ns logic, 3.364ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.953ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.505 - 0.497)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y86.CMUX    Tshcko                0.461   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8
    SLICE_X33Y70.D2      net (fanout=4)        2.071   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<8>
    SLICE_X33Y70.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9871_3516
    SLICE_X28Y67.C3      net (fanout=9)        0.876   lut9871_3516
    SLICE_X28Y67.CMUX    Tilo                  0.343   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.953ns (1.385ns logic, 3.568ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.924ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.505 - 0.501)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y70.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    SLICE_X31Y68.C4      net (fanout=5)        0.687   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
    SLICE_X31Y68.CMUX    Tilo                  0.313   lut9842_3473
                                                       lut9863_3514
    SLICE_X33Y68.B5      net (fanout=1)        0.377   lut9863_3514
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y70.D4      net (fanout=5)        0.566   lut9864_3515
    SLICE_X33Y70.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9871_3516
    SLICE_X28Y67.D4      net (fanout=9)        0.791   lut9871_3516
    SLICE_X28Y67.CMUX    Topdc                 0.338   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.924ns (1.882ns logic, 3.042ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.876ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.597 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X33Y68.B4      net (fanout=15)       1.563   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y68.C4      net (fanout=5)        0.305   lut9864_3515
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X28Y67.D5      net (fanout=4)        0.818   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X28Y67.CMUX    Topdc                 0.338   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.876ns (1.569ns logic, 3.307ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.892ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X33Y68.B2      net (fanout=8)        1.345   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y70.D4      net (fanout=5)        0.566   lut9864_3515
    SLICE_X33Y70.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9871_3516
    SLICE_X28Y67.D4      net (fanout=9)        0.791   lut9871_3516
    SLICE_X28Y67.CMUX    Topdc                 0.338   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.892ns (1.569ns logic, 3.323ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.891ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.505 - 0.497)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y86.CMUX    Tshcko                0.461   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8
    SLICE_X33Y68.C1      net (fanout=4)        2.072   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<8>
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X28Y67.D5      net (fanout=4)        0.818   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X28Y67.CMUX    Topdc                 0.338   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.891ns (1.380ns logic, 3.511ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.863ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.505 - 0.497)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y86.CMUX    Tshcko                0.461   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8
    SLICE_X33Y70.D2      net (fanout=4)        2.071   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<8>
    SLICE_X33Y70.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9871_3516
    SLICE_X28Y67.D4      net (fanout=9)        0.791   lut9871_3516
    SLICE_X28Y67.CMUX    Topdc                 0.338   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.863ns (1.380ns logic, 3.483ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.767ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X31Y68.C3      net (fanout=6)        0.764   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X31Y68.CMUX    Tilo                  0.313   lut9842_3473
                                                       lut9863_3514
    SLICE_X33Y68.B5      net (fanout=1)        0.377   lut9863_3514
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y68.C4      net (fanout=5)        0.305   lut9864_3515
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X28Y67.D5      net (fanout=4)        0.818   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X28Y67.CMUX    Topdc                 0.338   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.767ns (1.882ns logic, 2.885ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.764ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X31Y68.C5      net (fanout=11)       0.761   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X31Y68.CMUX    Tilo                  0.313   lut9842_3473
                                                       lut9863_3514
    SLICE_X33Y68.B5      net (fanout=1)        0.377   lut9863_3514
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y68.C4      net (fanout=5)        0.305   lut9864_3515
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X28Y67.D5      net (fanout=4)        0.818   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X28Y67.CMUX    Topdc                 0.338   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.764ns (1.882ns logic, 2.882ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.703ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X33Y68.B6      net (fanout=15)       1.054   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y68.C4      net (fanout=5)        0.305   lut9864_3515
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X28Y67.C2      net (fanout=4)        1.149   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X28Y67.CMUX    Tilo                  0.343   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.703ns (1.574ns logic, 3.129ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.699ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X33Y68.B3      net (fanout=15)       1.386   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y68.C4      net (fanout=5)        0.305   lut9864_3515
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X28Y67.D5      net (fanout=4)        0.818   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X28Y67.CMUX    Topdc                 0.338   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.699ns (1.569ns logic, 3.130ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.691ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X33Y68.B6      net (fanout=15)       1.054   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y70.D4      net (fanout=5)        0.566   lut9864_3515
    SLICE_X33Y70.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9871_3516
    SLICE_X28Y67.C3      net (fanout=9)        0.876   lut9871_3516
    SLICE_X28Y67.CMUX    Tilo                  0.343   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.691ns (1.574ns logic, 3.117ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.690ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.505 - 0.501)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y70.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    SLICE_X31Y68.C4      net (fanout=5)        0.687   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
    SLICE_X31Y68.CMUX    Tilo                  0.313   lut9842_3473
                                                       lut9863_3514
    SLICE_X33Y68.B5      net (fanout=1)        0.377   lut9863_3514
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y68.C4      net (fanout=5)        0.305   lut9864_3515
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X28Y67.D5      net (fanout=4)        0.818   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X28Y67.CMUX    Topdc                 0.338   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.690ns (1.882ns logic, 2.808ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.658ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X33Y68.B2      net (fanout=8)        1.345   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y68.C4      net (fanout=5)        0.305   lut9864_3515
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X28Y67.D5      net (fanout=4)        0.818   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X28Y67.CMUX    Topdc                 0.338   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.658ns (1.569ns logic, 3.089ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.601ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X33Y68.B6      net (fanout=15)       1.054   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y70.D4      net (fanout=5)        0.566   lut9864_3515
    SLICE_X33Y70.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9871_3516
    SLICE_X28Y67.D4      net (fanout=9)        0.791   lut9871_3516
    SLICE_X28Y67.CMUX    Topdc                 0.338   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.601ns (1.569ns logic, 3.032ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.567ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.597 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X29Y66.D3      net (fanout=15)       0.771   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X29Y66.DMUX    Tilo                  0.313   lut9836_3467
                                                       lut9846_3475
    SLICE_X29Y66.B3      net (fanout=2)        0.472   lut9846_3475
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.567ns (1.448ns logic, 3.119ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.565ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X28Y67.B2      net (fanout=8)        0.850   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X28Y67.B       Tilo                  0.205   lut9884_3517
                                                       lut9884_3517
    SLICE_X29Y66.B4      net (fanout=3)        0.499   lut9884_3517
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.565ns (1.340ns logic, 3.225ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.545ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.597 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X29Y63.A3      net (fanout=15)       0.486   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X29Y63.A       Tilo                  0.259   lut9897_3542
                                                       lut9897_3542
    SLICE_X29Y66.B1      net (fanout=1)        0.789   lut9897_3542
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.545ns (1.394ns logic, 3.151ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.526ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.597 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X28Y67.B5      net (fanout=15)       0.811   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X28Y67.B       Tilo                  0.205   lut9884_3517
                                                       lut9884_3517
    SLICE_X29Y66.B4      net (fanout=3)        0.499   lut9884_3517
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.526ns (1.340ns logic, 3.186ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.485ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.597 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X29Y66.D3      net (fanout=15)       0.771   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X29Y66.D       Tilo                  0.259   lut9836_3467
                                                       lut9836_3467
    SLICE_X29Y66.B2      net (fanout=2)        0.444   lut9836_3467
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.485ns (1.394ns logic, 3.091ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.455ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.597 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X28Y67.B6      net (fanout=15)       0.740   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X28Y67.B       Tilo                  0.205   lut9884_3517
                                                       lut9884_3517
    SLICE_X29Y66.B4      net (fanout=3)        0.499   lut9884_3517
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.455ns (1.340ns logic, 3.115ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.442ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.597 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X26Y66.D2      net (fanout=15)       0.851   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X26Y66.D       Tilo                  0.203   lut9899_3544
                                                       lut9899_3544
    SLICE_X29Y66.B5      net (fanout=1)        0.377   lut9899_3544
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.442ns (1.338ns logic, 3.104ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.455ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X29Y66.D2      net (fanout=15)       0.659   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X29Y66.DMUX    Tilo                  0.313   lut9836_3467
                                                       lut9846_3475
    SLICE_X29Y66.B3      net (fanout=2)        0.472   lut9846_3475
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.455ns (1.448ns logic, 3.007ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.412ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X28Y67.B3      net (fanout=15)       0.697   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X28Y67.B       Tilo                  0.205   lut9884_3517
                                                       lut9884_3517
    SLICE_X29Y66.B4      net (fanout=3)        0.499   lut9884_3517
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.412ns (1.340ns logic, 3.072ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.369ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.597 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X29Y63.A6      net (fanout=15)       0.310   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X29Y63.A       Tilo                  0.259   lut9897_3542
                                                       lut9897_3542
    SLICE_X29Y66.B1      net (fanout=1)        0.789   lut9897_3542
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.369ns (1.394ns logic, 2.975ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.374ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X28Y67.B4      net (fanout=15)       0.659   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X28Y67.B       Tilo                  0.205   lut9884_3517
                                                       lut9884_3517
    SLICE_X29Y66.B4      net (fanout=3)        0.499   lut9884_3517
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.374ns (1.340ns logic, 3.034ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.373ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X29Y66.D2      net (fanout=15)       0.659   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X29Y66.D       Tilo                  0.259   lut9836_3467
                                                       lut9836_3467
    SLICE_X29Y66.B2      net (fanout=2)        0.444   lut9836_3467
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.373ns (1.394ns logic, 2.979ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.367ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X33Y68.B6      net (fanout=15)       1.054   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y68.C4      net (fanout=5)        0.305   lut9864_3515
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X28Y67.D5      net (fanout=4)        0.818   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X28Y67.CMUX    Topdc                 0.338   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.367ns (1.569ns logic, 2.798ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.283ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.597 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X29Y66.A4      net (fanout=15)       0.895   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X29Y66.A       Tilo                  0.259   lut9836_3467
                                                       lut9901_3545
    SLICE_X29Y66.B6      net (fanout=1)        0.118   lut9901_3545
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.283ns (1.394ns logic, 2.889ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.258ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.597 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X26Y66.D4      net (fanout=15)       0.667   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X26Y66.D       Tilo                  0.203   lut9899_3544
                                                       lut9899_3544
    SLICE_X29Y66.B5      net (fanout=1)        0.377   lut9899_3544
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.258ns (1.338ns logic, 2.920ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.224ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X29Y66.D4      net (fanout=6)        0.428   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X29Y66.DMUX    Tilo                  0.313   lut9836_3467
                                                       lut9846_3475
    SLICE_X29Y66.B3      net (fanout=2)        0.472   lut9846_3475
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.224ns (1.448ns logic, 2.776ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.191ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.DQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X28Y67.B1      net (fanout=9)        0.476   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X28Y67.B       Tilo                  0.205   lut9884_3517
                                                       lut9884_3517
    SLICE_X29Y66.B4      net (fanout=3)        0.499   lut9884_3517
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.191ns (1.340ns logic, 2.851ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.112ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.597 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X29Y66.A6      net (fanout=15)       0.724   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X29Y66.A       Tilo                  0.259   lut9836_3467
                                                       lut9901_3545
    SLICE_X29Y66.B6      net (fanout=1)        0.118   lut9901_3545
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.112ns (1.394ns logic, 2.718ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.142ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X29Y66.D4      net (fanout=6)        0.428   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X29Y66.D       Tilo                  0.259   lut9836_3467
                                                       lut9836_3467
    SLICE_X29Y66.B2      net (fanout=2)        0.444   lut9836_3467
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.142ns (1.394ns logic, 2.748ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.084ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X26Y66.D1      net (fanout=15)       0.493   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X26Y66.D       Tilo                  0.203   lut9899_3544
                                                       lut9899_3544
    SLICE_X29Y66.B5      net (fanout=1)        0.377   lut9899_3544
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.084ns (1.338ns logic, 2.746ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.033ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X29Y66.A2      net (fanout=15)       0.645   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X29Y66.A       Tilo                  0.259   lut9836_3467
                                                       lut9901_3545
    SLICE_X29Y66.B6      net (fanout=1)        0.118   lut9901_3545
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.033ns (1.394ns logic, 2.639ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.030ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X29Y66.A1      net (fanout=11)       0.642   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X29Y66.A       Tilo                  0.259   lut9836_3467
                                                       lut9901_3545
    SLICE_X29Y66.B6      net (fanout=1)        0.118   lut9901_3545
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.030ns (1.394ns logic, 2.636ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.025ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X26Y66.D5      net (fanout=11)       0.434   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X26Y66.D       Tilo                  0.203   lut9899_3544
                                                       lut9899_3544
    SLICE_X29Y66.B5      net (fanout=1)        0.377   lut9899_3544
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.025ns (1.338ns logic, 2.687ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.956ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.597 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X30Y67.B5      net (fanout=15)       1.381   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X30Y67.B       Tilo                  0.203   lut9858_3465
                                                       lut9858_3465
    SLICE_X28Y67.C5      net (fanout=3)        0.695   lut9858_3465
    SLICE_X28Y67.CMUX    Tilo                  0.343   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.956ns (1.259ns logic, 2.697ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.930ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X30Y67.B1      net (fanout=15)       1.355   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X30Y67.B       Tilo                  0.203   lut9858_3465
                                                       lut9858_3465
    SLICE_X28Y67.C5      net (fanout=3)        0.695   lut9858_3465
    SLICE_X28Y67.CMUX    Tilo                  0.343   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.930ns (1.259ns logic, 2.671ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.904ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X26Y66.D3      net (fanout=15)       0.313   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X26Y66.D       Tilo                  0.203   lut9899_3544
                                                       lut9899_3544
    SLICE_X29Y66.B5      net (fanout=1)        0.377   lut9899_3544
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.904ns (1.338ns logic, 2.566ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.881ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.597 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X30Y67.B5      net (fanout=15)       1.381   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X30Y67.B       Tilo                  0.203   lut9858_3465
                                                       lut9858_3465
    SLICE_X28Y67.D6      net (fanout=3)        0.625   lut9858_3465
    SLICE_X28Y67.CMUX    Topdc                 0.338   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.881ns (1.254ns logic, 2.627ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.855ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X30Y67.B1      net (fanout=15)       1.355   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X30Y67.B       Tilo                  0.203   lut9858_3465
                                                       lut9858_3465
    SLICE_X28Y67.D6      net (fanout=3)        0.625   lut9858_3465
    SLICE_X28Y67.CMUX    Topdc                 0.338   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.855ns (1.254ns logic, 2.601ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.808ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X29Y66.A5      net (fanout=15)       0.420   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X29Y66.A       Tilo                  0.259   lut9836_3467
                                                       lut9901_3545
    SLICE_X29Y66.B6      net (fanout=1)        0.118   lut9901_3545
    SLICE_X29Y66.B       Tilo                  0.259   lut9836_3467
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CX      net (fanout=1)        1.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>1
    SLICE_X28Y67.CMUX    Tcxc                  0.163   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.808ns (1.394ns logic, 2.414ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.767ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.597 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X30Y67.B6      net (fanout=15)       1.192   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X30Y67.B       Tilo                  0.203   lut9858_3465
                                                       lut9858_3465
    SLICE_X28Y67.C5      net (fanout=3)        0.695   lut9858_3465
    SLICE_X28Y67.CMUX    Tilo                  0.343   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.767ns (1.259ns logic, 2.508ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.692ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.597 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X30Y67.B6      net (fanout=15)       1.192   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X30Y67.B       Tilo                  0.203   lut9858_3465
                                                       lut9858_3465
    SLICE_X28Y67.D6      net (fanout=3)        0.625   lut9858_3465
    SLICE_X28Y67.CMUX    Topdc                 0.338   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.692ns (1.254ns logic, 2.438ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.607ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X30Y67.B3      net (fanout=15)       1.032   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X30Y67.B       Tilo                  0.203   lut9858_3465
                                                       lut9858_3465
    SLICE_X28Y67.C5      net (fanout=3)        0.695   lut9858_3465
    SLICE_X28Y67.CMUX    Tilo                  0.343   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.607ns (1.259ns logic, 2.348ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.553ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X30Y67.B2      net (fanout=6)        0.978   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X30Y67.B       Tilo                  0.203   lut9858_3465
                                                       lut9858_3465
    SLICE_X28Y67.C5      net (fanout=3)        0.695   lut9858_3465
    SLICE_X28Y67.CMUX    Tilo                  0.343   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.553ns (1.259ns logic, 2.294ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.532ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X30Y67.B3      net (fanout=15)       1.032   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X30Y67.B       Tilo                  0.203   lut9858_3465
                                                       lut9858_3465
    SLICE_X28Y67.D6      net (fanout=3)        0.625   lut9858_3465
    SLICE_X28Y67.CMUX    Topdc                 0.338   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.532ns (1.254ns logic, 2.278ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.478ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X30Y67.B2      net (fanout=6)        0.978   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X30Y67.B       Tilo                  0.203   lut9858_3465
                                                       lut9858_3465
    SLICE_X28Y67.D6      net (fanout=3)        0.625   lut9858_3465
    SLICE_X28Y67.CMUX    Topdc                 0.338   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.478ns (1.254ns logic, 2.224ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.275ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.597 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X28Y67.A3      net (fanout=15)       0.946   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X28Y67.A       Tilo                  0.205   lut9884_3517
                                                       lut9879_3520
    SLICE_X28Y67.C1      net (fanout=2)        0.447   lut9879_3520
    SLICE_X28Y67.CMUX    Tilo                  0.343   lut9884_3517
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>3
    SLICE_X29Y67.D2      net (fanout=1)        0.621   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<3>
    SLICE_X29Y67.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9910_4571
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.275ns (1.261ns logic, 2.014ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (SLICE_X7Y58.B2), 118 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.856ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.CQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X12Y57.B1      net (fanout=9)        1.330   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X12Y57.B       Tilo                  0.205   lut10387_3530
                                                       lut10387_3530
    SLICE_X15Y57.D3      net (fanout=1)        0.502   lut10387_3530
    SLICE_X15Y57.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X14Y57.A2      net (fanout=13)       0.477   lut10388_3531
    SLICE_X14Y57.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X14Y57.B4      net (fanout=1)        0.377   lut10391_3533
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.856ns (2.023ns logic, 4.833ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.680ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.CQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X12Y57.B1      net (fanout=9)        1.330   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X12Y57.B       Tilo                  0.205   lut10387_3530
                                                       lut10387_3530
    SLICE_X15Y57.D3      net (fanout=1)        0.502   lut10387_3530
    SLICE_X15Y57.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X15Y57.C4      net (fanout=13)       0.343   lut10388_3531
    SLICE_X15Y57.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X14Y57.B6      net (fanout=1)        0.279   lut10389_3532
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.680ns (2.079ns logic, 4.601ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.471ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y58.BQ       Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    SLICE_X12Y57.B3      net (fanout=3)        0.962   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
    SLICE_X12Y57.B       Tilo                  0.205   lut10387_3530
                                                       lut10387_3530
    SLICE_X15Y57.D3      net (fanout=1)        0.502   lut10387_3530
    SLICE_X15Y57.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X14Y57.A2      net (fanout=13)       0.477   lut10388_3531
    SLICE_X14Y57.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X14Y57.B4      net (fanout=1)        0.377   lut10391_3533
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.471ns (2.006ns logic, 4.465ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.431ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.DQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3
    SLICE_X12Y57.B4      net (fanout=5)        0.905   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
    SLICE_X12Y57.B       Tilo                  0.205   lut10387_3530
                                                       lut10387_3530
    SLICE_X15Y57.D3      net (fanout=1)        0.502   lut10387_3530
    SLICE_X15Y57.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X14Y57.A2      net (fanout=13)       0.477   lut10388_3531
    SLICE_X14Y57.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X14Y57.B4      net (fanout=1)        0.377   lut10391_3533
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.431ns (2.023ns logic, 4.408ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.377ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.235 - 0.247)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1
    SLICE_X5Y51.A4       net (fanout=8)        1.189   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<1>
    SLICE_X5Y51.A        Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       lut10380_3525
    SLICE_X14Y57.B3      net (fanout=1)        1.497   lut10380_3525
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.377ns (1.544ns logic, 4.833ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.332ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.BQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X12Y57.B6      net (fanout=14)       0.806   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X12Y57.B       Tilo                  0.205   lut10387_3530
                                                       lut10387_3530
    SLICE_X15Y57.D3      net (fanout=1)        0.502   lut10387_3530
    SLICE_X15Y57.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X14Y57.A2      net (fanout=13)       0.477   lut10388_3531
    SLICE_X14Y57.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X14Y57.B4      net (fanout=1)        0.377   lut10391_3533
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.332ns (2.023ns logic, 4.309ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.295ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y58.BQ       Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    SLICE_X12Y57.B3      net (fanout=3)        0.962   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
    SLICE_X12Y57.B       Tilo                  0.205   lut10387_3530
                                                       lut10387_3530
    SLICE_X15Y57.D3      net (fanout=1)        0.502   lut10387_3530
    SLICE_X15Y57.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X15Y57.C4      net (fanout=13)       0.343   lut10388_3531
    SLICE_X15Y57.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X14Y57.B6      net (fanout=1)        0.279   lut10389_3532
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.295ns (2.062ns logic, 4.233ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.255ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.DQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3
    SLICE_X12Y57.B4      net (fanout=5)        0.905   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
    SLICE_X12Y57.B       Tilo                  0.205   lut10387_3530
                                                       lut10387_3530
    SLICE_X15Y57.D3      net (fanout=1)        0.502   lut10387_3530
    SLICE_X15Y57.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X15Y57.C4      net (fanout=13)       0.343   lut10388_3531
    SLICE_X15Y57.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X14Y57.B6      net (fanout=1)        0.279   lut10389_3532
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.255ns (2.079ns logic, 4.176ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.203ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X12Y57.B2      net (fanout=14)       0.694   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X12Y57.B       Tilo                  0.205   lut10387_3530
                                                       lut10387_3530
    SLICE_X15Y57.D3      net (fanout=1)        0.502   lut10387_3530
    SLICE_X15Y57.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X14Y57.A2      net (fanout=13)       0.477   lut10388_3531
    SLICE_X14Y57.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X14Y57.B4      net (fanout=1)        0.377   lut10391_3533
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.203ns (2.006ns logic, 4.197ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.177ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.235 - 0.247)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1
    SLICE_X5Y51.A4       net (fanout=8)        1.189   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<1>
    SLICE_X5Y51.AMUX     Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       lut10382_3526
    SLICE_X14Y57.B5      net (fanout=1)        1.243   lut10382_3526
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.177ns (1.598ns logic, 4.579ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.176ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X5Y51.A3       net (fanout=14)       0.988   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X5Y51.A        Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       lut10380_3525
    SLICE_X14Y57.B3      net (fanout=1)        1.497   lut10380_3525
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.176ns (1.544ns logic, 4.632ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.156ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.BQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X12Y57.B6      net (fanout=14)       0.806   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X12Y57.B       Tilo                  0.205   lut10387_3530
                                                       lut10387_3530
    SLICE_X15Y57.D3      net (fanout=1)        0.502   lut10387_3530
    SLICE_X15Y57.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X15Y57.C4      net (fanout=13)       0.343   lut10388_3531
    SLICE_X15Y57.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X14Y57.B6      net (fanout=1)        0.279   lut10389_3532
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.156ns (2.079ns logic, 4.077ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.101ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.BQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X5Y51.A1       net (fanout=14)       0.896   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X5Y51.A        Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       lut10380_3525
    SLICE_X14Y57.B3      net (fanout=1)        1.497   lut10380_3525
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.101ns (1.561ns logic, 4.540ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.027ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X12Y57.B2      net (fanout=14)       0.694   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X12Y57.B       Tilo                  0.205   lut10387_3530
                                                       lut10387_3530
    SLICE_X15Y57.D3      net (fanout=1)        0.502   lut10387_3530
    SLICE_X15Y57.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X15Y57.C4      net (fanout=13)       0.343   lut10388_3531
    SLICE_X15Y57.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X14Y57.B6      net (fanout=1)        0.279   lut10389_3532
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.027ns (2.062ns logic, 3.965ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.976ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X5Y51.A3       net (fanout=14)       0.988   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X5Y51.AMUX     Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       lut10382_3526
    SLICE_X14Y57.B5      net (fanout=1)        1.243   lut10382_3526
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.976ns (1.598ns logic, 4.378ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.930ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X12Y57.B5      net (fanout=9)        0.421   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X12Y57.B       Tilo                  0.205   lut10387_3530
                                                       lut10387_3530
    SLICE_X15Y57.D3      net (fanout=1)        0.502   lut10387_3530
    SLICE_X15Y57.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X14Y57.A2      net (fanout=13)       0.477   lut10388_3531
    SLICE_X14Y57.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X14Y57.B4      net (fanout=1)        0.377   lut10391_3533
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.930ns (2.006ns logic, 3.924ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.901ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.BQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X5Y51.A1       net (fanout=14)       0.896   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X5Y51.AMUX     Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       lut10382_3526
    SLICE_X14Y57.B5      net (fanout=1)        1.243   lut10382_3526
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.901ns (1.615ns logic, 4.286ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.802ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.235 - 0.254)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y51.BQ       Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    SLICE_X5Y51.A2       net (fanout=15)       0.614   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d<2>
    SLICE_X5Y51.A        Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       lut10380_3525
    SLICE_X14Y57.B3      net (fanout=1)        1.497   lut10380_3525
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.802ns (1.544ns logic, 4.258ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.754ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X12Y57.B5      net (fanout=9)        0.421   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X12Y57.B       Tilo                  0.205   lut10387_3530
                                                       lut10387_3530
    SLICE_X15Y57.D3      net (fanout=1)        0.502   lut10387_3530
    SLICE_X15Y57.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X15Y57.C4      net (fanout=13)       0.343   lut10388_3531
    SLICE_X15Y57.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X14Y57.B6      net (fanout=1)        0.279   lut10389_3532
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.754ns (2.062ns logic, 3.692ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.653ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.BQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X14Y59.A4      net (fanout=14)       1.354   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X14Y59.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X14Y57.B2      net (fanout=3)        0.647   lut10367_3496
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.653ns (1.505ns logic, 4.148ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.647ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.CQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X14Y59.A1      net (fanout=9)        1.348   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X14Y59.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X14Y57.B2      net (fanout=3)        0.647   lut10367_3496
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.647ns (1.505ns logic, 4.142ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.637ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.BQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X13Y56.D2      net (fanout=14)       1.249   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X13Y56.D       Tilo                  0.259   lut10385_3528
                                                       lut10385_3528
    SLICE_X14Y57.B1      net (fanout=2)        0.680   lut10385_3528
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.637ns (1.561ns logic, 4.076ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.602ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.235 - 0.254)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y51.BQ       Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    SLICE_X5Y51.A2       net (fanout=15)       0.614   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d<2>
    SLICE_X5Y51.AMUX     Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       lut10382_3526
    SLICE_X14Y57.B5      net (fanout=1)        1.243   lut10382_3526
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.602ns (1.598ns logic, 4.004ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.541ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y58.BQ       Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    SLICE_X15Y57.D4      net (fanout=3)        0.739   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
    SLICE_X15Y57.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X14Y57.A2      net (fanout=13)       0.477   lut10388_3531
    SLICE_X14Y57.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X14Y57.B4      net (fanout=1)        0.377   lut10391_3533
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.541ns (1.801ns logic, 3.740ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.524ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.DQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3
    SLICE_X14Y59.A5      net (fanout=5)        1.225   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
    SLICE_X14Y59.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X14Y57.B2      net (fanout=3)        0.647   lut10367_3496
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.524ns (1.505ns logic, 4.019ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.490ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.235 - 0.247)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2
    SLICE_X15Y57.D1      net (fanout=8)        0.688   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
    SLICE_X15Y57.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X14Y57.A2      net (fanout=13)       0.477   lut10388_3531
    SLICE_X14Y57.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X14Y57.B4      net (fanout=1)        0.377   lut10391_3533
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.490ns (1.801ns logic, 3.689ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.443ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.235 - 0.247)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1
    SLICE_X15Y57.D2      net (fanout=8)        0.641   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<1>
    SLICE_X15Y57.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X14Y57.A2      net (fanout=13)       0.477   lut10388_3531
    SLICE_X14Y57.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X14Y57.B4      net (fanout=1)        0.377   lut10391_3533
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.443ns (1.801ns logic, 3.642ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.378ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y58.BQ       Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    SLICE_X15Y57.D4      net (fanout=3)        0.739   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
    SLICE_X15Y57.D       Tilo                  0.259   lut10361_3491
                                                       lut10361_3491
    SLICE_X14Y59.B2      net (fanout=1)        0.773   lut10361_3491
    SLICE_X14Y59.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X14Y59.D1      net (fanout=13)       0.512   lut10362_3492
    SLICE_X14Y59.CMUX    Topdc                 0.368   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.378ns (1.748ns logic, 3.630ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.365ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y58.BQ       Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    SLICE_X15Y57.D4      net (fanout=3)        0.739   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
    SLICE_X15Y57.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X15Y57.C4      net (fanout=13)       0.343   lut10388_3531
    SLICE_X15Y57.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X14Y57.B6      net (fanout=1)        0.279   lut10389_3532
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.365ns (1.857ns logic, 3.508ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.336ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X14Y59.A2      net (fanout=9)        1.054   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X14Y59.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X14Y57.B2      net (fanout=3)        0.647   lut10367_3496
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.336ns (1.488ns logic, 3.848ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_8 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.335ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.590 - 0.600)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_8 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y83.BMUX    Tshcko                0.461   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_8
    SLICE_X14Y59.C3      net (fanout=13)       2.380   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<8>
    SLICE_X14Y59.CMUX    Tilo                  0.361   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.335ns (1.349ns logic, 3.986ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_8 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.332ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.590 - 0.600)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_8 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y83.BMUX    Tshcko                0.461   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_8
    SLICE_X14Y59.D3      net (fanout=13)       2.370   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<8>
    SLICE_X14Y59.CMUX    Topdc                 0.368   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.332ns (1.356ns logic, 3.976ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.327ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.235 - 0.247)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2
    SLICE_X15Y57.D1      net (fanout=8)        0.688   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
    SLICE_X15Y57.D       Tilo                  0.259   lut10361_3491
                                                       lut10361_3491
    SLICE_X14Y59.B2      net (fanout=1)        0.773   lut10361_3491
    SLICE_X14Y59.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X14Y59.D1      net (fanout=13)       0.512   lut10362_3492
    SLICE_X14Y59.CMUX    Topdc                 0.368   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.327ns (1.748ns logic, 3.579ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.312ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.CQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X13Y56.D1      net (fanout=9)        0.924   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X13Y56.D       Tilo                  0.259   lut10385_3528
                                                       lut10385_3528
    SLICE_X14Y57.B1      net (fanout=2)        0.680   lut10385_3528
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.312ns (1.561ns logic, 3.751ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.314ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.235 - 0.247)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2
    SLICE_X15Y57.D1      net (fanout=8)        0.688   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
    SLICE_X15Y57.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X15Y57.C4      net (fanout=13)       0.343   lut10388_3531
    SLICE_X15Y57.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X14Y57.B6      net (fanout=1)        0.279   lut10389_3532
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.314ns (1.857ns logic, 3.457ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.295ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.235 - 0.252)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y59.CQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3
    SLICE_X15Y57.D5      net (fanout=6)        0.437   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
    SLICE_X15Y57.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X14Y57.A2      net (fanout=13)       0.477   lut10388_3531
    SLICE_X14Y57.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X14Y57.B4      net (fanout=1)        0.377   lut10391_3533
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.295ns (1.857ns logic, 3.438ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.280ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.235 - 0.247)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1
    SLICE_X15Y57.D2      net (fanout=8)        0.641   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<1>
    SLICE_X15Y57.D       Tilo                  0.259   lut10361_3491
                                                       lut10361_3491
    SLICE_X14Y59.B2      net (fanout=1)        0.773   lut10361_3491
    SLICE_X14Y59.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X14Y59.D1      net (fanout=13)       0.512   lut10362_3492
    SLICE_X14Y59.CMUX    Topdc                 0.368   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.280ns (1.748ns logic, 3.532ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.276ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.BQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X12Y60.D2      net (fanout=14)       1.498   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X12Y60.D       Tilo                  0.205   lut10369_3497
                                                       lut10369_3497
    SLICE_X14Y59.D4      net (fanout=4)        0.664   lut10369_3497
    SLICE_X14Y59.CMUX    Topdc                 0.368   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.276ns (1.508ns logic, 3.768ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.267ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.235 - 0.247)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1
    SLICE_X15Y57.D2      net (fanout=8)        0.641   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<1>
    SLICE_X15Y57.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X15Y57.C4      net (fanout=13)       0.343   lut10388_3531
    SLICE_X15Y57.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X14Y57.B6      net (fanout=1)        0.279   lut10389_3532
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.267ns (1.857ns logic, 3.410ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.235ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X14Y59.A3      net (fanout=14)       0.953   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X14Y59.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X14Y57.B2      net (fanout=3)        0.647   lut10367_3496
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.235ns (1.488ns logic, 3.747ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.199ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.DQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3
    SLICE_X12Y60.D1      net (fanout=5)        1.421   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
    SLICE_X12Y60.D       Tilo                  0.205   lut10369_3497
                                                       lut10369_3497
    SLICE_X14Y59.D4      net (fanout=4)        0.664   lut10369_3497
    SLICE_X14Y59.CMUX    Topdc                 0.368   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.199ns (1.508ns logic, 3.691ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.189ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.BQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X14Y57.A4      net (fanout=14)       1.160   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X14Y57.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X14Y57.B4      net (fanout=1)        0.377   lut10391_3533
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.189ns (1.505ns logic, 3.684ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.168ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.BQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X14Y59.B1      net (fanout=14)       1.544   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X14Y59.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X14Y59.D1      net (fanout=13)       0.512   lut10362_3492
    SLICE_X14Y59.CMUX    Topdc                 0.368   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.168ns (1.506ns logic, 3.662ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.156ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y58.BQ       Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    SLICE_X15Y57.D4      net (fanout=3)        0.739   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
    SLICE_X15Y57.D       Tilo                  0.259   lut10361_3491
                                                       lut10361_3491
    SLICE_X14Y59.B2      net (fanout=1)        0.773   lut10361_3491
    SLICE_X14Y59.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X14Y59.C4      net (fanout=13)       0.297   lut10362_3492
    SLICE_X14Y59.CMUX    Tilo                  0.361   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.156ns (1.741ns logic, 3.415ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.132ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.235 - 0.252)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y59.CQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3
    SLICE_X15Y57.D5      net (fanout=6)        0.437   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
    SLICE_X15Y57.D       Tilo                  0.259   lut10361_3491
                                                       lut10361_3491
    SLICE_X14Y59.B2      net (fanout=1)        0.773   lut10361_3491
    SLICE_X14Y59.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X14Y59.D1      net (fanout=13)       0.512   lut10362_3492
    SLICE_X14Y59.CMUX    Topdc                 0.368   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.132ns (1.804ns logic, 3.328ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.130ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.CQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X15Y57.C3      net (fanout=9)        1.143   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X15Y57.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X14Y57.B6      net (fanout=1)        0.279   lut10389_3532
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.130ns (1.561ns logic, 3.569ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.119ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.235 - 0.252)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y59.CQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3
    SLICE_X15Y57.D5      net (fanout=6)        0.437   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
    SLICE_X15Y57.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X15Y57.C4      net (fanout=13)       0.343   lut10388_3531
    SLICE_X15Y57.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X14Y57.B6      net (fanout=1)        0.279   lut10389_3532
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.119ns (1.913ns logic, 3.206ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.105ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.235 - 0.247)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2
    SLICE_X15Y57.D1      net (fanout=8)        0.688   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
    SLICE_X15Y57.D       Tilo                  0.259   lut10361_3491
                                                       lut10361_3491
    SLICE_X14Y59.B2      net (fanout=1)        0.773   lut10361_3491
    SLICE_X14Y59.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X14Y59.C4      net (fanout=13)       0.297   lut10362_3492
    SLICE_X14Y59.CMUX    Tilo                  0.361   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.105ns (1.741ns logic, 3.364ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.092ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.BQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X15Y58.A3      net (fanout=14)       1.337   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X15Y58.A       Tilo                  0.259   lut10365_3494
                                                       lut10365_3494
    SLICE_X14Y59.C2      net (fanout=3)        0.594   lut10365_3494
    SLICE_X14Y59.CMUX    Tilo                  0.361   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.092ns (1.555ns logic, 3.537ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.058ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.235 - 0.247)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1
    SLICE_X15Y57.D2      net (fanout=8)        0.641   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<1>
    SLICE_X15Y57.D       Tilo                  0.259   lut10361_3491
                                                       lut10361_3491
    SLICE_X14Y59.B2      net (fanout=1)        0.773   lut10361_3491
    SLICE_X14Y59.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X14Y59.C4      net (fanout=13)       0.297   lut10362_3492
    SLICE_X14Y59.CMUX    Tilo                  0.361   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.058ns (1.741ns logic, 3.317ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.015ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X15Y58.A2      net (fanout=14)       1.277   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X15Y58.A       Tilo                  0.259   lut10365_3494
                                                       lut10365_3494
    SLICE_X14Y59.C2      net (fanout=3)        0.594   lut10365_3494
    SLICE_X14Y59.CMUX    Tilo                  0.361   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.015ns (1.538ns logic, 3.477ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.990ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.BQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X15Y57.C6      net (fanout=14)       1.003   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X15Y57.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X14Y57.B6      net (fanout=1)        0.279   lut10389_3532
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.990ns (1.561ns logic, 3.429ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.979ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X15Y57.C1      net (fanout=14)       1.009   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X15Y57.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X14Y57.B6      net (fanout=1)        0.279   lut10389_3532
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.979ns (1.544ns logic, 3.435ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.953ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.BQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X12Y60.D2      net (fanout=14)       1.498   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X12Y60.D       Tilo                  0.205   lut10369_3497
                                                       lut10369_3497
    SLICE_X14Y59.C6      net (fanout=4)        0.348   lut10369_3497
    SLICE_X14Y59.CMUX    Tilo                  0.361   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.953ns (1.501ns logic, 3.452ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.946ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.BQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X14Y59.B1      net (fanout=14)       1.544   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X14Y59.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X14Y59.C4      net (fanout=13)       0.297   lut10362_3492
    SLICE_X14Y59.CMUX    Tilo                  0.361   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.946ns (1.499ns logic, 3.447ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.937ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.CQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X14Y57.A5      net (fanout=9)        0.908   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X14Y57.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X14Y57.B4      net (fanout=1)        0.377   lut10391_3533
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.937ns (1.505ns logic, 3.432ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.923ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.BQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X14Y59.A4      net (fanout=14)       1.354   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X14Y59.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X14Y59.C1      net (fanout=3)        0.464   lut10367_3496
    SLICE_X14Y59.CMUX    Tilo                  0.361   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.923ns (1.499ns logic, 3.424ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.917ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.CQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X14Y59.A1      net (fanout=9)        1.348   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X14Y59.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X14Y59.C1      net (fanout=3)        0.464   lut10367_3496
    SLICE_X14Y59.CMUX    Tilo                  0.361   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.917ns (1.499ns logic, 3.418ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.910ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.235 - 0.252)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y59.CQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3
    SLICE_X15Y57.D5      net (fanout=6)        0.437   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
    SLICE_X15Y57.D       Tilo                  0.259   lut10361_3491
                                                       lut10361_3491
    SLICE_X14Y59.B2      net (fanout=1)        0.773   lut10361_3491
    SLICE_X14Y59.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X14Y59.C4      net (fanout=13)       0.297   lut10362_3492
    SLICE_X14Y59.CMUX    Tilo                  0.361   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.910ns (1.797ns logic, 3.113ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.916ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X13Y56.D3      net (fanout=14)       0.545   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X13Y56.D       Tilo                  0.259   lut10385_3528
                                                       lut10385_3528
    SLICE_X14Y57.B1      net (fanout=2)        0.680   lut10385_3528
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.916ns (1.544ns logic, 3.372ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.907ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X14Y57.A3      net (fanout=14)       0.895   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X14Y57.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X14Y57.B4      net (fanout=1)        0.377   lut10391_3533
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.907ns (1.488ns logic, 3.419ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.897ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.DQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3
    SLICE_X14Y59.B3      net (fanout=5)        1.273   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
    SLICE_X14Y59.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X14Y59.D1      net (fanout=13)       0.512   lut10362_3492
    SLICE_X14Y59.CMUX    Topdc                 0.368   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.897ns (1.506ns logic, 3.391ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.876ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.DQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3
    SLICE_X12Y60.D1      net (fanout=5)        1.421   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
    SLICE_X12Y60.D       Tilo                  0.205   lut10369_3497
                                                       lut10369_3497
    SLICE_X14Y59.C6      net (fanout=4)        0.348   lut10369_3497
    SLICE_X14Y59.CMUX    Tilo                  0.361   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.876ns (1.501ns logic, 3.375ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.875ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.CQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X15Y58.A4      net (fanout=9)        1.120   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X15Y58.A       Tilo                  0.259   lut10365_3494
                                                       lut10365_3494
    SLICE_X14Y59.C2      net (fanout=3)        0.594   lut10365_3494
    SLICE_X14Y59.CMUX    Tilo                  0.361   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.875ns (1.555ns logic, 3.320ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.879ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.235 - 0.247)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2
    SLICE_X14Y57.A1      net (fanout=8)        0.867   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
    SLICE_X14Y57.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X14Y57.B4      net (fanout=1)        0.377   lut10391_3533
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.879ns (1.488ns logic, 3.391ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.829ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.CQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X12Y60.D5      net (fanout=9)        1.051   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X12Y60.D       Tilo                  0.205   lut10369_3497
                                                       lut10369_3497
    SLICE_X14Y59.D4      net (fanout=4)        0.664   lut10369_3497
    SLICE_X14Y59.CMUX    Topdc                 0.368   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.829ns (1.508ns logic, 3.321ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.829ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X15Y57.C2      net (fanout=9)        0.859   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X15Y57.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X14Y57.B6      net (fanout=1)        0.279   lut10389_3532
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.829ns (1.544ns logic, 3.285ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.811ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X13Y56.D4      net (fanout=9)        0.440   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X13Y56.D       Tilo                  0.259   lut10385_3528
                                                       lut10385_3528
    SLICE_X14Y57.B1      net (fanout=2)        0.680   lut10385_3528
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.811ns (1.544ns logic, 3.267ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.798ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.BQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X15Y58.A3      net (fanout=14)       1.337   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X15Y58.A       Tilo                  0.259   lut10365_3494
                                                       lut10365_3494
    SLICE_X14Y59.D6      net (fanout=3)        0.293   lut10365_3494
    SLICE_X14Y59.CMUX    Topdc                 0.368   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.798ns (1.562ns logic, 3.236ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.794ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.DQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3
    SLICE_X14Y59.A5      net (fanout=5)        1.225   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
    SLICE_X14Y59.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X14Y59.C1      net (fanout=3)        0.464   lut10367_3496
    SLICE_X14Y59.CMUX    Tilo                  0.361   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.794ns (1.499ns logic, 3.295ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.783ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.BQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X14Y59.A4      net (fanout=14)       1.354   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X14Y59.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X14Y59.D5      net (fanout=3)        0.317   lut10367_3496
    SLICE_X14Y59.CMUX    Topdc                 0.368   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.783ns (1.506ns logic, 3.277ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.777ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.CQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X14Y59.A1      net (fanout=9)        1.348   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X14Y59.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X14Y59.D5      net (fanout=3)        0.317   lut10367_3496
    SLICE_X14Y59.CMUX    Topdc                 0.368   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.777ns (1.506ns logic, 3.271ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.775ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.235 - 0.247)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2
    SLICE_X13Y56.D5      net (fanout=8)        0.404   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
    SLICE_X13Y56.D       Tilo                  0.259   lut10385_3528
                                                       lut10385_3528
    SLICE_X14Y57.B1      net (fanout=2)        0.680   lut10385_3528
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.775ns (1.544ns logic, 3.231ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.767ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.CQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X14Y59.B4      net (fanout=9)        1.143   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X14Y59.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X14Y59.D1      net (fanout=13)       0.512   lut10362_3492
    SLICE_X14Y59.CMUX    Topdc                 0.368   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.767ns (1.506ns logic, 3.261ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.766ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X15Y58.A1      net (fanout=9)        1.028   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X15Y58.A       Tilo                  0.259   lut10365_3494
                                                       lut10365_3494
    SLICE_X14Y59.C2      net (fanout=3)        0.594   lut10365_3494
    SLICE_X14Y59.CMUX    Tilo                  0.361   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.766ns (1.538ns logic, 3.228ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.721ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X15Y58.A2      net (fanout=14)       1.277   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X15Y58.A       Tilo                  0.259   lut10365_3494
                                                       lut10365_3494
    SLICE_X14Y59.D6      net (fanout=3)        0.293   lut10365_3494
    SLICE_X14Y59.CMUX    Topdc                 0.368   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.721ns (1.545ns logic, 3.176ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.675ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.DQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3
    SLICE_X14Y59.B3      net (fanout=5)        1.273   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
    SLICE_X14Y59.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X14Y59.C4      net (fanout=13)       0.297   lut10362_3492
    SLICE_X14Y59.CMUX    Tilo                  0.361   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.675ns (1.499ns logic, 3.176ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.654ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.DQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3
    SLICE_X14Y59.A5      net (fanout=5)        1.225   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
    SLICE_X14Y59.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X14Y59.D5      net (fanout=3)        0.317   lut10367_3496
    SLICE_X14Y59.CMUX    Topdc                 0.368   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.654ns (1.506ns logic, 3.148ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.653ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.235 - 0.252)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y59.CQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3
    SLICE_X14Y59.A6      net (fanout=6)        0.315   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
    SLICE_X14Y59.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X14Y57.B2      net (fanout=3)        0.647   lut10367_3496
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.653ns (1.544ns logic, 3.109ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.640ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X12Y60.D3      net (fanout=14)       0.879   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X12Y60.D       Tilo                  0.205   lut10369_3497
                                                       lut10369_3497
    SLICE_X14Y59.D4      net (fanout=4)        0.664   lut10369_3497
    SLICE_X14Y59.CMUX    Topdc                 0.368   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.640ns (1.491ns logic, 3.149ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.606ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X14Y59.A2      net (fanout=9)        1.054   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X14Y59.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X14Y59.C1      net (fanout=3)        0.464   lut10367_3496
    SLICE_X14Y59.CMUX    Tilo                  0.361   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.606ns (1.482ns logic, 3.124ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.581ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.CQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X15Y58.A4      net (fanout=9)        1.120   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X15Y58.A       Tilo                  0.259   lut10365_3494
                                                       lut10365_3494
    SLICE_X14Y59.D6      net (fanout=3)        0.293   lut10365_3494
    SLICE_X14Y59.CMUX    Topdc                 0.368   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.581ns (1.562ns logic, 3.019ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.567ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X12Y60.D4      net (fanout=9)        0.806   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X12Y60.D       Tilo                  0.205   lut10369_3497
                                                       lut10369_3497
    SLICE_X14Y59.D4      net (fanout=4)        0.664   lut10369_3497
    SLICE_X14Y59.CMUX    Topdc                 0.368   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.567ns (1.491ns logic, 3.076ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.562ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X14Y57.A6      net (fanout=9)        0.550   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X14Y57.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X14Y57.B4      net (fanout=1)        0.377   lut10391_3533
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.562ns (1.488ns logic, 3.074ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.545ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.CQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X14Y59.B4      net (fanout=9)        1.143   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X14Y59.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X14Y59.C4      net (fanout=13)       0.297   lut10362_3492
    SLICE_X14Y59.CMUX    Tilo                  0.361   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.545ns (1.499ns logic, 3.046ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.527ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.235 - 0.247)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2
    SLICE_X15Y57.C5      net (fanout=8)        0.557   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
    SLICE_X15Y57.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X14Y57.B6      net (fanout=1)        0.279   lut10389_3532
    SLICE_X14Y57.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CX      net (fanout=1)        0.541   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X14Y59.CMUX    Tcxc                  0.164   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.527ns (1.544ns logic, 2.983ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.506ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.CQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X12Y60.D5      net (fanout=9)        1.051   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X12Y60.D       Tilo                  0.205   lut10369_3497
                                                       lut10369_3497
    SLICE_X14Y59.C6      net (fanout=4)        0.348   lut10369_3497
    SLICE_X14Y59.CMUX    Tilo                  0.361   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.506ns (1.501ns logic, 3.005ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.505ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X14Y59.A3      net (fanout=14)       0.953   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X14Y59.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X14Y59.C1      net (fanout=3)        0.464   lut10367_3496
    SLICE_X14Y59.CMUX    Tilo                  0.361   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.505ns (1.482ns logic, 3.023ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.472ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X15Y58.A1      net (fanout=9)        1.028   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X15Y58.A       Tilo                  0.259   lut10365_3494
                                                       lut10365_3494
    SLICE_X14Y59.D6      net (fanout=3)        0.293   lut10365_3494
    SLICE_X14Y59.CMUX    Topdc                 0.368   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.472ns (1.545ns logic, 2.927ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.466ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X14Y59.A2      net (fanout=9)        1.054   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X14Y59.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X14Y59.D5      net (fanout=3)        0.317   lut10367_3496
    SLICE_X14Y59.CMUX    Topdc                 0.368   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.466ns (1.489ns logic, 2.977ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.418ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X14Y59.B5      net (fanout=9)        0.811   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X14Y59.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X14Y59.D1      net (fanout=13)       0.512   lut10362_3492
    SLICE_X14Y59.CMUX    Topdc                 0.368   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.418ns (1.489ns logic, 2.929ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.365ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X14Y59.A3      net (fanout=14)       0.953   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X14Y59.A       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X14Y59.D5      net (fanout=3)        0.317   lut10367_3496
    SLICE_X14Y59.CMUX    Topdc                 0.368   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.365ns (1.489ns logic, 2.876ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.348ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X14Y59.B6      net (fanout=14)       0.741   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X14Y59.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X14Y59.D1      net (fanout=13)       0.512   lut10362_3492
    SLICE_X14Y59.CMUX    Topdc                 0.368   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.348ns (1.489ns logic, 2.859ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.317ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X12Y60.D3      net (fanout=14)       0.879   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X12Y60.D       Tilo                  0.205   lut10369_3497
                                                       lut10369_3497
    SLICE_X14Y59.C6      net (fanout=4)        0.348   lut10369_3497
    SLICE_X14Y59.CMUX    Tilo                  0.361   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.317ns (1.484ns logic, 2.833ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.244ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X12Y60.D4      net (fanout=9)        0.806   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X12Y60.D       Tilo                  0.205   lut10369_3497
                                                       lut10369_3497
    SLICE_X14Y59.C6      net (fanout=4)        0.348   lut10369_3497
    SLICE_X14Y59.CMUX    Tilo                  0.361   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.244ns (1.484ns logic, 2.760ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.196ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X14Y59.B5      net (fanout=9)        0.811   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X14Y59.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X14Y59.C4      net (fanout=13)       0.297   lut10362_3492
    SLICE_X14Y59.CMUX    Tilo                  0.361   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.196ns (1.482ns logic, 2.714ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.167ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.235 - 0.247)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2
    SLICE_X15Y58.A5      net (fanout=8)        0.429   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
    SLICE_X15Y58.A       Tilo                  0.259   lut10365_3494
                                                       lut10365_3494
    SLICE_X14Y59.C2      net (fanout=3)        0.594   lut10365_3494
    SLICE_X14Y59.CMUX    Tilo                  0.361   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.167ns (1.538ns logic, 2.629ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.126ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.235 - 0.245)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X14Y59.B6      net (fanout=14)       0.741   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X14Y59.B       Tilo                  0.203   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X14Y59.C4      net (fanout=13)       0.297   lut10362_3492
    SLICE_X14Y59.CMUX    Tilo                  0.361   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.126ns (1.482ns logic, 2.644ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.098ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.235 - 0.247)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1
    SLICE_X15Y58.A6      net (fanout=8)        0.360   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<1>
    SLICE_X15Y58.A       Tilo                  0.259   lut10365_3494
                                                       lut10365_3494
    SLICE_X14Y59.C2      net (fanout=3)        0.594   lut10365_3494
    SLICE_X14Y59.CMUX    Tilo                  0.361   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X12Y60.C1      net (fanout=1)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.098ns (1.538ns logic, 2.560ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_8 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.090ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.590 - 0.600)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_8 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y83.BMUX    Tshcko                0.461   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_8
    SLICE_X12Y60.C3      net (fanout=13)       2.175   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<8>
    SLICE_X12Y60.C       Tilo                  0.205   lut10369_3497
                                                       lut10399_4798
    SLICE_X7Y58.B2       net (fanout=1)        0.927   lut10399_4798
    SLICE_X7Y58.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.090ns (0.988ns logic, 3.102ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (SLICE_X33Y70.B4), 76 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.721ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.568 - 0.623)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y52.CQ       Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2
    SLICE_X29Y66.D1      net (fanout=14)       3.055   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d<2>
    SLICE_X29Y66.DMUX    Tilo                  0.313   lut9836_3467
                                                       lut9846_3475
    SLICE_X30Y67.A2      net (fanout=2)        0.883   lut9846_3475
    SLICE_X30Y67.A       Tilo                  0.203   lut9858_3465
                                                       lut9847_3476
    SLICE_X30Y67.D3      net (fanout=1)        0.296   lut9847_3476
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.721ns (1.597ns logic, 5.124ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.308ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.568 - 0.623)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y52.CQ       Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2
    SLICE_X29Y66.D1      net (fanout=14)       3.055   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d<2>
    SLICE_X29Y66.D       Tilo                  0.259   lut9836_3467
                                                       lut9836_3467
    SLICE_X29Y66.C6      net (fanout=2)        0.124   lut9836_3467
    SLICE_X29Y66.C       Tilo                  0.259   lut9836_3467
                                                       lut9837_3468
    SLICE_X30Y67.D5      net (fanout=1)        0.640   lut9837_3468
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.308ns (1.599ns logic, 4.709ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.380ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.568 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X31Y68.B2      net (fanout=15)       1.673   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X31Y68.B       Tilo                  0.259   lut9842_3473
                                                       lut9841_3472
    SLICE_X31Y68.C1      net (fanout=1)        0.580   lut9841_3472
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X30Y67.D2      net (fanout=11)       0.638   lut9842_3473
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.380ns (1.599ns logic, 3.781ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.195ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.568 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X31Y68.B3      net (fanout=15)       1.488   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X31Y68.B       Tilo                  0.259   lut9842_3473
                                                       lut9841_3472
    SLICE_X31Y68.C1      net (fanout=1)        0.580   lut9841_3472
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X30Y67.D2      net (fanout=11)       0.638   lut9842_3473
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.195ns (1.599ns logic, 3.596ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.878ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.476 - 0.531)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X31Y68.B4      net (fanout=8)        1.171   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X31Y68.B       Tilo                  0.259   lut9842_3473
                                                       lut9841_3472
    SLICE_X31Y68.C1      net (fanout=1)        0.580   lut9841_3472
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X30Y67.D2      net (fanout=11)       0.638   lut9842_3473
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.878ns (1.599ns logic, 3.279ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.862ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.568 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X31Y67.B3      net (fanout=15)       1.327   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X31Y67.BMUX    Tilo                  0.313   lut9839_3470
                                                       lut9849_3478
    SLICE_X30Y66.A3      net (fanout=4)        0.494   lut9849_3478
    SLICE_X30Y66.A       Tilo                  0.203   lut9852_3480
                                                       lut9852_3480
    SLICE_X30Y67.D6      net (fanout=1)        0.554   lut9852_3480
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.862ns (1.597ns logic, 3.265ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.838ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.568 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X31Y67.B3      net (fanout=15)       1.327   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X31Y67.BMUX    Tilo                  0.313   lut9839_3470
                                                       lut9849_3478
    SLICE_X31Y67.A3      net (fanout=4)        0.319   lut9849_3478
    SLICE_X31Y67.A       Tilo                  0.259   lut9839_3470
                                                       lut9850_3479
    SLICE_X30Y67.D1      net (fanout=1)        0.649   lut9850_3479
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.838ns (1.653ns logic, 3.185ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.841ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y70.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    SLICE_X31Y68.B1      net (fanout=5)        1.134   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
    SLICE_X31Y68.B       Tilo                  0.259   lut9842_3473
                                                       lut9841_3472
    SLICE_X31Y68.C1      net (fanout=1)        0.580   lut9841_3472
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X30Y67.D2      net (fanout=11)       0.638   lut9842_3473
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.841ns (1.599ns logic, 3.242ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.782ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.476 - 0.531)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X31Y68.B5      net (fanout=15)       1.075   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X31Y68.B       Tilo                  0.259   lut9842_3473
                                                       lut9841_3472
    SLICE_X31Y68.C1      net (fanout=1)        0.580   lut9841_3472
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X30Y67.D2      net (fanout=11)       0.638   lut9842_3473
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.782ns (1.599ns logic, 3.183ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.764ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.568 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X33Y68.B1      net (fanout=15)       1.710   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y68.C4      net (fanout=5)        0.305   lut9864_3515
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X30Y67.CX      net (fanout=4)        0.464   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X30Y67.CMUX    Tcxc                  0.164   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.764ns (1.395ns logic, 3.369ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.754ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.476 - 0.530)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.DQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X31Y68.C2      net (fanout=9)        1.010   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X31Y68.CMUX    Tilo                  0.313   lut9842_3473
                                                       lut9863_3514
    SLICE_X33Y68.B5      net (fanout=1)        0.377   lut9863_3514
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y68.C4      net (fanout=5)        0.305   lut9864_3515
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X30Y67.CX      net (fanout=4)        0.464   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X30Y67.CMUX    Tcxc                  0.164   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.754ns (1.708ns logic, 3.046ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.684ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.476 - 0.531)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X31Y68.B6      net (fanout=15)       0.977   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X31Y68.B       Tilo                  0.259   lut9842_3473
                                                       lut9841_3472
    SLICE_X31Y68.C1      net (fanout=1)        0.580   lut9841_3472
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X30Y67.D2      net (fanout=11)       0.638   lut9842_3473
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.684ns (1.599ns logic, 3.085ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.617ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.568 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X33Y68.B4      net (fanout=15)       1.563   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y68.C4      net (fanout=5)        0.305   lut9864_3515
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X30Y67.CX      net (fanout=4)        0.464   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X30Y67.CMUX    Tcxc                  0.164   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.617ns (1.395ns logic, 3.222ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.617ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.568 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X31Y66.A5      net (fanout=15)       1.187   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X31Y66.AMUX    Tilo                  0.313   lut9844_3463
                                                       lut9845_3474
    SLICE_X30Y67.A1      net (fanout=2)        0.647   lut9845_3474
    SLICE_X30Y67.A       Tilo                  0.203   lut9858_3465
                                                       lut9847_3476
    SLICE_X30Y67.D3      net (fanout=1)        0.296   lut9847_3476
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.617ns (1.597ns logic, 3.020ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.632ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.476 - 0.497)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y86.CMUX    Tshcko                0.461   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8
    SLICE_X33Y68.C1      net (fanout=4)        2.072   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<8>
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X30Y67.CX      net (fanout=4)        0.464   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X30Y67.CMUX    Tcxc                  0.164   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.632ns (1.206ns logic, 3.426ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.569ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.568 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X31Y66.A3      net (fanout=15)       1.139   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X31Y66.AMUX    Tilo                  0.313   lut9844_3463
                                                       lut9845_3474
    SLICE_X30Y67.A1      net (fanout=2)        0.647   lut9845_3474
    SLICE_X30Y67.A       Tilo                  0.203   lut9858_3465
                                                       lut9847_3476
    SLICE_X30Y67.D3      net (fanout=1)        0.296   lut9847_3476
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.569ns (1.597ns logic, 2.972ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.529ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.476 - 0.531)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X31Y67.B4      net (fanout=15)       0.994   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X31Y67.BMUX    Tilo                  0.313   lut9839_3470
                                                       lut9849_3478
    SLICE_X30Y66.A3      net (fanout=4)        0.494   lut9849_3478
    SLICE_X30Y66.A       Tilo                  0.203   lut9852_3480
                                                       lut9852_3480
    SLICE_X30Y67.D6      net (fanout=1)        0.554   lut9852_3480
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.529ns (1.597ns logic, 2.932ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.508ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.476 - 0.530)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X31Y68.C3      net (fanout=6)        0.764   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X31Y68.CMUX    Tilo                  0.313   lut9842_3473
                                                       lut9863_3514
    SLICE_X33Y68.B5      net (fanout=1)        0.377   lut9863_3514
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y68.C4      net (fanout=5)        0.305   lut9864_3515
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X30Y67.CX      net (fanout=4)        0.464   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X30Y67.CMUX    Tcxc                  0.164   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.508ns (1.708ns logic, 2.800ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.505ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.476 - 0.531)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X31Y67.B4      net (fanout=15)       0.994   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X31Y67.BMUX    Tilo                  0.313   lut9839_3470
                                                       lut9849_3478
    SLICE_X31Y67.A3      net (fanout=4)        0.319   lut9849_3478
    SLICE_X31Y67.A       Tilo                  0.259   lut9839_3470
                                                       lut9850_3479
    SLICE_X30Y67.D1      net (fanout=1)        0.649   lut9850_3479
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.505ns (1.653ns logic, 2.852ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.505ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.476 - 0.530)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X31Y68.C5      net (fanout=11)       0.761   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X31Y68.CMUX    Tilo                  0.313   lut9842_3473
                                                       lut9863_3514
    SLICE_X33Y68.B5      net (fanout=1)        0.377   lut9863_3514
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y68.C4      net (fanout=5)        0.305   lut9864_3515
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X30Y67.CX      net (fanout=4)        0.464   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X30Y67.CMUX    Tcxc                  0.164   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.505ns (1.708ns logic, 2.797ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.437ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.568 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X29Y66.D3      net (fanout=15)       0.771   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X29Y66.DMUX    Tilo                  0.313   lut9836_3467
                                                       lut9846_3475
    SLICE_X30Y67.A2      net (fanout=2)        0.883   lut9846_3475
    SLICE_X30Y67.A       Tilo                  0.203   lut9858_3465
                                                       lut9847_3476
    SLICE_X30Y67.D3      net (fanout=1)        0.296   lut9847_3476
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.437ns (1.597ns logic, 2.840ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.440ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.476 - 0.531)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X33Y68.B3      net (fanout=15)       1.386   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y68.C4      net (fanout=5)        0.305   lut9864_3515
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X30Y67.CX      net (fanout=4)        0.464   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X30Y67.CMUX    Tcxc                  0.164   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.440ns (1.395ns logic, 3.045ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.399ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.476 - 0.531)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X33Y68.B2      net (fanout=8)        1.345   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y68.C4      net (fanout=5)        0.305   lut9864_3515
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X30Y67.CX      net (fanout=4)        0.464   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X30Y67.CMUX    Tcxc                  0.164   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.399ns (1.395ns logic, 3.004ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.431ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y70.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    SLICE_X31Y68.C4      net (fanout=5)        0.687   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
    SLICE_X31Y68.CMUX    Tilo                  0.313   lut9842_3473
                                                       lut9863_3514
    SLICE_X33Y68.B5      net (fanout=1)        0.377   lut9863_3514
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y68.C4      net (fanout=5)        0.305   lut9864_3515
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X30Y67.CX      net (fanout=4)        0.464   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X30Y67.CMUX    Tcxc                  0.164   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.431ns (1.708ns logic, 2.723ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.358ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.568 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X31Y66.A5      net (fanout=15)       1.187   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X31Y66.A       Tilo                  0.259   lut9844_3463
                                                       lut9844_3463
    SLICE_X30Y67.A4      net (fanout=2)        0.442   lut9844_3463
    SLICE_X30Y67.A       Tilo                  0.203   lut9858_3465
                                                       lut9847_3476
    SLICE_X30Y67.D3      net (fanout=1)        0.296   lut9847_3476
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.358ns (1.543ns logic, 2.815ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.358ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.476 - 0.531)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X31Y66.A1      net (fanout=15)       0.928   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X31Y66.AMUX    Tilo                  0.313   lut9844_3463
                                                       lut9845_3474
    SLICE_X30Y67.A1      net (fanout=2)        0.647   lut9845_3474
    SLICE_X30Y67.A       Tilo                  0.203   lut9858_3465
                                                       lut9847_3476
    SLICE_X30Y67.D3      net (fanout=1)        0.296   lut9847_3476
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.358ns (1.597ns logic, 2.761ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.325ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.476 - 0.531)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X29Y66.D2      net (fanout=15)       0.659   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X29Y66.DMUX    Tilo                  0.313   lut9836_3467
                                                       lut9846_3475
    SLICE_X30Y67.A2      net (fanout=2)        0.883   lut9846_3475
    SLICE_X30Y67.A       Tilo                  0.203   lut9858_3465
                                                       lut9847_3476
    SLICE_X30Y67.D3      net (fanout=1)        0.296   lut9847_3476
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.325ns (1.597ns logic, 2.728ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.324ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.476 - 0.531)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X31Y66.A4      net (fanout=15)       0.894   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X31Y66.AMUX    Tilo                  0.313   lut9844_3463
                                                       lut9845_3474
    SLICE_X30Y67.A1      net (fanout=2)        0.647   lut9845_3474
    SLICE_X30Y67.A       Tilo                  0.203   lut9858_3465
                                                       lut9847_3476
    SLICE_X30Y67.D3      net (fanout=1)        0.296   lut9847_3476
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.324ns (1.597ns logic, 2.727ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.310ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.568 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X31Y66.A3      net (fanout=15)       1.139   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X31Y66.A       Tilo                  0.259   lut9844_3463
                                                       lut9844_3463
    SLICE_X30Y67.A4      net (fanout=2)        0.442   lut9844_3463
    SLICE_X30Y67.A       Tilo                  0.203   lut9858_3465
                                                       lut9847_3476
    SLICE_X30Y67.D3      net (fanout=1)        0.296   lut9847_3476
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.310ns (1.543ns logic, 2.767ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.108ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.476 - 0.531)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X33Y68.B6      net (fanout=15)       1.054   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X33Y68.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       lut9864_3515
    SLICE_X33Y68.C4      net (fanout=5)        0.305   lut9864_3515
    SLICE_X33Y68.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o1
    SLICE_X30Y67.CX      net (fanout=4)        0.464   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_237_o
    SLICE_X30Y67.CMUX    Tcxc                  0.164   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.108ns (1.395ns logic, 2.713ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.099ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.476 - 0.531)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X31Y66.A1      net (fanout=15)       0.928   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X31Y66.A       Tilo                  0.259   lut9844_3463
                                                       lut9844_3463
    SLICE_X30Y67.A4      net (fanout=2)        0.442   lut9844_3463
    SLICE_X30Y67.A       Tilo                  0.203   lut9858_3465
                                                       lut9847_3476
    SLICE_X30Y67.D3      net (fanout=1)        0.296   lut9847_3476
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.099ns (1.543ns logic, 2.556ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.094ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.476 - 0.530)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X29Y66.D4      net (fanout=6)        0.428   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X29Y66.DMUX    Tilo                  0.313   lut9836_3467
                                                       lut9846_3475
    SLICE_X30Y67.A2      net (fanout=2)        0.883   lut9846_3475
    SLICE_X30Y67.A       Tilo                  0.203   lut9858_3465
                                                       lut9847_3476
    SLICE_X30Y67.D3      net (fanout=1)        0.296   lut9847_3476
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.094ns (1.597ns logic, 2.497ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.071ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.568 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X31Y67.A6      net (fanout=15)       1.192   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X31Y67.A       Tilo                  0.259   lut9839_3470
                                                       lut9850_3479
    SLICE_X30Y67.D1      net (fanout=1)        0.649   lut9850_3479
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.071ns (1.340ns logic, 2.731ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.065ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.476 - 0.531)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X31Y66.A4      net (fanout=15)       0.894   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X31Y66.A       Tilo                  0.259   lut9844_3463
                                                       lut9844_3463
    SLICE_X30Y67.A4      net (fanout=2)        0.442   lut9844_3463
    SLICE_X30Y67.A       Tilo                  0.203   lut9858_3465
                                                       lut9847_3476
    SLICE_X30Y67.D3      net (fanout=1)        0.296   lut9847_3476
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.065ns (1.543ns logic, 2.522ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.024ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.568 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X29Y66.D3      net (fanout=15)       0.771   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X29Y66.D       Tilo                  0.259   lut9836_3467
                                                       lut9836_3467
    SLICE_X29Y66.C6      net (fanout=2)        0.124   lut9836_3467
    SLICE_X29Y66.C       Tilo                  0.259   lut9836_3467
                                                       lut9837_3468
    SLICE_X30Y67.D5      net (fanout=1)        0.640   lut9837_3468
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.024ns (1.599ns logic, 2.425ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.991ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.568 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X31Y67.B1      net (fanout=15)       1.494   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X31Y67.B       Tilo                  0.259   lut9839_3470
                                                       lut9839_3470
    SLICE_X30Y67.D4      net (fanout=1)        0.267   lut9839_3470
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.991ns (1.340ns logic, 2.651ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.950ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.568 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X30Y66.A5      net (fanout=15)       1.222   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X30Y66.A       Tilo                  0.203   lut9852_3480
                                                       lut9852_3480
    SLICE_X30Y67.D6      net (fanout=1)        0.554   lut9852_3480
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.950ns (1.284ns logic, 2.666ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.942ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.476 - 0.531)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X31Y67.A1      net (fanout=8)        1.063   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X31Y67.A       Tilo                  0.259   lut9839_3470
                                                       lut9850_3479
    SLICE_X30Y67.D1      net (fanout=1)        0.649   lut9850_3479
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.942ns (1.340ns logic, 2.602ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.912ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.476 - 0.531)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X29Y66.D2      net (fanout=15)       0.659   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X29Y66.D       Tilo                  0.259   lut9836_3467
                                                       lut9836_3467
    SLICE_X29Y66.C6      net (fanout=2)        0.124   lut9836_3467
    SLICE_X29Y66.C       Tilo                  0.259   lut9836_3467
                                                       lut9837_3468
    SLICE_X30Y67.D5      net (fanout=1)        0.640   lut9837_3468
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.912ns (1.599ns logic, 2.313ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.878ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.476 - 0.530)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.DQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X31Y68.C2      net (fanout=9)        1.010   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X30Y67.D2      net (fanout=11)       0.638   lut9842_3473
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.878ns (1.340ns logic, 2.538ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.824ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.568 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X31Y67.B3      net (fanout=15)       1.327   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X31Y67.B       Tilo                  0.259   lut9839_3470
                                                       lut9839_3470
    SLICE_X30Y67.D4      net (fanout=1)        0.267   lut9839_3470
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.824ns (1.340ns logic, 2.484ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.815ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.568 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X30Y67.B5      net (fanout=15)       1.381   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X30Y67.B       Tilo                  0.203   lut9858_3465
                                                       lut9858_3465
    SLICE_X30Y67.C4      net (fanout=3)        0.267   lut9858_3465
    SLICE_X30Y67.CMUX    Tilo                  0.361   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.815ns (1.277ns logic, 2.538ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.799ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.476 - 0.530)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X30Y66.A1      net (fanout=11)       1.071   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X30Y66.A       Tilo                  0.203   lut9852_3480
                                                       lut9852_3480
    SLICE_X30Y67.D6      net (fanout=1)        0.554   lut9852_3480
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.799ns (1.284ns logic, 2.515ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.789ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.476 - 0.531)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X31Y67.A5      net (fanout=15)       0.910   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X31Y67.A       Tilo                  0.259   lut9839_3470
                                                       lut9850_3479
    SLICE_X30Y67.D1      net (fanout=1)        0.649   lut9850_3479
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.789ns (1.340ns logic, 2.449ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.789ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.476 - 0.531)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X30Y67.B1      net (fanout=15)       1.355   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X30Y67.B       Tilo                  0.203   lut9858_3465
                                                       lut9858_3465
    SLICE_X30Y67.C4      net (fanout=3)        0.267   lut9858_3465
    SLICE_X30Y67.CMUX    Tilo                  0.361   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.789ns (1.277ns logic, 2.512ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.766ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.568 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X29Y66.C3      net (fanout=15)       0.896   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X29Y66.C       Tilo                  0.259   lut9836_3467
                                                       lut9837_3468
    SLICE_X30Y67.D5      net (fanout=1)        0.640   lut9837_3468
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.766ns (1.340ns logic, 2.426ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.762ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.568 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X31Y66.A5      net (fanout=15)       1.187   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X31Y66.A       Tilo                  0.259   lut9844_3463
                                                       lut9844_3463
    SLICE_X30Y67.C5      net (fanout=2)        0.352   lut9844_3463
    SLICE_X30Y67.CMUX    Tilo                  0.361   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.762ns (1.333ns logic, 2.429ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.734ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.476 - 0.530)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.DQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X31Y67.A2      net (fanout=9)        0.855   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X31Y67.A       Tilo                  0.259   lut9839_3470
                                                       lut9850_3479
    SLICE_X30Y67.D1      net (fanout=1)        0.649   lut9850_3479
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.734ns (1.340ns logic, 2.394ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.714ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.568 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X31Y66.A3      net (fanout=15)       1.139   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X31Y66.A       Tilo                  0.259   lut9844_3463
                                                       lut9844_3463
    SLICE_X30Y67.C5      net (fanout=2)        0.352   lut9844_3463
    SLICE_X30Y67.CMUX    Tilo                  0.361   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.714ns (1.333ns logic, 2.381ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.681ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.476 - 0.530)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X29Y66.D4      net (fanout=6)        0.428   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X29Y66.D       Tilo                  0.259   lut9836_3467
                                                       lut9836_3467
    SLICE_X29Y66.C6      net (fanout=2)        0.124   lut9836_3467
    SLICE_X29Y66.C       Tilo                  0.259   lut9836_3467
                                                       lut9837_3468
    SLICE_X30Y67.D5      net (fanout=1)        0.640   lut9837_3468
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.681ns (1.599ns logic, 2.082ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.672ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.476 - 0.531)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X29Y66.C2      net (fanout=15)       0.802   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X29Y66.C       Tilo                  0.259   lut9836_3467
                                                       lut9837_3468
    SLICE_X30Y67.D5      net (fanout=1)        0.640   lut9837_3468
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.672ns (1.340ns logic, 2.332ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.656ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.568 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X29Y66.C5      net (fanout=15)       0.786   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X29Y66.C       Tilo                  0.259   lut9836_3467
                                                       lut9837_3468
    SLICE_X30Y67.D5      net (fanout=1)        0.640   lut9837_3468
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.656ns (1.340ns logic, 2.316ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.650ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.476 - 0.531)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X30Y66.A2      net (fanout=15)       0.922   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X30Y66.A       Tilo                  0.203   lut9852_3480
                                                       lut9852_3480
    SLICE_X30Y67.D6      net (fanout=1)        0.554   lut9852_3480
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.650ns (1.284ns logic, 2.366ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.626ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.568 - 0.630)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X30Y67.B6      net (fanout=15)       1.192   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X30Y67.B       Tilo                  0.203   lut9858_3465
                                                       lut9858_3465
    SLICE_X30Y67.C4      net (fanout=3)        0.267   lut9858_3465
    SLICE_X30Y67.CMUX    Tilo                  0.361   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.626ns (1.277ns logic, 2.349ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.632ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.476 - 0.530)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X31Y68.C3      net (fanout=6)        0.764   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X30Y67.D2      net (fanout=11)       0.638   lut9842_3473
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.632ns (1.340ns logic, 2.292ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.629ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.476 - 0.530)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X31Y68.C5      net (fanout=11)       0.761   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X30Y67.D2      net (fanout=11)       0.638   lut9842_3473
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.629ns (1.340ns logic, 2.289ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.627ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.476 - 0.531)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X29Y66.C1      net (fanout=15)       0.757   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X29Y66.C       Tilo                  0.259   lut9836_3467
                                                       lut9837_3468
    SLICE_X30Y67.D5      net (fanout=1)        0.640   lut9837_3468
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.627ns (1.340ns logic, 2.287ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.588ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.476 - 0.530)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X31Y67.A4      net (fanout=11)       0.709   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X31Y67.A       Tilo                  0.259   lut9839_3470
                                                       lut9850_3479
    SLICE_X30Y67.D1      net (fanout=1)        0.649   lut9850_3479
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.588ns (1.340ns logic, 2.248ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.595ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y70.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    SLICE_X31Y67.B2      net (fanout=5)        1.098   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
    SLICE_X31Y67.B       Tilo                  0.259   lut9839_3470
                                                       lut9839_3470
    SLICE_X30Y67.D4      net (fanout=1)        0.267   lut9839_3470
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.595ns (1.340ns logic, 2.255ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.503ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.476 - 0.531)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X31Y66.A1      net (fanout=15)       0.928   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X31Y66.A       Tilo                  0.259   lut9844_3463
                                                       lut9844_3463
    SLICE_X30Y67.C5      net (fanout=2)        0.352   lut9844_3463
    SLICE_X30Y67.CMUX    Tilo                  0.361   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.503ns (1.333ns logic, 2.170ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.555ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y70.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    SLICE_X31Y68.C4      net (fanout=5)        0.687   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
    SLICE_X31Y68.C       Tilo                  0.259   lut9842_3473
                                                       lut9842_3473
    SLICE_X30Y67.D2      net (fanout=11)       0.638   lut9842_3473
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.555ns (1.340ns logic, 2.215ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.491ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.476 - 0.531)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X31Y67.B4      net (fanout=15)       0.994   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X31Y67.B       Tilo                  0.259   lut9839_3470
                                                       lut9839_3470
    SLICE_X30Y67.D4      net (fanout=1)        0.267   lut9839_3470
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.491ns (1.340ns logic, 2.151ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.490ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.476 - 0.531)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X30Y66.A4      net (fanout=8)        0.762   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X30Y66.A       Tilo                  0.203   lut9852_3480
                                                       lut9852_3480
    SLICE_X30Y67.D6      net (fanout=1)        0.554   lut9852_3480
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.490ns (1.284ns logic, 2.206ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.469ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.476 - 0.531)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X31Y66.A4      net (fanout=15)       0.894   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X31Y66.A       Tilo                  0.259   lut9844_3463
                                                       lut9844_3463
    SLICE_X30Y67.C5      net (fanout=2)        0.352   lut9844_3463
    SLICE_X30Y67.CMUX    Tilo                  0.361   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.469ns (1.333ns logic, 2.136ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.466ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.476 - 0.531)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X30Y67.B3      net (fanout=15)       1.032   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X30Y67.B       Tilo                  0.203   lut9858_3465
                                                       lut9858_3465
    SLICE_X30Y67.C4      net (fanout=3)        0.267   lut9858_3465
    SLICE_X30Y67.CMUX    Tilo                  0.361   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.466ns (1.277ns logic, 2.189ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.429ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.476 - 0.530)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.DQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X30Y66.A6      net (fanout=9)        0.701   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X30Y66.A       Tilo                  0.203   lut9852_3480
                                                       lut9852_3480
    SLICE_X30Y67.D6      net (fanout=1)        0.554   lut9852_3480
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (1.284ns logic, 2.145ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.411ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.476 - 0.531)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X31Y67.B5      net (fanout=15)       0.914   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X31Y67.B       Tilo                  0.259   lut9839_3470
                                                       lut9839_3470
    SLICE_X30Y67.D4      net (fanout=1)        0.267   lut9839_3470
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.411ns (1.340ns logic, 2.071ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.412ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.476 - 0.530)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X30Y67.B2      net (fanout=6)        0.978   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X30Y67.B       Tilo                  0.203   lut9858_3465
                                                       lut9858_3465
    SLICE_X30Y67.C4      net (fanout=3)        0.267   lut9858_3465
    SLICE_X30Y67.CMUX    Tilo                  0.361   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.412ns (1.277ns logic, 2.135ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.372ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.476 - 0.530)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X29Y66.C4      net (fanout=11)       0.502   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X29Y66.C       Tilo                  0.259   lut9836_3467
                                                       lut9837_3468
    SLICE_X30Y67.D5      net (fanout=1)        0.640   lut9837_3468
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.372ns (1.340ns logic, 2.032ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.355ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.476 - 0.530)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X30Y67.A3      net (fanout=11)       0.885   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X30Y67.A       Tilo                  0.203   lut9858_3465
                                                       lut9847_3476
    SLICE_X30Y67.D3      net (fanout=1)        0.296   lut9847_3476
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.355ns (1.284ns logic, 2.071ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.216ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.476 - 0.531)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X30Y67.A6      net (fanout=8)        0.746   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X30Y67.A       Tilo                  0.203   lut9858_3465
                                                       lut9847_3476
    SLICE_X30Y67.D3      net (fanout=1)        0.296   lut9847_3476
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.284ns logic, 1.932ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.139ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.476 - 0.530)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X30Y67.B4      net (fanout=11)       0.705   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X30Y67.B       Tilo                  0.203   lut9858_3465
                                                       lut9858_3465
    SLICE_X30Y67.C4      net (fanout=3)        0.267   lut9858_3465
    SLICE_X30Y67.CMUX    Tilo                  0.361   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.139ns (1.277ns logic, 1.862ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.110ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.476 - 0.530)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.DQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X30Y67.A5      net (fanout=9)        0.640   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X30Y67.A       Tilo                  0.203   lut9858_3465
                                                       lut9847_3476
    SLICE_X30Y67.D3      net (fanout=1)        0.296   lut9847_3476
    SLICE_X30Y67.CMUX    Topdc                 0.368   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.110ns (1.284ns logic, 1.826ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      2.993ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (0.476 - 0.531)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X30Y67.C6      net (fanout=8)        1.029   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X30Y67.CMUX    Tilo                  0.361   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      2.993ns (1.074ns logic, 1.919ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      2.973ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y70.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    SLICE_X30Y67.C1      net (fanout=5)        1.009   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
    SLICE_X30Y67.CMUX    Tilo                  0.361   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      2.973ns (1.074ns logic, 1.899ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      2.692ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.476 - 0.530)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.DQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X30Y67.C3      net (fanout=9)        0.728   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X30Y67.CMUX    Tilo                  0.361   lut9858_3465
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.B4      net (fanout=1)        0.890   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>2
    SLICE_X33Y70.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9872_4566
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      2.692ns (1.074ns logic, 1.618ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg_1 (SLICE_X18Y52.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg_0 (FF)
  Destination:          Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/pllout_x1 rising at 9.260ns
  Destination Clock:    Inst_SysCon/pllout_x1 rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg_0 to Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y52.CQ      Tcko                  0.234   Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg<1>
                                                       Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg_0
    SLICE_X18Y52.DX      net (fanout=1)        0.158   Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg<0>
    SLICE_X18Y52.CLK     Tckdi       (-Th)    -0.041   Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg<1>
                                                       Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.275ns logic, 0.158ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/rd_data_sel (SLICE_X5Y73.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/rd_data_sel (FF)
  Destination:          Inst_FBCtl/rd_data_sel (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/rd_data_sel to Inst_FBCtl/rd_data_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y73.AQ       Tcko                  0.198   Inst_FBCtl/rd_data_sel
                                                       Inst_FBCtl/rd_data_sel
    SLICE_X5Y73.A6       net (fanout=10)       0.021   Inst_FBCtl/rd_data_sel
    SLICE_X5Y73.CLK      Tah         (-Th)    -0.215   Inst_FBCtl/rd_data_sel
                                                       ][60725_6071_INV_0
                                                       Inst_FBCtl/rd_data_sel
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.413ns logic, 0.021ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (SLICE_X33Y91.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.AQ      Tcko                  0.198   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X33Y91.A6      net (fanout=17)       0.025   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X33Y91.CLK     Tah         (-Th)    -0.215   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       ][58801_5009_INV_0
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst1/I0
  Logical resource: Inst_SysCon/BUFG_inst1/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 7.760ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P3CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Location pin: MCB_X0Y1.P3CMDCLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c0_dd/CLK
  Location pin: SLICE_X22Y80.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd/CLK
  Location pin: SLICE_X22Y80.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c1_dd/CLK
  Location pin: SLICE_X22Y80.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P3CLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CLK
  Location pin: MCB_X0Y1.P3CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_0/CK
  Location pin: SLICE_X28Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_1/CK
  Location pin: SLICE_X28Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_2/CK
  Location pin: SLICE_X28Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_3/CK
  Location pin: SLICE_X28Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_4/CK
  Location pin: SLICE_X28Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_5/CK
  Location pin: SLICE_X28Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_6/CK
  Location pin: SLICE_X28Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_7/CK
  Location pin: SLICE_X28Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<9>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_8/CK
  Location pin: SLICE_X28Y77.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<9>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_9/CK
  Location pin: SLICE_X28Y77.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_0/CK
  Location pin: SLICE_X4Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_1/CK
  Location pin: SLICE_X4Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_2/CK
  Location pin: SLICE_X4Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_3/CK
  Location pin: SLICE_X4Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_4/CK
  Location pin: SLICE_X4Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_5/CK
  Location pin: SLICE_X4Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_6/CK
  Location pin: SLICE_X4Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_7/CK
  Location pin: SLICE_X4Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_8/CK
  Location pin: SLICE_X4Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_9/CK
  Location pin: SLICE_X4Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_10/CK
  Location pin: SLICE_X4Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_11/CK
  Location pin: SLICE_X4Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr2_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_12/CK
  Location pin: SLICE_X4Y77.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr2_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_13/CK
  Location pin: SLICE_X4Y77.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_4/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_5/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_7/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_5/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1/CK
  Location pin: SLICE_X4Y63.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2/CK
  Location pin: SLICE_X4Y63.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2/CLK
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_1/CK
  Location pin: SLICE_X20Y67.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2/SR
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_1/SR
  Location pin: SLICE_X20Y67.SR
  Clock network: ][IN_virtPIBox_5934_11414
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2/CLK
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/CK
  Location pin: SLICE_X20Y67.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2/SR
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/SR
  Location pin: SLICE_X20Y67.SR
  Clock network: ][IN_virtPIBox_5934_11414
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2/CLK
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3/CK
  Location pin: SLICE_X20Y67.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2/SR
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3/SR
  Location pin: SLICE_X20Y67.SR
  Clock network: ][IN_virtPIBox_5934_11414
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2/CLK
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2/CK
  Location pin: SLICE_X20Y67.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2/SR
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2/SR
  Location pin: SLICE_X20Y67.SR
  Clock network: ][IN_virtPIBox_5934_11414
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_8/CK
  Location pin: SLICE_X28Y94.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9/CK
  Location pin: SLICE_X28Y94.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_0/CK
  Location pin: SLICE_X26Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_1/CK
  Location pin: SLICE_X26Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_2/CK
  Location pin: SLICE_X26Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_3/CK
  Location pin: SLICE_X26Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_4/CK
  Location pin: SLICE_X26Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_5/CK
  Location pin: SLICE_X26Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_6/CK
  Location pin: SLICE_X26Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_7/CK
  Location pin: SLICE_X26Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_8/CK
  Location pin: SLICE_X26Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_9/CK
  Location pin: SLICE_X26Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_10/CK
  Location pin: SLICE_X26Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_4/CK
  Location pin: SLICE_X2Y55.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_5/CK
  Location pin: SLICE_X2Y55.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_7/CK
  Location pin: SLICE_X2Y55.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_6/CK
  Location pin: SLICE_X2Y55.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1/CK
  Location pin: SLICE_X6Y62.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3/CK
  Location pin: SLICE_X6Y62.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4/CK
  Location pin: SLICE_X6Y62.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3/CK
  Location pin: SLICE_X14Y59.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg<1>/CLK
  Logical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg_0/CK
  Location pin: SLICE_X18Y52.CLK
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg<1>/CLK
  Logical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg_1/CK
  Location pin: SLICE_X18Y52.CLK
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CK
  Location pin: SLICE_X22Y80.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd/CK
  Location pin: SLICE_X22Y80.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CK
  Location pin: SLICE_X22Y80.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_9/CK
  Location pin: SLICE_X22Y84.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/stateRd_FSM_FFd2/CLK
  Logical resource: Inst_FBCtl/stateRd_FSM_FFd1/CK
  Location pin: SLICE_X1Y50.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/stateRd_FSM_FFd2/CLK
  Logical resource: Inst_FBCtl/stateRd_FSM_FFd2/CK
  Location pin: SLICE_X1Y50.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_2/CK
  Location pin: SLICE_X3Y55.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_2/CK
  Location pin: SLICE_X3Y55.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_3/CK
  Location pin: SLICE_X3Y55.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_6/CK
  Location pin: SLICE_X5Y51.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2/CK
  Location pin: SLICE_X5Y51.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_3/CK
  Location pin: SLICE_X5Y51.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_6/CK
  Location pin: SLICE_X5Y52.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2/CK
  Location pin: SLICE_X5Y52.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_3/CK
  Location pin: SLICE_X5Y52.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1/CK
  Location pin: SLICE_X5Y63.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2/CK
  Location pin: SLICE_X5Y63.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_3/CK
  Location pin: SLICE_X5Y64.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_3/CK
  Location pin: SLICE_X5Y64.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_5/CK
  Location pin: SLICE_X5Y65.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_1/CK
  Location pin: SLICE_X5Y65.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_8/CK
  Location pin: SLICE_X5Y65.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_2/CK
  Location pin: SLICE_X5Y65.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_7/CK
  Location pin: SLICE_X5Y65.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_6/CK
  Location pin: SLICE_X5Y65.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_4/CK
  Location pin: SLICE_X5Y65.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/rd_data_sel/CLK
  Logical resource: Inst_FBCtl/rd_data_sel/CK
  Location pin: SLICE_X5Y73.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_4/CK
  Location pin: SLICE_X7Y52.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_7/CK
  Location pin: SLICE_X7Y52.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_1/CK
  Location pin: SLICE_X7Y57.CLK
  Clock network: PClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP 
"Inst_SysCon_pllout_xs"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x2"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 83 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.139ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (SLICE_X10Y109.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.820ns (Levels of Logic = 1)
  Clock Path Skew:      -0.107ns (1.762 - 1.869)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X10Y109.A6     net (fanout=17)       3.140   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X10Y109.CLK    Tas                   0.289   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       lut10595_4912
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4
    -------------------------------------------------  ---------------------------
    Total                                      3.820ns (0.680ns logic, 3.140ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (SLICE_X10Y109.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s (FF)
  Destination:          Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.911ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.240 - 0.255)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s to Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y98.DQ      Tcko                  0.447   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
    SLICE_X10Y109.A5     net (fanout=15)       3.175   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
    SLICE_X10Y109.CLK    Tas                   0.289   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       lut10595_4912
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4
    -------------------------------------------------  ---------------------------
    Total                                      3.911ns (0.736ns logic, 3.175ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4 (SLICE_X7Y96.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.400ns (Levels of Logic = 1)
  Clock Path Skew:      -0.105ns (1.764 - 1.869)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X7Y96.A1       net (fanout=17)       2.687   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X7Y96.CLK      Tas                   0.322   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>
                                                       lut10636_4932
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4
    -------------------------------------------------  ---------------------------
    Total                                      3.400ns (0.713ns logic, 2.687ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 (SLICE_X7Y91.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8 (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.681ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.920 - 0.877)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8 to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y90.AQ       Tcko                  0.198   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8
    SLICE_X7Y91.D3       net (fanout=1)        0.268   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<8>
    SLICE_X7Y91.CLK      Tah         (-Th)    -0.215   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>
                                                       lut10642_4935
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3
    -------------------------------------------------  ---------------------------
    Total                                      0.681ns (0.413ns logic, 0.268ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0 (SLICE_X24Y93.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_0 (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.764ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.925 - 0.882)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_0 to Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y84.AQ      Tcko                  0.198   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_0
    SLICE_X24Y93.A6      net (fanout=1)        0.376   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<0>
    SLICE_X24Y93.CLK     Tah         (-Th)    -0.190   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>
                                                       lut10690_4959
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0
    -------------------------------------------------  ---------------------------
    Total                                      0.764ns (0.388ns logic, 0.376ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1 (SLICE_X24Y93.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.764ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.925 - 0.882)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1 to Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y84.BQ      Tcko                  0.198   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1
    SLICE_X24Y93.B6      net (fanout=1)        0.376   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<1>
    SLICE_X24Y93.CLK     Tah         (-Th)    -0.190   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>
                                                       lut10684_4956
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1
    -------------------------------------------------  ---------------------------
    Total                                      0.764ns (0.388ns logic, 0.376ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.900ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst2/I0
  Logical resource: Inst_SysCon/BUFG_inst2/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X24Y93.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X24Y93.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X24Y93.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X24Y93.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X10Y109.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s/CLK
  Logical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s/CK
  Location pin: SLICE_X22Y98.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X7Y91.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X7Y91.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X7Y91.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X7Y91.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X7Y96.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X27Y97.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X27Y97.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X27Y97.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X27Y97.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X27Y97.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X29Y96.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 50 paths analyzed, 50 endpoints analyzed, 33 failing endpoints
 33 timing errors detected. (33 setup errors, 0 hold errors)
 Minimum allowable offset is   3.382ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA31), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.132ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      6.598ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp505.IMUX.9
    SLICE_X1Y64.D4       net (fanout=27)       3.079   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y64.D        Tilo                  0.259   Inst_FBCtl/p1_wr_data_15
                                                       lut4884_98
    MCB_X0Y1.P1WRDATA31  net (fanout=1)        1.439   lut4884_98
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.598ns (2.080ns logic, 4.518ns route)
                                                       (31.5% logic, 68.5% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp506.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=40)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA23), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.056ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      6.522ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp505.IMUX.9
    SLICE_X1Y61.D3       net (fanout=27)       3.263   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y61.D        Tilo                  0.259   Inst_FBCtl/p1_wr_data_7
                                                       lut4900_106
    MCB_X0Y1.P1WRDATA23  net (fanout=1)        1.179   lut4900_106
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.522ns (2.080ns logic, 4.442ns route)
                                                       (31.9% logic, 68.1% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp506.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=40)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA25), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.039ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      6.505ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp505.IMUX.9
    SLICE_X1Y56.B5       net (fanout=27)       3.531   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y56.B        Tilo                  0.259   Inst_FBCtl/p1_wr_data_11
                                                       lut4896_104
    MCB_X0Y1.P1WRDATA25  net (fanout=1)        0.894   lut4896_104
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.505ns (2.080ns logic, 4.425ns route)
                                                       (32.0% logic, 68.0% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp506.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=40)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_6 (SLICE_X43Y2.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.513ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<6> (PAD)
  Destination:          Inst_camctlA/D_O_6 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.831ns (Levels of Logic = 2)
  Clock Path Delay:     3.543ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<6> to Inst_camctlA/D_O_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M11.I                Tiopi                 1.126   CAMA_D_I<6>
                                                       CAMA_D_I<6>
                                                       CAMA_D_I_6_IBUF
                                                       ProtoComp505.IMUX.6
    SLICE_X43Y2.C3       net (fanout=1)        1.503   CAMA_D_I_6_IBUF
    SLICE_X43Y2.CLK      Tah         (-Th)    -0.202   Inst_camctlA/D_O<15>
                                                       lut8381_3929
                                                       Inst_camctlA/D_O_6
    -------------------------------------------------  ---------------------------
    Total                                      2.831ns (1.328ns logic, 1.503ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp506.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X43Y2.CLK      net (fanout=40)       1.253   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.543ns (1.519ns logic, 2.024ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_7 (SLICE_X43Y2.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.530ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<7> (PAD)
  Destination:          Inst_camctlA/D_O_7 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.848ns (Levels of Logic = 2)
  Clock Path Delay:     3.543ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<7> to Inst_camctlA/D_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R11.I                Tiopi                 1.126   CAMA_D_I<7>
                                                       CAMA_D_I<7>
                                                       CAMA_D_I_7_IBUF
                                                       ProtoComp505.IMUX.7
    SLICE_X43Y2.D4       net (fanout=1)        1.520   CAMA_D_I_7_IBUF
    SLICE_X43Y2.CLK      Tah         (-Th)    -0.202   Inst_camctlA/D_O<15>
                                                       lut8375_3924
                                                       Inst_camctlA/D_O_7
    -------------------------------------------------  ---------------------------
    Total                                      2.848ns (1.328ns logic, 1.520ns route)
                                                       (46.6% logic, 53.4% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp506.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X43Y2.CLK      net (fanout=40)       1.253   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.543ns (1.519ns logic, 2.024ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_0 (SLICE_X33Y2.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.572ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<0> (PAD)
  Destination:          Inst_camctlA/D_O_0 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.891ns (Levels of Logic = 2)
  Clock Path Delay:     3.544ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<0> to Inst_camctlA/D_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M10.I                Tiopi                 1.126   CAMA_D_I<0>
                                                       CAMA_D_I<0>
                                                       CAMA_D_I_0_IBUF
                                                       ProtoComp505.IMUX
    SLICE_X33Y2.A5       net (fanout=1)        1.563   CAMA_D_I_0_IBUF
    SLICE_X33Y2.CLK      Tah         (-Th)    -0.202   Inst_camctlA/D_O<11>
                                                       lut8417_3959
                                                       Inst_camctlA/D_O_0
    -------------------------------------------------  ---------------------------
    Total                                      2.891ns (1.328ns logic, 1.563ns route)
                                                       (45.9% logic, 54.1% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp506.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X33Y2.CLK      net (fanout=40)       1.254   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.519ns logic, 2.025ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 193 paths analyzed, 185 endpoints analyzed, 160 failing endpoints
 160 timing errors detected. (160 setup errors, 0 hold errors)
 Minimum allowable offset is   4.229ns.
--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/RSReg_0 (ILOGIC_X2Y1.CE0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.979ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               css (PAD)
  Destination:          hijacker1/SPI_S1/RSReg_0 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.839ns (Levels of Logic = 3)
  Clock Path Delay:     3.635ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: css to hijacker1/SPI_S1/RSReg_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 1.310   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp505.IMUX.18
    ILOGIC_X13Y2.D         net (fanout=1)        0.110   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.942   css_IBUF
                                                         ProtoComp513.D2OBYP_SRC
    SLICE_X7Y21.B4         net (fanout=12)       2.687   css_IBUF
    SLICE_X7Y21.B          Tilo                  0.259   lut77693_11019
                                                         lut77693_11019
    ILOGIC_X2Y1.CE0        net (fanout=3)        1.980   lut77693_11019
    ILOGIC_X2Y1.CLK0       Tice0ck               0.551   mosi_IBUF
                                                         hijacker1/SPI_S1/RSReg_0
    ---------------------------------------------------  ---------------------------
    Total                                        7.839ns (3.062ns logic, 4.777ns route)
                                                         (39.1% logic, 60.9% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/SPI_S1/RSReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp506.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X2Y1.CLK0     net (fanout=617)      1.635   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.635ns (1.323ns logic, 2.312ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA17), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.759ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.200ns (Levels of Logic = 2)
  Clock Path Delay:     3.216ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp505.IMUX.9
    SLICE_X1Y49.D3       net (fanout=27)       3.937   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y49.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_12
                                                       lut5287_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        1.129   lut5287_168
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.200ns (2.134ns logic, 5.066ns route)
                                                       (29.6% logic, 70.4% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp506.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    MCB_X0Y1.P2CLK       net (fanout=617)      1.216   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.323ns logic, 1.893ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA18), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.559ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.000ns (Levels of Logic = 2)
  Clock Path Delay:     3.216ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp505.IMUX.9
    SLICE_X1Y48.A5       net (fanout=27)       3.973   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y48.AMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5285_167
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        0.893   lut5285_167
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.000ns (2.134ns logic, 4.866ns route)
                                                       (30.5% logic, 69.5% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp506.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    MCB_X0Y1.P2CLK       net (fanout=617)      1.216   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.323ns logic, 1.893ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point hijacker1/misoGate (ILOGIC_X13Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.465ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               css (PAD)
  Destination:          hijacker1/misoGate (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.258ns (Levels of Logic = 2)
  Clock Path Delay:     4.018ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: css to hijacker1/misoGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V9.I                 Tiopi                 1.126   css
                                                       css
                                                       css_IBUF
                                                       ProtoComp505.IMUX.18
    ILOGIC_X13Y2.D       net (fanout=1)        0.106   css_IBUF_direct
    ILOGIC_X13Y2.CLK0    Tiockd      (-Th)    -1.026   css_IBUF
                                                       ProtoComp513.D2OFFBYP_SRC
                                                       hijacker1/misoGate
    -------------------------------------------------  ---------------------------
    Total                                      2.258ns (2.152ns logic, 0.106ns route)
                                                       (95.3% logic, 4.7% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/misoGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp506.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X13Y2.CLK0    net (fanout=617)      1.756   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (1.519ns logic, 2.499ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/presck (ILOGIC_X2Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.527ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               sck (PAD)
  Destination:          hijacker1/SPI_S1/presck (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.319ns (Levels of Logic = 2)
  Clock Path Delay:     4.017ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: sck to hijacker1/SPI_S1/presck
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.126   sck
                                                       sck
                                                       sck_IBUF
                                                       ProtoComp505.IMUX.19
    ILOGIC_X2Y0.D        net (fanout=1)        0.167   sck_IBUF
    ILOGIC_X2Y0.CLK0     Tiockd      (-Th)    -1.026   hijacker1/SPI_S1/presck
                                                       ProtoComp514.D2OFFBYP_SRC
                                                       hijacker1/SPI_S1/presck
    -------------------------------------------------  ---------------------------
    Total                                      2.319ns (2.152ns logic, 0.167ns route)
                                                       (92.8% logic, 7.2% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/SPI_S1/presck
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp506.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X2Y0.CLK0     net (fanout=617)      1.755   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.017ns (1.519ns logic, 2.498ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/RSReg_0 (ILOGIC_X2Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.572ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               mosi (PAD)
  Destination:          hijacker1/SPI_S1/RSReg_0 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.364ns (Levels of Logic = 2)
  Clock Path Delay:     4.017ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: mosi to hijacker1/SPI_S1/RSReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R3.I                 Tiopi                 1.126   mosi
                                                       mosi
                                                       mosi_IBUF
                                                       ProtoComp505.IMUX.20
    ILOGIC_X2Y1.D        net (fanout=1)        0.212   mosi_IBUF_direct
    ILOGIC_X2Y1.CLK0     Tiockd      (-Th)    -1.026   mosi_IBUF
                                                       ProtoComp513.D2OFFBYP_SRC.1
                                                       hijacker1/SPI_S1/RSReg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.364ns (2.152ns logic, 0.212ns route)
                                                       (91.0% logic, 9.0% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/SPI_S1/RSReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp506.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X2Y1.CLK0     net (fanout=617)      1.755   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.017ns (1.519ns logic, 2.498ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_I
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_I                       |     10.001ns|     10.148ns|     12.490ns|            2|           25|          346|        21621|
| TS_Inst_SysCon_mcb_drp_clk_bfg|      8.001ns|      8.960ns|          N/A|           23|            0|        12135|            0|
| TS_Inst_SysCon_ddr2clk_2x     |      1.000ns|      1.249ns|          N/A|            1|            0|            0|            0|
| TS_Inst_SysCon_ddr2clk_2x_180 |      1.000ns|      1.249ns|          N/A|            1|            0|            0|            0|
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|     11.587ns|          N/A|            0|            0|         6243|            0|
| clkfx                         |             |             |             |             |             |             |             |
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      1.730ns|          N/A|            0|            0|            0|            0|
| clkfx180                      |             |             |             |             |             |             |             |
| TS_Inst_SysCon_Inst_dcm_recfg_|      9.260ns|      3.334ns|      8.278ns|            0|            0|            0|         3243|
| clkfx                         |             |             |             |             |             |             |             |
|  TS_Inst_SysCon_pllout_x1     |      9.260ns|      7.451ns|          N/A|            0|            0|         3160|            0|
|  TS_Inst_SysCon_pllout_xs     |      0.926ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_Inst_SysCon_pllout_x2     |      4.630ns|      4.139ns|          N/A|            0|            0|           83|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

6 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CAMA_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMA_D_I<0> |    0.503(R)|      FAST  |    0.678(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<1> |    0.439(R)|      FAST  |    0.555(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<2> |    1.182(R)|      FAST  |   -0.343(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<3> |    1.093(R)|      FAST  |   -0.232(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<4> |    0.744(R)|      FAST  |    0.298(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<5> |    0.524(R)|      FAST  |    0.655(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<6> |    0.444(R)|      FAST  |    0.737(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<7> |    0.460(R)|      FAST  |    0.720(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_FV_I   |    2.125(R)|      SLOW  |   -1.297(R)|      FAST  |CamAPClk          |   0.000|
CAMA_LV_I   |    1.158(R)|      SLOW  |   -0.011(R)|      SLOW  |CamAPClk          |   0.000|
SW_I<7>     |    3.382(R)|      SLOW  |   -0.678(R)|      SLOW  |CamAPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock CAMB_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMB_D_I<0> |    0.525(R)|      FAST  |    0.577(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<1> |    0.571(R)|      FAST  |    0.608(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<2> |    0.889(R)|      FAST  |    0.107(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<3> |    0.928(R)|      FAST  |    0.051(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<4> |    0.391(R)|      FAST  |    0.796(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<5> |    0.420(R)|      FAST  |    0.765(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<6> |    0.621(R)|      FAST  |    0.462(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<7> |    0.477(R)|      FAST  |    0.691(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_FV_I   |    1.421(R)|      SLOW  |   -0.668(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_LV_I   |    1.831(R)|      SLOW  |   -0.649(R)|      SLOW  |CamBPClk          |   0.000|
SW_I<7>     |    4.009(R)|      SLOW  |   -0.494(R)|      SLOW  |CamBPClk          |   0.000|
css         |    4.229(R)|      SLOW  |    1.785(R)|      SLOW  |CamBPClk          |   0.000|
mosi        |    2.504(R)|      SLOW  |    1.678(R)|      SLOW  |CamBPClk          |   0.000|
sck         |   -0.124(R)|      FAST  |    1.723(R)|      SLOW  |CamBPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CAMA_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMA_PCLK_I    |    9.627|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CAMB_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMB_PCLK_I    |   12.178|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_I          |   11.587|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
Worst Case Data Window 4.119; Ideal Clock Offset To Actual Clock 3.823; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMA_D_I<0>       |    0.503(R)|      FAST  |    0.678(R)|      SLOW  |    0.747|    5.572|       -2.413|
CAMA_D_I<1>       |    0.439(R)|      FAST  |    0.555(R)|      SLOW  |    0.811|    5.695|       -2.442|
CAMA_D_I<2>       |    1.182(R)|      FAST  |   -0.343(R)|      SLOW  |    0.068|    6.593|       -3.263|
CAMA_D_I<3>       |    1.093(R)|      FAST  |   -0.232(R)|      SLOW  |    0.157|    6.482|       -3.163|
CAMA_D_I<4>       |    0.744(R)|      FAST  |    0.298(R)|      SLOW  |    0.506|    5.952|       -2.723|
CAMA_D_I<5>       |    0.524(R)|      FAST  |    0.655(R)|      SLOW  |    0.726|    5.595|       -2.435|
CAMA_D_I<6>       |    0.444(R)|      FAST  |    0.737(R)|      SLOW  |    0.806|    5.513|       -2.354|
CAMA_D_I<7>       |    0.460(R)|      FAST  |    0.720(R)|      SLOW  |    0.790|    5.530|       -2.370|
CAMA_FV_I         |    2.125(R)|      SLOW  |   -1.297(R)|      FAST  |   -0.875|    7.547|       -4.211|
CAMA_LV_I         |    1.158(R)|      SLOW  |   -0.011(R)|      SLOW  |    0.092|    6.261|       -3.085|
SW_I<7>           |    3.382(R)|      SLOW  |   -0.678(R)|      SLOW  |   -2.132|    6.928|       -4.530|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       3.382|         -  |       0.737|         -  |   -2.132|    5.513|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
Worst Case Data Window 6.014; Ideal Clock Offset To Actual Clock 3.722; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMB_D_I<0>       |    0.525(R)|      FAST  |    0.577(R)|      SLOW  |    0.725|    5.673|       -2.474|
CAMB_D_I<1>       |    0.571(R)|      FAST  |    0.608(R)|      SLOW  |    0.679|    5.642|       -2.482|
CAMB_D_I<2>       |    0.889(R)|      FAST  |    0.107(R)|      SLOW  |    0.361|    6.143|       -2.891|
CAMB_D_I<3>       |    0.928(R)|      FAST  |    0.051(R)|      SLOW  |    0.322|    6.199|       -2.939|
CAMB_D_I<4>       |    0.391(R)|      FAST  |    0.796(R)|      SLOW  |    0.859|    5.454|       -2.298|
CAMB_D_I<5>       |    0.420(R)|      FAST  |    0.765(R)|      SLOW  |    0.830|    5.485|       -2.328|
CAMB_D_I<6>       |    0.621(R)|      FAST  |    0.462(R)|      SLOW  |    0.629|    5.788|       -2.580|
CAMB_D_I<7>       |    0.477(R)|      FAST  |    0.691(R)|      SLOW  |    0.773|    5.559|       -2.393|
CAMB_FV_I         |    1.421(R)|      SLOW  |   -0.668(R)|      SLOW  |   -0.171|    6.918|       -3.545|
CAMB_LV_I         |    1.831(R)|      SLOW  |   -0.649(R)|      SLOW  |   -0.581|    6.899|       -3.740|
SW_I<7>           |    4.009(R)|      SLOW  |   -0.494(R)|      SLOW  |   -2.759|    6.744|       -4.752|
css               |    4.229(R)|      SLOW  |    1.785(R)|      SLOW  |   -2.979|    4.465|       -3.722|
mosi              |    2.504(R)|      SLOW  |    1.678(R)|      SLOW  |   -1.254|    4.572|       -2.913|
sck               |   -0.124(R)|      FAST  |    1.723(R)|      SLOW  |    1.374|    4.527|       -1.577|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       4.229|         -  |       1.785|         -  |   -2.979|    4.465|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 220  Score: 287876  (Setup/Max: 287378, Hold: 0, Component Switching Limit: 498)

Constraints cover 24960779 paths, 0 nets, and 29494 connections

Design statistics:
   Minimum period:  12.178ns{1}   (Maximum frequency:  82.115MHz)
   Minimum input required time before clock:   4.229ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 03 12:40:28 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 433 MB



