\hypertarget{struct_d_w_t___mem_map}{}\doxysection{D\+W\+T\+\_\+\+Mem\+Map Struct Reference}
\label{struct_d_w_t___mem_map}\index{DWT\_MemMap@{DWT\_MemMap}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_w_t___mem_map_ab3581abb33e428126e7ec339e66514e4}{C\+T\+RL}}
\item 
\mbox{\Hypertarget{struct_d_w_t___mem_map_a3c654f29dbc5f37bda4115869613ce2d}\label{struct_d_w_t___mem_map_a3c654f29dbc5f37bda4115869613ce2d}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}24\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_w_t___mem_map_a58d461cd26674ff3bce87778c4b54164}{P\+C\+SR}}
\item 
\mbox{\Hypertarget{struct_d_w_t___mem_map_a525ba24a423300ab8b2c1d9e0b98da44}\label{struct_d_w_t___mem_map_a525ba24a423300ab8b2c1d9e0b98da44}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{struct_d_w_t___mem_map_ae10b19c1d610d27a71a1dc34a84a0e60}{COMP}}\\
\>uint32\_t \mbox{\hyperlink{struct_d_w_t___mem_map_a34e5e25a9ec81fc61eca09c6d6adadfa}{MASK}}\\
\>uint32\_t \mbox{\hyperlink{struct_d_w_t___mem_map_ad60c09cefe311e7809d9a57fad402f5c}{FUNCTION}}\\
\>uint8\_t {\bfseries RESERVED\_0} \mbox{[}4\mbox{]}\\
\} {\bfseries COMPARATOR} \mbox{[}2\mbox{]}\\

\end{tabbing}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
D\+WT -\/ Peripheral register structure 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_d_w_t___mem_map_ae10b19c1d610d27a71a1dc34a84a0e60}\label{struct_d_w_t___mem_map_ae10b19c1d610d27a71a1dc34a84a0e60}} 
\index{DWT\_MemMap@{DWT\_MemMap}!COMP@{COMP}}
\index{COMP@{COMP}!DWT\_MemMap@{DWT\_MemMap}}
\doxysubsubsection{\texorpdfstring{COMP}{COMP}}
{\footnotesize\ttfamily uint32\+\_\+t D\+W\+T\+\_\+\+Mem\+Map\+::\+C\+O\+MP}

Comparator Register 0..Comparator Register 1, array offset\+: 0x20, array step\+: 0x10 \mbox{\Hypertarget{struct_d_w_t___mem_map_ab3581abb33e428126e7ec339e66514e4}\label{struct_d_w_t___mem_map_ab3581abb33e428126e7ec339e66514e4}} 
\index{DWT\_MemMap@{DWT\_MemMap}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!DWT\_MemMap@{DWT\_MemMap}}
\doxysubsubsection{\texorpdfstring{CTRL}{CTRL}}
{\footnotesize\ttfamily uint32\+\_\+t D\+W\+T\+\_\+\+Mem\+Map\+::\+C\+T\+RL}

Control Register, offset\+: 0x0 \mbox{\Hypertarget{struct_d_w_t___mem_map_ad60c09cefe311e7809d9a57fad402f5c}\label{struct_d_w_t___mem_map_ad60c09cefe311e7809d9a57fad402f5c}} 
\index{DWT\_MemMap@{DWT\_MemMap}!FUNCTION@{FUNCTION}}
\index{FUNCTION@{FUNCTION}!DWT\_MemMap@{DWT\_MemMap}}
\doxysubsubsection{\texorpdfstring{FUNCTION}{FUNCTION}}
{\footnotesize\ttfamily uint32\+\_\+t D\+W\+T\+\_\+\+Mem\+Map\+::\+F\+U\+N\+C\+T\+I\+ON}

Function Register 0..Function Register 1, array offset\+: 0x28, array step\+: 0x10 \mbox{\Hypertarget{struct_d_w_t___mem_map_a34e5e25a9ec81fc61eca09c6d6adadfa}\label{struct_d_w_t___mem_map_a34e5e25a9ec81fc61eca09c6d6adadfa}} 
\index{DWT\_MemMap@{DWT\_MemMap}!MASK@{MASK}}
\index{MASK@{MASK}!DWT\_MemMap@{DWT\_MemMap}}
\doxysubsubsection{\texorpdfstring{MASK}{MASK}}
{\footnotesize\ttfamily uint32\+\_\+t D\+W\+T\+\_\+\+Mem\+Map\+::\+M\+A\+SK}

Mask Register 0..Mask Register 1, array offset\+: 0x24, array step\+: 0x10 \mbox{\Hypertarget{struct_d_w_t___mem_map_a58d461cd26674ff3bce87778c4b54164}\label{struct_d_w_t___mem_map_a58d461cd26674ff3bce87778c4b54164}} 
\index{DWT\_MemMap@{DWT\_MemMap}!PCSR@{PCSR}}
\index{PCSR@{PCSR}!DWT\_MemMap@{DWT\_MemMap}}
\doxysubsubsection{\texorpdfstring{PCSR}{PCSR}}
{\footnotesize\ttfamily uint32\+\_\+t D\+W\+T\+\_\+\+Mem\+Map\+::\+P\+C\+SR}

Program Counter Sample Register, offset\+: 0x1C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\mbox{\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}}\end{DoxyCompactItemize}
