var annotated_dup =
[
    [ "QN8066", "class_q_n8066.html", "class_q_n8066" ],
    [ "qn8066_cca", "group__group00.html#unionqn8066__cca", "group__group00_unionqn8066__cca" ],
    [ "qn8066_cca.arg", "group__group00.html#structqn8066__cca_8arg", "group__group00_structqn8066__cca_8arg" ],
    [ "qn8066_ch_start", "group__group00.html#unionqn8066__ch__start", "group__group00_unionqn8066__ch__start" ],
    [ "qn8066_ch_step", "group__group00.html#unionqn8066__ch__step", "group__group00_unionqn8066__ch__step" ],
    [ "qn8066_ch_step.arg", "group__group00.html#structqn8066__ch__step_8arg", "group__group00_structqn8066__ch__step_8arg" ],
    [ "qn8066_ch_stop", "group__group00.html#unionqn8066__ch__stop", "group__group00_unionqn8066__ch__stop" ],
    [ "qn8066_cid1", "group__group00.html#unionqn8066__cid1", "group__group00_unionqn8066__cid1" ],
    [ "qn8066_cid1.arg", "group__group00.html#structqn8066__cid1_8arg", "group__group00_structqn8066__cid1_8arg" ],
    [ "qn8066_cid2", "group__group00.html#unionqn8066__cid2", "group__group00_unionqn8066__cid2" ],
    [ "qn8066_cid2.arg", "group__group00.html#structqn8066__cid2_8arg", "group__group00_structqn8066__cid2_8arg" ],
    [ "qn8066_fdev", "group__group00.html#unionqn8066__fdev", "group__group00_unionqn8066__fdev" ],
    [ "qn8066_gplt", "group__group00.html#unionqn8066__gplt", "group__group00_unionqn8066__gplt" ],
    [ "qn8066_gplt.arg", "group__group00.html#structqn8066__gplt_8arg", "group__group00_structqn8066__gplt_8arg" ],
    [ "qn8066_int_ctrl", "group__group00.html#unionqn8066__int__ctrl", "group__group00_unionqn8066__int__ctrl" ],
    [ "qn8066_int_ctrl.arg", "group__group00.html#structqn8066__int__ctrl_8arg", "group__group00_structqn8066__int__ctrl_8arg" ],
    [ "qn8066_pac", "group__group00.html#unionqn8066__pac", "group__group00_unionqn8066__pac" ],
    [ "qn8066_pac.arg", "group__group00.html#structqn8066__pac_8arg", "group__group00_structqn8066__pac_8arg" ],
    [ "qn8066_rds", "group__group00.html#unionqn8066__rds", "group__group00_unionqn8066__rds" ],
    [ "qn8066_rds.arg", "group__group00.html#structqn8066__rds_8arg", "group__group00_structqn8066__rds_8arg" ],
    [ "qn8066_reg_vga", "group__group00.html#unionqn8066__reg__vga", "group__group00_unionqn8066__reg__vga" ],
    [ "qn8066_reg_vga.arg", "group__group00.html#structqn8066__reg__vga_8arg", "group__group00_structqn8066__reg__vga_8arg" ],
    [ "qn8066_rssisig", "group__group00.html#unionqn8066__rssisig", "group__group00_unionqn8066__rssisig" ],
    [ "qn8066_rx_ch", "group__group00.html#unionqn8066__rx__ch", "group__group00_unionqn8066__rx__ch" ],
    [ "qn8066_rx_rds", "group__group00.html#unionqn8066__rx__rds", "group__group00_unionqn8066__rx__rds" ],
    [ "qn8066_rx_rds.arg", "group__group00.html#structqn8066__rx__rds_8arg", "group__group00_structqn8066__rx__rds_8arg" ],
    [ "qn8066_srn", "group__group00.html#unionqn8066__srn", "group__group00_unionqn8066__srn" ],
    [ "qn8066_status1", "group__group00.html#unionqn8066__status1", "group__group00_unionqn8066__status1" ],
    [ "qn8066_status1.arg", "group__group00.html#structqn8066__status1_8arg", "group__group00_structqn8066__status1_8arg" ],
    [ "qn8066_status2", "group__group00.html#unionqn8066__status2", "group__group00_unionqn8066__status2" ],
    [ "qn8066_status2.arg", "group__group00.html#structqn8066__status2_8arg", "group__group00_structqn8066__status2_8arg" ],
    [ "qn8066_status3", "group__group00.html#unionqn8066__status3", "group__group00_unionqn8066__status3" ],
    [ "qn8066_status3.arg", "group__group00.html#structqn8066__status3_8arg", "group__group00_structqn8066__status3_8arg" ],
    [ "qn8066_system1", "group__group00.html#unionqn8066__system1", "group__group00_unionqn8066__system1" ],
    [ "qn8066_system1.arg", "group__group00.html#structqn8066__system1_8arg", "group__group00_structqn8066__system1_8arg" ],
    [ "qn8066_system2", "group__group00.html#unionqn8066__system2", "group__group00_unionqn8066__system2" ],
    [ "qn8066_system2.arg", "group__group00.html#structqn8066__system2_8arg", "group__group00_structqn8066__system2_8arg" ],
    [ "qn8066_tx_rds", "group__group00.html#unionqn8066__tx__rds", "group__group00_unionqn8066__tx__rds" ],
    [ "qn8066_tx_rds.arg", "group__group00.html#structqn8066__tx__rds_8arg", "group__group00_structqn8066__tx__rds_8arg" ],
    [ "qn8066_txch", "group__group00.html#unionqn8066__txch", "group__group00_unionqn8066__txch" ],
    [ "qn8066_vol_ctl", "group__group00.html#unionqn8066__vol__ctl", "group__group00_unionqn8066__vol__ctl" ],
    [ "qn8066_vol_ctl.arg", "group__group00.html#structqn8066__vol__ctl_8arg", "group__group00_structqn8066__vol__ctl_8arg" ],
    [ "qn8066_xtal_div0", "group__group00.html#unionqn8066__xtal__div0", "group__group00_unionqn8066__xtal__div0" ],
    [ "qn8066_xtal_div1", "group__group00.html#unionqn8066__xtal__div1", "group__group00_unionqn8066__xtal__div1" ],
    [ "qn8066_xtal_div1.arg", "group__group00.html#structqn8066__xtal__div1_8arg", "group__group00_structqn8066__xtal__div1_8arg" ],
    [ "qn8066_xtal_div2", "group__group00.html#unionqn8066__xtal__div2", "group__group00_unionqn8066__xtal__div2" ]
];