#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sun Jun 12 19:01:29 2022
# Process ID: 27983
# Current directory: /home/AIML/IITB_AI_ML/fpga/zeropad/vivado_synth
# Command line: vivado -mode batch -source bitgen.tcl
# Log file: /home/AIML/IITB_AI_ML/fpga/zeropad/vivado_synth/vivado.log
# Journal file: /home/AIML/IITB_AI_ML/fpga/zeropad/vivado_synth/vivado.jou
#-----------------------------------------------------------
source bitgen.tcl
# read_vhdl -library ahir_ieee_proposed ../vhdl_libs/aHiR_ieee_proposed.vhdl
# read_vhdl -library ahir ../vhdl_libs/ahir.vhdl
# read_vhdl -library simpleUartLib ../misc_vhdl/lib/simpleUartLib.vhdl
# read_vhdl -library RtUart ../misc_vhdl/lib/RtUart.vhdl
# read_vhdl -library work ../ahir/ahir_system_global_package.vhdl
# read_vhdl -library work ../ahir/ahir_system.vhdl
# read_vhdl ../toplevel/fpga_top.vhdl
# read_xdc ../constraint/kc705.xdc
# set_property part xc7k325tffg900-2 [current_project]
# set_property board_part xilinx.com:kc705:part0:1.1 [current_project]
# read_ip ../../clock60MHz/clock60MHz/clock60MHz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
ERROR: [Vivado 12-172] File or Directory '/home/AIML/IITB_AI_ML/fpga/clock60MHz/clock60MHz/clock60MHz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' does not exist
INFO: [Common 17-206] Exiting Vivado at Sun Jun 12 19:01:36 2022...
