<stg><name>A_IO_L2_in_boundary_x1</name>


<trans_list>

<trans id="146" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln21481" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="2" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln21481" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="2" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1474" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1474" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="5" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21481" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21481" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1477" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1477" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="8" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1473" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1473" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="11" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21481" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21481" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="12" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1476" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1476" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1472" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1475" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1475" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="16" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_0_x183, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_7_x111, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_0_x183, void @empty_2013, i32 0, i32 0, void @empty_1979, i32 0, i32 0, void @empty_1979, void @empty_1979, void @empty_1979, i32 0, i32 0, i32 0, i32 0, void @empty_1979, void @empty_1979

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_7_x111, void @empty_2013, i32 0, i32 0, void @empty_1979, i32 0, i32 0, void @empty_1979, void @empty_1979, void @empty_1979, i32 0, i32 0, i32 0, i32 0, void @empty_1979, void @empty_1979

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="512" op_0_bw="64">
<![CDATA[
:4 %local_A_ping_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_ping_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="512" op_0_bw="64">
<![CDATA[
:5 %local_A_pong_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_pong_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:6 %specmemcore_ln21467 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_ping_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln21467"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:7 %specmemcore_ln21469 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_pong_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln21469"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln21480 = br void

]]></Node>
<StgValue><ssdm name="br_ln21480"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten29 = phi i14 0, void, i14 %add_ln890_79, void %.loopexit388

]]></Node>
<StgValue><ssdm name="indvar_flatten29"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:1 %indvar_flatten15 = phi i11 0, void, i11 %select_ln890, void %.loopexit388

]]></Node>
<StgValue><ssdm name="indvar_flatten15"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:2 %c2_V = phi i6 0, void, i6 %select_ln691, void %.loopexit388

]]></Node>
<StgValue><ssdm name="c2_V"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:3 %intra_trans_en = phi i1 0, void, i1 1, void %.loopexit388

]]></Node>
<StgValue><ssdm name="intra_trans_en"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:4 %arb_17 = phi i1 0, void, i1 %arb, void %.loopexit388

]]></Node>
<StgValue><ssdm name="arb_17"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5 %add_ln890_79 = add i14 %indvar_flatten29, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_79"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6 %icmp_ln890 = icmp_eq  i14 %indvar_flatten29, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln890 = br i1 %icmp_ln890, void %.split26, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split26:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_1_A_IO_L2_in_boundary_x1_loop_2_A_IO_L2_in_boundary_x1_loop_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split26:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split26:2 %icmp_ln890_1471 = icmp_eq  i11 %indvar_flatten15, i11 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1471"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split26:3 %or_ln21480 = or i1 %icmp_ln890_1471, i1 %intra_trans_en

]]></Node>
<StgValue><ssdm name="or_ln21480"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split26:4 %xor_ln21480 = xor i1 %icmp_ln890_1471, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln21480"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split26:5 %and_ln21480 = and i1 %arb_17, i1 %xor_ln21480

]]></Node>
<StgValue><ssdm name="and_ln21480"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split26:6 %icmp_ln89069 = icmp_eq  i6 %c2_V, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln89069"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split26:7 %and_ln21480_1 = and i1 %icmp_ln89069, i1 %xor_ln21480

]]></Node>
<StgValue><ssdm name="and_ln21480_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split26:8 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_2_A_IO_L2_in_boundary_x1_loop_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split26:9 %or_ln21481 = or i1 %and_ln21480_1, i1 %or_ln21480

]]></Node>
<StgValue><ssdm name="or_ln21481"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split26:10 %xor_ln21481 = xor i1 %icmp_ln89069, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln21481"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split26:11 %or_ln21481_1 = or i1 %icmp_ln890_1471, i1 %xor_ln21481

]]></Node>
<StgValue><ssdm name="or_ln21481_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split26:12 %and_ln21481 = and i1 %and_ln21480, i1 %or_ln21481_1

]]></Node>
<StgValue><ssdm name="and_ln21481"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split26:13 %specloopname_ln21482 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1210

]]></Node>
<StgValue><ssdm name="specloopname_ln21482"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split26:14 %br_ln21486 = br i1 %and_ln21481, void %.preheader5.preheader, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln21486"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln21481" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:0 %br_ln890 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln21481" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0 %br_ln890 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln890 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5:0 %c4_V_3 = phi i4 %add_ln691_1781, void %.split16, i4 0, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="c4_V_3"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5:1 %add_ln691_1781 = add i4 %c4_V_3, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1781"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5:2 %icmp_ln890_1474 = icmp_eq  i4 %c4_V_3, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1474"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4 %br_ln21491 = br i1 %icmp_ln890_1474, void %.split16, void %.loopexit386

]]></Node>
<StgValue><ssdm name="br_ln21491"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="4">
<![CDATA[
.split16:0 %zext_ln890_278 = zext i4 %c4_V_3

]]></Node>
<StgValue><ssdm name="zext_ln890_278"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:1 %local_A_pong_V_addr = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln890_278

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split16:2 %specpipeline_ln21491 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1979

]]></Node>
<StgValue><ssdm name="specpipeline_ln21491"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:3 %specloopname_ln21491 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1396

]]></Node>
<StgValue><ssdm name="specloopname_ln21491"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split16:4 %tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_7_x111

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
.split16:5 %store_ln21498 = store i512 %tmp, i3 %local_A_pong_V_addr

]]></Node>
<StgValue><ssdm name="store_ln21498"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
.split16:6 %br_ln0 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit386:0 %br_ln21502 = br i1 %or_ln21481, void %.loopexit388, void %.preheader3.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln21502"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21481" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader.preheader:0 %br_ln890 = br void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader3.preheader:0 %indvar_flatten = phi i7 %add_ln890_77, void %.preheader3, i7 0, void %.preheader3.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3.preheader:1 %c7_V_6 = phi i4 %add_ln691_1785, void %.preheader3, i4 0, void %.preheader3.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V_6"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3.preheader:2 %add_ln890_77 = add i7 %indvar_flatten, i7 1

]]></Node>
<StgValue><ssdm name="add_ln890_77"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3.preheader:3 %icmp_ln890_1477 = icmp_eq  i7 %indvar_flatten, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln890_1477"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.preheader:4 %br_ln890 = br i1 %icmp_ln890_1477, void %.preheader3, void %.loopexit388.loopexit74

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:2 %icmp_ln890_1479 = icmp_eq  i4 %c7_V_6, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1479"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader3:3 %select_ln21503 = select i1 %icmp_ln890_1479, i4 0, i4 %c7_V_6

]]></Node>
<StgValue><ssdm name="select_ln21503"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="4">
<![CDATA[
.preheader3:4 %zext_ln890_280 = zext i4 %select_ln21503

]]></Node>
<StgValue><ssdm name="zext_ln890_280"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3:5 %local_A_ping_V_addr_2 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln890_280

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_2"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="512" op_0_bw="3">
<![CDATA[
.preheader3:8 %local_A_ping_V_load_1 = load i3 %local_A_ping_V_addr_2

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_1"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:10 %add_ln691_1785 = add i4 %select_ln21503, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1785"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader3:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_6_A_IO_L2_in_boundary_x1_loop_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader3:6 %specpipeline_ln21505 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1979

]]></Node>
<StgValue><ssdm name="specpipeline_ln21505"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader3:7 %specloopname_ln21505 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1397

]]></Node>
<StgValue><ssdm name="specloopname_ln21505"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="512" op_0_bw="3">
<![CDATA[
.preheader3:8 %local_A_ping_V_load_1 = load i3 %local_A_ping_V_addr_2

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_1"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.preheader3:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_7_0_x183, i512 %local_A_ping_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
.preheader3:11 %br_ln0 = br void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln21481" val="0"/>
<literal name="or_ln21481" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
.loopexit388.loopexit74:0 %br_ln0 = br void %.loopexit388

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln21481" val="1"/>
<literal name="or_ln21481" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
.loopexit388.loopexit:0 %br_ln0 = br void %.loopexit388

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit388:0 %arb = xor i1 %and_ln21481, i1 1

]]></Node>
<StgValue><ssdm name="arb"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit388:1 %add_ln691_1786 = add i6 %c2_V, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1786"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit388:2 %or_ln691 = or i1 %and_ln21480_1, i1 %icmp_ln890_1471

]]></Node>
<StgValue><ssdm name="or_ln691"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.loopexit388:3 %select_ln691 = select i1 %or_ln691, i6 1, i6 %add_ln691_1786

]]></Node>
<StgValue><ssdm name="select_ln691"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.loopexit388:4 %add_ln890_78 = add i11 %indvar_flatten15, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_78"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.loopexit388:5 %select_ln890 = select i1 %icmp_ln890_1471, i11 1, i11 %add_ln890_78

]]></Node>
<StgValue><ssdm name="select_ln890"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
.loopexit388:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader2:0 %c4_V = phi i4 %add_ln691, void %.split10, i4 0, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2:1 %add_ln691 = add i4 %c4_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2:2 %icmp_ln890_1473 = icmp_eq  i4 %c4_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1473"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4 %br_ln21522 = br i1 %icmp_ln890_1473, void %.split10, void %.loopexit387

]]></Node>
<StgValue><ssdm name="br_ln21522"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1473" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="4">
<![CDATA[
.split10:0 %zext_ln890_277 = zext i4 %c4_V

]]></Node>
<StgValue><ssdm name="zext_ln890_277"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1473" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:1 %local_A_ping_V_addr_1 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln890_277

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_1"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1473" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split10:2 %specpipeline_ln21522 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1979

]]></Node>
<StgValue><ssdm name="specpipeline_ln21522"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1473" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:3 %specloopname_ln21522 = specloopname void @_ssdm_op_SpecLoopName, void @empty_85

]]></Node>
<StgValue><ssdm name="specloopname_ln21522"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1473" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split10:4 %tmp_263 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_7_x111

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1473" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
.split10:5 %store_ln21529 = store i512 %tmp_263, i3 %local_A_ping_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln21529"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1473" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
.split10:6 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit387:0 %br_ln21533 = br i1 %or_ln21481, void %.loopexit388, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln21533"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21481" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader.preheader:0 %br_ln890 = br void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1.preheader:0 %indvar_flatten7 = phi i7 %add_ln890, void %.preheader1, i7 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader1.preheader:1 %c7_V_5 = phi i4 %add_ln691_1784, void %.preheader1, i4 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V_5"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:2 %add_ln890 = add i7 %indvar_flatten7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln890"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:3 %icmp_ln890_1476 = icmp_eq  i7 %indvar_flatten7, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln890_1476"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.preheader:4 %br_ln890 = br i1 %icmp_ln890_1476, void %.preheader1, void %.loopexit388.loopexit

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:2 %icmp_ln890_1478 = icmp_eq  i4 %c7_V_5, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1478"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader1:3 %select_ln21534 = select i1 %icmp_ln890_1478, i4 0, i4 %c7_V_5

]]></Node>
<StgValue><ssdm name="select_ln21534"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="4">
<![CDATA[
.preheader1:4 %zext_ln890_279 = zext i4 %select_ln21534

]]></Node>
<StgValue><ssdm name="zext_ln890_279"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:5 %local_A_pong_V_addr_1 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln890_279

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_1"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="512" op_0_bw="3">
<![CDATA[
.preheader1:8 %local_A_pong_V_load = load i3 %local_A_pong_V_addr_1

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:10 %add_ln691_1784 = add i4 %select_ln21534, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1784"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_10_A_IO_L2_in_boundary_x1_loop_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:6 %specpipeline_ln21536 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1979

]]></Node>
<StgValue><ssdm name="specpipeline_ln21536"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:7 %specloopname_ln21536 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2374

]]></Node>
<StgValue><ssdm name="specloopname_ln21536"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="512" op_0_bw="3">
<![CDATA[
.preheader1:8 %local_A_pong_V_load = load i3 %local_A_pong_V_addr_1

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.preheader1:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_7_0_x183, i512 %local_A_pong_V_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
.preheader1:11 %br_ln0 = br void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0 %c6_V = phi i4 %add_ln691_1782, void, i4 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1 %add_ln691_1782 = add i4 %c6_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1782"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:2 %icmp_ln890_1472 = icmp_eq  i4 %c6_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1472"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4 %br_ln21558 = br i1 %icmp_ln890_1472, void %.split4, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln21558"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:0 %specloopname_ln21558 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2350

]]></Node>
<StgValue><ssdm name="specloopname_ln21558"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
.split4:1 %br_ln21560 = br void

]]></Node>
<StgValue><ssdm name="br_ln21560"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1472" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0">
<![CDATA[
.loopexit:0 %ret_ln21590 = ret

]]></Node>
<StgValue><ssdm name="ret_ln21590"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="133" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c7_V = phi i4 %add_ln691_1783, void %.split, i4 0, void %.split4

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691_1783 = add i4 %c7_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1783"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="4">
<![CDATA[
:2 %zext_ln890 = zext i4 %c7_V

]]></Node>
<StgValue><ssdm name="zext_ln890"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %local_A_ping_V_addr = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln890

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4 %icmp_ln890_1475 = icmp_eq  i4 %c7_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1475"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln21560 = br i1 %icmp_ln890_1475, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln21560"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="512" op_0_bw="3">
<![CDATA[
.split:1 %local_A_ping_V_load = load i3 %local_A_ping_V_addr

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1475" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="142" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln21560 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2204

]]></Node>
<StgValue><ssdm name="specloopname_ln21560"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="512" op_0_bw="3">
<![CDATA[
.split:1 %local_A_ping_V_load = load i3 %local_A_ping_V_addr

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_7_0_x183, i512 %local_A_ping_V_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
.split:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
