// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="vadd_vadd,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu250-figd2104-2L-e,HLS_INPUT_CLOCK=7.143000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=5.214390,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=242,HLS_SYN_DSP=0,HLS_SYN_FF=15912,HLS_SYN_LUT=24511,HLS_VERSION=2022_1}" *)

module vadd (
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        ap_clk,
        ap_rst_n,
        event_done,
        interrupt,
        event_start,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        stall_start_ext,
        stall_done_ext,
        stall_start_str,
        stall_done_str,
        stall_start_int,
        stall_done_int
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM2_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM2_DATA_WIDTH = 64;
parameter    C_M_AXI_GMEM2_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_USER_VALUE = 0;
parameter    C_M_AXI_GMEM2_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM2_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_GMEM2_WSTRB_WIDTH = (64 / 8);

input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   ap_clk;
input   ap_rst_n;
output   event_done;
output   interrupt;
output   event_start;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_AWADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_AWID;
output  [7:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [C_M_AXI_GMEM2_AWUSER_WIDTH - 1:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_WDATA;
output  [C_M_AXI_GMEM2_WSTRB_WIDTH - 1:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_WID;
output  [C_M_AXI_GMEM2_WUSER_WIDTH - 1:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_ARADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_ARID;
output  [7:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [C_M_AXI_GMEM2_ARUSER_WIDTH - 1:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_RID;
input  [C_M_AXI_GMEM2_RUSER_WIDTH - 1:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_BID;
input  [C_M_AXI_GMEM2_BUSER_WIDTH - 1:0] m_axi_gmem2_BUSER;
output   stall_start_ext;
output   stall_done_ext;
output   stall_start_str;
output   stall_done_str;
output   stall_start_int;
output   stall_done_int;

reg stall_start_ext;
reg stall_done_ext;
reg stall_start_str;
reg stall_done_str;
reg stall_start_int;
reg stall_done_int;

(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire   [31:0] page_entry_num;
wire   [31:0] page_num_A;
wire   [31:0] page_num_B;
wire   [63:0] in_pages_A;
wire   [63:0] in_pages_B;
wire   [63:0] out_intersect;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_continue;
wire    ap_idle;
wire    gmem0_AWREADY;
wire    gmem0_WREADY;
wire    gmem0_ARREADY;
wire    gmem0_RVALID;
wire   [511:0] gmem0_RDATA;
wire    gmem0_RLAST;
wire   [0:0] gmem0_RID;
wire   [8:0] gmem0_RFIFONUM;
wire   [0:0] gmem0_RUSER;
wire   [1:0] gmem0_RRESP;
wire    gmem0_BVALID;
wire    gmem1_AWREADY;
wire    gmem1_WREADY;
wire    gmem1_ARREADY;
wire    gmem1_RVALID;
wire   [511:0] gmem1_RDATA;
wire    gmem1_RLAST;
wire   [0:0] gmem1_RID;
wire   [8:0] gmem1_RFIFONUM;
wire   [0:0] gmem1_RUSER;
wire   [1:0] gmem1_RRESP;
wire    gmem1_BVALID;
wire    gmem2_AWREADY;
wire    gmem2_WREADY;
wire    gmem2_ARREADY;
wire    gmem2_RVALID;
wire   [63:0] gmem2_RDATA;
wire   [8:0] gmem2_RFIFONUM;
wire    gmem2_BVALID;
wire   [1:0] gmem2_BRESP;
wire   [0:0] gmem2_BID;
wire   [0:0] gmem2_BUSER;
wire    entry_proc_U0_ap_start;
wire    entry_proc_U0_ap_done;
wire    entry_proc_U0_ap_continue;
wire    entry_proc_U0_ap_idle;
wire    entry_proc_U0_ap_ready;
wire    entry_proc_U0_start_out;
wire    entry_proc_U0_start_write;
wire   [63:0] entry_proc_U0_out_intersect_c_din;
wire    entry_proc_U0_out_intersect_c_write;
wire    entry_proc_U0_ap_ext_blocking_n;
wire    entry_proc_U0_ap_str_blocking_n;
wire    entry_proc_U0_ap_int_blocking_n;
wire    input_loader_U0_ap_start;
wire    input_loader_U0_ap_done;
wire    input_loader_U0_ap_continue;
wire    input_loader_U0_ap_idle;
wire    input_loader_U0_ap_ready;
wire    input_loader_U0_m_axi_gmem0_AWVALID;
wire   [63:0] input_loader_U0_m_axi_gmem0_AWADDR;
wire   [0:0] input_loader_U0_m_axi_gmem0_AWID;
wire   [31:0] input_loader_U0_m_axi_gmem0_AWLEN;
wire   [2:0] input_loader_U0_m_axi_gmem0_AWSIZE;
wire   [1:0] input_loader_U0_m_axi_gmem0_AWBURST;
wire   [1:0] input_loader_U0_m_axi_gmem0_AWLOCK;
wire   [3:0] input_loader_U0_m_axi_gmem0_AWCACHE;
wire   [2:0] input_loader_U0_m_axi_gmem0_AWPROT;
wire   [3:0] input_loader_U0_m_axi_gmem0_AWQOS;
wire   [3:0] input_loader_U0_m_axi_gmem0_AWREGION;
wire   [0:0] input_loader_U0_m_axi_gmem0_AWUSER;
wire    input_loader_U0_m_axi_gmem0_WVALID;
wire   [511:0] input_loader_U0_m_axi_gmem0_WDATA;
wire   [63:0] input_loader_U0_m_axi_gmem0_WSTRB;
wire    input_loader_U0_m_axi_gmem0_WLAST;
wire   [0:0] input_loader_U0_m_axi_gmem0_WID;
wire   [0:0] input_loader_U0_m_axi_gmem0_WUSER;
wire    input_loader_U0_m_axi_gmem0_ARVALID;
wire   [63:0] input_loader_U0_m_axi_gmem0_ARADDR;
wire   [0:0] input_loader_U0_m_axi_gmem0_ARID;
wire   [31:0] input_loader_U0_m_axi_gmem0_ARLEN;
wire   [2:0] input_loader_U0_m_axi_gmem0_ARSIZE;
wire   [1:0] input_loader_U0_m_axi_gmem0_ARBURST;
wire   [1:0] input_loader_U0_m_axi_gmem0_ARLOCK;
wire   [3:0] input_loader_U0_m_axi_gmem0_ARCACHE;
wire   [2:0] input_loader_U0_m_axi_gmem0_ARPROT;
wire   [3:0] input_loader_U0_m_axi_gmem0_ARQOS;
wire   [3:0] input_loader_U0_m_axi_gmem0_ARREGION;
wire   [0:0] input_loader_U0_m_axi_gmem0_ARUSER;
wire    input_loader_U0_m_axi_gmem0_RREADY;
wire    input_loader_U0_m_axi_gmem0_BREADY;
wire    input_loader_U0_m_axi_gmem1_AWVALID;
wire   [63:0] input_loader_U0_m_axi_gmem1_AWADDR;
wire   [0:0] input_loader_U0_m_axi_gmem1_AWID;
wire   [31:0] input_loader_U0_m_axi_gmem1_AWLEN;
wire   [2:0] input_loader_U0_m_axi_gmem1_AWSIZE;
wire   [1:0] input_loader_U0_m_axi_gmem1_AWBURST;
wire   [1:0] input_loader_U0_m_axi_gmem1_AWLOCK;
wire   [3:0] input_loader_U0_m_axi_gmem1_AWCACHE;
wire   [2:0] input_loader_U0_m_axi_gmem1_AWPROT;
wire   [3:0] input_loader_U0_m_axi_gmem1_AWQOS;
wire   [3:0] input_loader_U0_m_axi_gmem1_AWREGION;
wire   [0:0] input_loader_U0_m_axi_gmem1_AWUSER;
wire    input_loader_U0_m_axi_gmem1_WVALID;
wire   [511:0] input_loader_U0_m_axi_gmem1_WDATA;
wire   [63:0] input_loader_U0_m_axi_gmem1_WSTRB;
wire    input_loader_U0_m_axi_gmem1_WLAST;
wire   [0:0] input_loader_U0_m_axi_gmem1_WID;
wire   [0:0] input_loader_U0_m_axi_gmem1_WUSER;
wire    input_loader_U0_m_axi_gmem1_ARVALID;
wire   [63:0] input_loader_U0_m_axi_gmem1_ARADDR;
wire   [0:0] input_loader_U0_m_axi_gmem1_ARID;
wire   [31:0] input_loader_U0_m_axi_gmem1_ARLEN;
wire   [2:0] input_loader_U0_m_axi_gmem1_ARSIZE;
wire   [1:0] input_loader_U0_m_axi_gmem1_ARBURST;
wire   [1:0] input_loader_U0_m_axi_gmem1_ARLOCK;
wire   [3:0] input_loader_U0_m_axi_gmem1_ARCACHE;
wire   [2:0] input_loader_U0_m_axi_gmem1_ARPROT;
wire   [3:0] input_loader_U0_m_axi_gmem1_ARQOS;
wire   [3:0] input_loader_U0_m_axi_gmem1_ARREGION;
wire   [0:0] input_loader_U0_m_axi_gmem1_ARUSER;
wire    input_loader_U0_m_axi_gmem1_RREADY;
wire    input_loader_U0_m_axi_gmem1_BREADY;
wire   [159:0] input_loader_U0_s_page_A_din;
wire    input_loader_U0_s_page_A_write;
wire   [159:0] input_loader_U0_s_page_B_din;
wire    input_loader_U0_s_page_B_write;
wire   [31:0] input_loader_U0_page_entry_num_c10_din;
wire    input_loader_U0_page_entry_num_c10_write;
wire    input_loader_U0_ap_ext_blocking_n;
wire    input_loader_U0_ap_str_blocking_n;
wire    input_loader_U0_ap_int_blocking_n;
wire    Block_entry13_proc_U0_ap_start;
wire    Block_entry13_proc_U0_ap_done;
wire    Block_entry13_proc_U0_ap_continue;
wire    Block_entry13_proc_U0_ap_idle;
wire    Block_entry13_proc_U0_ap_ready;
wire   [31:0] Block_entry13_proc_U0_ap_return;
wire    Block_entry13_proc_U0_ap_ext_blocking_n;
wire    Block_entry13_proc_U0_ap_str_blocking_n;
wire    Block_entry13_proc_U0_ap_int_blocking_n;
wire    page_pair_num_loc_c11_channel_full_n;
wire    join_page_U0_ap_start;
wire    join_page_U0_ap_done;
wire    join_page_U0_ap_continue;
wire    join_page_U0_ap_idle;
wire    join_page_U0_ap_ready;
wire    join_page_U0_page_entry_num_read;
wire    join_page_U0_s_page_A_read;
wire    join_page_U0_s_page_B_read;
wire   [31:0] join_page_U0_s_join_finish_din;
wire    join_page_U0_s_join_finish_write;
wire   [63:0] join_page_U0_s_result_pair_din;
wire    join_page_U0_s_result_pair_write;
wire   [31:0] join_page_U0_page_entry_num_c_din;
wire    join_page_U0_page_entry_num_c_write;
wire   [31:0] join_page_U0_page_pair_num_loc_c_din;
wire    join_page_U0_page_pair_num_loc_c_write;
wire    join_page_U0_ap_ext_blocking_n;
wire    join_page_U0_ap_str_blocking_n;
wire    join_page_U0_ap_int_blocking_n;
wire    write_results_U0_ap_start;
wire    write_results_U0_ap_done;
wire    write_results_U0_ap_continue;
wire    write_results_U0_ap_idle;
wire    write_results_U0_ap_ready;
wire    write_results_U0_page_entry_num_read;
wire    write_results_U0_page_pair_num_loc_read;
wire    write_results_U0_s_join_finish_read;
wire    write_results_U0_s_result_pair_read;
wire    write_results_U0_m_axi_gmem2_AWVALID;
wire   [63:0] write_results_U0_m_axi_gmem2_AWADDR;
wire   [0:0] write_results_U0_m_axi_gmem2_AWID;
wire   [31:0] write_results_U0_m_axi_gmem2_AWLEN;
wire   [2:0] write_results_U0_m_axi_gmem2_AWSIZE;
wire   [1:0] write_results_U0_m_axi_gmem2_AWBURST;
wire   [1:0] write_results_U0_m_axi_gmem2_AWLOCK;
wire   [3:0] write_results_U0_m_axi_gmem2_AWCACHE;
wire   [2:0] write_results_U0_m_axi_gmem2_AWPROT;
wire   [3:0] write_results_U0_m_axi_gmem2_AWQOS;
wire   [3:0] write_results_U0_m_axi_gmem2_AWREGION;
wire   [0:0] write_results_U0_m_axi_gmem2_AWUSER;
wire    write_results_U0_m_axi_gmem2_WVALID;
wire   [63:0] write_results_U0_m_axi_gmem2_WDATA;
wire   [7:0] write_results_U0_m_axi_gmem2_WSTRB;
wire    write_results_U0_m_axi_gmem2_WLAST;
wire   [0:0] write_results_U0_m_axi_gmem2_WID;
wire   [0:0] write_results_U0_m_axi_gmem2_WUSER;
wire    write_results_U0_m_axi_gmem2_ARVALID;
wire   [63:0] write_results_U0_m_axi_gmem2_ARADDR;
wire   [0:0] write_results_U0_m_axi_gmem2_ARID;
wire   [31:0] write_results_U0_m_axi_gmem2_ARLEN;
wire   [2:0] write_results_U0_m_axi_gmem2_ARSIZE;
wire   [1:0] write_results_U0_m_axi_gmem2_ARBURST;
wire   [1:0] write_results_U0_m_axi_gmem2_ARLOCK;
wire   [3:0] write_results_U0_m_axi_gmem2_ARCACHE;
wire   [2:0] write_results_U0_m_axi_gmem2_ARPROT;
wire   [3:0] write_results_U0_m_axi_gmem2_ARQOS;
wire   [3:0] write_results_U0_m_axi_gmem2_ARREGION;
wire   [0:0] write_results_U0_m_axi_gmem2_ARUSER;
wire    write_results_U0_m_axi_gmem2_RREADY;
wire    write_results_U0_m_axi_gmem2_BREADY;
wire    write_results_U0_out_intersect_read;
wire    write_results_U0_ap_ext_blocking_n;
wire    write_results_U0_ap_str_blocking_n;
wire    write_results_U0_ap_int_blocking_n;
wire    out_intersect_c_full_n;
wire   [63:0] out_intersect_c_dout;
wire   [2:0] out_intersect_c_num_data_valid;
wire   [2:0] out_intersect_c_fifo_cap;
wire    out_intersect_c_empty_n;
wire    s_page_A_full_n;
wire   [159:0] s_page_A_dout;
wire   [9:0] s_page_A_num_data_valid;
wire   [9:0] s_page_A_fifo_cap;
wire    s_page_A_empty_n;
wire    s_page_B_full_n;
wire   [159:0] s_page_B_dout;
wire   [9:0] s_page_B_num_data_valid;
wire   [9:0] s_page_B_fifo_cap;
wire    s_page_B_empty_n;
wire    page_entry_num_c10_full_n;
wire   [31:0] page_entry_num_c10_dout;
wire   [1:0] page_entry_num_c10_num_data_valid;
wire   [1:0] page_entry_num_c10_fifo_cap;
wire    page_entry_num_c10_empty_n;
wire   [31:0] page_pair_num_loc_c11_channel_dout;
wire   [1:0] page_pair_num_loc_c11_channel_num_data_valid;
wire   [1:0] page_pair_num_loc_c11_channel_fifo_cap;
wire    page_pair_num_loc_c11_channel_empty_n;
wire    s_join_finish_full_n;
wire   [31:0] s_join_finish_dout;
wire   [1:0] s_join_finish_num_data_valid;
wire   [1:0] s_join_finish_fifo_cap;
wire    s_join_finish_empty_n;
wire    s_result_pair_full_n;
wire   [63:0] s_result_pair_dout;
wire   [9:0] s_result_pair_num_data_valid;
wire   [9:0] s_result_pair_fifo_cap;
wire    s_result_pair_empty_n;
wire    page_entry_num_c_full_n;
wire   [31:0] page_entry_num_c_dout;
wire   [1:0] page_entry_num_c_num_data_valid;
wire   [1:0] page_entry_num_c_fifo_cap;
wire    page_entry_num_c_empty_n;
wire    page_pair_num_loc_c_full_n;
wire   [31:0] page_pair_num_loc_c_dout;
wire   [1:0] page_pair_num_loc_c_num_data_valid;
wire   [1:0] page_pair_num_loc_c_fifo_cap;
wire    page_pair_num_loc_c_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_entry_proc_U0_ap_ready;
wire    ap_sync_entry_proc_U0_ap_ready;
reg    ap_sync_reg_input_loader_U0_ap_ready;
wire    ap_sync_input_loader_U0_ap_ready;
reg    ap_sync_reg_Block_entry13_proc_U0_ap_ready;
wire    ap_sync_Block_entry13_proc_U0_ap_ready;
wire   [0:0] start_for_write_results_U0_din;
wire    start_for_write_results_U0_full_n;
wire   [0:0] start_for_write_results_U0_dout;
wire    start_for_write_results_U0_empty_n;
wire    ap_ext_blocking_cur_n;
wire    ap_str_blocking_cur_n;
wire    ap_int_blocking_cur_n;
wire    ap_ext_blocking_sub_n;
wire    ap_str_blocking_sub_n;
wire    ap_int_blocking_sub_n;
wire    ap_ext_blocking_n;
wire    ap_str_blocking_n;
wire    ap_int_blocking_n;
reg    ap_ext_blocking_n_reg;
reg    ap_str_blocking_n_reg;
reg    ap_int_blocking_n_reg;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_sync_reg_entry_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_input_loader_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Block_entry13_proc_U0_ap_ready = 1'b0;
end

vadd_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .page_entry_num(page_entry_num),
    .page_num_A(page_num_A),
    .page_num_B(page_num_B),
    .in_pages_A(in_pages_A),
    .in_pages_B(in_pages_B),
    .out_intersect(out_intersect),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .event_start(event_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_continue(ap_continue),
    .ap_idle(ap_idle)
);

vadd_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .USER_DW( 512 ),
    .USER_AW( 64 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(input_loader_U0_m_axi_gmem0_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(input_loader_U0_m_axi_gmem0_ARADDR),
    .I_ARLEN(input_loader_U0_m_axi_gmem0_ARLEN),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(input_loader_U0_m_axi_gmem0_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RFIFONUM(gmem0_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(512'd0),
    .I_WSTRB(64'd0),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(1'b0)
);

vadd_gmem1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ),
    .USER_DW( 512 ),
    .USER_AW( 64 ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(input_loader_U0_m_axi_gmem1_ARVALID),
    .I_ARREADY(gmem1_ARREADY),
    .I_ARADDR(input_loader_U0_m_axi_gmem1_ARADDR),
    .I_ARLEN(input_loader_U0_m_axi_gmem1_ARLEN),
    .I_RVALID(gmem1_RVALID),
    .I_RREADY(input_loader_U0_m_axi_gmem1_RREADY),
    .I_RDATA(gmem1_RDATA),
    .I_RFIFONUM(gmem1_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem1_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem1_WREADY),
    .I_WDATA(512'd0),
    .I_WSTRB(64'd0),
    .I_BVALID(gmem1_BVALID),
    .I_BREADY(1'b0)
);

vadd_gmem2_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM2_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM2_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM2_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM2_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM2_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM2_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM2_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM2_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM2_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM2_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM2_CACHE_VALUE ),
    .USER_DW( 64 ),
    .USER_AW( 64 ))
gmem2_m_axi_U(
    .AWVALID(m_axi_gmem2_AWVALID),
    .AWREADY(m_axi_gmem2_AWREADY),
    .AWADDR(m_axi_gmem2_AWADDR),
    .AWID(m_axi_gmem2_AWID),
    .AWLEN(m_axi_gmem2_AWLEN),
    .AWSIZE(m_axi_gmem2_AWSIZE),
    .AWBURST(m_axi_gmem2_AWBURST),
    .AWLOCK(m_axi_gmem2_AWLOCK),
    .AWCACHE(m_axi_gmem2_AWCACHE),
    .AWPROT(m_axi_gmem2_AWPROT),
    .AWQOS(m_axi_gmem2_AWQOS),
    .AWREGION(m_axi_gmem2_AWREGION),
    .AWUSER(m_axi_gmem2_AWUSER),
    .WVALID(m_axi_gmem2_WVALID),
    .WREADY(m_axi_gmem2_WREADY),
    .WDATA(m_axi_gmem2_WDATA),
    .WSTRB(m_axi_gmem2_WSTRB),
    .WLAST(m_axi_gmem2_WLAST),
    .WID(m_axi_gmem2_WID),
    .WUSER(m_axi_gmem2_WUSER),
    .ARVALID(m_axi_gmem2_ARVALID),
    .ARREADY(m_axi_gmem2_ARREADY),
    .ARADDR(m_axi_gmem2_ARADDR),
    .ARID(m_axi_gmem2_ARID),
    .ARLEN(m_axi_gmem2_ARLEN),
    .ARSIZE(m_axi_gmem2_ARSIZE),
    .ARBURST(m_axi_gmem2_ARBURST),
    .ARLOCK(m_axi_gmem2_ARLOCK),
    .ARCACHE(m_axi_gmem2_ARCACHE),
    .ARPROT(m_axi_gmem2_ARPROT),
    .ARQOS(m_axi_gmem2_ARQOS),
    .ARREGION(m_axi_gmem2_ARREGION),
    .ARUSER(m_axi_gmem2_ARUSER),
    .RVALID(m_axi_gmem2_RVALID),
    .RREADY(m_axi_gmem2_RREADY),
    .RDATA(m_axi_gmem2_RDATA),
    .RLAST(m_axi_gmem2_RLAST),
    .RID(m_axi_gmem2_RID),
    .RUSER(m_axi_gmem2_RUSER),
    .RRESP(m_axi_gmem2_RRESP),
    .BVALID(m_axi_gmem2_BVALID),
    .BREADY(m_axi_gmem2_BREADY),
    .BRESP(m_axi_gmem2_BRESP),
    .BID(m_axi_gmem2_BID),
    .BUSER(m_axi_gmem2_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem2_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARLEN(32'd0),
    .I_RVALID(gmem2_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem2_RDATA),
    .I_RFIFONUM(gmem2_RFIFONUM),
    .I_AWVALID(write_results_U0_m_axi_gmem2_AWVALID),
    .I_AWREADY(gmem2_AWREADY),
    .I_AWADDR(write_results_U0_m_axi_gmem2_AWADDR),
    .I_AWLEN(write_results_U0_m_axi_gmem2_AWLEN),
    .I_WVALID(write_results_U0_m_axi_gmem2_WVALID),
    .I_WREADY(gmem2_WREADY),
    .I_WDATA(write_results_U0_m_axi_gmem2_WDATA),
    .I_WSTRB(write_results_U0_m_axi_gmem2_WSTRB),
    .I_BVALID(gmem2_BVALID),
    .I_BREADY(write_results_U0_m_axi_gmem2_BREADY)
);

vadd_entry_proc entry_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(entry_proc_U0_ap_start),
    .start_full_n(start_for_write_results_U0_full_n),
    .ap_done(entry_proc_U0_ap_done),
    .ap_continue(entry_proc_U0_ap_continue),
    .ap_idle(entry_proc_U0_ap_idle),
    .ap_ready(entry_proc_U0_ap_ready),
    .start_out(entry_proc_U0_start_out),
    .start_write(entry_proc_U0_start_write),
    .out_intersect(out_intersect),
    .out_intersect_c_din(entry_proc_U0_out_intersect_c_din),
    .out_intersect_c_num_data_valid(out_intersect_c_num_data_valid),
    .out_intersect_c_fifo_cap(out_intersect_c_fifo_cap),
    .out_intersect_c_full_n(out_intersect_c_full_n),
    .out_intersect_c_write(entry_proc_U0_out_intersect_c_write),
    .ap_ext_blocking_n(entry_proc_U0_ap_ext_blocking_n),
    .ap_str_blocking_n(entry_proc_U0_ap_str_blocking_n),
    .ap_int_blocking_n(entry_proc_U0_ap_int_blocking_n)
);

vadd_input_loader input_loader_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(input_loader_U0_ap_start),
    .ap_done(input_loader_U0_ap_done),
    .ap_continue(input_loader_U0_ap_continue),
    .ap_idle(input_loader_U0_ap_idle),
    .ap_ready(input_loader_U0_ap_ready),
    .page_entry_num(page_entry_num),
    .page_num_A(page_num_A),
    .page_num_B(page_num_B),
    .m_axi_gmem0_AWVALID(input_loader_U0_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(input_loader_U0_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(input_loader_U0_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(input_loader_U0_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(input_loader_U0_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(input_loader_U0_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(input_loader_U0_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(input_loader_U0_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(input_loader_U0_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(input_loader_U0_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(input_loader_U0_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(input_loader_U0_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(input_loader_U0_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(input_loader_U0_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(input_loader_U0_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(input_loader_U0_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(input_loader_U0_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(input_loader_U0_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(input_loader_U0_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(input_loader_U0_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(input_loader_U0_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(input_loader_U0_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(input_loader_U0_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(input_loader_U0_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(input_loader_U0_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(input_loader_U0_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(input_loader_U0_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(input_loader_U0_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(input_loader_U0_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(input_loader_U0_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(input_loader_U0_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(gmem0_RLAST),
    .m_axi_gmem0_RID(gmem0_RID),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(gmem0_RUSER),
    .m_axi_gmem0_RRESP(gmem0_RRESP),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(input_loader_U0_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .in_pages_A(in_pages_A),
    .m_axi_gmem1_AWVALID(input_loader_U0_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(input_loader_U0_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(input_loader_U0_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(input_loader_U0_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(input_loader_U0_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(input_loader_U0_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(input_loader_U0_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(input_loader_U0_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(input_loader_U0_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(input_loader_U0_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(input_loader_U0_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(input_loader_U0_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(input_loader_U0_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(input_loader_U0_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(input_loader_U0_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(input_loader_U0_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(input_loader_U0_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(input_loader_U0_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(input_loader_U0_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(input_loader_U0_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(input_loader_U0_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(input_loader_U0_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(input_loader_U0_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(input_loader_U0_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(input_loader_U0_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(input_loader_U0_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(input_loader_U0_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(input_loader_U0_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(input_loader_U0_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(input_loader_U0_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(gmem1_RVALID),
    .m_axi_gmem1_RREADY(input_loader_U0_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(gmem1_RDATA),
    .m_axi_gmem1_RLAST(gmem1_RLAST),
    .m_axi_gmem1_RID(gmem1_RID),
    .m_axi_gmem1_RFIFONUM(gmem1_RFIFONUM),
    .m_axi_gmem1_RUSER(gmem1_RUSER),
    .m_axi_gmem1_RRESP(gmem1_RRESP),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(input_loader_U0_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .in_pages_B(in_pages_B),
    .s_page_A_din(input_loader_U0_s_page_A_din),
    .s_page_A_num_data_valid(s_page_A_num_data_valid),
    .s_page_A_fifo_cap(s_page_A_fifo_cap),
    .s_page_A_full_n(s_page_A_full_n),
    .s_page_A_write(input_loader_U0_s_page_A_write),
    .s_page_B_din(input_loader_U0_s_page_B_din),
    .s_page_B_num_data_valid(s_page_B_num_data_valid),
    .s_page_B_fifo_cap(s_page_B_fifo_cap),
    .s_page_B_full_n(s_page_B_full_n),
    .s_page_B_write(input_loader_U0_s_page_B_write),
    .page_entry_num_c10_din(input_loader_U0_page_entry_num_c10_din),
    .page_entry_num_c10_num_data_valid(page_entry_num_c10_num_data_valid),
    .page_entry_num_c10_fifo_cap(page_entry_num_c10_fifo_cap),
    .page_entry_num_c10_full_n(page_entry_num_c10_full_n),
    .page_entry_num_c10_write(input_loader_U0_page_entry_num_c10_write),
    .ap_ext_blocking_n(input_loader_U0_ap_ext_blocking_n),
    .ap_str_blocking_n(input_loader_U0_ap_str_blocking_n),
    .ap_int_blocking_n(input_loader_U0_ap_int_blocking_n)
);

vadd_Block_entry13_proc Block_entry13_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_entry13_proc_U0_ap_start),
    .ap_done(Block_entry13_proc_U0_ap_done),
    .ap_continue(Block_entry13_proc_U0_ap_continue),
    .ap_idle(Block_entry13_proc_U0_ap_idle),
    .ap_ready(Block_entry13_proc_U0_ap_ready),
    .page_num_B(page_num_B),
    .page_num_A(page_num_A),
    .ap_return(Block_entry13_proc_U0_ap_return),
    .ap_ext_blocking_n(Block_entry13_proc_U0_ap_ext_blocking_n),
    .ap_str_blocking_n(Block_entry13_proc_U0_ap_str_blocking_n),
    .ap_int_blocking_n(Block_entry13_proc_U0_ap_int_blocking_n)
);

vadd_join_page join_page_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(join_page_U0_ap_start),
    .ap_done(join_page_U0_ap_done),
    .ap_continue(join_page_U0_ap_continue),
    .ap_idle(join_page_U0_ap_idle),
    .ap_ready(join_page_U0_ap_ready),
    .page_entry_num_dout(page_entry_num_c10_dout),
    .page_entry_num_num_data_valid(page_entry_num_c10_num_data_valid),
    .page_entry_num_fifo_cap(page_entry_num_c10_fifo_cap),
    .page_entry_num_empty_n(page_entry_num_c10_empty_n),
    .page_entry_num_read(join_page_U0_page_entry_num_read),
    .p_read(page_pair_num_loc_c11_channel_dout),
    .s_page_A_dout(s_page_A_dout),
    .s_page_A_num_data_valid(s_page_A_num_data_valid),
    .s_page_A_fifo_cap(s_page_A_fifo_cap),
    .s_page_A_empty_n(s_page_A_empty_n),
    .s_page_A_read(join_page_U0_s_page_A_read),
    .s_page_B_dout(s_page_B_dout),
    .s_page_B_num_data_valid(s_page_B_num_data_valid),
    .s_page_B_fifo_cap(s_page_B_fifo_cap),
    .s_page_B_empty_n(s_page_B_empty_n),
    .s_page_B_read(join_page_U0_s_page_B_read),
    .s_join_finish_din(join_page_U0_s_join_finish_din),
    .s_join_finish_num_data_valid(s_join_finish_num_data_valid),
    .s_join_finish_fifo_cap(s_join_finish_fifo_cap),
    .s_join_finish_full_n(s_join_finish_full_n),
    .s_join_finish_write(join_page_U0_s_join_finish_write),
    .s_result_pair_din(join_page_U0_s_result_pair_din),
    .s_result_pair_num_data_valid(s_result_pair_num_data_valid),
    .s_result_pair_fifo_cap(s_result_pair_fifo_cap),
    .s_result_pair_full_n(s_result_pair_full_n),
    .s_result_pair_write(join_page_U0_s_result_pair_write),
    .page_entry_num_c_din(join_page_U0_page_entry_num_c_din),
    .page_entry_num_c_num_data_valid(page_entry_num_c_num_data_valid),
    .page_entry_num_c_fifo_cap(page_entry_num_c_fifo_cap),
    .page_entry_num_c_full_n(page_entry_num_c_full_n),
    .page_entry_num_c_write(join_page_U0_page_entry_num_c_write),
    .page_pair_num_loc_c_din(join_page_U0_page_pair_num_loc_c_din),
    .page_pair_num_loc_c_num_data_valid(page_pair_num_loc_c_num_data_valid),
    .page_pair_num_loc_c_fifo_cap(page_pair_num_loc_c_fifo_cap),
    .page_pair_num_loc_c_full_n(page_pair_num_loc_c_full_n),
    .page_pair_num_loc_c_write(join_page_U0_page_pair_num_loc_c_write),
    .ap_ext_blocking_n(join_page_U0_ap_ext_blocking_n),
    .ap_str_blocking_n(join_page_U0_ap_str_blocking_n),
    .ap_int_blocking_n(join_page_U0_ap_int_blocking_n)
);

vadd_write_results write_results_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(write_results_U0_ap_start),
    .ap_done(write_results_U0_ap_done),
    .ap_continue(write_results_U0_ap_continue),
    .ap_idle(write_results_U0_ap_idle),
    .ap_ready(write_results_U0_ap_ready),
    .page_entry_num_dout(page_entry_num_c_dout),
    .page_entry_num_num_data_valid(page_entry_num_c_num_data_valid),
    .page_entry_num_fifo_cap(page_entry_num_c_fifo_cap),
    .page_entry_num_empty_n(page_entry_num_c_empty_n),
    .page_entry_num_read(write_results_U0_page_entry_num_read),
    .page_pair_num_loc_dout(page_pair_num_loc_c_dout),
    .page_pair_num_loc_num_data_valid(page_pair_num_loc_c_num_data_valid),
    .page_pair_num_loc_fifo_cap(page_pair_num_loc_c_fifo_cap),
    .page_pair_num_loc_empty_n(page_pair_num_loc_c_empty_n),
    .page_pair_num_loc_read(write_results_U0_page_pair_num_loc_read),
    .s_join_finish_dout(s_join_finish_dout),
    .s_join_finish_num_data_valid(s_join_finish_num_data_valid),
    .s_join_finish_fifo_cap(s_join_finish_fifo_cap),
    .s_join_finish_empty_n(s_join_finish_empty_n),
    .s_join_finish_read(write_results_U0_s_join_finish_read),
    .s_result_pair_dout(s_result_pair_dout),
    .s_result_pair_num_data_valid(s_result_pair_num_data_valid),
    .s_result_pair_fifo_cap(s_result_pair_fifo_cap),
    .s_result_pair_empty_n(s_result_pair_empty_n),
    .s_result_pair_read(write_results_U0_s_result_pair_read),
    .m_axi_gmem2_AWVALID(write_results_U0_m_axi_gmem2_AWVALID),
    .m_axi_gmem2_AWREADY(gmem2_AWREADY),
    .m_axi_gmem2_AWADDR(write_results_U0_m_axi_gmem2_AWADDR),
    .m_axi_gmem2_AWID(write_results_U0_m_axi_gmem2_AWID),
    .m_axi_gmem2_AWLEN(write_results_U0_m_axi_gmem2_AWLEN),
    .m_axi_gmem2_AWSIZE(write_results_U0_m_axi_gmem2_AWSIZE),
    .m_axi_gmem2_AWBURST(write_results_U0_m_axi_gmem2_AWBURST),
    .m_axi_gmem2_AWLOCK(write_results_U0_m_axi_gmem2_AWLOCK),
    .m_axi_gmem2_AWCACHE(write_results_U0_m_axi_gmem2_AWCACHE),
    .m_axi_gmem2_AWPROT(write_results_U0_m_axi_gmem2_AWPROT),
    .m_axi_gmem2_AWQOS(write_results_U0_m_axi_gmem2_AWQOS),
    .m_axi_gmem2_AWREGION(write_results_U0_m_axi_gmem2_AWREGION),
    .m_axi_gmem2_AWUSER(write_results_U0_m_axi_gmem2_AWUSER),
    .m_axi_gmem2_WVALID(write_results_U0_m_axi_gmem2_WVALID),
    .m_axi_gmem2_WREADY(gmem2_WREADY),
    .m_axi_gmem2_WDATA(write_results_U0_m_axi_gmem2_WDATA),
    .m_axi_gmem2_WSTRB(write_results_U0_m_axi_gmem2_WSTRB),
    .m_axi_gmem2_WLAST(write_results_U0_m_axi_gmem2_WLAST),
    .m_axi_gmem2_WID(write_results_U0_m_axi_gmem2_WID),
    .m_axi_gmem2_WUSER(write_results_U0_m_axi_gmem2_WUSER),
    .m_axi_gmem2_ARVALID(write_results_U0_m_axi_gmem2_ARVALID),
    .m_axi_gmem2_ARREADY(1'b0),
    .m_axi_gmem2_ARADDR(write_results_U0_m_axi_gmem2_ARADDR),
    .m_axi_gmem2_ARID(write_results_U0_m_axi_gmem2_ARID),
    .m_axi_gmem2_ARLEN(write_results_U0_m_axi_gmem2_ARLEN),
    .m_axi_gmem2_ARSIZE(write_results_U0_m_axi_gmem2_ARSIZE),
    .m_axi_gmem2_ARBURST(write_results_U0_m_axi_gmem2_ARBURST),
    .m_axi_gmem2_ARLOCK(write_results_U0_m_axi_gmem2_ARLOCK),
    .m_axi_gmem2_ARCACHE(write_results_U0_m_axi_gmem2_ARCACHE),
    .m_axi_gmem2_ARPROT(write_results_U0_m_axi_gmem2_ARPROT),
    .m_axi_gmem2_ARQOS(write_results_U0_m_axi_gmem2_ARQOS),
    .m_axi_gmem2_ARREGION(write_results_U0_m_axi_gmem2_ARREGION),
    .m_axi_gmem2_ARUSER(write_results_U0_m_axi_gmem2_ARUSER),
    .m_axi_gmem2_RVALID(1'b0),
    .m_axi_gmem2_RREADY(write_results_U0_m_axi_gmem2_RREADY),
    .m_axi_gmem2_RDATA(64'd0),
    .m_axi_gmem2_RLAST(1'b0),
    .m_axi_gmem2_RID(1'd0),
    .m_axi_gmem2_RFIFONUM(9'd0),
    .m_axi_gmem2_RUSER(1'd0),
    .m_axi_gmem2_RRESP(2'd0),
    .m_axi_gmem2_BVALID(gmem2_BVALID),
    .m_axi_gmem2_BREADY(write_results_U0_m_axi_gmem2_BREADY),
    .m_axi_gmem2_BRESP(gmem2_BRESP),
    .m_axi_gmem2_BID(gmem2_BID),
    .m_axi_gmem2_BUSER(gmem2_BUSER),
    .out_intersect_dout(out_intersect_c_dout),
    .out_intersect_num_data_valid(out_intersect_c_num_data_valid),
    .out_intersect_fifo_cap(out_intersect_c_fifo_cap),
    .out_intersect_empty_n(out_intersect_c_empty_n),
    .out_intersect_read(write_results_U0_out_intersect_read),
    .ap_ext_blocking_n(write_results_U0_ap_ext_blocking_n),
    .ap_str_blocking_n(write_results_U0_ap_str_blocking_n),
    .ap_int_blocking_n(write_results_U0_ap_int_blocking_n)
);

vadd_fifo_w64_d4_S out_intersect_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_out_intersect_c_din),
    .if_full_n(out_intersect_c_full_n),
    .if_write(entry_proc_U0_out_intersect_c_write),
    .if_dout(out_intersect_c_dout),
    .if_num_data_valid(out_intersect_c_num_data_valid),
    .if_fifo_cap(out_intersect_c_fifo_cap),
    .if_empty_n(out_intersect_c_empty_n),
    .if_read(write_results_U0_out_intersect_read)
);

vadd_fifo_w160_d512_A s_page_A_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(input_loader_U0_s_page_A_din),
    .if_full_n(s_page_A_full_n),
    .if_write(input_loader_U0_s_page_A_write),
    .if_dout(s_page_A_dout),
    .if_num_data_valid(s_page_A_num_data_valid),
    .if_fifo_cap(s_page_A_fifo_cap),
    .if_empty_n(s_page_A_empty_n),
    .if_read(join_page_U0_s_page_A_read)
);

vadd_fifo_w160_d512_A s_page_B_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(input_loader_U0_s_page_B_din),
    .if_full_n(s_page_B_full_n),
    .if_write(input_loader_U0_s_page_B_write),
    .if_dout(s_page_B_dout),
    .if_num_data_valid(s_page_B_num_data_valid),
    .if_fifo_cap(s_page_B_fifo_cap),
    .if_empty_n(s_page_B_empty_n),
    .if_read(join_page_U0_s_page_B_read)
);

vadd_fifo_w32_d2_S page_entry_num_c10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(input_loader_U0_page_entry_num_c10_din),
    .if_full_n(page_entry_num_c10_full_n),
    .if_write(input_loader_U0_page_entry_num_c10_write),
    .if_dout(page_entry_num_c10_dout),
    .if_num_data_valid(page_entry_num_c10_num_data_valid),
    .if_fifo_cap(page_entry_num_c10_fifo_cap),
    .if_empty_n(page_entry_num_c10_empty_n),
    .if_read(join_page_U0_page_entry_num_read)
);

vadd_fifo_w32_d2_S page_pair_num_loc_c11_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry13_proc_U0_ap_return),
    .if_full_n(page_pair_num_loc_c11_channel_full_n),
    .if_write(Block_entry13_proc_U0_ap_done),
    .if_dout(page_pair_num_loc_c11_channel_dout),
    .if_num_data_valid(page_pair_num_loc_c11_channel_num_data_valid),
    .if_fifo_cap(page_pair_num_loc_c11_channel_fifo_cap),
    .if_empty_n(page_pair_num_loc_c11_channel_empty_n),
    .if_read(join_page_U0_ap_ready)
);

vadd_fifo_w32_d2_S s_join_finish_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(join_page_U0_s_join_finish_din),
    .if_full_n(s_join_finish_full_n),
    .if_write(join_page_U0_s_join_finish_write),
    .if_dout(s_join_finish_dout),
    .if_num_data_valid(s_join_finish_num_data_valid),
    .if_fifo_cap(s_join_finish_fifo_cap),
    .if_empty_n(s_join_finish_empty_n),
    .if_read(write_results_U0_s_join_finish_read)
);

vadd_fifo_w64_d512_A s_result_pair_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(join_page_U0_s_result_pair_din),
    .if_full_n(s_result_pair_full_n),
    .if_write(join_page_U0_s_result_pair_write),
    .if_dout(s_result_pair_dout),
    .if_num_data_valid(s_result_pair_num_data_valid),
    .if_fifo_cap(s_result_pair_fifo_cap),
    .if_empty_n(s_result_pair_empty_n),
    .if_read(write_results_U0_s_result_pair_read)
);

vadd_fifo_w32_d2_S page_entry_num_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(join_page_U0_page_entry_num_c_din),
    .if_full_n(page_entry_num_c_full_n),
    .if_write(join_page_U0_page_entry_num_c_write),
    .if_dout(page_entry_num_c_dout),
    .if_num_data_valid(page_entry_num_c_num_data_valid),
    .if_fifo_cap(page_entry_num_c_fifo_cap),
    .if_empty_n(page_entry_num_c_empty_n),
    .if_read(write_results_U0_page_entry_num_read)
);

vadd_fifo_w32_d2_S page_pair_num_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(join_page_U0_page_pair_num_loc_c_din),
    .if_full_n(page_pair_num_loc_c_full_n),
    .if_write(join_page_U0_page_pair_num_loc_c_write),
    .if_dout(page_pair_num_loc_c_dout),
    .if_num_data_valid(page_pair_num_loc_c_num_data_valid),
    .if_fifo_cap(page_pair_num_loc_c_fifo_cap),
    .if_empty_n(page_pair_num_loc_c_empty_n),
    .if_read(write_results_U0_page_pair_num_loc_read)
);

vadd_start_for_write_results_U0 start_for_write_results_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_write_results_U0_din),
    .if_full_n(start_for_write_results_U0_full_n),
    .if_write(entry_proc_U0_start_write),
    .if_dout(start_for_write_results_U0_dout),
    .if_empty_n(start_for_write_results_U0_empty_n),
    .if_read(write_results_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Block_entry13_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Block_entry13_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_entry13_proc_U0_ap_ready <= ap_sync_Block_entry13_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_input_loader_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_input_loader_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_input_loader_U0_ap_ready <= ap_sync_input_loader_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_ext_blocking_n_reg <= ap_ext_blocking_n;
end

always @ (posedge ap_clk) begin
    ap_int_blocking_n_reg <= ap_int_blocking_n;
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

always @ (posedge ap_clk) begin
    ap_str_blocking_n_reg <= ap_str_blocking_n;
end

always @ (*) begin
    if (((ap_ext_blocking_n_reg == 1'b0) & (ap_ext_blocking_n == 1'b1))) begin
        stall_done_ext = 1'b1;
    end else begin
        stall_done_ext = 1'b0;
    end
end

always @ (*) begin
    if (((ap_int_blocking_n_reg == 1'b0) & (ap_int_blocking_n == 1'b1))) begin
        stall_done_int = 1'b1;
    end else begin
        stall_done_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_str_blocking_n_reg == 1'b0) & (ap_str_blocking_n == 1'b1))) begin
        stall_done_str = 1'b1;
    end else begin
        stall_done_str = 1'b0;
    end
end

always @ (*) begin
    if (((ap_ext_blocking_n_reg == 1'b1) & (ap_ext_blocking_n == 1'b0))) begin
        stall_start_ext = 1'b1;
    end else begin
        stall_start_ext = 1'b0;
    end
end

always @ (*) begin
    if (((ap_int_blocking_n_reg == 1'b1) & (ap_int_blocking_n == 1'b0))) begin
        stall_start_int = 1'b1;
    end else begin
        stall_start_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_str_blocking_n_reg == 1'b1) & (ap_str_blocking_n == 1'b0))) begin
        stall_start_str = 1'b1;
    end else begin
        stall_start_str = 1'b0;
    end
end

assign Block_entry13_proc_U0_ap_continue = page_pair_num_loc_c11_channel_full_n;

assign Block_entry13_proc_U0_ap_start = ((ap_sync_reg_Block_entry13_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign ap_done = write_results_U0_ap_done;

assign ap_ext_blocking_cur_n = 1'b1;

assign ap_ext_blocking_n = (ap_ext_blocking_sub_n & ap_ext_blocking_cur_n);

assign ap_ext_blocking_sub_n = (write_results_U0_ap_ext_blocking_n & join_page_U0_ap_ext_blocking_n & input_loader_U0_ap_ext_blocking_n & entry_proc_U0_ap_ext_blocking_n & Block_entry13_proc_U0_ap_ext_blocking_n);

assign ap_idle = (write_results_U0_ap_idle & join_page_U0_ap_idle & input_loader_U0_ap_idle & (page_pair_num_loc_c11_channel_empty_n ^ 1'b1) & entry_proc_U0_ap_idle & Block_entry13_proc_U0_ap_idle);

assign ap_int_blocking_cur_n = 1'b1;

assign ap_int_blocking_n = (ap_int_blocking_sub_n & ap_int_blocking_cur_n);

assign ap_int_blocking_sub_n = (write_results_U0_ap_int_blocking_n & join_page_U0_ap_int_blocking_n & input_loader_U0_ap_int_blocking_n & entry_proc_U0_ap_int_blocking_n & Block_entry13_proc_U0_ap_int_blocking_n);

assign ap_ready = ap_sync_ready;

assign ap_str_blocking_cur_n = 1'b1;

assign ap_str_blocking_n = (ap_str_blocking_sub_n & ap_str_blocking_cur_n);

assign ap_str_blocking_sub_n = (write_results_U0_ap_str_blocking_n & join_page_U0_ap_str_blocking_n & input_loader_U0_ap_str_blocking_n & entry_proc_U0_ap_str_blocking_n & Block_entry13_proc_U0_ap_str_blocking_n);

assign ap_sync_Block_entry13_proc_U0_ap_ready = (ap_sync_reg_Block_entry13_proc_U0_ap_ready | Block_entry13_proc_U0_ap_ready);

assign ap_sync_entry_proc_U0_ap_ready = (entry_proc_U0_ap_ready | ap_sync_reg_entry_proc_U0_ap_ready);

assign ap_sync_input_loader_U0_ap_ready = (input_loader_U0_ap_ready | ap_sync_reg_input_loader_U0_ap_ready);

assign ap_sync_ready = (ap_sync_input_loader_U0_ap_ready & ap_sync_entry_proc_U0_ap_ready & ap_sync_Block_entry13_proc_U0_ap_ready);

assign entry_proc_U0_ap_continue = 1'b1;

assign entry_proc_U0_ap_start = ((ap_sync_reg_entry_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign event_done = ap_done;

assign gmem0_RID = 1'd0;

assign gmem0_RLAST = 1'b0;

assign gmem0_RRESP = 2'd0;

assign gmem0_RUSER = 1'd0;

assign gmem1_RID = 1'd0;

assign gmem1_RLAST = 1'b0;

assign gmem1_RRESP = 2'd0;

assign gmem1_RUSER = 1'd0;

assign gmem2_BID = 1'd0;

assign gmem2_BRESP = 2'd0;

assign gmem2_BUSER = 1'd0;

assign input_loader_U0_ap_continue = 1'b1;

assign input_loader_U0_ap_start = ((ap_sync_reg_input_loader_U0_ap_ready ^ 1'b1) & ap_start);

assign join_page_U0_ap_continue = 1'b1;

assign join_page_U0_ap_start = page_pair_num_loc_c11_channel_empty_n;

assign start_for_write_results_U0_din = 1'b1;

assign write_results_U0_ap_continue = ap_continue;

assign write_results_U0_ap_start = start_for_write_results_U0_empty_n;

endmodule //vadd
