/home/paul.yan/systemVerilogPractice/../verif/common_veri/script/panorama