Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jun  5 01:41:01 2023
| Host         : LAPTOP-QCCN7SPL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file board_timing_summary_routed.rpt -rpx board_timing_summary_routed.rpx -warn_on_violation
| Design       : board
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: cpu_mode_reg/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: cpu_step_reg[0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: cpu_step_reg[1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: cpu_step_reg[2]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[7]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1342 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 6 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.041        0.000                      0                 4463        0.039        0.000                      0                 4463        3.000        0.000                       0                  1754  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
clk                    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_adjust  {0.000 25.000}       50.000          20.000          
  cpu_clk_clk_adjust   {0.000 100.000}      200.000         5.000           
  uart_clk_clk_adjust  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clkfbout_clk_adjust                                                                                                                                                   47.845        0.000                       0                     3  
  cpu_clk_clk_adjust        31.041        0.000                      0                 4162        0.039        0.000                      0                 4162       13.360        0.000                       0                  1578  
  uart_clk_clk_adjust       94.056        0.000                      0                  301        0.133        0.000                      0                  301       49.020        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_adjust
  To Clock:  clkfbout_clk_adjust

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_adjust
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_adj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y7    clk_adj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_adjust
  To Clock:  cpu_clk_clk_adjust

Setup :            0  Failing Endpoints,  Worst Slack       31.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.041ns  (required time - arrival time)
  Source:                 sys/block_reg/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        68.564ns  (logic 23.757ns (34.649%)  route 44.807ns (65.351%))
  Logic Levels:           87  (CARRY4=41 LUT2=2 LUT3=12 LUT4=4 LUT5=7 LUT6=21)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 198.470 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 99.061 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.552    99.061    sys/cpu_clk
    SLICE_X42Y21         FDRE                                         r  sys/block_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.524    99.585 r  sys/block_reg/Q
                         net (fo=191, routed)         1.376   100.962    sys/read_pad/block
    SLICE_X51Y34         LUT3 (Prop_lut3_I1_O)        0.124   101.086 r  sys/read_pad/led_out_r[7]_i_115/O
                         net (fo=1, routed)           0.686   101.772    sys/read_pad/led_out_r[7]_i_115_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   102.352 r  sys/read_pad/led_out_r_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.352    sys/read_pad/led_out_r_reg[7]_i_51_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.686 r  sys/read_pad/led_out_r_reg[7]_i_1440/O[1]
                         net (fo=2, routed)           0.651   103.337    sys/read_pad/ntl/led10[6]
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.303   103.640 r  sys/read_pad/led_out_r[7]_i_892/O
                         net (fo=59, routed)          1.516   105.156    sys/read_pad/led_out_r[7]_i_892_n_0
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.124   105.280 r  sys/read_pad/led_out_r[7]_i_427/O
                         net (fo=3, routed)           0.743   106.023    sys/ntl/number_reg[10][1]
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   106.543 r  sys/ntl/led_out_r_reg[7]_i_2154/CO[3]
                         net (fo=1, routed)           0.000   106.543    sys/ntl/led_out_r_reg[7]_i_2154_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.660 r  sys/ntl/led_out_r_reg[7]_i_1913/CO[3]
                         net (fo=1, routed)           0.000   106.660    sys/ntl/led_out_r_reg[7]_i_1913_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   106.975 r  sys/ntl/led_out_r_reg[7]_i_1505/O[3]
                         net (fo=2, routed)           1.161   108.137    sys/ntl/led_out_r_reg[7]_i_1505_n_4
    SLICE_X36Y31         LUT3 (Prop_lut3_I2_O)        0.332   108.469 r  sys/ntl/led_out_r[7]_i_940/O
                         net (fo=2, routed)           0.501   108.969    sys/ntl/led_out_r[7]_i_940_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I3_O)        0.332   109.301 r  sys/ntl/led_out_r[7]_i_944/O
                         net (fo=1, routed)           0.000   109.301    sys/ntl/led_out_r[7]_i_944_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   109.833 r  sys/ntl/led_out_r_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.000   109.833    sys/ntl/led_out_r_reg[7]_i_497_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   110.146 r  sys/ntl/led_out_r_reg[7]_i_204/O[3]
                         net (fo=2, routed)           0.881   111.028    sys/ntl/led_out_r_reg[7]_i_204_n_4
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.331   111.359 r  sys/ntl/led_out_r[7]_i_94/O
                         net (fo=2, routed)           0.645   112.004    sys/ntl/led_out_r[7]_i_94_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I3_O)        0.332   112.336 r  sys/ntl/led_out_r[7]_i_98/O
                         net (fo=1, routed)           0.000   112.336    sys/ntl/led_out_r[7]_i_98_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   112.868 r  sys/ntl/led_out_r_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000   112.868    sys/ntl/led_out_r_reg[7]_i_42_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   113.181 r  sys/ntl/led_out_r_reg[7]_i_39/O[3]
                         net (fo=12, routed)          1.137   114.318    sys/ntl/led_out_r_reg[7]_i_39_n_4
    SLICE_X47Y39         LUT2 (Prop_lut2_I0_O)        0.306   114.624 r  sys/ntl/led_out_r[7]_i_2308/O
                         net (fo=1, routed)           0.000   114.624    sys/ntl/led_out_r[7]_i_2308_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   115.174 r  sys/ntl/led_out_r_reg[7]_i_2138/CO[3]
                         net (fo=1, routed)           0.000   115.174    sys/ntl/led_out_r_reg[7]_i_2138_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   115.413 r  sys/ntl/led_out_r_reg[7]_i_1892/O[2]
                         net (fo=3, routed)           0.962   116.375    sys/read_pad/number_reg[0]_3[2]
    SLICE_X53Y37         LUT6 (Prop_lut6_I0_O)        0.302   116.677 r  sys/read_pad/led_out_r[7]_i_1887/O
                         net (fo=1, routed)           0.679   117.356    sys/ntl/num_show_reg[15][0]
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   117.906 r  sys/ntl/led_out_r_reg[7]_i_1466/CO[3]
                         net (fo=1, routed)           0.000   117.906    sys/ntl/led_out_r_reg[7]_i_1466_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.023 r  sys/ntl/led_out_r_reg[7]_i_905/CO[3]
                         net (fo=1, routed)           0.000   118.023    sys/ntl/led_out_r_reg[7]_i_905_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.140 r  sys/ntl/led_out_r_reg[7]_i_465/CO[3]
                         net (fo=1, routed)           0.000   118.140    sys/ntl/led_out_r_reg[7]_i_465_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.257 r  sys/ntl/led_out_r_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000   118.257    sys/ntl/led_out_r_reg[7]_i_183_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   118.486 r  sys/ntl/led_out_r_reg[7]_i_85/CO[2]
                         net (fo=3, routed)           0.476   118.962    sys/read_pad/CO[0]
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.310   119.272 r  sys/read_pad/led_out_r[7]_i_99/O
                         net (fo=117, routed)         1.089   120.362    sys/ntl/block_reg_45
    SLICE_X38Y45         LUT3 (Prop_lut3_I1_O)        0.124   120.486 r  sys/ntl/led_out_r[7]_i_1020/O
                         net (fo=61, routed)          1.031   121.516    sys/ntl/led_out_r[7]_i_1020_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124   121.640 r  sys/ntl/led_out_r[7]_i_1170/O
                         net (fo=2, routed)           0.804   122.445    sys/ntl/led_out_r[7]_i_1170_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   122.971 r  sys/ntl/led_out_r_reg[7]_i_2012/CO[3]
                         net (fo=1, routed)           0.000   122.971    sys/ntl/led_out_r_reg[7]_i_2012_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.085 r  sys/ntl/led_out_r_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000   123.085    sys/ntl/led_out_r_reg[7]_i_1700_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.199 r  sys/ntl/led_out_r_reg[7]_i_1145/CO[3]
                         net (fo=1, routed)           0.000   123.199    sys/ntl/led_out_r_reg[7]_i_1145_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.313 r  sys/ntl/led_out_r_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.001   123.313    sys/ntl/led_out_r_reg[7]_i_1690_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.427 r  sys/ntl/led_out_r_reg[7]_i_1689/CO[3]
                         net (fo=1, routed)           0.000   123.427    sys/ntl/led_out_r_reg[7]_i_1689_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   123.655 f  sys/ntl/led_out_r_reg[7]_i_1288/CO[2]
                         net (fo=40, routed)          0.967   124.623    sys/ntl/led_out_r_reg[7]_i_1288_n_1
    SLICE_X50Y48         LUT6 (Prop_lut6_I0_O)        0.313   124.936 r  sys/ntl/led_out_r[7]_i_1769/O
                         net (fo=1, routed)           0.698   125.633    sys/ntl/led_out_r[7]_i_1769_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615   126.248 r  sys/ntl/led_out_r_reg[7]_i_1243/O[3]
                         net (fo=3, routed)           1.247   127.495    sys/ntl/led_out_r_reg[7]_i_1243_n_4
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.334   127.829 r  sys/ntl/led_out_r[7]_i_1867/O
                         net (fo=2, routed)           0.300   128.129    sys/ntl/led_out_r[7]_i_1867_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.332   128.461 r  sys/ntl/led_out_r[7]_i_1391/O
                         net (fo=2, routed)           0.684   129.144    sys/ntl/led_out_r[7]_i_1391_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124   129.268 r  sys/ntl/led_out_r[7]_i_1395/O
                         net (fo=1, routed)           0.000   129.268    sys/ntl/led_out_r[7]_i_1395_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   129.648 r  sys/ntl/led_out_r_reg[7]_i_866/CO[3]
                         net (fo=1, routed)           0.000   129.648    sys/ntl/led_out_r_reg[7]_i_866_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.765 r  sys/ntl/led_out_r_reg[7]_i_752/CO[3]
                         net (fo=1, routed)           0.000   129.765    sys/ntl/led_out_r_reg[7]_i_752_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.882 r  sys/ntl/led_out_r_reg[7]_i_293/CO[3]
                         net (fo=1, routed)           0.000   129.882    sys/ntl/led_out_r_reg[7]_i_293_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   130.205 r  sys/ntl/led_out_r_reg[7]_i_141/O[1]
                         net (fo=34, routed)          0.763   130.968    sys/ntl/led_out_r_reg[7]_i_141_n_6
    SLICE_X37Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689   131.657 r  sys/ntl/led_out_r_reg[7]_i_311/CO[3]
                         net (fo=1, routed)           0.000   131.657    sys/ntl/led_out_r_reg[7]_i_311_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   131.991 r  sys/ntl/led_out_r_reg[7]_i_145/O[1]
                         net (fo=3, routed)           0.600   132.591    sys/ntl/led_out_r_reg[7]_i_145_n_6
    SLICE_X38Y55         LUT4 (Prop_lut4_I0_O)        0.303   132.894 r  sys/ntl/led_out_r[7]_i_314/O
                         net (fo=1, routed)           0.484   133.378    sys/ntl/led_out_r[7]_i_314_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   133.763 r  sys/ntl/led_out_r_reg[7]_i_146/CO[3]
                         net (fo=4, routed)           0.926   134.689    sys/ntl/led_out_r_reg[7]_i_146_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I4_O)        0.124   134.813 r  sys/ntl/led_out_r[7]_i_272/O
                         net (fo=101, routed)         0.935   135.749    sys/ntl/led_out_r[7]_i_272_n_0
    SLICE_X51Y53         LUT3 (Prop_lut3_I1_O)        0.118   135.867 f  sys/ntl/led_out_r[7]_i_871/O
                         net (fo=21, routed)          0.822   136.689    sys/ntl/led_out_r[7]_i_871_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.326   137.015 r  sys/ntl/led_out_l[7]_i_203/O
                         net (fo=6, routed)           0.919   137.934    sys/ntl/led_out_l[7]_i_203_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124   138.058 r  sys/ntl/led_out_r[7]_i_844/O
                         net (fo=1, routed)           0.000   138.058    sys/ntl/led_out_r[7]_i_844_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   138.459 r  sys/ntl/led_out_r_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000   138.459    sys/ntl/led_out_r_reg[7]_i_342_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   138.793 r  sys/ntl/led_out_r_reg[7]_i_164/O[1]
                         net (fo=4, routed)           1.270   140.063    sys_n_20
    SLICE_X51Y55         LUT3 (Prop_lut3_I1_O)        0.303   140.366 r  led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.484   140.850    led_out_r[7]_i_170_n_0
    SLICE_X51Y55         LUT5 (Prop_lut5_I4_O)        0.124   140.974 r  led_out_r[7]_i_72/O
                         net (fo=2, routed)           0.560   141.534    led_out_r[7]_i_72_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124   141.658 r  led_out_r[7]_i_76/O
                         net (fo=1, routed)           0.000   141.658    sys/ntl/block_reg_32[0]
    SLICE_X52Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   142.171 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   142.171    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   142.486 r  sys/ntl/led_out_l_reg[7]_i_74/O[3]
                         net (fo=7, routed)           0.691   143.177    sys/show/block_reg_0[3]
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.307   143.484 r  sys/show/led_out_r[7]_i_1851/O
                         net (fo=1, routed)           0.000   143.484    sys/show/led_out_r[7]_i_1851_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   144.034 r  sys/show/led_out_r_reg[7]_i_1347/CO[3]
                         net (fo=1, routed)           0.000   144.034    sys/show/led_out_r_reg[7]_i_1347_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   144.368 r  sys/show/led_out_r_reg[7]_i_815/O[1]
                         net (fo=3, routed)           0.687   145.056    sys/ntl/block_reg_2[1]
    SLICE_X50Y56         LUT4 (Prop_lut4_I0_O)        0.303   145.359 r  sys/ntl/led_out_r[7]_i_1779/O
                         net (fo=1, routed)           0.693   146.052    sys/ntl/led_out_r[7]_i_1779_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   146.448 r  sys/ntl/led_out_r_reg[7]_i_1245/CO[3]
                         net (fo=1, routed)           0.000   146.448    sys/ntl/led_out_r_reg[7]_i_1245_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.565 r  sys/ntl/led_out_r_reg[7]_i_740/CO[3]
                         net (fo=1, routed)           0.000   146.565    sys/ntl/led_out_r_reg[7]_i_740_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.682 r  sys/ntl/led_out_r_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000   146.682    sys/ntl/led_out_r_reg[7]_i_283_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.799 r  sys/ntl/led_out_r_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000   146.799    sys/ntl/led_out_r_reg[7]_i_138_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   147.053 f  sys/ntl/led_out_r_reg[7]_i_63/CO[0]
                         net (fo=1, routed)           0.310   147.363    sys/ntl/led_out_r_reg[7]_i_63_n_3
    SLICE_X50Y65         LUT5 (Prop_lut5_I0_O)        0.367   147.730 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.979   148.708    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X57Y62         LUT3 (Prop_lut3_I1_O)        0.118   148.826 f  sys/ntl/led_out_l[7]_i_297/O
                         net (fo=8, routed)           1.021   149.847    sys/ntl/led_out_l[7]_i_297_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.326   150.173 r  sys/ntl/led_out_l[7]_i_296/O
                         net (fo=12, routed)          0.658   150.831    sys/ntl/led_out_l[7]_i_296_n_0
    SLICE_X56Y64         LUT3 (Prop_lut3_I1_O)        0.124   150.955 r  sys/ntl/led_out_l[7]_i_291/O
                         net (fo=3, routed)           1.007   151.962    sys/ntl/led_out_l[7]_i_291_n_0
    SLICE_X57Y63         LUT5 (Prop_lut5_I3_O)        0.152   152.114 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           0.652   152.766    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.326   153.092 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          0.733   153.825    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X58Y63         LUT3 (Prop_lut3_I1_O)        0.150   153.975 f  sys/ntl/led_out_l[7]_i_251/O
                         net (fo=1, routed)           0.851   154.827    sys/ntl/led_out_l[7]_i_251_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I1_O)        0.326   155.153 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.865   156.017    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I1_O)        0.124   156.141 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          1.015   157.156    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I3_O)        0.152   157.308 f  sys/ntl/led_out_l[7]_i_176/O
                         net (fo=1, routed)           0.851   158.160    sys/ntl/led_out_l[7]_i_176_n_0
    SLICE_X58Y60         LUT6 (Prop_lut6_I2_O)        0.326   158.486 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          1.017   159.502    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X58Y59         LUT6 (Prop_lut6_I3_O)        0.124   159.626 r  sys/ntl/led_out_l[7]_i_89/O
                         net (fo=9, routed)           0.674   160.300    sys/ntl/led_out_l[7]_i_89_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I2_O)        0.124   160.424 r  sys/ntl/led_out_l[7]_i_90/O
                         net (fo=8, routed)           1.176   161.600    sys/ntl/led_out_l[7]_i_90_n_0
    SLICE_X59Y55         LUT3 (Prop_lut3_I1_O)        0.152   161.752 f  sys/ntl/led_out_l[7]_i_65/O
                         net (fo=2, routed)           0.824   162.576    sys/ntl/led_out_l[7]_i_65_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I0_O)        0.326   162.902 r  sys/ntl/led_out_l[7]_i_60/O
                         net (fo=2, routed)           0.791   163.693    sys/ntl/led_out_l[7]_i_60_n_0
    SLICE_X59Y55         LUT6 (Prop_lut6_I1_O)        0.124   163.817 r  sys/ntl/led_out_l[7]_i_30/O
                         net (fo=12, routed)          0.634   164.450    sys/ntl/led_out_l[7]_i_30_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I0_O)        0.124   164.574 r  sys/ntl/led_out_l[5]_i_9/O
                         net (fo=17, routed)          0.688   165.263    sys/ntl/led_out_l[5]_i_9_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124   165.387 r  sys/ntl/led_out_l[5]_i_8/O
                         net (fo=7, routed)           1.191   166.578    sys/ntl/led_out_l[5]_i_8_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I3_O)        0.124   166.702 r  sys/ntl/led_out_r[6]_i_4/O
                         net (fo=1, routed)           0.799   167.501    sys/show/num_show_reg[31]_4
    SLICE_X57Y51         LUT6 (Prop_lut6_I2_O)        0.124   167.625 r  sys/show/led_out_r[6]_i_1/O
                         net (fo=1, routed)           0.000   167.625    sys/show/led_out_r[6]_i_1_n_0
    SLICE_X57Y51         FDRE                                         r  sys/show/led_out_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.444   198.470    sys/show/cpu_clk
    SLICE_X57Y51         FDRE                                         r  sys/show/led_out_r_reg[6]/C
                         clock pessimism              0.483   198.953    
                         clock uncertainty           -0.318   198.635    
    SLICE_X57Y51         FDRE (Setup_fdre_C_D)        0.031   198.666    sys/show/led_out_r_reg[6]
  -------------------------------------------------------------------
                         required time                        198.666    
                         arrival time                        -167.625    
  -------------------------------------------------------------------
                         slack                                 31.041    

Slack (MET) :             31.100ns  (required time - arrival time)
  Source:                 sys/block_reg/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        68.570ns  (logic 23.757ns (34.646%)  route 44.813ns (65.354%))
  Logic Levels:           87  (CARRY4=41 LUT2=2 LUT3=12 LUT4=4 LUT5=8 LUT6=20)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 198.536 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 99.061 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.552    99.061    sys/cpu_clk
    SLICE_X42Y21         FDRE                                         r  sys/block_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.524    99.585 r  sys/block_reg/Q
                         net (fo=191, routed)         1.376   100.962    sys/read_pad/block
    SLICE_X51Y34         LUT3 (Prop_lut3_I1_O)        0.124   101.086 r  sys/read_pad/led_out_r[7]_i_115/O
                         net (fo=1, routed)           0.686   101.772    sys/read_pad/led_out_r[7]_i_115_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   102.352 r  sys/read_pad/led_out_r_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.352    sys/read_pad/led_out_r_reg[7]_i_51_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.686 r  sys/read_pad/led_out_r_reg[7]_i_1440/O[1]
                         net (fo=2, routed)           0.651   103.337    sys/read_pad/ntl/led10[6]
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.303   103.640 r  sys/read_pad/led_out_r[7]_i_892/O
                         net (fo=59, routed)          1.516   105.156    sys/read_pad/led_out_r[7]_i_892_n_0
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.124   105.280 r  sys/read_pad/led_out_r[7]_i_427/O
                         net (fo=3, routed)           0.743   106.023    sys/ntl/number_reg[10][1]
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   106.543 r  sys/ntl/led_out_r_reg[7]_i_2154/CO[3]
                         net (fo=1, routed)           0.000   106.543    sys/ntl/led_out_r_reg[7]_i_2154_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.660 r  sys/ntl/led_out_r_reg[7]_i_1913/CO[3]
                         net (fo=1, routed)           0.000   106.660    sys/ntl/led_out_r_reg[7]_i_1913_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   106.975 r  sys/ntl/led_out_r_reg[7]_i_1505/O[3]
                         net (fo=2, routed)           1.161   108.137    sys/ntl/led_out_r_reg[7]_i_1505_n_4
    SLICE_X36Y31         LUT3 (Prop_lut3_I2_O)        0.332   108.469 r  sys/ntl/led_out_r[7]_i_940/O
                         net (fo=2, routed)           0.501   108.969    sys/ntl/led_out_r[7]_i_940_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I3_O)        0.332   109.301 r  sys/ntl/led_out_r[7]_i_944/O
                         net (fo=1, routed)           0.000   109.301    sys/ntl/led_out_r[7]_i_944_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   109.833 r  sys/ntl/led_out_r_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.000   109.833    sys/ntl/led_out_r_reg[7]_i_497_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   110.146 r  sys/ntl/led_out_r_reg[7]_i_204/O[3]
                         net (fo=2, routed)           0.881   111.028    sys/ntl/led_out_r_reg[7]_i_204_n_4
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.331   111.359 r  sys/ntl/led_out_r[7]_i_94/O
                         net (fo=2, routed)           0.645   112.004    sys/ntl/led_out_r[7]_i_94_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I3_O)        0.332   112.336 r  sys/ntl/led_out_r[7]_i_98/O
                         net (fo=1, routed)           0.000   112.336    sys/ntl/led_out_r[7]_i_98_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   112.868 r  sys/ntl/led_out_r_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000   112.868    sys/ntl/led_out_r_reg[7]_i_42_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   113.181 r  sys/ntl/led_out_r_reg[7]_i_39/O[3]
                         net (fo=12, routed)          1.137   114.318    sys/ntl/led_out_r_reg[7]_i_39_n_4
    SLICE_X47Y39         LUT2 (Prop_lut2_I0_O)        0.306   114.624 r  sys/ntl/led_out_r[7]_i_2308/O
                         net (fo=1, routed)           0.000   114.624    sys/ntl/led_out_r[7]_i_2308_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   115.174 r  sys/ntl/led_out_r_reg[7]_i_2138/CO[3]
                         net (fo=1, routed)           0.000   115.174    sys/ntl/led_out_r_reg[7]_i_2138_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   115.413 r  sys/ntl/led_out_r_reg[7]_i_1892/O[2]
                         net (fo=3, routed)           0.962   116.375    sys/read_pad/number_reg[0]_3[2]
    SLICE_X53Y37         LUT6 (Prop_lut6_I0_O)        0.302   116.677 r  sys/read_pad/led_out_r[7]_i_1887/O
                         net (fo=1, routed)           0.679   117.356    sys/ntl/num_show_reg[15][0]
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   117.906 r  sys/ntl/led_out_r_reg[7]_i_1466/CO[3]
                         net (fo=1, routed)           0.000   117.906    sys/ntl/led_out_r_reg[7]_i_1466_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.023 r  sys/ntl/led_out_r_reg[7]_i_905/CO[3]
                         net (fo=1, routed)           0.000   118.023    sys/ntl/led_out_r_reg[7]_i_905_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.140 r  sys/ntl/led_out_r_reg[7]_i_465/CO[3]
                         net (fo=1, routed)           0.000   118.140    sys/ntl/led_out_r_reg[7]_i_465_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.257 r  sys/ntl/led_out_r_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000   118.257    sys/ntl/led_out_r_reg[7]_i_183_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   118.486 r  sys/ntl/led_out_r_reg[7]_i_85/CO[2]
                         net (fo=3, routed)           0.476   118.962    sys/read_pad/CO[0]
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.310   119.272 r  sys/read_pad/led_out_r[7]_i_99/O
                         net (fo=117, routed)         1.089   120.362    sys/ntl/block_reg_45
    SLICE_X38Y45         LUT3 (Prop_lut3_I1_O)        0.124   120.486 r  sys/ntl/led_out_r[7]_i_1020/O
                         net (fo=61, routed)          1.031   121.516    sys/ntl/led_out_r[7]_i_1020_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124   121.640 r  sys/ntl/led_out_r[7]_i_1170/O
                         net (fo=2, routed)           0.804   122.445    sys/ntl/led_out_r[7]_i_1170_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   122.971 r  sys/ntl/led_out_r_reg[7]_i_2012/CO[3]
                         net (fo=1, routed)           0.000   122.971    sys/ntl/led_out_r_reg[7]_i_2012_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.085 r  sys/ntl/led_out_r_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000   123.085    sys/ntl/led_out_r_reg[7]_i_1700_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.199 r  sys/ntl/led_out_r_reg[7]_i_1145/CO[3]
                         net (fo=1, routed)           0.000   123.199    sys/ntl/led_out_r_reg[7]_i_1145_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.313 r  sys/ntl/led_out_r_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.001   123.313    sys/ntl/led_out_r_reg[7]_i_1690_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.427 r  sys/ntl/led_out_r_reg[7]_i_1689/CO[3]
                         net (fo=1, routed)           0.000   123.427    sys/ntl/led_out_r_reg[7]_i_1689_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   123.655 f  sys/ntl/led_out_r_reg[7]_i_1288/CO[2]
                         net (fo=40, routed)          0.967   124.623    sys/ntl/led_out_r_reg[7]_i_1288_n_1
    SLICE_X50Y48         LUT6 (Prop_lut6_I0_O)        0.313   124.936 r  sys/ntl/led_out_r[7]_i_1769/O
                         net (fo=1, routed)           0.698   125.633    sys/ntl/led_out_r[7]_i_1769_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615   126.248 r  sys/ntl/led_out_r_reg[7]_i_1243/O[3]
                         net (fo=3, routed)           1.247   127.495    sys/ntl/led_out_r_reg[7]_i_1243_n_4
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.334   127.829 r  sys/ntl/led_out_r[7]_i_1867/O
                         net (fo=2, routed)           0.300   128.129    sys/ntl/led_out_r[7]_i_1867_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.332   128.461 r  sys/ntl/led_out_r[7]_i_1391/O
                         net (fo=2, routed)           0.684   129.144    sys/ntl/led_out_r[7]_i_1391_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124   129.268 r  sys/ntl/led_out_r[7]_i_1395/O
                         net (fo=1, routed)           0.000   129.268    sys/ntl/led_out_r[7]_i_1395_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   129.648 r  sys/ntl/led_out_r_reg[7]_i_866/CO[3]
                         net (fo=1, routed)           0.000   129.648    sys/ntl/led_out_r_reg[7]_i_866_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.765 r  sys/ntl/led_out_r_reg[7]_i_752/CO[3]
                         net (fo=1, routed)           0.000   129.765    sys/ntl/led_out_r_reg[7]_i_752_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.882 r  sys/ntl/led_out_r_reg[7]_i_293/CO[3]
                         net (fo=1, routed)           0.000   129.882    sys/ntl/led_out_r_reg[7]_i_293_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   130.205 r  sys/ntl/led_out_r_reg[7]_i_141/O[1]
                         net (fo=34, routed)          0.763   130.968    sys/ntl/led_out_r_reg[7]_i_141_n_6
    SLICE_X37Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689   131.657 r  sys/ntl/led_out_r_reg[7]_i_311/CO[3]
                         net (fo=1, routed)           0.000   131.657    sys/ntl/led_out_r_reg[7]_i_311_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   131.991 r  sys/ntl/led_out_r_reg[7]_i_145/O[1]
                         net (fo=3, routed)           0.600   132.591    sys/ntl/led_out_r_reg[7]_i_145_n_6
    SLICE_X38Y55         LUT4 (Prop_lut4_I0_O)        0.303   132.894 r  sys/ntl/led_out_r[7]_i_314/O
                         net (fo=1, routed)           0.484   133.378    sys/ntl/led_out_r[7]_i_314_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   133.763 r  sys/ntl/led_out_r_reg[7]_i_146/CO[3]
                         net (fo=4, routed)           0.926   134.689    sys/ntl/led_out_r_reg[7]_i_146_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I4_O)        0.124   134.813 r  sys/ntl/led_out_r[7]_i_272/O
                         net (fo=101, routed)         0.935   135.749    sys/ntl/led_out_r[7]_i_272_n_0
    SLICE_X51Y53         LUT3 (Prop_lut3_I1_O)        0.118   135.867 f  sys/ntl/led_out_r[7]_i_871/O
                         net (fo=21, routed)          0.822   136.689    sys/ntl/led_out_r[7]_i_871_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.326   137.015 r  sys/ntl/led_out_l[7]_i_203/O
                         net (fo=6, routed)           0.919   137.934    sys/ntl/led_out_l[7]_i_203_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124   138.058 r  sys/ntl/led_out_r[7]_i_844/O
                         net (fo=1, routed)           0.000   138.058    sys/ntl/led_out_r[7]_i_844_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   138.459 r  sys/ntl/led_out_r_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000   138.459    sys/ntl/led_out_r_reg[7]_i_342_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   138.793 r  sys/ntl/led_out_r_reg[7]_i_164/O[1]
                         net (fo=4, routed)           1.270   140.063    sys_n_20
    SLICE_X51Y55         LUT3 (Prop_lut3_I1_O)        0.303   140.366 r  led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.484   140.850    led_out_r[7]_i_170_n_0
    SLICE_X51Y55         LUT5 (Prop_lut5_I4_O)        0.124   140.974 r  led_out_r[7]_i_72/O
                         net (fo=2, routed)           0.560   141.534    led_out_r[7]_i_72_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124   141.658 r  led_out_r[7]_i_76/O
                         net (fo=1, routed)           0.000   141.658    sys/ntl/block_reg_32[0]
    SLICE_X52Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   142.171 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   142.171    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   142.486 r  sys/ntl/led_out_l_reg[7]_i_74/O[3]
                         net (fo=7, routed)           0.691   143.177    sys/show/block_reg_0[3]
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.307   143.484 r  sys/show/led_out_r[7]_i_1851/O
                         net (fo=1, routed)           0.000   143.484    sys/show/led_out_r[7]_i_1851_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   144.034 r  sys/show/led_out_r_reg[7]_i_1347/CO[3]
                         net (fo=1, routed)           0.000   144.034    sys/show/led_out_r_reg[7]_i_1347_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   144.368 r  sys/show/led_out_r_reg[7]_i_815/O[1]
                         net (fo=3, routed)           0.687   145.056    sys/ntl/block_reg_2[1]
    SLICE_X50Y56         LUT4 (Prop_lut4_I0_O)        0.303   145.359 r  sys/ntl/led_out_r[7]_i_1779/O
                         net (fo=1, routed)           0.693   146.052    sys/ntl/led_out_r[7]_i_1779_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   146.448 r  sys/ntl/led_out_r_reg[7]_i_1245/CO[3]
                         net (fo=1, routed)           0.000   146.448    sys/ntl/led_out_r_reg[7]_i_1245_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.565 r  sys/ntl/led_out_r_reg[7]_i_740/CO[3]
                         net (fo=1, routed)           0.000   146.565    sys/ntl/led_out_r_reg[7]_i_740_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.682 r  sys/ntl/led_out_r_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000   146.682    sys/ntl/led_out_r_reg[7]_i_283_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.799 r  sys/ntl/led_out_r_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000   146.799    sys/ntl/led_out_r_reg[7]_i_138_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   147.053 f  sys/ntl/led_out_r_reg[7]_i_63/CO[0]
                         net (fo=1, routed)           0.310   147.363    sys/ntl/led_out_r_reg[7]_i_63_n_3
    SLICE_X50Y65         LUT5 (Prop_lut5_I0_O)        0.367   147.730 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.979   148.708    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X57Y62         LUT3 (Prop_lut3_I1_O)        0.118   148.826 f  sys/ntl/led_out_l[7]_i_297/O
                         net (fo=8, routed)           1.021   149.847    sys/ntl/led_out_l[7]_i_297_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.326   150.173 r  sys/ntl/led_out_l[7]_i_296/O
                         net (fo=12, routed)          0.658   150.831    sys/ntl/led_out_l[7]_i_296_n_0
    SLICE_X56Y64         LUT3 (Prop_lut3_I1_O)        0.124   150.955 r  sys/ntl/led_out_l[7]_i_291/O
                         net (fo=3, routed)           1.007   151.962    sys/ntl/led_out_l[7]_i_291_n_0
    SLICE_X57Y63         LUT5 (Prop_lut5_I3_O)        0.152   152.114 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           0.652   152.766    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.326   153.092 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          0.733   153.825    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X58Y63         LUT3 (Prop_lut3_I1_O)        0.150   153.975 f  sys/ntl/led_out_l[7]_i_251/O
                         net (fo=1, routed)           0.851   154.827    sys/ntl/led_out_l[7]_i_251_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I1_O)        0.326   155.153 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.865   156.017    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I1_O)        0.124   156.141 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          1.015   157.156    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I3_O)        0.152   157.308 f  sys/ntl/led_out_l[7]_i_176/O
                         net (fo=1, routed)           0.851   158.160    sys/ntl/led_out_l[7]_i_176_n_0
    SLICE_X58Y60         LUT6 (Prop_lut6_I2_O)        0.326   158.486 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          1.017   159.502    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X58Y59         LUT6 (Prop_lut6_I3_O)        0.124   159.626 r  sys/ntl/led_out_l[7]_i_89/O
                         net (fo=9, routed)           0.674   160.300    sys/ntl/led_out_l[7]_i_89_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I2_O)        0.124   160.424 r  sys/ntl/led_out_l[7]_i_90/O
                         net (fo=8, routed)           1.176   161.600    sys/ntl/led_out_l[7]_i_90_n_0
    SLICE_X59Y55         LUT3 (Prop_lut3_I1_O)        0.152   161.752 f  sys/ntl/led_out_l[7]_i_65/O
                         net (fo=2, routed)           0.824   162.576    sys/ntl/led_out_l[7]_i_65_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I0_O)        0.326   162.902 r  sys/ntl/led_out_l[7]_i_60/O
                         net (fo=2, routed)           0.997   163.898    sys/ntl/led_out_l[7]_i_60_n_0
    SLICE_X59Y54         LUT5 (Prop_lut5_I1_O)        0.124   164.022 r  sys/ntl/led_out_l[7]_i_68/O
                         net (fo=1, routed)           0.403   164.425    sys/ntl/led_out_l[7]_i_68_n_0
    SLICE_X59Y54         LUT6 (Prop_lut6_I4_O)        0.124   164.549 r  sys/ntl/led_out_l[7]_i_32/O
                         net (fo=10, routed)          1.066   165.616    sys/ntl/led_out_l[7]_i_32_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I3_O)        0.124   165.740 r  sys/ntl/led_out_l[7]_i_7/O
                         net (fo=4, routed)           0.682   166.422    sys/ntl/led_out_l[7]_i_7_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I4_O)        0.124   166.546 r  sys/ntl/led_out_l[4]_i_2/O
                         net (fo=1, routed)           0.962   167.508    sys/ntl/led_out_l[4]_i_2_n_0
    SLICE_X62Y52         LUT6 (Prop_lut6_I0_O)        0.124   167.632 r  sys/ntl/led_out_l[4]_i_1/O
                         net (fo=1, routed)           0.000   167.632    sys/show/p_reg[1]_8[4]
    SLICE_X62Y52         FDRE                                         r  sys/show/led_out_l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.510   198.536    sys/show/cpu_clk
    SLICE_X62Y52         FDRE                                         r  sys/show/led_out_l_reg[4]/C
                         clock pessimism              0.483   199.019    
                         clock uncertainty           -0.318   198.701    
    SLICE_X62Y52         FDRE (Setup_fdre_C_D)        0.031   198.732    sys/show/led_out_l_reg[4]
  -------------------------------------------------------------------
                         required time                        198.732    
                         arrival time                        -167.632    
  -------------------------------------------------------------------
                         slack                                 31.100    

Slack (MET) :             31.101ns  (required time - arrival time)
  Source:                 sys/block_reg/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        68.569ns  (logic 23.757ns (34.647%)  route 44.812ns (65.353%))
  Logic Levels:           87  (CARRY4=41 LUT2=2 LUT3=12 LUT4=4 LUT5=8 LUT6=20)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 198.535 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 99.061 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.552    99.061    sys/cpu_clk
    SLICE_X42Y21         FDRE                                         r  sys/block_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.524    99.585 r  sys/block_reg/Q
                         net (fo=191, routed)         1.376   100.962    sys/read_pad/block
    SLICE_X51Y34         LUT3 (Prop_lut3_I1_O)        0.124   101.086 r  sys/read_pad/led_out_r[7]_i_115/O
                         net (fo=1, routed)           0.686   101.772    sys/read_pad/led_out_r[7]_i_115_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   102.352 r  sys/read_pad/led_out_r_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.352    sys/read_pad/led_out_r_reg[7]_i_51_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.686 r  sys/read_pad/led_out_r_reg[7]_i_1440/O[1]
                         net (fo=2, routed)           0.651   103.337    sys/read_pad/ntl/led10[6]
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.303   103.640 r  sys/read_pad/led_out_r[7]_i_892/O
                         net (fo=59, routed)          1.516   105.156    sys/read_pad/led_out_r[7]_i_892_n_0
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.124   105.280 r  sys/read_pad/led_out_r[7]_i_427/O
                         net (fo=3, routed)           0.743   106.023    sys/ntl/number_reg[10][1]
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   106.543 r  sys/ntl/led_out_r_reg[7]_i_2154/CO[3]
                         net (fo=1, routed)           0.000   106.543    sys/ntl/led_out_r_reg[7]_i_2154_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.660 r  sys/ntl/led_out_r_reg[7]_i_1913/CO[3]
                         net (fo=1, routed)           0.000   106.660    sys/ntl/led_out_r_reg[7]_i_1913_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   106.975 r  sys/ntl/led_out_r_reg[7]_i_1505/O[3]
                         net (fo=2, routed)           1.161   108.137    sys/ntl/led_out_r_reg[7]_i_1505_n_4
    SLICE_X36Y31         LUT3 (Prop_lut3_I2_O)        0.332   108.469 r  sys/ntl/led_out_r[7]_i_940/O
                         net (fo=2, routed)           0.501   108.969    sys/ntl/led_out_r[7]_i_940_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I3_O)        0.332   109.301 r  sys/ntl/led_out_r[7]_i_944/O
                         net (fo=1, routed)           0.000   109.301    sys/ntl/led_out_r[7]_i_944_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   109.833 r  sys/ntl/led_out_r_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.000   109.833    sys/ntl/led_out_r_reg[7]_i_497_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   110.146 r  sys/ntl/led_out_r_reg[7]_i_204/O[3]
                         net (fo=2, routed)           0.881   111.028    sys/ntl/led_out_r_reg[7]_i_204_n_4
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.331   111.359 r  sys/ntl/led_out_r[7]_i_94/O
                         net (fo=2, routed)           0.645   112.004    sys/ntl/led_out_r[7]_i_94_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I3_O)        0.332   112.336 r  sys/ntl/led_out_r[7]_i_98/O
                         net (fo=1, routed)           0.000   112.336    sys/ntl/led_out_r[7]_i_98_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   112.868 r  sys/ntl/led_out_r_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000   112.868    sys/ntl/led_out_r_reg[7]_i_42_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   113.181 r  sys/ntl/led_out_r_reg[7]_i_39/O[3]
                         net (fo=12, routed)          1.137   114.318    sys/ntl/led_out_r_reg[7]_i_39_n_4
    SLICE_X47Y39         LUT2 (Prop_lut2_I0_O)        0.306   114.624 r  sys/ntl/led_out_r[7]_i_2308/O
                         net (fo=1, routed)           0.000   114.624    sys/ntl/led_out_r[7]_i_2308_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   115.174 r  sys/ntl/led_out_r_reg[7]_i_2138/CO[3]
                         net (fo=1, routed)           0.000   115.174    sys/ntl/led_out_r_reg[7]_i_2138_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   115.413 r  sys/ntl/led_out_r_reg[7]_i_1892/O[2]
                         net (fo=3, routed)           0.962   116.375    sys/read_pad/number_reg[0]_3[2]
    SLICE_X53Y37         LUT6 (Prop_lut6_I0_O)        0.302   116.677 r  sys/read_pad/led_out_r[7]_i_1887/O
                         net (fo=1, routed)           0.679   117.356    sys/ntl/num_show_reg[15][0]
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   117.906 r  sys/ntl/led_out_r_reg[7]_i_1466/CO[3]
                         net (fo=1, routed)           0.000   117.906    sys/ntl/led_out_r_reg[7]_i_1466_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.023 r  sys/ntl/led_out_r_reg[7]_i_905/CO[3]
                         net (fo=1, routed)           0.000   118.023    sys/ntl/led_out_r_reg[7]_i_905_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.140 r  sys/ntl/led_out_r_reg[7]_i_465/CO[3]
                         net (fo=1, routed)           0.000   118.140    sys/ntl/led_out_r_reg[7]_i_465_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.257 r  sys/ntl/led_out_r_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000   118.257    sys/ntl/led_out_r_reg[7]_i_183_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   118.486 r  sys/ntl/led_out_r_reg[7]_i_85/CO[2]
                         net (fo=3, routed)           0.476   118.962    sys/read_pad/CO[0]
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.310   119.272 r  sys/read_pad/led_out_r[7]_i_99/O
                         net (fo=117, routed)         1.089   120.362    sys/ntl/block_reg_45
    SLICE_X38Y45         LUT3 (Prop_lut3_I1_O)        0.124   120.486 r  sys/ntl/led_out_r[7]_i_1020/O
                         net (fo=61, routed)          1.031   121.516    sys/ntl/led_out_r[7]_i_1020_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124   121.640 r  sys/ntl/led_out_r[7]_i_1170/O
                         net (fo=2, routed)           0.804   122.445    sys/ntl/led_out_r[7]_i_1170_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   122.971 r  sys/ntl/led_out_r_reg[7]_i_2012/CO[3]
                         net (fo=1, routed)           0.000   122.971    sys/ntl/led_out_r_reg[7]_i_2012_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.085 r  sys/ntl/led_out_r_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000   123.085    sys/ntl/led_out_r_reg[7]_i_1700_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.199 r  sys/ntl/led_out_r_reg[7]_i_1145/CO[3]
                         net (fo=1, routed)           0.000   123.199    sys/ntl/led_out_r_reg[7]_i_1145_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.313 r  sys/ntl/led_out_r_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.001   123.313    sys/ntl/led_out_r_reg[7]_i_1690_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.427 r  sys/ntl/led_out_r_reg[7]_i_1689/CO[3]
                         net (fo=1, routed)           0.000   123.427    sys/ntl/led_out_r_reg[7]_i_1689_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   123.655 f  sys/ntl/led_out_r_reg[7]_i_1288/CO[2]
                         net (fo=40, routed)          0.967   124.623    sys/ntl/led_out_r_reg[7]_i_1288_n_1
    SLICE_X50Y48         LUT6 (Prop_lut6_I0_O)        0.313   124.936 r  sys/ntl/led_out_r[7]_i_1769/O
                         net (fo=1, routed)           0.698   125.633    sys/ntl/led_out_r[7]_i_1769_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615   126.248 r  sys/ntl/led_out_r_reg[7]_i_1243/O[3]
                         net (fo=3, routed)           1.247   127.495    sys/ntl/led_out_r_reg[7]_i_1243_n_4
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.334   127.829 r  sys/ntl/led_out_r[7]_i_1867/O
                         net (fo=2, routed)           0.300   128.129    sys/ntl/led_out_r[7]_i_1867_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.332   128.461 r  sys/ntl/led_out_r[7]_i_1391/O
                         net (fo=2, routed)           0.684   129.144    sys/ntl/led_out_r[7]_i_1391_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124   129.268 r  sys/ntl/led_out_r[7]_i_1395/O
                         net (fo=1, routed)           0.000   129.268    sys/ntl/led_out_r[7]_i_1395_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   129.648 r  sys/ntl/led_out_r_reg[7]_i_866/CO[3]
                         net (fo=1, routed)           0.000   129.648    sys/ntl/led_out_r_reg[7]_i_866_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.765 r  sys/ntl/led_out_r_reg[7]_i_752/CO[3]
                         net (fo=1, routed)           0.000   129.765    sys/ntl/led_out_r_reg[7]_i_752_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.882 r  sys/ntl/led_out_r_reg[7]_i_293/CO[3]
                         net (fo=1, routed)           0.000   129.882    sys/ntl/led_out_r_reg[7]_i_293_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   130.205 r  sys/ntl/led_out_r_reg[7]_i_141/O[1]
                         net (fo=34, routed)          0.763   130.968    sys/ntl/led_out_r_reg[7]_i_141_n_6
    SLICE_X37Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689   131.657 r  sys/ntl/led_out_r_reg[7]_i_311/CO[3]
                         net (fo=1, routed)           0.000   131.657    sys/ntl/led_out_r_reg[7]_i_311_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   131.991 r  sys/ntl/led_out_r_reg[7]_i_145/O[1]
                         net (fo=3, routed)           0.600   132.591    sys/ntl/led_out_r_reg[7]_i_145_n_6
    SLICE_X38Y55         LUT4 (Prop_lut4_I0_O)        0.303   132.894 r  sys/ntl/led_out_r[7]_i_314/O
                         net (fo=1, routed)           0.484   133.378    sys/ntl/led_out_r[7]_i_314_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   133.763 r  sys/ntl/led_out_r_reg[7]_i_146/CO[3]
                         net (fo=4, routed)           0.926   134.689    sys/ntl/led_out_r_reg[7]_i_146_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I4_O)        0.124   134.813 r  sys/ntl/led_out_r[7]_i_272/O
                         net (fo=101, routed)         0.935   135.749    sys/ntl/led_out_r[7]_i_272_n_0
    SLICE_X51Y53         LUT3 (Prop_lut3_I1_O)        0.118   135.867 f  sys/ntl/led_out_r[7]_i_871/O
                         net (fo=21, routed)          0.822   136.689    sys/ntl/led_out_r[7]_i_871_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.326   137.015 r  sys/ntl/led_out_l[7]_i_203/O
                         net (fo=6, routed)           0.919   137.934    sys/ntl/led_out_l[7]_i_203_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124   138.058 r  sys/ntl/led_out_r[7]_i_844/O
                         net (fo=1, routed)           0.000   138.058    sys/ntl/led_out_r[7]_i_844_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   138.459 r  sys/ntl/led_out_r_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000   138.459    sys/ntl/led_out_r_reg[7]_i_342_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   138.793 r  sys/ntl/led_out_r_reg[7]_i_164/O[1]
                         net (fo=4, routed)           1.270   140.063    sys_n_20
    SLICE_X51Y55         LUT3 (Prop_lut3_I1_O)        0.303   140.366 r  led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.484   140.850    led_out_r[7]_i_170_n_0
    SLICE_X51Y55         LUT5 (Prop_lut5_I4_O)        0.124   140.974 r  led_out_r[7]_i_72/O
                         net (fo=2, routed)           0.560   141.534    led_out_r[7]_i_72_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124   141.658 r  led_out_r[7]_i_76/O
                         net (fo=1, routed)           0.000   141.658    sys/ntl/block_reg_32[0]
    SLICE_X52Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   142.171 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   142.171    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   142.486 r  sys/ntl/led_out_l_reg[7]_i_74/O[3]
                         net (fo=7, routed)           0.691   143.177    sys/show/block_reg_0[3]
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.307   143.484 r  sys/show/led_out_r[7]_i_1851/O
                         net (fo=1, routed)           0.000   143.484    sys/show/led_out_r[7]_i_1851_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   144.034 r  sys/show/led_out_r_reg[7]_i_1347/CO[3]
                         net (fo=1, routed)           0.000   144.034    sys/show/led_out_r_reg[7]_i_1347_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   144.368 r  sys/show/led_out_r_reg[7]_i_815/O[1]
                         net (fo=3, routed)           0.687   145.056    sys/ntl/block_reg_2[1]
    SLICE_X50Y56         LUT4 (Prop_lut4_I0_O)        0.303   145.359 r  sys/ntl/led_out_r[7]_i_1779/O
                         net (fo=1, routed)           0.693   146.052    sys/ntl/led_out_r[7]_i_1779_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   146.448 r  sys/ntl/led_out_r_reg[7]_i_1245/CO[3]
                         net (fo=1, routed)           0.000   146.448    sys/ntl/led_out_r_reg[7]_i_1245_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.565 r  sys/ntl/led_out_r_reg[7]_i_740/CO[3]
                         net (fo=1, routed)           0.000   146.565    sys/ntl/led_out_r_reg[7]_i_740_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.682 r  sys/ntl/led_out_r_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000   146.682    sys/ntl/led_out_r_reg[7]_i_283_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.799 r  sys/ntl/led_out_r_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000   146.799    sys/ntl/led_out_r_reg[7]_i_138_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   147.053 f  sys/ntl/led_out_r_reg[7]_i_63/CO[0]
                         net (fo=1, routed)           0.310   147.363    sys/ntl/led_out_r_reg[7]_i_63_n_3
    SLICE_X50Y65         LUT5 (Prop_lut5_I0_O)        0.367   147.730 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.979   148.708    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X57Y62         LUT3 (Prop_lut3_I1_O)        0.118   148.826 f  sys/ntl/led_out_l[7]_i_297/O
                         net (fo=8, routed)           1.021   149.847    sys/ntl/led_out_l[7]_i_297_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.326   150.173 r  sys/ntl/led_out_l[7]_i_296/O
                         net (fo=12, routed)          0.658   150.831    sys/ntl/led_out_l[7]_i_296_n_0
    SLICE_X56Y64         LUT3 (Prop_lut3_I1_O)        0.124   150.955 r  sys/ntl/led_out_l[7]_i_291/O
                         net (fo=3, routed)           1.007   151.962    sys/ntl/led_out_l[7]_i_291_n_0
    SLICE_X57Y63         LUT5 (Prop_lut5_I3_O)        0.152   152.114 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           0.652   152.766    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.326   153.092 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          0.733   153.825    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X58Y63         LUT3 (Prop_lut3_I1_O)        0.150   153.975 f  sys/ntl/led_out_l[7]_i_251/O
                         net (fo=1, routed)           0.851   154.827    sys/ntl/led_out_l[7]_i_251_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I1_O)        0.326   155.153 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.865   156.017    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I1_O)        0.124   156.141 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          1.015   157.156    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I3_O)        0.152   157.308 f  sys/ntl/led_out_l[7]_i_176/O
                         net (fo=1, routed)           0.851   158.160    sys/ntl/led_out_l[7]_i_176_n_0
    SLICE_X58Y60         LUT6 (Prop_lut6_I2_O)        0.326   158.486 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          1.017   159.502    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X58Y59         LUT6 (Prop_lut6_I3_O)        0.124   159.626 r  sys/ntl/led_out_l[7]_i_89/O
                         net (fo=9, routed)           0.674   160.300    sys/ntl/led_out_l[7]_i_89_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I2_O)        0.124   160.424 r  sys/ntl/led_out_l[7]_i_90/O
                         net (fo=8, routed)           1.176   161.600    sys/ntl/led_out_l[7]_i_90_n_0
    SLICE_X59Y55         LUT3 (Prop_lut3_I1_O)        0.152   161.752 f  sys/ntl/led_out_l[7]_i_65/O
                         net (fo=2, routed)           0.824   162.576    sys/ntl/led_out_l[7]_i_65_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I0_O)        0.326   162.902 r  sys/ntl/led_out_l[7]_i_60/O
                         net (fo=2, routed)           0.997   163.898    sys/ntl/led_out_l[7]_i_60_n_0
    SLICE_X59Y54         LUT5 (Prop_lut5_I1_O)        0.124   164.022 r  sys/ntl/led_out_l[7]_i_68/O
                         net (fo=1, routed)           0.403   164.425    sys/ntl/led_out_l[7]_i_68_n_0
    SLICE_X59Y54         LUT6 (Prop_lut6_I4_O)        0.124   164.549 r  sys/ntl/led_out_l[7]_i_32/O
                         net (fo=10, routed)          1.066   165.616    sys/ntl/led_out_l[7]_i_32_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I3_O)        0.124   165.740 f  sys/ntl/led_out_l[7]_i_7/O
                         net (fo=4, routed)           0.837   166.577    sys/ntl/led_out_l[7]_i_7_n_0
    SLICE_X61Y54         LUT6 (Prop_lut6_I0_O)        0.124   166.701 r  sys/ntl/led_out_l[7]_i_2/O
                         net (fo=1, routed)           0.805   167.506    sys/ntl/led_out_l[7]_i_2_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I0_O)        0.124   167.630 r  sys/ntl/led_out_l[7]_i_1/O
                         net (fo=1, routed)           0.000   167.630    sys/show/p_reg[1]_8[7]
    SLICE_X62Y54         FDRE                                         r  sys/show/led_out_l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.509   198.535    sys/show/cpu_clk
    SLICE_X62Y54         FDRE                                         r  sys/show/led_out_l_reg[7]/C
                         clock pessimism              0.483   199.018    
                         clock uncertainty           -0.318   198.700    
    SLICE_X62Y54         FDRE (Setup_fdre_C_D)        0.031   198.731    sys/show/led_out_l_reg[7]
  -------------------------------------------------------------------
                         required time                        198.731    
                         arrival time                        -167.630    
  -------------------------------------------------------------------
                         slack                                 31.101    

Slack (MET) :             31.303ns  (required time - arrival time)
  Source:                 sys/block_reg/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_l_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        68.367ns  (logic 23.987ns (35.086%)  route 44.380ns (64.914%))
  Logic Levels:           87  (CARRY4=41 LUT2=2 LUT3=12 LUT4=4 LUT5=8 LUT6=20)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 198.535 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 99.061 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.552    99.061    sys/cpu_clk
    SLICE_X42Y21         FDRE                                         r  sys/block_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.524    99.585 r  sys/block_reg/Q
                         net (fo=191, routed)         1.376   100.962    sys/read_pad/block
    SLICE_X51Y34         LUT3 (Prop_lut3_I1_O)        0.124   101.086 r  sys/read_pad/led_out_r[7]_i_115/O
                         net (fo=1, routed)           0.686   101.772    sys/read_pad/led_out_r[7]_i_115_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   102.352 r  sys/read_pad/led_out_r_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.352    sys/read_pad/led_out_r_reg[7]_i_51_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.686 r  sys/read_pad/led_out_r_reg[7]_i_1440/O[1]
                         net (fo=2, routed)           0.651   103.337    sys/read_pad/ntl/led10[6]
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.303   103.640 r  sys/read_pad/led_out_r[7]_i_892/O
                         net (fo=59, routed)          1.516   105.156    sys/read_pad/led_out_r[7]_i_892_n_0
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.124   105.280 r  sys/read_pad/led_out_r[7]_i_427/O
                         net (fo=3, routed)           0.743   106.023    sys/ntl/number_reg[10][1]
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   106.543 r  sys/ntl/led_out_r_reg[7]_i_2154/CO[3]
                         net (fo=1, routed)           0.000   106.543    sys/ntl/led_out_r_reg[7]_i_2154_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.660 r  sys/ntl/led_out_r_reg[7]_i_1913/CO[3]
                         net (fo=1, routed)           0.000   106.660    sys/ntl/led_out_r_reg[7]_i_1913_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   106.975 r  sys/ntl/led_out_r_reg[7]_i_1505/O[3]
                         net (fo=2, routed)           1.161   108.137    sys/ntl/led_out_r_reg[7]_i_1505_n_4
    SLICE_X36Y31         LUT3 (Prop_lut3_I2_O)        0.332   108.469 r  sys/ntl/led_out_r[7]_i_940/O
                         net (fo=2, routed)           0.501   108.969    sys/ntl/led_out_r[7]_i_940_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I3_O)        0.332   109.301 r  sys/ntl/led_out_r[7]_i_944/O
                         net (fo=1, routed)           0.000   109.301    sys/ntl/led_out_r[7]_i_944_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   109.833 r  sys/ntl/led_out_r_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.000   109.833    sys/ntl/led_out_r_reg[7]_i_497_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   110.146 r  sys/ntl/led_out_r_reg[7]_i_204/O[3]
                         net (fo=2, routed)           0.881   111.028    sys/ntl/led_out_r_reg[7]_i_204_n_4
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.331   111.359 r  sys/ntl/led_out_r[7]_i_94/O
                         net (fo=2, routed)           0.645   112.004    sys/ntl/led_out_r[7]_i_94_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I3_O)        0.332   112.336 r  sys/ntl/led_out_r[7]_i_98/O
                         net (fo=1, routed)           0.000   112.336    sys/ntl/led_out_r[7]_i_98_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   112.868 r  sys/ntl/led_out_r_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000   112.868    sys/ntl/led_out_r_reg[7]_i_42_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   113.181 r  sys/ntl/led_out_r_reg[7]_i_39/O[3]
                         net (fo=12, routed)          1.137   114.318    sys/ntl/led_out_r_reg[7]_i_39_n_4
    SLICE_X47Y39         LUT2 (Prop_lut2_I0_O)        0.306   114.624 r  sys/ntl/led_out_r[7]_i_2308/O
                         net (fo=1, routed)           0.000   114.624    sys/ntl/led_out_r[7]_i_2308_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   115.174 r  sys/ntl/led_out_r_reg[7]_i_2138/CO[3]
                         net (fo=1, routed)           0.000   115.174    sys/ntl/led_out_r_reg[7]_i_2138_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   115.413 r  sys/ntl/led_out_r_reg[7]_i_1892/O[2]
                         net (fo=3, routed)           0.962   116.375    sys/read_pad/number_reg[0]_3[2]
    SLICE_X53Y37         LUT6 (Prop_lut6_I0_O)        0.302   116.677 r  sys/read_pad/led_out_r[7]_i_1887/O
                         net (fo=1, routed)           0.679   117.356    sys/ntl/num_show_reg[15][0]
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   117.906 r  sys/ntl/led_out_r_reg[7]_i_1466/CO[3]
                         net (fo=1, routed)           0.000   117.906    sys/ntl/led_out_r_reg[7]_i_1466_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.023 r  sys/ntl/led_out_r_reg[7]_i_905/CO[3]
                         net (fo=1, routed)           0.000   118.023    sys/ntl/led_out_r_reg[7]_i_905_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.140 r  sys/ntl/led_out_r_reg[7]_i_465/CO[3]
                         net (fo=1, routed)           0.000   118.140    sys/ntl/led_out_r_reg[7]_i_465_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.257 r  sys/ntl/led_out_r_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000   118.257    sys/ntl/led_out_r_reg[7]_i_183_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   118.486 r  sys/ntl/led_out_r_reg[7]_i_85/CO[2]
                         net (fo=3, routed)           0.476   118.962    sys/read_pad/CO[0]
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.310   119.272 r  sys/read_pad/led_out_r[7]_i_99/O
                         net (fo=117, routed)         1.089   120.362    sys/ntl/block_reg_45
    SLICE_X38Y45         LUT3 (Prop_lut3_I1_O)        0.124   120.486 r  sys/ntl/led_out_r[7]_i_1020/O
                         net (fo=61, routed)          1.031   121.516    sys/ntl/led_out_r[7]_i_1020_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124   121.640 r  sys/ntl/led_out_r[7]_i_1170/O
                         net (fo=2, routed)           0.804   122.445    sys/ntl/led_out_r[7]_i_1170_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   122.971 r  sys/ntl/led_out_r_reg[7]_i_2012/CO[3]
                         net (fo=1, routed)           0.000   122.971    sys/ntl/led_out_r_reg[7]_i_2012_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.085 r  sys/ntl/led_out_r_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000   123.085    sys/ntl/led_out_r_reg[7]_i_1700_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.199 r  sys/ntl/led_out_r_reg[7]_i_1145/CO[3]
                         net (fo=1, routed)           0.000   123.199    sys/ntl/led_out_r_reg[7]_i_1145_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.313 r  sys/ntl/led_out_r_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.001   123.313    sys/ntl/led_out_r_reg[7]_i_1690_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.427 r  sys/ntl/led_out_r_reg[7]_i_1689/CO[3]
                         net (fo=1, routed)           0.000   123.427    sys/ntl/led_out_r_reg[7]_i_1689_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   123.655 f  sys/ntl/led_out_r_reg[7]_i_1288/CO[2]
                         net (fo=40, routed)          0.967   124.623    sys/ntl/led_out_r_reg[7]_i_1288_n_1
    SLICE_X50Y48         LUT6 (Prop_lut6_I0_O)        0.313   124.936 r  sys/ntl/led_out_r[7]_i_1769/O
                         net (fo=1, routed)           0.698   125.633    sys/ntl/led_out_r[7]_i_1769_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615   126.248 r  sys/ntl/led_out_r_reg[7]_i_1243/O[3]
                         net (fo=3, routed)           1.247   127.495    sys/ntl/led_out_r_reg[7]_i_1243_n_4
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.334   127.829 r  sys/ntl/led_out_r[7]_i_1867/O
                         net (fo=2, routed)           0.300   128.129    sys/ntl/led_out_r[7]_i_1867_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.332   128.461 r  sys/ntl/led_out_r[7]_i_1391/O
                         net (fo=2, routed)           0.684   129.144    sys/ntl/led_out_r[7]_i_1391_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124   129.268 r  sys/ntl/led_out_r[7]_i_1395/O
                         net (fo=1, routed)           0.000   129.268    sys/ntl/led_out_r[7]_i_1395_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   129.648 r  sys/ntl/led_out_r_reg[7]_i_866/CO[3]
                         net (fo=1, routed)           0.000   129.648    sys/ntl/led_out_r_reg[7]_i_866_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.765 r  sys/ntl/led_out_r_reg[7]_i_752/CO[3]
                         net (fo=1, routed)           0.000   129.765    sys/ntl/led_out_r_reg[7]_i_752_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.882 r  sys/ntl/led_out_r_reg[7]_i_293/CO[3]
                         net (fo=1, routed)           0.000   129.882    sys/ntl/led_out_r_reg[7]_i_293_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   130.205 r  sys/ntl/led_out_r_reg[7]_i_141/O[1]
                         net (fo=34, routed)          0.763   130.968    sys/ntl/led_out_r_reg[7]_i_141_n_6
    SLICE_X37Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689   131.657 r  sys/ntl/led_out_r_reg[7]_i_311/CO[3]
                         net (fo=1, routed)           0.000   131.657    sys/ntl/led_out_r_reg[7]_i_311_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   131.991 r  sys/ntl/led_out_r_reg[7]_i_145/O[1]
                         net (fo=3, routed)           0.600   132.591    sys/ntl/led_out_r_reg[7]_i_145_n_6
    SLICE_X38Y55         LUT4 (Prop_lut4_I0_O)        0.303   132.894 r  sys/ntl/led_out_r[7]_i_314/O
                         net (fo=1, routed)           0.484   133.378    sys/ntl/led_out_r[7]_i_314_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   133.763 r  sys/ntl/led_out_r_reg[7]_i_146/CO[3]
                         net (fo=4, routed)           0.926   134.689    sys/ntl/led_out_r_reg[7]_i_146_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I4_O)        0.124   134.813 r  sys/ntl/led_out_r[7]_i_272/O
                         net (fo=101, routed)         0.935   135.749    sys/ntl/led_out_r[7]_i_272_n_0
    SLICE_X51Y53         LUT3 (Prop_lut3_I1_O)        0.118   135.867 f  sys/ntl/led_out_r[7]_i_871/O
                         net (fo=21, routed)          0.822   136.689    sys/ntl/led_out_r[7]_i_871_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.326   137.015 r  sys/ntl/led_out_l[7]_i_203/O
                         net (fo=6, routed)           0.919   137.934    sys/ntl/led_out_l[7]_i_203_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124   138.058 r  sys/ntl/led_out_r[7]_i_844/O
                         net (fo=1, routed)           0.000   138.058    sys/ntl/led_out_r[7]_i_844_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   138.459 r  sys/ntl/led_out_r_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000   138.459    sys/ntl/led_out_r_reg[7]_i_342_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   138.793 r  sys/ntl/led_out_r_reg[7]_i_164/O[1]
                         net (fo=4, routed)           1.270   140.063    sys_n_20
    SLICE_X51Y55         LUT3 (Prop_lut3_I1_O)        0.303   140.366 r  led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.484   140.850    led_out_r[7]_i_170_n_0
    SLICE_X51Y55         LUT5 (Prop_lut5_I4_O)        0.124   140.974 r  led_out_r[7]_i_72/O
                         net (fo=2, routed)           0.560   141.534    led_out_r[7]_i_72_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124   141.658 r  led_out_r[7]_i_76/O
                         net (fo=1, routed)           0.000   141.658    sys/ntl/block_reg_32[0]
    SLICE_X52Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   142.171 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   142.171    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   142.486 r  sys/ntl/led_out_l_reg[7]_i_74/O[3]
                         net (fo=7, routed)           0.691   143.177    sys/show/block_reg_0[3]
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.307   143.484 r  sys/show/led_out_r[7]_i_1851/O
                         net (fo=1, routed)           0.000   143.484    sys/show/led_out_r[7]_i_1851_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   144.034 r  sys/show/led_out_r_reg[7]_i_1347/CO[3]
                         net (fo=1, routed)           0.000   144.034    sys/show/led_out_r_reg[7]_i_1347_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   144.368 r  sys/show/led_out_r_reg[7]_i_815/O[1]
                         net (fo=3, routed)           0.687   145.056    sys/ntl/block_reg_2[1]
    SLICE_X50Y56         LUT4 (Prop_lut4_I0_O)        0.303   145.359 r  sys/ntl/led_out_r[7]_i_1779/O
                         net (fo=1, routed)           0.693   146.052    sys/ntl/led_out_r[7]_i_1779_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   146.448 r  sys/ntl/led_out_r_reg[7]_i_1245/CO[3]
                         net (fo=1, routed)           0.000   146.448    sys/ntl/led_out_r_reg[7]_i_1245_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.565 r  sys/ntl/led_out_r_reg[7]_i_740/CO[3]
                         net (fo=1, routed)           0.000   146.565    sys/ntl/led_out_r_reg[7]_i_740_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.682 r  sys/ntl/led_out_r_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000   146.682    sys/ntl/led_out_r_reg[7]_i_283_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.799 r  sys/ntl/led_out_r_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000   146.799    sys/ntl/led_out_r_reg[7]_i_138_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   147.053 f  sys/ntl/led_out_r_reg[7]_i_63/CO[0]
                         net (fo=1, routed)           0.310   147.363    sys/ntl/led_out_r_reg[7]_i_63_n_3
    SLICE_X50Y65         LUT5 (Prop_lut5_I0_O)        0.367   147.730 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.979   148.708    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X57Y62         LUT3 (Prop_lut3_I1_O)        0.118   148.826 f  sys/ntl/led_out_l[7]_i_297/O
                         net (fo=8, routed)           1.021   149.847    sys/ntl/led_out_l[7]_i_297_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.326   150.173 r  sys/ntl/led_out_l[7]_i_296/O
                         net (fo=12, routed)          0.658   150.831    sys/ntl/led_out_l[7]_i_296_n_0
    SLICE_X56Y64         LUT3 (Prop_lut3_I1_O)        0.124   150.955 r  sys/ntl/led_out_l[7]_i_291/O
                         net (fo=3, routed)           1.007   151.962    sys/ntl/led_out_l[7]_i_291_n_0
    SLICE_X57Y63         LUT5 (Prop_lut5_I3_O)        0.152   152.114 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           0.652   152.766    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.326   153.092 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          0.733   153.825    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X58Y63         LUT3 (Prop_lut3_I1_O)        0.150   153.975 f  sys/ntl/led_out_l[7]_i_251/O
                         net (fo=1, routed)           0.851   154.827    sys/ntl/led_out_l[7]_i_251_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I1_O)        0.326   155.153 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.865   156.017    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I1_O)        0.124   156.141 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          1.015   157.156    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I3_O)        0.152   157.308 f  sys/ntl/led_out_l[7]_i_176/O
                         net (fo=1, routed)           0.851   158.160    sys/ntl/led_out_l[7]_i_176_n_0
    SLICE_X58Y60         LUT6 (Prop_lut6_I2_O)        0.326   158.486 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          1.017   159.502    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X58Y59         LUT6 (Prop_lut6_I3_O)        0.124   159.626 r  sys/ntl/led_out_l[7]_i_89/O
                         net (fo=9, routed)           0.674   160.300    sys/ntl/led_out_l[7]_i_89_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I2_O)        0.124   160.424 r  sys/ntl/led_out_l[7]_i_90/O
                         net (fo=8, routed)           1.176   161.600    sys/ntl/led_out_l[7]_i_90_n_0
    SLICE_X59Y55         LUT3 (Prop_lut3_I1_O)        0.152   161.752 f  sys/ntl/led_out_l[7]_i_65/O
                         net (fo=2, routed)           0.824   162.576    sys/ntl/led_out_l[7]_i_65_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I0_O)        0.326   162.902 r  sys/ntl/led_out_l[7]_i_60/O
                         net (fo=2, routed)           0.791   163.693    sys/ntl/led_out_l[7]_i_60_n_0
    SLICE_X59Y55         LUT6 (Prop_lut6_I1_O)        0.124   163.817 r  sys/ntl/led_out_l[7]_i_30/O
                         net (fo=12, routed)          0.634   164.450    sys/ntl/led_out_l[7]_i_30_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I0_O)        0.124   164.574 r  sys/ntl/led_out_l[5]_i_9/O
                         net (fo=17, routed)          0.471   165.045    sys/ntl/led_out_l[5]_i_9_n_0
    SLICE_X61Y54         LUT6 (Prop_lut6_I5_O)        0.124   165.169 r  sys/ntl/led_out_l[7]_i_22/O
                         net (fo=13, routed)          1.190   166.359    sys/ntl/led_out_l[7]_i_22_n_0
    SLICE_X62Y52         LUT5 (Prop_lut5_I1_O)        0.152   166.511 r  sys/ntl/led_out_l[5]_i_4/O
                         net (fo=2, routed)           0.591   167.102    sys/ntl/led_out_l_reg[5]
    SLICE_X63Y53         LUT6 (Prop_lut6_I2_O)        0.326   167.428 r  sys/ntl/led_out_l[5]_i_1/O
                         net (fo=1, routed)           0.000   167.428    sys/show/p_reg[1]_8[5]
    SLICE_X63Y53         FDRE                                         r  sys/show/led_out_l_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.509   198.535    sys/show/cpu_clk
    SLICE_X63Y53         FDRE                                         r  sys/show/led_out_l_reg[5]/C
                         clock pessimism              0.483   199.018    
                         clock uncertainty           -0.318   198.700    
    SLICE_X63Y53         FDRE (Setup_fdre_C_D)        0.031   198.731    sys/show/led_out_l_reg[5]
  -------------------------------------------------------------------
                         required time                        198.731    
                         arrival time                        -167.428    
  -------------------------------------------------------------------
                         slack                                 31.303    

Slack (MET) :             31.323ns  (required time - arrival time)
  Source:                 sys/block_reg/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        68.345ns  (logic 23.985ns (35.094%)  route 44.360ns (64.906%))
  Logic Levels:           87  (CARRY4=41 LUT2=3 LUT3=12 LUT4=4 LUT5=8 LUT6=19)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 198.535 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 99.061 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.552    99.061    sys/cpu_clk
    SLICE_X42Y21         FDRE                                         r  sys/block_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.524    99.585 r  sys/block_reg/Q
                         net (fo=191, routed)         1.376   100.962    sys/read_pad/block
    SLICE_X51Y34         LUT3 (Prop_lut3_I1_O)        0.124   101.086 r  sys/read_pad/led_out_r[7]_i_115/O
                         net (fo=1, routed)           0.686   101.772    sys/read_pad/led_out_r[7]_i_115_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   102.352 r  sys/read_pad/led_out_r_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.352    sys/read_pad/led_out_r_reg[7]_i_51_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.686 r  sys/read_pad/led_out_r_reg[7]_i_1440/O[1]
                         net (fo=2, routed)           0.651   103.337    sys/read_pad/ntl/led10[6]
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.303   103.640 r  sys/read_pad/led_out_r[7]_i_892/O
                         net (fo=59, routed)          1.516   105.156    sys/read_pad/led_out_r[7]_i_892_n_0
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.124   105.280 r  sys/read_pad/led_out_r[7]_i_427/O
                         net (fo=3, routed)           0.743   106.023    sys/ntl/number_reg[10][1]
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   106.543 r  sys/ntl/led_out_r_reg[7]_i_2154/CO[3]
                         net (fo=1, routed)           0.000   106.543    sys/ntl/led_out_r_reg[7]_i_2154_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.660 r  sys/ntl/led_out_r_reg[7]_i_1913/CO[3]
                         net (fo=1, routed)           0.000   106.660    sys/ntl/led_out_r_reg[7]_i_1913_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   106.975 r  sys/ntl/led_out_r_reg[7]_i_1505/O[3]
                         net (fo=2, routed)           1.161   108.137    sys/ntl/led_out_r_reg[7]_i_1505_n_4
    SLICE_X36Y31         LUT3 (Prop_lut3_I2_O)        0.332   108.469 r  sys/ntl/led_out_r[7]_i_940/O
                         net (fo=2, routed)           0.501   108.969    sys/ntl/led_out_r[7]_i_940_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I3_O)        0.332   109.301 r  sys/ntl/led_out_r[7]_i_944/O
                         net (fo=1, routed)           0.000   109.301    sys/ntl/led_out_r[7]_i_944_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   109.833 r  sys/ntl/led_out_r_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.000   109.833    sys/ntl/led_out_r_reg[7]_i_497_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   110.146 r  sys/ntl/led_out_r_reg[7]_i_204/O[3]
                         net (fo=2, routed)           0.881   111.028    sys/ntl/led_out_r_reg[7]_i_204_n_4
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.331   111.359 r  sys/ntl/led_out_r[7]_i_94/O
                         net (fo=2, routed)           0.645   112.004    sys/ntl/led_out_r[7]_i_94_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I3_O)        0.332   112.336 r  sys/ntl/led_out_r[7]_i_98/O
                         net (fo=1, routed)           0.000   112.336    sys/ntl/led_out_r[7]_i_98_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   112.868 r  sys/ntl/led_out_r_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000   112.868    sys/ntl/led_out_r_reg[7]_i_42_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   113.181 r  sys/ntl/led_out_r_reg[7]_i_39/O[3]
                         net (fo=12, routed)          1.137   114.318    sys/ntl/led_out_r_reg[7]_i_39_n_4
    SLICE_X47Y39         LUT2 (Prop_lut2_I0_O)        0.306   114.624 r  sys/ntl/led_out_r[7]_i_2308/O
                         net (fo=1, routed)           0.000   114.624    sys/ntl/led_out_r[7]_i_2308_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   115.174 r  sys/ntl/led_out_r_reg[7]_i_2138/CO[3]
                         net (fo=1, routed)           0.000   115.174    sys/ntl/led_out_r_reg[7]_i_2138_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   115.413 r  sys/ntl/led_out_r_reg[7]_i_1892/O[2]
                         net (fo=3, routed)           0.962   116.375    sys/read_pad/number_reg[0]_3[2]
    SLICE_X53Y37         LUT6 (Prop_lut6_I0_O)        0.302   116.677 r  sys/read_pad/led_out_r[7]_i_1887/O
                         net (fo=1, routed)           0.679   117.356    sys/ntl/num_show_reg[15][0]
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   117.906 r  sys/ntl/led_out_r_reg[7]_i_1466/CO[3]
                         net (fo=1, routed)           0.000   117.906    sys/ntl/led_out_r_reg[7]_i_1466_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.023 r  sys/ntl/led_out_r_reg[7]_i_905/CO[3]
                         net (fo=1, routed)           0.000   118.023    sys/ntl/led_out_r_reg[7]_i_905_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.140 r  sys/ntl/led_out_r_reg[7]_i_465/CO[3]
                         net (fo=1, routed)           0.000   118.140    sys/ntl/led_out_r_reg[7]_i_465_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.257 r  sys/ntl/led_out_r_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000   118.257    sys/ntl/led_out_r_reg[7]_i_183_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   118.486 r  sys/ntl/led_out_r_reg[7]_i_85/CO[2]
                         net (fo=3, routed)           0.476   118.962    sys/read_pad/CO[0]
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.310   119.272 r  sys/read_pad/led_out_r[7]_i_99/O
                         net (fo=117, routed)         1.089   120.362    sys/ntl/block_reg_45
    SLICE_X38Y45         LUT3 (Prop_lut3_I1_O)        0.124   120.486 r  sys/ntl/led_out_r[7]_i_1020/O
                         net (fo=61, routed)          1.031   121.516    sys/ntl/led_out_r[7]_i_1020_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124   121.640 r  sys/ntl/led_out_r[7]_i_1170/O
                         net (fo=2, routed)           0.804   122.445    sys/ntl/led_out_r[7]_i_1170_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   122.971 r  sys/ntl/led_out_r_reg[7]_i_2012/CO[3]
                         net (fo=1, routed)           0.000   122.971    sys/ntl/led_out_r_reg[7]_i_2012_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.085 r  sys/ntl/led_out_r_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000   123.085    sys/ntl/led_out_r_reg[7]_i_1700_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.199 r  sys/ntl/led_out_r_reg[7]_i_1145/CO[3]
                         net (fo=1, routed)           0.000   123.199    sys/ntl/led_out_r_reg[7]_i_1145_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.313 r  sys/ntl/led_out_r_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.001   123.313    sys/ntl/led_out_r_reg[7]_i_1690_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.427 r  sys/ntl/led_out_r_reg[7]_i_1689/CO[3]
                         net (fo=1, routed)           0.000   123.427    sys/ntl/led_out_r_reg[7]_i_1689_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   123.655 f  sys/ntl/led_out_r_reg[7]_i_1288/CO[2]
                         net (fo=40, routed)          0.967   124.623    sys/ntl/led_out_r_reg[7]_i_1288_n_1
    SLICE_X50Y48         LUT6 (Prop_lut6_I0_O)        0.313   124.936 r  sys/ntl/led_out_r[7]_i_1769/O
                         net (fo=1, routed)           0.698   125.633    sys/ntl/led_out_r[7]_i_1769_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615   126.248 r  sys/ntl/led_out_r_reg[7]_i_1243/O[3]
                         net (fo=3, routed)           1.247   127.495    sys/ntl/led_out_r_reg[7]_i_1243_n_4
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.334   127.829 r  sys/ntl/led_out_r[7]_i_1867/O
                         net (fo=2, routed)           0.300   128.129    sys/ntl/led_out_r[7]_i_1867_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.332   128.461 r  sys/ntl/led_out_r[7]_i_1391/O
                         net (fo=2, routed)           0.684   129.144    sys/ntl/led_out_r[7]_i_1391_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124   129.268 r  sys/ntl/led_out_r[7]_i_1395/O
                         net (fo=1, routed)           0.000   129.268    sys/ntl/led_out_r[7]_i_1395_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   129.648 r  sys/ntl/led_out_r_reg[7]_i_866/CO[3]
                         net (fo=1, routed)           0.000   129.648    sys/ntl/led_out_r_reg[7]_i_866_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.765 r  sys/ntl/led_out_r_reg[7]_i_752/CO[3]
                         net (fo=1, routed)           0.000   129.765    sys/ntl/led_out_r_reg[7]_i_752_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.882 r  sys/ntl/led_out_r_reg[7]_i_293/CO[3]
                         net (fo=1, routed)           0.000   129.882    sys/ntl/led_out_r_reg[7]_i_293_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   130.205 r  sys/ntl/led_out_r_reg[7]_i_141/O[1]
                         net (fo=34, routed)          0.763   130.968    sys/ntl/led_out_r_reg[7]_i_141_n_6
    SLICE_X37Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689   131.657 r  sys/ntl/led_out_r_reg[7]_i_311/CO[3]
                         net (fo=1, routed)           0.000   131.657    sys/ntl/led_out_r_reg[7]_i_311_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   131.991 r  sys/ntl/led_out_r_reg[7]_i_145/O[1]
                         net (fo=3, routed)           0.600   132.591    sys/ntl/led_out_r_reg[7]_i_145_n_6
    SLICE_X38Y55         LUT4 (Prop_lut4_I0_O)        0.303   132.894 r  sys/ntl/led_out_r[7]_i_314/O
                         net (fo=1, routed)           0.484   133.378    sys/ntl/led_out_r[7]_i_314_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   133.763 r  sys/ntl/led_out_r_reg[7]_i_146/CO[3]
                         net (fo=4, routed)           0.926   134.689    sys/ntl/led_out_r_reg[7]_i_146_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I4_O)        0.124   134.813 r  sys/ntl/led_out_r[7]_i_272/O
                         net (fo=101, routed)         0.935   135.749    sys/ntl/led_out_r[7]_i_272_n_0
    SLICE_X51Y53         LUT3 (Prop_lut3_I1_O)        0.118   135.867 f  sys/ntl/led_out_r[7]_i_871/O
                         net (fo=21, routed)          0.822   136.689    sys/ntl/led_out_r[7]_i_871_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.326   137.015 r  sys/ntl/led_out_l[7]_i_203/O
                         net (fo=6, routed)           0.919   137.934    sys/ntl/led_out_l[7]_i_203_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124   138.058 r  sys/ntl/led_out_r[7]_i_844/O
                         net (fo=1, routed)           0.000   138.058    sys/ntl/led_out_r[7]_i_844_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   138.459 r  sys/ntl/led_out_r_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000   138.459    sys/ntl/led_out_r_reg[7]_i_342_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   138.793 r  sys/ntl/led_out_r_reg[7]_i_164/O[1]
                         net (fo=4, routed)           1.270   140.063    sys_n_20
    SLICE_X51Y55         LUT3 (Prop_lut3_I1_O)        0.303   140.366 r  led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.484   140.850    led_out_r[7]_i_170_n_0
    SLICE_X51Y55         LUT5 (Prop_lut5_I4_O)        0.124   140.974 r  led_out_r[7]_i_72/O
                         net (fo=2, routed)           0.560   141.534    led_out_r[7]_i_72_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124   141.658 r  led_out_r[7]_i_76/O
                         net (fo=1, routed)           0.000   141.658    sys/ntl/block_reg_32[0]
    SLICE_X52Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   142.171 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   142.171    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   142.486 r  sys/ntl/led_out_l_reg[7]_i_74/O[3]
                         net (fo=7, routed)           0.691   143.177    sys/show/block_reg_0[3]
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.307   143.484 r  sys/show/led_out_r[7]_i_1851/O
                         net (fo=1, routed)           0.000   143.484    sys/show/led_out_r[7]_i_1851_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   144.034 r  sys/show/led_out_r_reg[7]_i_1347/CO[3]
                         net (fo=1, routed)           0.000   144.034    sys/show/led_out_r_reg[7]_i_1347_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   144.368 r  sys/show/led_out_r_reg[7]_i_815/O[1]
                         net (fo=3, routed)           0.687   145.056    sys/ntl/block_reg_2[1]
    SLICE_X50Y56         LUT4 (Prop_lut4_I0_O)        0.303   145.359 r  sys/ntl/led_out_r[7]_i_1779/O
                         net (fo=1, routed)           0.693   146.052    sys/ntl/led_out_r[7]_i_1779_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   146.448 r  sys/ntl/led_out_r_reg[7]_i_1245/CO[3]
                         net (fo=1, routed)           0.000   146.448    sys/ntl/led_out_r_reg[7]_i_1245_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.565 r  sys/ntl/led_out_r_reg[7]_i_740/CO[3]
                         net (fo=1, routed)           0.000   146.565    sys/ntl/led_out_r_reg[7]_i_740_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.682 r  sys/ntl/led_out_r_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000   146.682    sys/ntl/led_out_r_reg[7]_i_283_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.799 r  sys/ntl/led_out_r_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000   146.799    sys/ntl/led_out_r_reg[7]_i_138_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   147.053 f  sys/ntl/led_out_r_reg[7]_i_63/CO[0]
                         net (fo=1, routed)           0.310   147.363    sys/ntl/led_out_r_reg[7]_i_63_n_3
    SLICE_X50Y65         LUT5 (Prop_lut5_I0_O)        0.367   147.730 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.979   148.708    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X57Y62         LUT3 (Prop_lut3_I1_O)        0.118   148.826 f  sys/ntl/led_out_l[7]_i_297/O
                         net (fo=8, routed)           1.021   149.847    sys/ntl/led_out_l[7]_i_297_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.326   150.173 r  sys/ntl/led_out_l[7]_i_296/O
                         net (fo=12, routed)          0.658   150.831    sys/ntl/led_out_l[7]_i_296_n_0
    SLICE_X56Y64         LUT3 (Prop_lut3_I1_O)        0.124   150.955 r  sys/ntl/led_out_l[7]_i_291/O
                         net (fo=3, routed)           1.007   151.962    sys/ntl/led_out_l[7]_i_291_n_0
    SLICE_X57Y63         LUT5 (Prop_lut5_I3_O)        0.152   152.114 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           0.652   152.766    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.326   153.092 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          0.733   153.825    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X58Y63         LUT3 (Prop_lut3_I1_O)        0.150   153.975 f  sys/ntl/led_out_l[7]_i_251/O
                         net (fo=1, routed)           0.851   154.827    sys/ntl/led_out_l[7]_i_251_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I1_O)        0.326   155.153 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.865   156.017    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I1_O)        0.124   156.141 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          1.015   157.156    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I3_O)        0.152   157.308 f  sys/ntl/led_out_l[7]_i_176/O
                         net (fo=1, routed)           0.851   158.160    sys/ntl/led_out_l[7]_i_176_n_0
    SLICE_X58Y60         LUT6 (Prop_lut6_I2_O)        0.326   158.486 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          1.017   159.502    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X58Y59         LUT6 (Prop_lut6_I3_O)        0.124   159.626 r  sys/ntl/led_out_l[7]_i_89/O
                         net (fo=9, routed)           0.674   160.300    sys/ntl/led_out_l[7]_i_89_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I2_O)        0.124   160.424 r  sys/ntl/led_out_l[7]_i_90/O
                         net (fo=8, routed)           1.176   161.600    sys/ntl/led_out_l[7]_i_90_n_0
    SLICE_X59Y55         LUT3 (Prop_lut3_I1_O)        0.152   161.752 f  sys/ntl/led_out_l[7]_i_65/O
                         net (fo=2, routed)           0.824   162.576    sys/ntl/led_out_l[7]_i_65_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I0_O)        0.326   162.902 r  sys/ntl/led_out_l[7]_i_60/O
                         net (fo=2, routed)           0.997   163.898    sys/ntl/led_out_l[7]_i_60_n_0
    SLICE_X59Y54         LUT5 (Prop_lut5_I1_O)        0.124   164.022 r  sys/ntl/led_out_l[7]_i_68/O
                         net (fo=1, routed)           0.403   164.425    sys/ntl/led_out_l[7]_i_68_n_0
    SLICE_X59Y54         LUT6 (Prop_lut6_I4_O)        0.124   164.549 r  sys/ntl/led_out_l[7]_i_32/O
                         net (fo=10, routed)          0.777   165.326    sys/ntl/led_out_l[7]_i_32_n_0
    SLICE_X58Y54         LUT2 (Prop_lut2_I1_O)        0.150   165.476 f  sys/ntl/led_out_l[5]_i_6/O
                         net (fo=3, routed)           0.619   166.096    sys/ntl/led_out_l[5]_i_6_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I3_O)        0.326   166.422 r  sys/ntl/led_out_l[3]_i_2/O
                         net (fo=1, routed)           0.861   167.282    sys/ntl/led_raw[43]
    SLICE_X63Y53         LUT6 (Prop_lut6_I0_O)        0.124   167.406 r  sys/ntl/led_out_l[3]_i_1/O
                         net (fo=1, routed)           0.000   167.406    sys/show/p_reg[1]_8[3]
    SLICE_X63Y53         FDRE                                         r  sys/show/led_out_l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.509   198.535    sys/show/cpu_clk
    SLICE_X63Y53         FDRE                                         r  sys/show/led_out_l_reg[3]/C
                         clock pessimism              0.483   199.018    
                         clock uncertainty           -0.318   198.700    
    SLICE_X63Y53         FDRE (Setup_fdre_C_D)        0.029   198.729    sys/show/led_out_l_reg[3]
  -------------------------------------------------------------------
                         required time                        198.729    
                         arrival time                        -167.407    
  -------------------------------------------------------------------
                         slack                                 31.323    

Slack (MET) :             31.403ns  (required time - arrival time)
  Source:                 sys/block_reg/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        68.248ns  (logic 23.985ns (35.144%)  route 44.263ns (64.856%))
  Logic Levels:           87  (CARRY4=41 LUT2=2 LUT3=12 LUT4=5 LUT5=8 LUT6=19)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 198.470 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 99.061 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.552    99.061    sys/cpu_clk
    SLICE_X42Y21         FDRE                                         r  sys/block_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.524    99.585 r  sys/block_reg/Q
                         net (fo=191, routed)         1.376   100.962    sys/read_pad/block
    SLICE_X51Y34         LUT3 (Prop_lut3_I1_O)        0.124   101.086 r  sys/read_pad/led_out_r[7]_i_115/O
                         net (fo=1, routed)           0.686   101.772    sys/read_pad/led_out_r[7]_i_115_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   102.352 r  sys/read_pad/led_out_r_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.352    sys/read_pad/led_out_r_reg[7]_i_51_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.686 r  sys/read_pad/led_out_r_reg[7]_i_1440/O[1]
                         net (fo=2, routed)           0.651   103.337    sys/read_pad/ntl/led10[6]
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.303   103.640 r  sys/read_pad/led_out_r[7]_i_892/O
                         net (fo=59, routed)          1.516   105.156    sys/read_pad/led_out_r[7]_i_892_n_0
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.124   105.280 r  sys/read_pad/led_out_r[7]_i_427/O
                         net (fo=3, routed)           0.743   106.023    sys/ntl/number_reg[10][1]
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   106.543 r  sys/ntl/led_out_r_reg[7]_i_2154/CO[3]
                         net (fo=1, routed)           0.000   106.543    sys/ntl/led_out_r_reg[7]_i_2154_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.660 r  sys/ntl/led_out_r_reg[7]_i_1913/CO[3]
                         net (fo=1, routed)           0.000   106.660    sys/ntl/led_out_r_reg[7]_i_1913_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   106.975 r  sys/ntl/led_out_r_reg[7]_i_1505/O[3]
                         net (fo=2, routed)           1.161   108.137    sys/ntl/led_out_r_reg[7]_i_1505_n_4
    SLICE_X36Y31         LUT3 (Prop_lut3_I2_O)        0.332   108.469 r  sys/ntl/led_out_r[7]_i_940/O
                         net (fo=2, routed)           0.501   108.969    sys/ntl/led_out_r[7]_i_940_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I3_O)        0.332   109.301 r  sys/ntl/led_out_r[7]_i_944/O
                         net (fo=1, routed)           0.000   109.301    sys/ntl/led_out_r[7]_i_944_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   109.833 r  sys/ntl/led_out_r_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.000   109.833    sys/ntl/led_out_r_reg[7]_i_497_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   110.146 r  sys/ntl/led_out_r_reg[7]_i_204/O[3]
                         net (fo=2, routed)           0.881   111.028    sys/ntl/led_out_r_reg[7]_i_204_n_4
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.331   111.359 r  sys/ntl/led_out_r[7]_i_94/O
                         net (fo=2, routed)           0.645   112.004    sys/ntl/led_out_r[7]_i_94_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I3_O)        0.332   112.336 r  sys/ntl/led_out_r[7]_i_98/O
                         net (fo=1, routed)           0.000   112.336    sys/ntl/led_out_r[7]_i_98_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   112.868 r  sys/ntl/led_out_r_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000   112.868    sys/ntl/led_out_r_reg[7]_i_42_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   113.181 r  sys/ntl/led_out_r_reg[7]_i_39/O[3]
                         net (fo=12, routed)          1.137   114.318    sys/ntl/led_out_r_reg[7]_i_39_n_4
    SLICE_X47Y39         LUT2 (Prop_lut2_I0_O)        0.306   114.624 r  sys/ntl/led_out_r[7]_i_2308/O
                         net (fo=1, routed)           0.000   114.624    sys/ntl/led_out_r[7]_i_2308_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   115.174 r  sys/ntl/led_out_r_reg[7]_i_2138/CO[3]
                         net (fo=1, routed)           0.000   115.174    sys/ntl/led_out_r_reg[7]_i_2138_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   115.413 r  sys/ntl/led_out_r_reg[7]_i_1892/O[2]
                         net (fo=3, routed)           0.962   116.375    sys/read_pad/number_reg[0]_3[2]
    SLICE_X53Y37         LUT6 (Prop_lut6_I0_O)        0.302   116.677 r  sys/read_pad/led_out_r[7]_i_1887/O
                         net (fo=1, routed)           0.679   117.356    sys/ntl/num_show_reg[15][0]
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   117.906 r  sys/ntl/led_out_r_reg[7]_i_1466/CO[3]
                         net (fo=1, routed)           0.000   117.906    sys/ntl/led_out_r_reg[7]_i_1466_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.023 r  sys/ntl/led_out_r_reg[7]_i_905/CO[3]
                         net (fo=1, routed)           0.000   118.023    sys/ntl/led_out_r_reg[7]_i_905_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.140 r  sys/ntl/led_out_r_reg[7]_i_465/CO[3]
                         net (fo=1, routed)           0.000   118.140    sys/ntl/led_out_r_reg[7]_i_465_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.257 r  sys/ntl/led_out_r_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000   118.257    sys/ntl/led_out_r_reg[7]_i_183_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   118.486 r  sys/ntl/led_out_r_reg[7]_i_85/CO[2]
                         net (fo=3, routed)           0.476   118.962    sys/read_pad/CO[0]
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.310   119.272 r  sys/read_pad/led_out_r[7]_i_99/O
                         net (fo=117, routed)         1.089   120.362    sys/ntl/block_reg_45
    SLICE_X38Y45         LUT3 (Prop_lut3_I1_O)        0.124   120.486 r  sys/ntl/led_out_r[7]_i_1020/O
                         net (fo=61, routed)          1.031   121.516    sys/ntl/led_out_r[7]_i_1020_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124   121.640 r  sys/ntl/led_out_r[7]_i_1170/O
                         net (fo=2, routed)           0.804   122.445    sys/ntl/led_out_r[7]_i_1170_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   122.971 r  sys/ntl/led_out_r_reg[7]_i_2012/CO[3]
                         net (fo=1, routed)           0.000   122.971    sys/ntl/led_out_r_reg[7]_i_2012_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.085 r  sys/ntl/led_out_r_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000   123.085    sys/ntl/led_out_r_reg[7]_i_1700_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.199 r  sys/ntl/led_out_r_reg[7]_i_1145/CO[3]
                         net (fo=1, routed)           0.000   123.199    sys/ntl/led_out_r_reg[7]_i_1145_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.313 r  sys/ntl/led_out_r_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.001   123.313    sys/ntl/led_out_r_reg[7]_i_1690_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.427 r  sys/ntl/led_out_r_reg[7]_i_1689/CO[3]
                         net (fo=1, routed)           0.000   123.427    sys/ntl/led_out_r_reg[7]_i_1689_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   123.655 f  sys/ntl/led_out_r_reg[7]_i_1288/CO[2]
                         net (fo=40, routed)          0.967   124.623    sys/ntl/led_out_r_reg[7]_i_1288_n_1
    SLICE_X50Y48         LUT6 (Prop_lut6_I0_O)        0.313   124.936 r  sys/ntl/led_out_r[7]_i_1769/O
                         net (fo=1, routed)           0.698   125.633    sys/ntl/led_out_r[7]_i_1769_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615   126.248 r  sys/ntl/led_out_r_reg[7]_i_1243/O[3]
                         net (fo=3, routed)           1.247   127.495    sys/ntl/led_out_r_reg[7]_i_1243_n_4
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.334   127.829 r  sys/ntl/led_out_r[7]_i_1867/O
                         net (fo=2, routed)           0.300   128.129    sys/ntl/led_out_r[7]_i_1867_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.332   128.461 r  sys/ntl/led_out_r[7]_i_1391/O
                         net (fo=2, routed)           0.684   129.144    sys/ntl/led_out_r[7]_i_1391_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124   129.268 r  sys/ntl/led_out_r[7]_i_1395/O
                         net (fo=1, routed)           0.000   129.268    sys/ntl/led_out_r[7]_i_1395_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   129.648 r  sys/ntl/led_out_r_reg[7]_i_866/CO[3]
                         net (fo=1, routed)           0.000   129.648    sys/ntl/led_out_r_reg[7]_i_866_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.765 r  sys/ntl/led_out_r_reg[7]_i_752/CO[3]
                         net (fo=1, routed)           0.000   129.765    sys/ntl/led_out_r_reg[7]_i_752_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.882 r  sys/ntl/led_out_r_reg[7]_i_293/CO[3]
                         net (fo=1, routed)           0.000   129.882    sys/ntl/led_out_r_reg[7]_i_293_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   130.205 r  sys/ntl/led_out_r_reg[7]_i_141/O[1]
                         net (fo=34, routed)          0.763   130.968    sys/ntl/led_out_r_reg[7]_i_141_n_6
    SLICE_X37Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689   131.657 r  sys/ntl/led_out_r_reg[7]_i_311/CO[3]
                         net (fo=1, routed)           0.000   131.657    sys/ntl/led_out_r_reg[7]_i_311_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   131.991 r  sys/ntl/led_out_r_reg[7]_i_145/O[1]
                         net (fo=3, routed)           0.600   132.591    sys/ntl/led_out_r_reg[7]_i_145_n_6
    SLICE_X38Y55         LUT4 (Prop_lut4_I0_O)        0.303   132.894 r  sys/ntl/led_out_r[7]_i_314/O
                         net (fo=1, routed)           0.484   133.378    sys/ntl/led_out_r[7]_i_314_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   133.763 r  sys/ntl/led_out_r_reg[7]_i_146/CO[3]
                         net (fo=4, routed)           0.926   134.689    sys/ntl/led_out_r_reg[7]_i_146_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I4_O)        0.124   134.813 r  sys/ntl/led_out_r[7]_i_272/O
                         net (fo=101, routed)         0.935   135.749    sys/ntl/led_out_r[7]_i_272_n_0
    SLICE_X51Y53         LUT3 (Prop_lut3_I1_O)        0.118   135.867 f  sys/ntl/led_out_r[7]_i_871/O
                         net (fo=21, routed)          0.822   136.689    sys/ntl/led_out_r[7]_i_871_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.326   137.015 r  sys/ntl/led_out_l[7]_i_203/O
                         net (fo=6, routed)           0.919   137.934    sys/ntl/led_out_l[7]_i_203_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124   138.058 r  sys/ntl/led_out_r[7]_i_844/O
                         net (fo=1, routed)           0.000   138.058    sys/ntl/led_out_r[7]_i_844_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   138.459 r  sys/ntl/led_out_r_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000   138.459    sys/ntl/led_out_r_reg[7]_i_342_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   138.793 r  sys/ntl/led_out_r_reg[7]_i_164/O[1]
                         net (fo=4, routed)           1.270   140.063    sys_n_20
    SLICE_X51Y55         LUT3 (Prop_lut3_I1_O)        0.303   140.366 r  led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.484   140.850    led_out_r[7]_i_170_n_0
    SLICE_X51Y55         LUT5 (Prop_lut5_I4_O)        0.124   140.974 r  led_out_r[7]_i_72/O
                         net (fo=2, routed)           0.560   141.534    led_out_r[7]_i_72_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124   141.658 r  led_out_r[7]_i_76/O
                         net (fo=1, routed)           0.000   141.658    sys/ntl/block_reg_32[0]
    SLICE_X52Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   142.171 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   142.171    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   142.486 r  sys/ntl/led_out_l_reg[7]_i_74/O[3]
                         net (fo=7, routed)           0.691   143.177    sys/show/block_reg_0[3]
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.307   143.484 r  sys/show/led_out_r[7]_i_1851/O
                         net (fo=1, routed)           0.000   143.484    sys/show/led_out_r[7]_i_1851_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   144.034 r  sys/show/led_out_r_reg[7]_i_1347/CO[3]
                         net (fo=1, routed)           0.000   144.034    sys/show/led_out_r_reg[7]_i_1347_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   144.368 r  sys/show/led_out_r_reg[7]_i_815/O[1]
                         net (fo=3, routed)           0.687   145.056    sys/ntl/block_reg_2[1]
    SLICE_X50Y56         LUT4 (Prop_lut4_I0_O)        0.303   145.359 r  sys/ntl/led_out_r[7]_i_1779/O
                         net (fo=1, routed)           0.693   146.052    sys/ntl/led_out_r[7]_i_1779_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   146.448 r  sys/ntl/led_out_r_reg[7]_i_1245/CO[3]
                         net (fo=1, routed)           0.000   146.448    sys/ntl/led_out_r_reg[7]_i_1245_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.565 r  sys/ntl/led_out_r_reg[7]_i_740/CO[3]
                         net (fo=1, routed)           0.000   146.565    sys/ntl/led_out_r_reg[7]_i_740_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.682 r  sys/ntl/led_out_r_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000   146.682    sys/ntl/led_out_r_reg[7]_i_283_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.799 r  sys/ntl/led_out_r_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000   146.799    sys/ntl/led_out_r_reg[7]_i_138_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   147.053 f  sys/ntl/led_out_r_reg[7]_i_63/CO[0]
                         net (fo=1, routed)           0.310   147.363    sys/ntl/led_out_r_reg[7]_i_63_n_3
    SLICE_X50Y65         LUT5 (Prop_lut5_I0_O)        0.367   147.730 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.979   148.708    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X57Y62         LUT3 (Prop_lut3_I1_O)        0.118   148.826 f  sys/ntl/led_out_l[7]_i_297/O
                         net (fo=8, routed)           1.021   149.847    sys/ntl/led_out_l[7]_i_297_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.326   150.173 r  sys/ntl/led_out_l[7]_i_296/O
                         net (fo=12, routed)          0.658   150.831    sys/ntl/led_out_l[7]_i_296_n_0
    SLICE_X56Y64         LUT3 (Prop_lut3_I1_O)        0.124   150.955 r  sys/ntl/led_out_l[7]_i_291/O
                         net (fo=3, routed)           1.007   151.962    sys/ntl/led_out_l[7]_i_291_n_0
    SLICE_X57Y63         LUT5 (Prop_lut5_I3_O)        0.152   152.114 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           0.652   152.766    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.326   153.092 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          0.733   153.825    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X58Y63         LUT3 (Prop_lut3_I1_O)        0.150   153.975 f  sys/ntl/led_out_l[7]_i_251/O
                         net (fo=1, routed)           0.851   154.827    sys/ntl/led_out_l[7]_i_251_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I1_O)        0.326   155.153 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.865   156.017    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I1_O)        0.124   156.141 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          1.015   157.156    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I3_O)        0.152   157.308 f  sys/ntl/led_out_l[7]_i_176/O
                         net (fo=1, routed)           0.851   158.160    sys/ntl/led_out_l[7]_i_176_n_0
    SLICE_X58Y60         LUT6 (Prop_lut6_I2_O)        0.326   158.486 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          0.686   159.171    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I2_O)        0.124   159.295 r  sys/ntl/led_out_l[7]_i_171/O
                         net (fo=2, routed)           0.978   160.273    sys/ntl/led_out_l[7]_i_171_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I1_O)        0.124   160.397 r  sys/ntl/led_out_l[7]_i_121/O
                         net (fo=7, routed)           0.754   161.151    sys/ntl/led_out_l[7]_i_121_n_0
    SLICE_X59Y58         LUT3 (Prop_lut3_I1_O)        0.150   161.301 f  sys/ntl/led_out_l[7]_i_84/O
                         net (fo=3, routed)           0.936   162.237    sys/ntl/led_out_l[7]_i_84_n_0
    SLICE_X60Y56         LUT5 (Prop_lut5_I4_O)        0.326   162.563 r  sys/ntl/led_out_l[7]_i_119/O
                         net (fo=2, routed)           0.857   163.420    sys/ntl/led_out_l[7]_i_119_n_0
    SLICE_X61Y56         LUT6 (Prop_lut6_I0_O)        0.124   163.544 r  sys/ntl/led_out_l[7]_i_80/O
                         net (fo=5, routed)           0.486   164.030    sys/ntl/led_out_l[7]_i_80_n_0
    SLICE_X61Y56         LUT6 (Prop_lut6_I4_O)        0.124   164.154 r  sys/ntl/led_out_l[7]_i_53/O
                         net (fo=4, routed)           0.989   165.143    sys/ntl/led_out_l[7]_i_53_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I2_O)        0.124   165.267 f  sys/ntl/led_out_l[7]_i_23/O
                         net (fo=6, routed)           1.027   166.294    sys/ntl/led_out_l[7]_i_23_n_0
    SLICE_X60Y51         LUT4 (Prop_lut4_I2_O)        0.150   166.444 r  sys/ntl/led_out_r[2]_i_4/O
                         net (fo=1, routed)           0.538   166.981    sys/show/num_show_reg[31]_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I2_O)        0.328   167.309 r  sys/show/led_out_r[2]_i_1/O
                         net (fo=1, routed)           0.000   167.309    sys/show/led_out_r[2]_i_1_n_0
    SLICE_X56Y51         FDRE                                         r  sys/show/led_out_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.444   198.470    sys/show/cpu_clk
    SLICE_X56Y51         FDRE                                         r  sys/show/led_out_r_reg[2]/C
                         clock pessimism              0.483   198.953    
                         clock uncertainty           -0.318   198.635    
    SLICE_X56Y51         FDRE (Setup_fdre_C_D)        0.077   198.712    sys/show/led_out_r_reg[2]
  -------------------------------------------------------------------
                         required time                        198.712    
                         arrival time                        -167.309    
  -------------------------------------------------------------------
                         slack                                 31.403    

Slack (MET) :             31.407ns  (required time - arrival time)
  Source:                 sys/block_reg/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        68.262ns  (logic 23.987ns (35.140%)  route 44.275ns (64.860%))
  Logic Levels:           87  (CARRY4=41 LUT2=2 LUT3=12 LUT4=4 LUT5=8 LUT6=20)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 198.535 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 99.061 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.552    99.061    sys/cpu_clk
    SLICE_X42Y21         FDRE                                         r  sys/block_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.524    99.585 r  sys/block_reg/Q
                         net (fo=191, routed)         1.376   100.962    sys/read_pad/block
    SLICE_X51Y34         LUT3 (Prop_lut3_I1_O)        0.124   101.086 r  sys/read_pad/led_out_r[7]_i_115/O
                         net (fo=1, routed)           0.686   101.772    sys/read_pad/led_out_r[7]_i_115_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   102.352 r  sys/read_pad/led_out_r_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.352    sys/read_pad/led_out_r_reg[7]_i_51_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.686 r  sys/read_pad/led_out_r_reg[7]_i_1440/O[1]
                         net (fo=2, routed)           0.651   103.337    sys/read_pad/ntl/led10[6]
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.303   103.640 r  sys/read_pad/led_out_r[7]_i_892/O
                         net (fo=59, routed)          1.516   105.156    sys/read_pad/led_out_r[7]_i_892_n_0
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.124   105.280 r  sys/read_pad/led_out_r[7]_i_427/O
                         net (fo=3, routed)           0.743   106.023    sys/ntl/number_reg[10][1]
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   106.543 r  sys/ntl/led_out_r_reg[7]_i_2154/CO[3]
                         net (fo=1, routed)           0.000   106.543    sys/ntl/led_out_r_reg[7]_i_2154_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.660 r  sys/ntl/led_out_r_reg[7]_i_1913/CO[3]
                         net (fo=1, routed)           0.000   106.660    sys/ntl/led_out_r_reg[7]_i_1913_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   106.975 r  sys/ntl/led_out_r_reg[7]_i_1505/O[3]
                         net (fo=2, routed)           1.161   108.137    sys/ntl/led_out_r_reg[7]_i_1505_n_4
    SLICE_X36Y31         LUT3 (Prop_lut3_I2_O)        0.332   108.469 r  sys/ntl/led_out_r[7]_i_940/O
                         net (fo=2, routed)           0.501   108.969    sys/ntl/led_out_r[7]_i_940_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I3_O)        0.332   109.301 r  sys/ntl/led_out_r[7]_i_944/O
                         net (fo=1, routed)           0.000   109.301    sys/ntl/led_out_r[7]_i_944_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   109.833 r  sys/ntl/led_out_r_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.000   109.833    sys/ntl/led_out_r_reg[7]_i_497_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   110.146 r  sys/ntl/led_out_r_reg[7]_i_204/O[3]
                         net (fo=2, routed)           0.881   111.028    sys/ntl/led_out_r_reg[7]_i_204_n_4
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.331   111.359 r  sys/ntl/led_out_r[7]_i_94/O
                         net (fo=2, routed)           0.645   112.004    sys/ntl/led_out_r[7]_i_94_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I3_O)        0.332   112.336 r  sys/ntl/led_out_r[7]_i_98/O
                         net (fo=1, routed)           0.000   112.336    sys/ntl/led_out_r[7]_i_98_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   112.868 r  sys/ntl/led_out_r_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000   112.868    sys/ntl/led_out_r_reg[7]_i_42_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   113.181 r  sys/ntl/led_out_r_reg[7]_i_39/O[3]
                         net (fo=12, routed)          1.137   114.318    sys/ntl/led_out_r_reg[7]_i_39_n_4
    SLICE_X47Y39         LUT2 (Prop_lut2_I0_O)        0.306   114.624 r  sys/ntl/led_out_r[7]_i_2308/O
                         net (fo=1, routed)           0.000   114.624    sys/ntl/led_out_r[7]_i_2308_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   115.174 r  sys/ntl/led_out_r_reg[7]_i_2138/CO[3]
                         net (fo=1, routed)           0.000   115.174    sys/ntl/led_out_r_reg[7]_i_2138_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   115.413 r  sys/ntl/led_out_r_reg[7]_i_1892/O[2]
                         net (fo=3, routed)           0.962   116.375    sys/read_pad/number_reg[0]_3[2]
    SLICE_X53Y37         LUT6 (Prop_lut6_I0_O)        0.302   116.677 r  sys/read_pad/led_out_r[7]_i_1887/O
                         net (fo=1, routed)           0.679   117.356    sys/ntl/num_show_reg[15][0]
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   117.906 r  sys/ntl/led_out_r_reg[7]_i_1466/CO[3]
                         net (fo=1, routed)           0.000   117.906    sys/ntl/led_out_r_reg[7]_i_1466_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.023 r  sys/ntl/led_out_r_reg[7]_i_905/CO[3]
                         net (fo=1, routed)           0.000   118.023    sys/ntl/led_out_r_reg[7]_i_905_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.140 r  sys/ntl/led_out_r_reg[7]_i_465/CO[3]
                         net (fo=1, routed)           0.000   118.140    sys/ntl/led_out_r_reg[7]_i_465_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.257 r  sys/ntl/led_out_r_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000   118.257    sys/ntl/led_out_r_reg[7]_i_183_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   118.486 r  sys/ntl/led_out_r_reg[7]_i_85/CO[2]
                         net (fo=3, routed)           0.476   118.962    sys/read_pad/CO[0]
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.310   119.272 r  sys/read_pad/led_out_r[7]_i_99/O
                         net (fo=117, routed)         1.089   120.362    sys/ntl/block_reg_45
    SLICE_X38Y45         LUT3 (Prop_lut3_I1_O)        0.124   120.486 r  sys/ntl/led_out_r[7]_i_1020/O
                         net (fo=61, routed)          1.031   121.516    sys/ntl/led_out_r[7]_i_1020_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124   121.640 r  sys/ntl/led_out_r[7]_i_1170/O
                         net (fo=2, routed)           0.804   122.445    sys/ntl/led_out_r[7]_i_1170_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   122.971 r  sys/ntl/led_out_r_reg[7]_i_2012/CO[3]
                         net (fo=1, routed)           0.000   122.971    sys/ntl/led_out_r_reg[7]_i_2012_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.085 r  sys/ntl/led_out_r_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000   123.085    sys/ntl/led_out_r_reg[7]_i_1700_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.199 r  sys/ntl/led_out_r_reg[7]_i_1145/CO[3]
                         net (fo=1, routed)           0.000   123.199    sys/ntl/led_out_r_reg[7]_i_1145_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.313 r  sys/ntl/led_out_r_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.001   123.313    sys/ntl/led_out_r_reg[7]_i_1690_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.427 r  sys/ntl/led_out_r_reg[7]_i_1689/CO[3]
                         net (fo=1, routed)           0.000   123.427    sys/ntl/led_out_r_reg[7]_i_1689_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   123.655 f  sys/ntl/led_out_r_reg[7]_i_1288/CO[2]
                         net (fo=40, routed)          0.967   124.623    sys/ntl/led_out_r_reg[7]_i_1288_n_1
    SLICE_X50Y48         LUT6 (Prop_lut6_I0_O)        0.313   124.936 r  sys/ntl/led_out_r[7]_i_1769/O
                         net (fo=1, routed)           0.698   125.633    sys/ntl/led_out_r[7]_i_1769_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615   126.248 r  sys/ntl/led_out_r_reg[7]_i_1243/O[3]
                         net (fo=3, routed)           1.247   127.495    sys/ntl/led_out_r_reg[7]_i_1243_n_4
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.334   127.829 r  sys/ntl/led_out_r[7]_i_1867/O
                         net (fo=2, routed)           0.300   128.129    sys/ntl/led_out_r[7]_i_1867_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.332   128.461 r  sys/ntl/led_out_r[7]_i_1391/O
                         net (fo=2, routed)           0.684   129.144    sys/ntl/led_out_r[7]_i_1391_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124   129.268 r  sys/ntl/led_out_r[7]_i_1395/O
                         net (fo=1, routed)           0.000   129.268    sys/ntl/led_out_r[7]_i_1395_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   129.648 r  sys/ntl/led_out_r_reg[7]_i_866/CO[3]
                         net (fo=1, routed)           0.000   129.648    sys/ntl/led_out_r_reg[7]_i_866_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.765 r  sys/ntl/led_out_r_reg[7]_i_752/CO[3]
                         net (fo=1, routed)           0.000   129.765    sys/ntl/led_out_r_reg[7]_i_752_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.882 r  sys/ntl/led_out_r_reg[7]_i_293/CO[3]
                         net (fo=1, routed)           0.000   129.882    sys/ntl/led_out_r_reg[7]_i_293_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   130.205 r  sys/ntl/led_out_r_reg[7]_i_141/O[1]
                         net (fo=34, routed)          0.763   130.968    sys/ntl/led_out_r_reg[7]_i_141_n_6
    SLICE_X37Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689   131.657 r  sys/ntl/led_out_r_reg[7]_i_311/CO[3]
                         net (fo=1, routed)           0.000   131.657    sys/ntl/led_out_r_reg[7]_i_311_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   131.991 r  sys/ntl/led_out_r_reg[7]_i_145/O[1]
                         net (fo=3, routed)           0.600   132.591    sys/ntl/led_out_r_reg[7]_i_145_n_6
    SLICE_X38Y55         LUT4 (Prop_lut4_I0_O)        0.303   132.894 r  sys/ntl/led_out_r[7]_i_314/O
                         net (fo=1, routed)           0.484   133.378    sys/ntl/led_out_r[7]_i_314_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   133.763 r  sys/ntl/led_out_r_reg[7]_i_146/CO[3]
                         net (fo=4, routed)           0.926   134.689    sys/ntl/led_out_r_reg[7]_i_146_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I4_O)        0.124   134.813 r  sys/ntl/led_out_r[7]_i_272/O
                         net (fo=101, routed)         0.935   135.749    sys/ntl/led_out_r[7]_i_272_n_0
    SLICE_X51Y53         LUT3 (Prop_lut3_I1_O)        0.118   135.867 f  sys/ntl/led_out_r[7]_i_871/O
                         net (fo=21, routed)          0.822   136.689    sys/ntl/led_out_r[7]_i_871_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.326   137.015 r  sys/ntl/led_out_l[7]_i_203/O
                         net (fo=6, routed)           0.919   137.934    sys/ntl/led_out_l[7]_i_203_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124   138.058 r  sys/ntl/led_out_r[7]_i_844/O
                         net (fo=1, routed)           0.000   138.058    sys/ntl/led_out_r[7]_i_844_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   138.459 r  sys/ntl/led_out_r_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000   138.459    sys/ntl/led_out_r_reg[7]_i_342_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   138.793 r  sys/ntl/led_out_r_reg[7]_i_164/O[1]
                         net (fo=4, routed)           1.270   140.063    sys_n_20
    SLICE_X51Y55         LUT3 (Prop_lut3_I1_O)        0.303   140.366 r  led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.484   140.850    led_out_r[7]_i_170_n_0
    SLICE_X51Y55         LUT5 (Prop_lut5_I4_O)        0.124   140.974 r  led_out_r[7]_i_72/O
                         net (fo=2, routed)           0.560   141.534    led_out_r[7]_i_72_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124   141.658 r  led_out_r[7]_i_76/O
                         net (fo=1, routed)           0.000   141.658    sys/ntl/block_reg_32[0]
    SLICE_X52Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   142.171 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   142.171    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   142.486 r  sys/ntl/led_out_l_reg[7]_i_74/O[3]
                         net (fo=7, routed)           0.691   143.177    sys/show/block_reg_0[3]
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.307   143.484 r  sys/show/led_out_r[7]_i_1851/O
                         net (fo=1, routed)           0.000   143.484    sys/show/led_out_r[7]_i_1851_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   144.034 r  sys/show/led_out_r_reg[7]_i_1347/CO[3]
                         net (fo=1, routed)           0.000   144.034    sys/show/led_out_r_reg[7]_i_1347_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   144.368 r  sys/show/led_out_r_reg[7]_i_815/O[1]
                         net (fo=3, routed)           0.687   145.056    sys/ntl/block_reg_2[1]
    SLICE_X50Y56         LUT4 (Prop_lut4_I0_O)        0.303   145.359 r  sys/ntl/led_out_r[7]_i_1779/O
                         net (fo=1, routed)           0.693   146.052    sys/ntl/led_out_r[7]_i_1779_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   146.448 r  sys/ntl/led_out_r_reg[7]_i_1245/CO[3]
                         net (fo=1, routed)           0.000   146.448    sys/ntl/led_out_r_reg[7]_i_1245_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.565 r  sys/ntl/led_out_r_reg[7]_i_740/CO[3]
                         net (fo=1, routed)           0.000   146.565    sys/ntl/led_out_r_reg[7]_i_740_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.682 r  sys/ntl/led_out_r_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000   146.682    sys/ntl/led_out_r_reg[7]_i_283_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.799 r  sys/ntl/led_out_r_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000   146.799    sys/ntl/led_out_r_reg[7]_i_138_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   147.053 f  sys/ntl/led_out_r_reg[7]_i_63/CO[0]
                         net (fo=1, routed)           0.310   147.363    sys/ntl/led_out_r_reg[7]_i_63_n_3
    SLICE_X50Y65         LUT5 (Prop_lut5_I0_O)        0.367   147.730 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.979   148.708    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X57Y62         LUT3 (Prop_lut3_I1_O)        0.118   148.826 f  sys/ntl/led_out_l[7]_i_297/O
                         net (fo=8, routed)           1.021   149.847    sys/ntl/led_out_l[7]_i_297_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.326   150.173 r  sys/ntl/led_out_l[7]_i_296/O
                         net (fo=12, routed)          0.658   150.831    sys/ntl/led_out_l[7]_i_296_n_0
    SLICE_X56Y64         LUT3 (Prop_lut3_I1_O)        0.124   150.955 r  sys/ntl/led_out_l[7]_i_291/O
                         net (fo=3, routed)           1.007   151.962    sys/ntl/led_out_l[7]_i_291_n_0
    SLICE_X57Y63         LUT5 (Prop_lut5_I3_O)        0.152   152.114 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           0.652   152.766    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.326   153.092 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          0.733   153.825    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X58Y63         LUT3 (Prop_lut3_I1_O)        0.150   153.975 f  sys/ntl/led_out_l[7]_i_251/O
                         net (fo=1, routed)           0.851   154.827    sys/ntl/led_out_l[7]_i_251_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I1_O)        0.326   155.153 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.865   156.017    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I1_O)        0.124   156.141 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          1.015   157.156    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I3_O)        0.152   157.308 f  sys/ntl/led_out_l[7]_i_176/O
                         net (fo=1, routed)           0.851   158.160    sys/ntl/led_out_l[7]_i_176_n_0
    SLICE_X58Y60         LUT6 (Prop_lut6_I2_O)        0.326   158.486 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          1.017   159.502    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X58Y59         LUT6 (Prop_lut6_I3_O)        0.124   159.626 r  sys/ntl/led_out_l[7]_i_89/O
                         net (fo=9, routed)           0.674   160.300    sys/ntl/led_out_l[7]_i_89_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I2_O)        0.124   160.424 r  sys/ntl/led_out_l[7]_i_90/O
                         net (fo=8, routed)           1.176   161.600    sys/ntl/led_out_l[7]_i_90_n_0
    SLICE_X59Y55         LUT3 (Prop_lut3_I1_O)        0.152   161.752 f  sys/ntl/led_out_l[7]_i_65/O
                         net (fo=2, routed)           0.824   162.576    sys/ntl/led_out_l[7]_i_65_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I0_O)        0.326   162.902 r  sys/ntl/led_out_l[7]_i_60/O
                         net (fo=2, routed)           0.791   163.693    sys/ntl/led_out_l[7]_i_60_n_0
    SLICE_X59Y55         LUT6 (Prop_lut6_I1_O)        0.124   163.817 r  sys/ntl/led_out_l[7]_i_30/O
                         net (fo=12, routed)          0.634   164.450    sys/ntl/led_out_l[7]_i_30_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I0_O)        0.124   164.574 r  sys/ntl/led_out_l[5]_i_9/O
                         net (fo=17, routed)          0.471   165.045    sys/ntl/led_out_l[5]_i_9_n_0
    SLICE_X61Y54         LUT6 (Prop_lut6_I5_O)        0.124   165.169 r  sys/ntl/led_out_l[7]_i_22/O
                         net (fo=13, routed)          1.190   166.359    sys/ntl/led_out_l[7]_i_22_n_0
    SLICE_X62Y52         LUT5 (Prop_lut5_I1_O)        0.152   166.511 r  sys/ntl/led_out_l[5]_i_4/O
                         net (fo=2, routed)           0.486   166.998    sys/show/num_show_reg[31]_2
    SLICE_X58Y52         LUT6 (Prop_lut6_I2_O)        0.326   167.324 r  sys/show/led_out_r[5]_i_1/O
                         net (fo=1, routed)           0.000   167.324    sys/show/led_out_r[5]_i_1_n_0
    SLICE_X58Y52         FDRE                                         r  sys/show/led_out_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.509   198.535    sys/show/cpu_clk
    SLICE_X58Y52         FDRE                                         r  sys/show/led_out_r_reg[5]/C
                         clock pessimism              0.483   199.018    
                         clock uncertainty           -0.318   198.700    
    SLICE_X58Y52         FDRE (Setup_fdre_C_D)        0.031   198.731    sys/show/led_out_r_reg[5]
  -------------------------------------------------------------------
                         required time                        198.731    
                         arrival time                        -167.324    
  -------------------------------------------------------------------
                         slack                                 31.407    

Slack (MET) :             31.458ns  (required time - arrival time)
  Source:                 sys/block_reg/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_l_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        68.258ns  (logic 23.757ns (34.805%)  route 44.501ns (65.195%))
  Logic Levels:           87  (CARRY4=41 LUT2=2 LUT3=12 LUT4=4 LUT5=8 LUT6=20)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 198.535 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 99.061 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.552    99.061    sys/cpu_clk
    SLICE_X42Y21         FDRE                                         r  sys/block_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.524    99.585 r  sys/block_reg/Q
                         net (fo=191, routed)         1.376   100.962    sys/read_pad/block
    SLICE_X51Y34         LUT3 (Prop_lut3_I1_O)        0.124   101.086 r  sys/read_pad/led_out_r[7]_i_115/O
                         net (fo=1, routed)           0.686   101.772    sys/read_pad/led_out_r[7]_i_115_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   102.352 r  sys/read_pad/led_out_r_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.352    sys/read_pad/led_out_r_reg[7]_i_51_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.686 r  sys/read_pad/led_out_r_reg[7]_i_1440/O[1]
                         net (fo=2, routed)           0.651   103.337    sys/read_pad/ntl/led10[6]
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.303   103.640 r  sys/read_pad/led_out_r[7]_i_892/O
                         net (fo=59, routed)          1.516   105.156    sys/read_pad/led_out_r[7]_i_892_n_0
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.124   105.280 r  sys/read_pad/led_out_r[7]_i_427/O
                         net (fo=3, routed)           0.743   106.023    sys/ntl/number_reg[10][1]
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   106.543 r  sys/ntl/led_out_r_reg[7]_i_2154/CO[3]
                         net (fo=1, routed)           0.000   106.543    sys/ntl/led_out_r_reg[7]_i_2154_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.660 r  sys/ntl/led_out_r_reg[7]_i_1913/CO[3]
                         net (fo=1, routed)           0.000   106.660    sys/ntl/led_out_r_reg[7]_i_1913_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   106.975 r  sys/ntl/led_out_r_reg[7]_i_1505/O[3]
                         net (fo=2, routed)           1.161   108.137    sys/ntl/led_out_r_reg[7]_i_1505_n_4
    SLICE_X36Y31         LUT3 (Prop_lut3_I2_O)        0.332   108.469 r  sys/ntl/led_out_r[7]_i_940/O
                         net (fo=2, routed)           0.501   108.969    sys/ntl/led_out_r[7]_i_940_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I3_O)        0.332   109.301 r  sys/ntl/led_out_r[7]_i_944/O
                         net (fo=1, routed)           0.000   109.301    sys/ntl/led_out_r[7]_i_944_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   109.833 r  sys/ntl/led_out_r_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.000   109.833    sys/ntl/led_out_r_reg[7]_i_497_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   110.146 r  sys/ntl/led_out_r_reg[7]_i_204/O[3]
                         net (fo=2, routed)           0.881   111.028    sys/ntl/led_out_r_reg[7]_i_204_n_4
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.331   111.359 r  sys/ntl/led_out_r[7]_i_94/O
                         net (fo=2, routed)           0.645   112.004    sys/ntl/led_out_r[7]_i_94_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I3_O)        0.332   112.336 r  sys/ntl/led_out_r[7]_i_98/O
                         net (fo=1, routed)           0.000   112.336    sys/ntl/led_out_r[7]_i_98_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   112.868 r  sys/ntl/led_out_r_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000   112.868    sys/ntl/led_out_r_reg[7]_i_42_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   113.181 r  sys/ntl/led_out_r_reg[7]_i_39/O[3]
                         net (fo=12, routed)          1.137   114.318    sys/ntl/led_out_r_reg[7]_i_39_n_4
    SLICE_X47Y39         LUT2 (Prop_lut2_I0_O)        0.306   114.624 r  sys/ntl/led_out_r[7]_i_2308/O
                         net (fo=1, routed)           0.000   114.624    sys/ntl/led_out_r[7]_i_2308_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   115.174 r  sys/ntl/led_out_r_reg[7]_i_2138/CO[3]
                         net (fo=1, routed)           0.000   115.174    sys/ntl/led_out_r_reg[7]_i_2138_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   115.413 r  sys/ntl/led_out_r_reg[7]_i_1892/O[2]
                         net (fo=3, routed)           0.962   116.375    sys/read_pad/number_reg[0]_3[2]
    SLICE_X53Y37         LUT6 (Prop_lut6_I0_O)        0.302   116.677 r  sys/read_pad/led_out_r[7]_i_1887/O
                         net (fo=1, routed)           0.679   117.356    sys/ntl/num_show_reg[15][0]
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   117.906 r  sys/ntl/led_out_r_reg[7]_i_1466/CO[3]
                         net (fo=1, routed)           0.000   117.906    sys/ntl/led_out_r_reg[7]_i_1466_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.023 r  sys/ntl/led_out_r_reg[7]_i_905/CO[3]
                         net (fo=1, routed)           0.000   118.023    sys/ntl/led_out_r_reg[7]_i_905_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.140 r  sys/ntl/led_out_r_reg[7]_i_465/CO[3]
                         net (fo=1, routed)           0.000   118.140    sys/ntl/led_out_r_reg[7]_i_465_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.257 r  sys/ntl/led_out_r_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000   118.257    sys/ntl/led_out_r_reg[7]_i_183_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   118.486 r  sys/ntl/led_out_r_reg[7]_i_85/CO[2]
                         net (fo=3, routed)           0.476   118.962    sys/read_pad/CO[0]
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.310   119.272 r  sys/read_pad/led_out_r[7]_i_99/O
                         net (fo=117, routed)         1.089   120.362    sys/ntl/block_reg_45
    SLICE_X38Y45         LUT3 (Prop_lut3_I1_O)        0.124   120.486 r  sys/ntl/led_out_r[7]_i_1020/O
                         net (fo=61, routed)          1.031   121.516    sys/ntl/led_out_r[7]_i_1020_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124   121.640 r  sys/ntl/led_out_r[7]_i_1170/O
                         net (fo=2, routed)           0.804   122.445    sys/ntl/led_out_r[7]_i_1170_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   122.971 r  sys/ntl/led_out_r_reg[7]_i_2012/CO[3]
                         net (fo=1, routed)           0.000   122.971    sys/ntl/led_out_r_reg[7]_i_2012_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.085 r  sys/ntl/led_out_r_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000   123.085    sys/ntl/led_out_r_reg[7]_i_1700_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.199 r  sys/ntl/led_out_r_reg[7]_i_1145/CO[3]
                         net (fo=1, routed)           0.000   123.199    sys/ntl/led_out_r_reg[7]_i_1145_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.313 r  sys/ntl/led_out_r_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.001   123.313    sys/ntl/led_out_r_reg[7]_i_1690_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.427 r  sys/ntl/led_out_r_reg[7]_i_1689/CO[3]
                         net (fo=1, routed)           0.000   123.427    sys/ntl/led_out_r_reg[7]_i_1689_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   123.655 f  sys/ntl/led_out_r_reg[7]_i_1288/CO[2]
                         net (fo=40, routed)          0.967   124.623    sys/ntl/led_out_r_reg[7]_i_1288_n_1
    SLICE_X50Y48         LUT6 (Prop_lut6_I0_O)        0.313   124.936 r  sys/ntl/led_out_r[7]_i_1769/O
                         net (fo=1, routed)           0.698   125.633    sys/ntl/led_out_r[7]_i_1769_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615   126.248 r  sys/ntl/led_out_r_reg[7]_i_1243/O[3]
                         net (fo=3, routed)           1.247   127.495    sys/ntl/led_out_r_reg[7]_i_1243_n_4
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.334   127.829 r  sys/ntl/led_out_r[7]_i_1867/O
                         net (fo=2, routed)           0.300   128.129    sys/ntl/led_out_r[7]_i_1867_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.332   128.461 r  sys/ntl/led_out_r[7]_i_1391/O
                         net (fo=2, routed)           0.684   129.144    sys/ntl/led_out_r[7]_i_1391_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124   129.268 r  sys/ntl/led_out_r[7]_i_1395/O
                         net (fo=1, routed)           0.000   129.268    sys/ntl/led_out_r[7]_i_1395_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   129.648 r  sys/ntl/led_out_r_reg[7]_i_866/CO[3]
                         net (fo=1, routed)           0.000   129.648    sys/ntl/led_out_r_reg[7]_i_866_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.765 r  sys/ntl/led_out_r_reg[7]_i_752/CO[3]
                         net (fo=1, routed)           0.000   129.765    sys/ntl/led_out_r_reg[7]_i_752_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.882 r  sys/ntl/led_out_r_reg[7]_i_293/CO[3]
                         net (fo=1, routed)           0.000   129.882    sys/ntl/led_out_r_reg[7]_i_293_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   130.205 r  sys/ntl/led_out_r_reg[7]_i_141/O[1]
                         net (fo=34, routed)          0.763   130.968    sys/ntl/led_out_r_reg[7]_i_141_n_6
    SLICE_X37Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689   131.657 r  sys/ntl/led_out_r_reg[7]_i_311/CO[3]
                         net (fo=1, routed)           0.000   131.657    sys/ntl/led_out_r_reg[7]_i_311_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   131.991 r  sys/ntl/led_out_r_reg[7]_i_145/O[1]
                         net (fo=3, routed)           0.600   132.591    sys/ntl/led_out_r_reg[7]_i_145_n_6
    SLICE_X38Y55         LUT4 (Prop_lut4_I0_O)        0.303   132.894 r  sys/ntl/led_out_r[7]_i_314/O
                         net (fo=1, routed)           0.484   133.378    sys/ntl/led_out_r[7]_i_314_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   133.763 r  sys/ntl/led_out_r_reg[7]_i_146/CO[3]
                         net (fo=4, routed)           0.926   134.689    sys/ntl/led_out_r_reg[7]_i_146_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I4_O)        0.124   134.813 r  sys/ntl/led_out_r[7]_i_272/O
                         net (fo=101, routed)         0.935   135.749    sys/ntl/led_out_r[7]_i_272_n_0
    SLICE_X51Y53         LUT3 (Prop_lut3_I1_O)        0.118   135.867 f  sys/ntl/led_out_r[7]_i_871/O
                         net (fo=21, routed)          0.822   136.689    sys/ntl/led_out_r[7]_i_871_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.326   137.015 r  sys/ntl/led_out_l[7]_i_203/O
                         net (fo=6, routed)           0.919   137.934    sys/ntl/led_out_l[7]_i_203_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124   138.058 r  sys/ntl/led_out_r[7]_i_844/O
                         net (fo=1, routed)           0.000   138.058    sys/ntl/led_out_r[7]_i_844_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   138.459 r  sys/ntl/led_out_r_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000   138.459    sys/ntl/led_out_r_reg[7]_i_342_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   138.793 r  sys/ntl/led_out_r_reg[7]_i_164/O[1]
                         net (fo=4, routed)           1.270   140.063    sys_n_20
    SLICE_X51Y55         LUT3 (Prop_lut3_I1_O)        0.303   140.366 r  led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.484   140.850    led_out_r[7]_i_170_n_0
    SLICE_X51Y55         LUT5 (Prop_lut5_I4_O)        0.124   140.974 r  led_out_r[7]_i_72/O
                         net (fo=2, routed)           0.560   141.534    led_out_r[7]_i_72_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124   141.658 r  led_out_r[7]_i_76/O
                         net (fo=1, routed)           0.000   141.658    sys/ntl/block_reg_32[0]
    SLICE_X52Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   142.171 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   142.171    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   142.486 r  sys/ntl/led_out_l_reg[7]_i_74/O[3]
                         net (fo=7, routed)           0.691   143.177    sys/show/block_reg_0[3]
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.307   143.484 r  sys/show/led_out_r[7]_i_1851/O
                         net (fo=1, routed)           0.000   143.484    sys/show/led_out_r[7]_i_1851_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   144.034 r  sys/show/led_out_r_reg[7]_i_1347/CO[3]
                         net (fo=1, routed)           0.000   144.034    sys/show/led_out_r_reg[7]_i_1347_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   144.368 r  sys/show/led_out_r_reg[7]_i_815/O[1]
                         net (fo=3, routed)           0.687   145.056    sys/ntl/block_reg_2[1]
    SLICE_X50Y56         LUT4 (Prop_lut4_I0_O)        0.303   145.359 r  sys/ntl/led_out_r[7]_i_1779/O
                         net (fo=1, routed)           0.693   146.052    sys/ntl/led_out_r[7]_i_1779_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   146.448 r  sys/ntl/led_out_r_reg[7]_i_1245/CO[3]
                         net (fo=1, routed)           0.000   146.448    sys/ntl/led_out_r_reg[7]_i_1245_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.565 r  sys/ntl/led_out_r_reg[7]_i_740/CO[3]
                         net (fo=1, routed)           0.000   146.565    sys/ntl/led_out_r_reg[7]_i_740_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.682 r  sys/ntl/led_out_r_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000   146.682    sys/ntl/led_out_r_reg[7]_i_283_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.799 r  sys/ntl/led_out_r_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000   146.799    sys/ntl/led_out_r_reg[7]_i_138_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   147.053 f  sys/ntl/led_out_r_reg[7]_i_63/CO[0]
                         net (fo=1, routed)           0.310   147.363    sys/ntl/led_out_r_reg[7]_i_63_n_3
    SLICE_X50Y65         LUT5 (Prop_lut5_I0_O)        0.367   147.730 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.979   148.708    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X57Y62         LUT3 (Prop_lut3_I1_O)        0.118   148.826 f  sys/ntl/led_out_l[7]_i_297/O
                         net (fo=8, routed)           1.021   149.847    sys/ntl/led_out_l[7]_i_297_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.326   150.173 r  sys/ntl/led_out_l[7]_i_296/O
                         net (fo=12, routed)          0.658   150.831    sys/ntl/led_out_l[7]_i_296_n_0
    SLICE_X56Y64         LUT3 (Prop_lut3_I1_O)        0.124   150.955 r  sys/ntl/led_out_l[7]_i_291/O
                         net (fo=3, routed)           1.007   151.962    sys/ntl/led_out_l[7]_i_291_n_0
    SLICE_X57Y63         LUT5 (Prop_lut5_I3_O)        0.152   152.114 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           0.652   152.766    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.326   153.092 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          0.733   153.825    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X58Y63         LUT3 (Prop_lut3_I1_O)        0.150   153.975 f  sys/ntl/led_out_l[7]_i_251/O
                         net (fo=1, routed)           0.851   154.827    sys/ntl/led_out_l[7]_i_251_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I1_O)        0.326   155.153 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.865   156.017    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I1_O)        0.124   156.141 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          1.015   157.156    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I3_O)        0.152   157.308 f  sys/ntl/led_out_l[7]_i_176/O
                         net (fo=1, routed)           0.851   158.160    sys/ntl/led_out_l[7]_i_176_n_0
    SLICE_X58Y60         LUT6 (Prop_lut6_I2_O)        0.326   158.486 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          1.017   159.502    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X58Y59         LUT6 (Prop_lut6_I3_O)        0.124   159.626 r  sys/ntl/led_out_l[7]_i_89/O
                         net (fo=9, routed)           0.674   160.300    sys/ntl/led_out_l[7]_i_89_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I2_O)        0.124   160.424 r  sys/ntl/led_out_l[7]_i_90/O
                         net (fo=8, routed)           1.176   161.600    sys/ntl/led_out_l[7]_i_90_n_0
    SLICE_X59Y55         LUT3 (Prop_lut3_I1_O)        0.152   161.752 f  sys/ntl/led_out_l[7]_i_65/O
                         net (fo=2, routed)           0.824   162.576    sys/ntl/led_out_l[7]_i_65_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I0_O)        0.326   162.902 r  sys/ntl/led_out_l[7]_i_60/O
                         net (fo=2, routed)           0.997   163.898    sys/ntl/led_out_l[7]_i_60_n_0
    SLICE_X59Y54         LUT5 (Prop_lut5_I1_O)        0.124   164.022 r  sys/ntl/led_out_l[7]_i_68/O
                         net (fo=1, routed)           0.403   164.425    sys/ntl/led_out_l[7]_i_68_n_0
    SLICE_X59Y54         LUT6 (Prop_lut6_I4_O)        0.124   164.549 r  sys/ntl/led_out_l[7]_i_32/O
                         net (fo=10, routed)          1.066   165.616    sys/ntl/led_out_l[7]_i_32_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I3_O)        0.124   165.740 r  sys/ntl/led_out_l[7]_i_7/O
                         net (fo=4, routed)           0.832   166.572    sys/ntl/led_out_l[7]_i_7_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I0_O)        0.124   166.696 r  sys/ntl/led_out_l[1]_i_2/O
                         net (fo=1, routed)           0.499   167.195    sys/ntl/led_out_l[1]_i_2_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I0_O)        0.124   167.319 r  sys/ntl/led_out_l[1]_i_1/O
                         net (fo=1, routed)           0.000   167.319    sys/show/p_reg[1]_8[1]
    SLICE_X60Y52         FDRE                                         r  sys/show/led_out_l_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.509   198.535    sys/show/cpu_clk
    SLICE_X60Y52         FDRE                                         r  sys/show/led_out_l_reg[1]/C
                         clock pessimism              0.483   199.018    
                         clock uncertainty           -0.318   198.700    
    SLICE_X60Y52         FDRE (Setup_fdre_C_D)        0.077   198.777    sys/show/led_out_l_reg[1]
  -------------------------------------------------------------------
                         required time                        198.777    
                         arrival time                        -167.319    
  -------------------------------------------------------------------
                         slack                                 31.458    

Slack (MET) :             31.545ns  (required time - arrival time)
  Source:                 sys/block_reg/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_l_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        68.123ns  (logic 23.757ns (34.874%)  route 44.366ns (65.126%))
  Logic Levels:           87  (CARRY4=41 LUT2=2 LUT3=12 LUT4=4 LUT5=8 LUT6=20)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 198.535 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 99.061 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.552    99.061    sys/cpu_clk
    SLICE_X42Y21         FDRE                                         r  sys/block_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.524    99.585 r  sys/block_reg/Q
                         net (fo=191, routed)         1.376   100.962    sys/read_pad/block
    SLICE_X51Y34         LUT3 (Prop_lut3_I1_O)        0.124   101.086 r  sys/read_pad/led_out_r[7]_i_115/O
                         net (fo=1, routed)           0.686   101.772    sys/read_pad/led_out_r[7]_i_115_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   102.352 r  sys/read_pad/led_out_r_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.352    sys/read_pad/led_out_r_reg[7]_i_51_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.686 r  sys/read_pad/led_out_r_reg[7]_i_1440/O[1]
                         net (fo=2, routed)           0.651   103.337    sys/read_pad/ntl/led10[6]
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.303   103.640 r  sys/read_pad/led_out_r[7]_i_892/O
                         net (fo=59, routed)          1.516   105.156    sys/read_pad/led_out_r[7]_i_892_n_0
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.124   105.280 r  sys/read_pad/led_out_r[7]_i_427/O
                         net (fo=3, routed)           0.743   106.023    sys/ntl/number_reg[10][1]
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   106.543 r  sys/ntl/led_out_r_reg[7]_i_2154/CO[3]
                         net (fo=1, routed)           0.000   106.543    sys/ntl/led_out_r_reg[7]_i_2154_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.660 r  sys/ntl/led_out_r_reg[7]_i_1913/CO[3]
                         net (fo=1, routed)           0.000   106.660    sys/ntl/led_out_r_reg[7]_i_1913_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   106.975 r  sys/ntl/led_out_r_reg[7]_i_1505/O[3]
                         net (fo=2, routed)           1.161   108.137    sys/ntl/led_out_r_reg[7]_i_1505_n_4
    SLICE_X36Y31         LUT3 (Prop_lut3_I2_O)        0.332   108.469 r  sys/ntl/led_out_r[7]_i_940/O
                         net (fo=2, routed)           0.501   108.969    sys/ntl/led_out_r[7]_i_940_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I3_O)        0.332   109.301 r  sys/ntl/led_out_r[7]_i_944/O
                         net (fo=1, routed)           0.000   109.301    sys/ntl/led_out_r[7]_i_944_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   109.833 r  sys/ntl/led_out_r_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.000   109.833    sys/ntl/led_out_r_reg[7]_i_497_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   110.146 r  sys/ntl/led_out_r_reg[7]_i_204/O[3]
                         net (fo=2, routed)           0.881   111.028    sys/ntl/led_out_r_reg[7]_i_204_n_4
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.331   111.359 r  sys/ntl/led_out_r[7]_i_94/O
                         net (fo=2, routed)           0.645   112.004    sys/ntl/led_out_r[7]_i_94_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I3_O)        0.332   112.336 r  sys/ntl/led_out_r[7]_i_98/O
                         net (fo=1, routed)           0.000   112.336    sys/ntl/led_out_r[7]_i_98_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   112.868 r  sys/ntl/led_out_r_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000   112.868    sys/ntl/led_out_r_reg[7]_i_42_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   113.181 r  sys/ntl/led_out_r_reg[7]_i_39/O[3]
                         net (fo=12, routed)          1.137   114.318    sys/ntl/led_out_r_reg[7]_i_39_n_4
    SLICE_X47Y39         LUT2 (Prop_lut2_I0_O)        0.306   114.624 r  sys/ntl/led_out_r[7]_i_2308/O
                         net (fo=1, routed)           0.000   114.624    sys/ntl/led_out_r[7]_i_2308_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   115.174 r  sys/ntl/led_out_r_reg[7]_i_2138/CO[3]
                         net (fo=1, routed)           0.000   115.174    sys/ntl/led_out_r_reg[7]_i_2138_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   115.413 r  sys/ntl/led_out_r_reg[7]_i_1892/O[2]
                         net (fo=3, routed)           0.962   116.375    sys/read_pad/number_reg[0]_3[2]
    SLICE_X53Y37         LUT6 (Prop_lut6_I0_O)        0.302   116.677 r  sys/read_pad/led_out_r[7]_i_1887/O
                         net (fo=1, routed)           0.679   117.356    sys/ntl/num_show_reg[15][0]
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   117.906 r  sys/ntl/led_out_r_reg[7]_i_1466/CO[3]
                         net (fo=1, routed)           0.000   117.906    sys/ntl/led_out_r_reg[7]_i_1466_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.023 r  sys/ntl/led_out_r_reg[7]_i_905/CO[3]
                         net (fo=1, routed)           0.000   118.023    sys/ntl/led_out_r_reg[7]_i_905_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.140 r  sys/ntl/led_out_r_reg[7]_i_465/CO[3]
                         net (fo=1, routed)           0.000   118.140    sys/ntl/led_out_r_reg[7]_i_465_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.257 r  sys/ntl/led_out_r_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000   118.257    sys/ntl/led_out_r_reg[7]_i_183_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   118.486 r  sys/ntl/led_out_r_reg[7]_i_85/CO[2]
                         net (fo=3, routed)           0.476   118.962    sys/read_pad/CO[0]
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.310   119.272 r  sys/read_pad/led_out_r[7]_i_99/O
                         net (fo=117, routed)         1.089   120.362    sys/ntl/block_reg_45
    SLICE_X38Y45         LUT3 (Prop_lut3_I1_O)        0.124   120.486 r  sys/ntl/led_out_r[7]_i_1020/O
                         net (fo=61, routed)          1.031   121.516    sys/ntl/led_out_r[7]_i_1020_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124   121.640 r  sys/ntl/led_out_r[7]_i_1170/O
                         net (fo=2, routed)           0.804   122.445    sys/ntl/led_out_r[7]_i_1170_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   122.971 r  sys/ntl/led_out_r_reg[7]_i_2012/CO[3]
                         net (fo=1, routed)           0.000   122.971    sys/ntl/led_out_r_reg[7]_i_2012_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.085 r  sys/ntl/led_out_r_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000   123.085    sys/ntl/led_out_r_reg[7]_i_1700_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.199 r  sys/ntl/led_out_r_reg[7]_i_1145/CO[3]
                         net (fo=1, routed)           0.000   123.199    sys/ntl/led_out_r_reg[7]_i_1145_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.313 r  sys/ntl/led_out_r_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.001   123.313    sys/ntl/led_out_r_reg[7]_i_1690_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.427 r  sys/ntl/led_out_r_reg[7]_i_1689/CO[3]
                         net (fo=1, routed)           0.000   123.427    sys/ntl/led_out_r_reg[7]_i_1689_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   123.655 f  sys/ntl/led_out_r_reg[7]_i_1288/CO[2]
                         net (fo=40, routed)          0.967   124.623    sys/ntl/led_out_r_reg[7]_i_1288_n_1
    SLICE_X50Y48         LUT6 (Prop_lut6_I0_O)        0.313   124.936 r  sys/ntl/led_out_r[7]_i_1769/O
                         net (fo=1, routed)           0.698   125.633    sys/ntl/led_out_r[7]_i_1769_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615   126.248 r  sys/ntl/led_out_r_reg[7]_i_1243/O[3]
                         net (fo=3, routed)           1.247   127.495    sys/ntl/led_out_r_reg[7]_i_1243_n_4
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.334   127.829 r  sys/ntl/led_out_r[7]_i_1867/O
                         net (fo=2, routed)           0.300   128.129    sys/ntl/led_out_r[7]_i_1867_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.332   128.461 r  sys/ntl/led_out_r[7]_i_1391/O
                         net (fo=2, routed)           0.684   129.144    sys/ntl/led_out_r[7]_i_1391_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124   129.268 r  sys/ntl/led_out_r[7]_i_1395/O
                         net (fo=1, routed)           0.000   129.268    sys/ntl/led_out_r[7]_i_1395_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   129.648 r  sys/ntl/led_out_r_reg[7]_i_866/CO[3]
                         net (fo=1, routed)           0.000   129.648    sys/ntl/led_out_r_reg[7]_i_866_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.765 r  sys/ntl/led_out_r_reg[7]_i_752/CO[3]
                         net (fo=1, routed)           0.000   129.765    sys/ntl/led_out_r_reg[7]_i_752_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.882 r  sys/ntl/led_out_r_reg[7]_i_293/CO[3]
                         net (fo=1, routed)           0.000   129.882    sys/ntl/led_out_r_reg[7]_i_293_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   130.205 r  sys/ntl/led_out_r_reg[7]_i_141/O[1]
                         net (fo=34, routed)          0.763   130.968    sys/ntl/led_out_r_reg[7]_i_141_n_6
    SLICE_X37Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689   131.657 r  sys/ntl/led_out_r_reg[7]_i_311/CO[3]
                         net (fo=1, routed)           0.000   131.657    sys/ntl/led_out_r_reg[7]_i_311_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   131.991 r  sys/ntl/led_out_r_reg[7]_i_145/O[1]
                         net (fo=3, routed)           0.600   132.591    sys/ntl/led_out_r_reg[7]_i_145_n_6
    SLICE_X38Y55         LUT4 (Prop_lut4_I0_O)        0.303   132.894 r  sys/ntl/led_out_r[7]_i_314/O
                         net (fo=1, routed)           0.484   133.378    sys/ntl/led_out_r[7]_i_314_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   133.763 r  sys/ntl/led_out_r_reg[7]_i_146/CO[3]
                         net (fo=4, routed)           0.926   134.689    sys/ntl/led_out_r_reg[7]_i_146_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I4_O)        0.124   134.813 r  sys/ntl/led_out_r[7]_i_272/O
                         net (fo=101, routed)         0.935   135.749    sys/ntl/led_out_r[7]_i_272_n_0
    SLICE_X51Y53         LUT3 (Prop_lut3_I1_O)        0.118   135.867 f  sys/ntl/led_out_r[7]_i_871/O
                         net (fo=21, routed)          0.822   136.689    sys/ntl/led_out_r[7]_i_871_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.326   137.015 r  sys/ntl/led_out_l[7]_i_203/O
                         net (fo=6, routed)           0.919   137.934    sys/ntl/led_out_l[7]_i_203_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124   138.058 r  sys/ntl/led_out_r[7]_i_844/O
                         net (fo=1, routed)           0.000   138.058    sys/ntl/led_out_r[7]_i_844_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   138.459 r  sys/ntl/led_out_r_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000   138.459    sys/ntl/led_out_r_reg[7]_i_342_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   138.793 r  sys/ntl/led_out_r_reg[7]_i_164/O[1]
                         net (fo=4, routed)           1.270   140.063    sys_n_20
    SLICE_X51Y55         LUT3 (Prop_lut3_I1_O)        0.303   140.366 r  led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.484   140.850    led_out_r[7]_i_170_n_0
    SLICE_X51Y55         LUT5 (Prop_lut5_I4_O)        0.124   140.974 r  led_out_r[7]_i_72/O
                         net (fo=2, routed)           0.560   141.534    led_out_r[7]_i_72_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124   141.658 r  led_out_r[7]_i_76/O
                         net (fo=1, routed)           0.000   141.658    sys/ntl/block_reg_32[0]
    SLICE_X52Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   142.171 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   142.171    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   142.486 r  sys/ntl/led_out_l_reg[7]_i_74/O[3]
                         net (fo=7, routed)           0.691   143.177    sys/show/block_reg_0[3]
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.307   143.484 r  sys/show/led_out_r[7]_i_1851/O
                         net (fo=1, routed)           0.000   143.484    sys/show/led_out_r[7]_i_1851_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   144.034 r  sys/show/led_out_r_reg[7]_i_1347/CO[3]
                         net (fo=1, routed)           0.000   144.034    sys/show/led_out_r_reg[7]_i_1347_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   144.368 r  sys/show/led_out_r_reg[7]_i_815/O[1]
                         net (fo=3, routed)           0.687   145.056    sys/ntl/block_reg_2[1]
    SLICE_X50Y56         LUT4 (Prop_lut4_I0_O)        0.303   145.359 r  sys/ntl/led_out_r[7]_i_1779/O
                         net (fo=1, routed)           0.693   146.052    sys/ntl/led_out_r[7]_i_1779_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   146.448 r  sys/ntl/led_out_r_reg[7]_i_1245/CO[3]
                         net (fo=1, routed)           0.000   146.448    sys/ntl/led_out_r_reg[7]_i_1245_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.565 r  sys/ntl/led_out_r_reg[7]_i_740/CO[3]
                         net (fo=1, routed)           0.000   146.565    sys/ntl/led_out_r_reg[7]_i_740_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.682 r  sys/ntl/led_out_r_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000   146.682    sys/ntl/led_out_r_reg[7]_i_283_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.799 r  sys/ntl/led_out_r_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000   146.799    sys/ntl/led_out_r_reg[7]_i_138_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   147.053 f  sys/ntl/led_out_r_reg[7]_i_63/CO[0]
                         net (fo=1, routed)           0.310   147.363    sys/ntl/led_out_r_reg[7]_i_63_n_3
    SLICE_X50Y65         LUT5 (Prop_lut5_I0_O)        0.367   147.730 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.979   148.708    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X57Y62         LUT3 (Prop_lut3_I1_O)        0.118   148.826 f  sys/ntl/led_out_l[7]_i_297/O
                         net (fo=8, routed)           1.021   149.847    sys/ntl/led_out_l[7]_i_297_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.326   150.173 r  sys/ntl/led_out_l[7]_i_296/O
                         net (fo=12, routed)          0.658   150.831    sys/ntl/led_out_l[7]_i_296_n_0
    SLICE_X56Y64         LUT3 (Prop_lut3_I1_O)        0.124   150.955 r  sys/ntl/led_out_l[7]_i_291/O
                         net (fo=3, routed)           1.007   151.962    sys/ntl/led_out_l[7]_i_291_n_0
    SLICE_X57Y63         LUT5 (Prop_lut5_I3_O)        0.152   152.114 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           0.652   152.766    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.326   153.092 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          0.733   153.825    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X58Y63         LUT3 (Prop_lut3_I1_O)        0.150   153.975 f  sys/ntl/led_out_l[7]_i_251/O
                         net (fo=1, routed)           0.851   154.827    sys/ntl/led_out_l[7]_i_251_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I1_O)        0.326   155.153 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.865   156.017    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I1_O)        0.124   156.141 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          1.015   157.156    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I3_O)        0.152   157.308 f  sys/ntl/led_out_l[7]_i_176/O
                         net (fo=1, routed)           0.851   158.160    sys/ntl/led_out_l[7]_i_176_n_0
    SLICE_X58Y60         LUT6 (Prop_lut6_I2_O)        0.326   158.486 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          1.017   159.502    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X58Y59         LUT6 (Prop_lut6_I3_O)        0.124   159.626 r  sys/ntl/led_out_l[7]_i_89/O
                         net (fo=9, routed)           0.674   160.300    sys/ntl/led_out_l[7]_i_89_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I2_O)        0.124   160.424 r  sys/ntl/led_out_l[7]_i_90/O
                         net (fo=8, routed)           1.176   161.600    sys/ntl/led_out_l[7]_i_90_n_0
    SLICE_X59Y55         LUT3 (Prop_lut3_I1_O)        0.152   161.752 f  sys/ntl/led_out_l[7]_i_65/O
                         net (fo=2, routed)           0.824   162.576    sys/ntl/led_out_l[7]_i_65_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I0_O)        0.326   162.902 r  sys/ntl/led_out_l[7]_i_60/O
                         net (fo=2, routed)           0.997   163.898    sys/ntl/led_out_l[7]_i_60_n_0
    SLICE_X59Y54         LUT5 (Prop_lut5_I1_O)        0.124   164.022 r  sys/ntl/led_out_l[7]_i_68/O
                         net (fo=1, routed)           0.403   164.425    sys/ntl/led_out_l[7]_i_68_n_0
    SLICE_X59Y54         LUT6 (Prop_lut6_I4_O)        0.124   164.549 r  sys/ntl/led_out_l[7]_i_32/O
                         net (fo=10, routed)          1.066   165.616    sys/ntl/led_out_l[7]_i_32_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I3_O)        0.124   165.740 r  sys/ntl/led_out_l[7]_i_7/O
                         net (fo=4, routed)           0.604   166.344    sys/ntl/led_out_l[7]_i_7_n_0
    SLICE_X61Y54         LUT6 (Prop_lut6_I3_O)        0.124   166.468 r  sys/ntl/led_out_l[6]_i_2/O
                         net (fo=1, routed)           0.592   167.060    sys/ntl/led_out_l[6]_i_2_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I0_O)        0.124   167.184 r  sys/ntl/led_out_l[6]_i_1/O
                         net (fo=1, routed)           0.000   167.184    sys/show/p_reg[1]_8[6]
    SLICE_X62Y54         FDRE                                         r  sys/show/led_out_l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.509   198.535    sys/show/cpu_clk
    SLICE_X62Y54         FDRE                                         r  sys/show/led_out_l_reg[6]/C
                         clock pessimism              0.483   199.018    
                         clock uncertainty           -0.318   198.700    
    SLICE_X62Y54         FDRE (Setup_fdre_C_D)        0.029   198.729    sys/show/led_out_l_reg[6]
  -------------------------------------------------------------------
                         required time                        198.729    
                         arrival time                        -167.184    
  -------------------------------------------------------------------
                         slack                                 31.545    

Slack (MET) :             31.555ns  (required time - arrival time)
  Source:                 sys/block_reg/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        68.100ns  (logic 23.755ns (34.883%)  route 44.345ns (65.118%))
  Logic Levels:           87  (CARRY4=41 LUT2=2 LUT3=12 LUT4=4 LUT5=8 LUT6=20)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 198.470 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 99.061 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.552    99.061    sys/cpu_clk
    SLICE_X42Y21         FDRE                                         r  sys/block_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.524    99.585 r  sys/block_reg/Q
                         net (fo=191, routed)         1.376   100.962    sys/read_pad/block
    SLICE_X51Y34         LUT3 (Prop_lut3_I1_O)        0.124   101.086 r  sys/read_pad/led_out_r[7]_i_115/O
                         net (fo=1, routed)           0.686   101.772    sys/read_pad/led_out_r[7]_i_115_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   102.352 r  sys/read_pad/led_out_r_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.352    sys/read_pad/led_out_r_reg[7]_i_51_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.686 r  sys/read_pad/led_out_r_reg[7]_i_1440/O[1]
                         net (fo=2, routed)           0.651   103.337    sys/read_pad/ntl/led10[6]
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.303   103.640 r  sys/read_pad/led_out_r[7]_i_892/O
                         net (fo=59, routed)          1.516   105.156    sys/read_pad/led_out_r[7]_i_892_n_0
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.124   105.280 r  sys/read_pad/led_out_r[7]_i_427/O
                         net (fo=3, routed)           0.743   106.023    sys/ntl/number_reg[10][1]
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   106.543 r  sys/ntl/led_out_r_reg[7]_i_2154/CO[3]
                         net (fo=1, routed)           0.000   106.543    sys/ntl/led_out_r_reg[7]_i_2154_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.660 r  sys/ntl/led_out_r_reg[7]_i_1913/CO[3]
                         net (fo=1, routed)           0.000   106.660    sys/ntl/led_out_r_reg[7]_i_1913_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   106.975 r  sys/ntl/led_out_r_reg[7]_i_1505/O[3]
                         net (fo=2, routed)           1.161   108.137    sys/ntl/led_out_r_reg[7]_i_1505_n_4
    SLICE_X36Y31         LUT3 (Prop_lut3_I2_O)        0.332   108.469 r  sys/ntl/led_out_r[7]_i_940/O
                         net (fo=2, routed)           0.501   108.969    sys/ntl/led_out_r[7]_i_940_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I3_O)        0.332   109.301 r  sys/ntl/led_out_r[7]_i_944/O
                         net (fo=1, routed)           0.000   109.301    sys/ntl/led_out_r[7]_i_944_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   109.833 r  sys/ntl/led_out_r_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.000   109.833    sys/ntl/led_out_r_reg[7]_i_497_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   110.146 r  sys/ntl/led_out_r_reg[7]_i_204/O[3]
                         net (fo=2, routed)           0.881   111.028    sys/ntl/led_out_r_reg[7]_i_204_n_4
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.331   111.359 r  sys/ntl/led_out_r[7]_i_94/O
                         net (fo=2, routed)           0.645   112.004    sys/ntl/led_out_r[7]_i_94_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I3_O)        0.332   112.336 r  sys/ntl/led_out_r[7]_i_98/O
                         net (fo=1, routed)           0.000   112.336    sys/ntl/led_out_r[7]_i_98_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   112.868 r  sys/ntl/led_out_r_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000   112.868    sys/ntl/led_out_r_reg[7]_i_42_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   113.181 r  sys/ntl/led_out_r_reg[7]_i_39/O[3]
                         net (fo=12, routed)          1.137   114.318    sys/ntl/led_out_r_reg[7]_i_39_n_4
    SLICE_X47Y39         LUT2 (Prop_lut2_I0_O)        0.306   114.624 r  sys/ntl/led_out_r[7]_i_2308/O
                         net (fo=1, routed)           0.000   114.624    sys/ntl/led_out_r[7]_i_2308_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   115.174 r  sys/ntl/led_out_r_reg[7]_i_2138/CO[3]
                         net (fo=1, routed)           0.000   115.174    sys/ntl/led_out_r_reg[7]_i_2138_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   115.413 r  sys/ntl/led_out_r_reg[7]_i_1892/O[2]
                         net (fo=3, routed)           0.962   116.375    sys/read_pad/number_reg[0]_3[2]
    SLICE_X53Y37         LUT6 (Prop_lut6_I0_O)        0.302   116.677 r  sys/read_pad/led_out_r[7]_i_1887/O
                         net (fo=1, routed)           0.679   117.356    sys/ntl/num_show_reg[15][0]
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   117.906 r  sys/ntl/led_out_r_reg[7]_i_1466/CO[3]
                         net (fo=1, routed)           0.000   117.906    sys/ntl/led_out_r_reg[7]_i_1466_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.023 r  sys/ntl/led_out_r_reg[7]_i_905/CO[3]
                         net (fo=1, routed)           0.000   118.023    sys/ntl/led_out_r_reg[7]_i_905_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.140 r  sys/ntl/led_out_r_reg[7]_i_465/CO[3]
                         net (fo=1, routed)           0.000   118.140    sys/ntl/led_out_r_reg[7]_i_465_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.257 r  sys/ntl/led_out_r_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000   118.257    sys/ntl/led_out_r_reg[7]_i_183_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   118.486 r  sys/ntl/led_out_r_reg[7]_i_85/CO[2]
                         net (fo=3, routed)           0.476   118.962    sys/read_pad/CO[0]
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.310   119.272 r  sys/read_pad/led_out_r[7]_i_99/O
                         net (fo=117, routed)         1.089   120.362    sys/ntl/block_reg_45
    SLICE_X38Y45         LUT3 (Prop_lut3_I1_O)        0.124   120.486 r  sys/ntl/led_out_r[7]_i_1020/O
                         net (fo=61, routed)          1.031   121.516    sys/ntl/led_out_r[7]_i_1020_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124   121.640 r  sys/ntl/led_out_r[7]_i_1170/O
                         net (fo=2, routed)           0.804   122.445    sys/ntl/led_out_r[7]_i_1170_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   122.971 r  sys/ntl/led_out_r_reg[7]_i_2012/CO[3]
                         net (fo=1, routed)           0.000   122.971    sys/ntl/led_out_r_reg[7]_i_2012_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.085 r  sys/ntl/led_out_r_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000   123.085    sys/ntl/led_out_r_reg[7]_i_1700_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.199 r  sys/ntl/led_out_r_reg[7]_i_1145/CO[3]
                         net (fo=1, routed)           0.000   123.199    sys/ntl/led_out_r_reg[7]_i_1145_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.313 r  sys/ntl/led_out_r_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.001   123.313    sys/ntl/led_out_r_reg[7]_i_1690_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.427 r  sys/ntl/led_out_r_reg[7]_i_1689/CO[3]
                         net (fo=1, routed)           0.000   123.427    sys/ntl/led_out_r_reg[7]_i_1689_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   123.655 f  sys/ntl/led_out_r_reg[7]_i_1288/CO[2]
                         net (fo=40, routed)          0.967   124.623    sys/ntl/led_out_r_reg[7]_i_1288_n_1
    SLICE_X50Y48         LUT6 (Prop_lut6_I0_O)        0.313   124.936 r  sys/ntl/led_out_r[7]_i_1769/O
                         net (fo=1, routed)           0.698   125.633    sys/ntl/led_out_r[7]_i_1769_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615   126.248 r  sys/ntl/led_out_r_reg[7]_i_1243/O[3]
                         net (fo=3, routed)           1.247   127.495    sys/ntl/led_out_r_reg[7]_i_1243_n_4
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.334   127.829 r  sys/ntl/led_out_r[7]_i_1867/O
                         net (fo=2, routed)           0.300   128.129    sys/ntl/led_out_r[7]_i_1867_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.332   128.461 r  sys/ntl/led_out_r[7]_i_1391/O
                         net (fo=2, routed)           0.684   129.144    sys/ntl/led_out_r[7]_i_1391_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124   129.268 r  sys/ntl/led_out_r[7]_i_1395/O
                         net (fo=1, routed)           0.000   129.268    sys/ntl/led_out_r[7]_i_1395_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   129.648 r  sys/ntl/led_out_r_reg[7]_i_866/CO[3]
                         net (fo=1, routed)           0.000   129.648    sys/ntl/led_out_r_reg[7]_i_866_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.765 r  sys/ntl/led_out_r_reg[7]_i_752/CO[3]
                         net (fo=1, routed)           0.000   129.765    sys/ntl/led_out_r_reg[7]_i_752_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.882 r  sys/ntl/led_out_r_reg[7]_i_293/CO[3]
                         net (fo=1, routed)           0.000   129.882    sys/ntl/led_out_r_reg[7]_i_293_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   130.205 r  sys/ntl/led_out_r_reg[7]_i_141/O[1]
                         net (fo=34, routed)          0.763   130.968    sys/ntl/led_out_r_reg[7]_i_141_n_6
    SLICE_X37Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689   131.657 r  sys/ntl/led_out_r_reg[7]_i_311/CO[3]
                         net (fo=1, routed)           0.000   131.657    sys/ntl/led_out_r_reg[7]_i_311_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   131.991 r  sys/ntl/led_out_r_reg[7]_i_145/O[1]
                         net (fo=3, routed)           0.600   132.591    sys/ntl/led_out_r_reg[7]_i_145_n_6
    SLICE_X38Y55         LUT4 (Prop_lut4_I0_O)        0.303   132.894 r  sys/ntl/led_out_r[7]_i_314/O
                         net (fo=1, routed)           0.484   133.378    sys/ntl/led_out_r[7]_i_314_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   133.763 r  sys/ntl/led_out_r_reg[7]_i_146/CO[3]
                         net (fo=4, routed)           0.926   134.689    sys/ntl/led_out_r_reg[7]_i_146_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I4_O)        0.124   134.813 r  sys/ntl/led_out_r[7]_i_272/O
                         net (fo=101, routed)         0.935   135.749    sys/ntl/led_out_r[7]_i_272_n_0
    SLICE_X51Y53         LUT3 (Prop_lut3_I1_O)        0.118   135.867 f  sys/ntl/led_out_r[7]_i_871/O
                         net (fo=21, routed)          0.822   136.689    sys/ntl/led_out_r[7]_i_871_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.326   137.015 r  sys/ntl/led_out_l[7]_i_203/O
                         net (fo=6, routed)           0.919   137.934    sys/ntl/led_out_l[7]_i_203_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124   138.058 r  sys/ntl/led_out_r[7]_i_844/O
                         net (fo=1, routed)           0.000   138.058    sys/ntl/led_out_r[7]_i_844_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   138.459 r  sys/ntl/led_out_r_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000   138.459    sys/ntl/led_out_r_reg[7]_i_342_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   138.793 r  sys/ntl/led_out_r_reg[7]_i_164/O[1]
                         net (fo=4, routed)           1.270   140.063    sys_n_20
    SLICE_X51Y55         LUT3 (Prop_lut3_I1_O)        0.303   140.366 r  led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.484   140.850    led_out_r[7]_i_170_n_0
    SLICE_X51Y55         LUT5 (Prop_lut5_I4_O)        0.124   140.974 r  led_out_r[7]_i_72/O
                         net (fo=2, routed)           0.560   141.534    led_out_r[7]_i_72_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124   141.658 r  led_out_r[7]_i_76/O
                         net (fo=1, routed)           0.000   141.658    sys/ntl/block_reg_32[0]
    SLICE_X52Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   142.171 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   142.171    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   142.486 r  sys/ntl/led_out_l_reg[7]_i_74/O[3]
                         net (fo=7, routed)           0.691   143.177    sys/show/block_reg_0[3]
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.307   143.484 r  sys/show/led_out_r[7]_i_1851/O
                         net (fo=1, routed)           0.000   143.484    sys/show/led_out_r[7]_i_1851_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   144.034 r  sys/show/led_out_r_reg[7]_i_1347/CO[3]
                         net (fo=1, routed)           0.000   144.034    sys/show/led_out_r_reg[7]_i_1347_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   144.368 r  sys/show/led_out_r_reg[7]_i_815/O[1]
                         net (fo=3, routed)           0.687   145.056    sys/ntl/block_reg_2[1]
    SLICE_X50Y56         LUT4 (Prop_lut4_I0_O)        0.303   145.359 r  sys/ntl/led_out_r[7]_i_1779/O
                         net (fo=1, routed)           0.693   146.052    sys/ntl/led_out_r[7]_i_1779_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   146.448 r  sys/ntl/led_out_r_reg[7]_i_1245/CO[3]
                         net (fo=1, routed)           0.000   146.448    sys/ntl/led_out_r_reg[7]_i_1245_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.565 r  sys/ntl/led_out_r_reg[7]_i_740/CO[3]
                         net (fo=1, routed)           0.000   146.565    sys/ntl/led_out_r_reg[7]_i_740_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.682 r  sys/ntl/led_out_r_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000   146.682    sys/ntl/led_out_r_reg[7]_i_283_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.799 r  sys/ntl/led_out_r_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000   146.799    sys/ntl/led_out_r_reg[7]_i_138_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   147.053 f  sys/ntl/led_out_r_reg[7]_i_63/CO[0]
                         net (fo=1, routed)           0.310   147.363    sys/ntl/led_out_r_reg[7]_i_63_n_3
    SLICE_X50Y65         LUT5 (Prop_lut5_I0_O)        0.367   147.730 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.979   148.708    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X57Y62         LUT3 (Prop_lut3_I1_O)        0.118   148.826 f  sys/ntl/led_out_l[7]_i_297/O
                         net (fo=8, routed)           1.021   149.847    sys/ntl/led_out_l[7]_i_297_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.326   150.173 r  sys/ntl/led_out_l[7]_i_296/O
                         net (fo=12, routed)          0.658   150.831    sys/ntl/led_out_l[7]_i_296_n_0
    SLICE_X56Y64         LUT3 (Prop_lut3_I1_O)        0.124   150.955 r  sys/ntl/led_out_l[7]_i_291/O
                         net (fo=3, routed)           1.007   151.962    sys/ntl/led_out_l[7]_i_291_n_0
    SLICE_X57Y63         LUT5 (Prop_lut5_I3_O)        0.152   152.114 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           0.652   152.766    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.326   153.092 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          0.733   153.825    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X58Y63         LUT3 (Prop_lut3_I1_O)        0.150   153.975 f  sys/ntl/led_out_l[7]_i_251/O
                         net (fo=1, routed)           0.851   154.827    sys/ntl/led_out_l[7]_i_251_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I1_O)        0.326   155.153 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.865   156.017    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I1_O)        0.124   156.141 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          1.015   157.156    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I3_O)        0.152   157.308 f  sys/ntl/led_out_l[7]_i_176/O
                         net (fo=1, routed)           0.851   158.160    sys/ntl/led_out_l[7]_i_176_n_0
    SLICE_X58Y60         LUT6 (Prop_lut6_I2_O)        0.326   158.486 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          0.686   159.171    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I2_O)        0.124   159.295 r  sys/ntl/led_out_l[7]_i_171/O
                         net (fo=2, routed)           0.978   160.273    sys/ntl/led_out_l[7]_i_171_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I1_O)        0.124   160.397 r  sys/ntl/led_out_l[7]_i_121/O
                         net (fo=7, routed)           0.754   161.151    sys/ntl/led_out_l[7]_i_121_n_0
    SLICE_X59Y58         LUT3 (Prop_lut3_I1_O)        0.150   161.301 f  sys/ntl/led_out_l[7]_i_84/O
                         net (fo=3, routed)           0.936   162.237    sys/ntl/led_out_l[7]_i_84_n_0
    SLICE_X60Y56         LUT5 (Prop_lut5_I4_O)        0.326   162.563 r  sys/ntl/led_out_l[7]_i_119/O
                         net (fo=2, routed)           0.857   163.420    sys/ntl/led_out_l[7]_i_119_n_0
    SLICE_X61Y56         LUT6 (Prop_lut6_I0_O)        0.124   163.544 r  sys/ntl/led_out_l[7]_i_80/O
                         net (fo=5, routed)           0.486   164.030    sys/ntl/led_out_l[7]_i_80_n_0
    SLICE_X61Y56         LUT6 (Prop_lut6_I4_O)        0.124   164.154 r  sys/ntl/led_out_l[7]_i_53/O
                         net (fo=4, routed)           0.989   165.143    sys/ntl/led_out_l[7]_i_53_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I2_O)        0.124   165.267 r  sys/ntl/led_out_l[7]_i_23/O
                         net (fo=6, routed)           0.991   166.258    sys/ntl/led_out_l[7]_i_23_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I3_O)        0.124   166.382 r  sys/ntl/led_out_r[3]_i_5/O
                         net (fo=1, routed)           0.656   167.037    sys/show/num_show_reg[31]
    SLICE_X56Y50         LUT6 (Prop_lut6_I3_O)        0.124   167.161 r  sys/show/led_out_r[3]_i_1/O
                         net (fo=1, routed)           0.000   167.161    sys/show/led_out_r[3]_i_1_n_0
    SLICE_X56Y50         FDRE                                         r  sys/show/led_out_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.444   198.470    sys/show/cpu_clk
    SLICE_X56Y50         FDRE                                         r  sys/show/led_out_r_reg[3]/C
                         clock pessimism              0.483   198.953    
                         clock uncertainty           -0.318   198.635    
    SLICE_X56Y50         FDRE (Setup_fdre_C_D)        0.081   198.716    sys/show/led_out_r_reg[3]
  -------------------------------------------------------------------
                         required time                        198.716    
                         arrival time                        -167.161    
  -------------------------------------------------------------------
                         slack                                 31.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 clk_adj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'cpu_clk_clk_adjust'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/read_pad/number_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.071ns (4.034%)  route 1.689ns (95.966%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -1.676ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.653    -0.508    inst_mem/cpu_clk
    SLICE_X50Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.463 r  inst_mem/multiplier[31]_i_1/O
                         net (fo=108, routed)         0.547     0.084    sys/read_pad/cpu_step_reg[0]
    SLICE_X52Y36         FDRE                                         r  sys/read_pad/number_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.832    -0.837    sys/read_pad/cpu_clk
    SLICE_X52Y36         FDRE                                         r  sys/read_pad/number_reg[0]/C
                         clock pessimism              0.555    -0.282    
                         clock uncertainty            0.318     0.036    
    SLICE_X52Y36         FDRE (Hold_fdre_C_R)         0.009     0.045    sys/read_pad/number_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 clk_adj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'cpu_clk_clk_adjust'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/read_pad/number_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.071ns (4.034%)  route 1.689ns (95.966%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -1.676ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.653    -0.508    inst_mem/cpu_clk
    SLICE_X50Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.463 r  inst_mem/multiplier[31]_i_1/O
                         net (fo=108, routed)         0.547     0.084    sys/read_pad/cpu_step_reg[0]
    SLICE_X52Y36         FDRE                                         r  sys/read_pad/number_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.832    -0.837    sys/read_pad/cpu_clk
    SLICE_X52Y36         FDRE                                         r  sys/read_pad/number_reg[2]/C
                         clock pessimism              0.555    -0.282    
                         clock uncertainty            0.318     0.036    
    SLICE_X52Y36         FDRE (Hold_fdre_C_R)         0.009     0.045    sys/read_pad/number_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 clk_adj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'cpu_clk_clk_adjust'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/read_pad/number_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.071ns (4.034%)  route 1.689ns (95.966%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -1.676ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.653    -0.508    inst_mem/cpu_clk
    SLICE_X50Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.463 r  inst_mem/multiplier[31]_i_1/O
                         net (fo=108, routed)         0.547     0.084    sys/read_pad/cpu_step_reg[0]
    SLICE_X52Y36         FDRE                                         r  sys/read_pad/number_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.832    -0.837    sys/read_pad/cpu_clk
    SLICE_X52Y36         FDRE                                         r  sys/read_pad/number_reg[3]/C
                         clock pessimism              0.555    -0.282    
                         clock uncertainty            0.318     0.036    
    SLICE_X52Y36         FDRE (Hold_fdre_C_R)         0.009     0.045    sys/read_pad/number_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 clk_adj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'cpu_clk_clk_adjust'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/read_pad/number_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.071ns (4.071%)  route 1.673ns (95.929%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -1.676ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.653    -0.508    inst_mem/cpu_clk
    SLICE_X50Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.463 r  inst_mem/multiplier[31]_i_1/O
                         net (fo=108, routed)         0.531     0.068    sys/read_pad/cpu_step_reg[0]
    SLICE_X51Y36         FDRE                                         r  sys/read_pad/number_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.832    -0.837    sys/read_pad/cpu_clk
    SLICE_X51Y36         FDRE                                         r  sys/read_pad/number_temp_reg[0]/C
                         clock pessimism              0.555    -0.282    
                         clock uncertainty            0.318     0.036    
    SLICE_X51Y36         FDRE (Hold_fdre_C_R)        -0.018     0.018    sys/read_pad/number_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 clk_adj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'cpu_clk_clk_adjust'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/read_pad/number_temp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.071ns (4.071%)  route 1.673ns (95.929%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -1.676ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.653    -0.508    inst_mem/cpu_clk
    SLICE_X50Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.463 r  inst_mem/multiplier[31]_i_1/O
                         net (fo=108, routed)         0.531     0.068    sys/read_pad/cpu_step_reg[0]
    SLICE_X51Y36         FDRE                                         r  sys/read_pad/number_temp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.832    -0.837    sys/read_pad/cpu_clk
    SLICE_X51Y36         FDRE                                         r  sys/read_pad/number_temp_reg[1]/C
                         clock pessimism              0.555    -0.282    
                         clock uncertainty            0.318     0.036    
    SLICE_X51Y36         FDRE (Hold_fdre_C_R)        -0.018     0.018    sys/read_pad/number_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 clk_adj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'cpu_clk_clk_adjust'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/read_pad/number_temp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.071ns (4.071%)  route 1.673ns (95.929%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -1.676ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.653    -0.508    inst_mem/cpu_clk
    SLICE_X50Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.463 r  inst_mem/multiplier[31]_i_1/O
                         net (fo=108, routed)         0.531     0.068    sys/read_pad/cpu_step_reg[0]
    SLICE_X51Y36         FDRE                                         r  sys/read_pad/number_temp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.832    -0.837    sys/read_pad/cpu_clk
    SLICE_X51Y36         FDRE                                         r  sys/read_pad/number_temp_reg[2]/C
                         clock pessimism              0.555    -0.282    
                         clock uncertainty            0.318     0.036    
    SLICE_X51Y36         FDRE (Hold_fdre_C_R)        -0.018     0.018    sys/read_pad/number_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 clk_adj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'cpu_clk_clk_adjust'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/read_pad/number_temp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.071ns (4.071%)  route 1.673ns (95.929%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -1.676ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.653    -0.508    inst_mem/cpu_clk
    SLICE_X50Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.463 r  inst_mem/multiplier[31]_i_1/O
                         net (fo=108, routed)         0.531     0.068    sys/read_pad/cpu_step_reg[0]
    SLICE_X51Y36         FDRE                                         r  sys/read_pad/number_temp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.832    -0.837    sys/read_pad/cpu_clk
    SLICE_X51Y36         FDRE                                         r  sys/read_pad/number_temp_reg[3]/C
                         clock pessimism              0.555    -0.282    
                         clock uncertainty            0.318     0.036    
    SLICE_X51Y36         FDRE (Hold_fdre_C_R)        -0.018     0.018    sys/read_pad/number_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 sys/read_pad/cooldown_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/read_pad/cooldown_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.342ns (81.274%)  route 0.079ns (18.726%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.595    -0.567    sys/read_pad/cpu_clk
    SLICE_X61Y49         FDRE                                         r  sys/read_pad/cooldown_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sys/read_pad/cooldown_reg[26]/Q
                         net (fo=3, routed)           0.078    -0.347    sys/read_pad/cooldown[26]
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.200 r  sys/read_pad/cooldown_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.200    sys/read_pad/cooldown_reg[28]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.146 r  sys/read_pad/cooldown_reg[31]_i_2/O[0]
                         net (fo=2, routed)           0.000    -0.146    sys/read_pad/cooldown0[29]
    SLICE_X61Y50         FDRE                                         r  sys/read_pad/cooldown_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.863    -0.806    sys/read_pad/cpu_clk
    SLICE_X61Y50         FDRE                                         r  sys/read_pad/cooldown_reg[29]/C
                         clock pessimism              0.507    -0.299    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.102    -0.197    sys/read_pad/cooldown_reg[29]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sys/read_pad/cooldown_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/read_pad/cooldown_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.353ns (81.751%)  route 0.079ns (18.249%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.595    -0.567    sys/read_pad/cpu_clk
    SLICE_X61Y49         FDRE                                         r  sys/read_pad/cooldown_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sys/read_pad/cooldown_reg[26]/Q
                         net (fo=3, routed)           0.078    -0.347    sys/read_pad/cooldown[26]
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.200 r  sys/read_pad/cooldown_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.200    sys/read_pad/cooldown_reg[28]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.135 r  sys/read_pad/cooldown_reg[31]_i_2/O[2]
                         net (fo=2, routed)           0.000    -0.135    sys/read_pad/cooldown0[31]
    SLICE_X61Y50         FDRE                                         r  sys/read_pad/cooldown_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.863    -0.806    sys/read_pad/cpu_clk
    SLICE_X61Y50         FDRE                                         r  sys/read_pad/cooldown_reg[31]/C
                         clock pessimism              0.507    -0.299    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.102    -0.197    sys/read_pad/cooldown_reg[31]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sys/read_pad/cooldown_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/read_pad/cooldown_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.378ns (82.750%)  route 0.079ns (17.250%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.595    -0.567    sys/read_pad/cpu_clk
    SLICE_X61Y49         FDRE                                         r  sys/read_pad/cooldown_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sys/read_pad/cooldown_reg[26]/Q
                         net (fo=3, routed)           0.078    -0.347    sys/read_pad/cooldown[26]
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.200 r  sys/read_pad/cooldown_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.200    sys/read_pad/cooldown_reg[28]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.110 r  sys/read_pad/cooldown_reg[31]_i_2/O[1]
                         net (fo=2, routed)           0.000    -0.110    sys/read_pad/cooldown0[30]
    SLICE_X61Y50         FDRE                                         r  sys/read_pad/cooldown_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.863    -0.806    sys/read_pad/cpu_clk
    SLICE_X61Y50         FDRE                                         r  sys/read_pad/cooldown_reg[30]/C
                         clock pessimism              0.507    -0.299    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.102    -0.197    sys/read_pad/cooldown_reg[30]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_adjust
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_adj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y1    clk_adj/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    ctrl_cpu_clk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y4    p_0_out_BUFG[5]_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X41Y32     regs/data_reg[15][25]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X36Y29     regs/data_reg[15][26]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X49Y32     regs/data_reg[15][27]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X31Y30     regs/data_reg[15][28]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X31Y30     regs/data_reg[15][29]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X30Y22     regs/data_reg[15][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X41Y32     regs/data_reg[15][25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y29     regs/data_reg[15][26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X49Y32     regs/data_reg[15][27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X53Y18     regs/data_reg[15][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X62Y29     regs/data_reg[15][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X53Y18     regs/data_reg[15][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X54Y22     regs/data_reg[16][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y43     cpu_mode_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y43     cpu_step_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X44Y18     regs/data_reg[16][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X49Y32     regs/data_reg[15][27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y37     sys/sleep_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X32Y36     sys/sleep_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X14Y33     regs/data_reg[18][24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y32     sys/ok_cooldown_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y37     sys/sleep_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y37     sys/sleep_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y37     sys/sleep_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X14Y33     regs/data_reg[18][30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y32     sys/ok_cooldown_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_clk_adjust
  To Clock:  uart_clk_clk_adjust

Setup :            0  Failing Endpoints,  Worst Slack       94.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.056ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust rise@100.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 1.286ns (23.660%)  route 4.149ns (76.340%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 98.465 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.557    -0.934    u/inst/upg_inst/upg_clk_i
    SLICE_X37Y16         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.419    -0.515 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.944     0.429    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X37Y15         LUT2 (Prop_lut2_I1_O)        0.293     0.722 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.649     1.371    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.326     1.697 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.818     2.515    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.124     2.639 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.703     3.342    u/inst/upg_inst/uart_wen5_out
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124     3.466 r  u/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           1.036     4.502    u/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X36Y16         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    97.026 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.438    98.465    u/inst/upg_inst/upg_clk_i
    SLICE_X36Y16         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism              0.580    99.044    
                         clock uncertainty           -0.282    98.763    
    SLICE_X36Y16         FDCE (Setup_fdce_C_CE)      -0.205    98.558    u/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         98.558    
                         arrival time                          -4.502    
  -------------------------------------------------------------------
                         slack                                 94.056    

Slack (MET) :             94.056ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust rise@100.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 1.286ns (23.660%)  route 4.149ns (76.340%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 98.465 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.557    -0.934    u/inst/upg_inst/upg_clk_i
    SLICE_X37Y16         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.419    -0.515 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.944     0.429    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X37Y15         LUT2 (Prop_lut2_I1_O)        0.293     0.722 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.649     1.371    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.326     1.697 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.818     2.515    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.124     2.639 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.703     3.342    u/inst/upg_inst/uart_wen5_out
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124     3.466 r  u/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           1.036     4.502    u/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X36Y16         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    97.026 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.438    98.465    u/inst/upg_inst/upg_clk_i
    SLICE_X36Y16         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism              0.580    99.044    
                         clock uncertainty           -0.282    98.763    
    SLICE_X36Y16         FDCE (Setup_fdce_C_CE)      -0.205    98.558    u/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         98.558    
                         arrival time                          -4.502    
  -------------------------------------------------------------------
                         slack                                 94.056    

Slack (MET) :             94.056ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust rise@100.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 1.286ns (23.660%)  route 4.149ns (76.340%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 98.465 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.557    -0.934    u/inst/upg_inst/upg_clk_i
    SLICE_X37Y16         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.419    -0.515 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.944     0.429    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X37Y15         LUT2 (Prop_lut2_I1_O)        0.293     0.722 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.649     1.371    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.326     1.697 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.818     2.515    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.124     2.639 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.703     3.342    u/inst/upg_inst/uart_wen5_out
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124     3.466 r  u/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           1.036     4.502    u/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X36Y16         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    97.026 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.438    98.465    u/inst/upg_inst/upg_clk_i
    SLICE_X36Y16         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism              0.580    99.044    
                         clock uncertainty           -0.282    98.763    
    SLICE_X36Y16         FDCE (Setup_fdce_C_CE)      -0.205    98.558    u/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         98.558    
                         arrival time                          -4.502    
  -------------------------------------------------------------------
                         slack                                 94.056    

Slack (MET) :             94.186ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust rise@100.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 1.286ns (24.247%)  route 4.018ns (75.753%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 98.466 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.557    -0.934    u/inst/upg_inst/upg_clk_i
    SLICE_X37Y16         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.419    -0.515 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.944     0.429    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X37Y15         LUT2 (Prop_lut2_I1_O)        0.293     0.722 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.649     1.371    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.326     1.697 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.818     2.515    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.124     2.639 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           1.024     3.663    u/inst/upg_inst/uart_wen5_out
    SLICE_X38Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.787 r  u/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.584     4.370    u/inst/upg_inst/s_axi_wdata
    SLICE_X39Y15         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    97.026 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.439    98.466    u/inst/upg_inst/upg_clk_i
    SLICE_X39Y15         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism              0.578    99.043    
                         clock uncertainty           -0.282    98.762    
    SLICE_X39Y15         FDRE (Setup_fdre_C_CE)      -0.205    98.557    u/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         98.557    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                 94.186    

Slack (MET) :             94.186ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust rise@100.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 1.286ns (24.247%)  route 4.018ns (75.753%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 98.466 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.557    -0.934    u/inst/upg_inst/upg_clk_i
    SLICE_X37Y16         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.419    -0.515 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.944     0.429    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X37Y15         LUT2 (Prop_lut2_I1_O)        0.293     0.722 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.649     1.371    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.326     1.697 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.818     2.515    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.124     2.639 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           1.024     3.663    u/inst/upg_inst/uart_wen5_out
    SLICE_X38Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.787 r  u/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.584     4.370    u/inst/upg_inst/s_axi_wdata
    SLICE_X39Y15         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    97.026 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.439    98.466    u/inst/upg_inst/upg_clk_i
    SLICE_X39Y15         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism              0.578    99.043    
                         clock uncertainty           -0.282    98.762    
    SLICE_X39Y15         FDRE (Setup_fdre_C_CE)      -0.205    98.557    u/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         98.557    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                 94.186    

Slack (MET) :             94.369ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/s_axi_wdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust rise@100.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 1.286ns (25.107%)  route 3.836ns (74.893%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 98.467 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.557    -0.934    u/inst/upg_inst/upg_clk_i
    SLICE_X37Y16         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.419    -0.515 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.944     0.429    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X37Y15         LUT2 (Prop_lut2_I1_O)        0.293     0.722 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.649     1.371    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.326     1.697 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.818     2.515    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.124     2.639 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           1.024     3.663    u/inst/upg_inst/uart_wen5_out
    SLICE_X38Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.787 r  u/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.402     4.189    u/inst/upg_inst/s_axi_wdata
    SLICE_X39Y14         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    97.026 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.440    98.467    u/inst/upg_inst/upg_clk_i
    SLICE_X39Y14         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism              0.578    99.044    
                         clock uncertainty           -0.282    98.763    
    SLICE_X39Y14         FDRE (Setup_fdre_C_CE)      -0.205    98.558    u/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         98.558    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                 94.369    

Slack (MET) :             94.405ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust rise@100.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 1.286ns (25.107%)  route 3.836ns (74.893%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 98.467 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.557    -0.934    u/inst/upg_inst/upg_clk_i
    SLICE_X37Y16         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.419    -0.515 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.944     0.429    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X37Y15         LUT2 (Prop_lut2_I1_O)        0.293     0.722 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.649     1.371    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.326     1.697 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.818     2.515    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.124     2.639 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           1.024     3.663    u/inst/upg_inst/uart_wen5_out
    SLICE_X38Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.787 r  u/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.402     4.189    u/inst/upg_inst/s_axi_wdata
    SLICE_X38Y13         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    97.026 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.440    98.467    u/inst/upg_inst/upg_clk_i
    SLICE_X38Y13         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism              0.578    99.044    
                         clock uncertainty           -0.282    98.763    
    SLICE_X38Y13         FDRE (Setup_fdre_C_CE)      -0.169    98.594    u/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         98.594    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                 94.405    

Slack (MET) :             94.405ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust rise@100.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 1.286ns (25.107%)  route 3.836ns (74.893%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 98.467 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.557    -0.934    u/inst/upg_inst/upg_clk_i
    SLICE_X37Y16         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.419    -0.515 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.944     0.429    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X37Y15         LUT2 (Prop_lut2_I1_O)        0.293     0.722 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.649     1.371    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.326     1.697 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.818     2.515    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.124     2.639 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           1.024     3.663    u/inst/upg_inst/uart_wen5_out
    SLICE_X38Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.787 r  u/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.402     4.189    u/inst/upg_inst/s_axi_wdata
    SLICE_X38Y13         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    97.026 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.440    98.467    u/inst/upg_inst/upg_clk_i
    SLICE_X38Y13         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism              0.578    99.044    
                         clock uncertainty           -0.282    98.763    
    SLICE_X38Y13         FDRE (Setup_fdre_C_CE)      -0.169    98.594    u/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         98.594    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                 94.405    

Slack (MET) :             94.406ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust rise@100.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.286ns (25.180%)  route 3.821ns (74.820%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 98.465 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.557    -0.934    u/inst/upg_inst/upg_clk_i
    SLICE_X37Y16         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.419    -0.515 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.944     0.429    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X37Y15         LUT2 (Prop_lut2_I1_O)        0.293     0.722 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.649     1.371    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.326     1.697 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.818     2.515    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.124     2.639 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.703     3.342    u/inst/upg_inst/uart_wen5_out
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124     3.466 r  u/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.707     4.174    u/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X37Y16         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    97.026 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.438    98.465    u/inst/upg_inst/upg_clk_i
    SLICE_X37Y16         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism              0.602    99.066    
                         clock uncertainty           -0.282    98.785    
    SLICE_X37Y16         FDCE (Setup_fdce_C_CE)      -0.205    98.580    u/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                         98.580    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                 94.406    

Slack (MET) :             94.406ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust rise@100.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.286ns (25.180%)  route 3.821ns (74.820%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 98.465 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.557    -0.934    u/inst/upg_inst/upg_clk_i
    SLICE_X37Y16         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.419    -0.515 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.944     0.429    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X37Y15         LUT2 (Prop_lut2_I1_O)        0.293     0.722 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.649     1.371    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.326     1.697 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.818     2.515    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.124     2.639 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.703     3.342    u/inst/upg_inst/uart_wen5_out
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124     3.466 r  u/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.707     4.174    u/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X37Y16         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    97.026 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.438    98.465    u/inst/upg_inst/upg_clk_i
    SLICE_X37Y16         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism              0.602    99.066    
                         clock uncertainty           -0.282    98.785    
    SLICE_X37Y16         FDCE (Setup_fdce_C_CE)      -0.205    98.580    u/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                         98.580    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                 94.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust rise@0.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.429%)  route 0.123ns (46.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.562    -0.600    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X47Y10         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.123    -0.336    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X46Y11         SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.832    -0.837    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y11         SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.253    -0.584    
    SLICE_X46Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.469    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust rise@0.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.158%)  route 0.193ns (57.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.562    -0.600    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X47Y10         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.193    -0.265    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X46Y11         SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.832    -0.837    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y11         SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.253    -0.584    
    SLICE_X46Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.401    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust rise@0.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.233%)  route 0.134ns (48.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.562    -0.600    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X47Y10         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.134    -0.324    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X46Y11         SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.832    -0.837    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y11         SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism              0.253    -0.584    
    SLICE_X46Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.467    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/s_axi_wdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust rise@0.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.104%)  route 0.118ns (41.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.559    -0.603    u/inst/upg_inst/upg_clk_i
    SLICE_X38Y14         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  u/inst/upg_inst/s_axi_wdata_reg[6]/Q
                         net (fo=1, routed)           0.118    -0.320    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[6]
    SLICE_X42Y14         SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.828    -0.841    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y14         SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism              0.273    -0.568    
    SLICE_X42Y14         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.466    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust rise@0.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.233%)  route 0.134ns (48.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.562    -0.600    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X47Y10         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/Q
                         net (fo=3, routed)           0.134    -0.324    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[6]
    SLICE_X46Y11         SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.832    -0.837    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y11         SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism              0.253    -0.584    
    SLICE_X46Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.475    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust rise@0.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.560    -0.602    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y15         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.382    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X46Y15         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.828    -0.841    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y15         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.602    
    SLICE_X46Y15         FDRE (Hold_fdre_C_D)         0.060    -0.542    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust rise@0.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.550%)  route 0.085ns (31.450%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.560    -0.602    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y12         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=5, routed)           0.085    -0.375    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I/bus2ip_addr_i_reg[3]
    SLICE_X41Y12         LUT2 (Prop_lut2_I0_O)        0.045    -0.330 r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I/CS/O
                         net (fo=1, routed)           0.000    -0.330    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_1
    SLICE_X41Y12         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.829    -0.840    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X41Y12         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                         clock pessimism              0.251    -0.589    
    SLICE_X41Y12         FDRE (Hold_fdre_C_D)         0.092    -0.497    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/uart_rdat_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust rise@0.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.560    -0.602    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y12         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.349    u/inst/upg_inst/s_axi_rdata[2]
    SLICE_X43Y13         FDRE                                         r  u/inst/upg_inst/uart_rdat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.828    -0.841    u/inst/upg_inst/upg_clk_i
    SLICE_X43Y13         FDRE                                         r  u/inst/upg_inst/uart_rdat_reg[2]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.070    -0.518    u/inst/upg_inst/uart_rdat_reg[2]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/s_axi_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust rise@0.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.026%)  route 0.172ns (54.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.559    -0.603    u/inst/upg_inst/upg_clk_i
    SLICE_X39Y15         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  u/inst/upg_inst/s_axi_wdata_reg[5]/Q
                         net (fo=1, routed)           0.172    -0.289    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[5]
    SLICE_X42Y14         SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.828    -0.841    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y14         SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism              0.273    -0.568    
    SLICE_X42Y14         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.459    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/uart_rdat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust rise@0.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.560    -0.602    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y12         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.351    u/inst/upg_inst/s_axi_rdata[3]
    SLICE_X43Y13         FDRE                                         r  u/inst/upg_inst/uart_rdat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.828    -0.841    u/inst/upg_inst/upg_clk_i
    SLICE_X43Y13         FDRE                                         r  u/inst/upg_inst/uart_rdat_reg[3]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.066    -0.522    u/inst/upg_inst/uart_rdat_reg[3]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uart_clk_clk_adjust
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_adj/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3    clk_adj/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X39Y12     u/inst/upg_inst/RCS_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X37Y12     u/inst/upg_inst/RCS_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X36Y12     u/inst/upg_inst/RCS_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X36Y13     u/inst/upg_inst/WCS_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X36Y13     u/inst/upg_inst/WCS_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X36Y11     u/inst/upg_inst/WCS_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y13     u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y12     u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y14     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y14     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y14     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y14     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y14     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y14     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y14     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y14     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y14     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y14     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y12     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y12     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y11     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y11     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y11     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y11     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y11     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y11     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y11     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y11     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



