<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] How to go on with Cortex-A8 support
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2009-April/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20How%20to%20go%20on%20with%20Cortex-A8%20support&In-Reply-To=%3C49F8AF33.5050204%40mlu.mine.nu%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="005926.html">
   <LINK REL="Next"  HREF="005732.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] How to go on with Cortex-A8 support</H1>
    <B>Magnus Lundin</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20How%20to%20go%20on%20with%20Cortex-A8%20support&In-Reply-To=%3C49F8AF33.5050204%40mlu.mine.nu%3E"
       TITLE="[Openocd-development] How to go on with Cortex-A8 support">lundin at mlu.mine.nu
       </A><BR>
    <I>Wed Apr 29 21:49:07 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="005926.html">[Openocd-development] How to go on with Cortex-A8	support	-	[PATCH]
</A></li>
        <LI>Next message: <A HREF="005732.html">[Openocd-development] AVR support -- new tap problem
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#5927">[ date ]</a>
              <a href="thread.html#5927">[ thread ]</a>
              <a href="subject.html#5927">[ subject ]</a>
              <a href="author.html#5927">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>
Now compare the reported start addresses below with table 5-105 in 
OMAP35x TRM, SPRUF98B&#8211;September 2008,
and table 2-3 in CoreSight Components, and the management registers in

&gt;<i> &gt; dap info 1
</I>&gt;<i> ap identification register 0x04770002
</I>&gt;<i> Type is mem-ap APB
</I>&gt;<i> ap debugbase 0x80000000
</I>&gt;<i> ROM table in legacy format
</I>&gt;<i> CID3 0xb1, CID2 0x5, CID1 0x10, CID0, 0xd
</I>&gt;<i> MEMTYPE system memory not present. Dedicated debug bus
</I>&gt;<i> ROMTABLE[0x0] = 0xd4010003
</I>&gt;<i> Component base address 0x54010000, pid4 0x4, start address 0x54010000
</I>MPU SS Module
&gt;<i> Component cid1 0x90, class is CoreSight component
</I>&gt;<i> CID3 0xb1, CID2 0x5, CID1 0x90, CID0, 0xd
</I>&gt;<i> PID3 0x10, PID2 0x2b, PID1 0xb9, PID0, 0x21
</I>Part number from PID1 and PID 0 is 0x921
&gt;<i>
</I>&gt;<i> ROMTABLE[0x4] = 0xd4011003
</I>&gt;<i> Component base address 0x54011000, pid4 0x4, start address 0x54011000
</I>This is the Debug Reister Interface, se part number below and table 12-3 
in the Cortex-A8 TRM
&gt;<i> Component cid1 0x90, class is CoreSight component
</I>&gt;<i> CID3 0xb1, CID2 0x5, CID1 0x90, CID0, 0xd
</I>&gt;<i> PID3 0x10, PID2 0x2b, PID1 0xbc, PID0, 0x8
</I>Part number 0xc08
&gt;<i>
</I>&gt;<i> ROMTABLE[0x8] = 0xd4012003
</I>&gt;<i> Component base address 0x54012000, pid4 0x0, start address 0x54012000
</I>????
&gt;<i> Component cid1 0x90, class is CoreSight component
</I>&gt;<i> CID3 0xb1, CID2 0x5, CID1 0x90, CID0, 0xd
</I>&gt;<i> PID3 0x0, PID2 0x9, PID1 0x71, PID0, 0x13
</I>&gt;<i> ROMTABLE[0xc] = 0xd4013002
</I>&gt;<i> Component not present
</I>&gt;<i> ROMTABLE[0x10] = 0xd4019003
</I>&gt;<i> Component base address 0x54019000, pid4 0x4, start address 0x54019000
</I>TPIU Module
&gt;<i> Component cid1 0x90, class is CoreSight component
</I>&gt;<i> CID3 0xb1, CID2 0x5, CID1 0x90, CID0, 0xd
</I>&gt;<i> PID3 0x0, PID2 0x1b, PID1 0xb9, PID0, 0x12
</I>Part number 0x912
&gt;<i> ROMTABLE[0x14] = 0xd401b003
</I>&gt;<i> Component base address 0x5401b000, pid4 0x4, start address 0x5401b000
</I>ETB Module
&gt;<i> Component cid1 0x90, class is CoreSight component
</I>&gt;<i> CID3 0xb1, CID2 0x5, CID1 0x90, CID0, 0xd
</I>&gt;<i> PID3 0x0, PID2 0xb, PID1 0xb9, PID0, 0x7
</I>&gt;<i> ROMTABLE[0x18] = 0xd401d003
</I>&gt;<i> Component base address 0x5401d000, pid4 0x0, start address 0x5401d000
</I>DAP CTL Module
&gt;<i> Component cid1 0xf0, class is Non standard layout
</I>&gt;<i> CID3 0xb1, CID2 0x5, CID1 0xf0, CID0, 0xd
</I>&gt;<i> PID3 0x0, PID2 0x9, PID1 0x73, PID0, 0x43
</I>&gt;<i> ROMTABLE[0x1c] = 0xd4500003
</I>&gt;<i> Component base address 0x54500000, pid4 0x0, start address 0x54500000
</I>SDTI Module
&gt;<i> Component cid1 0x90, class is CoreSight component
</I>&gt;<i> CID3 0xb1, CID2 0x5, CID1 0x90, CID0, 0xd
</I>&gt;<i> PID3 0x0, PID2 0x19, PID1 0x71, PID0, 0x20
</I>&gt;<i> ROMTABLE[0x20] = 0x0
</I>&gt;<i> End of ROM table
</I>&gt;<i>
</I>So obviously we are getting meaningful results back from the DAP. Next 
step is to try to talk to the specific module registers.

Regards,
Magnus





</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="005926.html">[Openocd-development] How to go on with Cortex-A8	support	-	[PATCH]
</A></li>
	<LI>Next message: <A HREF="005732.html">[Openocd-development] AVR support -- new tap problem
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#5927">[ date ]</a>
              <a href="thread.html#5927">[ thread ]</a>
              <a href="subject.html#5927">[ subject ]</a>
              <a href="author.html#5927">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
