
Lenna-Bardia-MCU-Board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fac0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000074c  0800fc50  0800fc50  0001fc50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801039c  0801039c  00030370  2**0
                  CONTENTS
  4 .ARM          00000008  0801039c  0801039c  0002039c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080103a4  080103a4  00030370  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080103a4  080103a4  000203a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080103a8  080103a8  000203a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000370  20000000  080103ac  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030370  2**0
                  CONTENTS
 10 .bss          00000754  20000370  20000370  00030370  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000ac4  20000ac4  00030370  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030370  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d8d6  00000000  00000000  000303a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003dbc  00000000  00000000  0004dc76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001708  00000000  00000000  00051a38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001558  00000000  00000000  00053140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002764b  00000000  00000000  00054698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e94a  00000000  00000000  0007bce3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e5d0e  00000000  00000000  0009a62d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0018033b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000076a8  00000000  00000000  0018038c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000370 	.word	0x20000370
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800fc38 	.word	0x0800fc38

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000374 	.word	0x20000374
 80001cc:	0800fc38 	.word	0x0800fc38

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ffe:	463b      	mov	r3, r7
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	605a      	str	r2, [r3, #4]
 8001006:	609a      	str	r2, [r3, #8]
 8001008:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800100a:	4b21      	ldr	r3, [pc, #132]	; (8001090 <MX_ADC1_Init+0x98>)
 800100c:	4a21      	ldr	r2, [pc, #132]	; (8001094 <MX_ADC1_Init+0x9c>)
 800100e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001010:	4b1f      	ldr	r3, [pc, #124]	; (8001090 <MX_ADC1_Init+0x98>)
 8001012:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001016:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001018:	4b1d      	ldr	r3, [pc, #116]	; (8001090 <MX_ADC1_Init+0x98>)
 800101a:	2200      	movs	r2, #0
 800101c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800101e:	4b1c      	ldr	r3, [pc, #112]	; (8001090 <MX_ADC1_Init+0x98>)
 8001020:	2200      	movs	r2, #0
 8001022:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001024:	4b1a      	ldr	r3, [pc, #104]	; (8001090 <MX_ADC1_Init+0x98>)
 8001026:	2200      	movs	r2, #0
 8001028:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800102a:	4b19      	ldr	r3, [pc, #100]	; (8001090 <MX_ADC1_Init+0x98>)
 800102c:	2200      	movs	r2, #0
 800102e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001032:	4b17      	ldr	r3, [pc, #92]	; (8001090 <MX_ADC1_Init+0x98>)
 8001034:	2200      	movs	r2, #0
 8001036:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001038:	4b15      	ldr	r3, [pc, #84]	; (8001090 <MX_ADC1_Init+0x98>)
 800103a:	4a17      	ldr	r2, [pc, #92]	; (8001098 <MX_ADC1_Init+0xa0>)
 800103c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800103e:	4b14      	ldr	r3, [pc, #80]	; (8001090 <MX_ADC1_Init+0x98>)
 8001040:	2200      	movs	r2, #0
 8001042:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001044:	4b12      	ldr	r3, [pc, #72]	; (8001090 <MX_ADC1_Init+0x98>)
 8001046:	2201      	movs	r2, #1
 8001048:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800104a:	4b11      	ldr	r3, [pc, #68]	; (8001090 <MX_ADC1_Init+0x98>)
 800104c:	2200      	movs	r2, #0
 800104e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001052:	4b0f      	ldr	r3, [pc, #60]	; (8001090 <MX_ADC1_Init+0x98>)
 8001054:	2201      	movs	r2, #1
 8001056:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001058:	480d      	ldr	r0, [pc, #52]	; (8001090 <MX_ADC1_Init+0x98>)
 800105a:	f002 fdad 	bl	8003bb8 <HAL_ADC_Init>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001064:	f000 fcf8 	bl	8001a58 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001068:	2305      	movs	r3, #5
 800106a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800106c:	2301      	movs	r3, #1
 800106e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001070:	2300      	movs	r3, #0
 8001072:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001074:	463b      	mov	r3, r7
 8001076:	4619      	mov	r1, r3
 8001078:	4805      	ldr	r0, [pc, #20]	; (8001090 <MX_ADC1_Init+0x98>)
 800107a:	f002 fde1 	bl	8003c40 <HAL_ADC_ConfigChannel>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001084:	f000 fce8 	bl	8001a58 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001088:	bf00      	nop
 800108a:	3710      	adds	r7, #16
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	2000038c 	.word	0x2000038c
 8001094:	40012000 	.word	0x40012000
 8001098:	0f000001 	.word	0x0f000001

0800109c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b08a      	sub	sp, #40	; 0x28
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a4:	f107 0314 	add.w	r3, r7, #20
 80010a8:	2200      	movs	r2, #0
 80010aa:	601a      	str	r2, [r3, #0]
 80010ac:	605a      	str	r2, [r3, #4]
 80010ae:	609a      	str	r2, [r3, #8]
 80010b0:	60da      	str	r2, [r3, #12]
 80010b2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a17      	ldr	r2, [pc, #92]	; (8001118 <HAL_ADC_MspInit+0x7c>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d127      	bne.n	800110e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010be:	2300      	movs	r3, #0
 80010c0:	613b      	str	r3, [r7, #16]
 80010c2:	4b16      	ldr	r3, [pc, #88]	; (800111c <HAL_ADC_MspInit+0x80>)
 80010c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010c6:	4a15      	ldr	r2, [pc, #84]	; (800111c <HAL_ADC_MspInit+0x80>)
 80010c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010cc:	6453      	str	r3, [r2, #68]	; 0x44
 80010ce:	4b13      	ldr	r3, [pc, #76]	; (800111c <HAL_ADC_MspInit+0x80>)
 80010d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010d6:	613b      	str	r3, [r7, #16]
 80010d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010da:	2300      	movs	r3, #0
 80010dc:	60fb      	str	r3, [r7, #12]
 80010de:	4b0f      	ldr	r3, [pc, #60]	; (800111c <HAL_ADC_MspInit+0x80>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e2:	4a0e      	ldr	r2, [pc, #56]	; (800111c <HAL_ADC_MspInit+0x80>)
 80010e4:	f043 0301 	orr.w	r3, r3, #1
 80010e8:	6313      	str	r3, [r2, #48]	; 0x30
 80010ea:	4b0c      	ldr	r3, [pc, #48]	; (800111c <HAL_ADC_MspInit+0x80>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ee:	f003 0301 	and.w	r3, r3, #1
 80010f2:	60fb      	str	r3, [r7, #12]
 80010f4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = Battery_ADC_Pin;
 80010f6:	2320      	movs	r3, #32
 80010f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010fa:	2303      	movs	r3, #3
 80010fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fe:	2300      	movs	r3, #0
 8001100:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Battery_ADC_GPIO_Port, &GPIO_InitStruct);
 8001102:	f107 0314 	add.w	r3, r7, #20
 8001106:	4619      	mov	r1, r3
 8001108:	4805      	ldr	r0, [pc, #20]	; (8001120 <HAL_ADC_MspInit+0x84>)
 800110a:	f003 fc91 	bl	8004a30 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800110e:	bf00      	nop
 8001110:	3728      	adds	r7, #40	; 0x28
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	40012000 	.word	0x40012000
 800111c:	40023800 	.word	0x40023800
 8001120:	40020000 	.word	0x40020000

08001124 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001128:	4b1f      	ldr	r3, [pc, #124]	; (80011a8 <MX_ETH_Init+0x84>)
 800112a:	4a20      	ldr	r2, [pc, #128]	; (80011ac <MX_ETH_Init+0x88>)
 800112c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800112e:	4b20      	ldr	r3, [pc, #128]	; (80011b0 <MX_ETH_Init+0x8c>)
 8001130:	2200      	movs	r2, #0
 8001132:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001134:	4b1e      	ldr	r3, [pc, #120]	; (80011b0 <MX_ETH_Init+0x8c>)
 8001136:	2280      	movs	r2, #128	; 0x80
 8001138:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800113a:	4b1d      	ldr	r3, [pc, #116]	; (80011b0 <MX_ETH_Init+0x8c>)
 800113c:	22e1      	movs	r2, #225	; 0xe1
 800113e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001140:	4b1b      	ldr	r3, [pc, #108]	; (80011b0 <MX_ETH_Init+0x8c>)
 8001142:	2200      	movs	r2, #0
 8001144:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001146:	4b1a      	ldr	r3, [pc, #104]	; (80011b0 <MX_ETH_Init+0x8c>)
 8001148:	2200      	movs	r2, #0
 800114a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 800114c:	4b18      	ldr	r3, [pc, #96]	; (80011b0 <MX_ETH_Init+0x8c>)
 800114e:	2200      	movs	r2, #0
 8001150:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001152:	4b15      	ldr	r3, [pc, #84]	; (80011a8 <MX_ETH_Init+0x84>)
 8001154:	4a16      	ldr	r2, [pc, #88]	; (80011b0 <MX_ETH_Init+0x8c>)
 8001156:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001158:	4b13      	ldr	r3, [pc, #76]	; (80011a8 <MX_ETH_Init+0x84>)
 800115a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800115e:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001160:	4b11      	ldr	r3, [pc, #68]	; (80011a8 <MX_ETH_Init+0x84>)
 8001162:	4a14      	ldr	r2, [pc, #80]	; (80011b4 <MX_ETH_Init+0x90>)
 8001164:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001166:	4b10      	ldr	r3, [pc, #64]	; (80011a8 <MX_ETH_Init+0x84>)
 8001168:	4a13      	ldr	r2, [pc, #76]	; (80011b8 <MX_ETH_Init+0x94>)
 800116a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 800116c:	4b0e      	ldr	r3, [pc, #56]	; (80011a8 <MX_ETH_Init+0x84>)
 800116e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001172:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001174:	480c      	ldr	r0, [pc, #48]	; (80011a8 <MX_ETH_Init+0x84>)
 8001176:	f003 f933 	bl	80043e0 <HAL_ETH_Init>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001180:	f000 fc6a 	bl	8001a58 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001184:	2238      	movs	r2, #56	; 0x38
 8001186:	2100      	movs	r1, #0
 8001188:	480c      	ldr	r0, [pc, #48]	; (80011bc <MX_ETH_Init+0x98>)
 800118a:	f009 ff3b 	bl	800b004 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800118e:	4b0b      	ldr	r3, [pc, #44]	; (80011bc <MX_ETH_Init+0x98>)
 8001190:	2221      	movs	r2, #33	; 0x21
 8001192:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001194:	4b09      	ldr	r3, [pc, #36]	; (80011bc <MX_ETH_Init+0x98>)
 8001196:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 800119a:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800119c:	4b07      	ldr	r3, [pc, #28]	; (80011bc <MX_ETH_Init+0x98>)
 800119e:	2200      	movs	r2, #0
 80011a0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80011a2:	bf00      	nop
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	2000054c 	.word	0x2000054c
 80011ac:	40028000 	.word	0x40028000
 80011b0:	200005fc 	.word	0x200005fc
 80011b4:	20000474 	.word	0x20000474
 80011b8:	200003d4 	.word	0x200003d4
 80011bc:	20000514 	.word	0x20000514

080011c0 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b08e      	sub	sp, #56	; 0x38
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	609a      	str	r2, [r3, #8]
 80011d4:	60da      	str	r2, [r3, #12]
 80011d6:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a46      	ldr	r2, [pc, #280]	; (80012f8 <HAL_ETH_MspInit+0x138>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	f040 8085 	bne.w	80012ee <HAL_ETH_MspInit+0x12e>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80011e4:	2300      	movs	r3, #0
 80011e6:	623b      	str	r3, [r7, #32]
 80011e8:	4b44      	ldr	r3, [pc, #272]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 80011ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ec:	4a43      	ldr	r2, [pc, #268]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 80011ee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80011f2:	6313      	str	r3, [r2, #48]	; 0x30
 80011f4:	4b41      	ldr	r3, [pc, #260]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 80011f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011fc:	623b      	str	r3, [r7, #32]
 80011fe:	6a3b      	ldr	r3, [r7, #32]
 8001200:	2300      	movs	r3, #0
 8001202:	61fb      	str	r3, [r7, #28]
 8001204:	4b3d      	ldr	r3, [pc, #244]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 8001206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001208:	4a3c      	ldr	r2, [pc, #240]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 800120a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800120e:	6313      	str	r3, [r2, #48]	; 0x30
 8001210:	4b3a      	ldr	r3, [pc, #232]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 8001212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001214:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001218:	61fb      	str	r3, [r7, #28]
 800121a:	69fb      	ldr	r3, [r7, #28]
 800121c:	2300      	movs	r3, #0
 800121e:	61bb      	str	r3, [r7, #24]
 8001220:	4b36      	ldr	r3, [pc, #216]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 8001222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001224:	4a35      	ldr	r2, [pc, #212]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 8001226:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800122a:	6313      	str	r3, [r2, #48]	; 0x30
 800122c:	4b33      	ldr	r3, [pc, #204]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 800122e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001230:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001234:	61bb      	str	r3, [r7, #24]
 8001236:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001238:	2300      	movs	r3, #0
 800123a:	617b      	str	r3, [r7, #20]
 800123c:	4b2f      	ldr	r3, [pc, #188]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 800123e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001240:	4a2e      	ldr	r2, [pc, #184]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 8001242:	f043 0304 	orr.w	r3, r3, #4
 8001246:	6313      	str	r3, [r2, #48]	; 0x30
 8001248:	4b2c      	ldr	r3, [pc, #176]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 800124a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124c:	f003 0304 	and.w	r3, r3, #4
 8001250:	617b      	str	r3, [r7, #20]
 8001252:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001254:	2300      	movs	r3, #0
 8001256:	613b      	str	r3, [r7, #16]
 8001258:	4b28      	ldr	r3, [pc, #160]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 800125a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125c:	4a27      	ldr	r2, [pc, #156]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 800125e:	f043 0301 	orr.w	r3, r3, #1
 8001262:	6313      	str	r3, [r2, #48]	; 0x30
 8001264:	4b25      	ldr	r3, [pc, #148]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 8001266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001268:	f003 0301 	and.w	r3, r3, #1
 800126c:	613b      	str	r3, [r7, #16]
 800126e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001270:	2300      	movs	r3, #0
 8001272:	60fb      	str	r3, [r7, #12]
 8001274:	4b21      	ldr	r3, [pc, #132]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 8001276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001278:	4a20      	ldr	r2, [pc, #128]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 800127a:	f043 0302 	orr.w	r3, r3, #2
 800127e:	6313      	str	r3, [r2, #48]	; 0x30
 8001280:	4b1e      	ldr	r3, [pc, #120]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 8001282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001284:	f003 0302 	and.w	r3, r3, #2
 8001288:	60fb      	str	r3, [r7, #12]
 800128a:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800128c:	2332      	movs	r3, #50	; 0x32
 800128e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001290:	2302      	movs	r3, #2
 8001292:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001294:	2300      	movs	r3, #0
 8001296:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001298:	2303      	movs	r3, #3
 800129a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800129c:	230b      	movs	r3, #11
 800129e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012a4:	4619      	mov	r1, r3
 80012a6:	4816      	ldr	r0, [pc, #88]	; (8001300 <HAL_ETH_MspInit+0x140>)
 80012a8:	f003 fbc2 	bl	8004a30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 80012ac:	2386      	movs	r3, #134	; 0x86
 80012ae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b0:	2302      	movs	r3, #2
 80012b2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b4:	2300      	movs	r3, #0
 80012b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012b8:	2303      	movs	r3, #3
 80012ba:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80012bc:	230b      	movs	r3, #11
 80012be:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012c4:	4619      	mov	r1, r3
 80012c6:	480f      	ldr	r0, [pc, #60]	; (8001304 <HAL_ETH_MspInit+0x144>)
 80012c8:	f003 fbb2 	bl	8004a30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 80012cc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80012d0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d2:	2302      	movs	r3, #2
 80012d4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d6:	2300      	movs	r3, #0
 80012d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012da:	2303      	movs	r3, #3
 80012dc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80012de:	230b      	movs	r3, #11
 80012e0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012e6:	4619      	mov	r1, r3
 80012e8:	4807      	ldr	r0, [pc, #28]	; (8001308 <HAL_ETH_MspInit+0x148>)
 80012ea:	f003 fba1 	bl	8004a30 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80012ee:	bf00      	nop
 80012f0:	3738      	adds	r7, #56	; 0x38
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	40028000 	.word	0x40028000
 80012fc:	40023800 	.word	0x40023800
 8001300:	40020800 	.word	0x40020800
 8001304:	40020000 	.word	0x40020000
 8001308:	40020400 	.word	0x40020400

0800130c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b08c      	sub	sp, #48	; 0x30
 8001310:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001312:	f107 031c 	add.w	r3, r7, #28
 8001316:	2200      	movs	r2, #0
 8001318:	601a      	str	r2, [r3, #0]
 800131a:	605a      	str	r2, [r3, #4]
 800131c:	609a      	str	r2, [r3, #8]
 800131e:	60da      	str	r2, [r3, #12]
 8001320:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001322:	2300      	movs	r3, #0
 8001324:	61bb      	str	r3, [r7, #24]
 8001326:	4b63      	ldr	r3, [pc, #396]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 8001328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132a:	4a62      	ldr	r2, [pc, #392]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 800132c:	f043 0310 	orr.w	r3, r3, #16
 8001330:	6313      	str	r3, [r2, #48]	; 0x30
 8001332:	4b60      	ldr	r3, [pc, #384]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001336:	f003 0310 	and.w	r3, r3, #16
 800133a:	61bb      	str	r3, [r7, #24]
 800133c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800133e:	2300      	movs	r3, #0
 8001340:	617b      	str	r3, [r7, #20]
 8001342:	4b5c      	ldr	r3, [pc, #368]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 8001344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001346:	4a5b      	ldr	r2, [pc, #364]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 8001348:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800134c:	6313      	str	r3, [r2, #48]	; 0x30
 800134e:	4b59      	ldr	r3, [pc, #356]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001352:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001356:	617b      	str	r3, [r7, #20]
 8001358:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800135a:	2300      	movs	r3, #0
 800135c:	613b      	str	r3, [r7, #16]
 800135e:	4b55      	ldr	r3, [pc, #340]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 8001360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001362:	4a54      	ldr	r2, [pc, #336]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 8001364:	f043 0304 	orr.w	r3, r3, #4
 8001368:	6313      	str	r3, [r2, #48]	; 0x30
 800136a:	4b52      	ldr	r3, [pc, #328]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136e:	f003 0304 	and.w	r3, r3, #4
 8001372:	613b      	str	r3, [r7, #16]
 8001374:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001376:	2300      	movs	r3, #0
 8001378:	60fb      	str	r3, [r7, #12]
 800137a:	4b4e      	ldr	r3, [pc, #312]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 800137c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137e:	4a4d      	ldr	r2, [pc, #308]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 8001380:	f043 0301 	orr.w	r3, r3, #1
 8001384:	6313      	str	r3, [r2, #48]	; 0x30
 8001386:	4b4b      	ldr	r3, [pc, #300]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 8001388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138a:	f003 0301 	and.w	r3, r3, #1
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001392:	2300      	movs	r3, #0
 8001394:	60bb      	str	r3, [r7, #8]
 8001396:	4b47      	ldr	r3, [pc, #284]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139a:	4a46      	ldr	r2, [pc, #280]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 800139c:	f043 0302 	orr.w	r3, r3, #2
 80013a0:	6313      	str	r3, [r2, #48]	; 0x30
 80013a2:	4b44      	ldr	r3, [pc, #272]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a6:	f003 0302 	and.w	r3, r3, #2
 80013aa:	60bb      	str	r3, [r7, #8]
 80013ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013ae:	2300      	movs	r3, #0
 80013b0:	607b      	str	r3, [r7, #4]
 80013b2:	4b40      	ldr	r3, [pc, #256]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b6:	4a3f      	ldr	r2, [pc, #252]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 80013b8:	f043 0308 	orr.w	r3, r3, #8
 80013bc:	6313      	str	r3, [r2, #48]	; 0x30
 80013be:	4b3d      	ldr	r3, [pc, #244]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c2:	f003 0308 	and.w	r3, r3, #8
 80013c6:	607b      	str	r3, [r7, #4]
 80013c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, TRIG_HC_3_Pin|TRIG_HC_4_Pin|GPIO_PIN_7|GPIO_PIN_8
 80013ca:	2200      	movs	r2, #0
 80013cc:	f64f 719b 	movw	r1, #65435	; 0xff9b
 80013d0:	4839      	ldr	r0, [pc, #228]	; (80014b8 <MX_GPIO_Init+0x1ac>)
 80013d2:	f003 fcc9 	bl	8004d68 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|TRIG_HC_1_Pin
                          |TRIG_HC_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Buzzer_Pin|GPIO_PIN_11, GPIO_PIN_RESET);
 80013d6:	2200      	movs	r2, #0
 80013d8:	f44f 6101 	mov.w	r1, #2064	; 0x810
 80013dc:	4837      	ldr	r0, [pc, #220]	; (80014bc <MX_GPIO_Init+0x1b0>)
 80013de:	f003 fcc3 	bl	8004d68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80013e2:	2200      	movs	r2, #0
 80013e4:	f24c 0103 	movw	r1, #49155	; 0xc003
 80013e8:	4835      	ldr	r0, [pc, #212]	; (80014c0 <MX_GPIO_Init+0x1b4>)
 80013ea:	f003 fcbd 	bl	8004d68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80013ee:	2200      	movs	r2, #0
 80013f0:	f643 711b 	movw	r1, #16155	; 0x3f1b
 80013f4:	4833      	ldr	r0, [pc, #204]	; (80014c4 <MX_GPIO_Init+0x1b8>)
 80013f6:	f003 fcb7 	bl	8004d68 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PE7 PE8
                           PE9 PE10 PE11 PE12
                           PE13 PE14 PE15 PEPin
                           PEPin */
  GPIO_InitStruct.Pin = TRIG_HC_3_Pin|TRIG_HC_4_Pin|GPIO_PIN_7|GPIO_PIN_8
 80013fa:	f64f 739b 	movw	r3, #65435	; 0xff9b
 80013fe:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|TRIG_HC_1_Pin
                          |TRIG_HC_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001400:	2301      	movs	r3, #1
 8001402:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001404:	2300      	movs	r3, #0
 8001406:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001408:	2300      	movs	r3, #0
 800140a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800140c:	f107 031c 	add.w	r3, r7, #28
 8001410:	4619      	mov	r1, r3
 8001412:	4829      	ldr	r0, [pc, #164]	; (80014b8 <MX_GPIO_Init+0x1ac>)
 8001414:	f003 fb0c 	bl	8004a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Buzzer_Pin;
 8001418:	2310      	movs	r3, #16
 800141a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800141c:	2301      	movs	r3, #1
 800141e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001420:	2302      	movs	r3, #2
 8001422:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001424:	2300      	movs	r3, #0
 8001426:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 8001428:	f107 031c 	add.w	r3, r7, #28
 800142c:	4619      	mov	r1, r3
 800142e:	4823      	ldr	r0, [pc, #140]	; (80014bc <MX_GPIO_Init+0x1b0>)
 8001430:	f003 fafe 	bl	8004a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_14|GPIO_PIN_15;
 8001434:	f24c 0303 	movw	r3, #49155	; 0xc003
 8001438:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800143a:	2301      	movs	r3, #1
 800143c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143e:	2300      	movs	r3, #0
 8001440:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001442:	2300      	movs	r3, #0
 8001444:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001446:	f107 031c 	add.w	r3, r7, #28
 800144a:	4619      	mov	r1, r3
 800144c:	481c      	ldr	r0, [pc, #112]	; (80014c0 <MX_GPIO_Init+0x1b4>)
 800144e:	f003 faef 	bl	8004a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PDPin PDPin
                           PDPin PDPin */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001452:	f643 731b 	movw	r3, #16155	; 0x3f1b
 8001456:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|MOTOR2_B_Pin|MOTOR2_A_Pin
                          |MOTOR1_B_Pin|MOTOR1_A_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001458:	2301      	movs	r3, #1
 800145a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145c:	2300      	movs	r3, #0
 800145e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001460:	2300      	movs	r3, #0
 8001462:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001464:	f107 031c 	add.w	r3, r7, #28
 8001468:	4619      	mov	r1, r3
 800146a:	4816      	ldr	r0, [pc, #88]	; (80014c4 <MX_GPIO_Init+0x1b8>)
 800146c:	f003 fae0 	bl	8004a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001470:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001474:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001476:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800147a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147c:	2300      	movs	r3, #0
 800147e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001480:	f107 031c 	add.w	r3, r7, #28
 8001484:	4619      	mov	r1, r3
 8001486:	480f      	ldr	r0, [pc, #60]	; (80014c4 <MX_GPIO_Init+0x1b8>)
 8001488:	f003 fad2 	bl	8004a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800148c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001490:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001492:	2301      	movs	r3, #1
 8001494:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001496:	2300      	movs	r3, #0
 8001498:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800149a:	2300      	movs	r3, #0
 800149c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800149e:	f107 031c 	add.w	r3, r7, #28
 80014a2:	4619      	mov	r1, r3
 80014a4:	4805      	ldr	r0, [pc, #20]	; (80014bc <MX_GPIO_Init+0x1b0>)
 80014a6:	f003 fac3 	bl	8004a30 <HAL_GPIO_Init>

}
 80014aa:	bf00      	nop
 80014ac:	3730      	adds	r7, #48	; 0x30
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	40023800 	.word	0x40023800
 80014b8:	40021000 	.word	0x40021000
 80014bc:	40020000 	.word	0x40020000
 80014c0:	40020400 	.word	0x40020400
 80014c4:	40020c00 	.word	0x40020c00

080014c8 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014cc:	4b12      	ldr	r3, [pc, #72]	; (8001518 <MX_I2C1_Init+0x50>)
 80014ce:	4a13      	ldr	r2, [pc, #76]	; (800151c <MX_I2C1_Init+0x54>)
 80014d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80014d2:	4b11      	ldr	r3, [pc, #68]	; (8001518 <MX_I2C1_Init+0x50>)
 80014d4:	4a12      	ldr	r2, [pc, #72]	; (8001520 <MX_I2C1_Init+0x58>)
 80014d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014d8:	4b0f      	ldr	r3, [pc, #60]	; (8001518 <MX_I2C1_Init+0x50>)
 80014da:	2200      	movs	r2, #0
 80014dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80014de:	4b0e      	ldr	r3, [pc, #56]	; (8001518 <MX_I2C1_Init+0x50>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014e4:	4b0c      	ldr	r3, [pc, #48]	; (8001518 <MX_I2C1_Init+0x50>)
 80014e6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80014ea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014ec:	4b0a      	ldr	r3, [pc, #40]	; (8001518 <MX_I2C1_Init+0x50>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80014f2:	4b09      	ldr	r3, [pc, #36]	; (8001518 <MX_I2C1_Init+0x50>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014f8:	4b07      	ldr	r3, [pc, #28]	; (8001518 <MX_I2C1_Init+0x50>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014fe:	4b06      	ldr	r3, [pc, #24]	; (8001518 <MX_I2C1_Init+0x50>)
 8001500:	2200      	movs	r2, #0
 8001502:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001504:	4804      	ldr	r0, [pc, #16]	; (8001518 <MX_I2C1_Init+0x50>)
 8001506:	f003 fc49 	bl	8004d9c <HAL_I2C_Init>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001510:	f000 faa2 	bl	8001a58 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001514:	bf00      	nop
 8001516:	bd80      	pop	{r7, pc}
 8001518:	20000604 	.word	0x20000604
 800151c:	40005400 	.word	0x40005400
 8001520:	000186a0 	.word	0x000186a0

08001524 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001528:	4b12      	ldr	r3, [pc, #72]	; (8001574 <MX_I2C3_Init+0x50>)
 800152a:	4a13      	ldr	r2, [pc, #76]	; (8001578 <MX_I2C3_Init+0x54>)
 800152c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800152e:	4b11      	ldr	r3, [pc, #68]	; (8001574 <MX_I2C3_Init+0x50>)
 8001530:	4a12      	ldr	r2, [pc, #72]	; (800157c <MX_I2C3_Init+0x58>)
 8001532:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001534:	4b0f      	ldr	r3, [pc, #60]	; (8001574 <MX_I2C3_Init+0x50>)
 8001536:	2200      	movs	r2, #0
 8001538:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800153a:	4b0e      	ldr	r3, [pc, #56]	; (8001574 <MX_I2C3_Init+0x50>)
 800153c:	2200      	movs	r2, #0
 800153e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001540:	4b0c      	ldr	r3, [pc, #48]	; (8001574 <MX_I2C3_Init+0x50>)
 8001542:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001546:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001548:	4b0a      	ldr	r3, [pc, #40]	; (8001574 <MX_I2C3_Init+0x50>)
 800154a:	2200      	movs	r2, #0
 800154c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800154e:	4b09      	ldr	r3, [pc, #36]	; (8001574 <MX_I2C3_Init+0x50>)
 8001550:	2200      	movs	r2, #0
 8001552:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001554:	4b07      	ldr	r3, [pc, #28]	; (8001574 <MX_I2C3_Init+0x50>)
 8001556:	2200      	movs	r2, #0
 8001558:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800155a:	4b06      	ldr	r3, [pc, #24]	; (8001574 <MX_I2C3_Init+0x50>)
 800155c:	2200      	movs	r2, #0
 800155e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001560:	4804      	ldr	r0, [pc, #16]	; (8001574 <MX_I2C3_Init+0x50>)
 8001562:	f003 fc1b 	bl	8004d9c <HAL_I2C_Init>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 800156c:	f000 fa74 	bl	8001a58 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001570:	bf00      	nop
 8001572:	bd80      	pop	{r7, pc}
 8001574:	20000658 	.word	0x20000658
 8001578:	40005c00 	.word	0x40005c00
 800157c:	000186a0 	.word	0x000186a0

08001580 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b08c      	sub	sp, #48	; 0x30
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001588:	f107 031c 	add.w	r3, r7, #28
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	605a      	str	r2, [r3, #4]
 8001592:	609a      	str	r2, [r3, #8]
 8001594:	60da      	str	r2, [r3, #12]
 8001596:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a4a      	ldr	r2, [pc, #296]	; (80016c8 <HAL_I2C_MspInit+0x148>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d12c      	bne.n	80015fc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015a2:	2300      	movs	r3, #0
 80015a4:	61bb      	str	r3, [r7, #24]
 80015a6:	4b49      	ldr	r3, [pc, #292]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015aa:	4a48      	ldr	r2, [pc, #288]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 80015ac:	f043 0302 	orr.w	r3, r3, #2
 80015b0:	6313      	str	r3, [r2, #48]	; 0x30
 80015b2:	4b46      	ldr	r3, [pc, #280]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b6:	f003 0302 	and.w	r3, r3, #2
 80015ba:	61bb      	str	r3, [r7, #24]
 80015bc:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = JET_I2C_SCL_Pin|JET_I2C_SDA_Pin;
 80015be:	23c0      	movs	r3, #192	; 0xc0
 80015c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015c2:	2312      	movs	r3, #18
 80015c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c6:	2300      	movs	r3, #0
 80015c8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015ca:	2303      	movs	r3, #3
 80015cc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80015ce:	2304      	movs	r3, #4
 80015d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015d2:	f107 031c 	add.w	r3, r7, #28
 80015d6:	4619      	mov	r1, r3
 80015d8:	483d      	ldr	r0, [pc, #244]	; (80016d0 <HAL_I2C_MspInit+0x150>)
 80015da:	f003 fa29 	bl	8004a30 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015de:	2300      	movs	r3, #0
 80015e0:	617b      	str	r3, [r7, #20]
 80015e2:	4b3a      	ldr	r3, [pc, #232]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 80015e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e6:	4a39      	ldr	r2, [pc, #228]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 80015e8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80015ec:	6413      	str	r3, [r2, #64]	; 0x40
 80015ee:	4b37      	ldr	r3, [pc, #220]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 80015f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015f6:	617b      	str	r3, [r7, #20]
 80015f8:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80015fa:	e060      	b.n	80016be <HAL_I2C_MspInit+0x13e>
  else if(i2cHandle->Instance==I2C3)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a34      	ldr	r2, [pc, #208]	; (80016d4 <HAL_I2C_MspInit+0x154>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d15b      	bne.n	80016be <HAL_I2C_MspInit+0x13e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001606:	2300      	movs	r3, #0
 8001608:	613b      	str	r3, [r7, #16]
 800160a:	4b30      	ldr	r3, [pc, #192]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160e:	4a2f      	ldr	r2, [pc, #188]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 8001610:	f043 0304 	orr.w	r3, r3, #4
 8001614:	6313      	str	r3, [r2, #48]	; 0x30
 8001616:	4b2d      	ldr	r3, [pc, #180]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161a:	f003 0304 	and.w	r3, r3, #4
 800161e:	613b      	str	r3, [r7, #16]
 8001620:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001622:	2300      	movs	r3, #0
 8001624:	60fb      	str	r3, [r7, #12]
 8001626:	4b29      	ldr	r3, [pc, #164]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162a:	4a28      	ldr	r2, [pc, #160]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 800162c:	f043 0301 	orr.w	r3, r3, #1
 8001630:	6313      	str	r3, [r2, #48]	; 0x30
 8001632:	4b26      	ldr	r3, [pc, #152]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001636:	f003 0301 	and.w	r3, r3, #1
 800163a:	60fb      	str	r3, [r7, #12]
 800163c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BUS_SDA_Pin;
 800163e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001642:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001644:	2312      	movs	r3, #18
 8001646:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001648:	2300      	movs	r3, #0
 800164a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800164c:	2303      	movs	r3, #3
 800164e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001650:	2304      	movs	r3, #4
 8001652:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(BUS_SDA_GPIO_Port, &GPIO_InitStruct);
 8001654:	f107 031c 	add.w	r3, r7, #28
 8001658:	4619      	mov	r1, r3
 800165a:	481f      	ldr	r0, [pc, #124]	; (80016d8 <HAL_I2C_MspInit+0x158>)
 800165c:	f003 f9e8 	bl	8004a30 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = BUS_SCL_Pin;
 8001660:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001664:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001666:	2312      	movs	r3, #18
 8001668:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166a:	2300      	movs	r3, #0
 800166c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800166e:	2303      	movs	r3, #3
 8001670:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001672:	2304      	movs	r3, #4
 8001674:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(BUS_SCL_GPIO_Port, &GPIO_InitStruct);
 8001676:	f107 031c 	add.w	r3, r7, #28
 800167a:	4619      	mov	r1, r3
 800167c:	4817      	ldr	r0, [pc, #92]	; (80016dc <HAL_I2C_MspInit+0x15c>)
 800167e:	f003 f9d7 	bl	8004a30 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001682:	2300      	movs	r3, #0
 8001684:	60bb      	str	r3, [r7, #8]
 8001686:	4b11      	ldr	r3, [pc, #68]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 8001688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800168a:	4a10      	ldr	r2, [pc, #64]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 800168c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001690:	6413      	str	r3, [r2, #64]	; 0x40
 8001692:	4b0e      	ldr	r3, [pc, #56]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 8001694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001696:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800169a:	60bb      	str	r3, [r7, #8]
 800169c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 0, 0);
 800169e:	2200      	movs	r2, #0
 80016a0:	2100      	movs	r1, #0
 80016a2:	2048      	movs	r0, #72	; 0x48
 80016a4:	f002 fdc5 	bl	8004232 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 80016a8:	2048      	movs	r0, #72	; 0x48
 80016aa:	f002 fdde 	bl	800426a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 0, 0);
 80016ae:	2200      	movs	r2, #0
 80016b0:	2100      	movs	r1, #0
 80016b2:	2049      	movs	r0, #73	; 0x49
 80016b4:	f002 fdbd 	bl	8004232 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 80016b8:	2049      	movs	r0, #73	; 0x49
 80016ba:	f002 fdd6 	bl	800426a <HAL_NVIC_EnableIRQ>
}
 80016be:	bf00      	nop
 80016c0:	3730      	adds	r7, #48	; 0x30
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	40005400 	.word	0x40005400
 80016cc:	40023800 	.word	0x40023800
 80016d0:	40020400 	.word	0x40020400
 80016d4:	40005c00 	.word	0x40005c00
 80016d8:	40020800 	.word	0x40020800
 80016dc:	40020000 	.word	0x40020000

080016e0 <__io_putchar>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// ####################   UART Tx -> printf   ####################
PUTCHAR_PROTOTYPE
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 80016e8:	1d39      	adds	r1, r7, #4
 80016ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016ee:	2201      	movs	r2, #1
 80016f0:	4803      	ldr	r0, [pc, #12]	; (8001700 <__io_putchar+0x20>)
 80016f2:	f008 fb90 	bl	8009e16 <HAL_UART_Transmit>

  return ch;
 80016f6:	687b      	ldr	r3, [r7, #4]
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	3708      	adds	r7, #8
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	20000a28 	.word	0x20000a28

08001704 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001704:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001706:	b091      	sub	sp, #68	; 0x44
 8001708:	af0e      	add	r7, sp, #56	; 0x38
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800170a:	f002 f9bf 	bl	8003a8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800170e:	f000 f903 	bl	8001918 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001712:	f7ff fdfb 	bl	800130c <MX_GPIO_Init>
  MX_ADC1_Init();
 8001716:	f7ff fc6f 	bl	8000ff8 <MX_ADC1_Init>
  MX_ETH_Init();
 800171a:	f7ff fd03 	bl	8001124 <MX_ETH_Init>
  MX_I2C1_Init();
 800171e:	f7ff fed3 	bl	80014c8 <MX_I2C1_Init>
  MX_I2C3_Init();
 8001722:	f7ff feff 	bl	8001524 <MX_I2C3_Init>
  MX_SPI2_Init();
 8001726:	f001 f955 	bl	80029d4 <MX_SPI2_Init>
  MX_SPI3_Init();
 800172a:	f001 f989 	bl	8002a40 <MX_SPI3_Init>
  MX_TIM2_Init();
 800172e:	f001 fc11 	bl	8002f54 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001732:	f001 fc63 	bl	8002ffc <MX_TIM3_Init>
  MX_TIM4_Init();
 8001736:	f001 fcb5 	bl	80030a4 <MX_TIM4_Init>
  MX_TIM8_Init();
 800173a:	f001 fd7d 	bl	8003238 <MX_TIM8_Init>
  MX_TIM9_Init();
 800173e:	f001 fe27 	bl	8003390 <MX_TIM9_Init>
  MX_USART1_UART_Init();
 8001742:	f002 f83d 	bl	80037c0 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001746:	f002 f865 	bl	8003814 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800174a:	f001 fbb3 	bl	8002eb4 <MX_TIM1_Init>
  MX_TIM5_Init();
 800174e:	f001 fd25 	bl	800319c <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  LRL_Delay_Init();			// TIMER Initialization for Delay us
 8001752:	f002 f917 	bl	8003984 <LRL_Delay_Init>
  LRL_US_Init(us_front); 	// TIMER Initialization for Ultrasonics
 8001756:	4b5f      	ldr	r3, [pc, #380]	; (80018d4 <main+0x1d0>)
 8001758:	466c      	mov	r4, sp
 800175a:	f103 0210 	add.w	r2, r3, #16
 800175e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001760:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001764:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001766:	f002 f813 	bl	8003790 <LRL_US_Init>

  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 800176a:	2100      	movs	r1, #0
 800176c:	485a      	ldr	r0, [pc, #360]	; (80018d8 <main+0x1d4>)
 800176e:	f006 ff1f 	bl	80085b0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8001772:	2104      	movs	r1, #4
 8001774:	4858      	ldr	r0, [pc, #352]	; (80018d8 <main+0x1d4>)
 8001776:	f006 ff1b 	bl	80085b0 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 800177a:	213c      	movs	r1, #60	; 0x3c
 800177c:	4857      	ldr	r0, [pc, #348]	; (80018dc <main+0x1d8>)
 800177e:	f007 f9fd 	bl	8008b7c <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001782:	213c      	movs	r1, #60	; 0x3c
 8001784:	4856      	ldr	r0, [pc, #344]	; (80018e0 <main+0x1dc>)
 8001786:	f007 f9f9 	bl	8008b7c <HAL_TIM_Encoder_Start>
//  HAL_TIM_Base_Init(&htim5);
  HAL_TIM_Base_Start_IT(&htim5);
 800178a:	4856      	ldr	r0, [pc, #344]	; (80018e4 <main+0x1e0>)
 800178c:	f006 fe46 	bl	800841c <HAL_TIM_Base_Start_IT>
  HAL_I2C_Init(&hi2c3);
 8001790:	4855      	ldr	r0, [pc, #340]	; (80018e8 <main+0x1e4>)
 8001792:	f003 fb03 	bl	8004d9c <HAL_I2C_Init>
//  printf("Lenna Robotics Research Lab. \r\n");
//  HAL_Delay(1000);

// #################### Initializations   ####################

  LRL_PID_Init(&pid_motor_left,  1);
 8001796:	2101      	movs	r1, #1
 8001798:	4854      	ldr	r0, [pc, #336]	; (80018ec <main+0x1e8>)
 800179a:	f001 f84b 	bl	8002834 <LRL_PID_Init>
  LRL_PID_Init(&pid_motor_right, 1);
 800179e:	2101      	movs	r1, #1
 80017a0:	4853      	ldr	r0, [pc, #332]	; (80018f0 <main+0x1ec>)
 80017a2:	f001 f847 	bl	8002834 <LRL_PID_Init>

  LRL_Encoder_Init(&odom);
 80017a6:	4853      	ldr	r0, [pc, #332]	; (80018f4 <main+0x1f0>)
 80017a8:	f000 fe7c 	bl	80024a4 <LRL_Encoder_Init>

  LRL_MPU6050_Init(&odom);
 80017ac:	4851      	ldr	r0, [pc, #324]	; (80018f4 <main+0x1f0>)
 80017ae:	f000 fa3b 	bl	8001c28 <LRL_MPU6050_Init>

  LRL_HMC5883L_Init(&odom);
 80017b2:	4850      	ldr	r0, [pc, #320]	; (80018f4 <main+0x1f0>)
 80017b4:	f000 f9de 	bl	8001b74 <LRL_HMC5883L_Init>

  HAL_UART_Transmit(&huart1, msgBuffer, 32, 100);
 80017b8:	2364      	movs	r3, #100	; 0x64
 80017ba:	2220      	movs	r2, #32
 80017bc:	494e      	ldr	r1, [pc, #312]	; (80018f8 <main+0x1f4>)
 80017be:	484f      	ldr	r0, [pc, #316]	; (80018fc <main+0x1f8>)
 80017c0:	f008 fb29 	bl	8009e16 <HAL_UART_Transmit>
  HAL_Delay(1000);
 80017c4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80017c8:	f002 f9d2 	bl	8003b70 <HAL_Delay>

//  LRL_RX_Init(&rx_packet);
  LRL_RX_Init(&rx_packet);
 80017cc:	484c      	ldr	r0, [pc, #304]	; (8001900 <main+0x1fc>)
 80017ce:	f000 ff97 	bl	8002700 <LRL_RX_Init>

//  HAL_UART_Receive_IT(&huart2, rxBuffer, min_len_packet);

  txBuffer[0] = 0xFF;
 80017d2:	4b4c      	ldr	r3, [pc, #304]	; (8001904 <main+0x200>)
 80017d4:	22ff      	movs	r2, #255	; 0xff
 80017d6:	701a      	strb	r2, [r3, #0]
  txBuffer[1] = 0xFF;
 80017d8:	4b4a      	ldr	r3, [pc, #296]	; (8001904 <main+0x200>)
 80017da:	22ff      	movs	r2, #255	; 0xff
 80017dc:	705a      	strb	r2, [r3, #1]
//	  LRL_HMC5883L_ReadHeading(&val_x, &val_y, &val_z, &val_heading);
//	  sprintf(MSG,"heading is : %05.2f\n\r",val_heading);
//	  HAL_UART_Transmit(&huart1, MSG, sizeof(MSG), 0xFF);
//	  HAL_Delay(100);
*/
	  LRL_rxPacket(&rx_packet);
 80017de:	4848      	ldr	r0, [pc, #288]	; (8001900 <main+0x1fc>)
 80017e0:	f000 ffa2 	bl	8002728 <LRL_rxPacket>
//	  if(rx_packet.rx_dataValid)
//	  {

	    motor_speed_left = rx_packet.left;
 80017e4:	4b46      	ldr	r3, [pc, #280]	; (8001900 <main+0x1fc>)
 80017e6:	f9b3 3098 	ldrsh.w	r3, [r3, #152]	; 0x98
 80017ea:	71fb      	strb	r3, [r7, #7]
	    motor_speed_right = rx_packet.right;
 80017ec:	4b44      	ldr	r3, [pc, #272]	; (8001900 <main+0x1fc>)
 80017ee:	f9b3 309a 	ldrsh.w	r3, [r3, #154]	; 0x9a
 80017f2:	71bb      	strb	r3, [r7, #6]
		if(motor_speed_left > 0)
 80017f4:	79fb      	ldrb	r3, [r7, #7]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d003      	beq.n	8001802 <main+0xfe>
		{
			dir_left = 1;
 80017fa:	4b43      	ldr	r3, [pc, #268]	; (8001908 <main+0x204>)
 80017fc:	2201      	movs	r2, #1
 80017fe:	701a      	strb	r2, [r3, #0]
 8001800:	e002      	b.n	8001808 <main+0x104>
		}
		else
		{
			dir_left = -1;
 8001802:	4b41      	ldr	r3, [pc, #260]	; (8001908 <main+0x204>)
 8001804:	22ff      	movs	r2, #255	; 0xff
 8001806:	701a      	strb	r2, [r3, #0]
		}
		if(motor_speed_right > 0)
 8001808:	79bb      	ldrb	r3, [r7, #6]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d003      	beq.n	8001816 <main+0x112>
		{
			dir_right = 1;
 800180e:	4b3f      	ldr	r3, [pc, #252]	; (800190c <main+0x208>)
 8001810:	2201      	movs	r2, #1
 8001812:	701a      	strb	r2, [r3, #0]
 8001814:	e002      	b.n	800181c <main+0x118>
		}
		else
		{
			dir_right = -1;
 8001816:	4b3d      	ldr	r3, [pc, #244]	; (800190c <main+0x208>)
 8001818:	22ff      	movs	r2, #255	; 0xff
 800181a:	701a      	strb	r2, [r3, #0]
		}
//	  }
	  if(pid_tim_flag == 1)
 800181c:	4b3c      	ldr	r3, [pc, #240]	; (8001910 <main+0x20c>)
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	2b01      	cmp	r3, #1
 8001822:	d1dc      	bne.n	80017de <main+0xda>
//		LRL_MPU6050_ReadAll(&odom);
//		LRL_MPU6050_ComplementaryFilter(&odom);
//		LRL_Encoder_ReadAngularSpeed(&odom);
//		sprintf(MSG,"readings are : %d\t %d\t\n\r",odom.vel.left,odom.vel.right);
//		HAL_UART_Transmit(&huart1, &MSG, sizeof(MSG), 10);
		LRL_Encoder_ReadAngularSpeed(&odom);
 8001824:	4833      	ldr	r0, [pc, #204]	; (80018f4 <main+0x1f0>)
 8001826:	f000 fe5d 	bl	80024e4 <LRL_Encoder_ReadAngularSpeed>
		LRL_PID_Update(&pid_motor_left, abs(odom.vel.left), abs(motor_speed_left));
 800182a:	4b32      	ldr	r3, [pc, #200]	; (80018f4 <main+0x1f0>)
 800182c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	; 0x72
 8001830:	ee07 3a90 	vmov	s15, r3
 8001834:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001838:	79fb      	ldrb	r3, [r7, #7]
 800183a:	ee07 3a10 	vmov	s14, r3
 800183e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001842:	eef0 0a47 	vmov.f32	s1, s14
 8001846:	eeb0 0a67 	vmov.f32	s0, s15
 800184a:	4828      	ldr	r0, [pc, #160]	; (80018ec <main+0x1e8>)
 800184c:	f001 f812 	bl	8002874 <LRL_PID_Update>
		LRL_PID_Update(&pid_motor_right, abs(odom.vel.right),abs( motor_speed_right));
 8001850:	4b28      	ldr	r3, [pc, #160]	; (80018f4 <main+0x1f0>)
 8001852:	f8b3 3070 	ldrh.w	r3, [r3, #112]	; 0x70
 8001856:	ee07 3a90 	vmov	s15, r3
 800185a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800185e:	79bb      	ldrb	r3, [r7, #6]
 8001860:	ee07 3a10 	vmov	s14, r3
 8001864:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001868:	eef0 0a47 	vmov.f32	s1, s14
 800186c:	eeb0 0a67 	vmov.f32	s0, s15
 8001870:	481f      	ldr	r0, [pc, #124]	; (80018f0 <main+0x1ec>)
 8001872:	f000 ffff 	bl	8002874 <LRL_PID_Update>
		LRL_Motion_Control(diff_robot, dir_left*pid_motor_left.Control_Signal, dir_right*pid_motor_right.Control_Signal);
 8001876:	4b1d      	ldr	r3, [pc, #116]	; (80018ec <main+0x1e8>)
 8001878:	f993 3024 	ldrsb.w	r3, [r3, #36]	; 0x24
 800187c:	b2da      	uxtb	r2, r3
 800187e:	4b22      	ldr	r3, [pc, #136]	; (8001908 <main+0x204>)
 8001880:	f993 3000 	ldrsb.w	r3, [r3]
 8001884:	b2db      	uxtb	r3, r3
 8001886:	fb12 f303 	smulbb	r3, r2, r3
 800188a:	b2db      	uxtb	r3, r3
 800188c:	b25b      	sxtb	r3, r3
 800188e:	4a18      	ldr	r2, [pc, #96]	; (80018f0 <main+0x1ec>)
 8001890:	f992 2024 	ldrsb.w	r2, [r2, #36]	; 0x24
 8001894:	b2d1      	uxtb	r1, r2
 8001896:	4a1d      	ldr	r2, [pc, #116]	; (800190c <main+0x208>)
 8001898:	f992 2000 	ldrsb.w	r2, [r2]
 800189c:	b2d2      	uxtb	r2, r2
 800189e:	fb11 f202 	smulbb	r2, r1, r2
 80018a2:	b2d2      	uxtb	r2, r2
 80018a4:	b252      	sxtb	r2, r2
 80018a6:	4e1b      	ldr	r6, [pc, #108]	; (8001914 <main+0x210>)
 80018a8:	920c      	str	r2, [sp, #48]	; 0x30
 80018aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80018ac:	466d      	mov	r5, sp
 80018ae:	f106 0410 	add.w	r4, r6, #16
 80018b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018b8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018ba:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80018be:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80018c2:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80018c6:	f000 f927 	bl	8001b18 <LRL_Motion_Control>
		pid_tim_flag = 0;
 80018ca:	4b11      	ldr	r3, [pc, #68]	; (8001910 <main+0x20c>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	701a      	strb	r2, [r3, #0]
	  LRL_rxPacket(&rx_packet);
 80018d0:	e785      	b.n	80017de <main+0xda>
 80018d2:	bf00      	nop
 80018d4:	0800fc8c 	.word	0x0800fc8c
 80018d8:	20000998 	.word	0x20000998
 80018dc:	200008c0 	.word	0x200008c0
 80018e0:	20000878 	.word	0x20000878
 80018e4:	20000950 	.word	0x20000950
 80018e8:	20000658 	.word	0x20000658
 80018ec:	20000094 	.word	0x20000094
 80018f0:	200000c4 	.word	0x200000c4
 80018f4:	20000020 	.word	0x20000020
 80018f8:	20000000 	.word	0x20000000
 80018fc:	20000a28 	.word	0x20000a28
 8001900:	200000f4 	.word	0x200000f4
 8001904:	200006ac 	.word	0x200006ac
 8001908:	2000073d 	.word	0x2000073d
 800190c:	2000073c 	.word	0x2000073c
 8001910:	2000073e 	.word	0x2000073e
 8001914:	0800fc50 	.word	0x0800fc50

08001918 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b094      	sub	sp, #80	; 0x50
 800191c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800191e:	f107 0320 	add.w	r3, r7, #32
 8001922:	2230      	movs	r2, #48	; 0x30
 8001924:	2100      	movs	r1, #0
 8001926:	4618      	mov	r0, r3
 8001928:	f009 fb6c 	bl	800b004 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800192c:	f107 030c 	add.w	r3, r7, #12
 8001930:	2200      	movs	r2, #0
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	605a      	str	r2, [r3, #4]
 8001936:	609a      	str	r2, [r3, #8]
 8001938:	60da      	str	r2, [r3, #12]
 800193a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800193c:	2300      	movs	r3, #0
 800193e:	60bb      	str	r3, [r7, #8]
 8001940:	4b28      	ldr	r3, [pc, #160]	; (80019e4 <SystemClock_Config+0xcc>)
 8001942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001944:	4a27      	ldr	r2, [pc, #156]	; (80019e4 <SystemClock_Config+0xcc>)
 8001946:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800194a:	6413      	str	r3, [r2, #64]	; 0x40
 800194c:	4b25      	ldr	r3, [pc, #148]	; (80019e4 <SystemClock_Config+0xcc>)
 800194e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001950:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001954:	60bb      	str	r3, [r7, #8]
 8001956:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001958:	2300      	movs	r3, #0
 800195a:	607b      	str	r3, [r7, #4]
 800195c:	4b22      	ldr	r3, [pc, #136]	; (80019e8 <SystemClock_Config+0xd0>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a21      	ldr	r2, [pc, #132]	; (80019e8 <SystemClock_Config+0xd0>)
 8001962:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001966:	6013      	str	r3, [r2, #0]
 8001968:	4b1f      	ldr	r3, [pc, #124]	; (80019e8 <SystemClock_Config+0xd0>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001970:	607b      	str	r3, [r7, #4]
 8001972:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001974:	2301      	movs	r3, #1
 8001976:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001978:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800197c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800197e:	2302      	movs	r3, #2
 8001980:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001982:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001986:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001988:	2319      	movs	r3, #25
 800198a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800198c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001990:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001992:	2302      	movs	r3, #2
 8001994:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001996:	2304      	movs	r3, #4
 8001998:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800199a:	f107 0320 	add.w	r3, r7, #32
 800199e:	4618      	mov	r0, r3
 80019a0:	f006 f80c 	bl	80079bc <HAL_RCC_OscConfig>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <SystemClock_Config+0x96>
  {
    Error_Handler();
 80019aa:	f000 f855 	bl	8001a58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019ae:	230f      	movs	r3, #15
 80019b0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019b2:	2302      	movs	r3, #2
 80019b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019b6:	2300      	movs	r3, #0
 80019b8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80019ba:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80019be:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80019c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019c4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80019c6:	f107 030c 	add.w	r3, r7, #12
 80019ca:	2105      	movs	r1, #5
 80019cc:	4618      	mov	r0, r3
 80019ce:	f006 fa6d 	bl	8007eac <HAL_RCC_ClockConfig>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d001      	beq.n	80019dc <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80019d8:	f000 f83e 	bl	8001a58 <Error_Handler>
  }
}
 80019dc:	bf00      	nop
 80019de:	3750      	adds	r7, #80	; 0x50
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	40023800 	.word	0x40023800
 80019e8:	40007000 	.word	0x40007000

080019ec <HAL_UART_RxCpltCallback>:
//	LRL_US_TMR_IC_ISR(htim, us_front);
//}

// ####################   UART Receive Callback   ####################

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
//	if (huart == &huart2)
//	{
		HAL_GPIO_WritePin(BLINK_LED_PORT, BLINK_LED_PIN, GPIO_PIN_SET);
 80019f4:	2201      	movs	r2, #1
 80019f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80019fa:	4805      	ldr	r0, [pc, #20]	; (8001a10 <HAL_UART_RxCpltCallback+0x24>)
 80019fc:	f003 f9b4 	bl	8004d68 <HAL_GPIO_WritePin>
		rx_packet.rx_byteReady = 1;
 8001a00:	4b04      	ldr	r3, [pc, #16]	; (8001a14 <HAL_UART_RxCpltCallback+0x28>)
 8001a02:	2201      	movs	r2, #1
 8001a04:	71da      	strb	r2, [r3, #7]
//	{
//		HAL_UART_Receive_IT(&huart1,&input_speed, 1);
//		flag_tx = 1;
//	}

}
 8001a06:	bf00      	nop
 8001a08:	3708      	adds	r7, #8
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	40020c00 	.word	0x40020c00
 8001a14:	200000f4 	.word	0x200000f4

08001a18 <HAL_TIM_PeriodElapsedCallback>:

// ####################   Timer To Creat 0.01 Delay Callback   ####################

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
	if(htim == &htim5)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	4a06      	ldr	r2, [pc, #24]	; (8001a3c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d102      	bne.n	8001a2e <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		pid_tim_flag = 1;
 8001a28:	4b05      	ldr	r3, [pc, #20]	; (8001a40 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	701a      	strb	r2, [r3, #0]
	}

}
 8001a2e:	bf00      	nop
 8001a30:	370c      	adds	r7, #12
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop
 8001a3c:	20000950 	.word	0x20000950
 8001a40:	2000073e 	.word	0x2000073e

08001a44 <HAL_I2C_MemRxCpltCallback>:

// ####################   I2C Callback   ####################

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c){
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
	{
////		LRL_IMU_Read(&imu);
//		HAL_GPIO_WritePin(BLINK_LED_PORT, BLINK_LED_PIN, 1);
//	LRL_GYRO_Read(&imu);
	}
}
 8001a4c:	bf00      	nop
 8001a4e:	370c      	adds	r7, #12
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr

08001a58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a5c:	b672      	cpsid	i
}
 8001a5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a60:	e7fe      	b.n	8001a60 <Error_Handler+0x8>
	...

08001a64 <LRL_Motor_Speed>:
//	HAL_TIM_Encoder_Start(motor_left.TIM_ENC_Handle, TIM_CHANNEL_ALL);
//	HAL_TIM_Encoder_Start(motor_right.TIM_ENC_Handle, TIM_CHANNEL_ALL);
//}

void LRL_Motor_Speed(motor_cfgType motor, int8_t duty_cycle)
{
 8001a64:	b084      	sub	sp, #16
 8001a66:	b580      	push	{r7, lr}
 8001a68:	b082      	sub	sp, #8
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	f107 0c10 	add.w	ip, r7, #16
 8001a70:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	bool dir;
	uint32_t motor_pwm;

	dir = (duty_cycle >> 7) & 0x01;	// if MSB is 1 -> neg
 8001a74:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 8001a78:	11db      	asrs	r3, r3, #7
 8001a7a:	b25b      	sxtb	r3, r3
 8001a7c:	b2db      	uxtb	r3, r3
 8001a7e:	f003 0301 	and.w	r3, r3, #1
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	bf14      	ite	ne
 8001a86:	2301      	movne	r3, #1
 8001a88:	2300      	moveq	r3, #0
 8001a8a:	71fb      	strb	r3, [r7, #7]
	duty_cycle = abs(duty_cycle);
 8001a8c:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	bfb8      	it	lt
 8001a94:	425b      	neglt	r3, r3
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

	motor_pwm = (uint32_t) ((motor.MAX_ARR * duty_cycle) / 100);
 8001a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a9e:	f997 202c 	ldrsb.w	r2, [r7, #44]	; 0x2c
 8001aa2:	fb02 f303 	mul.w	r3, r2, r3
 8001aa6:	4a1b      	ldr	r2, [pc, #108]	; (8001b14 <LRL_Motor_Speed+0xb0>)
 8001aa8:	fba2 2303 	umull	r2, r3, r2, r3
 8001aac:	095b      	lsrs	r3, r3, #5
 8001aae:	603b      	str	r3, [r7, #0]

    HAL_GPIO_WritePin(motor.MOTOR_1_GPIO, motor.MOTOR_1_PIN, !dir);
 8001ab0:	6938      	ldr	r0, [r7, #16]
 8001ab2:	8ab9      	ldrh	r1, [r7, #20]
 8001ab4:	79fb      	ldrb	r3, [r7, #7]
 8001ab6:	f083 0301 	eor.w	r3, r3, #1
 8001aba:	b2db      	uxtb	r3, r3
 8001abc:	461a      	mov	r2, r3
 8001abe:	f003 f953 	bl	8004d68 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(motor.MOTOR_2_GPIO, motor.MOTOR_2_PIN, dir);
 8001ac2:	69bb      	ldr	r3, [r7, #24]
 8001ac4:	8bb9      	ldrh	r1, [r7, #28]
 8001ac6:	79fa      	ldrb	r2, [r7, #7]
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f003 f94d 	bl	8004d68 <HAL_GPIO_WritePin>

    if (motor.TIM_PWM_Channel == TIM_CHANNEL_1)
 8001ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d104      	bne.n	8001ade <LRL_Motor_Speed+0x7a>
    	motor.TIM_PWM_Handle->Instance->CCR1 = motor_pwm;
 8001ad4:	6a3b      	ldr	r3, [r7, #32]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	683a      	ldr	r2, [r7, #0]
 8001ada:	635a      	str	r2, [r3, #52]	; 0x34
    	motor.TIM_PWM_Handle->Instance->CCR2 = motor_pwm;
    else if (motor.TIM_PWM_Channel == TIM_CHANNEL_3)
    	motor.TIM_PWM_Handle->Instance->CCR3 = motor_pwm;
    else
    	motor.TIM_PWM_Handle->Instance->CCR4 = motor_pwm;
}
 8001adc:	e013      	b.n	8001b06 <LRL_Motor_Speed+0xa2>
    else if (motor.TIM_PWM_Channel == TIM_CHANNEL_2)
 8001ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae0:	2b04      	cmp	r3, #4
 8001ae2:	d104      	bne.n	8001aee <LRL_Motor_Speed+0x8a>
    	motor.TIM_PWM_Handle->Instance->CCR2 = motor_pwm;
 8001ae4:	6a3b      	ldr	r3, [r7, #32]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	683a      	ldr	r2, [r7, #0]
 8001aea:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001aec:	e00b      	b.n	8001b06 <LRL_Motor_Speed+0xa2>
    else if (motor.TIM_PWM_Channel == TIM_CHANNEL_3)
 8001aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af0:	2b08      	cmp	r3, #8
 8001af2:	d104      	bne.n	8001afe <LRL_Motor_Speed+0x9a>
    	motor.TIM_PWM_Handle->Instance->CCR3 = motor_pwm;
 8001af4:	6a3b      	ldr	r3, [r7, #32]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	683a      	ldr	r2, [r7, #0]
 8001afa:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001afc:	e003      	b.n	8001b06 <LRL_Motor_Speed+0xa2>
    	motor.TIM_PWM_Handle->Instance->CCR4 = motor_pwm;
 8001afe:	6a3b      	ldr	r3, [r7, #32]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	683a      	ldr	r2, [r7, #0]
 8001b04:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001b06:	bf00      	nop
 8001b08:	3708      	adds	r7, #8
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001b10:	b004      	add	sp, #16
 8001b12:	4770      	bx	lr
 8001b14:	51eb851f 	.word	0x51eb851f

08001b18 <LRL_Motion_Control>:

void LRL_Motion_Control(diffDrive_cfgType diffRobot, int8_t duty_cycle_left, int8_t duty_cycle_right)
{
 8001b18:	b084      	sub	sp, #16
 8001b1a:	b590      	push	{r4, r7, lr}
 8001b1c:	b085      	sub	sp, #20
 8001b1e:	af04      	add	r7, sp, #16
 8001b20:	f107 0410 	add.w	r4, r7, #16
 8001b24:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	LRL_Motor_Speed(diffRobot.MOTOR_LEFT, duty_cycle_left);
 8001b28:	f997 304c 	ldrsb.w	r3, [r7, #76]	; 0x4c
 8001b2c:	9303      	str	r3, [sp, #12]
 8001b2e:	466c      	mov	r4, sp
 8001b30:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001b34:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001b38:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001b3c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b40:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b42:	f7ff ff8f 	bl	8001a64 <LRL_Motor_Speed>
	LRL_Motor_Speed(diffRobot.MOTOR_RIGHT, duty_cycle_right);
 8001b46:	f997 3050 	ldrsb.w	r3, [r7, #80]	; 0x50
 8001b4a:	9303      	str	r3, [sp, #12]
 8001b4c:	466c      	mov	r4, sp
 8001b4e:	f107 0320 	add.w	r3, r7, #32
 8001b52:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001b56:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001b5a:	f107 0310 	add.w	r3, r7, #16
 8001b5e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b60:	f7ff ff80 	bl	8001a64 <LRL_Motor_Speed>
}
 8001b64:	bf00      	nop
 8001b66:	3704      	adds	r7, #4
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001b6e:	b004      	add	sp, #16
 8001b70:	4770      	bx	lr
	...

08001b74 <LRL_HMC5883L_Init>:
// ############################################################
// ####################  HMC MAGNETOMETER  ####################
// ############################################################

void LRL_HMC5883L_Init(odom_cfgType * odom)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b086      	sub	sp, #24
 8001b78:	af04      	add	r7, sp, #16
 8001b7a:	6078      	str	r0, [r7, #4]
	_LRL_MPU6050_EnableBypass(odom, 1);
 8001b7c:	2101      	movs	r1, #1
 8001b7e:	6878      	ldr	r0, [r7, #4]
 8001b80:	f000 fa3e 	bl	8002000 <_LRL_MPU6050_EnableBypass>
    // write CONFIG_A register
	HAL_I2C_Master_Transmit(odom->imu.hi2c, HMC5883L_ADDRESS, (uint8_t *)HMC5883L_ADDRESS_WRITE, 1, DELAY_TIMEOUT);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6818      	ldr	r0, [r3, #0]
 8001b88:	230a      	movs	r3, #10
 8001b8a:	9300      	str	r3, [sp, #0]
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	223c      	movs	r2, #60	; 0x3c
 8001b90:	213c      	movs	r1, #60	; 0x3c
 8001b92:	f003 fa47 	bl	8005024 <HAL_I2C_Master_Transmit>
	_i2c_reg_data = 0x10;
 8001b96:	4b23      	ldr	r3, [pc, #140]	; (8001c24 <LRL_HMC5883L_Init+0xb0>)
 8001b98:	2210      	movs	r2, #16
 8001b9a:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(odom->imu.hi2c, HMC5883L_ADDRESS, HMC5883L_RA_CONFIG_A, 1, &_i2c_reg_data, 1, DELAY_TIMEOUT);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6818      	ldr	r0, [r3, #0]
 8001ba0:	230a      	movs	r3, #10
 8001ba2:	9302      	str	r3, [sp, #8]
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	9301      	str	r3, [sp, #4]
 8001ba8:	4b1e      	ldr	r3, [pc, #120]	; (8001c24 <LRL_HMC5883L_Init+0xb0>)
 8001baa:	9300      	str	r3, [sp, #0]
 8001bac:	2301      	movs	r3, #1
 8001bae:	2200      	movs	r2, #0
 8001bb0:	213c      	movs	r1, #60	; 0x3c
 8001bb2:	f003 fb35 	bl	8005220 <HAL_I2C_Mem_Write>

	// write CONFIG_B register
	HAL_I2C_Master_Transmit(odom->imu.hi2c, HMC5883L_ADDRESS, (uint8_t *)HMC5883L_ADDRESS_WRITE, 1, DELAY_TIMEOUT);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6818      	ldr	r0, [r3, #0]
 8001bba:	230a      	movs	r3, #10
 8001bbc:	9300      	str	r3, [sp, #0]
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	223c      	movs	r2, #60	; 0x3c
 8001bc2:	213c      	movs	r1, #60	; 0x3c
 8001bc4:	f003 fa2e 	bl	8005024 <HAL_I2C_Master_Transmit>
	_i2c_reg_data = 0xE0;
 8001bc8:	4b16      	ldr	r3, [pc, #88]	; (8001c24 <LRL_HMC5883L_Init+0xb0>)
 8001bca:	22e0      	movs	r2, #224	; 0xe0
 8001bcc:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(odom->imu.hi2c, HMC5883L_ADDRESS, HMC5883L_RA_CONFIG_B, 1, &_i2c_reg_data, 1, DELAY_TIMEOUT);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6818      	ldr	r0, [r3, #0]
 8001bd2:	230a      	movs	r3, #10
 8001bd4:	9302      	str	r3, [sp, #8]
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	9301      	str	r3, [sp, #4]
 8001bda:	4b12      	ldr	r3, [pc, #72]	; (8001c24 <LRL_HMC5883L_Init+0xb0>)
 8001bdc:	9300      	str	r3, [sp, #0]
 8001bde:	2301      	movs	r3, #1
 8001be0:	2201      	movs	r2, #1
 8001be2:	213c      	movs	r1, #60	; 0x3c
 8001be4:	f003 fb1c 	bl	8005220 <HAL_I2C_Mem_Write>

	// write MODE register
	HAL_I2C_Master_Transmit(odom->imu.hi2c, HMC5883L_ADDRESS, (uint8_t *)HMC5883L_ADDRESS_WRITE, 1, DELAY_TIMEOUT);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6818      	ldr	r0, [r3, #0]
 8001bec:	230a      	movs	r3, #10
 8001bee:	9300      	str	r3, [sp, #0]
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	223c      	movs	r2, #60	; 0x3c
 8001bf4:	213c      	movs	r1, #60	; 0x3c
 8001bf6:	f003 fa15 	bl	8005024 <HAL_I2C_Master_Transmit>
	HAL_I2C_Mem_Write(odom->imu.hi2c, HMC5883L_ADDRESS, HMC5883L_RA_MODE, 1, (uint8_t *)HMC5883L_MODE_SINGLE, 1, DELAY_TIMEOUT);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6818      	ldr	r0, [r3, #0]
 8001bfe:	230a      	movs	r3, #10
 8001c00:	9302      	str	r3, [sp, #8]
 8001c02:	2301      	movs	r3, #1
 8001c04:	9301      	str	r3, [sp, #4]
 8001c06:	2301      	movs	r3, #1
 8001c08:	9300      	str	r3, [sp, #0]
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	2202      	movs	r2, #2
 8001c0e:	213c      	movs	r1, #60	; 0x3c
 8001c10:	f003 fb06 	bl	8005220 <HAL_I2C_Mem_Write>

	HAL_Delay(10);
 8001c14:	200a      	movs	r0, #10
 8001c16:	f001 ffab 	bl	8003b70 <HAL_Delay>
}
 8001c1a:	bf00      	nop
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	2000073f 	.word	0x2000073f

08001c28 <LRL_MPU6050_Init>:
// #######################################################
// ####################  IMU MPU6050  ####################
// #######################################################

void LRL_MPU6050_Init(odom_cfgType * odom)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b088      	sub	sp, #32
 8001c2c:	af04      	add	r7, sp, #16
 8001c2e:	6078      	str	r0, [r7, #4]
	_LRL_MPU6050_EnableBypass(odom, 0);
 8001c30:	2100      	movs	r1, #0
 8001c32:	6878      	ldr	r0, [r7, #4]
 8001c34:	f000 f9e4 	bl	8002000 <_LRL_MPU6050_EnableBypass>
    HAL_I2C_Mem_Read(odom->imu.hi2c, MPU_ADDR, WHO_AM_I, 1, &_imu_addr_check, 1, DELAY_TIMEOUT);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6818      	ldr	r0, [r3, #0]
 8001c3c:	230a      	movs	r3, #10
 8001c3e:	9302      	str	r3, [sp, #8]
 8001c40:	2301      	movs	r3, #1
 8001c42:	9301      	str	r3, [sp, #4]
 8001c44:	4b62      	ldr	r3, [pc, #392]	; (8001dd0 <LRL_MPU6050_Init+0x1a8>)
 8001c46:	9300      	str	r3, [sp, #0]
 8001c48:	2301      	movs	r3, #1
 8001c4a:	2275      	movs	r2, #117	; 0x75
 8001c4c:	21d0      	movs	r1, #208	; 0xd0
 8001c4e:	f003 fbe1 	bl	8005414 <HAL_I2C_Mem_Read>

    if (_imu_addr_check == 0x68) // 0x68 will be returned by the sensor if everything goes well
 8001c52:	4b5f      	ldr	r3, [pc, #380]	; (8001dd0 <LRL_MPU6050_Init+0x1a8>)
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	2b68      	cmp	r3, #104	; 0x68
 8001c58:	d13f      	bne.n	8001cda <LRL_MPU6050_Init+0xb2>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        _i2c_reg_data = 0x00;
 8001c5a:	4b5e      	ldr	r3, [pc, #376]	; (8001dd4 <LRL_MPU6050_Init+0x1ac>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	701a      	strb	r2, [r3, #0]
        HAL_I2C_Mem_Write(odom->imu.hi2c, MPU_ADDR, PWR_MGMT_1, 1, &_i2c_reg_data, 1, DELAY_TIMEOUT);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6818      	ldr	r0, [r3, #0]
 8001c64:	230a      	movs	r3, #10
 8001c66:	9302      	str	r3, [sp, #8]
 8001c68:	2301      	movs	r3, #1
 8001c6a:	9301      	str	r3, [sp, #4]
 8001c6c:	4b59      	ldr	r3, [pc, #356]	; (8001dd4 <LRL_MPU6050_Init+0x1ac>)
 8001c6e:	9300      	str	r3, [sp, #0]
 8001c70:	2301      	movs	r3, #1
 8001c72:	226b      	movs	r2, #107	; 0x6b
 8001c74:	21d0      	movs	r1, #208	; 0xd0
 8001c76:	f003 fad3 	bl	8005220 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        _i2c_reg_data = 0x07;
 8001c7a:	4b56      	ldr	r3, [pc, #344]	; (8001dd4 <LRL_MPU6050_Init+0x1ac>)
 8001c7c:	2207      	movs	r2, #7
 8001c7e:	701a      	strb	r2, [r3, #0]
        HAL_I2C_Mem_Write(odom->imu.hi2c, MPU_ADDR, SMPLRT_DIV, 1, &_i2c_reg_data, 1, DELAY_TIMEOUT);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6818      	ldr	r0, [r3, #0]
 8001c84:	230a      	movs	r3, #10
 8001c86:	9302      	str	r3, [sp, #8]
 8001c88:	2301      	movs	r3, #1
 8001c8a:	9301      	str	r3, [sp, #4]
 8001c8c:	4b51      	ldr	r3, [pc, #324]	; (8001dd4 <LRL_MPU6050_Init+0x1ac>)
 8001c8e:	9300      	str	r3, [sp, #0]
 8001c90:	2301      	movs	r3, #1
 8001c92:	2219      	movs	r2, #25
 8001c94:	21d0      	movs	r1, #208	; 0xd0
 8001c96:	f003 fac3 	bl	8005220 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 -> � 2g
        _i2c_reg_data = 0x00;
 8001c9a:	4b4e      	ldr	r3, [pc, #312]	; (8001dd4 <LRL_MPU6050_Init+0x1ac>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	701a      	strb	r2, [r3, #0]
        HAL_I2C_Mem_Write(odom->imu.hi2c, MPU_ADDR, ACCEL_CONFIG, 1, &_i2c_reg_data, 1, DELAY_TIMEOUT);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6818      	ldr	r0, [r3, #0]
 8001ca4:	230a      	movs	r3, #10
 8001ca6:	9302      	str	r3, [sp, #8]
 8001ca8:	2301      	movs	r3, #1
 8001caa:	9301      	str	r3, [sp, #4]
 8001cac:	4b49      	ldr	r3, [pc, #292]	; (8001dd4 <LRL_MPU6050_Init+0x1ac>)
 8001cae:	9300      	str	r3, [sp, #0]
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	221c      	movs	r2, #28
 8001cb4:	21d0      	movs	r1, #208	; 0xd0
 8001cb6:	f003 fab3 	bl	8005220 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 �/s
        _i2c_reg_data = 0x00;
 8001cba:	4b46      	ldr	r3, [pc, #280]	; (8001dd4 <LRL_MPU6050_Init+0x1ac>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	701a      	strb	r2, [r3, #0]
        HAL_I2C_Mem_Write(odom->imu.hi2c, MPU_ADDR, GYRO_CONFIG, 1, &_i2c_reg_data, 1, DELAY_TIMEOUT);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6818      	ldr	r0, [r3, #0]
 8001cc4:	230a      	movs	r3, #10
 8001cc6:	9302      	str	r3, [sp, #8]
 8001cc8:	2301      	movs	r3, #1
 8001cca:	9301      	str	r3, [sp, #4]
 8001ccc:	4b41      	ldr	r3, [pc, #260]	; (8001dd4 <LRL_MPU6050_Init+0x1ac>)
 8001cce:	9300      	str	r3, [sp, #0]
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	221b      	movs	r2, #27
 8001cd4:	21d0      	movs	r1, #208	; 0xd0
 8001cd6:	f003 faa3 	bl	8005220 <HAL_I2C_Mem_Write>
    }

	odom->imu.offset_calibration_x = 0;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	f04f 0200 	mov.w	r2, #0
 8001ce0:	605a      	str	r2, [r3, #4]
    odom->imu.offset_calibration_y = 0;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	f04f 0200 	mov.w	r2, #0
 8001ce8:	609a      	str	r2, [r3, #8]
    odom->imu.offset_calibration_z = 0;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f04f 0200 	mov.w	r2, #0
 8001cf0:	60da      	str	r2, [r3, #12]

    for(int i = 0; i<500 ; i++)
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	60fb      	str	r3, [r7, #12]
 8001cf6:	e02c      	b.n	8001d52 <LRL_MPU6050_Init+0x12a>
    {
    	LRL_MPU6050_ReadAll(odom);
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	f000 f96f 	bl	8001fdc <LRL_MPU6050_ReadAll>
    	LRL_MPU6050_ComplementaryFilter(odom);
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f000 f9be 	bl	8002080 <LRL_MPU6050_ComplementaryFilter>

    	_tmp_cal_x += odom->angle.x;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 8001d0a:	4b33      	ldr	r3, [pc, #204]	; (8001dd8 <LRL_MPU6050_Init+0x1b0>)
 8001d0c:	edd3 7a00 	vldr	s15, [r3]
 8001d10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d14:	4b30      	ldr	r3, [pc, #192]	; (8001dd8 <LRL_MPU6050_Init+0x1b0>)
 8001d16:	edc3 7a00 	vstr	s15, [r3]
    	_tmp_cal_y += odom->angle.y;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8001d20:	4b2e      	ldr	r3, [pc, #184]	; (8001ddc <LRL_MPU6050_Init+0x1b4>)
 8001d22:	edd3 7a00 	vldr	s15, [r3]
 8001d26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d2a:	4b2c      	ldr	r3, [pc, #176]	; (8001ddc <LRL_MPU6050_Init+0x1b4>)
 8001d2c:	edc3 7a00 	vstr	s15, [r3]
    	_tmp_cal_z += odom->angle.z;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8001d36:	4b2a      	ldr	r3, [pc, #168]	; (8001de0 <LRL_MPU6050_Init+0x1b8>)
 8001d38:	edd3 7a00 	vldr	s15, [r3]
 8001d3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d40:	4b27      	ldr	r3, [pc, #156]	; (8001de0 <LRL_MPU6050_Init+0x1b8>)
 8001d42:	edc3 7a00 	vstr	s15, [r3]

    	HAL_Delay(5);
 8001d46:	2005      	movs	r0, #5
 8001d48:	f001 ff12 	bl	8003b70 <HAL_Delay>
    for(int i = 0; i<500 ; i++)
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	3301      	adds	r3, #1
 8001d50:	60fb      	str	r3, [r7, #12]
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001d58:	dbce      	blt.n	8001cf8 <LRL_MPU6050_Init+0xd0>
    }

	odom->imu.offset_calibration_x = (_tmp_cal_x/500);
 8001d5a:	4b1f      	ldr	r3, [pc, #124]	; (8001dd8 <LRL_MPU6050_Init+0x1b0>)
 8001d5c:	ed93 7a00 	vldr	s14, [r3]
 8001d60:	eddf 6a20 	vldr	s13, [pc, #128]	; 8001de4 <LRL_MPU6050_Init+0x1bc>
 8001d64:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	edc3 7a01 	vstr	s15, [r3, #4]
    odom->imu.offset_calibration_y = (_tmp_cal_y/500);
 8001d6e:	4b1b      	ldr	r3, [pc, #108]	; (8001ddc <LRL_MPU6050_Init+0x1b4>)
 8001d70:	ed93 7a00 	vldr	s14, [r3]
 8001d74:	eddf 6a1b 	vldr	s13, [pc, #108]	; 8001de4 <LRL_MPU6050_Init+0x1bc>
 8001d78:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	edc3 7a02 	vstr	s15, [r3, #8]
    odom->imu.offset_calibration_z = (_tmp_cal_z/500);
 8001d82:	4b17      	ldr	r3, [pc, #92]	; (8001de0 <LRL_MPU6050_Init+0x1b8>)
 8001d84:	ed93 7a00 	vldr	s14, [r3]
 8001d88:	eddf 6a16 	vldr	s13, [pc, #88]	; 8001de4 <LRL_MPU6050_Init+0x1bc>
 8001d8c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	edc3 7a03 	vstr	s15, [r3, #12]

    prev_acc_x = 0;
 8001d96:	4b14      	ldr	r3, [pc, #80]	; (8001de8 <LRL_MPU6050_Init+0x1c0>)
 8001d98:	f04f 0200 	mov.w	r2, #0
 8001d9c:	601a      	str	r2, [r3, #0]
    prev_acc_y = 0;
 8001d9e:	4b13      	ldr	r3, [pc, #76]	; (8001dec <LRL_MPU6050_Init+0x1c4>)
 8001da0:	f04f 0200 	mov.w	r2, #0
 8001da4:	601a      	str	r2, [r3, #0]
    prev_acc_z = 0;
 8001da6:	4b12      	ldr	r3, [pc, #72]	; (8001df0 <LRL_MPU6050_Init+0x1c8>)
 8001da8:	f04f 0200 	mov.w	r2, #0
 8001dac:	601a      	str	r2, [r3, #0]
    prev_gyr_x = 0;
 8001dae:	4b11      	ldr	r3, [pc, #68]	; (8001df4 <LRL_MPU6050_Init+0x1cc>)
 8001db0:	f04f 0200 	mov.w	r2, #0
 8001db4:	601a      	str	r2, [r3, #0]
    prev_gyr_y = 0;
 8001db6:	4b10      	ldr	r3, [pc, #64]	; (8001df8 <LRL_MPU6050_Init+0x1d0>)
 8001db8:	f04f 0200 	mov.w	r2, #0
 8001dbc:	601a      	str	r2, [r3, #0]
    prev_gyr_z = 0;
 8001dbe:	4b0f      	ldr	r3, [pc, #60]	; (8001dfc <LRL_MPU6050_Init+0x1d4>)
 8001dc0:	f04f 0200 	mov.w	r2, #0
 8001dc4:	601a      	str	r2, [r3, #0]
}
 8001dc6:	bf00      	nop
 8001dc8:	3710      	adds	r7, #16
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	20000740 	.word	0x20000740
 8001dd4:	2000073f 	.word	0x2000073f
 8001dd8:	20000770 	.word	0x20000770
 8001ddc:	20000774 	.word	0x20000774
 8001de0:	20000778 	.word	0x20000778
 8001de4:	43fa0000 	.word	0x43fa0000
 8001de8:	20000764 	.word	0x20000764
 8001dec:	20000768 	.word	0x20000768
 8001df0:	2000076c 	.word	0x2000076c
 8001df4:	20000758 	.word	0x20000758
 8001df8:	2000075c 	.word	0x2000075c
 8001dfc:	20000760 	.word	0x20000760

08001e00 <LRL_MPU6050_ReadAccel>:

void LRL_MPU6050_ReadAccel(odom_cfgType * odom)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b086      	sub	sp, #24
 8001e04:	af04      	add	r7, sp, #16
 8001e06:	6078      	str	r0, [r7, #4]

	_LRL_MPU6050_EnableBypass(odom, 0);
 8001e08:	2100      	movs	r1, #0
 8001e0a:	6878      	ldr	r0, [r7, #4]
 8001e0c:	f000 f8f8 	bl	8002000 <_LRL_MPU6050_EnableBypass>
    // Read 6 BYTES of data starting from ACCEL_XOUT_H register
    HAL_I2C_Mem_Read(odom->imu.hi2c, MPU_ADDR, ACCEL_XOUT_H, 1, (uint8_t *)&_imu_buffer, 6, DELAY_TIMEOUT);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6818      	ldr	r0, [r3, #0]
 8001e14:	230a      	movs	r3, #10
 8001e16:	9302      	str	r3, [sp, #8]
 8001e18:	2306      	movs	r3, #6
 8001e1a:	9301      	str	r3, [sp, #4]
 8001e1c:	4b29      	ldr	r3, [pc, #164]	; (8001ec4 <LRL_MPU6050_ReadAccel+0xc4>)
 8001e1e:	9300      	str	r3, [sp, #0]
 8001e20:	2301      	movs	r3, #1
 8001e22:	223b      	movs	r2, #59	; 0x3b
 8001e24:	21d0      	movs	r1, #208	; 0xd0
 8001e26:	f003 faf5 	bl	8005414 <HAL_I2C_Mem_Read>

    odom->accel.x = (int16_t)(_imu_buffer[0] << 8 | _imu_buffer[1]);
 8001e2a:	4b26      	ldr	r3, [pc, #152]	; (8001ec4 <LRL_MPU6050_ReadAccel+0xc4>)
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	021b      	lsls	r3, r3, #8
 8001e30:	b21a      	sxth	r2, r3
 8001e32:	4b24      	ldr	r3, [pc, #144]	; (8001ec4 <LRL_MPU6050_ReadAccel+0xc4>)
 8001e34:	785b      	ldrb	r3, [r3, #1]
 8001e36:	b21b      	sxth	r3, r3
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	b21a      	sxth	r2, r3
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    odom->accel.y = (int16_t)(_imu_buffer[2] << 8 | _imu_buffer[3]);
 8001e42:	4b20      	ldr	r3, [pc, #128]	; (8001ec4 <LRL_MPU6050_ReadAccel+0xc4>)
 8001e44:	789b      	ldrb	r3, [r3, #2]
 8001e46:	021b      	lsls	r3, r3, #8
 8001e48:	b21a      	sxth	r2, r3
 8001e4a:	4b1e      	ldr	r3, [pc, #120]	; (8001ec4 <LRL_MPU6050_ReadAccel+0xc4>)
 8001e4c:	78db      	ldrb	r3, [r3, #3]
 8001e4e:	b21b      	sxth	r3, r3
 8001e50:	4313      	orrs	r3, r2
 8001e52:	b21a      	sxth	r2, r3
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    odom->accel.z = (int16_t)(_imu_buffer[4] << 8 | _imu_buffer[5]);
 8001e5a:	4b1a      	ldr	r3, [pc, #104]	; (8001ec4 <LRL_MPU6050_ReadAccel+0xc4>)
 8001e5c:	791b      	ldrb	r3, [r3, #4]
 8001e5e:	021b      	lsls	r3, r3, #8
 8001e60:	b21a      	sxth	r2, r3
 8001e62:	4b18      	ldr	r3, [pc, #96]	; (8001ec4 <LRL_MPU6050_ReadAccel+0xc4>)
 8001e64:	795b      	ldrb	r3, [r3, #5]
 8001e66:	b21b      	sxth	r3, r3
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	b21a      	sxth	r2, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
     * we have to divide according to the Full scale value set in FS_SEL
     * I have configured FS_SEL = 0. So I am dividing by 16384.0
     * for more details check ACCEL_CONFIG Register
    ****/

    odom->accel.x /= (ACCEL_X_CORRECTOR / FLOAT_SCALING);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	f9b3 3054 	ldrsh.w	r3, [r3, #84]	; 0x54
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	da00      	bge.n	8001e7e <LRL_MPU6050_ReadAccel+0x7e>
 8001e7c:	330f      	adds	r3, #15
 8001e7e:	111b      	asrs	r3, r3, #4
 8001e80:	b21a      	sxth	r2, r3
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    odom->accel.y /= (ACCEL_Y_CORRECTOR / FLOAT_SCALING);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	f9b3 3056 	ldrsh.w	r3, [r3, #86]	; 0x56
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	da00      	bge.n	8001e94 <LRL_MPU6050_ReadAccel+0x94>
 8001e92:	330f      	adds	r3, #15
 8001e94:	111b      	asrs	r3, r3, #4
 8001e96:	b21a      	sxth	r2, r3
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    odom->accel.z /= (ACCEL_Z_CORRECTOR / FLOAT_SCALING);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	; 0x58
 8001ea4:	4a08      	ldr	r2, [pc, #32]	; (8001ec8 <LRL_MPU6050_ReadAccel+0xc8>)
 8001ea6:	fb82 1203 	smull	r1, r2, r2, r3
 8001eaa:	441a      	add	r2, r3
 8001eac:	10d2      	asrs	r2, r2, #3
 8001eae:	17db      	asrs	r3, r3, #31
 8001eb0:	1ad3      	subs	r3, r2, r3
 8001eb2:	b21a      	sxth	r2, r3
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
}
 8001eba:	bf00      	nop
 8001ebc:	3708      	adds	r7, #8
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	20000744 	.word	0x20000744
 8001ec8:	92492493 	.word	0x92492493
 8001ecc:	00000000 	.word	0x00000000

08001ed0 <LRL_MPU6050_ReadGyro>:

void LRL_MPU6050_ReadGyro(odom_cfgType *odom)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b086      	sub	sp, #24
 8001ed4:	af04      	add	r7, sp, #16
 8001ed6:	6078      	str	r0, [r7, #4]
	_LRL_MPU6050_EnableBypass(odom, 0);
 8001ed8:	2100      	movs	r1, #0
 8001eda:	6878      	ldr	r0, [r7, #4]
 8001edc:	f000 f890 	bl	8002000 <_LRL_MPU6050_EnableBypass>
	HAL_I2C_Mem_Read(odom->imu.hi2c, MPU_ADDR, GYRO_XOUT_H, 1, (uint8_t *)_imu_buffer, 6, DELAY_TIMEOUT);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6818      	ldr	r0, [r3, #0]
 8001ee4:	230a      	movs	r3, #10
 8001ee6:	9302      	str	r3, [sp, #8]
 8001ee8:	2306      	movs	r3, #6
 8001eea:	9301      	str	r3, [sp, #4]
 8001eec:	4b3a      	ldr	r3, [pc, #232]	; (8001fd8 <LRL_MPU6050_ReadGyro+0x108>)
 8001eee:	9300      	str	r3, [sp, #0]
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	2243      	movs	r2, #67	; 0x43
 8001ef4:	21d0      	movs	r1, #208	; 0xd0
 8001ef6:	f003 fa8d 	bl	8005414 <HAL_I2C_Mem_Read>

	odom->gyro.x = (int16_t)(_imu_buffer[0] << 8 | _imu_buffer[1]);
 8001efa:	4b37      	ldr	r3, [pc, #220]	; (8001fd8 <LRL_MPU6050_ReadGyro+0x108>)
 8001efc:	781b      	ldrb	r3, [r3, #0]
 8001efe:	021b      	lsls	r3, r3, #8
 8001f00:	b21a      	sxth	r2, r3
 8001f02:	4b35      	ldr	r3, [pc, #212]	; (8001fd8 <LRL_MPU6050_ReadGyro+0x108>)
 8001f04:	785b      	ldrb	r3, [r3, #1]
 8001f06:	b21b      	sxth	r3, r3
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	b21a      	sxth	r2, r3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
	odom->gyro.y = (int16_t)(_imu_buffer[2] << 8 | _imu_buffer[3]);
 8001f12:	4b31      	ldr	r3, [pc, #196]	; (8001fd8 <LRL_MPU6050_ReadGyro+0x108>)
 8001f14:	789b      	ldrb	r3, [r3, #2]
 8001f16:	021b      	lsls	r3, r3, #8
 8001f18:	b21a      	sxth	r2, r3
 8001f1a:	4b2f      	ldr	r3, [pc, #188]	; (8001fd8 <LRL_MPU6050_ReadGyro+0x108>)
 8001f1c:	78db      	ldrb	r3, [r3, #3]
 8001f1e:	b21b      	sxth	r3, r3
 8001f20:	4313      	orrs	r3, r2
 8001f22:	b21a      	sxth	r2, r3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
	odom->gyro.z = (int16_t)(_imu_buffer[4] << 8 | _imu_buffer[5]);
 8001f2a:	4b2b      	ldr	r3, [pc, #172]	; (8001fd8 <LRL_MPU6050_ReadGyro+0x108>)
 8001f2c:	791b      	ldrb	r3, [r3, #4]
 8001f2e:	021b      	lsls	r3, r3, #8
 8001f30:	b21a      	sxth	r2, r3
 8001f32:	4b29      	ldr	r3, [pc, #164]	; (8001fd8 <LRL_MPU6050_ReadGyro+0x108>)
 8001f34:	795b      	ldrb	r3, [r3, #5]
 8001f36:	b21b      	sxth	r3, r3
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	b21a      	sxth	r2, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

	odom->gyro.x /= (GYRO_CORRECTOR / FLOAT_SCALING);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	f9b3 305a 	ldrsh.w	r3, [r3, #90]	; 0x5a
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f7fe faeb 	bl	8000524 <__aeabi_i2d>
 8001f4e:	a320      	add	r3, pc, #128	; (adr r3, 8001fd0 <LRL_MPU6050_ReadGyro+0x100>)
 8001f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f54:	f7fe fc7a 	bl	800084c <__aeabi_ddiv>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	460b      	mov	r3, r1
 8001f5c:	4610      	mov	r0, r2
 8001f5e:	4619      	mov	r1, r3
 8001f60:	f7fe fdfa 	bl	8000b58 <__aeabi_d2iz>
 8001f64:	4603      	mov	r3, r0
 8001f66:	b21a      	sxth	r2, r3
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
	odom->gyro.y /= (GYRO_CORRECTOR / FLOAT_SCALING);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	f9b3 305c 	ldrsh.w	r3, [r3, #92]	; 0x5c
 8001f74:	4618      	mov	r0, r3
 8001f76:	f7fe fad5 	bl	8000524 <__aeabi_i2d>
 8001f7a:	a315      	add	r3, pc, #84	; (adr r3, 8001fd0 <LRL_MPU6050_ReadGyro+0x100>)
 8001f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f80:	f7fe fc64 	bl	800084c <__aeabi_ddiv>
 8001f84:	4602      	mov	r2, r0
 8001f86:	460b      	mov	r3, r1
 8001f88:	4610      	mov	r0, r2
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	f7fe fde4 	bl	8000b58 <__aeabi_d2iz>
 8001f90:	4603      	mov	r3, r0
 8001f92:	b21a      	sxth	r2, r3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
	odom->gyro.z /= (GYRO_CORRECTOR / FLOAT_SCALING);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	f9b3 305e 	ldrsh.w	r3, [r3, #94]	; 0x5e
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f7fe fabf 	bl	8000524 <__aeabi_i2d>
 8001fa6:	a30a      	add	r3, pc, #40	; (adr r3, 8001fd0 <LRL_MPU6050_ReadGyro+0x100>)
 8001fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fac:	f7fe fc4e 	bl	800084c <__aeabi_ddiv>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	460b      	mov	r3, r1
 8001fb4:	4610      	mov	r0, r2
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	f7fe fdce 	bl	8000b58 <__aeabi_d2iz>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	b21a      	sxth	r2, r3
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
}
 8001fc6:	bf00      	nop
 8001fc8:	3708      	adds	r7, #8
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	a5e353f8 	.word	0xa5e353f8
 8001fd4:	3fc0c49b 	.word	0x3fc0c49b
 8001fd8:	20000744 	.word	0x20000744

08001fdc <LRL_MPU6050_ReadAll>:

void LRL_MPU6050_ReadAll(odom_cfgType *odom)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
	_LRL_MPU6050_EnableBypass(odom, 0);
 8001fe4:	2100      	movs	r1, #0
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f000 f80a 	bl	8002000 <_LRL_MPU6050_EnableBypass>
	LRL_MPU6050_ReadAccel(odom);
 8001fec:	6878      	ldr	r0, [r7, #4]
 8001fee:	f7ff ff07 	bl	8001e00 <LRL_MPU6050_ReadAccel>
	LRL_MPU6050_ReadGyro(odom);
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f7ff ff6c 	bl	8001ed0 <LRL_MPU6050_ReadGyro>
}
 8001ff8:	bf00      	nop
 8001ffa:	3708      	adds	r7, #8
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}

08002000 <_LRL_MPU6050_EnableBypass>:

void _LRL_MPU6050_EnableBypass(odom_cfgType * odom, uint8_t enable)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b086      	sub	sp, #24
 8002004:	af04      	add	r7, sp, #16
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	460b      	mov	r3, r1
 800200a:	70fb      	strb	r3, [r7, #3]
	_i2c_reg_data = 0x00;
 800200c:	4b1a      	ldr	r3, [pc, #104]	; (8002078 <_LRL_MPU6050_EnableBypass+0x78>)
 800200e:	2200      	movs	r2, #0
 8002010:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(odom->imu.hi2c, MPU_ADDR, USER_CTRL, 1, &_i2c_reg_data, 1, DELAY_TIMEOUT);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6818      	ldr	r0, [r3, #0]
 8002016:	230a      	movs	r3, #10
 8002018:	9302      	str	r3, [sp, #8]
 800201a:	2301      	movs	r3, #1
 800201c:	9301      	str	r3, [sp, #4]
 800201e:	4b16      	ldr	r3, [pc, #88]	; (8002078 <_LRL_MPU6050_EnableBypass+0x78>)
 8002020:	9300      	str	r3, [sp, #0]
 8002022:	2301      	movs	r3, #1
 8002024:	226a      	movs	r2, #106	; 0x6a
 8002026:	21d0      	movs	r1, #208	; 0xd0
 8002028:	f003 f8fa 	bl	8005220 <HAL_I2C_Mem_Write>
	_i2c_reg_data = 0x02 * enable;
 800202c:	78fb      	ldrb	r3, [r7, #3]
 800202e:	005b      	lsls	r3, r3, #1
 8002030:	b2da      	uxtb	r2, r3
 8002032:	4b11      	ldr	r3, [pc, #68]	; (8002078 <_LRL_MPU6050_EnableBypass+0x78>)
 8002034:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(odom->imu.hi2c, MPU_ADDR, INT_PIN_CFG, 1, &_i2c_reg_data, 1, DELAY_TIMEOUT);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6818      	ldr	r0, [r3, #0]
 800203a:	230a      	movs	r3, #10
 800203c:	9302      	str	r3, [sp, #8]
 800203e:	2301      	movs	r3, #1
 8002040:	9301      	str	r3, [sp, #4]
 8002042:	4b0d      	ldr	r3, [pc, #52]	; (8002078 <_LRL_MPU6050_EnableBypass+0x78>)
 8002044:	9300      	str	r3, [sp, #0]
 8002046:	2301      	movs	r3, #1
 8002048:	2237      	movs	r2, #55	; 0x37
 800204a:	21d0      	movs	r1, #208	; 0xd0
 800204c:	f003 f8e8 	bl	8005220 <HAL_I2C_Mem_Write>
	_i2c_reg_data = 0x00;
 8002050:	4b09      	ldr	r3, [pc, #36]	; (8002078 <_LRL_MPU6050_EnableBypass+0x78>)
 8002052:	2200      	movs	r2, #0
 8002054:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(odom->imu.hi2c, MPU_ADDR, PWR_MGMT_1, 1, &_i2c_reg_data, 1, DELAY_TIMEOUT);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6818      	ldr	r0, [r3, #0]
 800205a:	230a      	movs	r3, #10
 800205c:	9302      	str	r3, [sp, #8]
 800205e:	2301      	movs	r3, #1
 8002060:	9301      	str	r3, [sp, #4]
 8002062:	4b05      	ldr	r3, [pc, #20]	; (8002078 <_LRL_MPU6050_EnableBypass+0x78>)
 8002064:	9300      	str	r3, [sp, #0]
 8002066:	2301      	movs	r3, #1
 8002068:	226b      	movs	r2, #107	; 0x6b
 800206a:	21d0      	movs	r1, #208	; 0xd0
 800206c:	f003 f8d8 	bl	8005220 <HAL_I2C_Mem_Write>
}
 8002070:	bf00      	nop
 8002072:	3708      	adds	r7, #8
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}
 8002078:	2000073f 	.word	0x2000073f
 800207c:	00000000 	.word	0x00000000

08002080 <LRL_MPU6050_ComplementaryFilter>:

void LRL_MPU6050_ComplementaryFilter(odom_cfgType *odom)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b08a      	sub	sp, #40	; 0x28
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
	_LRL_MPU6050_EnableBypass(odom, 0);
 8002088:	2100      	movs	r1, #0
 800208a:	6878      	ldr	r0, [r7, #4]
 800208c:	f7ff ffb8 	bl	8002000 <_LRL_MPU6050_EnableBypass>
    float dt = 0.01;
 8002090:	4bdd      	ldr	r3, [pc, #884]	; (8002408 <LRL_MPU6050_ComplementaryFilter+0x388>)
 8002092:	627b      	str	r3, [r7, #36]	; 0x24

    // Low-pass filter accelerometer data
    _tmp_accx = ALPHA * prev_acc_x + (1 - ALPHA) * odom->accel.x/FLOAT_SCALING;
 8002094:	4bdd      	ldr	r3, [pc, #884]	; (800240c <LRL_MPU6050_ComplementaryFilter+0x38c>)
 8002096:	edd3 7a00 	vldr	s15, [r3]
 800209a:	ed9f 7add 	vldr	s14, [pc, #884]	; 8002410 <LRL_MPU6050_ComplementaryFilter+0x390>
 800209e:	ee27 7a87 	vmul.f32	s14, s15, s14
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	f9b3 3054 	ldrsh.w	r3, [r3, #84]	; 0x54
 80020a8:	ee07 3a90 	vmov	s15, r3
 80020ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020b0:	eddf 6ad8 	vldr	s13, [pc, #864]	; 8002414 <LRL_MPU6050_ComplementaryFilter+0x394>
 80020b4:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80020b8:	ed9f 6ad7 	vldr	s12, [pc, #860]	; 8002418 <LRL_MPU6050_ComplementaryFilter+0x398>
 80020bc:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80020c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020c4:	4bd5      	ldr	r3, [pc, #852]	; (800241c <LRL_MPU6050_ComplementaryFilter+0x39c>)
 80020c6:	edc3 7a00 	vstr	s15, [r3]
    _tmp_accy = ALPHA * prev_acc_y + (1 - ALPHA) * odom->accel.y/FLOAT_SCALING;
 80020ca:	4bd5      	ldr	r3, [pc, #852]	; (8002420 <LRL_MPU6050_ComplementaryFilter+0x3a0>)
 80020cc:	edd3 7a00 	vldr	s15, [r3]
 80020d0:	ed9f 7acf 	vldr	s14, [pc, #828]	; 8002410 <LRL_MPU6050_ComplementaryFilter+0x390>
 80020d4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	f9b3 3056 	ldrsh.w	r3, [r3, #86]	; 0x56
 80020de:	ee07 3a90 	vmov	s15, r3
 80020e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020e6:	eddf 6acb 	vldr	s13, [pc, #812]	; 8002414 <LRL_MPU6050_ComplementaryFilter+0x394>
 80020ea:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80020ee:	ed9f 6aca 	vldr	s12, [pc, #808]	; 8002418 <LRL_MPU6050_ComplementaryFilter+0x398>
 80020f2:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80020f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020fa:	4bca      	ldr	r3, [pc, #808]	; (8002424 <LRL_MPU6050_ComplementaryFilter+0x3a4>)
 80020fc:	edc3 7a00 	vstr	s15, [r3]
    _tmp_accz = ALPHA * prev_acc_z + (1 - ALPHA) * odom->accel.z/FLOAT_SCALING;
 8002100:	4bc9      	ldr	r3, [pc, #804]	; (8002428 <LRL_MPU6050_ComplementaryFilter+0x3a8>)
 8002102:	edd3 7a00 	vldr	s15, [r3]
 8002106:	ed9f 7ac2 	vldr	s14, [pc, #776]	; 8002410 <LRL_MPU6050_ComplementaryFilter+0x390>
 800210a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	; 0x58
 8002114:	ee07 3a90 	vmov	s15, r3
 8002118:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800211c:	eddf 6abd 	vldr	s13, [pc, #756]	; 8002414 <LRL_MPU6050_ComplementaryFilter+0x394>
 8002120:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002124:	ed9f 6abc 	vldr	s12, [pc, #752]	; 8002418 <LRL_MPU6050_ComplementaryFilter+0x398>
 8002128:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800212c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002130:	4bbe      	ldr	r3, [pc, #760]	; (800242c <LRL_MPU6050_ComplementaryFilter+0x3ac>)
 8002132:	edc3 7a00 	vstr	s15, [r3]

    // Normalize accelerometer data
    float acc_norm = sqrtf(_tmp_accx * _tmp_accx + _tmp_accy * _tmp_accy + _tmp_accz * _tmp_accz);
 8002136:	4bb9      	ldr	r3, [pc, #740]	; (800241c <LRL_MPU6050_ComplementaryFilter+0x39c>)
 8002138:	ed93 7a00 	vldr	s14, [r3]
 800213c:	4bb7      	ldr	r3, [pc, #732]	; (800241c <LRL_MPU6050_ComplementaryFilter+0x39c>)
 800213e:	edd3 7a00 	vldr	s15, [r3]
 8002142:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002146:	4bb7      	ldr	r3, [pc, #732]	; (8002424 <LRL_MPU6050_ComplementaryFilter+0x3a4>)
 8002148:	edd3 6a00 	vldr	s13, [r3]
 800214c:	4bb5      	ldr	r3, [pc, #724]	; (8002424 <LRL_MPU6050_ComplementaryFilter+0x3a4>)
 800214e:	edd3 7a00 	vldr	s15, [r3]
 8002152:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002156:	ee37 7a27 	vadd.f32	s14, s14, s15
 800215a:	4bb4      	ldr	r3, [pc, #720]	; (800242c <LRL_MPU6050_ComplementaryFilter+0x3ac>)
 800215c:	edd3 6a00 	vldr	s13, [r3]
 8002160:	4bb2      	ldr	r3, [pc, #712]	; (800242c <LRL_MPU6050_ComplementaryFilter+0x3ac>)
 8002162:	edd3 7a00 	vldr	s15, [r3]
 8002166:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800216a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800216e:	eeb0 0a67 	vmov.f32	s0, s15
 8002172:	f00d fbc3 	bl	800f8fc <sqrtf>
 8002176:	ed87 0a08 	vstr	s0, [r7, #32]
    _tmp_accx /= acc_norm;
 800217a:	4ba8      	ldr	r3, [pc, #672]	; (800241c <LRL_MPU6050_ComplementaryFilter+0x39c>)
 800217c:	edd3 6a00 	vldr	s13, [r3]
 8002180:	ed97 7a08 	vldr	s14, [r7, #32]
 8002184:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002188:	4ba4      	ldr	r3, [pc, #656]	; (800241c <LRL_MPU6050_ComplementaryFilter+0x39c>)
 800218a:	edc3 7a00 	vstr	s15, [r3]
    _tmp_accy /= acc_norm;
 800218e:	4ba5      	ldr	r3, [pc, #660]	; (8002424 <LRL_MPU6050_ComplementaryFilter+0x3a4>)
 8002190:	edd3 6a00 	vldr	s13, [r3]
 8002194:	ed97 7a08 	vldr	s14, [r7, #32]
 8002198:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800219c:	4ba1      	ldr	r3, [pc, #644]	; (8002424 <LRL_MPU6050_ComplementaryFilter+0x3a4>)
 800219e:	edc3 7a00 	vstr	s15, [r3]
    _tmp_accz /= acc_norm;
 80021a2:	4ba2      	ldr	r3, [pc, #648]	; (800242c <LRL_MPU6050_ComplementaryFilter+0x3ac>)
 80021a4:	edd3 6a00 	vldr	s13, [r3]
 80021a8:	ed97 7a08 	vldr	s14, [r7, #32]
 80021ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80021b0:	4b9e      	ldr	r3, [pc, #632]	; (800242c <LRL_MPU6050_ComplementaryFilter+0x3ac>)
 80021b2:	edc3 7a00 	vstr	s15, [r3]

    // Update angle using accelerometer
    float acc_angle_x = atan2f(_tmp_accy, _tmp_accz) * (180.0f / M_PI);
 80021b6:	4b9b      	ldr	r3, [pc, #620]	; (8002424 <LRL_MPU6050_ComplementaryFilter+0x3a4>)
 80021b8:	edd3 7a00 	vldr	s15, [r3]
 80021bc:	4b9b      	ldr	r3, [pc, #620]	; (800242c <LRL_MPU6050_ComplementaryFilter+0x3ac>)
 80021be:	ed93 7a00 	vldr	s14, [r3]
 80021c2:	eef0 0a47 	vmov.f32	s1, s14
 80021c6:	eeb0 0a67 	vmov.f32	s0, s15
 80021ca:	f00d fb95 	bl	800f8f8 <atan2f>
 80021ce:	ee10 3a10 	vmov	r3, s0
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7fe f9b8 	bl	8000548 <__aeabi_f2d>
 80021d8:	a389      	add	r3, pc, #548	; (adr r3, 8002400 <LRL_MPU6050_ComplementaryFilter+0x380>)
 80021da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021de:	f7fe fa0b 	bl	80005f8 <__aeabi_dmul>
 80021e2:	4602      	mov	r2, r0
 80021e4:	460b      	mov	r3, r1
 80021e6:	4610      	mov	r0, r2
 80021e8:	4619      	mov	r1, r3
 80021ea:	f7fe fcfd 	bl	8000be8 <__aeabi_d2f>
 80021ee:	4603      	mov	r3, r0
 80021f0:	61fb      	str	r3, [r7, #28]
    float acc_angle_y = atan2f(_tmp_accx, _tmp_accz) * (180.0f / M_PI);
 80021f2:	4b8a      	ldr	r3, [pc, #552]	; (800241c <LRL_MPU6050_ComplementaryFilter+0x39c>)
 80021f4:	edd3 7a00 	vldr	s15, [r3]
 80021f8:	4b8c      	ldr	r3, [pc, #560]	; (800242c <LRL_MPU6050_ComplementaryFilter+0x3ac>)
 80021fa:	ed93 7a00 	vldr	s14, [r3]
 80021fe:	eef0 0a47 	vmov.f32	s1, s14
 8002202:	eeb0 0a67 	vmov.f32	s0, s15
 8002206:	f00d fb77 	bl	800f8f8 <atan2f>
 800220a:	ee10 3a10 	vmov	r3, s0
 800220e:	4618      	mov	r0, r3
 8002210:	f7fe f99a 	bl	8000548 <__aeabi_f2d>
 8002214:	a37a      	add	r3, pc, #488	; (adr r3, 8002400 <LRL_MPU6050_ComplementaryFilter+0x380>)
 8002216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800221a:	f7fe f9ed 	bl	80005f8 <__aeabi_dmul>
 800221e:	4602      	mov	r2, r0
 8002220:	460b      	mov	r3, r1
 8002222:	4610      	mov	r0, r2
 8002224:	4619      	mov	r1, r3
 8002226:	f7fe fcdf 	bl	8000be8 <__aeabi_d2f>
 800222a:	4603      	mov	r3, r0
 800222c:	61bb      	str	r3, [r7, #24]
    float acc_angle_z = atan2f(_tmp_accy, _tmp_accx) * (180.0f / M_PI);
 800222e:	4b7d      	ldr	r3, [pc, #500]	; (8002424 <LRL_MPU6050_ComplementaryFilter+0x3a4>)
 8002230:	edd3 7a00 	vldr	s15, [r3]
 8002234:	4b79      	ldr	r3, [pc, #484]	; (800241c <LRL_MPU6050_ComplementaryFilter+0x39c>)
 8002236:	ed93 7a00 	vldr	s14, [r3]
 800223a:	eef0 0a47 	vmov.f32	s1, s14
 800223e:	eeb0 0a67 	vmov.f32	s0, s15
 8002242:	f00d fb59 	bl	800f8f8 <atan2f>
 8002246:	ee10 3a10 	vmov	r3, s0
 800224a:	4618      	mov	r0, r3
 800224c:	f7fe f97c 	bl	8000548 <__aeabi_f2d>
 8002250:	a36b      	add	r3, pc, #428	; (adr r3, 8002400 <LRL_MPU6050_ComplementaryFilter+0x380>)
 8002252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002256:	f7fe f9cf 	bl	80005f8 <__aeabi_dmul>
 800225a:	4602      	mov	r2, r0
 800225c:	460b      	mov	r3, r1
 800225e:	4610      	mov	r0, r2
 8002260:	4619      	mov	r1, r3
 8002262:	f7fe fcc1 	bl	8000be8 <__aeabi_d2f>
 8002266:	4603      	mov	r3, r0
 8002268:	617b      	str	r3, [r7, #20]

    // Low-pass filter gyroscope data
    float gyr_x_filtered = ALPHA * prev_gyr_x + (1 - ALPHA) * odom->gyro.x/FLOAT_SCALING;
 800226a:	4b71      	ldr	r3, [pc, #452]	; (8002430 <LRL_MPU6050_ComplementaryFilter+0x3b0>)
 800226c:	edd3 7a00 	vldr	s15, [r3]
 8002270:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8002410 <LRL_MPU6050_ComplementaryFilter+0x390>
 8002274:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	f9b3 305a 	ldrsh.w	r3, [r3, #90]	; 0x5a
 800227e:	ee07 3a90 	vmov	s15, r3
 8002282:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002286:	eddf 6a63 	vldr	s13, [pc, #396]	; 8002414 <LRL_MPU6050_ComplementaryFilter+0x394>
 800228a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800228e:	ed9f 6a62 	vldr	s12, [pc, #392]	; 8002418 <LRL_MPU6050_ComplementaryFilter+0x398>
 8002292:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002296:	ee77 7a27 	vadd.f32	s15, s14, s15
 800229a:	edc7 7a04 	vstr	s15, [r7, #16]
    float gyr_y_filtered = ALPHA * prev_gyr_y + (1 - ALPHA) * odom->gyro.y/FLOAT_SCALING;
 800229e:	4b65      	ldr	r3, [pc, #404]	; (8002434 <LRL_MPU6050_ComplementaryFilter+0x3b4>)
 80022a0:	edd3 7a00 	vldr	s15, [r3]
 80022a4:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8002410 <LRL_MPU6050_ComplementaryFilter+0x390>
 80022a8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	f9b3 305c 	ldrsh.w	r3, [r3, #92]	; 0x5c
 80022b2:	ee07 3a90 	vmov	s15, r3
 80022b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022ba:	eddf 6a56 	vldr	s13, [pc, #344]	; 8002414 <LRL_MPU6050_ComplementaryFilter+0x394>
 80022be:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80022c2:	ed9f 6a55 	vldr	s12, [pc, #340]	; 8002418 <LRL_MPU6050_ComplementaryFilter+0x398>
 80022c6:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80022ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022ce:	edc7 7a03 	vstr	s15, [r7, #12]
    float gyr_z_filtered = ALPHA * prev_gyr_z + (1 - ALPHA) * odom->gyro.z/FLOAT_SCALING;
 80022d2:	4b59      	ldr	r3, [pc, #356]	; (8002438 <LRL_MPU6050_ComplementaryFilter+0x3b8>)
 80022d4:	edd3 7a00 	vldr	s15, [r3]
 80022d8:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8002410 <LRL_MPU6050_ComplementaryFilter+0x390>
 80022dc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	f9b3 305e 	ldrsh.w	r3, [r3, #94]	; 0x5e
 80022e6:	ee07 3a90 	vmov	s15, r3
 80022ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022ee:	eddf 6a49 	vldr	s13, [pc, #292]	; 8002414 <LRL_MPU6050_ComplementaryFilter+0x394>
 80022f2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80022f6:	ed9f 6a48 	vldr	s12, [pc, #288]	; 8002418 <LRL_MPU6050_ComplementaryFilter+0x398>
 80022fa:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80022fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002302:	edc7 7a02 	vstr	s15, [r7, #8]

    // Update angle using gyroscope
    odom->imu.roll_temp += gyr_x_filtered * dt;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	ed93 7a04 	vldr	s14, [r3, #16]
 800230c:	edd7 6a04 	vldr	s13, [r7, #16]
 8002310:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002314:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002318:	ee77 7a27 	vadd.f32	s15, s14, s15
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	edc3 7a04 	vstr	s15, [r3, #16]
    odom->imu.pitch_temp -= gyr_y_filtered * dt;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	ed93 7a05 	vldr	s14, [r3, #20]
 8002328:	edd7 6a03 	vldr	s13, [r7, #12]
 800232c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002330:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002334:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	edc3 7a05 	vstr	s15, [r3, #20]
    odom->imu.yaw_temp += gyr_z_filtered * dt;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	ed93 7a06 	vldr	s14, [r3, #24]
 8002344:	edd7 6a02 	vldr	s13, [r7, #8]
 8002348:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800234c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002350:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	edc3 7a06 	vstr	s15, [r3, #24]

    // Complementary filter
    odom->imu.roll_temp = (ALPHA * odom->imu.roll_temp + (1 - ALPHA) * acc_angle_x) ;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002360:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8002410 <LRL_MPU6050_ComplementaryFilter+0x390>
 8002364:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002368:	edd7 7a07 	vldr	s15, [r7, #28]
 800236c:	eddf 6a29 	vldr	s13, [pc, #164]	; 8002414 <LRL_MPU6050_ComplementaryFilter+0x394>
 8002370:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002374:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	edc3 7a04 	vstr	s15, [r3, #16]
    odom->imu.pitch_temp = ((ALPHA * odom->imu.pitch_temp) - (1 - ALPHA) * acc_angle_y);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	edd3 7a05 	vldr	s15, [r3, #20]
 8002384:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8002410 <LRL_MPU6050_ComplementaryFilter+0x390>
 8002388:	ee27 7a87 	vmul.f32	s14, s15, s14
 800238c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002390:	eddf 6a20 	vldr	s13, [pc, #128]	; 8002414 <LRL_MPU6050_ComplementaryFilter+0x394>
 8002394:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002398:	ee77 7a67 	vsub.f32	s15, s14, s15
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	edc3 7a05 	vstr	s15, [r3, #20]
    odom->imu.yaw_temp = (ALPHA * odom->imu.yaw_temp + (1 - ALPHA) * acc_angle_z);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	edd3 7a06 	vldr	s15, [r3, #24]
 80023a8:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8002410 <LRL_MPU6050_ComplementaryFilter+0x390>
 80023ac:	ee27 7a87 	vmul.f32	s14, s15, s14
 80023b0:	edd7 7a05 	vldr	s15, [r7, #20]
 80023b4:	eddf 6a17 	vldr	s13, [pc, #92]	; 8002414 <LRL_MPU6050_ComplementaryFilter+0x394>
 80023b8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80023bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	edc3 7a06 	vstr	s15, [r3, #24]

    odom->angle.x = odom->imu.roll_temp - odom->imu.offset_calibration_x;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	ed93 7a04 	vldr	s14, [r3, #16]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	edd3 7a01 	vldr	s15, [r3, #4]
 80023d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
    odom->angle.y = odom->imu.pitch_temp - odom->imu.offset_calibration_y;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	ed93 7a05 	vldr	s14, [r3, #20]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	edd3 7a02 	vldr	s15, [r3, #8]
 80023e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
    odom->angle.z = odom->imu.yaw_temp - odom->imu.offset_calibration_z;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	ed93 7a06 	vldr	s14, [r3, #24]
 80023f8:	e020      	b.n	800243c <LRL_MPU6050_ComplementaryFilter+0x3bc>
 80023fa:	bf00      	nop
 80023fc:	f3af 8000 	nop.w
 8002400:	1a63c1f8 	.word	0x1a63c1f8
 8002404:	404ca5dc 	.word	0x404ca5dc
 8002408:	3c23d70a 	.word	0x3c23d70a
 800240c:	20000764 	.word	0x20000764
 8002410:	3f666666 	.word	0x3f666666
 8002414:	3dccccd0 	.word	0x3dccccd0
 8002418:	447a0000 	.word	0x447a0000
 800241c:	2000074c 	.word	0x2000074c
 8002420:	20000768 	.word	0x20000768
 8002424:	20000750 	.word	0x20000750
 8002428:	2000076c 	.word	0x2000076c
 800242c:	20000754 	.word	0x20000754
 8002430:	20000758 	.word	0x20000758
 8002434:	2000075c 	.word	0x2000075c
 8002438:	20000760 	.word	0x20000760
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002442:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

    // Update previous values
    prev_acc_x = _tmp_accx;
 800244c:	4b0c      	ldr	r3, [pc, #48]	; (8002480 <LRL_MPU6050_ComplementaryFilter+0x400>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a0c      	ldr	r2, [pc, #48]	; (8002484 <LRL_MPU6050_ComplementaryFilter+0x404>)
 8002452:	6013      	str	r3, [r2, #0]
    prev_acc_y = _tmp_accy;
 8002454:	4b0c      	ldr	r3, [pc, #48]	; (8002488 <LRL_MPU6050_ComplementaryFilter+0x408>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a0c      	ldr	r2, [pc, #48]	; (800248c <LRL_MPU6050_ComplementaryFilter+0x40c>)
 800245a:	6013      	str	r3, [r2, #0]
    prev_acc_z = _tmp_accz;
 800245c:	4b0c      	ldr	r3, [pc, #48]	; (8002490 <LRL_MPU6050_ComplementaryFilter+0x410>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a0c      	ldr	r2, [pc, #48]	; (8002494 <LRL_MPU6050_ComplementaryFilter+0x414>)
 8002462:	6013      	str	r3, [r2, #0]
    prev_gyr_x = gyr_x_filtered;
 8002464:	4a0c      	ldr	r2, [pc, #48]	; (8002498 <LRL_MPU6050_ComplementaryFilter+0x418>)
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	6013      	str	r3, [r2, #0]
    prev_gyr_y = gyr_y_filtered;
 800246a:	4a0c      	ldr	r2, [pc, #48]	; (800249c <LRL_MPU6050_ComplementaryFilter+0x41c>)
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	6013      	str	r3, [r2, #0]
    prev_gyr_z = gyr_z_filtered;
 8002470:	4a0b      	ldr	r2, [pc, #44]	; (80024a0 <LRL_MPU6050_ComplementaryFilter+0x420>)
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	6013      	str	r3, [r2, #0]
}
 8002476:	bf00      	nop
 8002478:	3728      	adds	r7, #40	; 0x28
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	2000074c 	.word	0x2000074c
 8002484:	20000764 	.word	0x20000764
 8002488:	20000750 	.word	0x20000750
 800248c:	20000768 	.word	0x20000768
 8002490:	20000754 	.word	0x20000754
 8002494:	2000076c 	.word	0x2000076c
 8002498:	20000758 	.word	0x20000758
 800249c:	2000075c 	.word	0x2000075c
 80024a0:	20000760 	.word	0x20000760

080024a4 <LRL_Encoder_Init>:
// #########################################################
// ####################  MOTOR ENCODER  ####################
// #########################################################

void LRL_Encoder_Init(odom_cfgType * odom)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b083      	sub	sp, #12
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(odom->enc_right.htim, 0);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	69db      	ldr	r3, [r3, #28]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	2200      	movs	r2, #0
 80024b4:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_COUNTER(odom->enc_left.htim, 0);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	2200      	movs	r2, #0
 80024be:	625a      	str	r2, [r3, #36]	; 0x24

	odom->enc_right.tick = 0;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2200      	movs	r2, #0
 80024c4:	851a      	strh	r2, [r3, #40]	; 0x28
	odom->enc_left.tick = 0;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2200      	movs	r2, #0
 80024ca:	871a      	strh	r2, [r3, #56]	; 0x38
	odom->enc_right.tick_prev = 0;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2200      	movs	r2, #0
 80024d0:	855a      	strh	r2, [r3, #42]	; 0x2a
	odom->enc_left.tick_prev = 0;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2200      	movs	r2, #0
 80024d6:	875a      	strh	r2, [r3, #58]	; 0x3a
}
 80024d8:	bf00      	nop
 80024da:	370c      	adds	r7, #12
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr

080024e4 <LRL_Encoder_ReadAngularSpeed>:

void LRL_Encoder_ReadAngularSpeed(odom_cfgType * odom)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b083      	sub	sp, #12
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
	odom->enc_right.tick = __HAL_TIM_GET_COUNTER(odom->enc_right.htim);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	69db      	ldr	r3, [r3, #28]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f4:	b29a      	uxth	r2, r3
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	851a      	strh	r2, [r3, #40]	; 0x28
	odom->enc_left.tick = __HAL_TIM_GET_COUNTER(odom->enc_left.htim);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002502:	b29a      	uxth	r2, r3
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	871a      	strh	r2, [r3, #56]	; 0x38

	if(__HAL_TIM_IS_TIM_COUNTING_DOWN(odom->enc_right.htim) == 0)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	69db      	ldr	r3, [r3, #28]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f003 0310 	and.w	r3, r3, #16
 8002514:	2b10      	cmp	r3, #16
 8002516:	d01f      	beq.n	8002558 <LRL_Encoder_ReadAngularSpeed+0x74>
	{
	  if(odom->enc_right.tick - odom->enc_right.tick_prev >= 0)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800251c:	461a      	mov	r2, r3
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002522:	1ad3      	subs	r3, r2, r3
 8002524:	2b00      	cmp	r3, #0
 8002526:	db09      	blt.n	800253c <LRL_Encoder_ReadAngularSpeed+0x58>
	  {
		  odom->vel.right = odom->enc_right.tick - odom->enc_right.tick_prev;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	b29a      	uxth	r2, r3
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
 800253a:	e02c      	b.n	8002596 <LRL_Encoder_ReadAngularSpeed+0xb2>
	  }
	  else
	  {
		  odom->vel.right = (odom->enc_right.MAX_ARR - odom->enc_right.tick_prev) + odom->enc_right.tick;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	8c1a      	ldrh	r2, [r3, #32]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002544:	1ad3      	subs	r3, r2, r3
 8002546:	b29a      	uxth	r2, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800254c:	4413      	add	r3, r2
 800254e:	b29a      	uxth	r2, r3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
 8002556:	e01e      	b.n	8002596 <LRL_Encoder_ReadAngularSpeed+0xb2>
	  }
	}
	else
	{
	  if(odom->enc_right.tick_prev - odom->enc_right.tick >= 0)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800255c:	461a      	mov	r2, r3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	2b00      	cmp	r3, #0
 8002566:	db09      	blt.n	800257c <LRL_Encoder_ReadAngularSpeed+0x98>
	  {
		  odom->vel.right = -(odom->enc_right.tick - odom->enc_right.tick_prev);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	b29a      	uxth	r2, r3
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
 800257a:	e00c      	b.n	8002596 <LRL_Encoder_ReadAngularSpeed+0xb2>
	  }
	  else
	  {
		  odom->vel.right = (odom->enc_right.MAX_ARR - odom->enc_right.tick) + odom->enc_right.tick_prev;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	8c1a      	ldrh	r2, [r3, #32]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002584:	1ad3      	subs	r3, r2, r3
 8002586:	b29a      	uxth	r2, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800258c:	4413      	add	r3, r2
 800258e:	b29a      	uxth	r2, r3
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
	  }
	}

	if(__HAL_TIM_IS_TIM_COUNTING_DOWN(odom->enc_left.htim) == 0)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 0310 	and.w	r3, r3, #16
 80025a2:	2b10      	cmp	r3, #16
 80025a4:	d01f      	beq.n	80025e6 <LRL_Encoder_ReadAngularSpeed+0x102>
	{
	  if(odom->enc_left.tick - odom->enc_left.tick_prev >= 0)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80025aa:	461a      	mov	r2, r3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	db09      	blt.n	80025ca <LRL_Encoder_ReadAngularSpeed+0xe6>
	  {
		  odom->vel.left = odom->enc_left.tick - odom->enc_left.tick_prev;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80025be:	1ad3      	subs	r3, r2, r3
 80025c0:	b29a      	uxth	r2, r3
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	f8a3 2072 	strh.w	r2, [r3, #114]	; 0x72
 80025c8:	e02c      	b.n	8002624 <LRL_Encoder_ReadAngularSpeed+0x140>
	  }
	  else
	  {
		  odom->vel.left = (odom->enc_left.MAX_ARR - odom->enc_left.tick_prev) + odom->enc_left.tick;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80025d2:	1ad3      	subs	r3, r2, r3
 80025d4:	b29a      	uxth	r2, r3
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80025da:	4413      	add	r3, r2
 80025dc:	b29a      	uxth	r2, r3
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	f8a3 2072 	strh.w	r2, [r3, #114]	; 0x72
 80025e4:	e01e      	b.n	8002624 <LRL_Encoder_ReadAngularSpeed+0x140>
	  }
	}
	else
	{
	  if(odom->enc_left.tick_prev - odom->enc_left.tick >= 0)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80025ea:	461a      	mov	r2, r3
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	db09      	blt.n	800260a <LRL_Encoder_ReadAngularSpeed+0x126>
	  {
		  odom->vel.left = -(odom->enc_left.tick - odom->enc_left.tick_prev);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	b29a      	uxth	r2, r3
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	f8a3 2072 	strh.w	r2, [r3, #114]	; 0x72
 8002608:	e00c      	b.n	8002624 <LRL_Encoder_ReadAngularSpeed+0x140>
	  }
	  else
	  {
		  odom->vel.left = (odom->enc_left.MAX_ARR - odom->enc_left.tick) + odom->enc_left.tick_prev;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8002612:	1ad3      	subs	r3, r2, r3
 8002614:	b29a      	uxth	r2, r3
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800261a:	4413      	add	r3, r2
 800261c:	b29a      	uxth	r2, r3
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	f8a3 2072 	strh.w	r2, [r3, #114]	; 0x72
	  }
	}

	odom->vel.right = odom->vel.right * odom->enc_right.TICK2RPM;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	f8b3 3070 	ldrh.w	r3, [r3, #112]	; 0x70
 800262a:	ee07 3a90 	vmov	s15, r3
 800262e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002638:	ee67 7a27 	vmul.f32	s15, s14, s15
 800263c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002640:	ee17 3a90 	vmov	r3, s15
 8002644:	b29a      	uxth	r2, r3
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
	odom->vel.left = odom->vel.left * odom->enc_left.TICK2RPM;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	; 0x72
 8002652:	ee07 3a90 	vmov	s15, r3
 8002656:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8002660:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002664:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002668:	ee17 3a90 	vmov	r3, s15
 800266c:	b29a      	uxth	r2, r3
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	f8a3 2072 	strh.w	r2, [r3, #114]	; 0x72

	odom->enc_right.tick_prev = odom->enc_right.tick;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	855a      	strh	r2, [r3, #42]	; 0x2a
	odom->enc_left.tick_prev = odom->enc_left.tick;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	875a      	strh	r2, [r3, #58]	; 0x3a
}
 8002684:	bf00      	nop
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr

08002690 <LRL_UpdateCRC>:
#include "packet_handler.h"
#include "usart.h"


void LRL_UpdateCRC(uint16_t crc_accum, uint8_t *data_blk_ptr, uint16_t data_blk_size, unsigned short crc_final )
{
 8002690:	b480      	push	{r7}
 8002692:	b087      	sub	sp, #28
 8002694:	af00      	add	r7, sp, #0
 8002696:	60b9      	str	r1, [r7, #8]
 8002698:	4611      	mov	r1, r2
 800269a:	461a      	mov	r2, r3
 800269c:	4603      	mov	r3, r0
 800269e:	81fb      	strh	r3, [r7, #14]
 80026a0:	460b      	mov	r3, r1
 80026a2:	81bb      	strh	r3, [r7, #12]
 80026a4:	4613      	mov	r3, r2
 80026a6:	80fb      	strh	r3, [r7, #6]
    0x0270, 0x8275, 0x827F, 0x027A, 0x826B, 0x026E, 0x0264,
    0x8261, 0x0220, 0x8225, 0x822F, 0x022A, 0x823B, 0x023E,
    0x0234, 0x8231, 0x8213, 0x0216, 0x021C, 0x8219, 0x0208,
    0x820D, 0x8207, 0x0202 };

  for (j = 0; j < data_blk_size; j++)
 80026a8:	2300      	movs	r3, #0
 80026aa:	82fb      	strh	r3, [r7, #22]
 80026ac:	e019      	b.n	80026e2 <LRL_UpdateCRC+0x52>
  {
    i = ((uint16_t)(crc_accum >> 8) ^ *data_blk_ptr++) & 0xFF;
 80026ae:	89fb      	ldrh	r3, [r7, #14]
 80026b0:	0a1b      	lsrs	r3, r3, #8
 80026b2:	b29a      	uxth	r2, r3
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	1c59      	adds	r1, r3, #1
 80026b8:	60b9      	str	r1, [r7, #8]
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	b29b      	uxth	r3, r3
 80026be:	4053      	eors	r3, r2
 80026c0:	b29b      	uxth	r3, r3
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	82bb      	strh	r3, [r7, #20]
    crc_accum = (crc_accum << 8) ^ crc_table[i];
 80026c6:	89fb      	ldrh	r3, [r7, #14]
 80026c8:	021b      	lsls	r3, r3, #8
 80026ca:	b21a      	sxth	r2, r3
 80026cc:	8abb      	ldrh	r3, [r7, #20]
 80026ce:	490b      	ldr	r1, [pc, #44]	; (80026fc <LRL_UpdateCRC+0x6c>)
 80026d0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80026d4:	b21b      	sxth	r3, r3
 80026d6:	4053      	eors	r3, r2
 80026d8:	b21b      	sxth	r3, r3
 80026da:	81fb      	strh	r3, [r7, #14]
  for (j = 0; j < data_blk_size; j++)
 80026dc:	8afb      	ldrh	r3, [r7, #22]
 80026de:	3301      	adds	r3, #1
 80026e0:	82fb      	strh	r3, [r7, #22]
 80026e2:	8afa      	ldrh	r2, [r7, #22]
 80026e4:	89bb      	ldrh	r3, [r7, #12]
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d3e1      	bcc.n	80026ae <LRL_UpdateCRC+0x1e>
  }
  crc_final = crc_accum;
 80026ea:	89fb      	ldrh	r3, [r7, #14]
 80026ec:	80fb      	strh	r3, [r7, #6]
}
 80026ee:	bf00      	nop
 80026f0:	371c      	adds	r7, #28
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
 80026fa:	bf00      	nop
 80026fc:	0800fca8 	.word	0x0800fca8

08002700 <LRL_RX_Init>:
//
//}


void LRL_RX_Init(packet_cfgType *packet)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b082      	sub	sp, #8
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(packet->huart, packet->buffer, packet->min_pkt_lenght);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6818      	ldr	r0, [r3, #0]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	f103 0108 	add.w	r1, r3, #8
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	791b      	ldrb	r3, [r3, #4]
 8002716:	b29b      	uxth	r3, r3
 8002718:	461a      	mov	r2, r3
 800271a:	f007 fcb0 	bl	800a07e <HAL_UART_Receive_IT>
}
 800271e:	bf00      	nop
 8002720:	3708      	adds	r7, #8
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
	...

08002728 <LRL_rxPacket>:
void LRL_rxPacket(packet_cfgType *packet)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
	if(packet->rx_byteReady)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	79db      	ldrb	r3, [r3, #7]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d077      	beq.n	8002828 <LRL_rxPacket+0x100>
	{
		packet->rx_byteReady = 0;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2200      	movs	r2, #0
 800273c:	71da      	strb	r2, [r3, #7]
		uint8_t total_pkt_len,remain_pkt_length;

		unsigned short temp_crc;
		// length of the package is sent in the third byte
		total_pkt_len = packet->buffer[2] + 3;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	7a9b      	ldrb	r3, [r3, #10]
 8002742:	3303      	adds	r3, #3
 8002744:	73fb      	strb	r3, [r7, #15]

//		HAL_UART_Receive_IT(packet->huart, &packet->buffer[packet->min_pkt_lenght], packet->buffer[2]);
		remain_pkt_length = total_pkt_len - packet->min_pkt_lenght;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	791b      	ldrb	r3, [r3, #4]
 800274a:	7bfa      	ldrb	r2, [r7, #15]
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	73bb      	strb	r3, [r7, #14]

		if(remain_pkt_length)
 8002750:	7bbb      	ldrb	r3, [r7, #14]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d009      	beq.n	800276a <LRL_rxPacket+0x42>
		{
//			HAL_UART_Transmit(&huart1, "HELLO", sizeof("HELLO"), 10);
			HAL_UART_Receive(packet->huart, &packet->buffer[3], remain_pkt_length,1);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6818      	ldr	r0, [r3, #0]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	f103 010b 	add.w	r1, r3, #11
 8002760:	7bbb      	ldrb	r3, [r7, #14]
 8002762:	b29a      	uxth	r2, r3
 8002764:	2301      	movs	r3, #1
 8002766:	f007 fbe8 	bl	8009f3a <HAL_UART_Receive>
		}

		LRL_UpdateCRC(0, packet->buffer, total_pkt_len - 2 ,temp_crc);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	f103 0108 	add.w	r1, r3, #8
 8002770:	7bfb      	ldrb	r3, [r7, #15]
 8002772:	b29b      	uxth	r3, r3
 8002774:	3b02      	subs	r3, #2
 8002776:	b29a      	uxth	r2, r3
 8002778:	89bb      	ldrh	r3, [r7, #12]
 800277a:	2000      	movs	r0, #0
 800277c:	f7ff ff88 	bl	8002690 <LRL_UpdateCRC>

		if(temp_crc == (packet->buffer[total_pkt_len - 2]<<8)|(packet->buffer[total_pkt_len - 1]))
 8002780:	89ba      	ldrh	r2, [r7, #12]
 8002782:	7bfb      	ldrb	r3, [r7, #15]
 8002784:	3b02      	subs	r3, #2
 8002786:	6879      	ldr	r1, [r7, #4]
 8002788:	440b      	add	r3, r1
 800278a:	7a1b      	ldrb	r3, [r3, #8]
 800278c:	021b      	lsls	r3, r3, #8
 800278e:	429a      	cmp	r2, r3
 8002790:	bf0c      	ite	eq
 8002792:	2301      	moveq	r3, #1
 8002794:	2300      	movne	r3, #0
 8002796:	b2db      	uxtb	r3, r3
 8002798:	4619      	mov	r1, r3
 800279a:	7bfb      	ldrb	r3, [r7, #15]
 800279c:	3b01      	subs	r3, #1
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	4413      	add	r3, r2
 80027a2:	7a1b      	ldrb	r3, [r3, #8]
 80027a4:	430b      	orrs	r3, r1
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d003      	beq.n	80027b2 <LRL_rxPacket+0x8a>
		{
			packet->rx_dataValid = 1;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2201      	movs	r2, #1
 80027ae:	719a      	strb	r2, [r3, #6]
 80027b0:	e002      	b.n	80027b8 <LRL_rxPacket+0x90>
		}
		else
		{
			packet->rx_dataValid = 0;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2200      	movs	r2, #0
 80027b6:	719a      	strb	r2, [r3, #6]
		}
	    packet->left = (int16_t)((packet->buffer[4] << 8) | packet->buffer[5]);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	7b1b      	ldrb	r3, [r3, #12]
 80027bc:	021b      	lsls	r3, r3, #8
 80027be:	b21a      	sxth	r2, r3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	7b5b      	ldrb	r3, [r3, #13]
 80027c4:	b21b      	sxth	r3, r3
 80027c6:	4313      	orrs	r3, r2
 80027c8:	b21a      	sxth	r2, r3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	f8a3 2098 	strh.w	r2, [r3, #152]	; 0x98
	    packet->right = (int16_t)((packet->buffer[6] << 8) | packet->buffer[7]);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	7b9b      	ldrb	r3, [r3, #14]
 80027d4:	021b      	lsls	r3, r3, #8
 80027d6:	b21a      	sxth	r2, r3
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	7bdb      	ldrb	r3, [r3, #15]
 80027dc:	b21b      	sxth	r3, r3
 80027de:	4313      	orrs	r3, r2
 80027e0:	b21a      	sxth	r2, r3
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	f8a3 209a 	strh.w	r2, [r3, #154]	; 0x9a
		HAL_UART_Transmit(&huart1, packet->buffer, 3+packet->buffer[2], 10);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	f103 0108 	add.w	r1, r3, #8
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	7a9b      	ldrb	r3, [r3, #10]
 80027f2:	b29b      	uxth	r3, r3
 80027f4:	3303      	adds	r3, #3
 80027f6:	b29a      	uxth	r2, r3
 80027f8:	230a      	movs	r3, #10
 80027fa:	480d      	ldr	r0, [pc, #52]	; (8002830 <LRL_rxPacket+0x108>)
 80027fc:	f007 fb0b 	bl	8009e16 <HAL_UART_Transmit>
		memset(packet->buffer, 0, packet->max_pkt_lenght*sizeof(packet->buffer[0]));
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	f103 0008 	add.w	r0, r3, #8
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	795b      	ldrb	r3, [r3, #5]
 800280a:	461a      	mov	r2, r3
 800280c:	2100      	movs	r1, #0
 800280e:	f008 fbf9 	bl	800b004 <memset>
		HAL_UART_Receive_IT(packet->huart, packet->buffer, packet->min_pkt_lenght);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6818      	ldr	r0, [r3, #0]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	f103 0108 	add.w	r1, r3, #8
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	791b      	ldrb	r3, [r3, #4]
 8002820:	b29b      	uxth	r3, r3
 8002822:	461a      	mov	r2, r3
 8002824:	f007 fc2b 	bl	800a07e <HAL_UART_Receive_IT>

	}
}
 8002828:	bf00      	nop
 800282a:	3710      	adds	r7, #16
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	20000a28 	.word	0x20000a28

08002834 <LRL_PID_Init>:
#include "pid.h"
#include "main.h"


void LRL_PID_Init(pid_cfgType *pid_cfg,uint8_t AntiWindup)
	{
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	460b      	mov	r3, r1
 800283e:	70fb      	strb	r3, [r7, #3]
	// Resetting the PID parameters
	pid_cfg->Anti_windup_EN = AntiWindup;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	78fa      	ldrb	r2, [r7, #3]
 8002844:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	pid_cfg->Prev_Measurement = 0.0f;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	f04f 0200 	mov.w	r2, #0
 800284e:	61da      	str	r2, [r3, #28]
	pid_cfg->Integrator_Amount = 0;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	f04f 0200 	mov.w	r2, #0
 8002856:	615a      	str	r2, [r3, #20]
	pid_cfg->Prev_Error = 0.0f;// initial error you can change it if by default you have an error
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f04f 0200 	mov.w	r2, #0
 800285e:	621a      	str	r2, [r3, #32]
	pid_cfg->Control_Signal = 0;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2200      	movs	r2, #0
 8002864:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	}
 8002868:	bf00      	nop
 800286a:	370c      	adds	r7, #12
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr

08002874 <LRL_PID_Update>:

void LRL_PID_Update(pid_cfgType *pid_cfg, float measurement, float set_point)
	{
 8002874:	b480      	push	{r7}
 8002876:	b085      	sub	sp, #20
 8002878:	af00      	add	r7, sp, #0
 800287a:	60f8      	str	r0, [r7, #12]
 800287c:	ed87 0a02 	vstr	s0, [r7, #8]
 8002880:	edc7 0a01 	vstr	s1, [r7, #4]
	pid_cfg->Error = set_point - measurement;
 8002884:	ed97 7a01 	vldr	s14, [r7, #4]
 8002888:	edd7 7a02 	vldr	s15, [r7, #8]
 800288c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	pid_cfg->Error = pid_cfg->Error * Speed2PWM_Rate;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800289c:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 80029cc <LRL_PID_Update+0x158>
 80028a0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80028a4:	eddf 6a4a 	vldr	s13, [pc, #296]	; 80029d0 <LRL_PID_Update+0x15c>
 80028a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	// Setting Values
//	float P = pid_cfg->Kp * pid_cfg->Error;
	pid_cfg->Integrator_Amount += (pid_cfg->Ts*(pid_cfg->Ki * (pid_cfg->Error + pid_cfg->Prev_Error)));
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	ed93 7a05 	vldr	s14, [r3, #20]
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	edd3 6a03 	vldr	s13, [r3, #12]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	ed93 6a01 	vldr	s12, [r3, #4]
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	edd3 5a0b 	vldr	s11, [r3, #44]	; 0x2c
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	edd3 7a08 	vldr	s15, [r3, #32]
 80028d0:	ee75 7aa7 	vadd.f32	s15, s11, s15
 80028d4:	ee66 7a27 	vmul.f32	s15, s12, s15
 80028d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	edc3 7a05 	vstr	s15, [r3, #20]
//	float I = pid_cfg->Integrator_Amount;
	pid_cfg->Differentiator_Amount = 0;//pid_cfg->Kd * (measurement - pid_cfg->Prev_Measurement)/(pid_cfg->Ts);
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	f04f 0200 	mov.w	r2, #0
 80028ec:	619a      	str	r2, [r3, #24]
                        + (2.0f * pid->tau - pid->T) * pid->differentiator)
                        / (2.0f * pid->tau + pid->T);
     */


	pid_cfg->Control_Signal = (pid_cfg->Kp * pid_cfg->Error) + pid_cfg->Integrator_Amount + pid_cfg->Differentiator_Amount;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	ed93 7a00 	vldr	s14, [r3]
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80028fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	edd3 7a05 	vldr	s15, [r3, #20]
 8002904:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	edd3 7a06 	vldr	s15, [r3, #24]
 800290e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002912:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002916:	edc7 7a00 	vstr	s15, [r7]
 800291a:	783b      	ldrb	r3, [r7, #0]
 800291c:	b25a      	sxtb	r2, r3
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if(pid_cfg->Anti_windup_EN == 1)
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800292a:	2b01      	cmp	r3, #1
 800292c:	d124      	bne.n	8002978 <LRL_PID_Update+0x104>
	{

		if(pid_cfg->Control_Signal <= Upper_Saturation_Limit)
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	f993 3024 	ldrsb.w	r3, [r3, #36]	; 0x24
 8002934:	2b64      	cmp	r3, #100	; 0x64
 8002936:	dc04      	bgt.n	8002942 <LRL_PID_Update+0xce>
			{
			//pid_cfg->Integrator_Amount += (pid_cfg->Ts*(pid_cfg->Ki * (pid_cfg->Error + pid_cfg->Prev_Error)));
			pid_cfg->Wind_Up_Amount = pid_cfg->Integrator_Amount;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	695a      	ldr	r2, [r3, #20]
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	629a      	str	r2, [r3, #40]	; 0x28
 8002940:	e01a      	b.n	8002978 <LRL_PID_Update+0x104>
			}
		else
			{
			pid_cfg->Control_Signal = (pid_cfg->Kp * pid_cfg->Error) + pid_cfg->Wind_Up_Amount + pid_cfg->Differentiator_Amount;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	ed93 7a00 	vldr	s14, [r3]
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800294e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8002958:	ee37 7a27 	vadd.f32	s14, s14, s15
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	edd3 7a06 	vldr	s15, [r3, #24]
 8002962:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002966:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800296a:	edc7 7a00 	vstr	s15, [r7]
 800296e:	783b      	ldrb	r3, [r7, #0]
 8002970:	b25a      	sxtb	r2, r3
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		}


	//pid_cfg->Control_Signal = (pid_cfg->Kp * pid_cfg->Error) + pid_cfg->Integrator_Amount + pid_cfg->Differentiator_Amount;

	if(pid_cfg->Control_Signal > pid_cfg->Upper_Limit_Saturation)
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	f993 2024 	ldrsb.w	r2, [r3, #36]	; 0x24
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	f993 3011 	ldrsb.w	r3, [r3, #17]
 8002984:	429a      	cmp	r2, r3
 8002986:	dd06      	ble.n	8002996 <LRL_PID_Update+0x122>
	  {
		pid_cfg->Control_Signal = pid_cfg->Upper_Limit_Saturation;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	f993 2011 	ldrsb.w	r2, [r3, #17]
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002994:	e00d      	b.n	80029b2 <LRL_PID_Update+0x13e>
	  }
	else if(pid_cfg->Control_Signal < pid_cfg->Lower_Limit_Saturation)
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	f993 2024 	ldrsb.w	r2, [r3, #36]	; 0x24
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	f993 3010 	ldrsb.w	r3, [r3, #16]
 80029a2:	429a      	cmp	r2, r3
 80029a4:	da05      	bge.n	80029b2 <LRL_PID_Update+0x13e>
	  {
		pid_cfg->Control_Signal = pid_cfg->Lower_Limit_Saturation;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	f993 2010 	ldrsb.w	r2, [r3, #16]
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	  }


	pid_cfg->Prev_Measurement = measurement;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	68ba      	ldr	r2, [r7, #8]
 80029b6:	61da      	str	r2, [r3, #28]
	pid_cfg->Prev_Error = pid_cfg->Error;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	621a      	str	r2, [r3, #32]


	}
 80029c0:	bf00      	nop
 80029c2:	3714      	adds	r7, #20
 80029c4:	46bd      	mov	sp, r7
 80029c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ca:	4770      	bx	lr
 80029cc:	42960000 	.word	0x42960000
 80029d0:	435a0000 	.word	0x435a0000

080029d4 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80029d8:	4b17      	ldr	r3, [pc, #92]	; (8002a38 <MX_SPI2_Init+0x64>)
 80029da:	4a18      	ldr	r2, [pc, #96]	; (8002a3c <MX_SPI2_Init+0x68>)
 80029dc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80029de:	4b16      	ldr	r3, [pc, #88]	; (8002a38 <MX_SPI2_Init+0x64>)
 80029e0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80029e4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80029e6:	4b14      	ldr	r3, [pc, #80]	; (8002a38 <MX_SPI2_Init+0x64>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80029ec:	4b12      	ldr	r3, [pc, #72]	; (8002a38 <MX_SPI2_Init+0x64>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80029f2:	4b11      	ldr	r3, [pc, #68]	; (8002a38 <MX_SPI2_Init+0x64>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80029f8:	4b0f      	ldr	r3, [pc, #60]	; (8002a38 <MX_SPI2_Init+0x64>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80029fe:	4b0e      	ldr	r3, [pc, #56]	; (8002a38 <MX_SPI2_Init+0x64>)
 8002a00:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a04:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a06:	4b0c      	ldr	r3, [pc, #48]	; (8002a38 <MX_SPI2_Init+0x64>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a0c:	4b0a      	ldr	r3, [pc, #40]	; (8002a38 <MX_SPI2_Init+0x64>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a12:	4b09      	ldr	r3, [pc, #36]	; (8002a38 <MX_SPI2_Init+0x64>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a18:	4b07      	ldr	r3, [pc, #28]	; (8002a38 <MX_SPI2_Init+0x64>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002a1e:	4b06      	ldr	r3, [pc, #24]	; (8002a38 <MX_SPI2_Init+0x64>)
 8002a20:	220a      	movs	r2, #10
 8002a22:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002a24:	4804      	ldr	r0, [pc, #16]	; (8002a38 <MX_SPI2_Init+0x64>)
 8002a26:	f005 fc21 	bl	800826c <HAL_SPI_Init>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d001      	beq.n	8002a34 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002a30:	f7ff f812 	bl	8001a58 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002a34:	bf00      	nop
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	2000077c 	.word	0x2000077c
 8002a3c:	40003800 	.word	0x40003800

08002a40 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8002a44:	4b17      	ldr	r3, [pc, #92]	; (8002aa4 <MX_SPI3_Init+0x64>)
 8002a46:	4a18      	ldr	r2, [pc, #96]	; (8002aa8 <MX_SPI3_Init+0x68>)
 8002a48:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002a4a:	4b16      	ldr	r3, [pc, #88]	; (8002aa4 <MX_SPI3_Init+0x64>)
 8002a4c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002a50:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002a52:	4b14      	ldr	r3, [pc, #80]	; (8002aa4 <MX_SPI3_Init+0x64>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a58:	4b12      	ldr	r3, [pc, #72]	; (8002aa4 <MX_SPI3_Init+0x64>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a5e:	4b11      	ldr	r3, [pc, #68]	; (8002aa4 <MX_SPI3_Init+0x64>)
 8002a60:	2200      	movs	r2, #0
 8002a62:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002a64:	4b0f      	ldr	r3, [pc, #60]	; (8002aa4 <MX_SPI3_Init+0x64>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002a6a:	4b0e      	ldr	r3, [pc, #56]	; (8002aa4 <MX_SPI3_Init+0x64>)
 8002a6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a70:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a72:	4b0c      	ldr	r3, [pc, #48]	; (8002aa4 <MX_SPI3_Init+0x64>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a78:	4b0a      	ldr	r3, [pc, #40]	; (8002aa4 <MX_SPI3_Init+0x64>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a7e:	4b09      	ldr	r3, [pc, #36]	; (8002aa4 <MX_SPI3_Init+0x64>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a84:	4b07      	ldr	r3, [pc, #28]	; (8002aa4 <MX_SPI3_Init+0x64>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002a8a:	4b06      	ldr	r3, [pc, #24]	; (8002aa4 <MX_SPI3_Init+0x64>)
 8002a8c:	220a      	movs	r2, #10
 8002a8e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002a90:	4804      	ldr	r0, [pc, #16]	; (8002aa4 <MX_SPI3_Init+0x64>)
 8002a92:	f005 fbeb 	bl	800826c <HAL_SPI_Init>
 8002a96:	4603      	mov	r3, r0
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d001      	beq.n	8002aa0 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8002a9c:	f7fe ffdc 	bl	8001a58 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002aa0:	bf00      	nop
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	200007d4 	.word	0x200007d4
 8002aa8:	40003c00 	.word	0x40003c00

08002aac <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b08c      	sub	sp, #48	; 0x30
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ab4:	f107 031c 	add.w	r3, r7, #28
 8002ab8:	2200      	movs	r2, #0
 8002aba:	601a      	str	r2, [r3, #0]
 8002abc:	605a      	str	r2, [r3, #4]
 8002abe:	609a      	str	r2, [r3, #8]
 8002ac0:	60da      	str	r2, [r3, #12]
 8002ac2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a42      	ldr	r2, [pc, #264]	; (8002bd4 <HAL_SPI_MspInit+0x128>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d14b      	bne.n	8002b66 <HAL_SPI_MspInit+0xba>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002ace:	2300      	movs	r3, #0
 8002ad0:	61bb      	str	r3, [r7, #24]
 8002ad2:	4b41      	ldr	r3, [pc, #260]	; (8002bd8 <HAL_SPI_MspInit+0x12c>)
 8002ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad6:	4a40      	ldr	r2, [pc, #256]	; (8002bd8 <HAL_SPI_MspInit+0x12c>)
 8002ad8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002adc:	6413      	str	r3, [r2, #64]	; 0x40
 8002ade:	4b3e      	ldr	r3, [pc, #248]	; (8002bd8 <HAL_SPI_MspInit+0x12c>)
 8002ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ae6:	61bb      	str	r3, [r7, #24]
 8002ae8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002aea:	2300      	movs	r3, #0
 8002aec:	617b      	str	r3, [r7, #20]
 8002aee:	4b3a      	ldr	r3, [pc, #232]	; (8002bd8 <HAL_SPI_MspInit+0x12c>)
 8002af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af2:	4a39      	ldr	r2, [pc, #228]	; (8002bd8 <HAL_SPI_MspInit+0x12c>)
 8002af4:	f043 0304 	orr.w	r3, r3, #4
 8002af8:	6313      	str	r3, [r2, #48]	; 0x30
 8002afa:	4b37      	ldr	r3, [pc, #220]	; (8002bd8 <HAL_SPI_MspInit+0x12c>)
 8002afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002afe:	f003 0304 	and.w	r3, r3, #4
 8002b02:	617b      	str	r3, [r7, #20]
 8002b04:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b06:	2300      	movs	r3, #0
 8002b08:	613b      	str	r3, [r7, #16]
 8002b0a:	4b33      	ldr	r3, [pc, #204]	; (8002bd8 <HAL_SPI_MspInit+0x12c>)
 8002b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b0e:	4a32      	ldr	r2, [pc, #200]	; (8002bd8 <HAL_SPI_MspInit+0x12c>)
 8002b10:	f043 0302 	orr.w	r3, r3, #2
 8002b14:	6313      	str	r3, [r2, #48]	; 0x30
 8002b16:	4b30      	ldr	r3, [pc, #192]	; (8002bd8 <HAL_SPI_MspInit+0x12c>)
 8002b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b1a:	f003 0302 	and.w	r3, r3, #2
 8002b1e:	613b      	str	r3, [r7, #16]
 8002b20:	693b      	ldr	r3, [r7, #16]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = JET_SPI_MISO_Pin|JET_SPI_MOSI_Pin;
 8002b22:	230c      	movs	r3, #12
 8002b24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b26:	2302      	movs	r3, #2
 8002b28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002b32:	2305      	movs	r3, #5
 8002b34:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b36:	f107 031c 	add.w	r3, r7, #28
 8002b3a:	4619      	mov	r1, r3
 8002b3c:	4827      	ldr	r0, [pc, #156]	; (8002bdc <HAL_SPI_MspInit+0x130>)
 8002b3e:	f001 ff77 	bl	8004a30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = JET_SPI_SCK_Pin;
 8002b42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b48:	2302      	movs	r3, #2
 8002b4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b50:	2303      	movs	r3, #3
 8002b52:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002b54:	2305      	movs	r3, #5
 8002b56:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(JET_SPI_SCK_GPIO_Port, &GPIO_InitStruct);
 8002b58:	f107 031c 	add.w	r3, r7, #28
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	4820      	ldr	r0, [pc, #128]	; (8002be0 <HAL_SPI_MspInit+0x134>)
 8002b60:	f001 ff66 	bl	8004a30 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8002b64:	e031      	b.n	8002bca <HAL_SPI_MspInit+0x11e>
  else if(spiHandle->Instance==SPI3)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a1e      	ldr	r2, [pc, #120]	; (8002be4 <HAL_SPI_MspInit+0x138>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d12c      	bne.n	8002bca <HAL_SPI_MspInit+0x11e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002b70:	2300      	movs	r3, #0
 8002b72:	60fb      	str	r3, [r7, #12]
 8002b74:	4b18      	ldr	r3, [pc, #96]	; (8002bd8 <HAL_SPI_MspInit+0x12c>)
 8002b76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b78:	4a17      	ldr	r2, [pc, #92]	; (8002bd8 <HAL_SPI_MspInit+0x12c>)
 8002b7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b7e:	6413      	str	r3, [r2, #64]	; 0x40
 8002b80:	4b15      	ldr	r3, [pc, #84]	; (8002bd8 <HAL_SPI_MspInit+0x12c>)
 8002b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b88:	60fb      	str	r3, [r7, #12]
 8002b8a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	60bb      	str	r3, [r7, #8]
 8002b90:	4b11      	ldr	r3, [pc, #68]	; (8002bd8 <HAL_SPI_MspInit+0x12c>)
 8002b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b94:	4a10      	ldr	r2, [pc, #64]	; (8002bd8 <HAL_SPI_MspInit+0x12c>)
 8002b96:	f043 0304 	orr.w	r3, r3, #4
 8002b9a:	6313      	str	r3, [r2, #48]	; 0x30
 8002b9c:	4b0e      	ldr	r3, [pc, #56]	; (8002bd8 <HAL_SPI_MspInit+0x12c>)
 8002b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba0:	f003 0304 	and.w	r3, r3, #4
 8002ba4:	60bb      	str	r3, [r7, #8]
 8002ba6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002ba8:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002bac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bae:	2302      	movs	r3, #2
 8002bb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bb6:	2303      	movs	r3, #3
 8002bb8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002bba:	2306      	movs	r3, #6
 8002bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bbe:	f107 031c 	add.w	r3, r7, #28
 8002bc2:	4619      	mov	r1, r3
 8002bc4:	4805      	ldr	r0, [pc, #20]	; (8002bdc <HAL_SPI_MspInit+0x130>)
 8002bc6:	f001 ff33 	bl	8004a30 <HAL_GPIO_Init>
}
 8002bca:	bf00      	nop
 8002bcc:	3730      	adds	r7, #48	; 0x30
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	40003800 	.word	0x40003800
 8002bd8:	40023800 	.word	0x40023800
 8002bdc:	40020800 	.word	0x40020800
 8002be0:	40020400 	.word	0x40020400
 8002be4:	40003c00 	.word	0x40003c00

08002be8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b083      	sub	sp, #12
 8002bec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bee:	2300      	movs	r3, #0
 8002bf0:	607b      	str	r3, [r7, #4]
 8002bf2:	4b10      	ldr	r3, [pc, #64]	; (8002c34 <HAL_MspInit+0x4c>)
 8002bf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bf6:	4a0f      	ldr	r2, [pc, #60]	; (8002c34 <HAL_MspInit+0x4c>)
 8002bf8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bfc:	6453      	str	r3, [r2, #68]	; 0x44
 8002bfe:	4b0d      	ldr	r3, [pc, #52]	; (8002c34 <HAL_MspInit+0x4c>)
 8002c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c06:	607b      	str	r3, [r7, #4]
 8002c08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	603b      	str	r3, [r7, #0]
 8002c0e:	4b09      	ldr	r3, [pc, #36]	; (8002c34 <HAL_MspInit+0x4c>)
 8002c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c12:	4a08      	ldr	r2, [pc, #32]	; (8002c34 <HAL_MspInit+0x4c>)
 8002c14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c18:	6413      	str	r3, [r2, #64]	; 0x40
 8002c1a:	4b06      	ldr	r3, [pc, #24]	; (8002c34 <HAL_MspInit+0x4c>)
 8002c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c22:	603b      	str	r3, [r7, #0]
 8002c24:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c26:	bf00      	nop
 8002c28:	370c      	adds	r7, #12
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr
 8002c32:	bf00      	nop
 8002c34:	40023800 	.word	0x40023800

08002c38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002c3c:	e7fe      	b.n	8002c3c <NMI_Handler+0x4>

08002c3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c3e:	b480      	push	{r7}
 8002c40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c42:	e7fe      	b.n	8002c42 <HardFault_Handler+0x4>

08002c44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c48:	e7fe      	b.n	8002c48 <MemManage_Handler+0x4>

08002c4a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c4a:	b480      	push	{r7}
 8002c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c4e:	e7fe      	b.n	8002c4e <BusFault_Handler+0x4>

08002c50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c50:	b480      	push	{r7}
 8002c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c54:	e7fe      	b.n	8002c54 <UsageFault_Handler+0x4>

08002c56 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c56:	b480      	push	{r7}
 8002c58:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c5a:	bf00      	nop
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c62:	4770      	bx	lr

08002c64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c68:	bf00      	nop
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr

08002c72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c72:	b480      	push	{r7}
 8002c74:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c76:	bf00      	nop
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr

08002c80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c84:	f000 ff54 	bl	8003b30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c88:	bf00      	nop
 8002c8a:	bd80      	pop	{r7, pc}

08002c8c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002c90:	4802      	ldr	r0, [pc, #8]	; (8002c9c <TIM4_IRQHandler+0x10>)
 8002c92:	f006 f801 	bl	8008c98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002c96:	bf00      	nop
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	20000908 	.word	0x20000908

08002ca0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002ca4:	4802      	ldr	r0, [pc, #8]	; (8002cb0 <USART1_IRQHandler+0x10>)
 8002ca6:	f007 fa1b 	bl	800a0e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002caa:	bf00      	nop
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	20000a28 	.word	0x20000a28

08002cb4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002cb8:	4802      	ldr	r0, [pc, #8]	; (8002cc4 <USART2_IRQHandler+0x10>)
 8002cba:	f007 fa11 	bl	800a0e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002cbe:	bf00      	nop
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	20000a6c 	.word	0x20000a6c

08002cc8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002ccc:	4802      	ldr	r0, [pc, #8]	; (8002cd8 <TIM5_IRQHandler+0x10>)
 8002cce:	f005 ffe3 	bl	8008c98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002cd2:	bf00      	nop
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	20000950 	.word	0x20000950

08002cdc <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 8002ce0:	4802      	ldr	r0, [pc, #8]	; (8002cec <I2C3_EV_IRQHandler+0x10>)
 8002ce2:	f002 fdbd 	bl	8005860 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 8002ce6:	bf00      	nop
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	20000658 	.word	0x20000658

08002cf0 <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 8002cf4:	4802      	ldr	r0, [pc, #8]	; (8002d00 <I2C3_ER_IRQHandler+0x10>)
 8002cf6:	f002 ff24 	bl	8005b42 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 8002cfa:	bf00      	nop
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	20000658 	.word	0x20000658

08002d04 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002d04:	b480      	push	{r7}
 8002d06:	af00      	add	r7, sp, #0
	return 1;
 8002d08:	2301      	movs	r3, #1
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr

08002d14 <_kill>:

int _kill(int pid, int sig)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
 8002d1c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002d1e:	f008 f947 	bl	800afb0 <__errno>
 8002d22:	4603      	mov	r3, r0
 8002d24:	2216      	movs	r2, #22
 8002d26:	601a      	str	r2, [r3, #0]
	return -1;
 8002d28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3708      	adds	r7, #8
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}

08002d34 <_exit>:

void _exit (int status)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002d3c:	f04f 31ff 	mov.w	r1, #4294967295
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	f7ff ffe7 	bl	8002d14 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002d46:	e7fe      	b.n	8002d46 <_exit+0x12>

08002d48 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b086      	sub	sp, #24
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	60f8      	str	r0, [r7, #12]
 8002d50:	60b9      	str	r1, [r7, #8]
 8002d52:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d54:	2300      	movs	r3, #0
 8002d56:	617b      	str	r3, [r7, #20]
 8002d58:	e00a      	b.n	8002d70 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002d5a:	f3af 8000 	nop.w
 8002d5e:	4601      	mov	r1, r0
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	1c5a      	adds	r2, r3, #1
 8002d64:	60ba      	str	r2, [r7, #8]
 8002d66:	b2ca      	uxtb	r2, r1
 8002d68:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	3301      	adds	r3, #1
 8002d6e:	617b      	str	r3, [r7, #20]
 8002d70:	697a      	ldr	r2, [r7, #20]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	429a      	cmp	r2, r3
 8002d76:	dbf0      	blt.n	8002d5a <_read+0x12>
	}

return len;
 8002d78:	687b      	ldr	r3, [r7, #4]
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	3718      	adds	r7, #24
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}

08002d82 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d82:	b580      	push	{r7, lr}
 8002d84:	b086      	sub	sp, #24
 8002d86:	af00      	add	r7, sp, #0
 8002d88:	60f8      	str	r0, [r7, #12]
 8002d8a:	60b9      	str	r1, [r7, #8]
 8002d8c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d8e:	2300      	movs	r3, #0
 8002d90:	617b      	str	r3, [r7, #20]
 8002d92:	e009      	b.n	8002da8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	1c5a      	adds	r2, r3, #1
 8002d98:	60ba      	str	r2, [r7, #8]
 8002d9a:	781b      	ldrb	r3, [r3, #0]
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f7fe fc9f 	bl	80016e0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	3301      	adds	r3, #1
 8002da6:	617b      	str	r3, [r7, #20]
 8002da8:	697a      	ldr	r2, [r7, #20]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	429a      	cmp	r2, r3
 8002dae:	dbf1      	blt.n	8002d94 <_write+0x12>
	}
	return len;
 8002db0:	687b      	ldr	r3, [r7, #4]
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3718      	adds	r7, #24
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}

08002dba <_close>:

int _close(int file)
{
 8002dba:	b480      	push	{r7}
 8002dbc:	b083      	sub	sp, #12
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	6078      	str	r0, [r7, #4]
	return -1;
 8002dc2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	370c      	adds	r7, #12
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr

08002dd2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002dd2:	b480      	push	{r7}
 8002dd4:	b083      	sub	sp, #12
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	6078      	str	r0, [r7, #4]
 8002dda:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002de2:	605a      	str	r2, [r3, #4]
	return 0;
 8002de4:	2300      	movs	r3, #0
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	370c      	adds	r7, #12
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr

08002df2 <_isatty>:

int _isatty(int file)
{
 8002df2:	b480      	push	{r7}
 8002df4:	b083      	sub	sp, #12
 8002df6:	af00      	add	r7, sp, #0
 8002df8:	6078      	str	r0, [r7, #4]
	return 1;
 8002dfa:	2301      	movs	r3, #1
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	370c      	adds	r7, #12
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr

08002e08 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b085      	sub	sp, #20
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	60f8      	str	r0, [r7, #12]
 8002e10:	60b9      	str	r1, [r7, #8]
 8002e12:	607a      	str	r2, [r7, #4]
	return 0;
 8002e14:	2300      	movs	r3, #0
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3714      	adds	r7, #20
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr
	...

08002e24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b086      	sub	sp, #24
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e2c:	4a14      	ldr	r2, [pc, #80]	; (8002e80 <_sbrk+0x5c>)
 8002e2e:	4b15      	ldr	r3, [pc, #84]	; (8002e84 <_sbrk+0x60>)
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e38:	4b13      	ldr	r3, [pc, #76]	; (8002e88 <_sbrk+0x64>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d102      	bne.n	8002e46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e40:	4b11      	ldr	r3, [pc, #68]	; (8002e88 <_sbrk+0x64>)
 8002e42:	4a12      	ldr	r2, [pc, #72]	; (8002e8c <_sbrk+0x68>)
 8002e44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e46:	4b10      	ldr	r3, [pc, #64]	; (8002e88 <_sbrk+0x64>)
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	4413      	add	r3, r2
 8002e4e:	693a      	ldr	r2, [r7, #16]
 8002e50:	429a      	cmp	r2, r3
 8002e52:	d207      	bcs.n	8002e64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e54:	f008 f8ac 	bl	800afb0 <__errno>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	220c      	movs	r2, #12
 8002e5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e5e:	f04f 33ff 	mov.w	r3, #4294967295
 8002e62:	e009      	b.n	8002e78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e64:	4b08      	ldr	r3, [pc, #32]	; (8002e88 <_sbrk+0x64>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e6a:	4b07      	ldr	r3, [pc, #28]	; (8002e88 <_sbrk+0x64>)
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	4413      	add	r3, r2
 8002e72:	4a05      	ldr	r2, [pc, #20]	; (8002e88 <_sbrk+0x64>)
 8002e74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e76:	68fb      	ldr	r3, [r7, #12]
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3718      	adds	r7, #24
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	20020000 	.word	0x20020000
 8002e84:	00000400 	.word	0x00000400
 8002e88:	2000082c 	.word	0x2000082c
 8002e8c:	20000ac8 	.word	0x20000ac8

08002e90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e90:	b480      	push	{r7}
 8002e92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e94:	4b06      	ldr	r3, [pc, #24]	; (8002eb0 <SystemInit+0x20>)
 8002e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e9a:	4a05      	ldr	r2, [pc, #20]	; (8002eb0 <SystemInit+0x20>)
 8002e9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ea0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ea4:	bf00      	nop
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr
 8002eae:	bf00      	nop
 8002eb0:	e000ed00 	.word	0xe000ed00

08002eb4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim9;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b086      	sub	sp, #24
 8002eb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002eba:	f107 0308 	add.w	r3, r7, #8
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	601a      	str	r2, [r3, #0]
 8002ec2:	605a      	str	r2, [r3, #4]
 8002ec4:	609a      	str	r2, [r3, #8]
 8002ec6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ec8:	463b      	mov	r3, r7
 8002eca:	2200      	movs	r2, #0
 8002ecc:	601a      	str	r2, [r3, #0]
 8002ece:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002ed0:	4b1e      	ldr	r3, [pc, #120]	; (8002f4c <MX_TIM1_Init+0x98>)
 8002ed2:	4a1f      	ldr	r2, [pc, #124]	; (8002f50 <MX_TIM1_Init+0x9c>)
 8002ed4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 8002ed6:	4b1d      	ldr	r3, [pc, #116]	; (8002f4c <MX_TIM1_Init+0x98>)
 8002ed8:	22a7      	movs	r2, #167	; 0xa7
 8002eda:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002edc:	4b1b      	ldr	r3, [pc, #108]	; (8002f4c <MX_TIM1_Init+0x98>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002ee2:	4b1a      	ldr	r3, [pc, #104]	; (8002f4c <MX_TIM1_Init+0x98>)
 8002ee4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ee8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002eea:	4b18      	ldr	r3, [pc, #96]	; (8002f4c <MX_TIM1_Init+0x98>)
 8002eec:	2200      	movs	r2, #0
 8002eee:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002ef0:	4b16      	ldr	r3, [pc, #88]	; (8002f4c <MX_TIM1_Init+0x98>)
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ef6:	4b15      	ldr	r3, [pc, #84]	; (8002f4c <MX_TIM1_Init+0x98>)
 8002ef8:	2200      	movs	r2, #0
 8002efa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002efc:	4813      	ldr	r0, [pc, #76]	; (8002f4c <MX_TIM1_Init+0x98>)
 8002efe:	f005 fa3e 	bl	800837e <HAL_TIM_Base_Init>
 8002f02:	4603      	mov	r3, r0
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d001      	beq.n	8002f0c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8002f08:	f7fe fda6 	bl	8001a58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f10:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002f12:	f107 0308 	add.w	r3, r7, #8
 8002f16:	4619      	mov	r1, r3
 8002f18:	480c      	ldr	r0, [pc, #48]	; (8002f4c <MX_TIM1_Init+0x98>)
 8002f1a:	f006 f923 	bl	8009164 <HAL_TIM_ConfigClockSource>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d001      	beq.n	8002f28 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8002f24:	f7fe fd98 	bl	8001a58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002f30:	463b      	mov	r3, r7
 8002f32:	4619      	mov	r1, r3
 8002f34:	4805      	ldr	r0, [pc, #20]	; (8002f4c <MX_TIM1_Init+0x98>)
 8002f36:	f006 fe3f 	bl	8009bb8 <HAL_TIMEx_MasterConfigSynchronization>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d001      	beq.n	8002f44 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002f40:	f7fe fd8a 	bl	8001a58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002f44:	bf00      	nop
 8002f46:	3718      	adds	r7, #24
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	20000830 	.word	0x20000830
 8002f50:	40010000 	.word	0x40010000

08002f54 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b08c      	sub	sp, #48	; 0x30
 8002f58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002f5a:	f107 030c 	add.w	r3, r7, #12
 8002f5e:	2224      	movs	r2, #36	; 0x24
 8002f60:	2100      	movs	r1, #0
 8002f62:	4618      	mov	r0, r3
 8002f64:	f008 f84e 	bl	800b004 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f68:	1d3b      	adds	r3, r7, #4
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	601a      	str	r2, [r3, #0]
 8002f6e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002f70:	4b21      	ldr	r3, [pc, #132]	; (8002ff8 <MX_TIM2_Init+0xa4>)
 8002f72:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002f76:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002f78:	4b1f      	ldr	r3, [pc, #124]	; (8002ff8 <MX_TIM2_Init+0xa4>)
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f7e:	4b1e      	ldr	r3, [pc, #120]	; (8002ff8 <MX_TIM2_Init+0xa4>)
 8002f80:	2200      	movs	r2, #0
 8002f82:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 48960;
 8002f84:	4b1c      	ldr	r3, [pc, #112]	; (8002ff8 <MX_TIM2_Init+0xa4>)
 8002f86:	f64b 7240 	movw	r2, #48960	; 0xbf40
 8002f8a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f8c:	4b1a      	ldr	r3, [pc, #104]	; (8002ff8 <MX_TIM2_Init+0xa4>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002f92:	4b19      	ldr	r3, [pc, #100]	; (8002ff8 <MX_TIM2_Init+0xa4>)
 8002f94:	2280      	movs	r2, #128	; 0x80
 8002f96:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002f98:	2303      	movs	r3, #3
 8002f9a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8002f9c:	2302      	movs	r3, #2
 8002f9e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8002fa8:	230a      	movs	r3, #10
 8002faa:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002fac:	2300      	movs	r3, #0
 8002fae:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8002fb8:	230a      	movs	r3, #10
 8002fba:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002fbc:	f107 030c 	add.w	r3, r7, #12
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	480d      	ldr	r0, [pc, #52]	; (8002ff8 <MX_TIM2_Init+0xa4>)
 8002fc4:	f005 fd34 	bl	8008a30 <HAL_TIM_Encoder_Init>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d001      	beq.n	8002fd2 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002fce:	f7fe fd43 	bl	8001a58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002fda:	1d3b      	adds	r3, r7, #4
 8002fdc:	4619      	mov	r1, r3
 8002fde:	4806      	ldr	r0, [pc, #24]	; (8002ff8 <MX_TIM2_Init+0xa4>)
 8002fe0:	f006 fdea 	bl	8009bb8 <HAL_TIMEx_MasterConfigSynchronization>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d001      	beq.n	8002fee <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002fea:	f7fe fd35 	bl	8001a58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002fee:	bf00      	nop
 8002ff0:	3730      	adds	r7, #48	; 0x30
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}
 8002ff6:	bf00      	nop
 8002ff8:	20000878 	.word	0x20000878

08002ffc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b08c      	sub	sp, #48	; 0x30
 8003000:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003002:	f107 030c 	add.w	r3, r7, #12
 8003006:	2224      	movs	r2, #36	; 0x24
 8003008:	2100      	movs	r1, #0
 800300a:	4618      	mov	r0, r3
 800300c:	f007 fffa 	bl	800b004 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003010:	1d3b      	adds	r3, r7, #4
 8003012:	2200      	movs	r2, #0
 8003014:	601a      	str	r2, [r3, #0]
 8003016:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003018:	4b20      	ldr	r3, [pc, #128]	; (800309c <MX_TIM3_Init+0xa0>)
 800301a:	4a21      	ldr	r2, [pc, #132]	; (80030a0 <MX_TIM3_Init+0xa4>)
 800301c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800301e:	4b1f      	ldr	r3, [pc, #124]	; (800309c <MX_TIM3_Init+0xa0>)
 8003020:	2200      	movs	r2, #0
 8003022:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003024:	4b1d      	ldr	r3, [pc, #116]	; (800309c <MX_TIM3_Init+0xa0>)
 8003026:	2200      	movs	r2, #0
 8003028:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 48960;
 800302a:	4b1c      	ldr	r3, [pc, #112]	; (800309c <MX_TIM3_Init+0xa0>)
 800302c:	f64b 7240 	movw	r2, #48960	; 0xbf40
 8003030:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003032:	4b1a      	ldr	r3, [pc, #104]	; (800309c <MX_TIM3_Init+0xa0>)
 8003034:	2200      	movs	r2, #0
 8003036:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003038:	4b18      	ldr	r3, [pc, #96]	; (800309c <MX_TIM3_Init+0xa0>)
 800303a:	2280      	movs	r2, #128	; 0x80
 800303c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800303e:	2303      	movs	r3, #3
 8003040:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003042:	2300      	movs	r3, #0
 8003044:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003046:	2301      	movs	r3, #1
 8003048:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800304a:	2300      	movs	r3, #0
 800304c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 800304e:	230a      	movs	r3, #10
 8003050:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003052:	2300      	movs	r3, #0
 8003054:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003056:	2301      	movs	r3, #1
 8003058:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800305a:	2300      	movs	r3, #0
 800305c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 800305e:	230a      	movs	r3, #10
 8003060:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8003062:	f107 030c 	add.w	r3, r7, #12
 8003066:	4619      	mov	r1, r3
 8003068:	480c      	ldr	r0, [pc, #48]	; (800309c <MX_TIM3_Init+0xa0>)
 800306a:	f005 fce1 	bl	8008a30 <HAL_TIM_Encoder_Init>
 800306e:	4603      	mov	r3, r0
 8003070:	2b00      	cmp	r3, #0
 8003072:	d001      	beq.n	8003078 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8003074:	f7fe fcf0 	bl	8001a58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003078:	2300      	movs	r3, #0
 800307a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800307c:	2300      	movs	r3, #0
 800307e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003080:	1d3b      	adds	r3, r7, #4
 8003082:	4619      	mov	r1, r3
 8003084:	4805      	ldr	r0, [pc, #20]	; (800309c <MX_TIM3_Init+0xa0>)
 8003086:	f006 fd97 	bl	8009bb8 <HAL_TIMEx_MasterConfigSynchronization>
 800308a:	4603      	mov	r3, r0
 800308c:	2b00      	cmp	r3, #0
 800308e:	d001      	beq.n	8003094 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8003090:	f7fe fce2 	bl	8001a58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003094:	bf00      	nop
 8003096:	3730      	adds	r7, #48	; 0x30
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}
 800309c:	200008c0 	.word	0x200008c0
 80030a0:	40000400 	.word	0x40000400

080030a4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b08a      	sub	sp, #40	; 0x28
 80030a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030aa:	f107 0318 	add.w	r3, r7, #24
 80030ae:	2200      	movs	r2, #0
 80030b0:	601a      	str	r2, [r3, #0]
 80030b2:	605a      	str	r2, [r3, #4]
 80030b4:	609a      	str	r2, [r3, #8]
 80030b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030b8:	f107 0310 	add.w	r3, r7, #16
 80030bc:	2200      	movs	r2, #0
 80030be:	601a      	str	r2, [r3, #0]
 80030c0:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80030c2:	463b      	mov	r3, r7
 80030c4:	2200      	movs	r2, #0
 80030c6:	601a      	str	r2, [r3, #0]
 80030c8:	605a      	str	r2, [r3, #4]
 80030ca:	609a      	str	r2, [r3, #8]
 80030cc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80030ce:	4b31      	ldr	r3, [pc, #196]	; (8003194 <MX_TIM4_Init+0xf0>)
 80030d0:	4a31      	ldr	r2, [pc, #196]	; (8003198 <MX_TIM4_Init+0xf4>)
 80030d2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80030d4:	4b2f      	ldr	r3, [pc, #188]	; (8003194 <MX_TIM4_Init+0xf0>)
 80030d6:	2200      	movs	r2, #0
 80030d8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030da:	4b2e      	ldr	r3, [pc, #184]	; (8003194 <MX_TIM4_Init+0xf0>)
 80030dc:	2200      	movs	r2, #0
 80030de:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80030e0:	4b2c      	ldr	r3, [pc, #176]	; (8003194 <MX_TIM4_Init+0xf0>)
 80030e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80030e6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030e8:	4b2a      	ldr	r3, [pc, #168]	; (8003194 <MX_TIM4_Init+0xf0>)
 80030ea:	2200      	movs	r2, #0
 80030ec:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030ee:	4b29      	ldr	r3, [pc, #164]	; (8003194 <MX_TIM4_Init+0xf0>)
 80030f0:	2200      	movs	r2, #0
 80030f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80030f4:	4827      	ldr	r0, [pc, #156]	; (8003194 <MX_TIM4_Init+0xf0>)
 80030f6:	f005 f942 	bl	800837e <HAL_TIM_Base_Init>
 80030fa:	4603      	mov	r3, r0
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d001      	beq.n	8003104 <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 8003100:	f7fe fcaa 	bl	8001a58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003104:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003108:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800310a:	f107 0318 	add.w	r3, r7, #24
 800310e:	4619      	mov	r1, r3
 8003110:	4820      	ldr	r0, [pc, #128]	; (8003194 <MX_TIM4_Init+0xf0>)
 8003112:	f006 f827 	bl	8009164 <HAL_TIM_ConfigClockSource>
 8003116:	4603      	mov	r3, r0
 8003118:	2b00      	cmp	r3, #0
 800311a:	d001      	beq.n	8003120 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800311c:	f7fe fc9c 	bl	8001a58 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8003120:	481c      	ldr	r0, [pc, #112]	; (8003194 <MX_TIM4_Init+0xf0>)
 8003122:	f005 fb0d 	bl	8008740 <HAL_TIM_IC_Init>
 8003126:	4603      	mov	r3, r0
 8003128:	2b00      	cmp	r3, #0
 800312a:	d001      	beq.n	8003130 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 800312c:	f7fe fc94 	bl	8001a58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003130:	2300      	movs	r3, #0
 8003132:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003134:	2300      	movs	r3, #0
 8003136:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003138:	f107 0310 	add.w	r3, r7, #16
 800313c:	4619      	mov	r1, r3
 800313e:	4815      	ldr	r0, [pc, #84]	; (8003194 <MX_TIM4_Init+0xf0>)
 8003140:	f006 fd3a 	bl	8009bb8 <HAL_TIMEx_MasterConfigSynchronization>
 8003144:	4603      	mov	r3, r0
 8003146:	2b00      	cmp	r3, #0
 8003148:	d001      	beq.n	800314e <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 800314a:	f7fe fc85 	bl	8001a58 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800314e:	2300      	movs	r3, #0
 8003150:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003152:	2301      	movs	r3, #1
 8003154:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003156:	2300      	movs	r3, #0
 8003158:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800315a:	2300      	movs	r3, #0
 800315c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 800315e:	463b      	mov	r3, r7
 8003160:	2208      	movs	r2, #8
 8003162:	4619      	mov	r1, r3
 8003164:	480b      	ldr	r0, [pc, #44]	; (8003194 <MX_TIM4_Init+0xf0>)
 8003166:	f005 fe9f 	bl	8008ea8 <HAL_TIM_IC_ConfigChannel>
 800316a:	4603      	mov	r3, r0
 800316c:	2b00      	cmp	r3, #0
 800316e:	d001      	beq.n	8003174 <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 8003170:	f7fe fc72 	bl	8001a58 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8003174:	463b      	mov	r3, r7
 8003176:	220c      	movs	r2, #12
 8003178:	4619      	mov	r1, r3
 800317a:	4806      	ldr	r0, [pc, #24]	; (8003194 <MX_TIM4_Init+0xf0>)
 800317c:	f005 fe94 	bl	8008ea8 <HAL_TIM_IC_ConfigChannel>
 8003180:	4603      	mov	r3, r0
 8003182:	2b00      	cmp	r3, #0
 8003184:	d001      	beq.n	800318a <MX_TIM4_Init+0xe6>
  {
    Error_Handler();
 8003186:	f7fe fc67 	bl	8001a58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800318a:	bf00      	nop
 800318c:	3728      	adds	r7, #40	; 0x28
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	20000908 	.word	0x20000908
 8003198:	40000800 	.word	0x40000800

0800319c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b086      	sub	sp, #24
 80031a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80031a2:	f107 0308 	add.w	r3, r7, #8
 80031a6:	2200      	movs	r2, #0
 80031a8:	601a      	str	r2, [r3, #0]
 80031aa:	605a      	str	r2, [r3, #4]
 80031ac:	609a      	str	r2, [r3, #8]
 80031ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031b0:	463b      	mov	r3, r7
 80031b2:	2200      	movs	r2, #0
 80031b4:	601a      	str	r2, [r3, #0]
 80031b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80031b8:	4b1d      	ldr	r3, [pc, #116]	; (8003230 <MX_TIM5_Init+0x94>)
 80031ba:	4a1e      	ldr	r2, [pc, #120]	; (8003234 <MX_TIM5_Init+0x98>)
 80031bc:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 10000;
 80031be:	4b1c      	ldr	r3, [pc, #112]	; (8003230 <MX_TIM5_Init+0x94>)
 80031c0:	f242 7210 	movw	r2, #10000	; 0x2710
 80031c4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031c6:	4b1a      	ldr	r3, [pc, #104]	; (8003230 <MX_TIM5_Init+0x94>)
 80031c8:	2200      	movs	r2, #0
 80031ca:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 83;
 80031cc:	4b18      	ldr	r3, [pc, #96]	; (8003230 <MX_TIM5_Init+0x94>)
 80031ce:	2253      	movs	r2, #83	; 0x53
 80031d0:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031d2:	4b17      	ldr	r3, [pc, #92]	; (8003230 <MX_TIM5_Init+0x94>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031d8:	4b15      	ldr	r3, [pc, #84]	; (8003230 <MX_TIM5_Init+0x94>)
 80031da:	2200      	movs	r2, #0
 80031dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80031de:	4814      	ldr	r0, [pc, #80]	; (8003230 <MX_TIM5_Init+0x94>)
 80031e0:	f005 f8cd 	bl	800837e <HAL_TIM_Base_Init>
 80031e4:	4603      	mov	r3, r0
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d001      	beq.n	80031ee <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 80031ea:	f7fe fc35 	bl	8001a58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031f2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80031f4:	f107 0308 	add.w	r3, r7, #8
 80031f8:	4619      	mov	r1, r3
 80031fa:	480d      	ldr	r0, [pc, #52]	; (8003230 <MX_TIM5_Init+0x94>)
 80031fc:	f005 ffb2 	bl	8009164 <HAL_TIM_ConfigClockSource>
 8003200:	4603      	mov	r3, r0
 8003202:	2b00      	cmp	r3, #0
 8003204:	d001      	beq.n	800320a <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8003206:	f7fe fc27 	bl	8001a58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800320a:	2300      	movs	r3, #0
 800320c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800320e:	2300      	movs	r3, #0
 8003210:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003212:	463b      	mov	r3, r7
 8003214:	4619      	mov	r1, r3
 8003216:	4806      	ldr	r0, [pc, #24]	; (8003230 <MX_TIM5_Init+0x94>)
 8003218:	f006 fcce 	bl	8009bb8 <HAL_TIMEx_MasterConfigSynchronization>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d001      	beq.n	8003226 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8003222:	f7fe fc19 	bl	8001a58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003226:	bf00      	nop
 8003228:	3718      	adds	r7, #24
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	20000950 	.word	0x20000950
 8003234:	40000c00 	.word	0x40000c00

08003238 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b096      	sub	sp, #88	; 0x58
 800323c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800323e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003242:	2200      	movs	r2, #0
 8003244:	601a      	str	r2, [r3, #0]
 8003246:	605a      	str	r2, [r3, #4]
 8003248:	609a      	str	r2, [r3, #8]
 800324a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800324c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003250:	2200      	movs	r2, #0
 8003252:	601a      	str	r2, [r3, #0]
 8003254:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003256:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800325a:	2200      	movs	r2, #0
 800325c:	601a      	str	r2, [r3, #0]
 800325e:	605a      	str	r2, [r3, #4]
 8003260:	609a      	str	r2, [r3, #8]
 8003262:	60da      	str	r2, [r3, #12]
 8003264:	611a      	str	r2, [r3, #16]
 8003266:	615a      	str	r2, [r3, #20]
 8003268:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800326a:	1d3b      	adds	r3, r7, #4
 800326c:	2220      	movs	r2, #32
 800326e:	2100      	movs	r1, #0
 8003270:	4618      	mov	r0, r3
 8003272:	f007 fec7 	bl	800b004 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003276:	4b44      	ldr	r3, [pc, #272]	; (8003388 <MX_TIM8_Init+0x150>)
 8003278:	4a44      	ldr	r2, [pc, #272]	; (800338c <MX_TIM8_Init+0x154>)
 800327a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 8-1;
 800327c:	4b42      	ldr	r3, [pc, #264]	; (8003388 <MX_TIM8_Init+0x150>)
 800327e:	2207      	movs	r2, #7
 8003280:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003282:	4b41      	ldr	r3, [pc, #260]	; (8003388 <MX_TIM8_Init+0x150>)
 8003284:	2200      	movs	r2, #0
 8003286:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1000;
 8003288:	4b3f      	ldr	r3, [pc, #252]	; (8003388 <MX_TIM8_Init+0x150>)
 800328a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800328e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003290:	4b3d      	ldr	r3, [pc, #244]	; (8003388 <MX_TIM8_Init+0x150>)
 8003292:	2200      	movs	r2, #0
 8003294:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003296:	4b3c      	ldr	r3, [pc, #240]	; (8003388 <MX_TIM8_Init+0x150>)
 8003298:	2200      	movs	r2, #0
 800329a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800329c:	4b3a      	ldr	r3, [pc, #232]	; (8003388 <MX_TIM8_Init+0x150>)
 800329e:	2280      	movs	r2, #128	; 0x80
 80032a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80032a2:	4839      	ldr	r0, [pc, #228]	; (8003388 <MX_TIM8_Init+0x150>)
 80032a4:	f005 f86b 	bl	800837e <HAL_TIM_Base_Init>
 80032a8:	4603      	mov	r3, r0
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d001      	beq.n	80032b2 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 80032ae:	f7fe fbd3 	bl	8001a58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80032b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032b6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80032b8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80032bc:	4619      	mov	r1, r3
 80032be:	4832      	ldr	r0, [pc, #200]	; (8003388 <MX_TIM8_Init+0x150>)
 80032c0:	f005 ff50 	bl	8009164 <HAL_TIM_ConfigClockSource>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d001      	beq.n	80032ce <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80032ca:	f7fe fbc5 	bl	8001a58 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80032ce:	482e      	ldr	r0, [pc, #184]	; (8003388 <MX_TIM8_Init+0x150>)
 80032d0:	f005 f914 	bl	80084fc <HAL_TIM_PWM_Init>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d001      	beq.n	80032de <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80032da:	f7fe fbbd 	bl	8001a58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032de:	2300      	movs	r3, #0
 80032e0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032e2:	2300      	movs	r3, #0
 80032e4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80032e6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80032ea:	4619      	mov	r1, r3
 80032ec:	4826      	ldr	r0, [pc, #152]	; (8003388 <MX_TIM8_Init+0x150>)
 80032ee:	f006 fc63 	bl	8009bb8 <HAL_TIMEx_MasterConfigSynchronization>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d001      	beq.n	80032fc <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 80032f8:	f7fe fbae 	bl	8001a58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80032fc:	2360      	movs	r3, #96	; 0x60
 80032fe:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8003300:	2300      	movs	r3, #0
 8003302:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003304:	2300      	movs	r3, #0
 8003306:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003308:	2300      	movs	r3, #0
 800330a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800330c:	2300      	movs	r3, #0
 800330e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003310:	2300      	movs	r3, #0
 8003312:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003314:	2300      	movs	r3, #0
 8003316:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003318:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800331c:	2200      	movs	r2, #0
 800331e:	4619      	mov	r1, r3
 8003320:	4819      	ldr	r0, [pc, #100]	; (8003388 <MX_TIM8_Init+0x150>)
 8003322:	f005 fe5d 	bl	8008fe0 <HAL_TIM_PWM_ConfigChannel>
 8003326:	4603      	mov	r3, r0
 8003328:	2b00      	cmp	r3, #0
 800332a:	d001      	beq.n	8003330 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 800332c:	f7fe fb94 	bl	8001a58 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003330:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003334:	2204      	movs	r2, #4
 8003336:	4619      	mov	r1, r3
 8003338:	4813      	ldr	r0, [pc, #76]	; (8003388 <MX_TIM8_Init+0x150>)
 800333a:	f005 fe51 	bl	8008fe0 <HAL_TIM_PWM_ConfigChannel>
 800333e:	4603      	mov	r3, r0
 8003340:	2b00      	cmp	r3, #0
 8003342:	d001      	beq.n	8003348 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8003344:	f7fe fb88 	bl	8001a58 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003348:	2300      	movs	r3, #0
 800334a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800334c:	2300      	movs	r3, #0
 800334e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003350:	2300      	movs	r3, #0
 8003352:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003354:	2300      	movs	r3, #0
 8003356:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003358:	2300      	movs	r3, #0
 800335a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800335c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003360:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003362:	2300      	movs	r3, #0
 8003364:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8003366:	1d3b      	adds	r3, r7, #4
 8003368:	4619      	mov	r1, r3
 800336a:	4807      	ldr	r0, [pc, #28]	; (8003388 <MX_TIM8_Init+0x150>)
 800336c:	f006 fca0 	bl	8009cb0 <HAL_TIMEx_ConfigBreakDeadTime>
 8003370:	4603      	mov	r3, r0
 8003372:	2b00      	cmp	r3, #0
 8003374:	d001      	beq.n	800337a <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 8003376:	f7fe fb6f 	bl	8001a58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800337a:	4803      	ldr	r0, [pc, #12]	; (8003388 <MX_TIM8_Init+0x150>)
 800337c:	f000 f9ce 	bl	800371c <HAL_TIM_MspPostInit>

}
 8003380:	bf00      	nop
 8003382:	3758      	adds	r7, #88	; 0x58
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}
 8003388:	20000998 	.word	0x20000998
 800338c:	40010400 	.word	0x40010400

08003390 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b084      	sub	sp, #16
 8003394:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 8003396:	463b      	mov	r3, r7
 8003398:	2200      	movs	r2, #0
 800339a:	601a      	str	r2, [r3, #0]
 800339c:	605a      	str	r2, [r3, #4]
 800339e:	609a      	str	r2, [r3, #8]
 80033a0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80033a2:	4b1e      	ldr	r3, [pc, #120]	; (800341c <MX_TIM9_Init+0x8c>)
 80033a4:	4a1e      	ldr	r2, [pc, #120]	; (8003420 <MX_TIM9_Init+0x90>)
 80033a6:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 80033a8:	4b1c      	ldr	r3, [pc, #112]	; (800341c <MX_TIM9_Init+0x8c>)
 80033aa:	2200      	movs	r2, #0
 80033ac:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033ae:	4b1b      	ldr	r3, [pc, #108]	; (800341c <MX_TIM9_Init+0x8c>)
 80033b0:	2200      	movs	r2, #0
 80033b2:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 80033b4:	4b19      	ldr	r3, [pc, #100]	; (800341c <MX_TIM9_Init+0x8c>)
 80033b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80033ba:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033bc:	4b17      	ldr	r3, [pc, #92]	; (800341c <MX_TIM9_Init+0x8c>)
 80033be:	2200      	movs	r2, #0
 80033c0:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033c2:	4b16      	ldr	r3, [pc, #88]	; (800341c <MX_TIM9_Init+0x8c>)
 80033c4:	2200      	movs	r2, #0
 80033c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim9) != HAL_OK)
 80033c8:	4814      	ldr	r0, [pc, #80]	; (800341c <MX_TIM9_Init+0x8c>)
 80033ca:	f005 f9b9 	bl	8008740 <HAL_TIM_IC_Init>
 80033ce:	4603      	mov	r3, r0
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d001      	beq.n	80033d8 <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 80033d4:	f7fe fb40 	bl	8001a58 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80033d8:	2300      	movs	r3, #0
 80033da:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80033dc:	2301      	movs	r3, #1
 80033de:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80033e0:	2300      	movs	r3, #0
 80033e2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80033e4:	2300      	movs	r3, #0
 80033e6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80033e8:	463b      	mov	r3, r7
 80033ea:	2200      	movs	r2, #0
 80033ec:	4619      	mov	r1, r3
 80033ee:	480b      	ldr	r0, [pc, #44]	; (800341c <MX_TIM9_Init+0x8c>)
 80033f0:	f005 fd5a 	bl	8008ea8 <HAL_TIM_IC_ConfigChannel>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d001      	beq.n	80033fe <MX_TIM9_Init+0x6e>
  {
    Error_Handler();
 80033fa:	f7fe fb2d 	bl	8001a58 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80033fe:	463b      	mov	r3, r7
 8003400:	2204      	movs	r2, #4
 8003402:	4619      	mov	r1, r3
 8003404:	4805      	ldr	r0, [pc, #20]	; (800341c <MX_TIM9_Init+0x8c>)
 8003406:	f005 fd4f 	bl	8008ea8 <HAL_TIM_IC_ConfigChannel>
 800340a:	4603      	mov	r3, r0
 800340c:	2b00      	cmp	r3, #0
 800340e:	d001      	beq.n	8003414 <MX_TIM9_Init+0x84>
  {
    Error_Handler();
 8003410:	f7fe fb22 	bl	8001a58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8003414:	bf00      	nop
 8003416:	3710      	adds	r7, #16
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}
 800341c:	200009e0 	.word	0x200009e0
 8003420:	40014000 	.word	0x40014000

08003424 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b08c      	sub	sp, #48	; 0x30
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800342c:	f107 031c 	add.w	r3, r7, #28
 8003430:	2200      	movs	r2, #0
 8003432:	601a      	str	r2, [r3, #0]
 8003434:	605a      	str	r2, [r3, #4]
 8003436:	609a      	str	r2, [r3, #8]
 8003438:	60da      	str	r2, [r3, #12]
 800343a:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a3f      	ldr	r2, [pc, #252]	; (8003540 <HAL_TIM_Base_MspInit+0x11c>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d10e      	bne.n	8003464 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003446:	2300      	movs	r3, #0
 8003448:	61bb      	str	r3, [r7, #24]
 800344a:	4b3e      	ldr	r3, [pc, #248]	; (8003544 <HAL_TIM_Base_MspInit+0x120>)
 800344c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800344e:	4a3d      	ldr	r2, [pc, #244]	; (8003544 <HAL_TIM_Base_MspInit+0x120>)
 8003450:	f043 0301 	orr.w	r3, r3, #1
 8003454:	6453      	str	r3, [r2, #68]	; 0x44
 8003456:	4b3b      	ldr	r3, [pc, #236]	; (8003544 <HAL_TIM_Base_MspInit+0x120>)
 8003458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800345a:	f003 0301 	and.w	r3, r3, #1
 800345e:	61bb      	str	r3, [r7, #24]
 8003460:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8003462:	e069      	b.n	8003538 <HAL_TIM_Base_MspInit+0x114>
  else if(tim_baseHandle->Instance==TIM4)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a37      	ldr	r2, [pc, #220]	; (8003548 <HAL_TIM_Base_MspInit+0x124>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d135      	bne.n	80034da <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800346e:	2300      	movs	r3, #0
 8003470:	617b      	str	r3, [r7, #20]
 8003472:	4b34      	ldr	r3, [pc, #208]	; (8003544 <HAL_TIM_Base_MspInit+0x120>)
 8003474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003476:	4a33      	ldr	r2, [pc, #204]	; (8003544 <HAL_TIM_Base_MspInit+0x120>)
 8003478:	f043 0304 	orr.w	r3, r3, #4
 800347c:	6413      	str	r3, [r2, #64]	; 0x40
 800347e:	4b31      	ldr	r3, [pc, #196]	; (8003544 <HAL_TIM_Base_MspInit+0x120>)
 8003480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003482:	f003 0304 	and.w	r3, r3, #4
 8003486:	617b      	str	r3, [r7, #20]
 8003488:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800348a:	2300      	movs	r3, #0
 800348c:	613b      	str	r3, [r7, #16]
 800348e:	4b2d      	ldr	r3, [pc, #180]	; (8003544 <HAL_TIM_Base_MspInit+0x120>)
 8003490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003492:	4a2c      	ldr	r2, [pc, #176]	; (8003544 <HAL_TIM_Base_MspInit+0x120>)
 8003494:	f043 0302 	orr.w	r3, r3, #2
 8003498:	6313      	str	r3, [r2, #48]	; 0x30
 800349a:	4b2a      	ldr	r3, [pc, #168]	; (8003544 <HAL_TIM_Base_MspInit+0x120>)
 800349c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800349e:	f003 0302 	and.w	r3, r3, #2
 80034a2:	613b      	str	r3, [r7, #16]
 80034a4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ECHO_HC_1_Pin|ECHO_HC_2_Pin;
 80034a6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80034aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034ac:	2302      	movs	r3, #2
 80034ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034b0:	2300      	movs	r3, #0
 80034b2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034b4:	2300      	movs	r3, #0
 80034b6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80034b8:	2302      	movs	r3, #2
 80034ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034bc:	f107 031c 	add.w	r3, r7, #28
 80034c0:	4619      	mov	r1, r3
 80034c2:	4822      	ldr	r0, [pc, #136]	; (800354c <HAL_TIM_Base_MspInit+0x128>)
 80034c4:	f001 fab4 	bl	8004a30 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80034c8:	2200      	movs	r2, #0
 80034ca:	2100      	movs	r1, #0
 80034cc:	201e      	movs	r0, #30
 80034ce:	f000 feb0 	bl	8004232 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80034d2:	201e      	movs	r0, #30
 80034d4:	f000 fec9 	bl	800426a <HAL_NVIC_EnableIRQ>
}
 80034d8:	e02e      	b.n	8003538 <HAL_TIM_Base_MspInit+0x114>
  else if(tim_baseHandle->Instance==TIM5)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a1c      	ldr	r2, [pc, #112]	; (8003550 <HAL_TIM_Base_MspInit+0x12c>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d116      	bne.n	8003512 <HAL_TIM_Base_MspInit+0xee>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80034e4:	2300      	movs	r3, #0
 80034e6:	60fb      	str	r3, [r7, #12]
 80034e8:	4b16      	ldr	r3, [pc, #88]	; (8003544 <HAL_TIM_Base_MspInit+0x120>)
 80034ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ec:	4a15      	ldr	r2, [pc, #84]	; (8003544 <HAL_TIM_Base_MspInit+0x120>)
 80034ee:	f043 0308 	orr.w	r3, r3, #8
 80034f2:	6413      	str	r3, [r2, #64]	; 0x40
 80034f4:	4b13      	ldr	r3, [pc, #76]	; (8003544 <HAL_TIM_Base_MspInit+0x120>)
 80034f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f8:	f003 0308 	and.w	r3, r3, #8
 80034fc:	60fb      	str	r3, [r7, #12]
 80034fe:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 1, 0);
 8003500:	2200      	movs	r2, #0
 8003502:	2101      	movs	r1, #1
 8003504:	2032      	movs	r0, #50	; 0x32
 8003506:	f000 fe94 	bl	8004232 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800350a:	2032      	movs	r0, #50	; 0x32
 800350c:	f000 fead 	bl	800426a <HAL_NVIC_EnableIRQ>
}
 8003510:	e012      	b.n	8003538 <HAL_TIM_Base_MspInit+0x114>
  else if(tim_baseHandle->Instance==TIM8)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a0f      	ldr	r2, [pc, #60]	; (8003554 <HAL_TIM_Base_MspInit+0x130>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d10d      	bne.n	8003538 <HAL_TIM_Base_MspInit+0x114>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800351c:	2300      	movs	r3, #0
 800351e:	60bb      	str	r3, [r7, #8]
 8003520:	4b08      	ldr	r3, [pc, #32]	; (8003544 <HAL_TIM_Base_MspInit+0x120>)
 8003522:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003524:	4a07      	ldr	r2, [pc, #28]	; (8003544 <HAL_TIM_Base_MspInit+0x120>)
 8003526:	f043 0302 	orr.w	r3, r3, #2
 800352a:	6453      	str	r3, [r2, #68]	; 0x44
 800352c:	4b05      	ldr	r3, [pc, #20]	; (8003544 <HAL_TIM_Base_MspInit+0x120>)
 800352e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003530:	f003 0302 	and.w	r3, r3, #2
 8003534:	60bb      	str	r3, [r7, #8]
 8003536:	68bb      	ldr	r3, [r7, #8]
}
 8003538:	bf00      	nop
 800353a:	3730      	adds	r7, #48	; 0x30
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}
 8003540:	40010000 	.word	0x40010000
 8003544:	40023800 	.word	0x40023800
 8003548:	40000800 	.word	0x40000800
 800354c:	40020400 	.word	0x40020400
 8003550:	40000c00 	.word	0x40000c00
 8003554:	40010400 	.word	0x40010400

08003558 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b08c      	sub	sp, #48	; 0x30
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003560:	f107 031c 	add.w	r3, r7, #28
 8003564:	2200      	movs	r2, #0
 8003566:	601a      	str	r2, [r3, #0]
 8003568:	605a      	str	r2, [r3, #4]
 800356a:	609a      	str	r2, [r3, #8]
 800356c:	60da      	str	r2, [r3, #12]
 800356e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003578:	d14b      	bne.n	8003612 <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800357a:	2300      	movs	r3, #0
 800357c:	61bb      	str	r3, [r7, #24]
 800357e:	4b3f      	ldr	r3, [pc, #252]	; (800367c <HAL_TIM_Encoder_MspInit+0x124>)
 8003580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003582:	4a3e      	ldr	r2, [pc, #248]	; (800367c <HAL_TIM_Encoder_MspInit+0x124>)
 8003584:	f043 0301 	orr.w	r3, r3, #1
 8003588:	6413      	str	r3, [r2, #64]	; 0x40
 800358a:	4b3c      	ldr	r3, [pc, #240]	; (800367c <HAL_TIM_Encoder_MspInit+0x124>)
 800358c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800358e:	f003 0301 	and.w	r3, r3, #1
 8003592:	61bb      	str	r3, [r7, #24]
 8003594:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003596:	2300      	movs	r3, #0
 8003598:	617b      	str	r3, [r7, #20]
 800359a:	4b38      	ldr	r3, [pc, #224]	; (800367c <HAL_TIM_Encoder_MspInit+0x124>)
 800359c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800359e:	4a37      	ldr	r2, [pc, #220]	; (800367c <HAL_TIM_Encoder_MspInit+0x124>)
 80035a0:	f043 0301 	orr.w	r3, r3, #1
 80035a4:	6313      	str	r3, [r2, #48]	; 0x30
 80035a6:	4b35      	ldr	r3, [pc, #212]	; (800367c <HAL_TIM_Encoder_MspInit+0x124>)
 80035a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035aa:	f003 0301 	and.w	r3, r3, #1
 80035ae:	617b      	str	r3, [r7, #20]
 80035b0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035b2:	2300      	movs	r3, #0
 80035b4:	613b      	str	r3, [r7, #16]
 80035b6:	4b31      	ldr	r3, [pc, #196]	; (800367c <HAL_TIM_Encoder_MspInit+0x124>)
 80035b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ba:	4a30      	ldr	r2, [pc, #192]	; (800367c <HAL_TIM_Encoder_MspInit+0x124>)
 80035bc:	f043 0302 	orr.w	r3, r3, #2
 80035c0:	6313      	str	r3, [r2, #48]	; 0x30
 80035c2:	4b2e      	ldr	r3, [pc, #184]	; (800367c <HAL_TIM_Encoder_MspInit+0x124>)
 80035c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c6:	f003 0302 	and.w	r3, r3, #2
 80035ca:	613b      	str	r3, [r7, #16]
 80035cc:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODER2_A_Pin;
 80035ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80035d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035d4:	2302      	movs	r3, #2
 80035d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035d8:	2300      	movs	r3, #0
 80035da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035dc:	2300      	movs	r3, #0
 80035de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80035e0:	2301      	movs	r3, #1
 80035e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ENCODER2_A_GPIO_Port, &GPIO_InitStruct);
 80035e4:	f107 031c 	add.w	r3, r7, #28
 80035e8:	4619      	mov	r1, r3
 80035ea:	4825      	ldr	r0, [pc, #148]	; (8003680 <HAL_TIM_Encoder_MspInit+0x128>)
 80035ec:	f001 fa20 	bl	8004a30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCODER2_B_Pin;
 80035f0:	2308      	movs	r3, #8
 80035f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035f4:	2302      	movs	r3, #2
 80035f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035f8:	2300      	movs	r3, #0
 80035fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035fc:	2300      	movs	r3, #0
 80035fe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003600:	2301      	movs	r3, #1
 8003602:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ENCODER2_B_GPIO_Port, &GPIO_InitStruct);
 8003604:	f107 031c 	add.w	r3, r7, #28
 8003608:	4619      	mov	r1, r3
 800360a:	481e      	ldr	r0, [pc, #120]	; (8003684 <HAL_TIM_Encoder_MspInit+0x12c>)
 800360c:	f001 fa10 	bl	8004a30 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003610:	e030      	b.n	8003674 <HAL_TIM_Encoder_MspInit+0x11c>
  else if(tim_encoderHandle->Instance==TIM3)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a1c      	ldr	r2, [pc, #112]	; (8003688 <HAL_TIM_Encoder_MspInit+0x130>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d12b      	bne.n	8003674 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800361c:	2300      	movs	r3, #0
 800361e:	60fb      	str	r3, [r7, #12]
 8003620:	4b16      	ldr	r3, [pc, #88]	; (800367c <HAL_TIM_Encoder_MspInit+0x124>)
 8003622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003624:	4a15      	ldr	r2, [pc, #84]	; (800367c <HAL_TIM_Encoder_MspInit+0x124>)
 8003626:	f043 0302 	orr.w	r3, r3, #2
 800362a:	6413      	str	r3, [r2, #64]	; 0x40
 800362c:	4b13      	ldr	r3, [pc, #76]	; (800367c <HAL_TIM_Encoder_MspInit+0x124>)
 800362e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003630:	f003 0302 	and.w	r3, r3, #2
 8003634:	60fb      	str	r3, [r7, #12]
 8003636:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003638:	2300      	movs	r3, #0
 800363a:	60bb      	str	r3, [r7, #8]
 800363c:	4b0f      	ldr	r3, [pc, #60]	; (800367c <HAL_TIM_Encoder_MspInit+0x124>)
 800363e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003640:	4a0e      	ldr	r2, [pc, #56]	; (800367c <HAL_TIM_Encoder_MspInit+0x124>)
 8003642:	f043 0302 	orr.w	r3, r3, #2
 8003646:	6313      	str	r3, [r2, #48]	; 0x30
 8003648:	4b0c      	ldr	r3, [pc, #48]	; (800367c <HAL_TIM_Encoder_MspInit+0x124>)
 800364a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800364c:	f003 0302 	and.w	r3, r3, #2
 8003650:	60bb      	str	r3, [r7, #8]
 8003652:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER1_A_Pin|ENCODER1_B_Pin;
 8003654:	2330      	movs	r3, #48	; 0x30
 8003656:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003658:	2302      	movs	r3, #2
 800365a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800365c:	2300      	movs	r3, #0
 800365e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003660:	2300      	movs	r3, #0
 8003662:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003664:	2302      	movs	r3, #2
 8003666:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003668:	f107 031c 	add.w	r3, r7, #28
 800366c:	4619      	mov	r1, r3
 800366e:	4805      	ldr	r0, [pc, #20]	; (8003684 <HAL_TIM_Encoder_MspInit+0x12c>)
 8003670:	f001 f9de 	bl	8004a30 <HAL_GPIO_Init>
}
 8003674:	bf00      	nop
 8003676:	3730      	adds	r7, #48	; 0x30
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}
 800367c:	40023800 	.word	0x40023800
 8003680:	40020000 	.word	0x40020000
 8003684:	40020400 	.word	0x40020400
 8003688:	40000400 	.word	0x40000400

0800368c <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b08a      	sub	sp, #40	; 0x28
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003694:	f107 0314 	add.w	r3, r7, #20
 8003698:	2200      	movs	r2, #0
 800369a:	601a      	str	r2, [r3, #0]
 800369c:	605a      	str	r2, [r3, #4]
 800369e:	609a      	str	r2, [r3, #8]
 80036a0:	60da      	str	r2, [r3, #12]
 80036a2:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM9)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a19      	ldr	r2, [pc, #100]	; (8003710 <HAL_TIM_IC_MspInit+0x84>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d12b      	bne.n	8003706 <HAL_TIM_IC_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* TIM9 clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 80036ae:	2300      	movs	r3, #0
 80036b0:	613b      	str	r3, [r7, #16]
 80036b2:	4b18      	ldr	r3, [pc, #96]	; (8003714 <HAL_TIM_IC_MspInit+0x88>)
 80036b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036b6:	4a17      	ldr	r2, [pc, #92]	; (8003714 <HAL_TIM_IC_MspInit+0x88>)
 80036b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036bc:	6453      	str	r3, [r2, #68]	; 0x44
 80036be:	4b15      	ldr	r3, [pc, #84]	; (8003714 <HAL_TIM_IC_MspInit+0x88>)
 80036c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036c6:	613b      	str	r3, [r7, #16]
 80036c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80036ca:	2300      	movs	r3, #0
 80036cc:	60fb      	str	r3, [r7, #12]
 80036ce:	4b11      	ldr	r3, [pc, #68]	; (8003714 <HAL_TIM_IC_MspInit+0x88>)
 80036d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036d2:	4a10      	ldr	r2, [pc, #64]	; (8003714 <HAL_TIM_IC_MspInit+0x88>)
 80036d4:	f043 0310 	orr.w	r3, r3, #16
 80036d8:	6313      	str	r3, [r2, #48]	; 0x30
 80036da:	4b0e      	ldr	r3, [pc, #56]	; (8003714 <HAL_TIM_IC_MspInit+0x88>)
 80036dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036de:	f003 0310 	and.w	r3, r3, #16
 80036e2:	60fb      	str	r3, [r7, #12]
 80036e4:	68fb      	ldr	r3, [r7, #12]
    /**TIM9 GPIO Configuration
    PE5     ------> TIM9_CH1
    PE6     ------> TIM9_CH2
    */
    GPIO_InitStruct.Pin = ECHO_HC_3_Pin|ECHO_HC_4_Pin;
 80036e6:	2360      	movs	r3, #96	; 0x60
 80036e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036ea:	2302      	movs	r3, #2
 80036ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ee:	2300      	movs	r3, #0
 80036f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036f2:	2300      	movs	r3, #0
 80036f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80036f6:	2303      	movs	r3, #3
 80036f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80036fa:	f107 0314 	add.w	r3, r7, #20
 80036fe:	4619      	mov	r1, r3
 8003700:	4805      	ldr	r0, [pc, #20]	; (8003718 <HAL_TIM_IC_MspInit+0x8c>)
 8003702:	f001 f995 	bl	8004a30 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 8003706:	bf00      	nop
 8003708:	3728      	adds	r7, #40	; 0x28
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}
 800370e:	bf00      	nop
 8003710:	40014000 	.word	0x40014000
 8003714:	40023800 	.word	0x40023800
 8003718:	40021000 	.word	0x40021000

0800371c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b088      	sub	sp, #32
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003724:	f107 030c 	add.w	r3, r7, #12
 8003728:	2200      	movs	r2, #0
 800372a:	601a      	str	r2, [r3, #0]
 800372c:	605a      	str	r2, [r3, #4]
 800372e:	609a      	str	r2, [r3, #8]
 8003730:	60da      	str	r2, [r3, #12]
 8003732:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a12      	ldr	r2, [pc, #72]	; (8003784 <HAL_TIM_MspPostInit+0x68>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d11d      	bne.n	800377a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800373e:	2300      	movs	r3, #0
 8003740:	60bb      	str	r3, [r7, #8]
 8003742:	4b11      	ldr	r3, [pc, #68]	; (8003788 <HAL_TIM_MspPostInit+0x6c>)
 8003744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003746:	4a10      	ldr	r2, [pc, #64]	; (8003788 <HAL_TIM_MspPostInit+0x6c>)
 8003748:	f043 0304 	orr.w	r3, r3, #4
 800374c:	6313      	str	r3, [r2, #48]	; 0x30
 800374e:	4b0e      	ldr	r3, [pc, #56]	; (8003788 <HAL_TIM_MspPostInit+0x6c>)
 8003750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003752:	f003 0304 	and.w	r3, r3, #4
 8003756:	60bb      	str	r3, [r7, #8]
 8003758:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = MOTOR1_PWM_Pin|MOTOR2_PWM_Pin;
 800375a:	23c0      	movs	r3, #192	; 0xc0
 800375c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800375e:	2302      	movs	r3, #2
 8003760:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003762:	2300      	movs	r3, #0
 8003764:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003766:	2300      	movs	r3, #0
 8003768:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800376a:	2303      	movs	r3, #3
 800376c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800376e:	f107 030c 	add.w	r3, r7, #12
 8003772:	4619      	mov	r1, r3
 8003774:	4805      	ldr	r0, [pc, #20]	; (800378c <HAL_TIM_MspPostInit+0x70>)
 8003776:	f001 f95b 	bl	8004a30 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800377a:	bf00      	nop
 800377c:	3720      	adds	r7, #32
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}
 8003782:	bf00      	nop
 8003784:	40010400 	.word	0x40010400
 8003788:	40023800 	.word	0x40023800
 800378c:	40020800 	.word	0x40020800

08003790 <LRL_US_Init>:

static ultrasonic_info us_info = {0};

/* LRL Ultrasonics Functions --------------------------------------------------*/
void LRL_US_Init(ultrasonic_cfgType us)
{
 8003790:	b084      	sub	sp, #16
 8003792:	b580      	push	{r7, lr}
 8003794:	af00      	add	r7, sp, #0
 8003796:	f107 0c08 	add.w	ip, r7, #8
 800379a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	 * WARNING:
	 * Always Remember to Start the Timer in Interrupt Mode!
	 */

	// Start the TIM generation
	HAL_TIM_Base_Start_IT(us.TIM_Handle);
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	4618      	mov	r0, r3
 80037a2:	f004 fe3b 	bl	800841c <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start_IT(us.TIM_Handle, us.IC_TIM_CH);
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	69ba      	ldr	r2, [r7, #24]
 80037aa:	4611      	mov	r1, r2
 80037ac:	4618      	mov	r0, r3
 80037ae:	f005 f817 	bl	80087e0 <HAL_TIM_IC_Start_IT>
}
 80037b2:	bf00      	nop
 80037b4:	46bd      	mov	sp, r7
 80037b6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80037ba:	b004      	add	sp, #16
 80037bc:	4770      	bx	lr
	...

080037c0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80037c4:	4b11      	ldr	r3, [pc, #68]	; (800380c <MX_USART1_UART_Init+0x4c>)
 80037c6:	4a12      	ldr	r2, [pc, #72]	; (8003810 <MX_USART1_UART_Init+0x50>)
 80037c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80037ca:	4b10      	ldr	r3, [pc, #64]	; (800380c <MX_USART1_UART_Init+0x4c>)
 80037cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80037d0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80037d2:	4b0e      	ldr	r3, [pc, #56]	; (800380c <MX_USART1_UART_Init+0x4c>)
 80037d4:	2200      	movs	r2, #0
 80037d6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80037d8:	4b0c      	ldr	r3, [pc, #48]	; (800380c <MX_USART1_UART_Init+0x4c>)
 80037da:	2200      	movs	r2, #0
 80037dc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80037de:	4b0b      	ldr	r3, [pc, #44]	; (800380c <MX_USART1_UART_Init+0x4c>)
 80037e0:	2200      	movs	r2, #0
 80037e2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80037e4:	4b09      	ldr	r3, [pc, #36]	; (800380c <MX_USART1_UART_Init+0x4c>)
 80037e6:	220c      	movs	r2, #12
 80037e8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80037ea:	4b08      	ldr	r3, [pc, #32]	; (800380c <MX_USART1_UART_Init+0x4c>)
 80037ec:	2200      	movs	r2, #0
 80037ee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80037f0:	4b06      	ldr	r3, [pc, #24]	; (800380c <MX_USART1_UART_Init+0x4c>)
 80037f2:	2200      	movs	r2, #0
 80037f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80037f6:	4805      	ldr	r0, [pc, #20]	; (800380c <MX_USART1_UART_Init+0x4c>)
 80037f8:	f006 fac0 	bl	8009d7c <HAL_UART_Init>
 80037fc:	4603      	mov	r3, r0
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d001      	beq.n	8003806 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003802:	f7fe f929 	bl	8001a58 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003806:	bf00      	nop
 8003808:	bd80      	pop	{r7, pc}
 800380a:	bf00      	nop
 800380c:	20000a28 	.word	0x20000a28
 8003810:	40011000 	.word	0x40011000

08003814 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003818:	4b11      	ldr	r3, [pc, #68]	; (8003860 <MX_USART2_UART_Init+0x4c>)
 800381a:	4a12      	ldr	r2, [pc, #72]	; (8003864 <MX_USART2_UART_Init+0x50>)
 800381c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800381e:	4b10      	ldr	r3, [pc, #64]	; (8003860 <MX_USART2_UART_Init+0x4c>)
 8003820:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003824:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003826:	4b0e      	ldr	r3, [pc, #56]	; (8003860 <MX_USART2_UART_Init+0x4c>)
 8003828:	2200      	movs	r2, #0
 800382a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800382c:	4b0c      	ldr	r3, [pc, #48]	; (8003860 <MX_USART2_UART_Init+0x4c>)
 800382e:	2200      	movs	r2, #0
 8003830:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003832:	4b0b      	ldr	r3, [pc, #44]	; (8003860 <MX_USART2_UART_Init+0x4c>)
 8003834:	2200      	movs	r2, #0
 8003836:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003838:	4b09      	ldr	r3, [pc, #36]	; (8003860 <MX_USART2_UART_Init+0x4c>)
 800383a:	220c      	movs	r2, #12
 800383c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800383e:	4b08      	ldr	r3, [pc, #32]	; (8003860 <MX_USART2_UART_Init+0x4c>)
 8003840:	2200      	movs	r2, #0
 8003842:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003844:	4b06      	ldr	r3, [pc, #24]	; (8003860 <MX_USART2_UART_Init+0x4c>)
 8003846:	2200      	movs	r2, #0
 8003848:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800384a:	4805      	ldr	r0, [pc, #20]	; (8003860 <MX_USART2_UART_Init+0x4c>)
 800384c:	f006 fa96 	bl	8009d7c <HAL_UART_Init>
 8003850:	4603      	mov	r3, r0
 8003852:	2b00      	cmp	r3, #0
 8003854:	d001      	beq.n	800385a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003856:	f7fe f8ff 	bl	8001a58 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800385a:	bf00      	nop
 800385c:	bd80      	pop	{r7, pc}
 800385e:	bf00      	nop
 8003860:	20000a6c 	.word	0x20000a6c
 8003864:	40004400 	.word	0x40004400

08003868 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b08c      	sub	sp, #48	; 0x30
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003870:	f107 031c 	add.w	r3, r7, #28
 8003874:	2200      	movs	r2, #0
 8003876:	601a      	str	r2, [r3, #0]
 8003878:	605a      	str	r2, [r3, #4]
 800387a:	609a      	str	r2, [r3, #8]
 800387c:	60da      	str	r2, [r3, #12]
 800387e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a3a      	ldr	r2, [pc, #232]	; (8003970 <HAL_UART_MspInit+0x108>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d135      	bne.n	80038f6 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800388a:	2300      	movs	r3, #0
 800388c:	61bb      	str	r3, [r7, #24]
 800388e:	4b39      	ldr	r3, [pc, #228]	; (8003974 <HAL_UART_MspInit+0x10c>)
 8003890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003892:	4a38      	ldr	r2, [pc, #224]	; (8003974 <HAL_UART_MspInit+0x10c>)
 8003894:	f043 0310 	orr.w	r3, r3, #16
 8003898:	6453      	str	r3, [r2, #68]	; 0x44
 800389a:	4b36      	ldr	r3, [pc, #216]	; (8003974 <HAL_UART_MspInit+0x10c>)
 800389c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800389e:	f003 0310 	and.w	r3, r3, #16
 80038a2:	61bb      	str	r3, [r7, #24]
 80038a4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038a6:	2300      	movs	r3, #0
 80038a8:	617b      	str	r3, [r7, #20]
 80038aa:	4b32      	ldr	r3, [pc, #200]	; (8003974 <HAL_UART_MspInit+0x10c>)
 80038ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ae:	4a31      	ldr	r2, [pc, #196]	; (8003974 <HAL_UART_MspInit+0x10c>)
 80038b0:	f043 0301 	orr.w	r3, r3, #1
 80038b4:	6313      	str	r3, [r2, #48]	; 0x30
 80038b6:	4b2f      	ldr	r3, [pc, #188]	; (8003974 <HAL_UART_MspInit+0x10c>)
 80038b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ba:	f003 0301 	and.w	r3, r3, #1
 80038be:	617b      	str	r3, [r7, #20]
 80038c0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USB2Serial_TX_Pin|USB2Serial_RX_Pin;
 80038c2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80038c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038c8:	2302      	movs	r3, #2
 80038ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038cc:	2300      	movs	r3, #0
 80038ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038d0:	2303      	movs	r3, #3
 80038d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80038d4:	2307      	movs	r3, #7
 80038d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038d8:	f107 031c 	add.w	r3, r7, #28
 80038dc:	4619      	mov	r1, r3
 80038de:	4826      	ldr	r0, [pc, #152]	; (8003978 <HAL_UART_MspInit+0x110>)
 80038e0:	f001 f8a6 	bl	8004a30 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80038e4:	2200      	movs	r2, #0
 80038e6:	2100      	movs	r1, #0
 80038e8:	2025      	movs	r0, #37	; 0x25
 80038ea:	f000 fca2 	bl	8004232 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80038ee:	2025      	movs	r0, #37	; 0x25
 80038f0:	f000 fcbb 	bl	800426a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80038f4:	e038      	b.n	8003968 <HAL_UART_MspInit+0x100>
  else if(uartHandle->Instance==USART2)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a20      	ldr	r2, [pc, #128]	; (800397c <HAL_UART_MspInit+0x114>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d133      	bne.n	8003968 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003900:	2300      	movs	r3, #0
 8003902:	613b      	str	r3, [r7, #16]
 8003904:	4b1b      	ldr	r3, [pc, #108]	; (8003974 <HAL_UART_MspInit+0x10c>)
 8003906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003908:	4a1a      	ldr	r2, [pc, #104]	; (8003974 <HAL_UART_MspInit+0x10c>)
 800390a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800390e:	6413      	str	r3, [r2, #64]	; 0x40
 8003910:	4b18      	ldr	r3, [pc, #96]	; (8003974 <HAL_UART_MspInit+0x10c>)
 8003912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003914:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003918:	613b      	str	r3, [r7, #16]
 800391a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800391c:	2300      	movs	r3, #0
 800391e:	60fb      	str	r3, [r7, #12]
 8003920:	4b14      	ldr	r3, [pc, #80]	; (8003974 <HAL_UART_MspInit+0x10c>)
 8003922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003924:	4a13      	ldr	r2, [pc, #76]	; (8003974 <HAL_UART_MspInit+0x10c>)
 8003926:	f043 0308 	orr.w	r3, r3, #8
 800392a:	6313      	str	r3, [r2, #48]	; 0x30
 800392c:	4b11      	ldr	r3, [pc, #68]	; (8003974 <HAL_UART_MspInit+0x10c>)
 800392e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003930:	f003 0308 	and.w	r3, r3, #8
 8003934:	60fb      	str	r3, [r7, #12]
 8003936:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8003938:	2360      	movs	r3, #96	; 0x60
 800393a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800393c:	2302      	movs	r3, #2
 800393e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003940:	2300      	movs	r3, #0
 8003942:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003944:	2303      	movs	r3, #3
 8003946:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003948:	2307      	movs	r3, #7
 800394a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800394c:	f107 031c 	add.w	r3, r7, #28
 8003950:	4619      	mov	r1, r3
 8003952:	480b      	ldr	r0, [pc, #44]	; (8003980 <HAL_UART_MspInit+0x118>)
 8003954:	f001 f86c 	bl	8004a30 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003958:	2200      	movs	r2, #0
 800395a:	2100      	movs	r1, #0
 800395c:	2026      	movs	r0, #38	; 0x26
 800395e:	f000 fc68 	bl	8004232 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003962:	2026      	movs	r0, #38	; 0x26
 8003964:	f000 fc81 	bl	800426a <HAL_NVIC_EnableIRQ>
}
 8003968:	bf00      	nop
 800396a:	3730      	adds	r7, #48	; 0x30
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}
 8003970:	40011000 	.word	0x40011000
 8003974:	40023800 	.word	0x40023800
 8003978:	40020000 	.word	0x40020000
 800397c:	40004400 	.word	0x40004400
 8003980:	40020c00 	.word	0x40020c00

08003984 <LRL_Delay_Init>:
#include "utilities.h"
#include "stdlib.h"
#include "stdio.h"

void LRL_Delay_Init()
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b086      	sub	sp, #24
 8003988:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800398a:	f107 0308 	add.w	r3, r7, #8
 800398e:	2200      	movs	r2, #0
 8003990:	601a      	str	r2, [r3, #0]
 8003992:	605a      	str	r2, [r3, #4]
 8003994:	609a      	str	r2, [r3, #8]
 8003996:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003998:	463b      	mov	r3, r7
 800399a:	2200      	movs	r2, #0
 800399c:	601a      	str	r2, [r3, #0]
 800399e:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	DELAY_TIM_HANDLE.Instance = DELAY_TIM_INISTANCE;
 80039a0:	4b22      	ldr	r3, [pc, #136]	; (8003a2c <LRL_Delay_Init+0xa8>)
 80039a2:	4a23      	ldr	r2, [pc, #140]	; (8003a30 <LRL_Delay_Init+0xac>)
 80039a4:	601a      	str	r2, [r3, #0]
	DELAY_TIM_HANDLE.Init.Prescaler = (HAL_RCC_GetHCLKFreq() / 1000000)-1;
 80039a6:	f004 fc2d 	bl	8008204 <HAL_RCC_GetHCLKFreq>
 80039aa:	4603      	mov	r3, r0
 80039ac:	4a21      	ldr	r2, [pc, #132]	; (8003a34 <LRL_Delay_Init+0xb0>)
 80039ae:	fba2 2303 	umull	r2, r3, r2, r3
 80039b2:	0c9b      	lsrs	r3, r3, #18
 80039b4:	3b01      	subs	r3, #1
 80039b6:	4a1d      	ldr	r2, [pc, #116]	; (8003a2c <LRL_Delay_Init+0xa8>)
 80039b8:	6053      	str	r3, [r2, #4]
	DELAY_TIM_HANDLE.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039ba:	4b1c      	ldr	r3, [pc, #112]	; (8003a2c <LRL_Delay_Init+0xa8>)
 80039bc:	2200      	movs	r2, #0
 80039be:	609a      	str	r2, [r3, #8]
	DELAY_TIM_HANDLE.Init.Period = 65535;
 80039c0:	4b1a      	ldr	r3, [pc, #104]	; (8003a2c <LRL_Delay_Init+0xa8>)
 80039c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80039c6:	60da      	str	r2, [r3, #12]
	DELAY_TIM_HANDLE.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039c8:	4b18      	ldr	r3, [pc, #96]	; (8003a2c <LRL_Delay_Init+0xa8>)
 80039ca:	2200      	movs	r2, #0
 80039cc:	611a      	str	r2, [r3, #16]
	DELAY_TIM_HANDLE.Init.RepetitionCounter = 0;
 80039ce:	4b17      	ldr	r3, [pc, #92]	; (8003a2c <LRL_Delay_Init+0xa8>)
 80039d0:	2200      	movs	r2, #0
 80039d2:	615a      	str	r2, [r3, #20]
	DELAY_TIM_HANDLE.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039d4:	4b15      	ldr	r3, [pc, #84]	; (8003a2c <LRL_Delay_Init+0xa8>)
 80039d6:	2200      	movs	r2, #0
 80039d8:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&DELAY_TIM_HANDLE) != HAL_OK)
 80039da:	4814      	ldr	r0, [pc, #80]	; (8003a2c <LRL_Delay_Init+0xa8>)
 80039dc:	f004 fccf 	bl	800837e <HAL_TIM_Base_Init>
 80039e0:	4603      	mov	r3, r0
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d001      	beq.n	80039ea <LRL_Delay_Init+0x66>
	{
		Error_Handler();
 80039e6:	f7fe f837 	bl	8001a58 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80039ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039ee:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&DELAY_TIM_HANDLE, &sClockSourceConfig) != HAL_OK)
 80039f0:	f107 0308 	add.w	r3, r7, #8
 80039f4:	4619      	mov	r1, r3
 80039f6:	480d      	ldr	r0, [pc, #52]	; (8003a2c <LRL_Delay_Init+0xa8>)
 80039f8:	f005 fbb4 	bl	8009164 <HAL_TIM_ConfigClockSource>
 80039fc:	4603      	mov	r3, r0
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d001      	beq.n	8003a06 <LRL_Delay_Init+0x82>
	{
		Error_Handler();
 8003a02:	f7fe f829 	bl	8001a58 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a06:	2300      	movs	r3, #0
 8003a08:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&DELAY_TIM_HANDLE, &sMasterConfig) != HAL_OK)
 8003a0e:	463b      	mov	r3, r7
 8003a10:	4619      	mov	r1, r3
 8003a12:	4806      	ldr	r0, [pc, #24]	; (8003a2c <LRL_Delay_Init+0xa8>)
 8003a14:	f006 f8d0 	bl	8009bb8 <HAL_TIMEx_MasterConfigSynchronization>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d001      	beq.n	8003a22 <LRL_Delay_Init+0x9e>
	{
		Error_Handler();
 8003a1e:	f7fe f81b 	bl	8001a58 <Error_Handler>
	}
}
 8003a22:	bf00      	nop
 8003a24:	3718      	adds	r7, #24
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	20000830 	.word	0x20000830
 8003a30:	40010000 	.word	0x40010000
 8003a34:	431bde83 	.word	0x431bde83

08003a38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003a38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003a70 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003a3c:	480d      	ldr	r0, [pc, #52]	; (8003a74 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003a3e:	490e      	ldr	r1, [pc, #56]	; (8003a78 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003a40:	4a0e      	ldr	r2, [pc, #56]	; (8003a7c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003a42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003a44:	e002      	b.n	8003a4c <LoopCopyDataInit>

08003a46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a4a:	3304      	adds	r3, #4

08003a4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003a4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003a4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003a50:	d3f9      	bcc.n	8003a46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003a52:	4a0b      	ldr	r2, [pc, #44]	; (8003a80 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003a54:	4c0b      	ldr	r4, [pc, #44]	; (8003a84 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003a56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003a58:	e001      	b.n	8003a5e <LoopFillZerobss>

08003a5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003a5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003a5c:	3204      	adds	r2, #4

08003a5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003a5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003a60:	d3fb      	bcc.n	8003a5a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003a62:	f7ff fa15 	bl	8002e90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003a66:	f007 faa9 	bl	800afbc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003a6a:	f7fd fe4b 	bl	8001704 <main>
  bx  lr    
 8003a6e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003a70:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003a74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003a78:	20000370 	.word	0x20000370
  ldr r2, =_sidata
 8003a7c:	080103ac 	.word	0x080103ac
  ldr r2, =_sbss
 8003a80:	20000370 	.word	0x20000370
  ldr r4, =_ebss
 8003a84:	20000ac4 	.word	0x20000ac4

08003a88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003a88:	e7fe      	b.n	8003a88 <ADC_IRQHandler>
	...

08003a8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003a90:	4b0e      	ldr	r3, [pc, #56]	; (8003acc <HAL_Init+0x40>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a0d      	ldr	r2, [pc, #52]	; (8003acc <HAL_Init+0x40>)
 8003a96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a9a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003a9c:	4b0b      	ldr	r3, [pc, #44]	; (8003acc <HAL_Init+0x40>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a0a      	ldr	r2, [pc, #40]	; (8003acc <HAL_Init+0x40>)
 8003aa2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003aa6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003aa8:	4b08      	ldr	r3, [pc, #32]	; (8003acc <HAL_Init+0x40>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a07      	ldr	r2, [pc, #28]	; (8003acc <HAL_Init+0x40>)
 8003aae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ab2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ab4:	2003      	movs	r0, #3
 8003ab6:	f000 fbb1 	bl	800421c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003aba:	200f      	movs	r0, #15
 8003abc:	f000 f808 	bl	8003ad0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003ac0:	f7ff f892 	bl	8002be8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ac4:	2300      	movs	r3, #0
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	bd80      	pop	{r7, pc}
 8003aca:	bf00      	nop
 8003acc:	40023c00 	.word	0x40023c00

08003ad0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b082      	sub	sp, #8
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003ad8:	4b12      	ldr	r3, [pc, #72]	; (8003b24 <HAL_InitTick+0x54>)
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	4b12      	ldr	r3, [pc, #72]	; (8003b28 <HAL_InitTick+0x58>)
 8003ade:	781b      	ldrb	r3, [r3, #0]
 8003ae0:	4619      	mov	r1, r3
 8003ae2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003ae6:	fbb3 f3f1 	udiv	r3, r3, r1
 8003aea:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aee:	4618      	mov	r0, r3
 8003af0:	f000 fbc9 	bl	8004286 <HAL_SYSTICK_Config>
 8003af4:	4603      	mov	r3, r0
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d001      	beq.n	8003afe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	e00e      	b.n	8003b1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2b0f      	cmp	r3, #15
 8003b02:	d80a      	bhi.n	8003b1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b04:	2200      	movs	r2, #0
 8003b06:	6879      	ldr	r1, [r7, #4]
 8003b08:	f04f 30ff 	mov.w	r0, #4294967295
 8003b0c:	f000 fb91 	bl	8004232 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003b10:	4a06      	ldr	r2, [pc, #24]	; (8003b2c <HAL_InitTick+0x5c>)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003b16:	2300      	movs	r3, #0
 8003b18:	e000      	b.n	8003b1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	3708      	adds	r7, #8
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bd80      	pop	{r7, pc}
 8003b24:	20000190 	.word	0x20000190
 8003b28:	20000198 	.word	0x20000198
 8003b2c:	20000194 	.word	0x20000194

08003b30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b30:	b480      	push	{r7}
 8003b32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003b34:	4b06      	ldr	r3, [pc, #24]	; (8003b50 <HAL_IncTick+0x20>)
 8003b36:	781b      	ldrb	r3, [r3, #0]
 8003b38:	461a      	mov	r2, r3
 8003b3a:	4b06      	ldr	r3, [pc, #24]	; (8003b54 <HAL_IncTick+0x24>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4413      	add	r3, r2
 8003b40:	4a04      	ldr	r2, [pc, #16]	; (8003b54 <HAL_IncTick+0x24>)
 8003b42:	6013      	str	r3, [r2, #0]
}
 8003b44:	bf00      	nop
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr
 8003b4e:	bf00      	nop
 8003b50:	20000198 	.word	0x20000198
 8003b54:	20000ab0 	.word	0x20000ab0

08003b58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	af00      	add	r7, sp, #0
  return uwTick;
 8003b5c:	4b03      	ldr	r3, [pc, #12]	; (8003b6c <HAL_GetTick+0x14>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	46bd      	mov	sp, r7
 8003b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b68:	4770      	bx	lr
 8003b6a:	bf00      	nop
 8003b6c:	20000ab0 	.word	0x20000ab0

08003b70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b084      	sub	sp, #16
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003b78:	f7ff ffee 	bl	8003b58 <HAL_GetTick>
 8003b7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b88:	d005      	beq.n	8003b96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003b8a:	4b0a      	ldr	r3, [pc, #40]	; (8003bb4 <HAL_Delay+0x44>)
 8003b8c:	781b      	ldrb	r3, [r3, #0]
 8003b8e:	461a      	mov	r2, r3
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	4413      	add	r3, r2
 8003b94:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003b96:	bf00      	nop
 8003b98:	f7ff ffde 	bl	8003b58 <HAL_GetTick>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	1ad3      	subs	r3, r2, r3
 8003ba2:	68fa      	ldr	r2, [r7, #12]
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d8f7      	bhi.n	8003b98 <HAL_Delay+0x28>
  {
  }
}
 8003ba8:	bf00      	nop
 8003baa:	bf00      	nop
 8003bac:	3710      	adds	r7, #16
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	bf00      	nop
 8003bb4:	20000198 	.word	0x20000198

08003bb8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d101      	bne.n	8003bce <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e033      	b.n	8003c36 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d109      	bne.n	8003bea <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003bd6:	6878      	ldr	r0, [r7, #4]
 8003bd8:	f7fd fa60 	bl	800109c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2200      	movs	r2, #0
 8003be0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2200      	movs	r2, #0
 8003be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bee:	f003 0310 	and.w	r3, r3, #16
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d118      	bne.n	8003c28 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bfa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003bfe:	f023 0302 	bic.w	r3, r3, #2
 8003c02:	f043 0202 	orr.w	r2, r3, #2
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003c0a:	6878      	ldr	r0, [r7, #4]
 8003c0c:	f000 f93a 	bl	8003e84 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c1a:	f023 0303 	bic.w	r3, r3, #3
 8003c1e:	f043 0201 	orr.w	r2, r3, #1
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	641a      	str	r2, [r3, #64]	; 0x40
 8003c26:	e001      	b.n	8003c2c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003c34:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	3710      	adds	r7, #16
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bd80      	pop	{r7, pc}
	...

08003c40 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b085      	sub	sp, #20
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
 8003c48:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d101      	bne.n	8003c5c <HAL_ADC_ConfigChannel+0x1c>
 8003c58:	2302      	movs	r3, #2
 8003c5a:	e105      	b.n	8003e68 <HAL_ADC_ConfigChannel+0x228>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2201      	movs	r2, #1
 8003c60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	2b09      	cmp	r3, #9
 8003c6a:	d925      	bls.n	8003cb8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	68d9      	ldr	r1, [r3, #12]
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	b29b      	uxth	r3, r3
 8003c78:	461a      	mov	r2, r3
 8003c7a:	4613      	mov	r3, r2
 8003c7c:	005b      	lsls	r3, r3, #1
 8003c7e:	4413      	add	r3, r2
 8003c80:	3b1e      	subs	r3, #30
 8003c82:	2207      	movs	r2, #7
 8003c84:	fa02 f303 	lsl.w	r3, r2, r3
 8003c88:	43da      	mvns	r2, r3
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	400a      	ands	r2, r1
 8003c90:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	68d9      	ldr	r1, [r3, #12]
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	689a      	ldr	r2, [r3, #8]
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	b29b      	uxth	r3, r3
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	005b      	lsls	r3, r3, #1
 8003ca8:	4403      	add	r3, r0
 8003caa:	3b1e      	subs	r3, #30
 8003cac:	409a      	lsls	r2, r3
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	430a      	orrs	r2, r1
 8003cb4:	60da      	str	r2, [r3, #12]
 8003cb6:	e022      	b.n	8003cfe <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	6919      	ldr	r1, [r3, #16]
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	b29b      	uxth	r3, r3
 8003cc4:	461a      	mov	r2, r3
 8003cc6:	4613      	mov	r3, r2
 8003cc8:	005b      	lsls	r3, r3, #1
 8003cca:	4413      	add	r3, r2
 8003ccc:	2207      	movs	r2, #7
 8003cce:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd2:	43da      	mvns	r2, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	400a      	ands	r2, r1
 8003cda:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	6919      	ldr	r1, [r3, #16]
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	689a      	ldr	r2, [r3, #8]
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	b29b      	uxth	r3, r3
 8003cec:	4618      	mov	r0, r3
 8003cee:	4603      	mov	r3, r0
 8003cf0:	005b      	lsls	r3, r3, #1
 8003cf2:	4403      	add	r3, r0
 8003cf4:	409a      	lsls	r2, r3
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	430a      	orrs	r2, r1
 8003cfc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	2b06      	cmp	r3, #6
 8003d04:	d824      	bhi.n	8003d50 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	685a      	ldr	r2, [r3, #4]
 8003d10:	4613      	mov	r3, r2
 8003d12:	009b      	lsls	r3, r3, #2
 8003d14:	4413      	add	r3, r2
 8003d16:	3b05      	subs	r3, #5
 8003d18:	221f      	movs	r2, #31
 8003d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1e:	43da      	mvns	r2, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	400a      	ands	r2, r1
 8003d26:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	b29b      	uxth	r3, r3
 8003d34:	4618      	mov	r0, r3
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	685a      	ldr	r2, [r3, #4]
 8003d3a:	4613      	mov	r3, r2
 8003d3c:	009b      	lsls	r3, r3, #2
 8003d3e:	4413      	add	r3, r2
 8003d40:	3b05      	subs	r3, #5
 8003d42:	fa00 f203 	lsl.w	r2, r0, r3
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	430a      	orrs	r2, r1
 8003d4c:	635a      	str	r2, [r3, #52]	; 0x34
 8003d4e:	e04c      	b.n	8003dea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	2b0c      	cmp	r3, #12
 8003d56:	d824      	bhi.n	8003da2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	685a      	ldr	r2, [r3, #4]
 8003d62:	4613      	mov	r3, r2
 8003d64:	009b      	lsls	r3, r3, #2
 8003d66:	4413      	add	r3, r2
 8003d68:	3b23      	subs	r3, #35	; 0x23
 8003d6a:	221f      	movs	r2, #31
 8003d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d70:	43da      	mvns	r2, r3
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	400a      	ands	r2, r1
 8003d78:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	b29b      	uxth	r3, r3
 8003d86:	4618      	mov	r0, r3
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	685a      	ldr	r2, [r3, #4]
 8003d8c:	4613      	mov	r3, r2
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	4413      	add	r3, r2
 8003d92:	3b23      	subs	r3, #35	; 0x23
 8003d94:	fa00 f203 	lsl.w	r2, r0, r3
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	430a      	orrs	r2, r1
 8003d9e:	631a      	str	r2, [r3, #48]	; 0x30
 8003da0:	e023      	b.n	8003dea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	685a      	ldr	r2, [r3, #4]
 8003dac:	4613      	mov	r3, r2
 8003dae:	009b      	lsls	r3, r3, #2
 8003db0:	4413      	add	r3, r2
 8003db2:	3b41      	subs	r3, #65	; 0x41
 8003db4:	221f      	movs	r2, #31
 8003db6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dba:	43da      	mvns	r2, r3
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	400a      	ands	r2, r1
 8003dc2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	b29b      	uxth	r3, r3
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	685a      	ldr	r2, [r3, #4]
 8003dd6:	4613      	mov	r3, r2
 8003dd8:	009b      	lsls	r3, r3, #2
 8003dda:	4413      	add	r3, r2
 8003ddc:	3b41      	subs	r3, #65	; 0x41
 8003dde:	fa00 f203 	lsl.w	r2, r0, r3
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	430a      	orrs	r2, r1
 8003de8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003dea:	4b22      	ldr	r3, [pc, #136]	; (8003e74 <HAL_ADC_ConfigChannel+0x234>)
 8003dec:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a21      	ldr	r2, [pc, #132]	; (8003e78 <HAL_ADC_ConfigChannel+0x238>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d109      	bne.n	8003e0c <HAL_ADC_ConfigChannel+0x1cc>
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	2b12      	cmp	r3, #18
 8003dfe:	d105      	bne.n	8003e0c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a19      	ldr	r2, [pc, #100]	; (8003e78 <HAL_ADC_ConfigChannel+0x238>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d123      	bne.n	8003e5e <HAL_ADC_ConfigChannel+0x21e>
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	2b10      	cmp	r3, #16
 8003e1c:	d003      	beq.n	8003e26 <HAL_ADC_ConfigChannel+0x1e6>
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	2b11      	cmp	r3, #17
 8003e24:	d11b      	bne.n	8003e5e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	2b10      	cmp	r3, #16
 8003e38:	d111      	bne.n	8003e5e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003e3a:	4b10      	ldr	r3, [pc, #64]	; (8003e7c <HAL_ADC_ConfigChannel+0x23c>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a10      	ldr	r2, [pc, #64]	; (8003e80 <HAL_ADC_ConfigChannel+0x240>)
 8003e40:	fba2 2303 	umull	r2, r3, r2, r3
 8003e44:	0c9a      	lsrs	r2, r3, #18
 8003e46:	4613      	mov	r3, r2
 8003e48:	009b      	lsls	r3, r3, #2
 8003e4a:	4413      	add	r3, r2
 8003e4c:	005b      	lsls	r3, r3, #1
 8003e4e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003e50:	e002      	b.n	8003e58 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003e52:	68bb      	ldr	r3, [r7, #8]
 8003e54:	3b01      	subs	r3, #1
 8003e56:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d1f9      	bne.n	8003e52 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2200      	movs	r2, #0
 8003e62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003e66:	2300      	movs	r3, #0
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	3714      	adds	r7, #20
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e72:	4770      	bx	lr
 8003e74:	40012300 	.word	0x40012300
 8003e78:	40012000 	.word	0x40012000
 8003e7c:	20000190 	.word	0x20000190
 8003e80:	431bde83 	.word	0x431bde83

08003e84 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b085      	sub	sp, #20
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003e8c:	4b79      	ldr	r3, [pc, #484]	; (8004074 <ADC_Init+0x1f0>)
 8003e8e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	685a      	ldr	r2, [r3, #4]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	431a      	orrs	r2, r3
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	685a      	ldr	r2, [r3, #4]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003eb8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	6859      	ldr	r1, [r3, #4]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	691b      	ldr	r3, [r3, #16]
 8003ec4:	021a      	lsls	r2, r3, #8
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	430a      	orrs	r2, r1
 8003ecc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	685a      	ldr	r2, [r3, #4]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003edc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	6859      	ldr	r1, [r3, #4]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	689a      	ldr	r2, [r3, #8]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	430a      	orrs	r2, r1
 8003eee:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	689a      	ldr	r2, [r3, #8]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003efe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	6899      	ldr	r1, [r3, #8]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	68da      	ldr	r2, [r3, #12]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	430a      	orrs	r2, r1
 8003f10:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f16:	4a58      	ldr	r2, [pc, #352]	; (8004078 <ADC_Init+0x1f4>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d022      	beq.n	8003f62 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	689a      	ldr	r2, [r3, #8]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003f2a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	6899      	ldr	r1, [r3, #8]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	430a      	orrs	r2, r1
 8003f3c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	689a      	ldr	r2, [r3, #8]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003f4c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	6899      	ldr	r1, [r3, #8]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	430a      	orrs	r2, r1
 8003f5e:	609a      	str	r2, [r3, #8]
 8003f60:	e00f      	b.n	8003f82 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	689a      	ldr	r2, [r3, #8]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003f70:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	689a      	ldr	r2, [r3, #8]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003f80:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	689a      	ldr	r2, [r3, #8]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f022 0202 	bic.w	r2, r2, #2
 8003f90:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	6899      	ldr	r1, [r3, #8]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	7e1b      	ldrb	r3, [r3, #24]
 8003f9c:	005a      	lsls	r2, r3, #1
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	430a      	orrs	r2, r1
 8003fa4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d01b      	beq.n	8003fe8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	685a      	ldr	r2, [r3, #4]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003fbe:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	685a      	ldr	r2, [r3, #4]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003fce:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	6859      	ldr	r1, [r3, #4]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fda:	3b01      	subs	r3, #1
 8003fdc:	035a      	lsls	r2, r3, #13
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	430a      	orrs	r2, r1
 8003fe4:	605a      	str	r2, [r3, #4]
 8003fe6:	e007      	b.n	8003ff8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	685a      	ldr	r2, [r3, #4]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ff6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004006:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	69db      	ldr	r3, [r3, #28]
 8004012:	3b01      	subs	r3, #1
 8004014:	051a      	lsls	r2, r3, #20
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	430a      	orrs	r2, r1
 800401c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	689a      	ldr	r2, [r3, #8]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800402c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	6899      	ldr	r1, [r3, #8]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800403a:	025a      	lsls	r2, r3, #9
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	430a      	orrs	r2, r1
 8004042:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	689a      	ldr	r2, [r3, #8]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004052:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	6899      	ldr	r1, [r3, #8]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	695b      	ldr	r3, [r3, #20]
 800405e:	029a      	lsls	r2, r3, #10
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	430a      	orrs	r2, r1
 8004066:	609a      	str	r2, [r3, #8]
}
 8004068:	bf00      	nop
 800406a:	3714      	adds	r7, #20
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr
 8004074:	40012300 	.word	0x40012300
 8004078:	0f000001 	.word	0x0f000001

0800407c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800407c:	b480      	push	{r7}
 800407e:	b085      	sub	sp, #20
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	f003 0307 	and.w	r3, r3, #7
 800408a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800408c:	4b0c      	ldr	r3, [pc, #48]	; (80040c0 <__NVIC_SetPriorityGrouping+0x44>)
 800408e:	68db      	ldr	r3, [r3, #12]
 8004090:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004092:	68ba      	ldr	r2, [r7, #8]
 8004094:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004098:	4013      	ands	r3, r2
 800409a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80040a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80040a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80040ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80040ae:	4a04      	ldr	r2, [pc, #16]	; (80040c0 <__NVIC_SetPriorityGrouping+0x44>)
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	60d3      	str	r3, [r2, #12]
}
 80040b4:	bf00      	nop
 80040b6:	3714      	adds	r7, #20
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr
 80040c0:	e000ed00 	.word	0xe000ed00

080040c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80040c4:	b480      	push	{r7}
 80040c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80040c8:	4b04      	ldr	r3, [pc, #16]	; (80040dc <__NVIC_GetPriorityGrouping+0x18>)
 80040ca:	68db      	ldr	r3, [r3, #12]
 80040cc:	0a1b      	lsrs	r3, r3, #8
 80040ce:	f003 0307 	and.w	r3, r3, #7
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	46bd      	mov	sp, r7
 80040d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040da:	4770      	bx	lr
 80040dc:	e000ed00 	.word	0xe000ed00

080040e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b083      	sub	sp, #12
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	4603      	mov	r3, r0
 80040e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	db0b      	blt.n	800410a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80040f2:	79fb      	ldrb	r3, [r7, #7]
 80040f4:	f003 021f 	and.w	r2, r3, #31
 80040f8:	4907      	ldr	r1, [pc, #28]	; (8004118 <__NVIC_EnableIRQ+0x38>)
 80040fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040fe:	095b      	lsrs	r3, r3, #5
 8004100:	2001      	movs	r0, #1
 8004102:	fa00 f202 	lsl.w	r2, r0, r2
 8004106:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800410a:	bf00      	nop
 800410c:	370c      	adds	r7, #12
 800410e:	46bd      	mov	sp, r7
 8004110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004114:	4770      	bx	lr
 8004116:	bf00      	nop
 8004118:	e000e100 	.word	0xe000e100

0800411c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800411c:	b480      	push	{r7}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
 8004122:	4603      	mov	r3, r0
 8004124:	6039      	str	r1, [r7, #0]
 8004126:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004128:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800412c:	2b00      	cmp	r3, #0
 800412e:	db0a      	blt.n	8004146 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	b2da      	uxtb	r2, r3
 8004134:	490c      	ldr	r1, [pc, #48]	; (8004168 <__NVIC_SetPriority+0x4c>)
 8004136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800413a:	0112      	lsls	r2, r2, #4
 800413c:	b2d2      	uxtb	r2, r2
 800413e:	440b      	add	r3, r1
 8004140:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004144:	e00a      	b.n	800415c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	b2da      	uxtb	r2, r3
 800414a:	4908      	ldr	r1, [pc, #32]	; (800416c <__NVIC_SetPriority+0x50>)
 800414c:	79fb      	ldrb	r3, [r7, #7]
 800414e:	f003 030f 	and.w	r3, r3, #15
 8004152:	3b04      	subs	r3, #4
 8004154:	0112      	lsls	r2, r2, #4
 8004156:	b2d2      	uxtb	r2, r2
 8004158:	440b      	add	r3, r1
 800415a:	761a      	strb	r2, [r3, #24]
}
 800415c:	bf00      	nop
 800415e:	370c      	adds	r7, #12
 8004160:	46bd      	mov	sp, r7
 8004162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004166:	4770      	bx	lr
 8004168:	e000e100 	.word	0xe000e100
 800416c:	e000ed00 	.word	0xe000ed00

08004170 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004170:	b480      	push	{r7}
 8004172:	b089      	sub	sp, #36	; 0x24
 8004174:	af00      	add	r7, sp, #0
 8004176:	60f8      	str	r0, [r7, #12]
 8004178:	60b9      	str	r1, [r7, #8]
 800417a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f003 0307 	and.w	r3, r3, #7
 8004182:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004184:	69fb      	ldr	r3, [r7, #28]
 8004186:	f1c3 0307 	rsb	r3, r3, #7
 800418a:	2b04      	cmp	r3, #4
 800418c:	bf28      	it	cs
 800418e:	2304      	movcs	r3, #4
 8004190:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	3304      	adds	r3, #4
 8004196:	2b06      	cmp	r3, #6
 8004198:	d902      	bls.n	80041a0 <NVIC_EncodePriority+0x30>
 800419a:	69fb      	ldr	r3, [r7, #28]
 800419c:	3b03      	subs	r3, #3
 800419e:	e000      	b.n	80041a2 <NVIC_EncodePriority+0x32>
 80041a0:	2300      	movs	r3, #0
 80041a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041a4:	f04f 32ff 	mov.w	r2, #4294967295
 80041a8:	69bb      	ldr	r3, [r7, #24]
 80041aa:	fa02 f303 	lsl.w	r3, r2, r3
 80041ae:	43da      	mvns	r2, r3
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	401a      	ands	r2, r3
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80041b8:	f04f 31ff 	mov.w	r1, #4294967295
 80041bc:	697b      	ldr	r3, [r7, #20]
 80041be:	fa01 f303 	lsl.w	r3, r1, r3
 80041c2:	43d9      	mvns	r1, r3
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041c8:	4313      	orrs	r3, r2
         );
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3724      	adds	r7, #36	; 0x24
 80041ce:	46bd      	mov	sp, r7
 80041d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d4:	4770      	bx	lr
	...

080041d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b082      	sub	sp, #8
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	3b01      	subs	r3, #1
 80041e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80041e8:	d301      	bcc.n	80041ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80041ea:	2301      	movs	r3, #1
 80041ec:	e00f      	b.n	800420e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80041ee:	4a0a      	ldr	r2, [pc, #40]	; (8004218 <SysTick_Config+0x40>)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	3b01      	subs	r3, #1
 80041f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80041f6:	210f      	movs	r1, #15
 80041f8:	f04f 30ff 	mov.w	r0, #4294967295
 80041fc:	f7ff ff8e 	bl	800411c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004200:	4b05      	ldr	r3, [pc, #20]	; (8004218 <SysTick_Config+0x40>)
 8004202:	2200      	movs	r2, #0
 8004204:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004206:	4b04      	ldr	r3, [pc, #16]	; (8004218 <SysTick_Config+0x40>)
 8004208:	2207      	movs	r2, #7
 800420a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800420c:	2300      	movs	r3, #0
}
 800420e:	4618      	mov	r0, r3
 8004210:	3708      	adds	r7, #8
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}
 8004216:	bf00      	nop
 8004218:	e000e010 	.word	0xe000e010

0800421c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b082      	sub	sp, #8
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004224:	6878      	ldr	r0, [r7, #4]
 8004226:	f7ff ff29 	bl	800407c <__NVIC_SetPriorityGrouping>
}
 800422a:	bf00      	nop
 800422c:	3708      	adds	r7, #8
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}

08004232 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004232:	b580      	push	{r7, lr}
 8004234:	b086      	sub	sp, #24
 8004236:	af00      	add	r7, sp, #0
 8004238:	4603      	mov	r3, r0
 800423a:	60b9      	str	r1, [r7, #8]
 800423c:	607a      	str	r2, [r7, #4]
 800423e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004240:	2300      	movs	r3, #0
 8004242:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004244:	f7ff ff3e 	bl	80040c4 <__NVIC_GetPriorityGrouping>
 8004248:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800424a:	687a      	ldr	r2, [r7, #4]
 800424c:	68b9      	ldr	r1, [r7, #8]
 800424e:	6978      	ldr	r0, [r7, #20]
 8004250:	f7ff ff8e 	bl	8004170 <NVIC_EncodePriority>
 8004254:	4602      	mov	r2, r0
 8004256:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800425a:	4611      	mov	r1, r2
 800425c:	4618      	mov	r0, r3
 800425e:	f7ff ff5d 	bl	800411c <__NVIC_SetPriority>
}
 8004262:	bf00      	nop
 8004264:	3718      	adds	r7, #24
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}

0800426a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800426a:	b580      	push	{r7, lr}
 800426c:	b082      	sub	sp, #8
 800426e:	af00      	add	r7, sp, #0
 8004270:	4603      	mov	r3, r0
 8004272:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004274:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004278:	4618      	mov	r0, r3
 800427a:	f7ff ff31 	bl	80040e0 <__NVIC_EnableIRQ>
}
 800427e:	bf00      	nop
 8004280:	3708      	adds	r7, #8
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}

08004286 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004286:	b580      	push	{r7, lr}
 8004288:	b082      	sub	sp, #8
 800428a:	af00      	add	r7, sp, #0
 800428c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800428e:	6878      	ldr	r0, [r7, #4]
 8004290:	f7ff ffa2 	bl	80041d8 <SysTick_Config>
 8004294:	4603      	mov	r3, r0
}
 8004296:	4618      	mov	r0, r3
 8004298:	3708      	adds	r7, #8
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}

0800429e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800429e:	b580      	push	{r7, lr}
 80042a0:	b084      	sub	sp, #16
 80042a2:	af00      	add	r7, sp, #0
 80042a4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042aa:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80042ac:	f7ff fc54 	bl	8003b58 <HAL_GetTick>
 80042b0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80042b8:	b2db      	uxtb	r3, r3
 80042ba:	2b02      	cmp	r3, #2
 80042bc:	d008      	beq.n	80042d0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2280      	movs	r2, #128	; 0x80
 80042c2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2200      	movs	r2, #0
 80042c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80042cc:	2301      	movs	r3, #1
 80042ce:	e052      	b.n	8004376 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f022 0216 	bic.w	r2, r2, #22
 80042de:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	695a      	ldr	r2, [r3, #20]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80042ee:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d103      	bne.n	8004300 <HAL_DMA_Abort+0x62>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d007      	beq.n	8004310 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f022 0208 	bic.w	r2, r2, #8
 800430e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f022 0201 	bic.w	r2, r2, #1
 800431e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004320:	e013      	b.n	800434a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004322:	f7ff fc19 	bl	8003b58 <HAL_GetTick>
 8004326:	4602      	mov	r2, r0
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	1ad3      	subs	r3, r2, r3
 800432c:	2b05      	cmp	r3, #5
 800432e:	d90c      	bls.n	800434a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2220      	movs	r2, #32
 8004334:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2203      	movs	r2, #3
 800433a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2200      	movs	r2, #0
 8004342:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004346:	2303      	movs	r3, #3
 8004348:	e015      	b.n	8004376 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f003 0301 	and.w	r3, r3, #1
 8004354:	2b00      	cmp	r3, #0
 8004356:	d1e4      	bne.n	8004322 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800435c:	223f      	movs	r2, #63	; 0x3f
 800435e:	409a      	lsls	r2, r3
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004374:	2300      	movs	r3, #0
}
 8004376:	4618      	mov	r0, r3
 8004378:	3710      	adds	r7, #16
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}

0800437e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800437e:	b480      	push	{r7}
 8004380:	b083      	sub	sp, #12
 8004382:	af00      	add	r7, sp, #0
 8004384:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800438c:	b2db      	uxtb	r3, r3
 800438e:	2b02      	cmp	r3, #2
 8004390:	d004      	beq.n	800439c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2280      	movs	r2, #128	; 0x80
 8004396:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	e00c      	b.n	80043b6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2205      	movs	r2, #5
 80043a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f022 0201 	bic.w	r2, r2, #1
 80043b2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80043b4:	2300      	movs	r3, #0
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	370c      	adds	r7, #12
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr

080043c2 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80043c2:	b480      	push	{r7}
 80043c4:	b083      	sub	sp, #12
 80043c6:	af00      	add	r7, sp, #0
 80043c8:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80043d0:	b2db      	uxtb	r3, r3
}
 80043d2:	4618      	mov	r0, r3
 80043d4:	370c      	adds	r7, #12
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr
	...

080043e0 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b084      	sub	sp, #16
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d101      	bne.n	80043f2 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e06c      	b.n	80044cc <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d106      	bne.n	800440a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2223      	movs	r2, #35	; 0x23
 8004400:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004404:	6878      	ldr	r0, [r7, #4]
 8004406:	f7fc fedb 	bl	80011c0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800440a:	2300      	movs	r3, #0
 800440c:	60bb      	str	r3, [r7, #8]
 800440e:	4b31      	ldr	r3, [pc, #196]	; (80044d4 <HAL_ETH_Init+0xf4>)
 8004410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004412:	4a30      	ldr	r2, [pc, #192]	; (80044d4 <HAL_ETH_Init+0xf4>)
 8004414:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004418:	6453      	str	r3, [r2, #68]	; 0x44
 800441a:	4b2e      	ldr	r3, [pc, #184]	; (80044d4 <HAL_ETH_Init+0xf4>)
 800441c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800441e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004422:	60bb      	str	r3, [r7, #8]
 8004424:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8004426:	4b2c      	ldr	r3, [pc, #176]	; (80044d8 <HAL_ETH_Init+0xf8>)
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	4a2b      	ldr	r2, [pc, #172]	; (80044d8 <HAL_ETH_Init+0xf8>)
 800442c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004430:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8004432:	4b29      	ldr	r3, [pc, #164]	; (80044d8 <HAL_ETH_Init+0xf8>)
 8004434:	685a      	ldr	r2, [r3, #4]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	689b      	ldr	r3, [r3, #8]
 800443a:	4927      	ldr	r1, [pc, #156]	; (80044d8 <HAL_ETH_Init+0xf8>)
 800443c:	4313      	orrs	r3, r2
 800443e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8004440:	4b25      	ldr	r3, [pc, #148]	; (80044d8 <HAL_ETH_Init+0xf8>)
 8004442:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	687a      	ldr	r2, [r7, #4]
 8004450:	6812      	ldr	r2, [r2, #0]
 8004452:	f043 0301 	orr.w	r3, r3, #1
 8004456:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800445a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800445c:	f7ff fb7c 	bl	8003b58 <HAL_GetTick>
 8004460:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004462:	e011      	b.n	8004488 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8004464:	f7ff fb78 	bl	8003b58 <HAL_GetTick>
 8004468:	4602      	mov	r2, r0
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	1ad3      	subs	r3, r2, r3
 800446e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004472:	d909      	bls.n	8004488 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2204      	movs	r2, #4
 8004478:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	22e0      	movs	r2, #224	; 0xe0
 8004480:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	e021      	b.n	80044cc <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f003 0301 	and.w	r3, r3, #1
 8004496:	2b00      	cmp	r3, #0
 8004498:	d1e4      	bne.n	8004464 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800449a:	6878      	ldr	r0, [r7, #4]
 800449c:	f000 f958 	bl	8004750 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80044a0:	6878      	ldr	r0, [r7, #4]
 80044a2:	f000 f9ff 	bl	80048a4 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f000 fa55 	bl	8004956 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	461a      	mov	r2, r3
 80044b2:	2100      	movs	r1, #0
 80044b4:	6878      	ldr	r0, [r7, #4]
 80044b6:	f000 f9bd 	bl	8004834 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2200      	movs	r2, #0
 80044be:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2210      	movs	r2, #16
 80044c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80044ca:	2300      	movs	r3, #0
}
 80044cc:	4618      	mov	r0, r3
 80044ce:	3710      	adds	r7, #16
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd80      	pop	{r7, pc}
 80044d4:	40023800 	.word	0x40023800
 80044d8:	40013800 	.word	0x40013800

080044dc <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b084      	sub	sp, #16
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
 80044e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80044ee:	68fa      	ldr	r2, [r7, #12]
 80044f0:	4b51      	ldr	r3, [pc, #324]	; (8004638 <ETH_SetMACConfig+0x15c>)
 80044f2:	4013      	ands	r3, r2
 80044f4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	7c1b      	ldrb	r3, [r3, #16]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d102      	bne.n	8004504 <ETH_SetMACConfig+0x28>
 80044fe:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8004502:	e000      	b.n	8004506 <ETH_SetMACConfig+0x2a>
 8004504:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	7c5b      	ldrb	r3, [r3, #17]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d102      	bne.n	8004514 <ETH_SetMACConfig+0x38>
 800450e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004512:	e000      	b.n	8004516 <ETH_SetMACConfig+0x3a>
 8004514:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004516:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800451c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	7fdb      	ldrb	r3, [r3, #31]
 8004522:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8004524:	431a      	orrs	r2, r3
                        macconf->Speed |
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800452a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800452c:	683a      	ldr	r2, [r7, #0]
 800452e:	7f92      	ldrb	r2, [r2, #30]
 8004530:	2a00      	cmp	r2, #0
 8004532:	d102      	bne.n	800453a <ETH_SetMACConfig+0x5e>
 8004534:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004538:	e000      	b.n	800453c <ETH_SetMACConfig+0x60>
 800453a:	2200      	movs	r2, #0
                        macconf->Speed |
 800453c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	7f1b      	ldrb	r3, [r3, #28]
 8004542:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004544:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800454a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	791b      	ldrb	r3, [r3, #4]
 8004550:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8004552:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8004554:	683a      	ldr	r2, [r7, #0]
 8004556:	f892 2020 	ldrb.w	r2, [r2, #32]
 800455a:	2a00      	cmp	r2, #0
 800455c:	d102      	bne.n	8004564 <ETH_SetMACConfig+0x88>
 800455e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004562:	e000      	b.n	8004566 <ETH_SetMACConfig+0x8a>
 8004564:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8004566:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	7bdb      	ldrb	r3, [r3, #15]
 800456c:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800456e:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8004574:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800457c:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800457e:	4313      	orrs	r3, r2
 8004580:	68fa      	ldr	r2, [r7, #12]
 8004582:	4313      	orrs	r3, r2
 8004584:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	68fa      	ldr	r2, [r7, #12]
 800458c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004596:	2001      	movs	r0, #1
 8004598:	f7ff faea 	bl	8003b70 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	68fa      	ldr	r2, [r7, #12]
 80045a2:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	699b      	ldr	r3, [r3, #24]
 80045aa:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80045ac:	68fa      	ldr	r2, [r7, #12]
 80045ae:	f64f 7341 	movw	r3, #65345	; 0xff41
 80045b2:	4013      	ands	r3, r2
 80045b4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045ba:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80045bc:	683a      	ldr	r2, [r7, #0]
 80045be:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 80045c2:	2a00      	cmp	r2, #0
 80045c4:	d101      	bne.n	80045ca <ETH_SetMACConfig+0xee>
 80045c6:	2280      	movs	r2, #128	; 0x80
 80045c8:	e000      	b.n	80045cc <ETH_SetMACConfig+0xf0>
 80045ca:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80045cc:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80045d2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80045d4:	683a      	ldr	r2, [r7, #0]
 80045d6:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 80045da:	2a01      	cmp	r2, #1
 80045dc:	d101      	bne.n	80045e2 <ETH_SetMACConfig+0x106>
 80045de:	2208      	movs	r2, #8
 80045e0:	e000      	b.n	80045e4 <ETH_SetMACConfig+0x108>
 80045e2:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80045e4:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80045e6:	683a      	ldr	r2, [r7, #0]
 80045e8:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 80045ec:	2a01      	cmp	r2, #1
 80045ee:	d101      	bne.n	80045f4 <ETH_SetMACConfig+0x118>
 80045f0:	2204      	movs	r2, #4
 80045f2:	e000      	b.n	80045f6 <ETH_SetMACConfig+0x11a>
 80045f4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80045f6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80045f8:	683a      	ldr	r2, [r7, #0]
 80045fa:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 80045fe:	2a01      	cmp	r2, #1
 8004600:	d101      	bne.n	8004606 <ETH_SetMACConfig+0x12a>
 8004602:	2202      	movs	r2, #2
 8004604:	e000      	b.n	8004608 <ETH_SetMACConfig+0x12c>
 8004606:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004608:	4313      	orrs	r3, r2
 800460a:	68fa      	ldr	r2, [r7, #12]
 800460c:	4313      	orrs	r3, r2
 800460e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	68fa      	ldr	r2, [r7, #12]
 8004616:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	699b      	ldr	r3, [r3, #24]
 800461e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004620:	2001      	movs	r0, #1
 8004622:	f7ff faa5 	bl	8003b70 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	68fa      	ldr	r2, [r7, #12]
 800462c:	619a      	str	r2, [r3, #24]
}
 800462e:	bf00      	nop
 8004630:	3710      	adds	r7, #16
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}
 8004636:	bf00      	nop
 8004638:	ff20810f 	.word	0xff20810f

0800463c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b084      	sub	sp, #16
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
 8004644:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800464e:	699b      	ldr	r3, [r3, #24]
 8004650:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8004652:	68fa      	ldr	r2, [r7, #12]
 8004654:	4b3d      	ldr	r3, [pc, #244]	; (800474c <ETH_SetDMAConfig+0x110>)
 8004656:	4013      	ands	r3, r2
 8004658:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	7b1b      	ldrb	r3, [r3, #12]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d102      	bne.n	8004668 <ETH_SetDMAConfig+0x2c>
 8004662:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8004666:	e000      	b.n	800466a <ETH_SetDMAConfig+0x2e>
 8004668:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	7b5b      	ldrb	r3, [r3, #13]
 800466e:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004670:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8004672:	683a      	ldr	r2, [r7, #0]
 8004674:	7f52      	ldrb	r2, [r2, #29]
 8004676:	2a00      	cmp	r2, #0
 8004678:	d102      	bne.n	8004680 <ETH_SetDMAConfig+0x44>
 800467a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800467e:	e000      	b.n	8004682 <ETH_SetDMAConfig+0x46>
 8004680:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8004682:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	7b9b      	ldrb	r3, [r3, #14]
 8004688:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800468a:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8004690:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	7f1b      	ldrb	r3, [r3, #28]
 8004696:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8004698:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	7f9b      	ldrb	r3, [r3, #30]
 800469e:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80046a0:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80046a6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80046ae:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80046b0:	4313      	orrs	r3, r2
 80046b2:	68fa      	ldr	r2, [r7, #12]
 80046b4:	4313      	orrs	r3, r2
 80046b6:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046c0:	461a      	mov	r2, r3
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046ce:	699b      	ldr	r3, [r3, #24]
 80046d0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80046d2:	2001      	movs	r0, #1
 80046d4:	f7ff fa4c 	bl	8003b70 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046e0:	461a      	mov	r2, r3
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	791b      	ldrb	r3, [r3, #4]
 80046ea:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80046f0:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80046f6:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80046fc:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004704:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8004706:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800470c:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800470e:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8004714:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8004716:	687a      	ldr	r2, [r7, #4]
 8004718:	6812      	ldr	r2, [r2, #0]
 800471a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800471e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004722:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004730:	2001      	movs	r0, #1
 8004732:	f7ff fa1d 	bl	8003b70 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800473e:	461a      	mov	r2, r3
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	6013      	str	r3, [r2, #0]
}
 8004744:	bf00      	nop
 8004746:	3710      	adds	r7, #16
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}
 800474c:	f8de3f23 	.word	0xf8de3f23

08004750 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b0a6      	sub	sp, #152	; 0x98
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8004758:	2301      	movs	r3, #1
 800475a:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 800475e:	2301      	movs	r3, #1
 8004760:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8004764:	2300      	movs	r3, #0
 8004766:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8004768:	2300      	movs	r3, #0
 800476a:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800476e:	2301      	movs	r3, #1
 8004770:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8004774:	2300      	movs	r3, #0
 8004776:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 800477a:	2301      	movs	r3, #1
 800477c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8004780:	2300      	movs	r3, #0
 8004782:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8004786:	2300      	movs	r3, #0
 8004788:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800478c:	2300      	movs	r3, #0
 800478e:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8004790:	2300      	movs	r3, #0
 8004792:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8004796:	2300      	movs	r3, #0
 8004798:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800479a:	2300      	movs	r3, #0
 800479c:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80047a0:	2300      	movs	r3, #0
 80047a2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80047a6:	2300      	movs	r3, #0
 80047a8:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80047ac:	2300      	movs	r3, #0
 80047ae:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80047b2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80047b6:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80047b8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80047bc:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80047be:	2300      	movs	r3, #0
 80047c0:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80047c4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80047c8:	4619      	mov	r1, r3
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f7ff fe86 	bl	80044dc <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80047d0:	2301      	movs	r3, #1
 80047d2:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80047d4:	2301      	movs	r3, #1
 80047d6:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80047d8:	2301      	movs	r3, #1
 80047da:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80047de:	2301      	movs	r3, #1
 80047e0:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80047e2:	2300      	movs	r3, #0
 80047e4:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80047e6:	2300      	movs	r3, #0
 80047e8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80047ec:	2300      	movs	r3, #0
 80047ee:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80047f2:	2300      	movs	r3, #0
 80047f4:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80047f6:	2301      	movs	r3, #1
 80047f8:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80047fc:	2301      	movs	r3, #1
 80047fe:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8004800:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004804:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8004806:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800480a:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800480c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004810:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8004812:	2301      	movs	r3, #1
 8004814:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8004818:	2300      	movs	r3, #0
 800481a:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800481c:	2300      	movs	r3, #0
 800481e:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8004820:	f107 0308 	add.w	r3, r7, #8
 8004824:	4619      	mov	r1, r3
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	f7ff ff08 	bl	800463c <ETH_SetDMAConfig>
}
 800482c:	bf00      	nop
 800482e:	3798      	adds	r7, #152	; 0x98
 8004830:	46bd      	mov	sp, r7
 8004832:	bd80      	pop	{r7, pc}

08004834 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8004834:	b480      	push	{r7}
 8004836:	b087      	sub	sp, #28
 8004838:	af00      	add	r7, sp, #0
 800483a:	60f8      	str	r0, [r7, #12]
 800483c:	60b9      	str	r1, [r7, #8]
 800483e:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	3305      	adds	r3, #5
 8004844:	781b      	ldrb	r3, [r3, #0]
 8004846:	021b      	lsls	r3, r3, #8
 8004848:	687a      	ldr	r2, [r7, #4]
 800484a:	3204      	adds	r2, #4
 800484c:	7812      	ldrb	r2, [r2, #0]
 800484e:	4313      	orrs	r3, r2
 8004850:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8004852:	68ba      	ldr	r2, [r7, #8]
 8004854:	4b11      	ldr	r3, [pc, #68]	; (800489c <ETH_MACAddressConfig+0x68>)
 8004856:	4413      	add	r3, r2
 8004858:	461a      	mov	r2, r3
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	3303      	adds	r3, #3
 8004862:	781b      	ldrb	r3, [r3, #0]
 8004864:	061a      	lsls	r2, r3, #24
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	3302      	adds	r3, #2
 800486a:	781b      	ldrb	r3, [r3, #0]
 800486c:	041b      	lsls	r3, r3, #16
 800486e:	431a      	orrs	r2, r3
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	3301      	adds	r3, #1
 8004874:	781b      	ldrb	r3, [r3, #0]
 8004876:	021b      	lsls	r3, r3, #8
 8004878:	4313      	orrs	r3, r2
 800487a:	687a      	ldr	r2, [r7, #4]
 800487c:	7812      	ldrb	r2, [r2, #0]
 800487e:	4313      	orrs	r3, r2
 8004880:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8004882:	68ba      	ldr	r2, [r7, #8]
 8004884:	4b06      	ldr	r3, [pc, #24]	; (80048a0 <ETH_MACAddressConfig+0x6c>)
 8004886:	4413      	add	r3, r2
 8004888:	461a      	mov	r2, r3
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	6013      	str	r3, [r2, #0]
}
 800488e:	bf00      	nop
 8004890:	371c      	adds	r7, #28
 8004892:	46bd      	mov	sp, r7
 8004894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004898:	4770      	bx	lr
 800489a:	bf00      	nop
 800489c:	40028040 	.word	0x40028040
 80048a0:	40028044 	.word	0x40028044

080048a4 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b085      	sub	sp, #20
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80048ac:	2300      	movs	r3, #0
 80048ae:	60fb      	str	r3, [r7, #12]
 80048b0:	e03e      	b.n	8004930 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	68d9      	ldr	r1, [r3, #12]
 80048b6:	68fa      	ldr	r2, [r7, #12]
 80048b8:	4613      	mov	r3, r2
 80048ba:	009b      	lsls	r3, r3, #2
 80048bc:	4413      	add	r3, r2
 80048be:	00db      	lsls	r3, r3, #3
 80048c0:	440b      	add	r3, r1
 80048c2:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	2200      	movs	r2, #0
 80048c8:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	2200      	movs	r2, #0
 80048ce:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	2200      	movs	r2, #0
 80048d4:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	2200      	movs	r2, #0
 80048da:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80048dc:	68b9      	ldr	r1, [r7, #8]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	68fa      	ldr	r2, [r7, #12]
 80048e2:	3206      	adds	r2, #6
 80048e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2b02      	cmp	r3, #2
 80048f8:	d80c      	bhi.n	8004914 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	68d9      	ldr	r1, [r3, #12]
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	1c5a      	adds	r2, r3, #1
 8004902:	4613      	mov	r3, r2
 8004904:	009b      	lsls	r3, r3, #2
 8004906:	4413      	add	r3, r2
 8004908:	00db      	lsls	r3, r3, #3
 800490a:	440b      	add	r3, r1
 800490c:	461a      	mov	r2, r3
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	60da      	str	r2, [r3, #12]
 8004912:	e004      	b.n	800491e <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	461a      	mov	r2, r3
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	3301      	adds	r3, #1
 800492e:	60fb      	str	r3, [r7, #12]
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2b03      	cmp	r3, #3
 8004934:	d9bd      	bls.n	80048b2 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2200      	movs	r2, #0
 800493a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	68da      	ldr	r2, [r3, #12]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004948:	611a      	str	r2, [r3, #16]
}
 800494a:	bf00      	nop
 800494c:	3714      	adds	r7, #20
 800494e:	46bd      	mov	sp, r7
 8004950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004954:	4770      	bx	lr

08004956 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8004956:	b480      	push	{r7}
 8004958:	b085      	sub	sp, #20
 800495a:	af00      	add	r7, sp, #0
 800495c:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800495e:	2300      	movs	r3, #0
 8004960:	60fb      	str	r3, [r7, #12]
 8004962:	e046      	b.n	80049f2 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6919      	ldr	r1, [r3, #16]
 8004968:	68fa      	ldr	r2, [r7, #12]
 800496a:	4613      	mov	r3, r2
 800496c:	009b      	lsls	r3, r3, #2
 800496e:	4413      	add	r3, r2
 8004970:	00db      	lsls	r3, r3, #3
 8004972:	440b      	add	r3, r1
 8004974:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8004976:	68bb      	ldr	r3, [r7, #8]
 8004978:	2200      	movs	r2, #0
 800497a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	2200      	movs	r2, #0
 8004980:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	2200      	movs	r2, #0
 8004986:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	2200      	movs	r2, #0
 800498c:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	2200      	movs	r2, #0
 8004992:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	2200      	movs	r2, #0
 8004998:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80049a0:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	f244 52f8 	movw	r2, #17912	; 0x45f8
 80049a8:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80049b6:	68b9      	ldr	r1, [r7, #8]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	68fa      	ldr	r2, [r7, #12]
 80049bc:	3212      	adds	r2, #18
 80049be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2b02      	cmp	r3, #2
 80049c6:	d80c      	bhi.n	80049e2 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6919      	ldr	r1, [r3, #16]
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	1c5a      	adds	r2, r3, #1
 80049d0:	4613      	mov	r3, r2
 80049d2:	009b      	lsls	r3, r3, #2
 80049d4:	4413      	add	r3, r2
 80049d6:	00db      	lsls	r3, r3, #3
 80049d8:	440b      	add	r3, r1
 80049da:	461a      	mov	r2, r3
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	60da      	str	r2, [r3, #12]
 80049e0:	e004      	b.n	80049ec <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	691b      	ldr	r3, [r3, #16]
 80049e6:	461a      	mov	r2, r3
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	3301      	adds	r3, #1
 80049f0:	60fb      	str	r3, [r7, #12]
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	2b03      	cmp	r3, #3
 80049f6:	d9b5      	bls.n	8004964 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2200      	movs	r2, #0
 80049fc:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2200      	movs	r2, #0
 8004a02:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2200      	movs	r2, #0
 8004a08:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2200      	movs	r2, #0
 8004a14:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	691a      	ldr	r2, [r3, #16]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004a22:	60da      	str	r2, [r3, #12]
}
 8004a24:	bf00      	nop
 8004a26:	3714      	adds	r7, #20
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2e:	4770      	bx	lr

08004a30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b089      	sub	sp, #36	; 0x24
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
 8004a38:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004a42:	2300      	movs	r3, #0
 8004a44:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a46:	2300      	movs	r3, #0
 8004a48:	61fb      	str	r3, [r7, #28]
 8004a4a:	e16b      	b.n	8004d24 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	69fb      	ldr	r3, [r7, #28]
 8004a50:	fa02 f303 	lsl.w	r3, r2, r3
 8004a54:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	697a      	ldr	r2, [r7, #20]
 8004a5c:	4013      	ands	r3, r2
 8004a5e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004a60:	693a      	ldr	r2, [r7, #16]
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	429a      	cmp	r2, r3
 8004a66:	f040 815a 	bne.w	8004d1e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	f003 0303 	and.w	r3, r3, #3
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	d005      	beq.n	8004a82 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004a7e:	2b02      	cmp	r3, #2
 8004a80:	d130      	bne.n	8004ae4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004a88:	69fb      	ldr	r3, [r7, #28]
 8004a8a:	005b      	lsls	r3, r3, #1
 8004a8c:	2203      	movs	r2, #3
 8004a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a92:	43db      	mvns	r3, r3
 8004a94:	69ba      	ldr	r2, [r7, #24]
 8004a96:	4013      	ands	r3, r2
 8004a98:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	68da      	ldr	r2, [r3, #12]
 8004a9e:	69fb      	ldr	r3, [r7, #28]
 8004aa0:	005b      	lsls	r3, r3, #1
 8004aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8004aa6:	69ba      	ldr	r2, [r7, #24]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	69ba      	ldr	r2, [r7, #24]
 8004ab0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004ab8:	2201      	movs	r2, #1
 8004aba:	69fb      	ldr	r3, [r7, #28]
 8004abc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ac0:	43db      	mvns	r3, r3
 8004ac2:	69ba      	ldr	r2, [r7, #24]
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	091b      	lsrs	r3, r3, #4
 8004ace:	f003 0201 	and.w	r2, r3, #1
 8004ad2:	69fb      	ldr	r3, [r7, #28]
 8004ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad8:	69ba      	ldr	r2, [r7, #24]
 8004ada:	4313      	orrs	r3, r2
 8004adc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	69ba      	ldr	r2, [r7, #24]
 8004ae2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	685b      	ldr	r3, [r3, #4]
 8004ae8:	f003 0303 	and.w	r3, r3, #3
 8004aec:	2b03      	cmp	r3, #3
 8004aee:	d017      	beq.n	8004b20 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	68db      	ldr	r3, [r3, #12]
 8004af4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004af6:	69fb      	ldr	r3, [r7, #28]
 8004af8:	005b      	lsls	r3, r3, #1
 8004afa:	2203      	movs	r2, #3
 8004afc:	fa02 f303 	lsl.w	r3, r2, r3
 8004b00:	43db      	mvns	r3, r3
 8004b02:	69ba      	ldr	r2, [r7, #24]
 8004b04:	4013      	ands	r3, r2
 8004b06:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	689a      	ldr	r2, [r3, #8]
 8004b0c:	69fb      	ldr	r3, [r7, #28]
 8004b0e:	005b      	lsls	r3, r3, #1
 8004b10:	fa02 f303 	lsl.w	r3, r2, r3
 8004b14:	69ba      	ldr	r2, [r7, #24]
 8004b16:	4313      	orrs	r3, r2
 8004b18:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	69ba      	ldr	r2, [r7, #24]
 8004b1e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	f003 0303 	and.w	r3, r3, #3
 8004b28:	2b02      	cmp	r3, #2
 8004b2a:	d123      	bne.n	8004b74 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004b2c:	69fb      	ldr	r3, [r7, #28]
 8004b2e:	08da      	lsrs	r2, r3, #3
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	3208      	adds	r2, #8
 8004b34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b38:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004b3a:	69fb      	ldr	r3, [r7, #28]
 8004b3c:	f003 0307 	and.w	r3, r3, #7
 8004b40:	009b      	lsls	r3, r3, #2
 8004b42:	220f      	movs	r2, #15
 8004b44:	fa02 f303 	lsl.w	r3, r2, r3
 8004b48:	43db      	mvns	r3, r3
 8004b4a:	69ba      	ldr	r2, [r7, #24]
 8004b4c:	4013      	ands	r3, r2
 8004b4e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	691a      	ldr	r2, [r3, #16]
 8004b54:	69fb      	ldr	r3, [r7, #28]
 8004b56:	f003 0307 	and.w	r3, r3, #7
 8004b5a:	009b      	lsls	r3, r3, #2
 8004b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b60:	69ba      	ldr	r2, [r7, #24]
 8004b62:	4313      	orrs	r3, r2
 8004b64:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004b66:	69fb      	ldr	r3, [r7, #28]
 8004b68:	08da      	lsrs	r2, r3, #3
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	3208      	adds	r2, #8
 8004b6e:	69b9      	ldr	r1, [r7, #24]
 8004b70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004b7a:	69fb      	ldr	r3, [r7, #28]
 8004b7c:	005b      	lsls	r3, r3, #1
 8004b7e:	2203      	movs	r2, #3
 8004b80:	fa02 f303 	lsl.w	r3, r2, r3
 8004b84:	43db      	mvns	r3, r3
 8004b86:	69ba      	ldr	r2, [r7, #24]
 8004b88:	4013      	ands	r3, r2
 8004b8a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	f003 0203 	and.w	r2, r3, #3
 8004b94:	69fb      	ldr	r3, [r7, #28]
 8004b96:	005b      	lsls	r3, r3, #1
 8004b98:	fa02 f303 	lsl.w	r3, r2, r3
 8004b9c:	69ba      	ldr	r2, [r7, #24]
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	69ba      	ldr	r2, [r7, #24]
 8004ba6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	f000 80b4 	beq.w	8004d1e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	60fb      	str	r3, [r7, #12]
 8004bba:	4b60      	ldr	r3, [pc, #384]	; (8004d3c <HAL_GPIO_Init+0x30c>)
 8004bbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bbe:	4a5f      	ldr	r2, [pc, #380]	; (8004d3c <HAL_GPIO_Init+0x30c>)
 8004bc0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004bc4:	6453      	str	r3, [r2, #68]	; 0x44
 8004bc6:	4b5d      	ldr	r3, [pc, #372]	; (8004d3c <HAL_GPIO_Init+0x30c>)
 8004bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004bce:	60fb      	str	r3, [r7, #12]
 8004bd0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004bd2:	4a5b      	ldr	r2, [pc, #364]	; (8004d40 <HAL_GPIO_Init+0x310>)
 8004bd4:	69fb      	ldr	r3, [r7, #28]
 8004bd6:	089b      	lsrs	r3, r3, #2
 8004bd8:	3302      	adds	r3, #2
 8004bda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004bde:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	f003 0303 	and.w	r3, r3, #3
 8004be6:	009b      	lsls	r3, r3, #2
 8004be8:	220f      	movs	r2, #15
 8004bea:	fa02 f303 	lsl.w	r3, r2, r3
 8004bee:	43db      	mvns	r3, r3
 8004bf0:	69ba      	ldr	r2, [r7, #24]
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	4a52      	ldr	r2, [pc, #328]	; (8004d44 <HAL_GPIO_Init+0x314>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d02b      	beq.n	8004c56 <HAL_GPIO_Init+0x226>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	4a51      	ldr	r2, [pc, #324]	; (8004d48 <HAL_GPIO_Init+0x318>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d025      	beq.n	8004c52 <HAL_GPIO_Init+0x222>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	4a50      	ldr	r2, [pc, #320]	; (8004d4c <HAL_GPIO_Init+0x31c>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d01f      	beq.n	8004c4e <HAL_GPIO_Init+0x21e>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	4a4f      	ldr	r2, [pc, #316]	; (8004d50 <HAL_GPIO_Init+0x320>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d019      	beq.n	8004c4a <HAL_GPIO_Init+0x21a>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	4a4e      	ldr	r2, [pc, #312]	; (8004d54 <HAL_GPIO_Init+0x324>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d013      	beq.n	8004c46 <HAL_GPIO_Init+0x216>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	4a4d      	ldr	r2, [pc, #308]	; (8004d58 <HAL_GPIO_Init+0x328>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d00d      	beq.n	8004c42 <HAL_GPIO_Init+0x212>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	4a4c      	ldr	r2, [pc, #304]	; (8004d5c <HAL_GPIO_Init+0x32c>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d007      	beq.n	8004c3e <HAL_GPIO_Init+0x20e>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	4a4b      	ldr	r2, [pc, #300]	; (8004d60 <HAL_GPIO_Init+0x330>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d101      	bne.n	8004c3a <HAL_GPIO_Init+0x20a>
 8004c36:	2307      	movs	r3, #7
 8004c38:	e00e      	b.n	8004c58 <HAL_GPIO_Init+0x228>
 8004c3a:	2308      	movs	r3, #8
 8004c3c:	e00c      	b.n	8004c58 <HAL_GPIO_Init+0x228>
 8004c3e:	2306      	movs	r3, #6
 8004c40:	e00a      	b.n	8004c58 <HAL_GPIO_Init+0x228>
 8004c42:	2305      	movs	r3, #5
 8004c44:	e008      	b.n	8004c58 <HAL_GPIO_Init+0x228>
 8004c46:	2304      	movs	r3, #4
 8004c48:	e006      	b.n	8004c58 <HAL_GPIO_Init+0x228>
 8004c4a:	2303      	movs	r3, #3
 8004c4c:	e004      	b.n	8004c58 <HAL_GPIO_Init+0x228>
 8004c4e:	2302      	movs	r3, #2
 8004c50:	e002      	b.n	8004c58 <HAL_GPIO_Init+0x228>
 8004c52:	2301      	movs	r3, #1
 8004c54:	e000      	b.n	8004c58 <HAL_GPIO_Init+0x228>
 8004c56:	2300      	movs	r3, #0
 8004c58:	69fa      	ldr	r2, [r7, #28]
 8004c5a:	f002 0203 	and.w	r2, r2, #3
 8004c5e:	0092      	lsls	r2, r2, #2
 8004c60:	4093      	lsls	r3, r2
 8004c62:	69ba      	ldr	r2, [r7, #24]
 8004c64:	4313      	orrs	r3, r2
 8004c66:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004c68:	4935      	ldr	r1, [pc, #212]	; (8004d40 <HAL_GPIO_Init+0x310>)
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	089b      	lsrs	r3, r3, #2
 8004c6e:	3302      	adds	r3, #2
 8004c70:	69ba      	ldr	r2, [r7, #24]
 8004c72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004c76:	4b3b      	ldr	r3, [pc, #236]	; (8004d64 <HAL_GPIO_Init+0x334>)
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	43db      	mvns	r3, r3
 8004c80:	69ba      	ldr	r2, [r7, #24]
 8004c82:	4013      	ands	r3, r2
 8004c84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d003      	beq.n	8004c9a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004c92:	69ba      	ldr	r2, [r7, #24]
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	4313      	orrs	r3, r2
 8004c98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004c9a:	4a32      	ldr	r2, [pc, #200]	; (8004d64 <HAL_GPIO_Init+0x334>)
 8004c9c:	69bb      	ldr	r3, [r7, #24]
 8004c9e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004ca0:	4b30      	ldr	r3, [pc, #192]	; (8004d64 <HAL_GPIO_Init+0x334>)
 8004ca2:	68db      	ldr	r3, [r3, #12]
 8004ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ca6:	693b      	ldr	r3, [r7, #16]
 8004ca8:	43db      	mvns	r3, r3
 8004caa:	69ba      	ldr	r2, [r7, #24]
 8004cac:	4013      	ands	r3, r2
 8004cae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d003      	beq.n	8004cc4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004cbc:	69ba      	ldr	r2, [r7, #24]
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004cc4:	4a27      	ldr	r2, [pc, #156]	; (8004d64 <HAL_GPIO_Init+0x334>)
 8004cc6:	69bb      	ldr	r3, [r7, #24]
 8004cc8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004cca:	4b26      	ldr	r3, [pc, #152]	; (8004d64 <HAL_GPIO_Init+0x334>)
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	43db      	mvns	r3, r3
 8004cd4:	69ba      	ldr	r2, [r7, #24]
 8004cd6:	4013      	ands	r3, r2
 8004cd8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d003      	beq.n	8004cee <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004ce6:	69ba      	ldr	r2, [r7, #24]
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	4313      	orrs	r3, r2
 8004cec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004cee:	4a1d      	ldr	r2, [pc, #116]	; (8004d64 <HAL_GPIO_Init+0x334>)
 8004cf0:	69bb      	ldr	r3, [r7, #24]
 8004cf2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004cf4:	4b1b      	ldr	r3, [pc, #108]	; (8004d64 <HAL_GPIO_Init+0x334>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	43db      	mvns	r3, r3
 8004cfe:	69ba      	ldr	r2, [r7, #24]
 8004d00:	4013      	ands	r3, r2
 8004d02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d003      	beq.n	8004d18 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004d10:	69ba      	ldr	r2, [r7, #24]
 8004d12:	693b      	ldr	r3, [r7, #16]
 8004d14:	4313      	orrs	r3, r2
 8004d16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004d18:	4a12      	ldr	r2, [pc, #72]	; (8004d64 <HAL_GPIO_Init+0x334>)
 8004d1a:	69bb      	ldr	r3, [r7, #24]
 8004d1c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004d1e:	69fb      	ldr	r3, [r7, #28]
 8004d20:	3301      	adds	r3, #1
 8004d22:	61fb      	str	r3, [r7, #28]
 8004d24:	69fb      	ldr	r3, [r7, #28]
 8004d26:	2b0f      	cmp	r3, #15
 8004d28:	f67f ae90 	bls.w	8004a4c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004d2c:	bf00      	nop
 8004d2e:	bf00      	nop
 8004d30:	3724      	adds	r7, #36	; 0x24
 8004d32:	46bd      	mov	sp, r7
 8004d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d38:	4770      	bx	lr
 8004d3a:	bf00      	nop
 8004d3c:	40023800 	.word	0x40023800
 8004d40:	40013800 	.word	0x40013800
 8004d44:	40020000 	.word	0x40020000
 8004d48:	40020400 	.word	0x40020400
 8004d4c:	40020800 	.word	0x40020800
 8004d50:	40020c00 	.word	0x40020c00
 8004d54:	40021000 	.word	0x40021000
 8004d58:	40021400 	.word	0x40021400
 8004d5c:	40021800 	.word	0x40021800
 8004d60:	40021c00 	.word	0x40021c00
 8004d64:	40013c00 	.word	0x40013c00

08004d68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b083      	sub	sp, #12
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
 8004d70:	460b      	mov	r3, r1
 8004d72:	807b      	strh	r3, [r7, #2]
 8004d74:	4613      	mov	r3, r2
 8004d76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004d78:	787b      	ldrb	r3, [r7, #1]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d003      	beq.n	8004d86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004d7e:	887a      	ldrh	r2, [r7, #2]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004d84:	e003      	b.n	8004d8e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004d86:	887b      	ldrh	r3, [r7, #2]
 8004d88:	041a      	lsls	r2, r3, #16
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	619a      	str	r2, [r3, #24]
}
 8004d8e:	bf00      	nop
 8004d90:	370c      	adds	r7, #12
 8004d92:	46bd      	mov	sp, r7
 8004d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d98:	4770      	bx	lr
	...

08004d9c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b084      	sub	sp, #16
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d101      	bne.n	8004dae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	e12b      	b.n	8005006 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d106      	bne.n	8004dc8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004dc2:	6878      	ldr	r0, [r7, #4]
 8004dc4:	f7fc fbdc 	bl	8001580 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2224      	movs	r2, #36	; 0x24
 8004dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f022 0201 	bic.w	r2, r2, #1
 8004dde:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004dee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	681a      	ldr	r2, [r3, #0]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004dfe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004e00:	f003 fa0c 	bl	800821c <HAL_RCC_GetPCLK1Freq>
 8004e04:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	4a81      	ldr	r2, [pc, #516]	; (8005010 <HAL_I2C_Init+0x274>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d807      	bhi.n	8004e20 <HAL_I2C_Init+0x84>
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	4a80      	ldr	r2, [pc, #512]	; (8005014 <HAL_I2C_Init+0x278>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	bf94      	ite	ls
 8004e18:	2301      	movls	r3, #1
 8004e1a:	2300      	movhi	r3, #0
 8004e1c:	b2db      	uxtb	r3, r3
 8004e1e:	e006      	b.n	8004e2e <HAL_I2C_Init+0x92>
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	4a7d      	ldr	r2, [pc, #500]	; (8005018 <HAL_I2C_Init+0x27c>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	bf94      	ite	ls
 8004e28:	2301      	movls	r3, #1
 8004e2a:	2300      	movhi	r3, #0
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d001      	beq.n	8004e36 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	e0e7      	b.n	8005006 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	4a78      	ldr	r2, [pc, #480]	; (800501c <HAL_I2C_Init+0x280>)
 8004e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e3e:	0c9b      	lsrs	r3, r3, #18
 8004e40:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	68ba      	ldr	r2, [r7, #8]
 8004e52:	430a      	orrs	r2, r1
 8004e54:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	6a1b      	ldr	r3, [r3, #32]
 8004e5c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	4a6a      	ldr	r2, [pc, #424]	; (8005010 <HAL_I2C_Init+0x274>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d802      	bhi.n	8004e70 <HAL_I2C_Init+0xd4>
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	3301      	adds	r3, #1
 8004e6e:	e009      	b.n	8004e84 <HAL_I2C_Init+0xe8>
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004e76:	fb02 f303 	mul.w	r3, r2, r3
 8004e7a:	4a69      	ldr	r2, [pc, #420]	; (8005020 <HAL_I2C_Init+0x284>)
 8004e7c:	fba2 2303 	umull	r2, r3, r2, r3
 8004e80:	099b      	lsrs	r3, r3, #6
 8004e82:	3301      	adds	r3, #1
 8004e84:	687a      	ldr	r2, [r7, #4]
 8004e86:	6812      	ldr	r2, [r2, #0]
 8004e88:	430b      	orrs	r3, r1
 8004e8a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	69db      	ldr	r3, [r3, #28]
 8004e92:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004e96:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	495c      	ldr	r1, [pc, #368]	; (8005010 <HAL_I2C_Init+0x274>)
 8004ea0:	428b      	cmp	r3, r1
 8004ea2:	d819      	bhi.n	8004ed8 <HAL_I2C_Init+0x13c>
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	1e59      	subs	r1, r3, #1
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	005b      	lsls	r3, r3, #1
 8004eae:	fbb1 f3f3 	udiv	r3, r1, r3
 8004eb2:	1c59      	adds	r1, r3, #1
 8004eb4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004eb8:	400b      	ands	r3, r1
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d00a      	beq.n	8004ed4 <HAL_I2C_Init+0x138>
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	1e59      	subs	r1, r3, #1
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	005b      	lsls	r3, r3, #1
 8004ec8:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ecc:	3301      	adds	r3, #1
 8004ece:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ed2:	e051      	b.n	8004f78 <HAL_I2C_Init+0x1dc>
 8004ed4:	2304      	movs	r3, #4
 8004ed6:	e04f      	b.n	8004f78 <HAL_I2C_Init+0x1dc>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d111      	bne.n	8004f04 <HAL_I2C_Init+0x168>
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	1e58      	subs	r0, r3, #1
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6859      	ldr	r1, [r3, #4]
 8004ee8:	460b      	mov	r3, r1
 8004eea:	005b      	lsls	r3, r3, #1
 8004eec:	440b      	add	r3, r1
 8004eee:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ef2:	3301      	adds	r3, #1
 8004ef4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	bf0c      	ite	eq
 8004efc:	2301      	moveq	r3, #1
 8004efe:	2300      	movne	r3, #0
 8004f00:	b2db      	uxtb	r3, r3
 8004f02:	e012      	b.n	8004f2a <HAL_I2C_Init+0x18e>
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	1e58      	subs	r0, r3, #1
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6859      	ldr	r1, [r3, #4]
 8004f0c:	460b      	mov	r3, r1
 8004f0e:	009b      	lsls	r3, r3, #2
 8004f10:	440b      	add	r3, r1
 8004f12:	0099      	lsls	r1, r3, #2
 8004f14:	440b      	add	r3, r1
 8004f16:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f1a:	3301      	adds	r3, #1
 8004f1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	bf0c      	ite	eq
 8004f24:	2301      	moveq	r3, #1
 8004f26:	2300      	movne	r3, #0
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d001      	beq.n	8004f32 <HAL_I2C_Init+0x196>
 8004f2e:	2301      	movs	r3, #1
 8004f30:	e022      	b.n	8004f78 <HAL_I2C_Init+0x1dc>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	689b      	ldr	r3, [r3, #8]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d10e      	bne.n	8004f58 <HAL_I2C_Init+0x1bc>
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	1e58      	subs	r0, r3, #1
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6859      	ldr	r1, [r3, #4]
 8004f42:	460b      	mov	r3, r1
 8004f44:	005b      	lsls	r3, r3, #1
 8004f46:	440b      	add	r3, r1
 8004f48:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f4c:	3301      	adds	r3, #1
 8004f4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f52:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f56:	e00f      	b.n	8004f78 <HAL_I2C_Init+0x1dc>
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	1e58      	subs	r0, r3, #1
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6859      	ldr	r1, [r3, #4]
 8004f60:	460b      	mov	r3, r1
 8004f62:	009b      	lsls	r3, r3, #2
 8004f64:	440b      	add	r3, r1
 8004f66:	0099      	lsls	r1, r3, #2
 8004f68:	440b      	add	r3, r1
 8004f6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f6e:	3301      	adds	r3, #1
 8004f70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f74:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004f78:	6879      	ldr	r1, [r7, #4]
 8004f7a:	6809      	ldr	r1, [r1, #0]
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	69da      	ldr	r2, [r3, #28]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6a1b      	ldr	r3, [r3, #32]
 8004f92:	431a      	orrs	r2, r3
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	430a      	orrs	r2, r1
 8004f9a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	689b      	ldr	r3, [r3, #8]
 8004fa2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004fa6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004faa:	687a      	ldr	r2, [r7, #4]
 8004fac:	6911      	ldr	r1, [r2, #16]
 8004fae:	687a      	ldr	r2, [r7, #4]
 8004fb0:	68d2      	ldr	r2, [r2, #12]
 8004fb2:	4311      	orrs	r1, r2
 8004fb4:	687a      	ldr	r2, [r7, #4]
 8004fb6:	6812      	ldr	r2, [r2, #0]
 8004fb8:	430b      	orrs	r3, r1
 8004fba:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	68db      	ldr	r3, [r3, #12]
 8004fc2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	695a      	ldr	r2, [r3, #20]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	699b      	ldr	r3, [r3, #24]
 8004fce:	431a      	orrs	r2, r3
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	430a      	orrs	r2, r1
 8004fd6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	681a      	ldr	r2, [r3, #0]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f042 0201 	orr.w	r2, r2, #1
 8004fe6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2200      	movs	r2, #0
 8004fec:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2220      	movs	r2, #32
 8004ff2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2200      	movs	r2, #0
 8005000:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005004:	2300      	movs	r3, #0
}
 8005006:	4618      	mov	r0, r3
 8005008:	3710      	adds	r7, #16
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}
 800500e:	bf00      	nop
 8005010:	000186a0 	.word	0x000186a0
 8005014:	001e847f 	.word	0x001e847f
 8005018:	003d08ff 	.word	0x003d08ff
 800501c:	431bde83 	.word	0x431bde83
 8005020:	10624dd3 	.word	0x10624dd3

08005024 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b088      	sub	sp, #32
 8005028:	af02      	add	r7, sp, #8
 800502a:	60f8      	str	r0, [r7, #12]
 800502c:	607a      	str	r2, [r7, #4]
 800502e:	461a      	mov	r2, r3
 8005030:	460b      	mov	r3, r1
 8005032:	817b      	strh	r3, [r7, #10]
 8005034:	4613      	mov	r3, r2
 8005036:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005038:	f7fe fd8e 	bl	8003b58 <HAL_GetTick>
 800503c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005044:	b2db      	uxtb	r3, r3
 8005046:	2b20      	cmp	r3, #32
 8005048:	f040 80e0 	bne.w	800520c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	9300      	str	r3, [sp, #0]
 8005050:	2319      	movs	r3, #25
 8005052:	2201      	movs	r2, #1
 8005054:	4970      	ldr	r1, [pc, #448]	; (8005218 <HAL_I2C_Master_Transmit+0x1f4>)
 8005056:	68f8      	ldr	r0, [r7, #12]
 8005058:	f002 fa86 	bl	8007568 <I2C_WaitOnFlagUntilTimeout>
 800505c:	4603      	mov	r3, r0
 800505e:	2b00      	cmp	r3, #0
 8005060:	d001      	beq.n	8005066 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005062:	2302      	movs	r3, #2
 8005064:	e0d3      	b.n	800520e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800506c:	2b01      	cmp	r3, #1
 800506e:	d101      	bne.n	8005074 <HAL_I2C_Master_Transmit+0x50>
 8005070:	2302      	movs	r3, #2
 8005072:	e0cc      	b.n	800520e <HAL_I2C_Master_Transmit+0x1ea>
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2201      	movs	r2, #1
 8005078:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0301 	and.w	r3, r3, #1
 8005086:	2b01      	cmp	r3, #1
 8005088:	d007      	beq.n	800509a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	681a      	ldr	r2, [r3, #0]
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f042 0201 	orr.w	r2, r2, #1
 8005098:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	681a      	ldr	r2, [r3, #0]
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80050a8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	2221      	movs	r2, #33	; 0x21
 80050ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2210      	movs	r2, #16
 80050b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	2200      	movs	r2, #0
 80050be:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	687a      	ldr	r2, [r7, #4]
 80050c4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	893a      	ldrh	r2, [r7, #8]
 80050ca:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050d0:	b29a      	uxth	r2, r3
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	4a50      	ldr	r2, [pc, #320]	; (800521c <HAL_I2C_Master_Transmit+0x1f8>)
 80050da:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80050dc:	8979      	ldrh	r1, [r7, #10]
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	6a3a      	ldr	r2, [r7, #32]
 80050e2:	68f8      	ldr	r0, [r7, #12]
 80050e4:	f001 ff98 	bl	8007018 <I2C_MasterRequestWrite>
 80050e8:	4603      	mov	r3, r0
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d001      	beq.n	80050f2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	e08d      	b.n	800520e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050f2:	2300      	movs	r3, #0
 80050f4:	613b      	str	r3, [r7, #16]
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	695b      	ldr	r3, [r3, #20]
 80050fc:	613b      	str	r3, [r7, #16]
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	699b      	ldr	r3, [r3, #24]
 8005104:	613b      	str	r3, [r7, #16]
 8005106:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005108:	e066      	b.n	80051d8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800510a:	697a      	ldr	r2, [r7, #20]
 800510c:	6a39      	ldr	r1, [r7, #32]
 800510e:	68f8      	ldr	r0, [r7, #12]
 8005110:	f002 fb00 	bl	8007714 <I2C_WaitOnTXEFlagUntilTimeout>
 8005114:	4603      	mov	r3, r0
 8005116:	2b00      	cmp	r3, #0
 8005118:	d00d      	beq.n	8005136 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800511e:	2b04      	cmp	r3, #4
 8005120:	d107      	bne.n	8005132 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005130:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	e06b      	b.n	800520e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800513a:	781a      	ldrb	r2, [r3, #0]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005146:	1c5a      	adds	r2, r3, #1
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005150:	b29b      	uxth	r3, r3
 8005152:	3b01      	subs	r3, #1
 8005154:	b29a      	uxth	r2, r3
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800515e:	3b01      	subs	r3, #1
 8005160:	b29a      	uxth	r2, r3
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	695b      	ldr	r3, [r3, #20]
 800516c:	f003 0304 	and.w	r3, r3, #4
 8005170:	2b04      	cmp	r3, #4
 8005172:	d11b      	bne.n	80051ac <HAL_I2C_Master_Transmit+0x188>
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005178:	2b00      	cmp	r3, #0
 800517a:	d017      	beq.n	80051ac <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005180:	781a      	ldrb	r2, [r3, #0]
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800518c:	1c5a      	adds	r2, r3, #1
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005196:	b29b      	uxth	r3, r3
 8005198:	3b01      	subs	r3, #1
 800519a:	b29a      	uxth	r2, r3
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051a4:	3b01      	subs	r3, #1
 80051a6:	b29a      	uxth	r2, r3
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051ac:	697a      	ldr	r2, [r7, #20]
 80051ae:	6a39      	ldr	r1, [r7, #32]
 80051b0:	68f8      	ldr	r0, [r7, #12]
 80051b2:	f002 faf0 	bl	8007796 <I2C_WaitOnBTFFlagUntilTimeout>
 80051b6:	4603      	mov	r3, r0
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d00d      	beq.n	80051d8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051c0:	2b04      	cmp	r3, #4
 80051c2:	d107      	bne.n	80051d4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051d2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	e01a      	b.n	800520e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d194      	bne.n	800510a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2220      	movs	r2, #32
 80051f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2200      	movs	r2, #0
 80051fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	2200      	movs	r2, #0
 8005204:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005208:	2300      	movs	r3, #0
 800520a:	e000      	b.n	800520e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800520c:	2302      	movs	r3, #2
  }
}
 800520e:	4618      	mov	r0, r3
 8005210:	3718      	adds	r7, #24
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}
 8005216:	bf00      	nop
 8005218:	00100002 	.word	0x00100002
 800521c:	ffff0000 	.word	0xffff0000

08005220 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b088      	sub	sp, #32
 8005224:	af02      	add	r7, sp, #8
 8005226:	60f8      	str	r0, [r7, #12]
 8005228:	4608      	mov	r0, r1
 800522a:	4611      	mov	r1, r2
 800522c:	461a      	mov	r2, r3
 800522e:	4603      	mov	r3, r0
 8005230:	817b      	strh	r3, [r7, #10]
 8005232:	460b      	mov	r3, r1
 8005234:	813b      	strh	r3, [r7, #8]
 8005236:	4613      	mov	r3, r2
 8005238:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800523a:	f7fe fc8d 	bl	8003b58 <HAL_GetTick>
 800523e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005246:	b2db      	uxtb	r3, r3
 8005248:	2b20      	cmp	r3, #32
 800524a:	f040 80d9 	bne.w	8005400 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	9300      	str	r3, [sp, #0]
 8005252:	2319      	movs	r3, #25
 8005254:	2201      	movs	r2, #1
 8005256:	496d      	ldr	r1, [pc, #436]	; (800540c <HAL_I2C_Mem_Write+0x1ec>)
 8005258:	68f8      	ldr	r0, [r7, #12]
 800525a:	f002 f985 	bl	8007568 <I2C_WaitOnFlagUntilTimeout>
 800525e:	4603      	mov	r3, r0
 8005260:	2b00      	cmp	r3, #0
 8005262:	d001      	beq.n	8005268 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005264:	2302      	movs	r3, #2
 8005266:	e0cc      	b.n	8005402 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800526e:	2b01      	cmp	r3, #1
 8005270:	d101      	bne.n	8005276 <HAL_I2C_Mem_Write+0x56>
 8005272:	2302      	movs	r3, #2
 8005274:	e0c5      	b.n	8005402 <HAL_I2C_Mem_Write+0x1e2>
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2201      	movs	r2, #1
 800527a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f003 0301 	and.w	r3, r3, #1
 8005288:	2b01      	cmp	r3, #1
 800528a:	d007      	beq.n	800529c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f042 0201 	orr.w	r2, r2, #1
 800529a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80052aa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2221      	movs	r2, #33	; 0x21
 80052b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2240      	movs	r2, #64	; 0x40
 80052b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2200      	movs	r2, #0
 80052c0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	6a3a      	ldr	r2, [r7, #32]
 80052c6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80052cc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052d2:	b29a      	uxth	r2, r3
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	4a4d      	ldr	r2, [pc, #308]	; (8005410 <HAL_I2C_Mem_Write+0x1f0>)
 80052dc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80052de:	88f8      	ldrh	r0, [r7, #6]
 80052e0:	893a      	ldrh	r2, [r7, #8]
 80052e2:	8979      	ldrh	r1, [r7, #10]
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	9301      	str	r3, [sp, #4]
 80052e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052ea:	9300      	str	r3, [sp, #0]
 80052ec:	4603      	mov	r3, r0
 80052ee:	68f8      	ldr	r0, [r7, #12]
 80052f0:	f001 ff14 	bl	800711c <I2C_RequestMemoryWrite>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d052      	beq.n	80053a0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	e081      	b.n	8005402 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052fe:	697a      	ldr	r2, [r7, #20]
 8005300:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005302:	68f8      	ldr	r0, [r7, #12]
 8005304:	f002 fa06 	bl	8007714 <I2C_WaitOnTXEFlagUntilTimeout>
 8005308:	4603      	mov	r3, r0
 800530a:	2b00      	cmp	r3, #0
 800530c:	d00d      	beq.n	800532a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005312:	2b04      	cmp	r3, #4
 8005314:	d107      	bne.n	8005326 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	681a      	ldr	r2, [r3, #0]
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005324:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	e06b      	b.n	8005402 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800532e:	781a      	ldrb	r2, [r3, #0]
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800533a:	1c5a      	adds	r2, r3, #1
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005344:	3b01      	subs	r3, #1
 8005346:	b29a      	uxth	r2, r3
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005350:	b29b      	uxth	r3, r3
 8005352:	3b01      	subs	r3, #1
 8005354:	b29a      	uxth	r2, r3
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	695b      	ldr	r3, [r3, #20]
 8005360:	f003 0304 	and.w	r3, r3, #4
 8005364:	2b04      	cmp	r3, #4
 8005366:	d11b      	bne.n	80053a0 <HAL_I2C_Mem_Write+0x180>
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800536c:	2b00      	cmp	r3, #0
 800536e:	d017      	beq.n	80053a0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005374:	781a      	ldrb	r2, [r3, #0]
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005380:	1c5a      	adds	r2, r3, #1
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800538a:	3b01      	subs	r3, #1
 800538c:	b29a      	uxth	r2, r3
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005396:	b29b      	uxth	r3, r3
 8005398:	3b01      	subs	r3, #1
 800539a:	b29a      	uxth	r2, r3
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d1aa      	bne.n	80052fe <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80053a8:	697a      	ldr	r2, [r7, #20]
 80053aa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80053ac:	68f8      	ldr	r0, [r7, #12]
 80053ae:	f002 f9f2 	bl	8007796 <I2C_WaitOnBTFFlagUntilTimeout>
 80053b2:	4603      	mov	r3, r0
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d00d      	beq.n	80053d4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053bc:	2b04      	cmp	r3, #4
 80053be:	d107      	bne.n	80053d0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053ce:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80053d0:	2301      	movs	r3, #1
 80053d2:	e016      	b.n	8005402 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2220      	movs	r2, #32
 80053e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2200      	movs	r2, #0
 80053f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	2200      	movs	r2, #0
 80053f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80053fc:	2300      	movs	r3, #0
 80053fe:	e000      	b.n	8005402 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005400:	2302      	movs	r3, #2
  }
}
 8005402:	4618      	mov	r0, r3
 8005404:	3718      	adds	r7, #24
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}
 800540a:	bf00      	nop
 800540c:	00100002 	.word	0x00100002
 8005410:	ffff0000 	.word	0xffff0000

08005414 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b08c      	sub	sp, #48	; 0x30
 8005418:	af02      	add	r7, sp, #8
 800541a:	60f8      	str	r0, [r7, #12]
 800541c:	4608      	mov	r0, r1
 800541e:	4611      	mov	r1, r2
 8005420:	461a      	mov	r2, r3
 8005422:	4603      	mov	r3, r0
 8005424:	817b      	strh	r3, [r7, #10]
 8005426:	460b      	mov	r3, r1
 8005428:	813b      	strh	r3, [r7, #8]
 800542a:	4613      	mov	r3, r2
 800542c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800542e:	f7fe fb93 	bl	8003b58 <HAL_GetTick>
 8005432:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800543a:	b2db      	uxtb	r3, r3
 800543c:	2b20      	cmp	r3, #32
 800543e:	f040 8208 	bne.w	8005852 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005444:	9300      	str	r3, [sp, #0]
 8005446:	2319      	movs	r3, #25
 8005448:	2201      	movs	r2, #1
 800544a:	497b      	ldr	r1, [pc, #492]	; (8005638 <HAL_I2C_Mem_Read+0x224>)
 800544c:	68f8      	ldr	r0, [r7, #12]
 800544e:	f002 f88b 	bl	8007568 <I2C_WaitOnFlagUntilTimeout>
 8005452:	4603      	mov	r3, r0
 8005454:	2b00      	cmp	r3, #0
 8005456:	d001      	beq.n	800545c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005458:	2302      	movs	r3, #2
 800545a:	e1fb      	b.n	8005854 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005462:	2b01      	cmp	r3, #1
 8005464:	d101      	bne.n	800546a <HAL_I2C_Mem_Read+0x56>
 8005466:	2302      	movs	r3, #2
 8005468:	e1f4      	b.n	8005854 <HAL_I2C_Mem_Read+0x440>
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2201      	movs	r2, #1
 800546e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f003 0301 	and.w	r3, r3, #1
 800547c:	2b01      	cmp	r3, #1
 800547e:	d007      	beq.n	8005490 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	681a      	ldr	r2, [r3, #0]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f042 0201 	orr.w	r2, r2, #1
 800548e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	681a      	ldr	r2, [r3, #0]
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800549e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2222      	movs	r2, #34	; 0x22
 80054a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2240      	movs	r2, #64	; 0x40
 80054ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2200      	movs	r2, #0
 80054b4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80054ba:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80054c0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054c6:	b29a      	uxth	r2, r3
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	4a5b      	ldr	r2, [pc, #364]	; (800563c <HAL_I2C_Mem_Read+0x228>)
 80054d0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80054d2:	88f8      	ldrh	r0, [r7, #6]
 80054d4:	893a      	ldrh	r2, [r7, #8]
 80054d6:	8979      	ldrh	r1, [r7, #10]
 80054d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054da:	9301      	str	r3, [sp, #4]
 80054dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054de:	9300      	str	r3, [sp, #0]
 80054e0:	4603      	mov	r3, r0
 80054e2:	68f8      	ldr	r0, [r7, #12]
 80054e4:	f001 feb0 	bl	8007248 <I2C_RequestMemoryRead>
 80054e8:	4603      	mov	r3, r0
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d001      	beq.n	80054f2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80054ee:	2301      	movs	r3, #1
 80054f0:	e1b0      	b.n	8005854 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d113      	bne.n	8005522 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054fa:	2300      	movs	r3, #0
 80054fc:	623b      	str	r3, [r7, #32]
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	695b      	ldr	r3, [r3, #20]
 8005504:	623b      	str	r3, [r7, #32]
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	699b      	ldr	r3, [r3, #24]
 800550c:	623b      	str	r3, [r7, #32]
 800550e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800551e:	601a      	str	r2, [r3, #0]
 8005520:	e184      	b.n	800582c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005526:	2b01      	cmp	r3, #1
 8005528:	d11b      	bne.n	8005562 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	681a      	ldr	r2, [r3, #0]
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005538:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800553a:	2300      	movs	r3, #0
 800553c:	61fb      	str	r3, [r7, #28]
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	695b      	ldr	r3, [r3, #20]
 8005544:	61fb      	str	r3, [r7, #28]
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	699b      	ldr	r3, [r3, #24]
 800554c:	61fb      	str	r3, [r7, #28]
 800554e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	681a      	ldr	r2, [r3, #0]
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800555e:	601a      	str	r2, [r3, #0]
 8005560:	e164      	b.n	800582c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005566:	2b02      	cmp	r3, #2
 8005568:	d11b      	bne.n	80055a2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005578:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005588:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800558a:	2300      	movs	r3, #0
 800558c:	61bb      	str	r3, [r7, #24]
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	695b      	ldr	r3, [r3, #20]
 8005594:	61bb      	str	r3, [r7, #24]
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	699b      	ldr	r3, [r3, #24]
 800559c:	61bb      	str	r3, [r7, #24]
 800559e:	69bb      	ldr	r3, [r7, #24]
 80055a0:	e144      	b.n	800582c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055a2:	2300      	movs	r3, #0
 80055a4:	617b      	str	r3, [r7, #20]
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	695b      	ldr	r3, [r3, #20]
 80055ac:	617b      	str	r3, [r7, #20]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	699b      	ldr	r3, [r3, #24]
 80055b4:	617b      	str	r3, [r7, #20]
 80055b6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80055b8:	e138      	b.n	800582c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055be:	2b03      	cmp	r3, #3
 80055c0:	f200 80f1 	bhi.w	80057a6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d123      	bne.n	8005614 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055ce:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80055d0:	68f8      	ldr	r0, [r7, #12]
 80055d2:	f002 f953 	bl	800787c <I2C_WaitOnRXNEFlagUntilTimeout>
 80055d6:	4603      	mov	r3, r0
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d001      	beq.n	80055e0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80055dc:	2301      	movs	r3, #1
 80055de:	e139      	b.n	8005854 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	691a      	ldr	r2, [r3, #16]
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ea:	b2d2      	uxtb	r2, r2
 80055ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055f2:	1c5a      	adds	r2, r3, #1
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055fc:	3b01      	subs	r3, #1
 80055fe:	b29a      	uxth	r2, r3
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005608:	b29b      	uxth	r3, r3
 800560a:	3b01      	subs	r3, #1
 800560c:	b29a      	uxth	r2, r3
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005612:	e10b      	b.n	800582c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005618:	2b02      	cmp	r3, #2
 800561a:	d14e      	bne.n	80056ba <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800561c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800561e:	9300      	str	r3, [sp, #0]
 8005620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005622:	2200      	movs	r2, #0
 8005624:	4906      	ldr	r1, [pc, #24]	; (8005640 <HAL_I2C_Mem_Read+0x22c>)
 8005626:	68f8      	ldr	r0, [r7, #12]
 8005628:	f001 ff9e 	bl	8007568 <I2C_WaitOnFlagUntilTimeout>
 800562c:	4603      	mov	r3, r0
 800562e:	2b00      	cmp	r3, #0
 8005630:	d008      	beq.n	8005644 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	e10e      	b.n	8005854 <HAL_I2C_Mem_Read+0x440>
 8005636:	bf00      	nop
 8005638:	00100002 	.word	0x00100002
 800563c:	ffff0000 	.word	0xffff0000
 8005640:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005652:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	691a      	ldr	r2, [r3, #16]
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800565e:	b2d2      	uxtb	r2, r2
 8005660:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005666:	1c5a      	adds	r2, r3, #1
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005670:	3b01      	subs	r3, #1
 8005672:	b29a      	uxth	r2, r3
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800567c:	b29b      	uxth	r3, r3
 800567e:	3b01      	subs	r3, #1
 8005680:	b29a      	uxth	r2, r3
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	691a      	ldr	r2, [r3, #16]
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005690:	b2d2      	uxtb	r2, r2
 8005692:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005698:	1c5a      	adds	r2, r3, #1
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056a2:	3b01      	subs	r3, #1
 80056a4:	b29a      	uxth	r2, r3
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056ae:	b29b      	uxth	r3, r3
 80056b0:	3b01      	subs	r3, #1
 80056b2:	b29a      	uxth	r2, r3
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80056b8:	e0b8      	b.n	800582c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80056ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056bc:	9300      	str	r3, [sp, #0]
 80056be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056c0:	2200      	movs	r2, #0
 80056c2:	4966      	ldr	r1, [pc, #408]	; (800585c <HAL_I2C_Mem_Read+0x448>)
 80056c4:	68f8      	ldr	r0, [r7, #12]
 80056c6:	f001 ff4f 	bl	8007568 <I2C_WaitOnFlagUntilTimeout>
 80056ca:	4603      	mov	r3, r0
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d001      	beq.n	80056d4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	e0bf      	b.n	8005854 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	691a      	ldr	r2, [r3, #16]
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ee:	b2d2      	uxtb	r2, r2
 80056f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056f6:	1c5a      	adds	r2, r3, #1
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005700:	3b01      	subs	r3, #1
 8005702:	b29a      	uxth	r2, r3
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800570c:	b29b      	uxth	r3, r3
 800570e:	3b01      	subs	r3, #1
 8005710:	b29a      	uxth	r2, r3
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005718:	9300      	str	r3, [sp, #0]
 800571a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800571c:	2200      	movs	r2, #0
 800571e:	494f      	ldr	r1, [pc, #316]	; (800585c <HAL_I2C_Mem_Read+0x448>)
 8005720:	68f8      	ldr	r0, [r7, #12]
 8005722:	f001 ff21 	bl	8007568 <I2C_WaitOnFlagUntilTimeout>
 8005726:	4603      	mov	r3, r0
 8005728:	2b00      	cmp	r3, #0
 800572a:	d001      	beq.n	8005730 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800572c:	2301      	movs	r3, #1
 800572e:	e091      	b.n	8005854 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	681a      	ldr	r2, [r3, #0]
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800573e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	691a      	ldr	r2, [r3, #16]
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800574a:	b2d2      	uxtb	r2, r2
 800574c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005752:	1c5a      	adds	r2, r3, #1
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800575c:	3b01      	subs	r3, #1
 800575e:	b29a      	uxth	r2, r3
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005768:	b29b      	uxth	r3, r3
 800576a:	3b01      	subs	r3, #1
 800576c:	b29a      	uxth	r2, r3
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	691a      	ldr	r2, [r3, #16]
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800577c:	b2d2      	uxtb	r2, r2
 800577e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005784:	1c5a      	adds	r2, r3, #1
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800578e:	3b01      	subs	r3, #1
 8005790:	b29a      	uxth	r2, r3
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800579a:	b29b      	uxth	r3, r3
 800579c:	3b01      	subs	r3, #1
 800579e:	b29a      	uxth	r2, r3
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80057a4:	e042      	b.n	800582c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80057a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057a8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80057aa:	68f8      	ldr	r0, [r7, #12]
 80057ac:	f002 f866 	bl	800787c <I2C_WaitOnRXNEFlagUntilTimeout>
 80057b0:	4603      	mov	r3, r0
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d001      	beq.n	80057ba <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80057b6:	2301      	movs	r3, #1
 80057b8:	e04c      	b.n	8005854 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	691a      	ldr	r2, [r3, #16]
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057c4:	b2d2      	uxtb	r2, r2
 80057c6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057cc:	1c5a      	adds	r2, r3, #1
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057d6:	3b01      	subs	r3, #1
 80057d8:	b29a      	uxth	r2, r3
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057e2:	b29b      	uxth	r3, r3
 80057e4:	3b01      	subs	r3, #1
 80057e6:	b29a      	uxth	r2, r3
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	695b      	ldr	r3, [r3, #20]
 80057f2:	f003 0304 	and.w	r3, r3, #4
 80057f6:	2b04      	cmp	r3, #4
 80057f8:	d118      	bne.n	800582c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	691a      	ldr	r2, [r3, #16]
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005804:	b2d2      	uxtb	r2, r2
 8005806:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800580c:	1c5a      	adds	r2, r3, #1
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005816:	3b01      	subs	r3, #1
 8005818:	b29a      	uxth	r2, r3
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005822:	b29b      	uxth	r3, r3
 8005824:	3b01      	subs	r3, #1
 8005826:	b29a      	uxth	r2, r3
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005830:	2b00      	cmp	r3, #0
 8005832:	f47f aec2 	bne.w	80055ba <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2220      	movs	r2, #32
 800583a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	2200      	movs	r2, #0
 8005842:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2200      	movs	r2, #0
 800584a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800584e:	2300      	movs	r3, #0
 8005850:	e000      	b.n	8005854 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005852:	2302      	movs	r3, #2
  }
}
 8005854:	4618      	mov	r0, r3
 8005856:	3728      	adds	r7, #40	; 0x28
 8005858:	46bd      	mov	sp, r7
 800585a:	bd80      	pop	{r7, pc}
 800585c:	00010004 	.word	0x00010004

08005860 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b088      	sub	sp, #32
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8005868:	2300      	movs	r3, #0
 800586a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005878:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005880:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005888:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800588a:	7bfb      	ldrb	r3, [r7, #15]
 800588c:	2b10      	cmp	r3, #16
 800588e:	d003      	beq.n	8005898 <HAL_I2C_EV_IRQHandler+0x38>
 8005890:	7bfb      	ldrb	r3, [r7, #15]
 8005892:	2b40      	cmp	r3, #64	; 0x40
 8005894:	f040 80c1 	bne.w	8005a1a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	699b      	ldr	r3, [r3, #24]
 800589e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	695b      	ldr	r3, [r3, #20]
 80058a6:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80058a8:	69fb      	ldr	r3, [r7, #28]
 80058aa:	f003 0301 	and.w	r3, r3, #1
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d10d      	bne.n	80058ce <HAL_I2C_EV_IRQHandler+0x6e>
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80058b8:	d003      	beq.n	80058c2 <HAL_I2C_EV_IRQHandler+0x62>
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80058c0:	d101      	bne.n	80058c6 <HAL_I2C_EV_IRQHandler+0x66>
 80058c2:	2301      	movs	r3, #1
 80058c4:	e000      	b.n	80058c8 <HAL_I2C_EV_IRQHandler+0x68>
 80058c6:	2300      	movs	r3, #0
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	f000 8132 	beq.w	8005b32 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80058ce:	69fb      	ldr	r3, [r7, #28]
 80058d0:	f003 0301 	and.w	r3, r3, #1
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d00c      	beq.n	80058f2 <HAL_I2C_EV_IRQHandler+0x92>
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	0a5b      	lsrs	r3, r3, #9
 80058dc:	f003 0301 	and.w	r3, r3, #1
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d006      	beq.n	80058f2 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f002 f84e 	bl	8007986 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f000 fd79 	bl	80063e2 <I2C_Master_SB>
 80058f0:	e092      	b.n	8005a18 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80058f2:	69fb      	ldr	r3, [r7, #28]
 80058f4:	08db      	lsrs	r3, r3, #3
 80058f6:	f003 0301 	and.w	r3, r3, #1
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d009      	beq.n	8005912 <HAL_I2C_EV_IRQHandler+0xb2>
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	0a5b      	lsrs	r3, r3, #9
 8005902:	f003 0301 	and.w	r3, r3, #1
 8005906:	2b00      	cmp	r3, #0
 8005908:	d003      	beq.n	8005912 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800590a:	6878      	ldr	r0, [r7, #4]
 800590c:	f000 fdef 	bl	80064ee <I2C_Master_ADD10>
 8005910:	e082      	b.n	8005a18 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005912:	69fb      	ldr	r3, [r7, #28]
 8005914:	085b      	lsrs	r3, r3, #1
 8005916:	f003 0301 	and.w	r3, r3, #1
 800591a:	2b00      	cmp	r3, #0
 800591c:	d009      	beq.n	8005932 <HAL_I2C_EV_IRQHandler+0xd2>
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	0a5b      	lsrs	r3, r3, #9
 8005922:	f003 0301 	and.w	r3, r3, #1
 8005926:	2b00      	cmp	r3, #0
 8005928:	d003      	beq.n	8005932 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f000 fe09 	bl	8006542 <I2C_Master_ADDR>
 8005930:	e072      	b.n	8005a18 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8005932:	69bb      	ldr	r3, [r7, #24]
 8005934:	089b      	lsrs	r3, r3, #2
 8005936:	f003 0301 	and.w	r3, r3, #1
 800593a:	2b00      	cmp	r3, #0
 800593c:	d03b      	beq.n	80059b6 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005948:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800594c:	f000 80f3 	beq.w	8005b36 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005950:	69fb      	ldr	r3, [r7, #28]
 8005952:	09db      	lsrs	r3, r3, #7
 8005954:	f003 0301 	and.w	r3, r3, #1
 8005958:	2b00      	cmp	r3, #0
 800595a:	d00f      	beq.n	800597c <HAL_I2C_EV_IRQHandler+0x11c>
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	0a9b      	lsrs	r3, r3, #10
 8005960:	f003 0301 	and.w	r3, r3, #1
 8005964:	2b00      	cmp	r3, #0
 8005966:	d009      	beq.n	800597c <HAL_I2C_EV_IRQHandler+0x11c>
 8005968:	69fb      	ldr	r3, [r7, #28]
 800596a:	089b      	lsrs	r3, r3, #2
 800596c:	f003 0301 	and.w	r3, r3, #1
 8005970:	2b00      	cmp	r3, #0
 8005972:	d103      	bne.n	800597c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8005974:	6878      	ldr	r0, [r7, #4]
 8005976:	f000 f9e9 	bl	8005d4c <I2C_MasterTransmit_TXE>
 800597a:	e04d      	b.n	8005a18 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800597c:	69fb      	ldr	r3, [r7, #28]
 800597e:	089b      	lsrs	r3, r3, #2
 8005980:	f003 0301 	and.w	r3, r3, #1
 8005984:	2b00      	cmp	r3, #0
 8005986:	f000 80d6 	beq.w	8005b36 <HAL_I2C_EV_IRQHandler+0x2d6>
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	0a5b      	lsrs	r3, r3, #9
 800598e:	f003 0301 	and.w	r3, r3, #1
 8005992:	2b00      	cmp	r3, #0
 8005994:	f000 80cf 	beq.w	8005b36 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005998:	7bbb      	ldrb	r3, [r7, #14]
 800599a:	2b21      	cmp	r3, #33	; 0x21
 800599c:	d103      	bne.n	80059a6 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f000 fa70 	bl	8005e84 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80059a4:	e0c7      	b.n	8005b36 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80059a6:	7bfb      	ldrb	r3, [r7, #15]
 80059a8:	2b40      	cmp	r3, #64	; 0x40
 80059aa:	f040 80c4 	bne.w	8005b36 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f000 fade 	bl	8005f70 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80059b4:	e0bf      	b.n	8005b36 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80059c0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059c4:	f000 80b7 	beq.w	8005b36 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80059c8:	69fb      	ldr	r3, [r7, #28]
 80059ca:	099b      	lsrs	r3, r3, #6
 80059cc:	f003 0301 	and.w	r3, r3, #1
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d00f      	beq.n	80059f4 <HAL_I2C_EV_IRQHandler+0x194>
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	0a9b      	lsrs	r3, r3, #10
 80059d8:	f003 0301 	and.w	r3, r3, #1
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d009      	beq.n	80059f4 <HAL_I2C_EV_IRQHandler+0x194>
 80059e0:	69fb      	ldr	r3, [r7, #28]
 80059e2:	089b      	lsrs	r3, r3, #2
 80059e4:	f003 0301 	and.w	r3, r3, #1
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d103      	bne.n	80059f4 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80059ec:	6878      	ldr	r0, [r7, #4]
 80059ee:	f000 fb53 	bl	8006098 <I2C_MasterReceive_RXNE>
 80059f2:	e011      	b.n	8005a18 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	089b      	lsrs	r3, r3, #2
 80059f8:	f003 0301 	and.w	r3, r3, #1
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	f000 809a 	beq.w	8005b36 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	0a5b      	lsrs	r3, r3, #9
 8005a06:	f003 0301 	and.w	r3, r3, #1
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	f000 8093 	beq.w	8005b36 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005a10:	6878      	ldr	r0, [r7, #4]
 8005a12:	f000 fbfc 	bl	800620e <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005a16:	e08e      	b.n	8005b36 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005a18:	e08d      	b.n	8005b36 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d004      	beq.n	8005a2c <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	695b      	ldr	r3, [r3, #20]
 8005a28:	61fb      	str	r3, [r7, #28]
 8005a2a:	e007      	b.n	8005a3c <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	699b      	ldr	r3, [r3, #24]
 8005a32:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	695b      	ldr	r3, [r3, #20]
 8005a3a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005a3c:	69fb      	ldr	r3, [r7, #28]
 8005a3e:	085b      	lsrs	r3, r3, #1
 8005a40:	f003 0301 	and.w	r3, r3, #1
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d012      	beq.n	8005a6e <HAL_I2C_EV_IRQHandler+0x20e>
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	0a5b      	lsrs	r3, r3, #9
 8005a4c:	f003 0301 	and.w	r3, r3, #1
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d00c      	beq.n	8005a6e <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d003      	beq.n	8005a64 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	699b      	ldr	r3, [r3, #24]
 8005a62:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8005a64:	69b9      	ldr	r1, [r7, #24]
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f000 ffba 	bl	80069e0 <I2C_Slave_ADDR>
 8005a6c:	e066      	b.n	8005b3c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005a6e:	69fb      	ldr	r3, [r7, #28]
 8005a70:	091b      	lsrs	r3, r3, #4
 8005a72:	f003 0301 	and.w	r3, r3, #1
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d009      	beq.n	8005a8e <HAL_I2C_EV_IRQHandler+0x22e>
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	0a5b      	lsrs	r3, r3, #9
 8005a7e:	f003 0301 	and.w	r3, r3, #1
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d003      	beq.n	8005a8e <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8005a86:	6878      	ldr	r0, [r7, #4]
 8005a88:	f000 fff4 	bl	8006a74 <I2C_Slave_STOPF>
 8005a8c:	e056      	b.n	8005b3c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005a8e:	7bbb      	ldrb	r3, [r7, #14]
 8005a90:	2b21      	cmp	r3, #33	; 0x21
 8005a92:	d002      	beq.n	8005a9a <HAL_I2C_EV_IRQHandler+0x23a>
 8005a94:	7bbb      	ldrb	r3, [r7, #14]
 8005a96:	2b29      	cmp	r3, #41	; 0x29
 8005a98:	d125      	bne.n	8005ae6 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005a9a:	69fb      	ldr	r3, [r7, #28]
 8005a9c:	09db      	lsrs	r3, r3, #7
 8005a9e:	f003 0301 	and.w	r3, r3, #1
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d00f      	beq.n	8005ac6 <HAL_I2C_EV_IRQHandler+0x266>
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	0a9b      	lsrs	r3, r3, #10
 8005aaa:	f003 0301 	and.w	r3, r3, #1
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d009      	beq.n	8005ac6 <HAL_I2C_EV_IRQHandler+0x266>
 8005ab2:	69fb      	ldr	r3, [r7, #28]
 8005ab4:	089b      	lsrs	r3, r3, #2
 8005ab6:	f003 0301 	and.w	r3, r3, #1
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d103      	bne.n	8005ac6 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	f000 fed0 	bl	8006864 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005ac4:	e039      	b.n	8005b3a <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005ac6:	69fb      	ldr	r3, [r7, #28]
 8005ac8:	089b      	lsrs	r3, r3, #2
 8005aca:	f003 0301 	and.w	r3, r3, #1
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d033      	beq.n	8005b3a <HAL_I2C_EV_IRQHandler+0x2da>
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	0a5b      	lsrs	r3, r3, #9
 8005ad6:	f003 0301 	and.w	r3, r3, #1
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d02d      	beq.n	8005b3a <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	f000 fefd 	bl	80068de <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005ae4:	e029      	b.n	8005b3a <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005ae6:	69fb      	ldr	r3, [r7, #28]
 8005ae8:	099b      	lsrs	r3, r3, #6
 8005aea:	f003 0301 	and.w	r3, r3, #1
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d00f      	beq.n	8005b12 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	0a9b      	lsrs	r3, r3, #10
 8005af6:	f003 0301 	and.w	r3, r3, #1
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d009      	beq.n	8005b12 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005afe:	69fb      	ldr	r3, [r7, #28]
 8005b00:	089b      	lsrs	r3, r3, #2
 8005b02:	f003 0301 	and.w	r3, r3, #1
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d103      	bne.n	8005b12 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f000 ff08 	bl	8006920 <I2C_SlaveReceive_RXNE>
 8005b10:	e014      	b.n	8005b3c <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005b12:	69fb      	ldr	r3, [r7, #28]
 8005b14:	089b      	lsrs	r3, r3, #2
 8005b16:	f003 0301 	and.w	r3, r3, #1
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d00e      	beq.n	8005b3c <HAL_I2C_EV_IRQHandler+0x2dc>
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	0a5b      	lsrs	r3, r3, #9
 8005b22:	f003 0301 	and.w	r3, r3, #1
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d008      	beq.n	8005b3c <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	f000 ff36 	bl	800699c <I2C_SlaveReceive_BTF>
 8005b30:	e004      	b.n	8005b3c <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8005b32:	bf00      	nop
 8005b34:	e002      	b.n	8005b3c <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005b36:	bf00      	nop
 8005b38:	e000      	b.n	8005b3c <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005b3a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8005b3c:	3720      	adds	r7, #32
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	bd80      	pop	{r7, pc}

08005b42 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005b42:	b580      	push	{r7, lr}
 8005b44:	b08a      	sub	sp, #40	; 0x28
 8005b46:	af00      	add	r7, sp, #0
 8005b48:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	695b      	ldr	r3, [r3, #20]
 8005b50:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b64:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005b66:	6a3b      	ldr	r3, [r7, #32]
 8005b68:	0a1b      	lsrs	r3, r3, #8
 8005b6a:	f003 0301 	and.w	r3, r3, #1
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d00e      	beq.n	8005b90 <HAL_I2C_ER_IRQHandler+0x4e>
 8005b72:	69fb      	ldr	r3, [r7, #28]
 8005b74:	0a1b      	lsrs	r3, r3, #8
 8005b76:	f003 0301 	and.w	r3, r3, #1
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d008      	beq.n	8005b90 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8005b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b80:	f043 0301 	orr.w	r3, r3, #1
 8005b84:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005b8e:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005b90:	6a3b      	ldr	r3, [r7, #32]
 8005b92:	0a5b      	lsrs	r3, r3, #9
 8005b94:	f003 0301 	and.w	r3, r3, #1
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d00e      	beq.n	8005bba <HAL_I2C_ER_IRQHandler+0x78>
 8005b9c:	69fb      	ldr	r3, [r7, #28]
 8005b9e:	0a1b      	lsrs	r3, r3, #8
 8005ba0:	f003 0301 	and.w	r3, r3, #1
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d008      	beq.n	8005bba <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8005ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005baa:	f043 0302 	orr.w	r3, r3, #2
 8005bae:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8005bb8:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005bba:	6a3b      	ldr	r3, [r7, #32]
 8005bbc:	0a9b      	lsrs	r3, r3, #10
 8005bbe:	f003 0301 	and.w	r3, r3, #1
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d03f      	beq.n	8005c46 <HAL_I2C_ER_IRQHandler+0x104>
 8005bc6:	69fb      	ldr	r3, [r7, #28]
 8005bc8:	0a1b      	lsrs	r3, r3, #8
 8005bca:	f003 0301 	and.w	r3, r3, #1
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d039      	beq.n	8005c46 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8005bd2:	7efb      	ldrb	r3, [r7, #27]
 8005bd4:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bda:	b29b      	uxth	r3, r3
 8005bdc:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005be4:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bea:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8005bec:	7ebb      	ldrb	r3, [r7, #26]
 8005bee:	2b20      	cmp	r3, #32
 8005bf0:	d112      	bne.n	8005c18 <HAL_I2C_ER_IRQHandler+0xd6>
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d10f      	bne.n	8005c18 <HAL_I2C_ER_IRQHandler+0xd6>
 8005bf8:	7cfb      	ldrb	r3, [r7, #19]
 8005bfa:	2b21      	cmp	r3, #33	; 0x21
 8005bfc:	d008      	beq.n	8005c10 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8005bfe:	7cfb      	ldrb	r3, [r7, #19]
 8005c00:	2b29      	cmp	r3, #41	; 0x29
 8005c02:	d005      	beq.n	8005c10 <HAL_I2C_ER_IRQHandler+0xce>
 8005c04:	7cfb      	ldrb	r3, [r7, #19]
 8005c06:	2b28      	cmp	r3, #40	; 0x28
 8005c08:	d106      	bne.n	8005c18 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2b21      	cmp	r3, #33	; 0x21
 8005c0e:	d103      	bne.n	8005c18 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f001 f85f 	bl	8006cd4 <I2C_Slave_AF>
 8005c16:	e016      	b.n	8005c46 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005c20:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8005c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c24:	f043 0304 	orr.w	r3, r3, #4
 8005c28:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005c2a:	7efb      	ldrb	r3, [r7, #27]
 8005c2c:	2b10      	cmp	r3, #16
 8005c2e:	d002      	beq.n	8005c36 <HAL_I2C_ER_IRQHandler+0xf4>
 8005c30:	7efb      	ldrb	r3, [r7, #27]
 8005c32:	2b40      	cmp	r3, #64	; 0x40
 8005c34:	d107      	bne.n	8005c46 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	681a      	ldr	r2, [r3, #0]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c44:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005c46:	6a3b      	ldr	r3, [r7, #32]
 8005c48:	0adb      	lsrs	r3, r3, #11
 8005c4a:	f003 0301 	and.w	r3, r3, #1
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d00e      	beq.n	8005c70 <HAL_I2C_ER_IRQHandler+0x12e>
 8005c52:	69fb      	ldr	r3, [r7, #28]
 8005c54:	0a1b      	lsrs	r3, r3, #8
 8005c56:	f003 0301 	and.w	r3, r3, #1
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d008      	beq.n	8005c70 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8005c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c60:	f043 0308 	orr.w	r3, r3, #8
 8005c64:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8005c6e:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8005c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d008      	beq.n	8005c88 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c7c:	431a      	orrs	r2, r3
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f001 f896 	bl	8006db4 <I2C_ITError>
  }
}
 8005c88:	bf00      	nop
 8005c8a:	3728      	adds	r7, #40	; 0x28
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bd80      	pop	{r7, pc}

08005c90 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b083      	sub	sp, #12
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005c98:	bf00      	nop
 8005c9a:	370c      	adds	r7, #12
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca2:	4770      	bx	lr

08005ca4 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b083      	sub	sp, #12
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005cac:	bf00      	nop
 8005cae:	370c      	adds	r7, #12
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb6:	4770      	bx	lr

08005cb8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b083      	sub	sp, #12
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005cc0:	bf00      	nop
 8005cc2:	370c      	adds	r7, #12
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cca:	4770      	bx	lr

08005ccc <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005ccc:	b480      	push	{r7}
 8005cce:	b083      	sub	sp, #12
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005cd4:	bf00      	nop
 8005cd6:	370c      	adds	r7, #12
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cde:	4770      	bx	lr

08005ce0 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b083      	sub	sp, #12
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
 8005ce8:	460b      	mov	r3, r1
 8005cea:	70fb      	strb	r3, [r7, #3]
 8005cec:	4613      	mov	r3, r2
 8005cee:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005cf0:	bf00      	nop
 8005cf2:	370c      	adds	r7, #12
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfa:	4770      	bx	lr

08005cfc <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b083      	sub	sp, #12
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005d04:	bf00      	nop
 8005d06:	370c      	adds	r7, #12
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0e:	4770      	bx	lr

08005d10 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b083      	sub	sp, #12
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005d18:	bf00      	nop
 8005d1a:	370c      	adds	r7, #12
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d22:	4770      	bx	lr

08005d24 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005d24:	b480      	push	{r7}
 8005d26:	b083      	sub	sp, #12
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005d2c:	bf00      	nop
 8005d2e:	370c      	adds	r7, #12
 8005d30:	46bd      	mov	sp, r7
 8005d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d36:	4770      	bx	lr

08005d38 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b083      	sub	sp, #12
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005d40:	bf00      	nop
 8005d42:	370c      	adds	r7, #12
 8005d44:	46bd      	mov	sp, r7
 8005d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4a:	4770      	bx	lr

08005d4c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b084      	sub	sp, #16
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d5a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005d62:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d68:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d150      	bne.n	8005e14 <I2C_MasterTransmit_TXE+0xc8>
 8005d72:	7bfb      	ldrb	r3, [r7, #15]
 8005d74:	2b21      	cmp	r3, #33	; 0x21
 8005d76:	d14d      	bne.n	8005e14 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005d78:	68bb      	ldr	r3, [r7, #8]
 8005d7a:	2b08      	cmp	r3, #8
 8005d7c:	d01d      	beq.n	8005dba <I2C_MasterTransmit_TXE+0x6e>
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	2b20      	cmp	r3, #32
 8005d82:	d01a      	beq.n	8005dba <I2C_MasterTransmit_TXE+0x6e>
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005d8a:	d016      	beq.n	8005dba <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	685a      	ldr	r2, [r3, #4]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005d9a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2211      	movs	r2, #17
 8005da0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2200      	movs	r2, #0
 8005da6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2220      	movs	r2, #32
 8005dae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	f7ff ff6c 	bl	8005c90 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005db8:	e060      	b.n	8005e7c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	685a      	ldr	r2, [r3, #4]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005dc8:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	681a      	ldr	r2, [r3, #0]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005dd8:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2220      	movs	r2, #32
 8005de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005dee:	b2db      	uxtb	r3, r3
 8005df0:	2b40      	cmp	r3, #64	; 0x40
 8005df2:	d107      	bne.n	8005e04 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2200      	movs	r2, #0
 8005df8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005dfc:	6878      	ldr	r0, [r7, #4]
 8005dfe:	f7ff ff87 	bl	8005d10 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005e02:	e03b      	b.n	8005e7c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2200      	movs	r2, #0
 8005e08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005e0c:	6878      	ldr	r0, [r7, #4]
 8005e0e:	f7ff ff3f 	bl	8005c90 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005e12:	e033      	b.n	8005e7c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005e14:	7bfb      	ldrb	r3, [r7, #15]
 8005e16:	2b21      	cmp	r3, #33	; 0x21
 8005e18:	d005      	beq.n	8005e26 <I2C_MasterTransmit_TXE+0xda>
 8005e1a:	7bbb      	ldrb	r3, [r7, #14]
 8005e1c:	2b40      	cmp	r3, #64	; 0x40
 8005e1e:	d12d      	bne.n	8005e7c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005e20:	7bfb      	ldrb	r3, [r7, #15]
 8005e22:	2b22      	cmp	r3, #34	; 0x22
 8005e24:	d12a      	bne.n	8005e7c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e2a:	b29b      	uxth	r3, r3
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d108      	bne.n	8005e42 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	685a      	ldr	r2, [r3, #4]
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e3e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005e40:	e01c      	b.n	8005e7c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e48:	b2db      	uxtb	r3, r3
 8005e4a:	2b40      	cmp	r3, #64	; 0x40
 8005e4c:	d103      	bne.n	8005e56 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005e4e:	6878      	ldr	r0, [r7, #4]
 8005e50:	f000 f88e 	bl	8005f70 <I2C_MemoryTransmit_TXE_BTF>
}
 8005e54:	e012      	b.n	8005e7c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e5a:	781a      	ldrb	r2, [r3, #0]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e66:	1c5a      	adds	r2, r3, #1
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e70:	b29b      	uxth	r3, r3
 8005e72:	3b01      	subs	r3, #1
 8005e74:	b29a      	uxth	r2, r3
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005e7a:	e7ff      	b.n	8005e7c <I2C_MasterTransmit_TXE+0x130>
 8005e7c:	bf00      	nop
 8005e7e:	3710      	adds	r7, #16
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bd80      	pop	{r7, pc}

08005e84 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b084      	sub	sp, #16
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e90:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e98:	b2db      	uxtb	r3, r3
 8005e9a:	2b21      	cmp	r3, #33	; 0x21
 8005e9c:	d164      	bne.n	8005f68 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ea2:	b29b      	uxth	r3, r3
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d012      	beq.n	8005ece <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eac:	781a      	ldrb	r2, [r3, #0]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eb8:	1c5a      	adds	r2, r3, #1
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ec2:	b29b      	uxth	r3, r3
 8005ec4:	3b01      	subs	r3, #1
 8005ec6:	b29a      	uxth	r2, r3
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005ecc:	e04c      	b.n	8005f68 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2b08      	cmp	r3, #8
 8005ed2:	d01d      	beq.n	8005f10 <I2C_MasterTransmit_BTF+0x8c>
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	2b20      	cmp	r3, #32
 8005ed8:	d01a      	beq.n	8005f10 <I2C_MasterTransmit_BTF+0x8c>
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005ee0:	d016      	beq.n	8005f10 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	685a      	ldr	r2, [r3, #4]
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005ef0:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2211      	movs	r2, #17
 8005ef6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2200      	movs	r2, #0
 8005efc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2220      	movs	r2, #32
 8005f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	f7ff fec1 	bl	8005c90 <HAL_I2C_MasterTxCpltCallback>
}
 8005f0e:	e02b      	b.n	8005f68 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	685a      	ldr	r2, [r3, #4]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005f1e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	681a      	ldr	r2, [r3, #0]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f2e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2200      	movs	r2, #0
 8005f34:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2220      	movs	r2, #32
 8005f3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005f44:	b2db      	uxtb	r3, r3
 8005f46:	2b40      	cmp	r3, #64	; 0x40
 8005f48:	d107      	bne.n	8005f5a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f7ff fedc 	bl	8005d10 <HAL_I2C_MemTxCpltCallback>
}
 8005f58:	e006      	b.n	8005f68 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f7ff fe94 	bl	8005c90 <HAL_I2C_MasterTxCpltCallback>
}
 8005f68:	bf00      	nop
 8005f6a:	3710      	adds	r7, #16
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}

08005f70 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b084      	sub	sp, #16
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f7e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d11d      	bne.n	8005fc4 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f8c:	2b01      	cmp	r3, #1
 8005f8e:	d10b      	bne.n	8005fa8 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f94:	b2da      	uxtb	r2, r3
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fa0:	1c9a      	adds	r2, r3, #2
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8005fa6:	e073      	b.n	8006090 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005fac:	b29b      	uxth	r3, r3
 8005fae:	121b      	asrs	r3, r3, #8
 8005fb0:	b2da      	uxtb	r2, r3
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fbc:	1c5a      	adds	r2, r3, #1
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005fc2:	e065      	b.n	8006090 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fc8:	2b01      	cmp	r3, #1
 8005fca:	d10b      	bne.n	8005fe4 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005fd0:	b2da      	uxtb	r2, r3
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fdc:	1c5a      	adds	r2, r3, #1
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005fe2:	e055      	b.n	8006090 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fe8:	2b02      	cmp	r3, #2
 8005fea:	d151      	bne.n	8006090 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005fec:	7bfb      	ldrb	r3, [r7, #15]
 8005fee:	2b22      	cmp	r3, #34	; 0x22
 8005ff0:	d10d      	bne.n	800600e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	681a      	ldr	r2, [r3, #0]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006000:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006006:	1c5a      	adds	r2, r3, #1
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	651a      	str	r2, [r3, #80]	; 0x50
}
 800600c:	e040      	b.n	8006090 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006012:	b29b      	uxth	r3, r3
 8006014:	2b00      	cmp	r3, #0
 8006016:	d015      	beq.n	8006044 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8006018:	7bfb      	ldrb	r3, [r7, #15]
 800601a:	2b21      	cmp	r3, #33	; 0x21
 800601c:	d112      	bne.n	8006044 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006022:	781a      	ldrb	r2, [r3, #0]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800602e:	1c5a      	adds	r2, r3, #1
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006038:	b29b      	uxth	r3, r3
 800603a:	3b01      	subs	r3, #1
 800603c:	b29a      	uxth	r2, r3
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006042:	e025      	b.n	8006090 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006048:	b29b      	uxth	r3, r3
 800604a:	2b00      	cmp	r3, #0
 800604c:	d120      	bne.n	8006090 <I2C_MemoryTransmit_TXE_BTF+0x120>
 800604e:	7bfb      	ldrb	r3, [r7, #15]
 8006050:	2b21      	cmp	r3, #33	; 0x21
 8006052:	d11d      	bne.n	8006090 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	685a      	ldr	r2, [r3, #4]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006062:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	681a      	ldr	r2, [r3, #0]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006072:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2200      	movs	r2, #0
 8006078:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2220      	movs	r2, #32
 800607e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2200      	movs	r2, #0
 8006086:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f7ff fe40 	bl	8005d10 <HAL_I2C_MemTxCpltCallback>
}
 8006090:	bf00      	nop
 8006092:	3710      	adds	r7, #16
 8006094:	46bd      	mov	sp, r7
 8006096:	bd80      	pop	{r7, pc}

08006098 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b084      	sub	sp, #16
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060a6:	b2db      	uxtb	r3, r3
 80060a8:	2b22      	cmp	r3, #34	; 0x22
 80060aa:	f040 80ac 	bne.w	8006206 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060b2:	b29b      	uxth	r3, r3
 80060b4:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2b03      	cmp	r3, #3
 80060ba:	d921      	bls.n	8006100 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	691a      	ldr	r2, [r3, #16]
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060c6:	b2d2      	uxtb	r2, r2
 80060c8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ce:	1c5a      	adds	r2, r3, #1
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060d8:	b29b      	uxth	r3, r3
 80060da:	3b01      	subs	r3, #1
 80060dc:	b29a      	uxth	r2, r3
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060e6:	b29b      	uxth	r3, r3
 80060e8:	2b03      	cmp	r3, #3
 80060ea:	f040 808c 	bne.w	8006206 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	685a      	ldr	r2, [r3, #4]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060fc:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80060fe:	e082      	b.n	8006206 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006104:	2b02      	cmp	r3, #2
 8006106:	d075      	beq.n	80061f4 <I2C_MasterReceive_RXNE+0x15c>
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2b01      	cmp	r3, #1
 800610c:	d002      	beq.n	8006114 <I2C_MasterReceive_RXNE+0x7c>
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d16f      	bne.n	80061f4 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	f001 fb7f 	bl	8007818 <I2C_WaitOnSTOPRequestThroughIT>
 800611a:	4603      	mov	r3, r0
 800611c:	2b00      	cmp	r3, #0
 800611e:	d142      	bne.n	80061a6 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	681a      	ldr	r2, [r3, #0]
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800612e:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	685a      	ldr	r2, [r3, #4]
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800613e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	691a      	ldr	r2, [r3, #16]
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800614a:	b2d2      	uxtb	r2, r2
 800614c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006152:	1c5a      	adds	r2, r3, #1
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800615c:	b29b      	uxth	r3, r3
 800615e:	3b01      	subs	r3, #1
 8006160:	b29a      	uxth	r2, r3
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2220      	movs	r2, #32
 800616a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006174:	b2db      	uxtb	r3, r3
 8006176:	2b40      	cmp	r3, #64	; 0x40
 8006178:	d10a      	bne.n	8006190 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2200      	movs	r2, #0
 800617e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2200      	movs	r2, #0
 8006186:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8006188:	6878      	ldr	r0, [r7, #4]
 800618a:	f7fb fc5b 	bl	8001a44 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800618e:	e03a      	b.n	8006206 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2200      	movs	r2, #0
 8006194:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2212      	movs	r2, #18
 800619c:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f7ff fd80 	bl	8005ca4 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80061a4:	e02f      	b.n	8006206 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	685a      	ldr	r2, [r3, #4]
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80061b4:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	691a      	ldr	r2, [r3, #16]
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c0:	b2d2      	uxtb	r2, r2
 80061c2:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c8:	1c5a      	adds	r2, r3, #1
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061d2:	b29b      	uxth	r3, r3
 80061d4:	3b01      	subs	r3, #1
 80061d6:	b29a      	uxth	r2, r3
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2220      	movs	r2, #32
 80061e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2200      	movs	r2, #0
 80061e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	f7ff fd99 	bl	8005d24 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80061f2:	e008      	b.n	8006206 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	685a      	ldr	r2, [r3, #4]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006202:	605a      	str	r2, [r3, #4]
}
 8006204:	e7ff      	b.n	8006206 <I2C_MasterReceive_RXNE+0x16e>
 8006206:	bf00      	nop
 8006208:	3710      	adds	r7, #16
 800620a:	46bd      	mov	sp, r7
 800620c:	bd80      	pop	{r7, pc}

0800620e <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800620e:	b580      	push	{r7, lr}
 8006210:	b084      	sub	sp, #16
 8006212:	af00      	add	r7, sp, #0
 8006214:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800621a:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006220:	b29b      	uxth	r3, r3
 8006222:	2b04      	cmp	r3, #4
 8006224:	d11b      	bne.n	800625e <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	685a      	ldr	r2, [r3, #4]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006234:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	691a      	ldr	r2, [r3, #16]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006240:	b2d2      	uxtb	r2, r2
 8006242:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006248:	1c5a      	adds	r2, r3, #1
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006252:	b29b      	uxth	r3, r3
 8006254:	3b01      	subs	r3, #1
 8006256:	b29a      	uxth	r2, r3
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800625c:	e0bd      	b.n	80063da <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006262:	b29b      	uxth	r3, r3
 8006264:	2b03      	cmp	r3, #3
 8006266:	d129      	bne.n	80062bc <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	685a      	ldr	r2, [r3, #4]
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006276:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	2b04      	cmp	r3, #4
 800627c:	d00a      	beq.n	8006294 <I2C_MasterReceive_BTF+0x86>
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	2b02      	cmp	r3, #2
 8006282:	d007      	beq.n	8006294 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	681a      	ldr	r2, [r3, #0]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006292:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	691a      	ldr	r2, [r3, #16]
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800629e:	b2d2      	uxtb	r2, r2
 80062a0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062a6:	1c5a      	adds	r2, r3, #1
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062b0:	b29b      	uxth	r3, r3
 80062b2:	3b01      	subs	r3, #1
 80062b4:	b29a      	uxth	r2, r3
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80062ba:	e08e      	b.n	80063da <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062c0:	b29b      	uxth	r3, r3
 80062c2:	2b02      	cmp	r3, #2
 80062c4:	d176      	bne.n	80063b4 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	2b01      	cmp	r3, #1
 80062ca:	d002      	beq.n	80062d2 <I2C_MasterReceive_BTF+0xc4>
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	2b10      	cmp	r3, #16
 80062d0:	d108      	bne.n	80062e4 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	681a      	ldr	r2, [r3, #0]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80062e0:	601a      	str	r2, [r3, #0]
 80062e2:	e019      	b.n	8006318 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	2b04      	cmp	r3, #4
 80062e8:	d002      	beq.n	80062f0 <I2C_MasterReceive_BTF+0xe2>
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	2b02      	cmp	r3, #2
 80062ee:	d108      	bne.n	8006302 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	681a      	ldr	r2, [r3, #0]
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80062fe:	601a      	str	r2, [r3, #0]
 8006300:	e00a      	b.n	8006318 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	2b10      	cmp	r3, #16
 8006306:	d007      	beq.n	8006318 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	681a      	ldr	r2, [r3, #0]
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006316:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	691a      	ldr	r2, [r3, #16]
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006322:	b2d2      	uxtb	r2, r2
 8006324:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800632a:	1c5a      	adds	r2, r3, #1
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006334:	b29b      	uxth	r3, r3
 8006336:	3b01      	subs	r3, #1
 8006338:	b29a      	uxth	r2, r3
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	691a      	ldr	r2, [r3, #16]
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006348:	b2d2      	uxtb	r2, r2
 800634a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006350:	1c5a      	adds	r2, r3, #1
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800635a:	b29b      	uxth	r3, r3
 800635c:	3b01      	subs	r3, #1
 800635e:	b29a      	uxth	r2, r3
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	685a      	ldr	r2, [r3, #4]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006372:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2220      	movs	r2, #32
 8006378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006382:	b2db      	uxtb	r3, r3
 8006384:	2b40      	cmp	r3, #64	; 0x40
 8006386:	d10a      	bne.n	800639e <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2200      	movs	r2, #0
 800638c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2200      	movs	r2, #0
 8006394:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f7fb fb54 	bl	8001a44 <HAL_I2C_MemRxCpltCallback>
}
 800639c:	e01d      	b.n	80063da <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2200      	movs	r2, #0
 80063a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2212      	movs	r2, #18
 80063aa:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80063ac:	6878      	ldr	r0, [r7, #4]
 80063ae:	f7ff fc79 	bl	8005ca4 <HAL_I2C_MasterRxCpltCallback>
}
 80063b2:	e012      	b.n	80063da <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	691a      	ldr	r2, [r3, #16]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063be:	b2d2      	uxtb	r2, r2
 80063c0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063c6:	1c5a      	adds	r2, r3, #1
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063d0:	b29b      	uxth	r3, r3
 80063d2:	3b01      	subs	r3, #1
 80063d4:	b29a      	uxth	r2, r3
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80063da:	bf00      	nop
 80063dc:	3710      	adds	r7, #16
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}

080063e2 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80063e2:	b480      	push	{r7}
 80063e4:	b083      	sub	sp, #12
 80063e6:	af00      	add	r7, sp, #0
 80063e8:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80063f0:	b2db      	uxtb	r3, r3
 80063f2:	2b40      	cmp	r3, #64	; 0x40
 80063f4:	d117      	bne.n	8006426 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d109      	bne.n	8006412 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006402:	b2db      	uxtb	r3, r3
 8006404:	461a      	mov	r2, r3
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800640e:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8006410:	e067      	b.n	80064e2 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006416:	b2db      	uxtb	r3, r3
 8006418:	f043 0301 	orr.w	r3, r3, #1
 800641c:	b2da      	uxtb	r2, r3
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	611a      	str	r2, [r3, #16]
}
 8006424:	e05d      	b.n	80064e2 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	691b      	ldr	r3, [r3, #16]
 800642a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800642e:	d133      	bne.n	8006498 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006436:	b2db      	uxtb	r3, r3
 8006438:	2b21      	cmp	r3, #33	; 0x21
 800643a:	d109      	bne.n	8006450 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006440:	b2db      	uxtb	r3, r3
 8006442:	461a      	mov	r2, r3
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800644c:	611a      	str	r2, [r3, #16]
 800644e:	e008      	b.n	8006462 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006454:	b2db      	uxtb	r3, r3
 8006456:	f043 0301 	orr.w	r3, r3, #1
 800645a:	b2da      	uxtb	r2, r3
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006466:	2b00      	cmp	r3, #0
 8006468:	d004      	beq.n	8006474 <I2C_Master_SB+0x92>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800646e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006470:	2b00      	cmp	r3, #0
 8006472:	d108      	bne.n	8006486 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006478:	2b00      	cmp	r3, #0
 800647a:	d032      	beq.n	80064e2 <I2C_Master_SB+0x100>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006480:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006482:	2b00      	cmp	r3, #0
 8006484:	d02d      	beq.n	80064e2 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	685a      	ldr	r2, [r3, #4]
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006494:	605a      	str	r2, [r3, #4]
}
 8006496:	e024      	b.n	80064e2 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800649c:	2b00      	cmp	r3, #0
 800649e:	d10e      	bne.n	80064be <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064a4:	b29b      	uxth	r3, r3
 80064a6:	11db      	asrs	r3, r3, #7
 80064a8:	b2db      	uxtb	r3, r3
 80064aa:	f003 0306 	and.w	r3, r3, #6
 80064ae:	b2db      	uxtb	r3, r3
 80064b0:	f063 030f 	orn	r3, r3, #15
 80064b4:	b2da      	uxtb	r2, r3
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	611a      	str	r2, [r3, #16]
}
 80064bc:	e011      	b.n	80064e2 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064c2:	2b01      	cmp	r3, #1
 80064c4:	d10d      	bne.n	80064e2 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064ca:	b29b      	uxth	r3, r3
 80064cc:	11db      	asrs	r3, r3, #7
 80064ce:	b2db      	uxtb	r3, r3
 80064d0:	f003 0306 	and.w	r3, r3, #6
 80064d4:	b2db      	uxtb	r3, r3
 80064d6:	f063 030e 	orn	r3, r3, #14
 80064da:	b2da      	uxtb	r2, r3
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	611a      	str	r2, [r3, #16]
}
 80064e2:	bf00      	nop
 80064e4:	370c      	adds	r7, #12
 80064e6:	46bd      	mov	sp, r7
 80064e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ec:	4770      	bx	lr

080064ee <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80064ee:	b480      	push	{r7}
 80064f0:	b083      	sub	sp, #12
 80064f2:	af00      	add	r7, sp, #0
 80064f4:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064fa:	b2da      	uxtb	r2, r3
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006506:	2b00      	cmp	r3, #0
 8006508:	d004      	beq.n	8006514 <I2C_Master_ADD10+0x26>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800650e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006510:	2b00      	cmp	r3, #0
 8006512:	d108      	bne.n	8006526 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006518:	2b00      	cmp	r3, #0
 800651a:	d00c      	beq.n	8006536 <I2C_Master_ADD10+0x48>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006520:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006522:	2b00      	cmp	r3, #0
 8006524:	d007      	beq.n	8006536 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	685a      	ldr	r2, [r3, #4]
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006534:	605a      	str	r2, [r3, #4]
  }
}
 8006536:	bf00      	nop
 8006538:	370c      	adds	r7, #12
 800653a:	46bd      	mov	sp, r7
 800653c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006540:	4770      	bx	lr

08006542 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8006542:	b480      	push	{r7}
 8006544:	b091      	sub	sp, #68	; 0x44
 8006546:	af00      	add	r7, sp, #0
 8006548:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006550:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006558:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800655e:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006566:	b2db      	uxtb	r3, r3
 8006568:	2b22      	cmp	r3, #34	; 0x22
 800656a:	f040 8169 	bne.w	8006840 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006572:	2b00      	cmp	r3, #0
 8006574:	d10f      	bne.n	8006596 <I2C_Master_ADDR+0x54>
 8006576:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800657a:	2b40      	cmp	r3, #64	; 0x40
 800657c:	d10b      	bne.n	8006596 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800657e:	2300      	movs	r3, #0
 8006580:	633b      	str	r3, [r7, #48]	; 0x30
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	695b      	ldr	r3, [r3, #20]
 8006588:	633b      	str	r3, [r7, #48]	; 0x30
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	699b      	ldr	r3, [r3, #24]
 8006590:	633b      	str	r3, [r7, #48]	; 0x30
 8006592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006594:	e160      	b.n	8006858 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800659a:	2b00      	cmp	r3, #0
 800659c:	d11d      	bne.n	80065da <I2C_Master_ADDR+0x98>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	691b      	ldr	r3, [r3, #16]
 80065a2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80065a6:	d118      	bne.n	80065da <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80065a8:	2300      	movs	r3, #0
 80065aa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	695b      	ldr	r3, [r3, #20]
 80065b2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	699b      	ldr	r3, [r3, #24]
 80065ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 80065bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	681a      	ldr	r2, [r3, #0]
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80065cc:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065d2:	1c5a      	adds	r2, r3, #1
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	651a      	str	r2, [r3, #80]	; 0x50
 80065d8:	e13e      	b.n	8006858 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065de:	b29b      	uxth	r3, r3
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d113      	bne.n	800660c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80065e4:	2300      	movs	r3, #0
 80065e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	695b      	ldr	r3, [r3, #20]
 80065ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	699b      	ldr	r3, [r3, #24]
 80065f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80065f8:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	681a      	ldr	r2, [r3, #0]
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006608:	601a      	str	r2, [r3, #0]
 800660a:	e115      	b.n	8006838 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006610:	b29b      	uxth	r3, r3
 8006612:	2b01      	cmp	r3, #1
 8006614:	f040 808a 	bne.w	800672c <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8006618:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800661a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800661e:	d137      	bne.n	8006690 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	681a      	ldr	r2, [r3, #0]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800662e:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800663a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800663e:	d113      	bne.n	8006668 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	681a      	ldr	r2, [r3, #0]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800664e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006650:	2300      	movs	r3, #0
 8006652:	627b      	str	r3, [r7, #36]	; 0x24
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	695b      	ldr	r3, [r3, #20]
 800665a:	627b      	str	r3, [r7, #36]	; 0x24
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	699b      	ldr	r3, [r3, #24]
 8006662:	627b      	str	r3, [r7, #36]	; 0x24
 8006664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006666:	e0e7      	b.n	8006838 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006668:	2300      	movs	r3, #0
 800666a:	623b      	str	r3, [r7, #32]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	695b      	ldr	r3, [r3, #20]
 8006672:	623b      	str	r3, [r7, #32]
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	699b      	ldr	r3, [r3, #24]
 800667a:	623b      	str	r3, [r7, #32]
 800667c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	681a      	ldr	r2, [r3, #0]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800668c:	601a      	str	r2, [r3, #0]
 800668e:	e0d3      	b.n	8006838 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8006690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006692:	2b08      	cmp	r3, #8
 8006694:	d02e      	beq.n	80066f4 <I2C_Master_ADDR+0x1b2>
 8006696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006698:	2b20      	cmp	r3, #32
 800669a:	d02b      	beq.n	80066f4 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800669c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800669e:	2b12      	cmp	r3, #18
 80066a0:	d102      	bne.n	80066a8 <I2C_Master_ADDR+0x166>
 80066a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066a4:	2b01      	cmp	r3, #1
 80066a6:	d125      	bne.n	80066f4 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80066a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066aa:	2b04      	cmp	r3, #4
 80066ac:	d00e      	beq.n	80066cc <I2C_Master_ADDR+0x18a>
 80066ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066b0:	2b02      	cmp	r3, #2
 80066b2:	d00b      	beq.n	80066cc <I2C_Master_ADDR+0x18a>
 80066b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066b6:	2b10      	cmp	r3, #16
 80066b8:	d008      	beq.n	80066cc <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	681a      	ldr	r2, [r3, #0]
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066c8:	601a      	str	r2, [r3, #0]
 80066ca:	e007      	b.n	80066dc <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	681a      	ldr	r2, [r3, #0]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80066da:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80066dc:	2300      	movs	r3, #0
 80066de:	61fb      	str	r3, [r7, #28]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	695b      	ldr	r3, [r3, #20]
 80066e6:	61fb      	str	r3, [r7, #28]
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	699b      	ldr	r3, [r3, #24]
 80066ee:	61fb      	str	r3, [r7, #28]
 80066f0:	69fb      	ldr	r3, [r7, #28]
 80066f2:	e0a1      	b.n	8006838 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	681a      	ldr	r2, [r3, #0]
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006702:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006704:	2300      	movs	r3, #0
 8006706:	61bb      	str	r3, [r7, #24]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	695b      	ldr	r3, [r3, #20]
 800670e:	61bb      	str	r3, [r7, #24]
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	699b      	ldr	r3, [r3, #24]
 8006716:	61bb      	str	r3, [r7, #24]
 8006718:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	681a      	ldr	r2, [r3, #0]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006728:	601a      	str	r2, [r3, #0]
 800672a:	e085      	b.n	8006838 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006730:	b29b      	uxth	r3, r3
 8006732:	2b02      	cmp	r3, #2
 8006734:	d14d      	bne.n	80067d2 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006736:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006738:	2b04      	cmp	r3, #4
 800673a:	d016      	beq.n	800676a <I2C_Master_ADDR+0x228>
 800673c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800673e:	2b02      	cmp	r3, #2
 8006740:	d013      	beq.n	800676a <I2C_Master_ADDR+0x228>
 8006742:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006744:	2b10      	cmp	r3, #16
 8006746:	d010      	beq.n	800676a <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006756:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	681a      	ldr	r2, [r3, #0]
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006766:	601a      	str	r2, [r3, #0]
 8006768:	e007      	b.n	800677a <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	681a      	ldr	r2, [r3, #0]
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006778:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006784:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006788:	d117      	bne.n	80067ba <I2C_Master_ADDR+0x278>
 800678a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800678c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006790:	d00b      	beq.n	80067aa <I2C_Master_ADDR+0x268>
 8006792:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006794:	2b01      	cmp	r3, #1
 8006796:	d008      	beq.n	80067aa <I2C_Master_ADDR+0x268>
 8006798:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800679a:	2b08      	cmp	r3, #8
 800679c:	d005      	beq.n	80067aa <I2C_Master_ADDR+0x268>
 800679e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067a0:	2b10      	cmp	r3, #16
 80067a2:	d002      	beq.n	80067aa <I2C_Master_ADDR+0x268>
 80067a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067a6:	2b20      	cmp	r3, #32
 80067a8:	d107      	bne.n	80067ba <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	685a      	ldr	r2, [r3, #4]
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80067b8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80067ba:	2300      	movs	r3, #0
 80067bc:	617b      	str	r3, [r7, #20]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	695b      	ldr	r3, [r3, #20]
 80067c4:	617b      	str	r3, [r7, #20]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	699b      	ldr	r3, [r3, #24]
 80067cc:	617b      	str	r3, [r7, #20]
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	e032      	b.n	8006838 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	681a      	ldr	r2, [r3, #0]
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80067e0:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80067ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80067f0:	d117      	bne.n	8006822 <I2C_Master_ADDR+0x2e0>
 80067f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067f4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80067f8:	d00b      	beq.n	8006812 <I2C_Master_ADDR+0x2d0>
 80067fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067fc:	2b01      	cmp	r3, #1
 80067fe:	d008      	beq.n	8006812 <I2C_Master_ADDR+0x2d0>
 8006800:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006802:	2b08      	cmp	r3, #8
 8006804:	d005      	beq.n	8006812 <I2C_Master_ADDR+0x2d0>
 8006806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006808:	2b10      	cmp	r3, #16
 800680a:	d002      	beq.n	8006812 <I2C_Master_ADDR+0x2d0>
 800680c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800680e:	2b20      	cmp	r3, #32
 8006810:	d107      	bne.n	8006822 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	685a      	ldr	r2, [r3, #4]
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006820:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006822:	2300      	movs	r3, #0
 8006824:	613b      	str	r3, [r7, #16]
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	695b      	ldr	r3, [r3, #20]
 800682c:	613b      	str	r3, [r7, #16]
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	699b      	ldr	r3, [r3, #24]
 8006834:	613b      	str	r3, [r7, #16]
 8006836:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2200      	movs	r2, #0
 800683c:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800683e:	e00b      	b.n	8006858 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006840:	2300      	movs	r3, #0
 8006842:	60fb      	str	r3, [r7, #12]
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	695b      	ldr	r3, [r3, #20]
 800684a:	60fb      	str	r3, [r7, #12]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	699b      	ldr	r3, [r3, #24]
 8006852:	60fb      	str	r3, [r7, #12]
 8006854:	68fb      	ldr	r3, [r7, #12]
}
 8006856:	e7ff      	b.n	8006858 <I2C_Master_ADDR+0x316>
 8006858:	bf00      	nop
 800685a:	3744      	adds	r7, #68	; 0x44
 800685c:	46bd      	mov	sp, r7
 800685e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006862:	4770      	bx	lr

08006864 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b084      	sub	sp, #16
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006872:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006878:	b29b      	uxth	r3, r3
 800687a:	2b00      	cmp	r3, #0
 800687c:	d02b      	beq.n	80068d6 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006882:	781a      	ldrb	r2, [r3, #0]
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800688e:	1c5a      	adds	r2, r3, #1
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006898:	b29b      	uxth	r3, r3
 800689a:	3b01      	subs	r3, #1
 800689c:	b29a      	uxth	r2, r3
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068a6:	b29b      	uxth	r3, r3
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d114      	bne.n	80068d6 <I2C_SlaveTransmit_TXE+0x72>
 80068ac:	7bfb      	ldrb	r3, [r7, #15]
 80068ae:	2b29      	cmp	r3, #41	; 0x29
 80068b0:	d111      	bne.n	80068d6 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	685a      	ldr	r2, [r3, #4]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80068c0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2221      	movs	r2, #33	; 0x21
 80068c6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2228      	movs	r2, #40	; 0x28
 80068cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80068d0:	6878      	ldr	r0, [r7, #4]
 80068d2:	f7ff f9f1 	bl	8005cb8 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80068d6:	bf00      	nop
 80068d8:	3710      	adds	r7, #16
 80068da:	46bd      	mov	sp, r7
 80068dc:	bd80      	pop	{r7, pc}

080068de <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80068de:	b480      	push	{r7}
 80068e0:	b083      	sub	sp, #12
 80068e2:	af00      	add	r7, sp, #0
 80068e4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068ea:	b29b      	uxth	r3, r3
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d011      	beq.n	8006914 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068f4:	781a      	ldrb	r2, [r3, #0]
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006900:	1c5a      	adds	r2, r3, #1
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800690a:	b29b      	uxth	r3, r3
 800690c:	3b01      	subs	r3, #1
 800690e:	b29a      	uxth	r2, r3
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8006914:	bf00      	nop
 8006916:	370c      	adds	r7, #12
 8006918:	46bd      	mov	sp, r7
 800691a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691e:	4770      	bx	lr

08006920 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b084      	sub	sp, #16
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800692e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006934:	b29b      	uxth	r3, r3
 8006936:	2b00      	cmp	r3, #0
 8006938:	d02c      	beq.n	8006994 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	691a      	ldr	r2, [r3, #16]
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006944:	b2d2      	uxtb	r2, r2
 8006946:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800694c:	1c5a      	adds	r2, r3, #1
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006956:	b29b      	uxth	r3, r3
 8006958:	3b01      	subs	r3, #1
 800695a:	b29a      	uxth	r2, r3
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006964:	b29b      	uxth	r3, r3
 8006966:	2b00      	cmp	r3, #0
 8006968:	d114      	bne.n	8006994 <I2C_SlaveReceive_RXNE+0x74>
 800696a:	7bfb      	ldrb	r3, [r7, #15]
 800696c:	2b2a      	cmp	r3, #42	; 0x2a
 800696e:	d111      	bne.n	8006994 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	685a      	ldr	r2, [r3, #4]
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800697e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2222      	movs	r2, #34	; 0x22
 8006984:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2228      	movs	r2, #40	; 0x28
 800698a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800698e:	6878      	ldr	r0, [r7, #4]
 8006990:	f7ff f99c 	bl	8005ccc <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006994:	bf00      	nop
 8006996:	3710      	adds	r7, #16
 8006998:	46bd      	mov	sp, r7
 800699a:	bd80      	pop	{r7, pc}

0800699c <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800699c:	b480      	push	{r7}
 800699e:	b083      	sub	sp, #12
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069a8:	b29b      	uxth	r3, r3
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d012      	beq.n	80069d4 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	691a      	ldr	r2, [r3, #16]
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069b8:	b2d2      	uxtb	r2, r2
 80069ba:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069c0:	1c5a      	adds	r2, r3, #1
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069ca:	b29b      	uxth	r3, r3
 80069cc:	3b01      	subs	r3, #1
 80069ce:	b29a      	uxth	r2, r3
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80069d4:	bf00      	nop
 80069d6:	370c      	adds	r7, #12
 80069d8:	46bd      	mov	sp, r7
 80069da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069de:	4770      	bx	lr

080069e0 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b084      	sub	sp, #16
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
 80069e8:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80069ea:	2300      	movs	r3, #0
 80069ec:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069f4:	b2db      	uxtb	r3, r3
 80069f6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80069fa:	2b28      	cmp	r3, #40	; 0x28
 80069fc:	d127      	bne.n	8006a4e <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	685a      	ldr	r2, [r3, #4]
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a0c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	089b      	lsrs	r3, r3, #2
 8006a12:	f003 0301 	and.w	r3, r3, #1
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d101      	bne.n	8006a1e <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8006a1a:	2301      	movs	r3, #1
 8006a1c:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	09db      	lsrs	r3, r3, #7
 8006a22:	f003 0301 	and.w	r3, r3, #1
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d103      	bne.n	8006a32 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	68db      	ldr	r3, [r3, #12]
 8006a2e:	81bb      	strh	r3, [r7, #12]
 8006a30:	e002      	b.n	8006a38 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	699b      	ldr	r3, [r3, #24]
 8006a36:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8006a40:	89ba      	ldrh	r2, [r7, #12]
 8006a42:	7bfb      	ldrb	r3, [r7, #15]
 8006a44:	4619      	mov	r1, r3
 8006a46:	6878      	ldr	r0, [r7, #4]
 8006a48:	f7ff f94a 	bl	8005ce0 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006a4c:	e00e      	b.n	8006a6c <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a4e:	2300      	movs	r3, #0
 8006a50:	60bb      	str	r3, [r7, #8]
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	695b      	ldr	r3, [r3, #20]
 8006a58:	60bb      	str	r3, [r7, #8]
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	699b      	ldr	r3, [r3, #24]
 8006a60:	60bb      	str	r3, [r7, #8]
 8006a62:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2200      	movs	r2, #0
 8006a68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8006a6c:	bf00      	nop
 8006a6e:	3710      	adds	r7, #16
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bd80      	pop	{r7, pc}

08006a74 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b084      	sub	sp, #16
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a82:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	685a      	ldr	r2, [r3, #4]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006a92:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8006a94:	2300      	movs	r3, #0
 8006a96:	60bb      	str	r3, [r7, #8]
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	695b      	ldr	r3, [r3, #20]
 8006a9e:	60bb      	str	r3, [r7, #8]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	681a      	ldr	r2, [r3, #0]
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f042 0201 	orr.w	r2, r2, #1
 8006aae:	601a      	str	r2, [r3, #0]
 8006ab0:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	681a      	ldr	r2, [r3, #0]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ac0:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	685b      	ldr	r3, [r3, #4]
 8006ac8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006acc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ad0:	d172      	bne.n	8006bb8 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006ad2:	7bfb      	ldrb	r3, [r7, #15]
 8006ad4:	2b22      	cmp	r3, #34	; 0x22
 8006ad6:	d002      	beq.n	8006ade <I2C_Slave_STOPF+0x6a>
 8006ad8:	7bfb      	ldrb	r3, [r7, #15]
 8006ada:	2b2a      	cmp	r3, #42	; 0x2a
 8006adc:	d135      	bne.n	8006b4a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	685b      	ldr	r3, [r3, #4]
 8006ae6:	b29a      	uxth	r2, r3
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006af0:	b29b      	uxth	r3, r3
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d005      	beq.n	8006b02 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006afa:	f043 0204 	orr.w	r2, r3, #4
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	685a      	ldr	r2, [r3, #4]
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006b10:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b16:	4618      	mov	r0, r3
 8006b18:	f7fd fc53 	bl	80043c2 <HAL_DMA_GetState>
 8006b1c:	4603      	mov	r3, r0
 8006b1e:	2b01      	cmp	r3, #1
 8006b20:	d049      	beq.n	8006bb6 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b26:	4a69      	ldr	r2, [pc, #420]	; (8006ccc <I2C_Slave_STOPF+0x258>)
 8006b28:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b2e:	4618      	mov	r0, r3
 8006b30:	f7fd fc25 	bl	800437e <HAL_DMA_Abort_IT>
 8006b34:	4603      	mov	r3, r0
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d03d      	beq.n	8006bb6 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b40:	687a      	ldr	r2, [r7, #4]
 8006b42:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006b44:	4610      	mov	r0, r2
 8006b46:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006b48:	e035      	b.n	8006bb6 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	685b      	ldr	r3, [r3, #4]
 8006b52:	b29a      	uxth	r2, r3
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b5c:	b29b      	uxth	r3, r3
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d005      	beq.n	8006b6e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b66:	f043 0204 	orr.w	r2, r3, #4
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	685a      	ldr	r2, [r3, #4]
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006b7c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b82:	4618      	mov	r0, r3
 8006b84:	f7fd fc1d 	bl	80043c2 <HAL_DMA_GetState>
 8006b88:	4603      	mov	r3, r0
 8006b8a:	2b01      	cmp	r3, #1
 8006b8c:	d014      	beq.n	8006bb8 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b92:	4a4e      	ldr	r2, [pc, #312]	; (8006ccc <I2C_Slave_STOPF+0x258>)
 8006b94:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f7fd fbef 	bl	800437e <HAL_DMA_Abort_IT>
 8006ba0:	4603      	mov	r3, r0
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d008      	beq.n	8006bb8 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006baa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bac:	687a      	ldr	r2, [r7, #4]
 8006bae:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006bb0:	4610      	mov	r0, r2
 8006bb2:	4798      	blx	r3
 8006bb4:	e000      	b.n	8006bb8 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006bb6:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bbc:	b29b      	uxth	r3, r3
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d03e      	beq.n	8006c40 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	695b      	ldr	r3, [r3, #20]
 8006bc8:	f003 0304 	and.w	r3, r3, #4
 8006bcc:	2b04      	cmp	r3, #4
 8006bce:	d112      	bne.n	8006bf6 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	691a      	ldr	r2, [r3, #16]
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bda:	b2d2      	uxtb	r2, r2
 8006bdc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006be2:	1c5a      	adds	r2, r3, #1
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bec:	b29b      	uxth	r3, r3
 8006bee:	3b01      	subs	r3, #1
 8006bf0:	b29a      	uxth	r2, r3
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	695b      	ldr	r3, [r3, #20]
 8006bfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c00:	2b40      	cmp	r3, #64	; 0x40
 8006c02:	d112      	bne.n	8006c2a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	691a      	ldr	r2, [r3, #16]
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c0e:	b2d2      	uxtb	r2, r2
 8006c10:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c16:	1c5a      	adds	r2, r3, #1
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c20:	b29b      	uxth	r3, r3
 8006c22:	3b01      	subs	r3, #1
 8006c24:	b29a      	uxth	r2, r3
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c2e:	b29b      	uxth	r3, r3
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d005      	beq.n	8006c40 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c38:	f043 0204 	orr.w	r2, r3, #4
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d003      	beq.n	8006c50 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8006c48:	6878      	ldr	r0, [r7, #4]
 8006c4a:	f000 f8b3 	bl	8006db4 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8006c4e:	e039      	b.n	8006cc4 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006c50:	7bfb      	ldrb	r3, [r7, #15]
 8006c52:	2b2a      	cmp	r3, #42	; 0x2a
 8006c54:	d109      	bne.n	8006c6a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2228      	movs	r2, #40	; 0x28
 8006c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006c64:	6878      	ldr	r0, [r7, #4]
 8006c66:	f7ff f831 	bl	8005ccc <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c70:	b2db      	uxtb	r3, r3
 8006c72:	2b28      	cmp	r3, #40	; 0x28
 8006c74:	d111      	bne.n	8006c9a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	4a15      	ldr	r2, [pc, #84]	; (8006cd0 <I2C_Slave_STOPF+0x25c>)
 8006c7a:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2200      	movs	r2, #0
 8006c80:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2220      	movs	r2, #32
 8006c86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8006c92:	6878      	ldr	r0, [r7, #4]
 8006c94:	f7ff f832 	bl	8005cfc <HAL_I2C_ListenCpltCallback>
}
 8006c98:	e014      	b.n	8006cc4 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c9e:	2b22      	cmp	r3, #34	; 0x22
 8006ca0:	d002      	beq.n	8006ca8 <I2C_Slave_STOPF+0x234>
 8006ca2:	7bfb      	ldrb	r3, [r7, #15]
 8006ca4:	2b22      	cmp	r3, #34	; 0x22
 8006ca6:	d10d      	bne.n	8006cc4 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2200      	movs	r2, #0
 8006cac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2220      	movs	r2, #32
 8006cb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2200      	movs	r2, #0
 8006cba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006cbe:	6878      	ldr	r0, [r7, #4]
 8006cc0:	f7ff f804 	bl	8005ccc <HAL_I2C_SlaveRxCpltCallback>
}
 8006cc4:	bf00      	nop
 8006cc6:	3710      	adds	r7, #16
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bd80      	pop	{r7, pc}
 8006ccc:	08007419 	.word	0x08007419
 8006cd0:	ffff0000 	.word	0xffff0000

08006cd4 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b084      	sub	sp, #16
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ce2:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ce8:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	2b08      	cmp	r3, #8
 8006cee:	d002      	beq.n	8006cf6 <I2C_Slave_AF+0x22>
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	2b20      	cmp	r3, #32
 8006cf4:	d129      	bne.n	8006d4a <I2C_Slave_AF+0x76>
 8006cf6:	7bfb      	ldrb	r3, [r7, #15]
 8006cf8:	2b28      	cmp	r3, #40	; 0x28
 8006cfa:	d126      	bne.n	8006d4a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	4a2c      	ldr	r2, [pc, #176]	; (8006db0 <I2C_Slave_AF+0xdc>)
 8006d00:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	685a      	ldr	r2, [r3, #4]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006d10:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006d1a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	681a      	ldr	r2, [r3, #0]
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d2a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2220      	movs	r2, #32
 8006d36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006d42:	6878      	ldr	r0, [r7, #4]
 8006d44:	f7fe ffda 	bl	8005cfc <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8006d48:	e02e      	b.n	8006da8 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8006d4a:	7bfb      	ldrb	r3, [r7, #15]
 8006d4c:	2b21      	cmp	r3, #33	; 0x21
 8006d4e:	d126      	bne.n	8006d9e <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	4a17      	ldr	r2, [pc, #92]	; (8006db0 <I2C_Slave_AF+0xdc>)
 8006d54:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2221      	movs	r2, #33	; 0x21
 8006d5a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2220      	movs	r2, #32
 8006d60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2200      	movs	r2, #0
 8006d68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	685a      	ldr	r2, [r3, #4]
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006d7a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006d84:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	681a      	ldr	r2, [r3, #0]
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d94:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	f7fe ff8e 	bl	8005cb8 <HAL_I2C_SlaveTxCpltCallback>
}
 8006d9c:	e004      	b.n	8006da8 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006da6:	615a      	str	r2, [r3, #20]
}
 8006da8:	bf00      	nop
 8006daa:	3710      	adds	r7, #16
 8006dac:	46bd      	mov	sp, r7
 8006dae:	bd80      	pop	{r7, pc}
 8006db0:	ffff0000 	.word	0xffff0000

08006db4 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b084      	sub	sp, #16
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006dc2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006dca:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006dcc:	7bbb      	ldrb	r3, [r7, #14]
 8006dce:	2b10      	cmp	r3, #16
 8006dd0:	d002      	beq.n	8006dd8 <I2C_ITError+0x24>
 8006dd2:	7bbb      	ldrb	r3, [r7, #14]
 8006dd4:	2b40      	cmp	r3, #64	; 0x40
 8006dd6:	d10a      	bne.n	8006dee <I2C_ITError+0x3a>
 8006dd8:	7bfb      	ldrb	r3, [r7, #15]
 8006dda:	2b22      	cmp	r3, #34	; 0x22
 8006ddc:	d107      	bne.n	8006dee <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	681a      	ldr	r2, [r3, #0]
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006dec:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006dee:	7bfb      	ldrb	r3, [r7, #15]
 8006df0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006df4:	2b28      	cmp	r3, #40	; 0x28
 8006df6:	d107      	bne.n	8006e08 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2228      	movs	r2, #40	; 0x28
 8006e02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006e06:	e015      	b.n	8006e34 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	685b      	ldr	r3, [r3, #4]
 8006e0e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e12:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e16:	d00a      	beq.n	8006e2e <I2C_ITError+0x7a>
 8006e18:	7bfb      	ldrb	r3, [r7, #15]
 8006e1a:	2b60      	cmp	r3, #96	; 0x60
 8006e1c:	d007      	beq.n	8006e2e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2220      	movs	r2, #32
 8006e22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2200      	movs	r2, #0
 8006e32:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	685b      	ldr	r3, [r3, #4]
 8006e3a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e42:	d162      	bne.n	8006f0a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	685a      	ldr	r2, [r3, #4]
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006e52:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e58:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006e5c:	b2db      	uxtb	r3, r3
 8006e5e:	2b01      	cmp	r3, #1
 8006e60:	d020      	beq.n	8006ea4 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e66:	4a6a      	ldr	r2, [pc, #424]	; (8007010 <I2C_ITError+0x25c>)
 8006e68:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e6e:	4618      	mov	r0, r3
 8006e70:	f7fd fa85 	bl	800437e <HAL_DMA_Abort_IT>
 8006e74:	4603      	mov	r3, r0
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	f000 8089 	beq.w	8006f8e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	681a      	ldr	r2, [r3, #0]
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f022 0201 	bic.w	r2, r2, #1
 8006e8a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2220      	movs	r2, #32
 8006e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e9a:	687a      	ldr	r2, [r7, #4]
 8006e9c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006e9e:	4610      	mov	r0, r2
 8006ea0:	4798      	blx	r3
 8006ea2:	e074      	b.n	8006f8e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ea8:	4a59      	ldr	r2, [pc, #356]	; (8007010 <I2C_ITError+0x25c>)
 8006eaa:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	f7fd fa64 	bl	800437e <HAL_DMA_Abort_IT>
 8006eb6:	4603      	mov	r3, r0
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d068      	beq.n	8006f8e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	695b      	ldr	r3, [r3, #20]
 8006ec2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ec6:	2b40      	cmp	r3, #64	; 0x40
 8006ec8:	d10b      	bne.n	8006ee2 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	691a      	ldr	r2, [r3, #16]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ed4:	b2d2      	uxtb	r2, r2
 8006ed6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006edc:	1c5a      	adds	r2, r3, #1
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	681a      	ldr	r2, [r3, #0]
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f022 0201 	bic.w	r2, r2, #1
 8006ef0:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2220      	movs	r2, #32
 8006ef6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006efe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f00:	687a      	ldr	r2, [r7, #4]
 8006f02:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006f04:	4610      	mov	r0, r2
 8006f06:	4798      	blx	r3
 8006f08:	e041      	b.n	8006f8e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f10:	b2db      	uxtb	r3, r3
 8006f12:	2b60      	cmp	r3, #96	; 0x60
 8006f14:	d125      	bne.n	8006f62 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2220      	movs	r2, #32
 8006f1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2200      	movs	r2, #0
 8006f22:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	695b      	ldr	r3, [r3, #20]
 8006f2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f2e:	2b40      	cmp	r3, #64	; 0x40
 8006f30:	d10b      	bne.n	8006f4a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	691a      	ldr	r2, [r3, #16]
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f3c:	b2d2      	uxtb	r2, r2
 8006f3e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f44:	1c5a      	adds	r2, r3, #1
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	681a      	ldr	r2, [r3, #0]
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f022 0201 	bic.w	r2, r2, #1
 8006f58:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f7fe feec 	bl	8005d38 <HAL_I2C_AbortCpltCallback>
 8006f60:	e015      	b.n	8006f8e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	695b      	ldr	r3, [r3, #20]
 8006f68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f6c:	2b40      	cmp	r3, #64	; 0x40
 8006f6e:	d10b      	bne.n	8006f88 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	691a      	ldr	r2, [r3, #16]
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f7a:	b2d2      	uxtb	r2, r2
 8006f7c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f82:	1c5a      	adds	r2, r3, #1
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006f88:	6878      	ldr	r0, [r7, #4]
 8006f8a:	f7fe fecb 	bl	8005d24 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f92:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	f003 0301 	and.w	r3, r3, #1
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d10e      	bne.n	8006fbc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006f9e:	68bb      	ldr	r3, [r7, #8]
 8006fa0:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d109      	bne.n	8006fbc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006fa8:	68bb      	ldr	r3, [r7, #8]
 8006faa:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d104      	bne.n	8006fbc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d007      	beq.n	8006fcc <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	685a      	ldr	r2, [r3, #4]
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006fca:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fd2:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fd8:	f003 0304 	and.w	r3, r3, #4
 8006fdc:	2b04      	cmp	r3, #4
 8006fde:	d113      	bne.n	8007008 <I2C_ITError+0x254>
 8006fe0:	7bfb      	ldrb	r3, [r7, #15]
 8006fe2:	2b28      	cmp	r3, #40	; 0x28
 8006fe4:	d110      	bne.n	8007008 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	4a0a      	ldr	r2, [pc, #40]	; (8007014 <I2C_ITError+0x260>)
 8006fea:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2220      	movs	r2, #32
 8006ff6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007002:	6878      	ldr	r0, [r7, #4]
 8007004:	f7fe fe7a 	bl	8005cfc <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007008:	bf00      	nop
 800700a:	3710      	adds	r7, #16
 800700c:	46bd      	mov	sp, r7
 800700e:	bd80      	pop	{r7, pc}
 8007010:	08007419 	.word	0x08007419
 8007014:	ffff0000 	.word	0xffff0000

08007018 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b088      	sub	sp, #32
 800701c:	af02      	add	r7, sp, #8
 800701e:	60f8      	str	r0, [r7, #12]
 8007020:	607a      	str	r2, [r7, #4]
 8007022:	603b      	str	r3, [r7, #0]
 8007024:	460b      	mov	r3, r1
 8007026:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800702c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800702e:	697b      	ldr	r3, [r7, #20]
 8007030:	2b08      	cmp	r3, #8
 8007032:	d006      	beq.n	8007042 <I2C_MasterRequestWrite+0x2a>
 8007034:	697b      	ldr	r3, [r7, #20]
 8007036:	2b01      	cmp	r3, #1
 8007038:	d003      	beq.n	8007042 <I2C_MasterRequestWrite+0x2a>
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007040:	d108      	bne.n	8007054 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	681a      	ldr	r2, [r3, #0]
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007050:	601a      	str	r2, [r3, #0]
 8007052:	e00b      	b.n	800706c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007058:	2b12      	cmp	r3, #18
 800705a:	d107      	bne.n	800706c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	681a      	ldr	r2, [r3, #0]
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800706a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	9300      	str	r3, [sp, #0]
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2200      	movs	r2, #0
 8007074:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007078:	68f8      	ldr	r0, [r7, #12]
 800707a:	f000 fa75 	bl	8007568 <I2C_WaitOnFlagUntilTimeout>
 800707e:	4603      	mov	r3, r0
 8007080:	2b00      	cmp	r3, #0
 8007082:	d00d      	beq.n	80070a0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800708e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007092:	d103      	bne.n	800709c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	f44f 7200 	mov.w	r2, #512	; 0x200
 800709a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800709c:	2303      	movs	r3, #3
 800709e:	e035      	b.n	800710c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	691b      	ldr	r3, [r3, #16]
 80070a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80070a8:	d108      	bne.n	80070bc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80070aa:	897b      	ldrh	r3, [r7, #10]
 80070ac:	b2db      	uxtb	r3, r3
 80070ae:	461a      	mov	r2, r3
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80070b8:	611a      	str	r2, [r3, #16]
 80070ba:	e01b      	b.n	80070f4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80070bc:	897b      	ldrh	r3, [r7, #10]
 80070be:	11db      	asrs	r3, r3, #7
 80070c0:	b2db      	uxtb	r3, r3
 80070c2:	f003 0306 	and.w	r3, r3, #6
 80070c6:	b2db      	uxtb	r3, r3
 80070c8:	f063 030f 	orn	r3, r3, #15
 80070cc:	b2da      	uxtb	r2, r3
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	687a      	ldr	r2, [r7, #4]
 80070d8:	490e      	ldr	r1, [pc, #56]	; (8007114 <I2C_MasterRequestWrite+0xfc>)
 80070da:	68f8      	ldr	r0, [r7, #12]
 80070dc:	f000 fa9b 	bl	8007616 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80070e0:	4603      	mov	r3, r0
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d001      	beq.n	80070ea <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80070e6:	2301      	movs	r3, #1
 80070e8:	e010      	b.n	800710c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80070ea:	897b      	ldrh	r3, [r7, #10]
 80070ec:	b2da      	uxtb	r2, r3
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	687a      	ldr	r2, [r7, #4]
 80070f8:	4907      	ldr	r1, [pc, #28]	; (8007118 <I2C_MasterRequestWrite+0x100>)
 80070fa:	68f8      	ldr	r0, [r7, #12]
 80070fc:	f000 fa8b 	bl	8007616 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007100:	4603      	mov	r3, r0
 8007102:	2b00      	cmp	r3, #0
 8007104:	d001      	beq.n	800710a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8007106:	2301      	movs	r3, #1
 8007108:	e000      	b.n	800710c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800710a:	2300      	movs	r3, #0
}
 800710c:	4618      	mov	r0, r3
 800710e:	3718      	adds	r7, #24
 8007110:	46bd      	mov	sp, r7
 8007112:	bd80      	pop	{r7, pc}
 8007114:	00010008 	.word	0x00010008
 8007118:	00010002 	.word	0x00010002

0800711c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b088      	sub	sp, #32
 8007120:	af02      	add	r7, sp, #8
 8007122:	60f8      	str	r0, [r7, #12]
 8007124:	4608      	mov	r0, r1
 8007126:	4611      	mov	r1, r2
 8007128:	461a      	mov	r2, r3
 800712a:	4603      	mov	r3, r0
 800712c:	817b      	strh	r3, [r7, #10]
 800712e:	460b      	mov	r3, r1
 8007130:	813b      	strh	r3, [r7, #8]
 8007132:	4613      	mov	r3, r2
 8007134:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	681a      	ldr	r2, [r3, #0]
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007144:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007148:	9300      	str	r3, [sp, #0]
 800714a:	6a3b      	ldr	r3, [r7, #32]
 800714c:	2200      	movs	r2, #0
 800714e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007152:	68f8      	ldr	r0, [r7, #12]
 8007154:	f000 fa08 	bl	8007568 <I2C_WaitOnFlagUntilTimeout>
 8007158:	4603      	mov	r3, r0
 800715a:	2b00      	cmp	r3, #0
 800715c:	d00d      	beq.n	800717a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007168:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800716c:	d103      	bne.n	8007176 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007174:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007176:	2303      	movs	r3, #3
 8007178:	e05f      	b.n	800723a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800717a:	897b      	ldrh	r3, [r7, #10]
 800717c:	b2db      	uxtb	r3, r3
 800717e:	461a      	mov	r2, r3
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007188:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800718a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800718c:	6a3a      	ldr	r2, [r7, #32]
 800718e:	492d      	ldr	r1, [pc, #180]	; (8007244 <I2C_RequestMemoryWrite+0x128>)
 8007190:	68f8      	ldr	r0, [r7, #12]
 8007192:	f000 fa40 	bl	8007616 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007196:	4603      	mov	r3, r0
 8007198:	2b00      	cmp	r3, #0
 800719a:	d001      	beq.n	80071a0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800719c:	2301      	movs	r3, #1
 800719e:	e04c      	b.n	800723a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80071a0:	2300      	movs	r3, #0
 80071a2:	617b      	str	r3, [r7, #20]
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	695b      	ldr	r3, [r3, #20]
 80071aa:	617b      	str	r3, [r7, #20]
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	699b      	ldr	r3, [r3, #24]
 80071b2:	617b      	str	r3, [r7, #20]
 80071b4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80071b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071b8:	6a39      	ldr	r1, [r7, #32]
 80071ba:	68f8      	ldr	r0, [r7, #12]
 80071bc:	f000 faaa 	bl	8007714 <I2C_WaitOnTXEFlagUntilTimeout>
 80071c0:	4603      	mov	r3, r0
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d00d      	beq.n	80071e2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071ca:	2b04      	cmp	r3, #4
 80071cc:	d107      	bne.n	80071de <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	681a      	ldr	r2, [r3, #0]
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071dc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80071de:	2301      	movs	r3, #1
 80071e0:	e02b      	b.n	800723a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80071e2:	88fb      	ldrh	r3, [r7, #6]
 80071e4:	2b01      	cmp	r3, #1
 80071e6:	d105      	bne.n	80071f4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80071e8:	893b      	ldrh	r3, [r7, #8]
 80071ea:	b2da      	uxtb	r2, r3
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	611a      	str	r2, [r3, #16]
 80071f2:	e021      	b.n	8007238 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80071f4:	893b      	ldrh	r3, [r7, #8]
 80071f6:	0a1b      	lsrs	r3, r3, #8
 80071f8:	b29b      	uxth	r3, r3
 80071fa:	b2da      	uxtb	r2, r3
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007202:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007204:	6a39      	ldr	r1, [r7, #32]
 8007206:	68f8      	ldr	r0, [r7, #12]
 8007208:	f000 fa84 	bl	8007714 <I2C_WaitOnTXEFlagUntilTimeout>
 800720c:	4603      	mov	r3, r0
 800720e:	2b00      	cmp	r3, #0
 8007210:	d00d      	beq.n	800722e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007216:	2b04      	cmp	r3, #4
 8007218:	d107      	bne.n	800722a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	681a      	ldr	r2, [r3, #0]
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007228:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800722a:	2301      	movs	r3, #1
 800722c:	e005      	b.n	800723a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800722e:	893b      	ldrh	r3, [r7, #8]
 8007230:	b2da      	uxtb	r2, r3
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007238:	2300      	movs	r3, #0
}
 800723a:	4618      	mov	r0, r3
 800723c:	3718      	adds	r7, #24
 800723e:	46bd      	mov	sp, r7
 8007240:	bd80      	pop	{r7, pc}
 8007242:	bf00      	nop
 8007244:	00010002 	.word	0x00010002

08007248 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b088      	sub	sp, #32
 800724c:	af02      	add	r7, sp, #8
 800724e:	60f8      	str	r0, [r7, #12]
 8007250:	4608      	mov	r0, r1
 8007252:	4611      	mov	r1, r2
 8007254:	461a      	mov	r2, r3
 8007256:	4603      	mov	r3, r0
 8007258:	817b      	strh	r3, [r7, #10]
 800725a:	460b      	mov	r3, r1
 800725c:	813b      	strh	r3, [r7, #8]
 800725e:	4613      	mov	r3, r2
 8007260:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	681a      	ldr	r2, [r3, #0]
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007270:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	681a      	ldr	r2, [r3, #0]
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007280:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007284:	9300      	str	r3, [sp, #0]
 8007286:	6a3b      	ldr	r3, [r7, #32]
 8007288:	2200      	movs	r2, #0
 800728a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800728e:	68f8      	ldr	r0, [r7, #12]
 8007290:	f000 f96a 	bl	8007568 <I2C_WaitOnFlagUntilTimeout>
 8007294:	4603      	mov	r3, r0
 8007296:	2b00      	cmp	r3, #0
 8007298:	d00d      	beq.n	80072b6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072a8:	d103      	bne.n	80072b2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80072b0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80072b2:	2303      	movs	r3, #3
 80072b4:	e0aa      	b.n	800740c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80072b6:	897b      	ldrh	r3, [r7, #10]
 80072b8:	b2db      	uxtb	r3, r3
 80072ba:	461a      	mov	r2, r3
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80072c4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80072c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c8:	6a3a      	ldr	r2, [r7, #32]
 80072ca:	4952      	ldr	r1, [pc, #328]	; (8007414 <I2C_RequestMemoryRead+0x1cc>)
 80072cc:	68f8      	ldr	r0, [r7, #12]
 80072ce:	f000 f9a2 	bl	8007616 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80072d2:	4603      	mov	r3, r0
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d001      	beq.n	80072dc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80072d8:	2301      	movs	r3, #1
 80072da:	e097      	b.n	800740c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80072dc:	2300      	movs	r3, #0
 80072de:	617b      	str	r3, [r7, #20]
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	695b      	ldr	r3, [r3, #20]
 80072e6:	617b      	str	r3, [r7, #20]
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	699b      	ldr	r3, [r3, #24]
 80072ee:	617b      	str	r3, [r7, #20]
 80072f0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80072f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072f4:	6a39      	ldr	r1, [r7, #32]
 80072f6:	68f8      	ldr	r0, [r7, #12]
 80072f8:	f000 fa0c 	bl	8007714 <I2C_WaitOnTXEFlagUntilTimeout>
 80072fc:	4603      	mov	r3, r0
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d00d      	beq.n	800731e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007306:	2b04      	cmp	r3, #4
 8007308:	d107      	bne.n	800731a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	681a      	ldr	r2, [r3, #0]
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007318:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800731a:	2301      	movs	r3, #1
 800731c:	e076      	b.n	800740c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800731e:	88fb      	ldrh	r3, [r7, #6]
 8007320:	2b01      	cmp	r3, #1
 8007322:	d105      	bne.n	8007330 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007324:	893b      	ldrh	r3, [r7, #8]
 8007326:	b2da      	uxtb	r2, r3
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	611a      	str	r2, [r3, #16]
 800732e:	e021      	b.n	8007374 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007330:	893b      	ldrh	r3, [r7, #8]
 8007332:	0a1b      	lsrs	r3, r3, #8
 8007334:	b29b      	uxth	r3, r3
 8007336:	b2da      	uxtb	r2, r3
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800733e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007340:	6a39      	ldr	r1, [r7, #32]
 8007342:	68f8      	ldr	r0, [r7, #12]
 8007344:	f000 f9e6 	bl	8007714 <I2C_WaitOnTXEFlagUntilTimeout>
 8007348:	4603      	mov	r3, r0
 800734a:	2b00      	cmp	r3, #0
 800734c:	d00d      	beq.n	800736a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007352:	2b04      	cmp	r3, #4
 8007354:	d107      	bne.n	8007366 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	681a      	ldr	r2, [r3, #0]
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007364:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007366:	2301      	movs	r3, #1
 8007368:	e050      	b.n	800740c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800736a:	893b      	ldrh	r3, [r7, #8]
 800736c:	b2da      	uxtb	r2, r3
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007374:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007376:	6a39      	ldr	r1, [r7, #32]
 8007378:	68f8      	ldr	r0, [r7, #12]
 800737a:	f000 f9cb 	bl	8007714 <I2C_WaitOnTXEFlagUntilTimeout>
 800737e:	4603      	mov	r3, r0
 8007380:	2b00      	cmp	r3, #0
 8007382:	d00d      	beq.n	80073a0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007388:	2b04      	cmp	r3, #4
 800738a:	d107      	bne.n	800739c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	681a      	ldr	r2, [r3, #0]
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800739a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800739c:	2301      	movs	r3, #1
 800739e:	e035      	b.n	800740c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	681a      	ldr	r2, [r3, #0]
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80073ae:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80073b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073b2:	9300      	str	r3, [sp, #0]
 80073b4:	6a3b      	ldr	r3, [r7, #32]
 80073b6:	2200      	movs	r2, #0
 80073b8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80073bc:	68f8      	ldr	r0, [r7, #12]
 80073be:	f000 f8d3 	bl	8007568 <I2C_WaitOnFlagUntilTimeout>
 80073c2:	4603      	mov	r3, r0
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d00d      	beq.n	80073e4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073d6:	d103      	bne.n	80073e0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80073de:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80073e0:	2303      	movs	r3, #3
 80073e2:	e013      	b.n	800740c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80073e4:	897b      	ldrh	r3, [r7, #10]
 80073e6:	b2db      	uxtb	r3, r3
 80073e8:	f043 0301 	orr.w	r3, r3, #1
 80073ec:	b2da      	uxtb	r2, r3
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80073f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073f6:	6a3a      	ldr	r2, [r7, #32]
 80073f8:	4906      	ldr	r1, [pc, #24]	; (8007414 <I2C_RequestMemoryRead+0x1cc>)
 80073fa:	68f8      	ldr	r0, [r7, #12]
 80073fc:	f000 f90b 	bl	8007616 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007400:	4603      	mov	r3, r0
 8007402:	2b00      	cmp	r3, #0
 8007404:	d001      	beq.n	800740a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007406:	2301      	movs	r3, #1
 8007408:	e000      	b.n	800740c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800740a:	2300      	movs	r3, #0
}
 800740c:	4618      	mov	r0, r3
 800740e:	3718      	adds	r7, #24
 8007410:	46bd      	mov	sp, r7
 8007412:	bd80      	pop	{r7, pc}
 8007414:	00010002 	.word	0x00010002

08007418 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b086      	sub	sp, #24
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007420:	2300      	movs	r3, #0
 8007422:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007428:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800742a:	697b      	ldr	r3, [r7, #20]
 800742c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007430:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8007432:	4b4b      	ldr	r3, [pc, #300]	; (8007560 <I2C_DMAAbort+0x148>)
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	08db      	lsrs	r3, r3, #3
 8007438:	4a4a      	ldr	r2, [pc, #296]	; (8007564 <I2C_DMAAbort+0x14c>)
 800743a:	fba2 2303 	umull	r2, r3, r2, r3
 800743e:	0a1a      	lsrs	r2, r3, #8
 8007440:	4613      	mov	r3, r2
 8007442:	009b      	lsls	r3, r3, #2
 8007444:	4413      	add	r3, r2
 8007446:	00da      	lsls	r2, r3, #3
 8007448:	1ad3      	subs	r3, r2, r3
 800744a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d106      	bne.n	8007460 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007452:	697b      	ldr	r3, [r7, #20]
 8007454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007456:	f043 0220 	orr.w	r2, r3, #32
 800745a:	697b      	ldr	r3, [r7, #20]
 800745c:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800745e:	e00a      	b.n	8007476 <I2C_DMAAbort+0x5e>
    }
    count--;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	3b01      	subs	r3, #1
 8007464:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007466:	697b      	ldr	r3, [r7, #20]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007470:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007474:	d0ea      	beq.n	800744c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007476:	697b      	ldr	r3, [r7, #20]
 8007478:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800747a:	2b00      	cmp	r3, #0
 800747c:	d003      	beq.n	8007486 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800747e:	697b      	ldr	r3, [r7, #20]
 8007480:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007482:	2200      	movs	r2, #0
 8007484:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007486:	697b      	ldr	r3, [r7, #20]
 8007488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800748a:	2b00      	cmp	r3, #0
 800748c:	d003      	beq.n	8007496 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800748e:	697b      	ldr	r3, [r7, #20]
 8007490:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007492:	2200      	movs	r2, #0
 8007494:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007496:	697b      	ldr	r3, [r7, #20]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	681a      	ldr	r2, [r3, #0]
 800749c:	697b      	ldr	r3, [r7, #20]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074a4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80074a6:	697b      	ldr	r3, [r7, #20]
 80074a8:	2200      	movs	r2, #0
 80074aa:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80074ac:	697b      	ldr	r3, [r7, #20]
 80074ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d003      	beq.n	80074bc <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80074b4:	697b      	ldr	r3, [r7, #20]
 80074b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074b8:	2200      	movs	r2, #0
 80074ba:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 80074bc:	697b      	ldr	r3, [r7, #20]
 80074be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d003      	beq.n	80074cc <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80074c4:	697b      	ldr	r3, [r7, #20]
 80074c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074c8:	2200      	movs	r2, #0
 80074ca:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80074cc:	697b      	ldr	r3, [r7, #20]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	681a      	ldr	r2, [r3, #0]
 80074d2:	697b      	ldr	r3, [r7, #20]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f022 0201 	bic.w	r2, r2, #1
 80074da:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074e2:	b2db      	uxtb	r3, r3
 80074e4:	2b60      	cmp	r3, #96	; 0x60
 80074e6:	d10e      	bne.n	8007506 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80074e8:	697b      	ldr	r3, [r7, #20]
 80074ea:	2220      	movs	r2, #32
 80074ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80074f0:	697b      	ldr	r3, [r7, #20]
 80074f2:	2200      	movs	r2, #0
 80074f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80074f8:	697b      	ldr	r3, [r7, #20]
 80074fa:	2200      	movs	r2, #0
 80074fc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80074fe:	6978      	ldr	r0, [r7, #20]
 8007500:	f7fe fc1a 	bl	8005d38 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007504:	e027      	b.n	8007556 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007506:	7cfb      	ldrb	r3, [r7, #19]
 8007508:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800750c:	2b28      	cmp	r3, #40	; 0x28
 800750e:	d117      	bne.n	8007540 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	681a      	ldr	r2, [r3, #0]
 8007516:	697b      	ldr	r3, [r7, #20]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f042 0201 	orr.w	r2, r2, #1
 800751e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007520:	697b      	ldr	r3, [r7, #20]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	681a      	ldr	r2, [r3, #0]
 8007526:	697b      	ldr	r3, [r7, #20]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800752e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007530:	697b      	ldr	r3, [r7, #20]
 8007532:	2200      	movs	r2, #0
 8007534:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007536:	697b      	ldr	r3, [r7, #20]
 8007538:	2228      	movs	r2, #40	; 0x28
 800753a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800753e:	e007      	b.n	8007550 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8007540:	697b      	ldr	r3, [r7, #20]
 8007542:	2220      	movs	r2, #32
 8007544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007548:	697b      	ldr	r3, [r7, #20]
 800754a:	2200      	movs	r2, #0
 800754c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8007550:	6978      	ldr	r0, [r7, #20]
 8007552:	f7fe fbe7 	bl	8005d24 <HAL_I2C_ErrorCallback>
}
 8007556:	bf00      	nop
 8007558:	3718      	adds	r7, #24
 800755a:	46bd      	mov	sp, r7
 800755c:	bd80      	pop	{r7, pc}
 800755e:	bf00      	nop
 8007560:	20000190 	.word	0x20000190
 8007564:	14f8b589 	.word	0x14f8b589

08007568 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b084      	sub	sp, #16
 800756c:	af00      	add	r7, sp, #0
 800756e:	60f8      	str	r0, [r7, #12]
 8007570:	60b9      	str	r1, [r7, #8]
 8007572:	603b      	str	r3, [r7, #0]
 8007574:	4613      	mov	r3, r2
 8007576:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007578:	e025      	b.n	80075c6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800757a:	683b      	ldr	r3, [r7, #0]
 800757c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007580:	d021      	beq.n	80075c6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007582:	f7fc fae9 	bl	8003b58 <HAL_GetTick>
 8007586:	4602      	mov	r2, r0
 8007588:	69bb      	ldr	r3, [r7, #24]
 800758a:	1ad3      	subs	r3, r2, r3
 800758c:	683a      	ldr	r2, [r7, #0]
 800758e:	429a      	cmp	r2, r3
 8007590:	d302      	bcc.n	8007598 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007592:	683b      	ldr	r3, [r7, #0]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d116      	bne.n	80075c6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	2200      	movs	r2, #0
 800759c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	2220      	movs	r2, #32
 80075a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	2200      	movs	r2, #0
 80075aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075b2:	f043 0220 	orr.w	r2, r3, #32
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	2200      	movs	r2, #0
 80075be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80075c2:	2301      	movs	r3, #1
 80075c4:	e023      	b.n	800760e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	0c1b      	lsrs	r3, r3, #16
 80075ca:	b2db      	uxtb	r3, r3
 80075cc:	2b01      	cmp	r3, #1
 80075ce:	d10d      	bne.n	80075ec <I2C_WaitOnFlagUntilTimeout+0x84>
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	695b      	ldr	r3, [r3, #20]
 80075d6:	43da      	mvns	r2, r3
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	4013      	ands	r3, r2
 80075dc:	b29b      	uxth	r3, r3
 80075de:	2b00      	cmp	r3, #0
 80075e0:	bf0c      	ite	eq
 80075e2:	2301      	moveq	r3, #1
 80075e4:	2300      	movne	r3, #0
 80075e6:	b2db      	uxtb	r3, r3
 80075e8:	461a      	mov	r2, r3
 80075ea:	e00c      	b.n	8007606 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	699b      	ldr	r3, [r3, #24]
 80075f2:	43da      	mvns	r2, r3
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	4013      	ands	r3, r2
 80075f8:	b29b      	uxth	r3, r3
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	bf0c      	ite	eq
 80075fe:	2301      	moveq	r3, #1
 8007600:	2300      	movne	r3, #0
 8007602:	b2db      	uxtb	r3, r3
 8007604:	461a      	mov	r2, r3
 8007606:	79fb      	ldrb	r3, [r7, #7]
 8007608:	429a      	cmp	r2, r3
 800760a:	d0b6      	beq.n	800757a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800760c:	2300      	movs	r3, #0
}
 800760e:	4618      	mov	r0, r3
 8007610:	3710      	adds	r7, #16
 8007612:	46bd      	mov	sp, r7
 8007614:	bd80      	pop	{r7, pc}

08007616 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007616:	b580      	push	{r7, lr}
 8007618:	b084      	sub	sp, #16
 800761a:	af00      	add	r7, sp, #0
 800761c:	60f8      	str	r0, [r7, #12]
 800761e:	60b9      	str	r1, [r7, #8]
 8007620:	607a      	str	r2, [r7, #4]
 8007622:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007624:	e051      	b.n	80076ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	695b      	ldr	r3, [r3, #20]
 800762c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007630:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007634:	d123      	bne.n	800767e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	681a      	ldr	r2, [r3, #0]
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007644:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800764e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	2200      	movs	r2, #0
 8007654:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	2220      	movs	r2, #32
 800765a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	2200      	movs	r2, #0
 8007662:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800766a:	f043 0204 	orr.w	r2, r3, #4
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	2200      	movs	r2, #0
 8007676:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800767a:	2301      	movs	r3, #1
 800767c:	e046      	b.n	800770c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007684:	d021      	beq.n	80076ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007686:	f7fc fa67 	bl	8003b58 <HAL_GetTick>
 800768a:	4602      	mov	r2, r0
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	1ad3      	subs	r3, r2, r3
 8007690:	687a      	ldr	r2, [r7, #4]
 8007692:	429a      	cmp	r2, r3
 8007694:	d302      	bcc.n	800769c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d116      	bne.n	80076ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	2200      	movs	r2, #0
 80076a0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	2220      	movs	r2, #32
 80076a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	2200      	movs	r2, #0
 80076ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076b6:	f043 0220 	orr.w	r2, r3, #32
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	2200      	movs	r2, #0
 80076c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80076c6:	2301      	movs	r3, #1
 80076c8:	e020      	b.n	800770c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	0c1b      	lsrs	r3, r3, #16
 80076ce:	b2db      	uxtb	r3, r3
 80076d0:	2b01      	cmp	r3, #1
 80076d2:	d10c      	bne.n	80076ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	695b      	ldr	r3, [r3, #20]
 80076da:	43da      	mvns	r2, r3
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	4013      	ands	r3, r2
 80076e0:	b29b      	uxth	r3, r3
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	bf14      	ite	ne
 80076e6:	2301      	movne	r3, #1
 80076e8:	2300      	moveq	r3, #0
 80076ea:	b2db      	uxtb	r3, r3
 80076ec:	e00b      	b.n	8007706 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	699b      	ldr	r3, [r3, #24]
 80076f4:	43da      	mvns	r2, r3
 80076f6:	68bb      	ldr	r3, [r7, #8]
 80076f8:	4013      	ands	r3, r2
 80076fa:	b29b      	uxth	r3, r3
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	bf14      	ite	ne
 8007700:	2301      	movne	r3, #1
 8007702:	2300      	moveq	r3, #0
 8007704:	b2db      	uxtb	r3, r3
 8007706:	2b00      	cmp	r3, #0
 8007708:	d18d      	bne.n	8007626 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800770a:	2300      	movs	r3, #0
}
 800770c:	4618      	mov	r0, r3
 800770e:	3710      	adds	r7, #16
 8007710:	46bd      	mov	sp, r7
 8007712:	bd80      	pop	{r7, pc}

08007714 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007714:	b580      	push	{r7, lr}
 8007716:	b084      	sub	sp, #16
 8007718:	af00      	add	r7, sp, #0
 800771a:	60f8      	str	r0, [r7, #12]
 800771c:	60b9      	str	r1, [r7, #8]
 800771e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007720:	e02d      	b.n	800777e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007722:	68f8      	ldr	r0, [r7, #12]
 8007724:	f000 f900 	bl	8007928 <I2C_IsAcknowledgeFailed>
 8007728:	4603      	mov	r3, r0
 800772a:	2b00      	cmp	r3, #0
 800772c:	d001      	beq.n	8007732 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800772e:	2301      	movs	r3, #1
 8007730:	e02d      	b.n	800778e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007732:	68bb      	ldr	r3, [r7, #8]
 8007734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007738:	d021      	beq.n	800777e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800773a:	f7fc fa0d 	bl	8003b58 <HAL_GetTick>
 800773e:	4602      	mov	r2, r0
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	1ad3      	subs	r3, r2, r3
 8007744:	68ba      	ldr	r2, [r7, #8]
 8007746:	429a      	cmp	r2, r3
 8007748:	d302      	bcc.n	8007750 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800774a:	68bb      	ldr	r3, [r7, #8]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d116      	bne.n	800777e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	2200      	movs	r2, #0
 8007754:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	2220      	movs	r2, #32
 800775a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	2200      	movs	r2, #0
 8007762:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800776a:	f043 0220 	orr.w	r2, r3, #32
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	2200      	movs	r2, #0
 8007776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800777a:	2301      	movs	r3, #1
 800777c:	e007      	b.n	800778e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	695b      	ldr	r3, [r3, #20]
 8007784:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007788:	2b80      	cmp	r3, #128	; 0x80
 800778a:	d1ca      	bne.n	8007722 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800778c:	2300      	movs	r3, #0
}
 800778e:	4618      	mov	r0, r3
 8007790:	3710      	adds	r7, #16
 8007792:	46bd      	mov	sp, r7
 8007794:	bd80      	pop	{r7, pc}

08007796 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007796:	b580      	push	{r7, lr}
 8007798:	b084      	sub	sp, #16
 800779a:	af00      	add	r7, sp, #0
 800779c:	60f8      	str	r0, [r7, #12]
 800779e:	60b9      	str	r1, [r7, #8]
 80077a0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80077a2:	e02d      	b.n	8007800 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80077a4:	68f8      	ldr	r0, [r7, #12]
 80077a6:	f000 f8bf 	bl	8007928 <I2C_IsAcknowledgeFailed>
 80077aa:	4603      	mov	r3, r0
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d001      	beq.n	80077b4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80077b0:	2301      	movs	r3, #1
 80077b2:	e02d      	b.n	8007810 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80077b4:	68bb      	ldr	r3, [r7, #8]
 80077b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077ba:	d021      	beq.n	8007800 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077bc:	f7fc f9cc 	bl	8003b58 <HAL_GetTick>
 80077c0:	4602      	mov	r2, r0
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	1ad3      	subs	r3, r2, r3
 80077c6:	68ba      	ldr	r2, [r7, #8]
 80077c8:	429a      	cmp	r2, r3
 80077ca:	d302      	bcc.n	80077d2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d116      	bne.n	8007800 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	2200      	movs	r2, #0
 80077d6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	2220      	movs	r2, #32
 80077dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	2200      	movs	r2, #0
 80077e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077ec:	f043 0220 	orr.w	r2, r3, #32
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	2200      	movs	r2, #0
 80077f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80077fc:	2301      	movs	r3, #1
 80077fe:	e007      	b.n	8007810 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	695b      	ldr	r3, [r3, #20]
 8007806:	f003 0304 	and.w	r3, r3, #4
 800780a:	2b04      	cmp	r3, #4
 800780c:	d1ca      	bne.n	80077a4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800780e:	2300      	movs	r3, #0
}
 8007810:	4618      	mov	r0, r3
 8007812:	3710      	adds	r7, #16
 8007814:	46bd      	mov	sp, r7
 8007816:	bd80      	pop	{r7, pc}

08007818 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8007818:	b480      	push	{r7}
 800781a:	b085      	sub	sp, #20
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007820:	2300      	movs	r3, #0
 8007822:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007824:	4b13      	ldr	r3, [pc, #76]	; (8007874 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	08db      	lsrs	r3, r3, #3
 800782a:	4a13      	ldr	r2, [pc, #76]	; (8007878 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800782c:	fba2 2303 	umull	r2, r3, r2, r3
 8007830:	0a1a      	lsrs	r2, r3, #8
 8007832:	4613      	mov	r3, r2
 8007834:	009b      	lsls	r3, r3, #2
 8007836:	4413      	add	r3, r2
 8007838:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	3b01      	subs	r3, #1
 800783e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d107      	bne.n	8007856 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800784a:	f043 0220 	orr.w	r2, r3, #32
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8007852:	2301      	movs	r3, #1
 8007854:	e008      	b.n	8007868 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007860:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007864:	d0e9      	beq.n	800783a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8007866:	2300      	movs	r3, #0
}
 8007868:	4618      	mov	r0, r3
 800786a:	3714      	adds	r7, #20
 800786c:	46bd      	mov	sp, r7
 800786e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007872:	4770      	bx	lr
 8007874:	20000190 	.word	0x20000190
 8007878:	14f8b589 	.word	0x14f8b589

0800787c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b084      	sub	sp, #16
 8007880:	af00      	add	r7, sp, #0
 8007882:	60f8      	str	r0, [r7, #12]
 8007884:	60b9      	str	r1, [r7, #8]
 8007886:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007888:	e042      	b.n	8007910 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	695b      	ldr	r3, [r3, #20]
 8007890:	f003 0310 	and.w	r3, r3, #16
 8007894:	2b10      	cmp	r3, #16
 8007896:	d119      	bne.n	80078cc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f06f 0210 	mvn.w	r2, #16
 80078a0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	2200      	movs	r2, #0
 80078a6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	2220      	movs	r2, #32
 80078ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	2200      	movs	r2, #0
 80078b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	2200      	movs	r2, #0
 80078c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80078c8:	2301      	movs	r3, #1
 80078ca:	e029      	b.n	8007920 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078cc:	f7fc f944 	bl	8003b58 <HAL_GetTick>
 80078d0:	4602      	mov	r2, r0
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	1ad3      	subs	r3, r2, r3
 80078d6:	68ba      	ldr	r2, [r7, #8]
 80078d8:	429a      	cmp	r2, r3
 80078da:	d302      	bcc.n	80078e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80078dc:	68bb      	ldr	r3, [r7, #8]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d116      	bne.n	8007910 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	2200      	movs	r2, #0
 80078e6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	2220      	movs	r2, #32
 80078ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	2200      	movs	r2, #0
 80078f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078fc:	f043 0220 	orr.w	r2, r3, #32
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	2200      	movs	r2, #0
 8007908:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800790c:	2301      	movs	r3, #1
 800790e:	e007      	b.n	8007920 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	695b      	ldr	r3, [r3, #20]
 8007916:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800791a:	2b40      	cmp	r3, #64	; 0x40
 800791c:	d1b5      	bne.n	800788a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800791e:	2300      	movs	r3, #0
}
 8007920:	4618      	mov	r0, r3
 8007922:	3710      	adds	r7, #16
 8007924:	46bd      	mov	sp, r7
 8007926:	bd80      	pop	{r7, pc}

08007928 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007928:	b480      	push	{r7}
 800792a:	b083      	sub	sp, #12
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	695b      	ldr	r3, [r3, #20]
 8007936:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800793a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800793e:	d11b      	bne.n	8007978 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007948:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2200      	movs	r2, #0
 800794e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2220      	movs	r2, #32
 8007954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2200      	movs	r2, #0
 800795c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007964:	f043 0204 	orr.w	r2, r3, #4
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2200      	movs	r2, #0
 8007970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007974:	2301      	movs	r3, #1
 8007976:	e000      	b.n	800797a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007978:	2300      	movs	r3, #0
}
 800797a:	4618      	mov	r0, r3
 800797c:	370c      	adds	r7, #12
 800797e:	46bd      	mov	sp, r7
 8007980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007984:	4770      	bx	lr

08007986 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8007986:	b480      	push	{r7}
 8007988:	b083      	sub	sp, #12
 800798a:	af00      	add	r7, sp, #0
 800798c:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007992:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8007996:	d103      	bne.n	80079a0 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2201      	movs	r2, #1
 800799c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800799e:	e007      	b.n	80079b0 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079a4:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80079a8:	d102      	bne.n	80079b0 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2208      	movs	r2, #8
 80079ae:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80079b0:	bf00      	nop
 80079b2:	370c      	adds	r7, #12
 80079b4:	46bd      	mov	sp, r7
 80079b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ba:	4770      	bx	lr

080079bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	b086      	sub	sp, #24
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d101      	bne.n	80079ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80079ca:	2301      	movs	r3, #1
 80079cc:	e267      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f003 0301 	and.w	r3, r3, #1
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d075      	beq.n	8007ac6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80079da:	4b88      	ldr	r3, [pc, #544]	; (8007bfc <HAL_RCC_OscConfig+0x240>)
 80079dc:	689b      	ldr	r3, [r3, #8]
 80079de:	f003 030c 	and.w	r3, r3, #12
 80079e2:	2b04      	cmp	r3, #4
 80079e4:	d00c      	beq.n	8007a00 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80079e6:	4b85      	ldr	r3, [pc, #532]	; (8007bfc <HAL_RCC_OscConfig+0x240>)
 80079e8:	689b      	ldr	r3, [r3, #8]
 80079ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80079ee:	2b08      	cmp	r3, #8
 80079f0:	d112      	bne.n	8007a18 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80079f2:	4b82      	ldr	r3, [pc, #520]	; (8007bfc <HAL_RCC_OscConfig+0x240>)
 80079f4:	685b      	ldr	r3, [r3, #4]
 80079f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80079fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80079fe:	d10b      	bne.n	8007a18 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007a00:	4b7e      	ldr	r3, [pc, #504]	; (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d05b      	beq.n	8007ac4 <HAL_RCC_OscConfig+0x108>
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	685b      	ldr	r3, [r3, #4]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d157      	bne.n	8007ac4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007a14:	2301      	movs	r3, #1
 8007a16:	e242      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	685b      	ldr	r3, [r3, #4]
 8007a1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a20:	d106      	bne.n	8007a30 <HAL_RCC_OscConfig+0x74>
 8007a22:	4b76      	ldr	r3, [pc, #472]	; (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	4a75      	ldr	r2, [pc, #468]	; (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007a28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007a2c:	6013      	str	r3, [r2, #0]
 8007a2e:	e01d      	b.n	8007a6c <HAL_RCC_OscConfig+0xb0>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	685b      	ldr	r3, [r3, #4]
 8007a34:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007a38:	d10c      	bne.n	8007a54 <HAL_RCC_OscConfig+0x98>
 8007a3a:	4b70      	ldr	r3, [pc, #448]	; (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	4a6f      	ldr	r2, [pc, #444]	; (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007a40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007a44:	6013      	str	r3, [r2, #0]
 8007a46:	4b6d      	ldr	r3, [pc, #436]	; (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	4a6c      	ldr	r2, [pc, #432]	; (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007a4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007a50:	6013      	str	r3, [r2, #0]
 8007a52:	e00b      	b.n	8007a6c <HAL_RCC_OscConfig+0xb0>
 8007a54:	4b69      	ldr	r3, [pc, #420]	; (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	4a68      	ldr	r2, [pc, #416]	; (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007a5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007a5e:	6013      	str	r3, [r2, #0]
 8007a60:	4b66      	ldr	r3, [pc, #408]	; (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	4a65      	ldr	r2, [pc, #404]	; (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007a66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007a6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	685b      	ldr	r3, [r3, #4]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d013      	beq.n	8007a9c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a74:	f7fc f870 	bl	8003b58 <HAL_GetTick>
 8007a78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a7a:	e008      	b.n	8007a8e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007a7c:	f7fc f86c 	bl	8003b58 <HAL_GetTick>
 8007a80:	4602      	mov	r2, r0
 8007a82:	693b      	ldr	r3, [r7, #16]
 8007a84:	1ad3      	subs	r3, r2, r3
 8007a86:	2b64      	cmp	r3, #100	; 0x64
 8007a88:	d901      	bls.n	8007a8e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007a8a:	2303      	movs	r3, #3
 8007a8c:	e207      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a8e:	4b5b      	ldr	r3, [pc, #364]	; (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d0f0      	beq.n	8007a7c <HAL_RCC_OscConfig+0xc0>
 8007a9a:	e014      	b.n	8007ac6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a9c:	f7fc f85c 	bl	8003b58 <HAL_GetTick>
 8007aa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007aa2:	e008      	b.n	8007ab6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007aa4:	f7fc f858 	bl	8003b58 <HAL_GetTick>
 8007aa8:	4602      	mov	r2, r0
 8007aaa:	693b      	ldr	r3, [r7, #16]
 8007aac:	1ad3      	subs	r3, r2, r3
 8007aae:	2b64      	cmp	r3, #100	; 0x64
 8007ab0:	d901      	bls.n	8007ab6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007ab2:	2303      	movs	r3, #3
 8007ab4:	e1f3      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007ab6:	4b51      	ldr	r3, [pc, #324]	; (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d1f0      	bne.n	8007aa4 <HAL_RCC_OscConfig+0xe8>
 8007ac2:	e000      	b.n	8007ac6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007ac4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f003 0302 	and.w	r3, r3, #2
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d063      	beq.n	8007b9a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007ad2:	4b4a      	ldr	r3, [pc, #296]	; (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007ad4:	689b      	ldr	r3, [r3, #8]
 8007ad6:	f003 030c 	and.w	r3, r3, #12
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d00b      	beq.n	8007af6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007ade:	4b47      	ldr	r3, [pc, #284]	; (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007ae0:	689b      	ldr	r3, [r3, #8]
 8007ae2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007ae6:	2b08      	cmp	r3, #8
 8007ae8:	d11c      	bne.n	8007b24 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007aea:	4b44      	ldr	r3, [pc, #272]	; (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007aec:	685b      	ldr	r3, [r3, #4]
 8007aee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d116      	bne.n	8007b24 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007af6:	4b41      	ldr	r3, [pc, #260]	; (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f003 0302 	and.w	r3, r3, #2
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d005      	beq.n	8007b0e <HAL_RCC_OscConfig+0x152>
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	68db      	ldr	r3, [r3, #12]
 8007b06:	2b01      	cmp	r3, #1
 8007b08:	d001      	beq.n	8007b0e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007b0a:	2301      	movs	r3, #1
 8007b0c:	e1c7      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b0e:	4b3b      	ldr	r3, [pc, #236]	; (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	691b      	ldr	r3, [r3, #16]
 8007b1a:	00db      	lsls	r3, r3, #3
 8007b1c:	4937      	ldr	r1, [pc, #220]	; (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007b22:	e03a      	b.n	8007b9a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	68db      	ldr	r3, [r3, #12]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d020      	beq.n	8007b6e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007b2c:	4b34      	ldr	r3, [pc, #208]	; (8007c00 <HAL_RCC_OscConfig+0x244>)
 8007b2e:	2201      	movs	r2, #1
 8007b30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b32:	f7fc f811 	bl	8003b58 <HAL_GetTick>
 8007b36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007b38:	e008      	b.n	8007b4c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007b3a:	f7fc f80d 	bl	8003b58 <HAL_GetTick>
 8007b3e:	4602      	mov	r2, r0
 8007b40:	693b      	ldr	r3, [r7, #16]
 8007b42:	1ad3      	subs	r3, r2, r3
 8007b44:	2b02      	cmp	r3, #2
 8007b46:	d901      	bls.n	8007b4c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007b48:	2303      	movs	r3, #3
 8007b4a:	e1a8      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007b4c:	4b2b      	ldr	r3, [pc, #172]	; (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f003 0302 	and.w	r3, r3, #2
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d0f0      	beq.n	8007b3a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b58:	4b28      	ldr	r3, [pc, #160]	; (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	691b      	ldr	r3, [r3, #16]
 8007b64:	00db      	lsls	r3, r3, #3
 8007b66:	4925      	ldr	r1, [pc, #148]	; (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007b68:	4313      	orrs	r3, r2
 8007b6a:	600b      	str	r3, [r1, #0]
 8007b6c:	e015      	b.n	8007b9a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007b6e:	4b24      	ldr	r3, [pc, #144]	; (8007c00 <HAL_RCC_OscConfig+0x244>)
 8007b70:	2200      	movs	r2, #0
 8007b72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b74:	f7fb fff0 	bl	8003b58 <HAL_GetTick>
 8007b78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007b7a:	e008      	b.n	8007b8e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007b7c:	f7fb ffec 	bl	8003b58 <HAL_GetTick>
 8007b80:	4602      	mov	r2, r0
 8007b82:	693b      	ldr	r3, [r7, #16]
 8007b84:	1ad3      	subs	r3, r2, r3
 8007b86:	2b02      	cmp	r3, #2
 8007b88:	d901      	bls.n	8007b8e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007b8a:	2303      	movs	r3, #3
 8007b8c:	e187      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007b8e:	4b1b      	ldr	r3, [pc, #108]	; (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f003 0302 	and.w	r3, r3, #2
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d1f0      	bne.n	8007b7c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	f003 0308 	and.w	r3, r3, #8
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d036      	beq.n	8007c14 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	695b      	ldr	r3, [r3, #20]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d016      	beq.n	8007bdc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007bae:	4b15      	ldr	r3, [pc, #84]	; (8007c04 <HAL_RCC_OscConfig+0x248>)
 8007bb0:	2201      	movs	r2, #1
 8007bb2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007bb4:	f7fb ffd0 	bl	8003b58 <HAL_GetTick>
 8007bb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007bba:	e008      	b.n	8007bce <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007bbc:	f7fb ffcc 	bl	8003b58 <HAL_GetTick>
 8007bc0:	4602      	mov	r2, r0
 8007bc2:	693b      	ldr	r3, [r7, #16]
 8007bc4:	1ad3      	subs	r3, r2, r3
 8007bc6:	2b02      	cmp	r3, #2
 8007bc8:	d901      	bls.n	8007bce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007bca:	2303      	movs	r3, #3
 8007bcc:	e167      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007bce:	4b0b      	ldr	r3, [pc, #44]	; (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007bd0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007bd2:	f003 0302 	and.w	r3, r3, #2
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d0f0      	beq.n	8007bbc <HAL_RCC_OscConfig+0x200>
 8007bda:	e01b      	b.n	8007c14 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007bdc:	4b09      	ldr	r3, [pc, #36]	; (8007c04 <HAL_RCC_OscConfig+0x248>)
 8007bde:	2200      	movs	r2, #0
 8007be0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007be2:	f7fb ffb9 	bl	8003b58 <HAL_GetTick>
 8007be6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007be8:	e00e      	b.n	8007c08 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007bea:	f7fb ffb5 	bl	8003b58 <HAL_GetTick>
 8007bee:	4602      	mov	r2, r0
 8007bf0:	693b      	ldr	r3, [r7, #16]
 8007bf2:	1ad3      	subs	r3, r2, r3
 8007bf4:	2b02      	cmp	r3, #2
 8007bf6:	d907      	bls.n	8007c08 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007bf8:	2303      	movs	r3, #3
 8007bfa:	e150      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
 8007bfc:	40023800 	.word	0x40023800
 8007c00:	42470000 	.word	0x42470000
 8007c04:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007c08:	4b88      	ldr	r3, [pc, #544]	; (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007c0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c0c:	f003 0302 	and.w	r3, r3, #2
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d1ea      	bne.n	8007bea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	f003 0304 	and.w	r3, r3, #4
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	f000 8097 	beq.w	8007d50 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007c22:	2300      	movs	r3, #0
 8007c24:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007c26:	4b81      	ldr	r3, [pc, #516]	; (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d10f      	bne.n	8007c52 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007c32:	2300      	movs	r3, #0
 8007c34:	60bb      	str	r3, [r7, #8]
 8007c36:	4b7d      	ldr	r3, [pc, #500]	; (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c3a:	4a7c      	ldr	r2, [pc, #496]	; (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007c3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c40:	6413      	str	r3, [r2, #64]	; 0x40
 8007c42:	4b7a      	ldr	r3, [pc, #488]	; (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c4a:	60bb      	str	r3, [r7, #8]
 8007c4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007c4e:	2301      	movs	r3, #1
 8007c50:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007c52:	4b77      	ldr	r3, [pc, #476]	; (8007e30 <HAL_RCC_OscConfig+0x474>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d118      	bne.n	8007c90 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007c5e:	4b74      	ldr	r3, [pc, #464]	; (8007e30 <HAL_RCC_OscConfig+0x474>)
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	4a73      	ldr	r2, [pc, #460]	; (8007e30 <HAL_RCC_OscConfig+0x474>)
 8007c64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007c68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007c6a:	f7fb ff75 	bl	8003b58 <HAL_GetTick>
 8007c6e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007c70:	e008      	b.n	8007c84 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007c72:	f7fb ff71 	bl	8003b58 <HAL_GetTick>
 8007c76:	4602      	mov	r2, r0
 8007c78:	693b      	ldr	r3, [r7, #16]
 8007c7a:	1ad3      	subs	r3, r2, r3
 8007c7c:	2b02      	cmp	r3, #2
 8007c7e:	d901      	bls.n	8007c84 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007c80:	2303      	movs	r3, #3
 8007c82:	e10c      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007c84:	4b6a      	ldr	r3, [pc, #424]	; (8007e30 <HAL_RCC_OscConfig+0x474>)
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d0f0      	beq.n	8007c72 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	689b      	ldr	r3, [r3, #8]
 8007c94:	2b01      	cmp	r3, #1
 8007c96:	d106      	bne.n	8007ca6 <HAL_RCC_OscConfig+0x2ea>
 8007c98:	4b64      	ldr	r3, [pc, #400]	; (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007c9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c9c:	4a63      	ldr	r2, [pc, #396]	; (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007c9e:	f043 0301 	orr.w	r3, r3, #1
 8007ca2:	6713      	str	r3, [r2, #112]	; 0x70
 8007ca4:	e01c      	b.n	8007ce0 <HAL_RCC_OscConfig+0x324>
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	689b      	ldr	r3, [r3, #8]
 8007caa:	2b05      	cmp	r3, #5
 8007cac:	d10c      	bne.n	8007cc8 <HAL_RCC_OscConfig+0x30c>
 8007cae:	4b5f      	ldr	r3, [pc, #380]	; (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007cb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cb2:	4a5e      	ldr	r2, [pc, #376]	; (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007cb4:	f043 0304 	orr.w	r3, r3, #4
 8007cb8:	6713      	str	r3, [r2, #112]	; 0x70
 8007cba:	4b5c      	ldr	r3, [pc, #368]	; (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007cbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cbe:	4a5b      	ldr	r2, [pc, #364]	; (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007cc0:	f043 0301 	orr.w	r3, r3, #1
 8007cc4:	6713      	str	r3, [r2, #112]	; 0x70
 8007cc6:	e00b      	b.n	8007ce0 <HAL_RCC_OscConfig+0x324>
 8007cc8:	4b58      	ldr	r3, [pc, #352]	; (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007cca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ccc:	4a57      	ldr	r2, [pc, #348]	; (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007cce:	f023 0301 	bic.w	r3, r3, #1
 8007cd2:	6713      	str	r3, [r2, #112]	; 0x70
 8007cd4:	4b55      	ldr	r3, [pc, #340]	; (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007cd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cd8:	4a54      	ldr	r2, [pc, #336]	; (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007cda:	f023 0304 	bic.w	r3, r3, #4
 8007cde:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	689b      	ldr	r3, [r3, #8]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d015      	beq.n	8007d14 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ce8:	f7fb ff36 	bl	8003b58 <HAL_GetTick>
 8007cec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007cee:	e00a      	b.n	8007d06 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007cf0:	f7fb ff32 	bl	8003b58 <HAL_GetTick>
 8007cf4:	4602      	mov	r2, r0
 8007cf6:	693b      	ldr	r3, [r7, #16]
 8007cf8:	1ad3      	subs	r3, r2, r3
 8007cfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	d901      	bls.n	8007d06 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007d02:	2303      	movs	r3, #3
 8007d04:	e0cb      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d06:	4b49      	ldr	r3, [pc, #292]	; (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007d08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d0a:	f003 0302 	and.w	r3, r3, #2
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d0ee      	beq.n	8007cf0 <HAL_RCC_OscConfig+0x334>
 8007d12:	e014      	b.n	8007d3e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007d14:	f7fb ff20 	bl	8003b58 <HAL_GetTick>
 8007d18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007d1a:	e00a      	b.n	8007d32 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007d1c:	f7fb ff1c 	bl	8003b58 <HAL_GetTick>
 8007d20:	4602      	mov	r2, r0
 8007d22:	693b      	ldr	r3, [r7, #16]
 8007d24:	1ad3      	subs	r3, r2, r3
 8007d26:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d2a:	4293      	cmp	r3, r2
 8007d2c:	d901      	bls.n	8007d32 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007d2e:	2303      	movs	r3, #3
 8007d30:	e0b5      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007d32:	4b3e      	ldr	r3, [pc, #248]	; (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007d34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d36:	f003 0302 	and.w	r3, r3, #2
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d1ee      	bne.n	8007d1c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007d3e:	7dfb      	ldrb	r3, [r7, #23]
 8007d40:	2b01      	cmp	r3, #1
 8007d42:	d105      	bne.n	8007d50 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007d44:	4b39      	ldr	r3, [pc, #228]	; (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d48:	4a38      	ldr	r2, [pc, #224]	; (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007d4a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007d4e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	699b      	ldr	r3, [r3, #24]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	f000 80a1 	beq.w	8007e9c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007d5a:	4b34      	ldr	r3, [pc, #208]	; (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007d5c:	689b      	ldr	r3, [r3, #8]
 8007d5e:	f003 030c 	and.w	r3, r3, #12
 8007d62:	2b08      	cmp	r3, #8
 8007d64:	d05c      	beq.n	8007e20 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	699b      	ldr	r3, [r3, #24]
 8007d6a:	2b02      	cmp	r3, #2
 8007d6c:	d141      	bne.n	8007df2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007d6e:	4b31      	ldr	r3, [pc, #196]	; (8007e34 <HAL_RCC_OscConfig+0x478>)
 8007d70:	2200      	movs	r2, #0
 8007d72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d74:	f7fb fef0 	bl	8003b58 <HAL_GetTick>
 8007d78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007d7a:	e008      	b.n	8007d8e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007d7c:	f7fb feec 	bl	8003b58 <HAL_GetTick>
 8007d80:	4602      	mov	r2, r0
 8007d82:	693b      	ldr	r3, [r7, #16]
 8007d84:	1ad3      	subs	r3, r2, r3
 8007d86:	2b02      	cmp	r3, #2
 8007d88:	d901      	bls.n	8007d8e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007d8a:	2303      	movs	r3, #3
 8007d8c:	e087      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007d8e:	4b27      	ldr	r3, [pc, #156]	; (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d1f0      	bne.n	8007d7c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	69da      	ldr	r2, [r3, #28]
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6a1b      	ldr	r3, [r3, #32]
 8007da2:	431a      	orrs	r2, r3
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007da8:	019b      	lsls	r3, r3, #6
 8007daa:	431a      	orrs	r2, r3
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007db0:	085b      	lsrs	r3, r3, #1
 8007db2:	3b01      	subs	r3, #1
 8007db4:	041b      	lsls	r3, r3, #16
 8007db6:	431a      	orrs	r2, r3
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dbc:	061b      	lsls	r3, r3, #24
 8007dbe:	491b      	ldr	r1, [pc, #108]	; (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007dc0:	4313      	orrs	r3, r2
 8007dc2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007dc4:	4b1b      	ldr	r3, [pc, #108]	; (8007e34 <HAL_RCC_OscConfig+0x478>)
 8007dc6:	2201      	movs	r2, #1
 8007dc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007dca:	f7fb fec5 	bl	8003b58 <HAL_GetTick>
 8007dce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007dd0:	e008      	b.n	8007de4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007dd2:	f7fb fec1 	bl	8003b58 <HAL_GetTick>
 8007dd6:	4602      	mov	r2, r0
 8007dd8:	693b      	ldr	r3, [r7, #16]
 8007dda:	1ad3      	subs	r3, r2, r3
 8007ddc:	2b02      	cmp	r3, #2
 8007dde:	d901      	bls.n	8007de4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007de0:	2303      	movs	r3, #3
 8007de2:	e05c      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007de4:	4b11      	ldr	r3, [pc, #68]	; (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d0f0      	beq.n	8007dd2 <HAL_RCC_OscConfig+0x416>
 8007df0:	e054      	b.n	8007e9c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007df2:	4b10      	ldr	r3, [pc, #64]	; (8007e34 <HAL_RCC_OscConfig+0x478>)
 8007df4:	2200      	movs	r2, #0
 8007df6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007df8:	f7fb feae 	bl	8003b58 <HAL_GetTick>
 8007dfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007dfe:	e008      	b.n	8007e12 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007e00:	f7fb feaa 	bl	8003b58 <HAL_GetTick>
 8007e04:	4602      	mov	r2, r0
 8007e06:	693b      	ldr	r3, [r7, #16]
 8007e08:	1ad3      	subs	r3, r2, r3
 8007e0a:	2b02      	cmp	r3, #2
 8007e0c:	d901      	bls.n	8007e12 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007e0e:	2303      	movs	r3, #3
 8007e10:	e045      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e12:	4b06      	ldr	r3, [pc, #24]	; (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d1f0      	bne.n	8007e00 <HAL_RCC_OscConfig+0x444>
 8007e1e:	e03d      	b.n	8007e9c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	699b      	ldr	r3, [r3, #24]
 8007e24:	2b01      	cmp	r3, #1
 8007e26:	d107      	bne.n	8007e38 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007e28:	2301      	movs	r3, #1
 8007e2a:	e038      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
 8007e2c:	40023800 	.word	0x40023800
 8007e30:	40007000 	.word	0x40007000
 8007e34:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007e38:	4b1b      	ldr	r3, [pc, #108]	; (8007ea8 <HAL_RCC_OscConfig+0x4ec>)
 8007e3a:	685b      	ldr	r3, [r3, #4]
 8007e3c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	699b      	ldr	r3, [r3, #24]
 8007e42:	2b01      	cmp	r3, #1
 8007e44:	d028      	beq.n	8007e98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007e50:	429a      	cmp	r2, r3
 8007e52:	d121      	bne.n	8007e98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007e5e:	429a      	cmp	r2, r3
 8007e60:	d11a      	bne.n	8007e98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007e62:	68fa      	ldr	r2, [r7, #12]
 8007e64:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007e68:	4013      	ands	r3, r2
 8007e6a:	687a      	ldr	r2, [r7, #4]
 8007e6c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007e6e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d111      	bne.n	8007e98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e7e:	085b      	lsrs	r3, r3, #1
 8007e80:	3b01      	subs	r3, #1
 8007e82:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007e84:	429a      	cmp	r2, r3
 8007e86:	d107      	bne.n	8007e98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e92:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007e94:	429a      	cmp	r2, r3
 8007e96:	d001      	beq.n	8007e9c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007e98:	2301      	movs	r3, #1
 8007e9a:	e000      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007e9c:	2300      	movs	r3, #0
}
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	3718      	adds	r7, #24
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	bd80      	pop	{r7, pc}
 8007ea6:	bf00      	nop
 8007ea8:	40023800 	.word	0x40023800

08007eac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b084      	sub	sp, #16
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
 8007eb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d101      	bne.n	8007ec0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007ebc:	2301      	movs	r3, #1
 8007ebe:	e0cc      	b.n	800805a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007ec0:	4b68      	ldr	r3, [pc, #416]	; (8008064 <HAL_RCC_ClockConfig+0x1b8>)
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f003 0307 	and.w	r3, r3, #7
 8007ec8:	683a      	ldr	r2, [r7, #0]
 8007eca:	429a      	cmp	r2, r3
 8007ecc:	d90c      	bls.n	8007ee8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ece:	4b65      	ldr	r3, [pc, #404]	; (8008064 <HAL_RCC_ClockConfig+0x1b8>)
 8007ed0:	683a      	ldr	r2, [r7, #0]
 8007ed2:	b2d2      	uxtb	r2, r2
 8007ed4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ed6:	4b63      	ldr	r3, [pc, #396]	; (8008064 <HAL_RCC_ClockConfig+0x1b8>)
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	f003 0307 	and.w	r3, r3, #7
 8007ede:	683a      	ldr	r2, [r7, #0]
 8007ee0:	429a      	cmp	r2, r3
 8007ee2:	d001      	beq.n	8007ee8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	e0b8      	b.n	800805a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f003 0302 	and.w	r3, r3, #2
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d020      	beq.n	8007f36 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f003 0304 	and.w	r3, r3, #4
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d005      	beq.n	8007f0c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007f00:	4b59      	ldr	r3, [pc, #356]	; (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 8007f02:	689b      	ldr	r3, [r3, #8]
 8007f04:	4a58      	ldr	r2, [pc, #352]	; (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 8007f06:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007f0a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f003 0308 	and.w	r3, r3, #8
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d005      	beq.n	8007f24 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007f18:	4b53      	ldr	r3, [pc, #332]	; (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 8007f1a:	689b      	ldr	r3, [r3, #8]
 8007f1c:	4a52      	ldr	r2, [pc, #328]	; (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 8007f1e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007f22:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007f24:	4b50      	ldr	r3, [pc, #320]	; (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 8007f26:	689b      	ldr	r3, [r3, #8]
 8007f28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	689b      	ldr	r3, [r3, #8]
 8007f30:	494d      	ldr	r1, [pc, #308]	; (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 8007f32:	4313      	orrs	r3, r2
 8007f34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f003 0301 	and.w	r3, r3, #1
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d044      	beq.n	8007fcc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	685b      	ldr	r3, [r3, #4]
 8007f46:	2b01      	cmp	r3, #1
 8007f48:	d107      	bne.n	8007f5a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007f4a:	4b47      	ldr	r3, [pc, #284]	; (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d119      	bne.n	8007f8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007f56:	2301      	movs	r3, #1
 8007f58:	e07f      	b.n	800805a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	685b      	ldr	r3, [r3, #4]
 8007f5e:	2b02      	cmp	r3, #2
 8007f60:	d003      	beq.n	8007f6a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007f66:	2b03      	cmp	r3, #3
 8007f68:	d107      	bne.n	8007f7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007f6a:	4b3f      	ldr	r3, [pc, #252]	; (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d109      	bne.n	8007f8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007f76:	2301      	movs	r3, #1
 8007f78:	e06f      	b.n	800805a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f7a:	4b3b      	ldr	r3, [pc, #236]	; (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	f003 0302 	and.w	r3, r3, #2
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d101      	bne.n	8007f8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007f86:	2301      	movs	r3, #1
 8007f88:	e067      	b.n	800805a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007f8a:	4b37      	ldr	r3, [pc, #220]	; (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 8007f8c:	689b      	ldr	r3, [r3, #8]
 8007f8e:	f023 0203 	bic.w	r2, r3, #3
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	685b      	ldr	r3, [r3, #4]
 8007f96:	4934      	ldr	r1, [pc, #208]	; (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 8007f98:	4313      	orrs	r3, r2
 8007f9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007f9c:	f7fb fddc 	bl	8003b58 <HAL_GetTick>
 8007fa0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007fa2:	e00a      	b.n	8007fba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007fa4:	f7fb fdd8 	bl	8003b58 <HAL_GetTick>
 8007fa8:	4602      	mov	r2, r0
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	1ad3      	subs	r3, r2, r3
 8007fae:	f241 3288 	movw	r2, #5000	; 0x1388
 8007fb2:	4293      	cmp	r3, r2
 8007fb4:	d901      	bls.n	8007fba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007fb6:	2303      	movs	r3, #3
 8007fb8:	e04f      	b.n	800805a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007fba:	4b2b      	ldr	r3, [pc, #172]	; (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 8007fbc:	689b      	ldr	r3, [r3, #8]
 8007fbe:	f003 020c 	and.w	r2, r3, #12
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	685b      	ldr	r3, [r3, #4]
 8007fc6:	009b      	lsls	r3, r3, #2
 8007fc8:	429a      	cmp	r2, r3
 8007fca:	d1eb      	bne.n	8007fa4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007fcc:	4b25      	ldr	r3, [pc, #148]	; (8008064 <HAL_RCC_ClockConfig+0x1b8>)
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f003 0307 	and.w	r3, r3, #7
 8007fd4:	683a      	ldr	r2, [r7, #0]
 8007fd6:	429a      	cmp	r2, r3
 8007fd8:	d20c      	bcs.n	8007ff4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007fda:	4b22      	ldr	r3, [pc, #136]	; (8008064 <HAL_RCC_ClockConfig+0x1b8>)
 8007fdc:	683a      	ldr	r2, [r7, #0]
 8007fde:	b2d2      	uxtb	r2, r2
 8007fe0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007fe2:	4b20      	ldr	r3, [pc, #128]	; (8008064 <HAL_RCC_ClockConfig+0x1b8>)
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	f003 0307 	and.w	r3, r3, #7
 8007fea:	683a      	ldr	r2, [r7, #0]
 8007fec:	429a      	cmp	r2, r3
 8007fee:	d001      	beq.n	8007ff4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	e032      	b.n	800805a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f003 0304 	and.w	r3, r3, #4
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d008      	beq.n	8008012 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008000:	4b19      	ldr	r3, [pc, #100]	; (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 8008002:	689b      	ldr	r3, [r3, #8]
 8008004:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	68db      	ldr	r3, [r3, #12]
 800800c:	4916      	ldr	r1, [pc, #88]	; (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 800800e:	4313      	orrs	r3, r2
 8008010:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f003 0308 	and.w	r3, r3, #8
 800801a:	2b00      	cmp	r3, #0
 800801c:	d009      	beq.n	8008032 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800801e:	4b12      	ldr	r3, [pc, #72]	; (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 8008020:	689b      	ldr	r3, [r3, #8]
 8008022:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	691b      	ldr	r3, [r3, #16]
 800802a:	00db      	lsls	r3, r3, #3
 800802c:	490e      	ldr	r1, [pc, #56]	; (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 800802e:	4313      	orrs	r3, r2
 8008030:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008032:	f000 f821 	bl	8008078 <HAL_RCC_GetSysClockFreq>
 8008036:	4602      	mov	r2, r0
 8008038:	4b0b      	ldr	r3, [pc, #44]	; (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 800803a:	689b      	ldr	r3, [r3, #8]
 800803c:	091b      	lsrs	r3, r3, #4
 800803e:	f003 030f 	and.w	r3, r3, #15
 8008042:	490a      	ldr	r1, [pc, #40]	; (800806c <HAL_RCC_ClockConfig+0x1c0>)
 8008044:	5ccb      	ldrb	r3, [r1, r3]
 8008046:	fa22 f303 	lsr.w	r3, r2, r3
 800804a:	4a09      	ldr	r2, [pc, #36]	; (8008070 <HAL_RCC_ClockConfig+0x1c4>)
 800804c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800804e:	4b09      	ldr	r3, [pc, #36]	; (8008074 <HAL_RCC_ClockConfig+0x1c8>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	4618      	mov	r0, r3
 8008054:	f7fb fd3c 	bl	8003ad0 <HAL_InitTick>

  return HAL_OK;
 8008058:	2300      	movs	r3, #0
}
 800805a:	4618      	mov	r0, r3
 800805c:	3710      	adds	r7, #16
 800805e:	46bd      	mov	sp, r7
 8008060:	bd80      	pop	{r7, pc}
 8008062:	bf00      	nop
 8008064:	40023c00 	.word	0x40023c00
 8008068:	40023800 	.word	0x40023800
 800806c:	0800fea8 	.word	0x0800fea8
 8008070:	20000190 	.word	0x20000190
 8008074:	20000194 	.word	0x20000194

08008078 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008078:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800807c:	b090      	sub	sp, #64	; 0x40
 800807e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008080:	2300      	movs	r3, #0
 8008082:	637b      	str	r3, [r7, #52]	; 0x34
 8008084:	2300      	movs	r3, #0
 8008086:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008088:	2300      	movs	r3, #0
 800808a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800808c:	2300      	movs	r3, #0
 800808e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008090:	4b59      	ldr	r3, [pc, #356]	; (80081f8 <HAL_RCC_GetSysClockFreq+0x180>)
 8008092:	689b      	ldr	r3, [r3, #8]
 8008094:	f003 030c 	and.w	r3, r3, #12
 8008098:	2b08      	cmp	r3, #8
 800809a:	d00d      	beq.n	80080b8 <HAL_RCC_GetSysClockFreq+0x40>
 800809c:	2b08      	cmp	r3, #8
 800809e:	f200 80a1 	bhi.w	80081e4 <HAL_RCC_GetSysClockFreq+0x16c>
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d002      	beq.n	80080ac <HAL_RCC_GetSysClockFreq+0x34>
 80080a6:	2b04      	cmp	r3, #4
 80080a8:	d003      	beq.n	80080b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80080aa:	e09b      	b.n	80081e4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80080ac:	4b53      	ldr	r3, [pc, #332]	; (80081fc <HAL_RCC_GetSysClockFreq+0x184>)
 80080ae:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80080b0:	e09b      	b.n	80081ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80080b2:	4b53      	ldr	r3, [pc, #332]	; (8008200 <HAL_RCC_GetSysClockFreq+0x188>)
 80080b4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80080b6:	e098      	b.n	80081ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80080b8:	4b4f      	ldr	r3, [pc, #316]	; (80081f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80080c0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80080c2:	4b4d      	ldr	r3, [pc, #308]	; (80081f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80080c4:	685b      	ldr	r3, [r3, #4]
 80080c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d028      	beq.n	8008120 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80080ce:	4b4a      	ldr	r3, [pc, #296]	; (80081f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	099b      	lsrs	r3, r3, #6
 80080d4:	2200      	movs	r2, #0
 80080d6:	623b      	str	r3, [r7, #32]
 80080d8:	627a      	str	r2, [r7, #36]	; 0x24
 80080da:	6a3b      	ldr	r3, [r7, #32]
 80080dc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80080e0:	2100      	movs	r1, #0
 80080e2:	4b47      	ldr	r3, [pc, #284]	; (8008200 <HAL_RCC_GetSysClockFreq+0x188>)
 80080e4:	fb03 f201 	mul.w	r2, r3, r1
 80080e8:	2300      	movs	r3, #0
 80080ea:	fb00 f303 	mul.w	r3, r0, r3
 80080ee:	4413      	add	r3, r2
 80080f0:	4a43      	ldr	r2, [pc, #268]	; (8008200 <HAL_RCC_GetSysClockFreq+0x188>)
 80080f2:	fba0 1202 	umull	r1, r2, r0, r2
 80080f6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80080f8:	460a      	mov	r2, r1
 80080fa:	62ba      	str	r2, [r7, #40]	; 0x28
 80080fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80080fe:	4413      	add	r3, r2
 8008100:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008102:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008104:	2200      	movs	r2, #0
 8008106:	61bb      	str	r3, [r7, #24]
 8008108:	61fa      	str	r2, [r7, #28]
 800810a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800810e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8008112:	f7f8 fdb9 	bl	8000c88 <__aeabi_uldivmod>
 8008116:	4602      	mov	r2, r0
 8008118:	460b      	mov	r3, r1
 800811a:	4613      	mov	r3, r2
 800811c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800811e:	e053      	b.n	80081c8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008120:	4b35      	ldr	r3, [pc, #212]	; (80081f8 <HAL_RCC_GetSysClockFreq+0x180>)
 8008122:	685b      	ldr	r3, [r3, #4]
 8008124:	099b      	lsrs	r3, r3, #6
 8008126:	2200      	movs	r2, #0
 8008128:	613b      	str	r3, [r7, #16]
 800812a:	617a      	str	r2, [r7, #20]
 800812c:	693b      	ldr	r3, [r7, #16]
 800812e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8008132:	f04f 0b00 	mov.w	fp, #0
 8008136:	4652      	mov	r2, sl
 8008138:	465b      	mov	r3, fp
 800813a:	f04f 0000 	mov.w	r0, #0
 800813e:	f04f 0100 	mov.w	r1, #0
 8008142:	0159      	lsls	r1, r3, #5
 8008144:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008148:	0150      	lsls	r0, r2, #5
 800814a:	4602      	mov	r2, r0
 800814c:	460b      	mov	r3, r1
 800814e:	ebb2 080a 	subs.w	r8, r2, sl
 8008152:	eb63 090b 	sbc.w	r9, r3, fp
 8008156:	f04f 0200 	mov.w	r2, #0
 800815a:	f04f 0300 	mov.w	r3, #0
 800815e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8008162:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8008166:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800816a:	ebb2 0408 	subs.w	r4, r2, r8
 800816e:	eb63 0509 	sbc.w	r5, r3, r9
 8008172:	f04f 0200 	mov.w	r2, #0
 8008176:	f04f 0300 	mov.w	r3, #0
 800817a:	00eb      	lsls	r3, r5, #3
 800817c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008180:	00e2      	lsls	r2, r4, #3
 8008182:	4614      	mov	r4, r2
 8008184:	461d      	mov	r5, r3
 8008186:	eb14 030a 	adds.w	r3, r4, sl
 800818a:	603b      	str	r3, [r7, #0]
 800818c:	eb45 030b 	adc.w	r3, r5, fp
 8008190:	607b      	str	r3, [r7, #4]
 8008192:	f04f 0200 	mov.w	r2, #0
 8008196:	f04f 0300 	mov.w	r3, #0
 800819a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800819e:	4629      	mov	r1, r5
 80081a0:	028b      	lsls	r3, r1, #10
 80081a2:	4621      	mov	r1, r4
 80081a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80081a8:	4621      	mov	r1, r4
 80081aa:	028a      	lsls	r2, r1, #10
 80081ac:	4610      	mov	r0, r2
 80081ae:	4619      	mov	r1, r3
 80081b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081b2:	2200      	movs	r2, #0
 80081b4:	60bb      	str	r3, [r7, #8]
 80081b6:	60fa      	str	r2, [r7, #12]
 80081b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80081bc:	f7f8 fd64 	bl	8000c88 <__aeabi_uldivmod>
 80081c0:	4602      	mov	r2, r0
 80081c2:	460b      	mov	r3, r1
 80081c4:	4613      	mov	r3, r2
 80081c6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80081c8:	4b0b      	ldr	r3, [pc, #44]	; (80081f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80081ca:	685b      	ldr	r3, [r3, #4]
 80081cc:	0c1b      	lsrs	r3, r3, #16
 80081ce:	f003 0303 	and.w	r3, r3, #3
 80081d2:	3301      	adds	r3, #1
 80081d4:	005b      	lsls	r3, r3, #1
 80081d6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80081d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80081da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80081e0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80081e2:	e002      	b.n	80081ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80081e4:	4b05      	ldr	r3, [pc, #20]	; (80081fc <HAL_RCC_GetSysClockFreq+0x184>)
 80081e6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80081e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80081ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80081ec:	4618      	mov	r0, r3
 80081ee:	3740      	adds	r7, #64	; 0x40
 80081f0:	46bd      	mov	sp, r7
 80081f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80081f6:	bf00      	nop
 80081f8:	40023800 	.word	0x40023800
 80081fc:	00f42400 	.word	0x00f42400
 8008200:	017d7840 	.word	0x017d7840

08008204 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008204:	b480      	push	{r7}
 8008206:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008208:	4b03      	ldr	r3, [pc, #12]	; (8008218 <HAL_RCC_GetHCLKFreq+0x14>)
 800820a:	681b      	ldr	r3, [r3, #0]
}
 800820c:	4618      	mov	r0, r3
 800820e:	46bd      	mov	sp, r7
 8008210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008214:	4770      	bx	lr
 8008216:	bf00      	nop
 8008218:	20000190 	.word	0x20000190

0800821c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800821c:	b580      	push	{r7, lr}
 800821e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008220:	f7ff fff0 	bl	8008204 <HAL_RCC_GetHCLKFreq>
 8008224:	4602      	mov	r2, r0
 8008226:	4b05      	ldr	r3, [pc, #20]	; (800823c <HAL_RCC_GetPCLK1Freq+0x20>)
 8008228:	689b      	ldr	r3, [r3, #8]
 800822a:	0a9b      	lsrs	r3, r3, #10
 800822c:	f003 0307 	and.w	r3, r3, #7
 8008230:	4903      	ldr	r1, [pc, #12]	; (8008240 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008232:	5ccb      	ldrb	r3, [r1, r3]
 8008234:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008238:	4618      	mov	r0, r3
 800823a:	bd80      	pop	{r7, pc}
 800823c:	40023800 	.word	0x40023800
 8008240:	0800feb8 	.word	0x0800feb8

08008244 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008244:	b580      	push	{r7, lr}
 8008246:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008248:	f7ff ffdc 	bl	8008204 <HAL_RCC_GetHCLKFreq>
 800824c:	4602      	mov	r2, r0
 800824e:	4b05      	ldr	r3, [pc, #20]	; (8008264 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008250:	689b      	ldr	r3, [r3, #8]
 8008252:	0b5b      	lsrs	r3, r3, #13
 8008254:	f003 0307 	and.w	r3, r3, #7
 8008258:	4903      	ldr	r1, [pc, #12]	; (8008268 <HAL_RCC_GetPCLK2Freq+0x24>)
 800825a:	5ccb      	ldrb	r3, [r1, r3]
 800825c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008260:	4618      	mov	r0, r3
 8008262:	bd80      	pop	{r7, pc}
 8008264:	40023800 	.word	0x40023800
 8008268:	0800feb8 	.word	0x0800feb8

0800826c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b082      	sub	sp, #8
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d101      	bne.n	800827e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800827a:	2301      	movs	r3, #1
 800827c:	e07b      	b.n	8008376 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008282:	2b00      	cmp	r3, #0
 8008284:	d108      	bne.n	8008298 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	685b      	ldr	r3, [r3, #4]
 800828a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800828e:	d009      	beq.n	80082a4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2200      	movs	r2, #0
 8008294:	61da      	str	r2, [r3, #28]
 8008296:	e005      	b.n	80082a4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2200      	movs	r2, #0
 800829c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2200      	movs	r2, #0
 80082a2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2200      	movs	r2, #0
 80082a8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80082b0:	b2db      	uxtb	r3, r3
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d106      	bne.n	80082c4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2200      	movs	r2, #0
 80082ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f7fa fbf4 	bl	8002aac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2202      	movs	r2, #2
 80082c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	681a      	ldr	r2, [r3, #0]
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80082da:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	685b      	ldr	r3, [r3, #4]
 80082e0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	689b      	ldr	r3, [r3, #8]
 80082e8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80082ec:	431a      	orrs	r2, r3
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	68db      	ldr	r3, [r3, #12]
 80082f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80082f6:	431a      	orrs	r2, r3
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	691b      	ldr	r3, [r3, #16]
 80082fc:	f003 0302 	and.w	r3, r3, #2
 8008300:	431a      	orrs	r2, r3
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	695b      	ldr	r3, [r3, #20]
 8008306:	f003 0301 	and.w	r3, r3, #1
 800830a:	431a      	orrs	r2, r3
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	699b      	ldr	r3, [r3, #24]
 8008310:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008314:	431a      	orrs	r2, r3
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	69db      	ldr	r3, [r3, #28]
 800831a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800831e:	431a      	orrs	r2, r3
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	6a1b      	ldr	r3, [r3, #32]
 8008324:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008328:	ea42 0103 	orr.w	r1, r2, r3
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008330:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	430a      	orrs	r2, r1
 800833a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	699b      	ldr	r3, [r3, #24]
 8008340:	0c1b      	lsrs	r3, r3, #16
 8008342:	f003 0104 	and.w	r1, r3, #4
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800834a:	f003 0210 	and.w	r2, r3, #16
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	430a      	orrs	r2, r1
 8008354:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	69da      	ldr	r2, [r3, #28]
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008364:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2200      	movs	r2, #0
 800836a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2201      	movs	r2, #1
 8008370:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008374:	2300      	movs	r3, #0
}
 8008376:	4618      	mov	r0, r3
 8008378:	3708      	adds	r7, #8
 800837a:	46bd      	mov	sp, r7
 800837c:	bd80      	pop	{r7, pc}

0800837e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800837e:	b580      	push	{r7, lr}
 8008380:	b082      	sub	sp, #8
 8008382:	af00      	add	r7, sp, #0
 8008384:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d101      	bne.n	8008390 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800838c:	2301      	movs	r3, #1
 800838e:	e041      	b.n	8008414 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008396:	b2db      	uxtb	r3, r3
 8008398:	2b00      	cmp	r3, #0
 800839a:	d106      	bne.n	80083aa <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2200      	movs	r2, #0
 80083a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80083a4:	6878      	ldr	r0, [r7, #4]
 80083a6:	f7fb f83d 	bl	8003424 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2202      	movs	r2, #2
 80083ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681a      	ldr	r2, [r3, #0]
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	3304      	adds	r3, #4
 80083ba:	4619      	mov	r1, r3
 80083bc:	4610      	mov	r0, r2
 80083be:	f000 ffc1 	bl	8009344 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	2201      	movs	r2, #1
 80083c6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	2201      	movs	r2, #1
 80083ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2201      	movs	r2, #1
 80083d6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	2201      	movs	r2, #1
 80083de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	2201      	movs	r2, #1
 80083e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	2201      	movs	r2, #1
 80083ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	2201      	movs	r2, #1
 80083f6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2201      	movs	r2, #1
 80083fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2201      	movs	r2, #1
 8008406:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	2201      	movs	r2, #1
 800840e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008412:	2300      	movs	r3, #0
}
 8008414:	4618      	mov	r0, r3
 8008416:	3708      	adds	r7, #8
 8008418:	46bd      	mov	sp, r7
 800841a:	bd80      	pop	{r7, pc}

0800841c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800841c:	b480      	push	{r7}
 800841e:	b085      	sub	sp, #20
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800842a:	b2db      	uxtb	r3, r3
 800842c:	2b01      	cmp	r3, #1
 800842e:	d001      	beq.n	8008434 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008430:	2301      	movs	r3, #1
 8008432:	e04e      	b.n	80084d2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2202      	movs	r2, #2
 8008438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	68da      	ldr	r2, [r3, #12]
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	f042 0201 	orr.w	r2, r2, #1
 800844a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	4a23      	ldr	r2, [pc, #140]	; (80084e0 <HAL_TIM_Base_Start_IT+0xc4>)
 8008452:	4293      	cmp	r3, r2
 8008454:	d022      	beq.n	800849c <HAL_TIM_Base_Start_IT+0x80>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800845e:	d01d      	beq.n	800849c <HAL_TIM_Base_Start_IT+0x80>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	4a1f      	ldr	r2, [pc, #124]	; (80084e4 <HAL_TIM_Base_Start_IT+0xc8>)
 8008466:	4293      	cmp	r3, r2
 8008468:	d018      	beq.n	800849c <HAL_TIM_Base_Start_IT+0x80>
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	4a1e      	ldr	r2, [pc, #120]	; (80084e8 <HAL_TIM_Base_Start_IT+0xcc>)
 8008470:	4293      	cmp	r3, r2
 8008472:	d013      	beq.n	800849c <HAL_TIM_Base_Start_IT+0x80>
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	4a1c      	ldr	r2, [pc, #112]	; (80084ec <HAL_TIM_Base_Start_IT+0xd0>)
 800847a:	4293      	cmp	r3, r2
 800847c:	d00e      	beq.n	800849c <HAL_TIM_Base_Start_IT+0x80>
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	4a1b      	ldr	r2, [pc, #108]	; (80084f0 <HAL_TIM_Base_Start_IT+0xd4>)
 8008484:	4293      	cmp	r3, r2
 8008486:	d009      	beq.n	800849c <HAL_TIM_Base_Start_IT+0x80>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	4a19      	ldr	r2, [pc, #100]	; (80084f4 <HAL_TIM_Base_Start_IT+0xd8>)
 800848e:	4293      	cmp	r3, r2
 8008490:	d004      	beq.n	800849c <HAL_TIM_Base_Start_IT+0x80>
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4a18      	ldr	r2, [pc, #96]	; (80084f8 <HAL_TIM_Base_Start_IT+0xdc>)
 8008498:	4293      	cmp	r3, r2
 800849a:	d111      	bne.n	80084c0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	689b      	ldr	r3, [r3, #8]
 80084a2:	f003 0307 	and.w	r3, r3, #7
 80084a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	2b06      	cmp	r3, #6
 80084ac:	d010      	beq.n	80084d0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	681a      	ldr	r2, [r3, #0]
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f042 0201 	orr.w	r2, r2, #1
 80084bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80084be:	e007      	b.n	80084d0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	681a      	ldr	r2, [r3, #0]
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	f042 0201 	orr.w	r2, r2, #1
 80084ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80084d0:	2300      	movs	r3, #0
}
 80084d2:	4618      	mov	r0, r3
 80084d4:	3714      	adds	r7, #20
 80084d6:	46bd      	mov	sp, r7
 80084d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084dc:	4770      	bx	lr
 80084de:	bf00      	nop
 80084e0:	40010000 	.word	0x40010000
 80084e4:	40000400 	.word	0x40000400
 80084e8:	40000800 	.word	0x40000800
 80084ec:	40000c00 	.word	0x40000c00
 80084f0:	40010400 	.word	0x40010400
 80084f4:	40014000 	.word	0x40014000
 80084f8:	40001800 	.word	0x40001800

080084fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b082      	sub	sp, #8
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d101      	bne.n	800850e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800850a:	2301      	movs	r3, #1
 800850c:	e041      	b.n	8008592 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008514:	b2db      	uxtb	r3, r3
 8008516:	2b00      	cmp	r3, #0
 8008518:	d106      	bne.n	8008528 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	2200      	movs	r2, #0
 800851e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008522:	6878      	ldr	r0, [r7, #4]
 8008524:	f000 f839 	bl	800859a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2202      	movs	r2, #2
 800852c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681a      	ldr	r2, [r3, #0]
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	3304      	adds	r3, #4
 8008538:	4619      	mov	r1, r3
 800853a:	4610      	mov	r0, r2
 800853c:	f000 ff02 	bl	8009344 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2201      	movs	r2, #1
 8008544:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2201      	movs	r2, #1
 800854c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2201      	movs	r2, #1
 8008554:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2201      	movs	r2, #1
 800855c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2201      	movs	r2, #1
 8008564:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	2201      	movs	r2, #1
 800856c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	2201      	movs	r2, #1
 8008574:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2201      	movs	r2, #1
 800857c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	2201      	movs	r2, #1
 8008584:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2201      	movs	r2, #1
 800858c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008590:	2300      	movs	r3, #0
}
 8008592:	4618      	mov	r0, r3
 8008594:	3708      	adds	r7, #8
 8008596:	46bd      	mov	sp, r7
 8008598:	bd80      	pop	{r7, pc}

0800859a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800859a:	b480      	push	{r7}
 800859c:	b083      	sub	sp, #12
 800859e:	af00      	add	r7, sp, #0
 80085a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80085a2:	bf00      	nop
 80085a4:	370c      	adds	r7, #12
 80085a6:	46bd      	mov	sp, r7
 80085a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ac:	4770      	bx	lr
	...

080085b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b084      	sub	sp, #16
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	6078      	str	r0, [r7, #4]
 80085b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d109      	bne.n	80085d4 <HAL_TIM_PWM_Start+0x24>
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80085c6:	b2db      	uxtb	r3, r3
 80085c8:	2b01      	cmp	r3, #1
 80085ca:	bf14      	ite	ne
 80085cc:	2301      	movne	r3, #1
 80085ce:	2300      	moveq	r3, #0
 80085d0:	b2db      	uxtb	r3, r3
 80085d2:	e022      	b.n	800861a <HAL_TIM_PWM_Start+0x6a>
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	2b04      	cmp	r3, #4
 80085d8:	d109      	bne.n	80085ee <HAL_TIM_PWM_Start+0x3e>
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80085e0:	b2db      	uxtb	r3, r3
 80085e2:	2b01      	cmp	r3, #1
 80085e4:	bf14      	ite	ne
 80085e6:	2301      	movne	r3, #1
 80085e8:	2300      	moveq	r3, #0
 80085ea:	b2db      	uxtb	r3, r3
 80085ec:	e015      	b.n	800861a <HAL_TIM_PWM_Start+0x6a>
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	2b08      	cmp	r3, #8
 80085f2:	d109      	bne.n	8008608 <HAL_TIM_PWM_Start+0x58>
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80085fa:	b2db      	uxtb	r3, r3
 80085fc:	2b01      	cmp	r3, #1
 80085fe:	bf14      	ite	ne
 8008600:	2301      	movne	r3, #1
 8008602:	2300      	moveq	r3, #0
 8008604:	b2db      	uxtb	r3, r3
 8008606:	e008      	b.n	800861a <HAL_TIM_PWM_Start+0x6a>
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800860e:	b2db      	uxtb	r3, r3
 8008610:	2b01      	cmp	r3, #1
 8008612:	bf14      	ite	ne
 8008614:	2301      	movne	r3, #1
 8008616:	2300      	moveq	r3, #0
 8008618:	b2db      	uxtb	r3, r3
 800861a:	2b00      	cmp	r3, #0
 800861c:	d001      	beq.n	8008622 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800861e:	2301      	movs	r3, #1
 8008620:	e07c      	b.n	800871c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008622:	683b      	ldr	r3, [r7, #0]
 8008624:	2b00      	cmp	r3, #0
 8008626:	d104      	bne.n	8008632 <HAL_TIM_PWM_Start+0x82>
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2202      	movs	r2, #2
 800862c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008630:	e013      	b.n	800865a <HAL_TIM_PWM_Start+0xaa>
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	2b04      	cmp	r3, #4
 8008636:	d104      	bne.n	8008642 <HAL_TIM_PWM_Start+0x92>
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2202      	movs	r2, #2
 800863c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008640:	e00b      	b.n	800865a <HAL_TIM_PWM_Start+0xaa>
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	2b08      	cmp	r3, #8
 8008646:	d104      	bne.n	8008652 <HAL_TIM_PWM_Start+0xa2>
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2202      	movs	r2, #2
 800864c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008650:	e003      	b.n	800865a <HAL_TIM_PWM_Start+0xaa>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	2202      	movs	r2, #2
 8008656:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	2201      	movs	r2, #1
 8008660:	6839      	ldr	r1, [r7, #0]
 8008662:	4618      	mov	r0, r3
 8008664:	f001 fa82 	bl	8009b6c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	4a2d      	ldr	r2, [pc, #180]	; (8008724 <HAL_TIM_PWM_Start+0x174>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d004      	beq.n	800867c <HAL_TIM_PWM_Start+0xcc>
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	4a2c      	ldr	r2, [pc, #176]	; (8008728 <HAL_TIM_PWM_Start+0x178>)
 8008678:	4293      	cmp	r3, r2
 800867a:	d101      	bne.n	8008680 <HAL_TIM_PWM_Start+0xd0>
 800867c:	2301      	movs	r3, #1
 800867e:	e000      	b.n	8008682 <HAL_TIM_PWM_Start+0xd2>
 8008680:	2300      	movs	r3, #0
 8008682:	2b00      	cmp	r3, #0
 8008684:	d007      	beq.n	8008696 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008694:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	4a22      	ldr	r2, [pc, #136]	; (8008724 <HAL_TIM_PWM_Start+0x174>)
 800869c:	4293      	cmp	r3, r2
 800869e:	d022      	beq.n	80086e6 <HAL_TIM_PWM_Start+0x136>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086a8:	d01d      	beq.n	80086e6 <HAL_TIM_PWM_Start+0x136>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	4a1f      	ldr	r2, [pc, #124]	; (800872c <HAL_TIM_PWM_Start+0x17c>)
 80086b0:	4293      	cmp	r3, r2
 80086b2:	d018      	beq.n	80086e6 <HAL_TIM_PWM_Start+0x136>
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	4a1d      	ldr	r2, [pc, #116]	; (8008730 <HAL_TIM_PWM_Start+0x180>)
 80086ba:	4293      	cmp	r3, r2
 80086bc:	d013      	beq.n	80086e6 <HAL_TIM_PWM_Start+0x136>
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	4a1c      	ldr	r2, [pc, #112]	; (8008734 <HAL_TIM_PWM_Start+0x184>)
 80086c4:	4293      	cmp	r3, r2
 80086c6:	d00e      	beq.n	80086e6 <HAL_TIM_PWM_Start+0x136>
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	4a16      	ldr	r2, [pc, #88]	; (8008728 <HAL_TIM_PWM_Start+0x178>)
 80086ce:	4293      	cmp	r3, r2
 80086d0:	d009      	beq.n	80086e6 <HAL_TIM_PWM_Start+0x136>
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	4a18      	ldr	r2, [pc, #96]	; (8008738 <HAL_TIM_PWM_Start+0x188>)
 80086d8:	4293      	cmp	r3, r2
 80086da:	d004      	beq.n	80086e6 <HAL_TIM_PWM_Start+0x136>
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	4a16      	ldr	r2, [pc, #88]	; (800873c <HAL_TIM_PWM_Start+0x18c>)
 80086e2:	4293      	cmp	r3, r2
 80086e4:	d111      	bne.n	800870a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	689b      	ldr	r3, [r3, #8]
 80086ec:	f003 0307 	and.w	r3, r3, #7
 80086f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	2b06      	cmp	r3, #6
 80086f6:	d010      	beq.n	800871a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	681a      	ldr	r2, [r3, #0]
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	f042 0201 	orr.w	r2, r2, #1
 8008706:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008708:	e007      	b.n	800871a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	681a      	ldr	r2, [r3, #0]
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	f042 0201 	orr.w	r2, r2, #1
 8008718:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800871a:	2300      	movs	r3, #0
}
 800871c:	4618      	mov	r0, r3
 800871e:	3710      	adds	r7, #16
 8008720:	46bd      	mov	sp, r7
 8008722:	bd80      	pop	{r7, pc}
 8008724:	40010000 	.word	0x40010000
 8008728:	40010400 	.word	0x40010400
 800872c:	40000400 	.word	0x40000400
 8008730:	40000800 	.word	0x40000800
 8008734:	40000c00 	.word	0x40000c00
 8008738:	40014000 	.word	0x40014000
 800873c:	40001800 	.word	0x40001800

08008740 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b082      	sub	sp, #8
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d101      	bne.n	8008752 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800874e:	2301      	movs	r3, #1
 8008750:	e041      	b.n	80087d6 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008758:	b2db      	uxtb	r3, r3
 800875a:	2b00      	cmp	r3, #0
 800875c:	d106      	bne.n	800876c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2200      	movs	r2, #0
 8008762:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8008766:	6878      	ldr	r0, [r7, #4]
 8008768:	f7fa ff90 	bl	800368c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2202      	movs	r2, #2
 8008770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681a      	ldr	r2, [r3, #0]
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	3304      	adds	r3, #4
 800877c:	4619      	mov	r1, r3
 800877e:	4610      	mov	r0, r2
 8008780:	f000 fde0 	bl	8009344 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2201      	movs	r2, #1
 8008788:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	2201      	movs	r2, #1
 8008790:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2201      	movs	r2, #1
 8008798:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	2201      	movs	r2, #1
 80087a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2201      	movs	r2, #1
 80087a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2201      	movs	r2, #1
 80087b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2201      	movs	r2, #1
 80087b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	2201      	movs	r2, #1
 80087c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2201      	movs	r2, #1
 80087c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2201      	movs	r2, #1
 80087d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80087d4:	2300      	movs	r3, #0
}
 80087d6:	4618      	mov	r0, r3
 80087d8:	3708      	adds	r7, #8
 80087da:	46bd      	mov	sp, r7
 80087dc:	bd80      	pop	{r7, pc}
	...

080087e0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b084      	sub	sp, #16
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
 80087e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80087ea:	2300      	movs	r3, #0
 80087ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d104      	bne.n	80087fe <HAL_TIM_IC_Start_IT+0x1e>
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80087fa:	b2db      	uxtb	r3, r3
 80087fc:	e013      	b.n	8008826 <HAL_TIM_IC_Start_IT+0x46>
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	2b04      	cmp	r3, #4
 8008802:	d104      	bne.n	800880e <HAL_TIM_IC_Start_IT+0x2e>
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800880a:	b2db      	uxtb	r3, r3
 800880c:	e00b      	b.n	8008826 <HAL_TIM_IC_Start_IT+0x46>
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	2b08      	cmp	r3, #8
 8008812:	d104      	bne.n	800881e <HAL_TIM_IC_Start_IT+0x3e>
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800881a:	b2db      	uxtb	r3, r3
 800881c:	e003      	b.n	8008826 <HAL_TIM_IC_Start_IT+0x46>
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008824:	b2db      	uxtb	r3, r3
 8008826:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d104      	bne.n	8008838 <HAL_TIM_IC_Start_IT+0x58>
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008834:	b2db      	uxtb	r3, r3
 8008836:	e013      	b.n	8008860 <HAL_TIM_IC_Start_IT+0x80>
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	2b04      	cmp	r3, #4
 800883c:	d104      	bne.n	8008848 <HAL_TIM_IC_Start_IT+0x68>
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008844:	b2db      	uxtb	r3, r3
 8008846:	e00b      	b.n	8008860 <HAL_TIM_IC_Start_IT+0x80>
 8008848:	683b      	ldr	r3, [r7, #0]
 800884a:	2b08      	cmp	r3, #8
 800884c:	d104      	bne.n	8008858 <HAL_TIM_IC_Start_IT+0x78>
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008854:	b2db      	uxtb	r3, r3
 8008856:	e003      	b.n	8008860 <HAL_TIM_IC_Start_IT+0x80>
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800885e:	b2db      	uxtb	r3, r3
 8008860:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8008862:	7bbb      	ldrb	r3, [r7, #14]
 8008864:	2b01      	cmp	r3, #1
 8008866:	d102      	bne.n	800886e <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8008868:	7b7b      	ldrb	r3, [r7, #13]
 800886a:	2b01      	cmp	r3, #1
 800886c:	d001      	beq.n	8008872 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800886e:	2301      	movs	r3, #1
 8008870:	e0cc      	b.n	8008a0c <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d104      	bne.n	8008882 <HAL_TIM_IC_Start_IT+0xa2>
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2202      	movs	r2, #2
 800887c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008880:	e013      	b.n	80088aa <HAL_TIM_IC_Start_IT+0xca>
 8008882:	683b      	ldr	r3, [r7, #0]
 8008884:	2b04      	cmp	r3, #4
 8008886:	d104      	bne.n	8008892 <HAL_TIM_IC_Start_IT+0xb2>
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2202      	movs	r2, #2
 800888c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008890:	e00b      	b.n	80088aa <HAL_TIM_IC_Start_IT+0xca>
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	2b08      	cmp	r3, #8
 8008896:	d104      	bne.n	80088a2 <HAL_TIM_IC_Start_IT+0xc2>
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2202      	movs	r2, #2
 800889c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80088a0:	e003      	b.n	80088aa <HAL_TIM_IC_Start_IT+0xca>
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	2202      	movs	r2, #2
 80088a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d104      	bne.n	80088ba <HAL_TIM_IC_Start_IT+0xda>
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	2202      	movs	r2, #2
 80088b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80088b8:	e013      	b.n	80088e2 <HAL_TIM_IC_Start_IT+0x102>
 80088ba:	683b      	ldr	r3, [r7, #0]
 80088bc:	2b04      	cmp	r3, #4
 80088be:	d104      	bne.n	80088ca <HAL_TIM_IC_Start_IT+0xea>
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2202      	movs	r2, #2
 80088c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80088c8:	e00b      	b.n	80088e2 <HAL_TIM_IC_Start_IT+0x102>
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	2b08      	cmp	r3, #8
 80088ce:	d104      	bne.n	80088da <HAL_TIM_IC_Start_IT+0xfa>
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2202      	movs	r2, #2
 80088d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80088d8:	e003      	b.n	80088e2 <HAL_TIM_IC_Start_IT+0x102>
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	2202      	movs	r2, #2
 80088de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	2b0c      	cmp	r3, #12
 80088e6:	d841      	bhi.n	800896c <HAL_TIM_IC_Start_IT+0x18c>
 80088e8:	a201      	add	r2, pc, #4	; (adr r2, 80088f0 <HAL_TIM_IC_Start_IT+0x110>)
 80088ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088ee:	bf00      	nop
 80088f0:	08008925 	.word	0x08008925
 80088f4:	0800896d 	.word	0x0800896d
 80088f8:	0800896d 	.word	0x0800896d
 80088fc:	0800896d 	.word	0x0800896d
 8008900:	08008937 	.word	0x08008937
 8008904:	0800896d 	.word	0x0800896d
 8008908:	0800896d 	.word	0x0800896d
 800890c:	0800896d 	.word	0x0800896d
 8008910:	08008949 	.word	0x08008949
 8008914:	0800896d 	.word	0x0800896d
 8008918:	0800896d 	.word	0x0800896d
 800891c:	0800896d 	.word	0x0800896d
 8008920:	0800895b 	.word	0x0800895b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	68da      	ldr	r2, [r3, #12]
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	f042 0202 	orr.w	r2, r2, #2
 8008932:	60da      	str	r2, [r3, #12]
      break;
 8008934:	e01d      	b.n	8008972 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	68da      	ldr	r2, [r3, #12]
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	f042 0204 	orr.w	r2, r2, #4
 8008944:	60da      	str	r2, [r3, #12]
      break;
 8008946:	e014      	b.n	8008972 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	68da      	ldr	r2, [r3, #12]
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	f042 0208 	orr.w	r2, r2, #8
 8008956:	60da      	str	r2, [r3, #12]
      break;
 8008958:	e00b      	b.n	8008972 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	68da      	ldr	r2, [r3, #12]
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	f042 0210 	orr.w	r2, r2, #16
 8008968:	60da      	str	r2, [r3, #12]
      break;
 800896a:	e002      	b.n	8008972 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800896c:	2301      	movs	r3, #1
 800896e:	73fb      	strb	r3, [r7, #15]
      break;
 8008970:	bf00      	nop
  }

  if (status == HAL_OK)
 8008972:	7bfb      	ldrb	r3, [r7, #15]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d148      	bne.n	8008a0a <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	2201      	movs	r2, #1
 800897e:	6839      	ldr	r1, [r7, #0]
 8008980:	4618      	mov	r0, r3
 8008982:	f001 f8f3 	bl	8009b6c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	4a22      	ldr	r2, [pc, #136]	; (8008a14 <HAL_TIM_IC_Start_IT+0x234>)
 800898c:	4293      	cmp	r3, r2
 800898e:	d022      	beq.n	80089d6 <HAL_TIM_IC_Start_IT+0x1f6>
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008998:	d01d      	beq.n	80089d6 <HAL_TIM_IC_Start_IT+0x1f6>
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	4a1e      	ldr	r2, [pc, #120]	; (8008a18 <HAL_TIM_IC_Start_IT+0x238>)
 80089a0:	4293      	cmp	r3, r2
 80089a2:	d018      	beq.n	80089d6 <HAL_TIM_IC_Start_IT+0x1f6>
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	4a1c      	ldr	r2, [pc, #112]	; (8008a1c <HAL_TIM_IC_Start_IT+0x23c>)
 80089aa:	4293      	cmp	r3, r2
 80089ac:	d013      	beq.n	80089d6 <HAL_TIM_IC_Start_IT+0x1f6>
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	4a1b      	ldr	r2, [pc, #108]	; (8008a20 <HAL_TIM_IC_Start_IT+0x240>)
 80089b4:	4293      	cmp	r3, r2
 80089b6:	d00e      	beq.n	80089d6 <HAL_TIM_IC_Start_IT+0x1f6>
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	4a19      	ldr	r2, [pc, #100]	; (8008a24 <HAL_TIM_IC_Start_IT+0x244>)
 80089be:	4293      	cmp	r3, r2
 80089c0:	d009      	beq.n	80089d6 <HAL_TIM_IC_Start_IT+0x1f6>
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	4a18      	ldr	r2, [pc, #96]	; (8008a28 <HAL_TIM_IC_Start_IT+0x248>)
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d004      	beq.n	80089d6 <HAL_TIM_IC_Start_IT+0x1f6>
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	4a16      	ldr	r2, [pc, #88]	; (8008a2c <HAL_TIM_IC_Start_IT+0x24c>)
 80089d2:	4293      	cmp	r3, r2
 80089d4:	d111      	bne.n	80089fa <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	689b      	ldr	r3, [r3, #8]
 80089dc:	f003 0307 	and.w	r3, r3, #7
 80089e0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089e2:	68bb      	ldr	r3, [r7, #8]
 80089e4:	2b06      	cmp	r3, #6
 80089e6:	d010      	beq.n	8008a0a <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	681a      	ldr	r2, [r3, #0]
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f042 0201 	orr.w	r2, r2, #1
 80089f6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089f8:	e007      	b.n	8008a0a <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	681a      	ldr	r2, [r3, #0]
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f042 0201 	orr.w	r2, r2, #1
 8008a08:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8008a0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	3710      	adds	r7, #16
 8008a10:	46bd      	mov	sp, r7
 8008a12:	bd80      	pop	{r7, pc}
 8008a14:	40010000 	.word	0x40010000
 8008a18:	40000400 	.word	0x40000400
 8008a1c:	40000800 	.word	0x40000800
 8008a20:	40000c00 	.word	0x40000c00
 8008a24:	40010400 	.word	0x40010400
 8008a28:	40014000 	.word	0x40014000
 8008a2c:	40001800 	.word	0x40001800

08008a30 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b086      	sub	sp, #24
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
 8008a38:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d101      	bne.n	8008a44 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008a40:	2301      	movs	r3, #1
 8008a42:	e097      	b.n	8008b74 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a4a:	b2db      	uxtb	r3, r3
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d106      	bne.n	8008a5e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2200      	movs	r2, #0
 8008a54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008a58:	6878      	ldr	r0, [r7, #4]
 8008a5a:	f7fa fd7d 	bl	8003558 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2202      	movs	r2, #2
 8008a62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	689b      	ldr	r3, [r3, #8]
 8008a6c:	687a      	ldr	r2, [r7, #4]
 8008a6e:	6812      	ldr	r2, [r2, #0]
 8008a70:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008a74:	f023 0307 	bic.w	r3, r3, #7
 8008a78:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681a      	ldr	r2, [r3, #0]
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	3304      	adds	r3, #4
 8008a82:	4619      	mov	r1, r3
 8008a84:	4610      	mov	r0, r2
 8008a86:	f000 fc5d 	bl	8009344 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	689b      	ldr	r3, [r3, #8]
 8008a90:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	699b      	ldr	r3, [r3, #24]
 8008a98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	6a1b      	ldr	r3, [r3, #32]
 8008aa0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	697a      	ldr	r2, [r7, #20]
 8008aa8:	4313      	orrs	r3, r2
 8008aaa:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008aac:	693b      	ldr	r3, [r7, #16]
 8008aae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008ab2:	f023 0303 	bic.w	r3, r3, #3
 8008ab6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008ab8:	683b      	ldr	r3, [r7, #0]
 8008aba:	689a      	ldr	r2, [r3, #8]
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	699b      	ldr	r3, [r3, #24]
 8008ac0:	021b      	lsls	r3, r3, #8
 8008ac2:	4313      	orrs	r3, r2
 8008ac4:	693a      	ldr	r2, [r7, #16]
 8008ac6:	4313      	orrs	r3, r2
 8008ac8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008aca:	693b      	ldr	r3, [r7, #16]
 8008acc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008ad0:	f023 030c 	bic.w	r3, r3, #12
 8008ad4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008ad6:	693b      	ldr	r3, [r7, #16]
 8008ad8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008adc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008ae0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	68da      	ldr	r2, [r3, #12]
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	69db      	ldr	r3, [r3, #28]
 8008aea:	021b      	lsls	r3, r3, #8
 8008aec:	4313      	orrs	r3, r2
 8008aee:	693a      	ldr	r2, [r7, #16]
 8008af0:	4313      	orrs	r3, r2
 8008af2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008af4:	683b      	ldr	r3, [r7, #0]
 8008af6:	691b      	ldr	r3, [r3, #16]
 8008af8:	011a      	lsls	r2, r3, #4
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	6a1b      	ldr	r3, [r3, #32]
 8008afe:	031b      	lsls	r3, r3, #12
 8008b00:	4313      	orrs	r3, r2
 8008b02:	693a      	ldr	r2, [r7, #16]
 8008b04:	4313      	orrs	r3, r2
 8008b06:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8008b0e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8008b16:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	685a      	ldr	r2, [r3, #4]
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	695b      	ldr	r3, [r3, #20]
 8008b20:	011b      	lsls	r3, r3, #4
 8008b22:	4313      	orrs	r3, r2
 8008b24:	68fa      	ldr	r2, [r7, #12]
 8008b26:	4313      	orrs	r3, r2
 8008b28:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	697a      	ldr	r2, [r7, #20]
 8008b30:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	693a      	ldr	r2, [r7, #16]
 8008b38:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	68fa      	ldr	r2, [r7, #12]
 8008b40:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2201      	movs	r2, #1
 8008b46:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2201      	movs	r2, #1
 8008b4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	2201      	movs	r2, #1
 8008b56:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	2201      	movs	r2, #1
 8008b5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	2201      	movs	r2, #1
 8008b66:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	2201      	movs	r2, #1
 8008b6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008b72:	2300      	movs	r3, #0
}
 8008b74:	4618      	mov	r0, r3
 8008b76:	3718      	adds	r7, #24
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	bd80      	pop	{r7, pc}

08008b7c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b084      	sub	sp, #16
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
 8008b84:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008b8c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008b94:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008b9c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008ba4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d110      	bne.n	8008bce <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008bac:	7bfb      	ldrb	r3, [r7, #15]
 8008bae:	2b01      	cmp	r3, #1
 8008bb0:	d102      	bne.n	8008bb8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008bb2:	7b7b      	ldrb	r3, [r7, #13]
 8008bb4:	2b01      	cmp	r3, #1
 8008bb6:	d001      	beq.n	8008bbc <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008bb8:	2301      	movs	r3, #1
 8008bba:	e069      	b.n	8008c90 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	2202      	movs	r2, #2
 8008bc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2202      	movs	r2, #2
 8008bc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008bcc:	e031      	b.n	8008c32 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008bce:	683b      	ldr	r3, [r7, #0]
 8008bd0:	2b04      	cmp	r3, #4
 8008bd2:	d110      	bne.n	8008bf6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008bd4:	7bbb      	ldrb	r3, [r7, #14]
 8008bd6:	2b01      	cmp	r3, #1
 8008bd8:	d102      	bne.n	8008be0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008bda:	7b3b      	ldrb	r3, [r7, #12]
 8008bdc:	2b01      	cmp	r3, #1
 8008bde:	d001      	beq.n	8008be4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008be0:	2301      	movs	r3, #1
 8008be2:	e055      	b.n	8008c90 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2202      	movs	r2, #2
 8008be8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2202      	movs	r2, #2
 8008bf0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008bf4:	e01d      	b.n	8008c32 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008bf6:	7bfb      	ldrb	r3, [r7, #15]
 8008bf8:	2b01      	cmp	r3, #1
 8008bfa:	d108      	bne.n	8008c0e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008bfc:	7bbb      	ldrb	r3, [r7, #14]
 8008bfe:	2b01      	cmp	r3, #1
 8008c00:	d105      	bne.n	8008c0e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008c02:	7b7b      	ldrb	r3, [r7, #13]
 8008c04:	2b01      	cmp	r3, #1
 8008c06:	d102      	bne.n	8008c0e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008c08:	7b3b      	ldrb	r3, [r7, #12]
 8008c0a:	2b01      	cmp	r3, #1
 8008c0c:	d001      	beq.n	8008c12 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008c0e:	2301      	movs	r3, #1
 8008c10:	e03e      	b.n	8008c90 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	2202      	movs	r2, #2
 8008c16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2202      	movs	r2, #2
 8008c1e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2202      	movs	r2, #2
 8008c26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2202      	movs	r2, #2
 8008c2e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d003      	beq.n	8008c40 <HAL_TIM_Encoder_Start+0xc4>
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	2b04      	cmp	r3, #4
 8008c3c:	d008      	beq.n	8008c50 <HAL_TIM_Encoder_Start+0xd4>
 8008c3e:	e00f      	b.n	8008c60 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	2201      	movs	r2, #1
 8008c46:	2100      	movs	r1, #0
 8008c48:	4618      	mov	r0, r3
 8008c4a:	f000 ff8f 	bl	8009b6c <TIM_CCxChannelCmd>
      break;
 8008c4e:	e016      	b.n	8008c7e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	2201      	movs	r2, #1
 8008c56:	2104      	movs	r1, #4
 8008c58:	4618      	mov	r0, r3
 8008c5a:	f000 ff87 	bl	8009b6c <TIM_CCxChannelCmd>
      break;
 8008c5e:	e00e      	b.n	8008c7e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	2201      	movs	r2, #1
 8008c66:	2100      	movs	r1, #0
 8008c68:	4618      	mov	r0, r3
 8008c6a:	f000 ff7f 	bl	8009b6c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	2201      	movs	r2, #1
 8008c74:	2104      	movs	r1, #4
 8008c76:	4618      	mov	r0, r3
 8008c78:	f000 ff78 	bl	8009b6c <TIM_CCxChannelCmd>
      break;
 8008c7c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	681a      	ldr	r2, [r3, #0]
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	f042 0201 	orr.w	r2, r2, #1
 8008c8c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008c8e:	2300      	movs	r3, #0
}
 8008c90:	4618      	mov	r0, r3
 8008c92:	3710      	adds	r7, #16
 8008c94:	46bd      	mov	sp, r7
 8008c96:	bd80      	pop	{r7, pc}

08008c98 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008c98:	b580      	push	{r7, lr}
 8008c9a:	b082      	sub	sp, #8
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	691b      	ldr	r3, [r3, #16]
 8008ca6:	f003 0302 	and.w	r3, r3, #2
 8008caa:	2b02      	cmp	r3, #2
 8008cac:	d122      	bne.n	8008cf4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	68db      	ldr	r3, [r3, #12]
 8008cb4:	f003 0302 	and.w	r3, r3, #2
 8008cb8:	2b02      	cmp	r3, #2
 8008cba:	d11b      	bne.n	8008cf4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	f06f 0202 	mvn.w	r2, #2
 8008cc4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2201      	movs	r2, #1
 8008cca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	699b      	ldr	r3, [r3, #24]
 8008cd2:	f003 0303 	and.w	r3, r3, #3
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d003      	beq.n	8008ce2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	f000 fb13 	bl	8009306 <HAL_TIM_IC_CaptureCallback>
 8008ce0:	e005      	b.n	8008cee <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ce2:	6878      	ldr	r0, [r7, #4]
 8008ce4:	f000 fb05 	bl	80092f2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ce8:	6878      	ldr	r0, [r7, #4]
 8008cea:	f000 fb16 	bl	800931a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	691b      	ldr	r3, [r3, #16]
 8008cfa:	f003 0304 	and.w	r3, r3, #4
 8008cfe:	2b04      	cmp	r3, #4
 8008d00:	d122      	bne.n	8008d48 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	68db      	ldr	r3, [r3, #12]
 8008d08:	f003 0304 	and.w	r3, r3, #4
 8008d0c:	2b04      	cmp	r3, #4
 8008d0e:	d11b      	bne.n	8008d48 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	f06f 0204 	mvn.w	r2, #4
 8008d18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	2202      	movs	r2, #2
 8008d1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	699b      	ldr	r3, [r3, #24]
 8008d26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d003      	beq.n	8008d36 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d2e:	6878      	ldr	r0, [r7, #4]
 8008d30:	f000 fae9 	bl	8009306 <HAL_TIM_IC_CaptureCallback>
 8008d34:	e005      	b.n	8008d42 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d36:	6878      	ldr	r0, [r7, #4]
 8008d38:	f000 fadb 	bl	80092f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d3c:	6878      	ldr	r0, [r7, #4]
 8008d3e:	f000 faec 	bl	800931a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2200      	movs	r2, #0
 8008d46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	691b      	ldr	r3, [r3, #16]
 8008d4e:	f003 0308 	and.w	r3, r3, #8
 8008d52:	2b08      	cmp	r3, #8
 8008d54:	d122      	bne.n	8008d9c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	68db      	ldr	r3, [r3, #12]
 8008d5c:	f003 0308 	and.w	r3, r3, #8
 8008d60:	2b08      	cmp	r3, #8
 8008d62:	d11b      	bne.n	8008d9c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f06f 0208 	mvn.w	r2, #8
 8008d6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	2204      	movs	r2, #4
 8008d72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	69db      	ldr	r3, [r3, #28]
 8008d7a:	f003 0303 	and.w	r3, r3, #3
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d003      	beq.n	8008d8a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d82:	6878      	ldr	r0, [r7, #4]
 8008d84:	f000 fabf 	bl	8009306 <HAL_TIM_IC_CaptureCallback>
 8008d88:	e005      	b.n	8008d96 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d8a:	6878      	ldr	r0, [r7, #4]
 8008d8c:	f000 fab1 	bl	80092f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	f000 fac2 	bl	800931a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	2200      	movs	r2, #0
 8008d9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	691b      	ldr	r3, [r3, #16]
 8008da2:	f003 0310 	and.w	r3, r3, #16
 8008da6:	2b10      	cmp	r3, #16
 8008da8:	d122      	bne.n	8008df0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	68db      	ldr	r3, [r3, #12]
 8008db0:	f003 0310 	and.w	r3, r3, #16
 8008db4:	2b10      	cmp	r3, #16
 8008db6:	d11b      	bne.n	8008df0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	f06f 0210 	mvn.w	r2, #16
 8008dc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2208      	movs	r2, #8
 8008dc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	69db      	ldr	r3, [r3, #28]
 8008dce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d003      	beq.n	8008dde <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008dd6:	6878      	ldr	r0, [r7, #4]
 8008dd8:	f000 fa95 	bl	8009306 <HAL_TIM_IC_CaptureCallback>
 8008ddc:	e005      	b.n	8008dea <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008dde:	6878      	ldr	r0, [r7, #4]
 8008de0:	f000 fa87 	bl	80092f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008de4:	6878      	ldr	r0, [r7, #4]
 8008de6:	f000 fa98 	bl	800931a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	2200      	movs	r2, #0
 8008dee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	691b      	ldr	r3, [r3, #16]
 8008df6:	f003 0301 	and.w	r3, r3, #1
 8008dfa:	2b01      	cmp	r3, #1
 8008dfc:	d10e      	bne.n	8008e1c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	68db      	ldr	r3, [r3, #12]
 8008e04:	f003 0301 	and.w	r3, r3, #1
 8008e08:	2b01      	cmp	r3, #1
 8008e0a:	d107      	bne.n	8008e1c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	f06f 0201 	mvn.w	r2, #1
 8008e14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008e16:	6878      	ldr	r0, [r7, #4]
 8008e18:	f7f8 fdfe 	bl	8001a18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	691b      	ldr	r3, [r3, #16]
 8008e22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e26:	2b80      	cmp	r3, #128	; 0x80
 8008e28:	d10e      	bne.n	8008e48 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	68db      	ldr	r3, [r3, #12]
 8008e30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e34:	2b80      	cmp	r3, #128	; 0x80
 8008e36:	d107      	bne.n	8008e48 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008e40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008e42:	6878      	ldr	r0, [r7, #4]
 8008e44:	f000 ff90 	bl	8009d68 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	691b      	ldr	r3, [r3, #16]
 8008e4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e52:	2b40      	cmp	r3, #64	; 0x40
 8008e54:	d10e      	bne.n	8008e74 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	68db      	ldr	r3, [r3, #12]
 8008e5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e60:	2b40      	cmp	r3, #64	; 0x40
 8008e62:	d107      	bne.n	8008e74 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008e6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008e6e:	6878      	ldr	r0, [r7, #4]
 8008e70:	f000 fa5d 	bl	800932e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	691b      	ldr	r3, [r3, #16]
 8008e7a:	f003 0320 	and.w	r3, r3, #32
 8008e7e:	2b20      	cmp	r3, #32
 8008e80:	d10e      	bne.n	8008ea0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	68db      	ldr	r3, [r3, #12]
 8008e88:	f003 0320 	and.w	r3, r3, #32
 8008e8c:	2b20      	cmp	r3, #32
 8008e8e:	d107      	bne.n	8008ea0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f06f 0220 	mvn.w	r2, #32
 8008e98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008e9a:	6878      	ldr	r0, [r7, #4]
 8008e9c:	f000 ff5a 	bl	8009d54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008ea0:	bf00      	nop
 8008ea2:	3708      	adds	r7, #8
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	bd80      	pop	{r7, pc}

08008ea8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008ea8:	b580      	push	{r7, lr}
 8008eaa:	b086      	sub	sp, #24
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	60f8      	str	r0, [r7, #12]
 8008eb0:	60b9      	str	r1, [r7, #8]
 8008eb2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ebe:	2b01      	cmp	r3, #1
 8008ec0:	d101      	bne.n	8008ec6 <HAL_TIM_IC_ConfigChannel+0x1e>
 8008ec2:	2302      	movs	r3, #2
 8008ec4:	e088      	b.n	8008fd8 <HAL_TIM_IC_ConfigChannel+0x130>
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	2201      	movs	r2, #1
 8008eca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d11b      	bne.n	8008f0c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	6818      	ldr	r0, [r3, #0]
 8008ed8:	68bb      	ldr	r3, [r7, #8]
 8008eda:	6819      	ldr	r1, [r3, #0]
 8008edc:	68bb      	ldr	r3, [r7, #8]
 8008ede:	685a      	ldr	r2, [r3, #4]
 8008ee0:	68bb      	ldr	r3, [r7, #8]
 8008ee2:	68db      	ldr	r3, [r3, #12]
 8008ee4:	f000 fc7e 	bl	80097e4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	699a      	ldr	r2, [r3, #24]
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	f022 020c 	bic.w	r2, r2, #12
 8008ef6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	6999      	ldr	r1, [r3, #24]
 8008efe:	68bb      	ldr	r3, [r7, #8]
 8008f00:	689a      	ldr	r2, [r3, #8]
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	430a      	orrs	r2, r1
 8008f08:	619a      	str	r2, [r3, #24]
 8008f0a:	e060      	b.n	8008fce <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	2b04      	cmp	r3, #4
 8008f10:	d11c      	bne.n	8008f4c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	6818      	ldr	r0, [r3, #0]
 8008f16:	68bb      	ldr	r3, [r7, #8]
 8008f18:	6819      	ldr	r1, [r3, #0]
 8008f1a:	68bb      	ldr	r3, [r7, #8]
 8008f1c:	685a      	ldr	r2, [r3, #4]
 8008f1e:	68bb      	ldr	r3, [r7, #8]
 8008f20:	68db      	ldr	r3, [r3, #12]
 8008f22:	f000 fd02 	bl	800992a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	699a      	ldr	r2, [r3, #24]
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008f34:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	6999      	ldr	r1, [r3, #24]
 8008f3c:	68bb      	ldr	r3, [r7, #8]
 8008f3e:	689b      	ldr	r3, [r3, #8]
 8008f40:	021a      	lsls	r2, r3, #8
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	430a      	orrs	r2, r1
 8008f48:	619a      	str	r2, [r3, #24]
 8008f4a:	e040      	b.n	8008fce <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2b08      	cmp	r3, #8
 8008f50:	d11b      	bne.n	8008f8a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	6818      	ldr	r0, [r3, #0]
 8008f56:	68bb      	ldr	r3, [r7, #8]
 8008f58:	6819      	ldr	r1, [r3, #0]
 8008f5a:	68bb      	ldr	r3, [r7, #8]
 8008f5c:	685a      	ldr	r2, [r3, #4]
 8008f5e:	68bb      	ldr	r3, [r7, #8]
 8008f60:	68db      	ldr	r3, [r3, #12]
 8008f62:	f000 fd4f 	bl	8009a04 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	69da      	ldr	r2, [r3, #28]
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	f022 020c 	bic.w	r2, r2, #12
 8008f74:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	69d9      	ldr	r1, [r3, #28]
 8008f7c:	68bb      	ldr	r3, [r7, #8]
 8008f7e:	689a      	ldr	r2, [r3, #8]
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	430a      	orrs	r2, r1
 8008f86:	61da      	str	r2, [r3, #28]
 8008f88:	e021      	b.n	8008fce <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	2b0c      	cmp	r3, #12
 8008f8e:	d11c      	bne.n	8008fca <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	6818      	ldr	r0, [r3, #0]
 8008f94:	68bb      	ldr	r3, [r7, #8]
 8008f96:	6819      	ldr	r1, [r3, #0]
 8008f98:	68bb      	ldr	r3, [r7, #8]
 8008f9a:	685a      	ldr	r2, [r3, #4]
 8008f9c:	68bb      	ldr	r3, [r7, #8]
 8008f9e:	68db      	ldr	r3, [r3, #12]
 8008fa0:	f000 fd6c 	bl	8009a7c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	69da      	ldr	r2, [r3, #28]
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008fb2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	69d9      	ldr	r1, [r3, #28]
 8008fba:	68bb      	ldr	r3, [r7, #8]
 8008fbc:	689b      	ldr	r3, [r3, #8]
 8008fbe:	021a      	lsls	r2, r3, #8
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	430a      	orrs	r2, r1
 8008fc6:	61da      	str	r2, [r3, #28]
 8008fc8:	e001      	b.n	8008fce <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8008fca:	2301      	movs	r3, #1
 8008fcc:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008fd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fd8:	4618      	mov	r0, r3
 8008fda:	3718      	adds	r7, #24
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	bd80      	pop	{r7, pc}

08008fe0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b086      	sub	sp, #24
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	60f8      	str	r0, [r7, #12]
 8008fe8:	60b9      	str	r1, [r7, #8]
 8008fea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008fec:	2300      	movs	r3, #0
 8008fee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ff6:	2b01      	cmp	r3, #1
 8008ff8:	d101      	bne.n	8008ffe <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008ffa:	2302      	movs	r3, #2
 8008ffc:	e0ae      	b.n	800915c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	2201      	movs	r2, #1
 8009002:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	2b0c      	cmp	r3, #12
 800900a:	f200 809f 	bhi.w	800914c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800900e:	a201      	add	r2, pc, #4	; (adr r2, 8009014 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009014:	08009049 	.word	0x08009049
 8009018:	0800914d 	.word	0x0800914d
 800901c:	0800914d 	.word	0x0800914d
 8009020:	0800914d 	.word	0x0800914d
 8009024:	08009089 	.word	0x08009089
 8009028:	0800914d 	.word	0x0800914d
 800902c:	0800914d 	.word	0x0800914d
 8009030:	0800914d 	.word	0x0800914d
 8009034:	080090cb 	.word	0x080090cb
 8009038:	0800914d 	.word	0x0800914d
 800903c:	0800914d 	.word	0x0800914d
 8009040:	0800914d 	.word	0x0800914d
 8009044:	0800910b 	.word	0x0800910b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	68b9      	ldr	r1, [r7, #8]
 800904e:	4618      	mov	r0, r3
 8009050:	f000 fa18 	bl	8009484 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	699a      	ldr	r2, [r3, #24]
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f042 0208 	orr.w	r2, r2, #8
 8009062:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	699a      	ldr	r2, [r3, #24]
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	f022 0204 	bic.w	r2, r2, #4
 8009072:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	6999      	ldr	r1, [r3, #24]
 800907a:	68bb      	ldr	r3, [r7, #8]
 800907c:	691a      	ldr	r2, [r3, #16]
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	430a      	orrs	r2, r1
 8009084:	619a      	str	r2, [r3, #24]
      break;
 8009086:	e064      	b.n	8009152 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	68b9      	ldr	r1, [r7, #8]
 800908e:	4618      	mov	r0, r3
 8009090:	f000 fa68 	bl	8009564 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	699a      	ldr	r2, [r3, #24]
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80090a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	699a      	ldr	r2, [r3, #24]
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80090b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	6999      	ldr	r1, [r3, #24]
 80090ba:	68bb      	ldr	r3, [r7, #8]
 80090bc:	691b      	ldr	r3, [r3, #16]
 80090be:	021a      	lsls	r2, r3, #8
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	430a      	orrs	r2, r1
 80090c6:	619a      	str	r2, [r3, #24]
      break;
 80090c8:	e043      	b.n	8009152 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	68b9      	ldr	r1, [r7, #8]
 80090d0:	4618      	mov	r0, r3
 80090d2:	f000 fabd 	bl	8009650 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	69da      	ldr	r2, [r3, #28]
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	f042 0208 	orr.w	r2, r2, #8
 80090e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	69da      	ldr	r2, [r3, #28]
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	f022 0204 	bic.w	r2, r2, #4
 80090f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	69d9      	ldr	r1, [r3, #28]
 80090fc:	68bb      	ldr	r3, [r7, #8]
 80090fe:	691a      	ldr	r2, [r3, #16]
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	430a      	orrs	r2, r1
 8009106:	61da      	str	r2, [r3, #28]
      break;
 8009108:	e023      	b.n	8009152 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	68b9      	ldr	r1, [r7, #8]
 8009110:	4618      	mov	r0, r3
 8009112:	f000 fb11 	bl	8009738 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	69da      	ldr	r2, [r3, #28]
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009124:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	69da      	ldr	r2, [r3, #28]
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009134:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	69d9      	ldr	r1, [r3, #28]
 800913c:	68bb      	ldr	r3, [r7, #8]
 800913e:	691b      	ldr	r3, [r3, #16]
 8009140:	021a      	lsls	r2, r3, #8
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	430a      	orrs	r2, r1
 8009148:	61da      	str	r2, [r3, #28]
      break;
 800914a:	e002      	b.n	8009152 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800914c:	2301      	movs	r3, #1
 800914e:	75fb      	strb	r3, [r7, #23]
      break;
 8009150:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	2200      	movs	r2, #0
 8009156:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800915a:	7dfb      	ldrb	r3, [r7, #23]
}
 800915c:	4618      	mov	r0, r3
 800915e:	3718      	adds	r7, #24
 8009160:	46bd      	mov	sp, r7
 8009162:	bd80      	pop	{r7, pc}

08009164 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009164:	b580      	push	{r7, lr}
 8009166:	b084      	sub	sp, #16
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
 800916c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800916e:	2300      	movs	r3, #0
 8009170:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009178:	2b01      	cmp	r3, #1
 800917a:	d101      	bne.n	8009180 <HAL_TIM_ConfigClockSource+0x1c>
 800917c:	2302      	movs	r3, #2
 800917e:	e0b4      	b.n	80092ea <HAL_TIM_ConfigClockSource+0x186>
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2201      	movs	r2, #1
 8009184:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2202      	movs	r2, #2
 800918c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	689b      	ldr	r3, [r3, #8]
 8009196:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009198:	68bb      	ldr	r3, [r7, #8]
 800919a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800919e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80091a0:	68bb      	ldr	r3, [r7, #8]
 80091a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80091a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	68ba      	ldr	r2, [r7, #8]
 80091ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80091b8:	d03e      	beq.n	8009238 <HAL_TIM_ConfigClockSource+0xd4>
 80091ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80091be:	f200 8087 	bhi.w	80092d0 <HAL_TIM_ConfigClockSource+0x16c>
 80091c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80091c6:	f000 8086 	beq.w	80092d6 <HAL_TIM_ConfigClockSource+0x172>
 80091ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80091ce:	d87f      	bhi.n	80092d0 <HAL_TIM_ConfigClockSource+0x16c>
 80091d0:	2b70      	cmp	r3, #112	; 0x70
 80091d2:	d01a      	beq.n	800920a <HAL_TIM_ConfigClockSource+0xa6>
 80091d4:	2b70      	cmp	r3, #112	; 0x70
 80091d6:	d87b      	bhi.n	80092d0 <HAL_TIM_ConfigClockSource+0x16c>
 80091d8:	2b60      	cmp	r3, #96	; 0x60
 80091da:	d050      	beq.n	800927e <HAL_TIM_ConfigClockSource+0x11a>
 80091dc:	2b60      	cmp	r3, #96	; 0x60
 80091de:	d877      	bhi.n	80092d0 <HAL_TIM_ConfigClockSource+0x16c>
 80091e0:	2b50      	cmp	r3, #80	; 0x50
 80091e2:	d03c      	beq.n	800925e <HAL_TIM_ConfigClockSource+0xfa>
 80091e4:	2b50      	cmp	r3, #80	; 0x50
 80091e6:	d873      	bhi.n	80092d0 <HAL_TIM_ConfigClockSource+0x16c>
 80091e8:	2b40      	cmp	r3, #64	; 0x40
 80091ea:	d058      	beq.n	800929e <HAL_TIM_ConfigClockSource+0x13a>
 80091ec:	2b40      	cmp	r3, #64	; 0x40
 80091ee:	d86f      	bhi.n	80092d0 <HAL_TIM_ConfigClockSource+0x16c>
 80091f0:	2b30      	cmp	r3, #48	; 0x30
 80091f2:	d064      	beq.n	80092be <HAL_TIM_ConfigClockSource+0x15a>
 80091f4:	2b30      	cmp	r3, #48	; 0x30
 80091f6:	d86b      	bhi.n	80092d0 <HAL_TIM_ConfigClockSource+0x16c>
 80091f8:	2b20      	cmp	r3, #32
 80091fa:	d060      	beq.n	80092be <HAL_TIM_ConfigClockSource+0x15a>
 80091fc:	2b20      	cmp	r3, #32
 80091fe:	d867      	bhi.n	80092d0 <HAL_TIM_ConfigClockSource+0x16c>
 8009200:	2b00      	cmp	r3, #0
 8009202:	d05c      	beq.n	80092be <HAL_TIM_ConfigClockSource+0x15a>
 8009204:	2b10      	cmp	r3, #16
 8009206:	d05a      	beq.n	80092be <HAL_TIM_ConfigClockSource+0x15a>
 8009208:	e062      	b.n	80092d0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	6818      	ldr	r0, [r3, #0]
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	6899      	ldr	r1, [r3, #8]
 8009212:	683b      	ldr	r3, [r7, #0]
 8009214:	685a      	ldr	r2, [r3, #4]
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	68db      	ldr	r3, [r3, #12]
 800921a:	f000 fc87 	bl	8009b2c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	689b      	ldr	r3, [r3, #8]
 8009224:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009226:	68bb      	ldr	r3, [r7, #8]
 8009228:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800922c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	68ba      	ldr	r2, [r7, #8]
 8009234:	609a      	str	r2, [r3, #8]
      break;
 8009236:	e04f      	b.n	80092d8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	6818      	ldr	r0, [r3, #0]
 800923c:	683b      	ldr	r3, [r7, #0]
 800923e:	6899      	ldr	r1, [r3, #8]
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	685a      	ldr	r2, [r3, #4]
 8009244:	683b      	ldr	r3, [r7, #0]
 8009246:	68db      	ldr	r3, [r3, #12]
 8009248:	f000 fc70 	bl	8009b2c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	689a      	ldr	r2, [r3, #8]
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800925a:	609a      	str	r2, [r3, #8]
      break;
 800925c:	e03c      	b.n	80092d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	6818      	ldr	r0, [r3, #0]
 8009262:	683b      	ldr	r3, [r7, #0]
 8009264:	6859      	ldr	r1, [r3, #4]
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	68db      	ldr	r3, [r3, #12]
 800926a:	461a      	mov	r2, r3
 800926c:	f000 fb2e 	bl	80098cc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	2150      	movs	r1, #80	; 0x50
 8009276:	4618      	mov	r0, r3
 8009278:	f000 fc3d 	bl	8009af6 <TIM_ITRx_SetConfig>
      break;
 800927c:	e02c      	b.n	80092d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	6818      	ldr	r0, [r3, #0]
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	6859      	ldr	r1, [r3, #4]
 8009286:	683b      	ldr	r3, [r7, #0]
 8009288:	68db      	ldr	r3, [r3, #12]
 800928a:	461a      	mov	r2, r3
 800928c:	f000 fb8a 	bl	80099a4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	2160      	movs	r1, #96	; 0x60
 8009296:	4618      	mov	r0, r3
 8009298:	f000 fc2d 	bl	8009af6 <TIM_ITRx_SetConfig>
      break;
 800929c:	e01c      	b.n	80092d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6818      	ldr	r0, [r3, #0]
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	6859      	ldr	r1, [r3, #4]
 80092a6:	683b      	ldr	r3, [r7, #0]
 80092a8:	68db      	ldr	r3, [r3, #12]
 80092aa:	461a      	mov	r2, r3
 80092ac:	f000 fb0e 	bl	80098cc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	2140      	movs	r1, #64	; 0x40
 80092b6:	4618      	mov	r0, r3
 80092b8:	f000 fc1d 	bl	8009af6 <TIM_ITRx_SetConfig>
      break;
 80092bc:	e00c      	b.n	80092d8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681a      	ldr	r2, [r3, #0]
 80092c2:	683b      	ldr	r3, [r7, #0]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	4619      	mov	r1, r3
 80092c8:	4610      	mov	r0, r2
 80092ca:	f000 fc14 	bl	8009af6 <TIM_ITRx_SetConfig>
      break;
 80092ce:	e003      	b.n	80092d8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80092d0:	2301      	movs	r3, #1
 80092d2:	73fb      	strb	r3, [r7, #15]
      break;
 80092d4:	e000      	b.n	80092d8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80092d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	2201      	movs	r2, #1
 80092dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	2200      	movs	r2, #0
 80092e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80092e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80092ea:	4618      	mov	r0, r3
 80092ec:	3710      	adds	r7, #16
 80092ee:	46bd      	mov	sp, r7
 80092f0:	bd80      	pop	{r7, pc}

080092f2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80092f2:	b480      	push	{r7}
 80092f4:	b083      	sub	sp, #12
 80092f6:	af00      	add	r7, sp, #0
 80092f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80092fa:	bf00      	nop
 80092fc:	370c      	adds	r7, #12
 80092fe:	46bd      	mov	sp, r7
 8009300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009304:	4770      	bx	lr

08009306 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009306:	b480      	push	{r7}
 8009308:	b083      	sub	sp, #12
 800930a:	af00      	add	r7, sp, #0
 800930c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800930e:	bf00      	nop
 8009310:	370c      	adds	r7, #12
 8009312:	46bd      	mov	sp, r7
 8009314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009318:	4770      	bx	lr

0800931a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800931a:	b480      	push	{r7}
 800931c:	b083      	sub	sp, #12
 800931e:	af00      	add	r7, sp, #0
 8009320:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009322:	bf00      	nop
 8009324:	370c      	adds	r7, #12
 8009326:	46bd      	mov	sp, r7
 8009328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932c:	4770      	bx	lr

0800932e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800932e:	b480      	push	{r7}
 8009330:	b083      	sub	sp, #12
 8009332:	af00      	add	r7, sp, #0
 8009334:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009336:	bf00      	nop
 8009338:	370c      	adds	r7, #12
 800933a:	46bd      	mov	sp, r7
 800933c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009340:	4770      	bx	lr
	...

08009344 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009344:	b480      	push	{r7}
 8009346:	b085      	sub	sp, #20
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
 800934c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	4a40      	ldr	r2, [pc, #256]	; (8009458 <TIM_Base_SetConfig+0x114>)
 8009358:	4293      	cmp	r3, r2
 800935a:	d013      	beq.n	8009384 <TIM_Base_SetConfig+0x40>
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009362:	d00f      	beq.n	8009384 <TIM_Base_SetConfig+0x40>
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	4a3d      	ldr	r2, [pc, #244]	; (800945c <TIM_Base_SetConfig+0x118>)
 8009368:	4293      	cmp	r3, r2
 800936a:	d00b      	beq.n	8009384 <TIM_Base_SetConfig+0x40>
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	4a3c      	ldr	r2, [pc, #240]	; (8009460 <TIM_Base_SetConfig+0x11c>)
 8009370:	4293      	cmp	r3, r2
 8009372:	d007      	beq.n	8009384 <TIM_Base_SetConfig+0x40>
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	4a3b      	ldr	r2, [pc, #236]	; (8009464 <TIM_Base_SetConfig+0x120>)
 8009378:	4293      	cmp	r3, r2
 800937a:	d003      	beq.n	8009384 <TIM_Base_SetConfig+0x40>
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	4a3a      	ldr	r2, [pc, #232]	; (8009468 <TIM_Base_SetConfig+0x124>)
 8009380:	4293      	cmp	r3, r2
 8009382:	d108      	bne.n	8009396 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800938a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800938c:	683b      	ldr	r3, [r7, #0]
 800938e:	685b      	ldr	r3, [r3, #4]
 8009390:	68fa      	ldr	r2, [r7, #12]
 8009392:	4313      	orrs	r3, r2
 8009394:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	4a2f      	ldr	r2, [pc, #188]	; (8009458 <TIM_Base_SetConfig+0x114>)
 800939a:	4293      	cmp	r3, r2
 800939c:	d02b      	beq.n	80093f6 <TIM_Base_SetConfig+0xb2>
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093a4:	d027      	beq.n	80093f6 <TIM_Base_SetConfig+0xb2>
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	4a2c      	ldr	r2, [pc, #176]	; (800945c <TIM_Base_SetConfig+0x118>)
 80093aa:	4293      	cmp	r3, r2
 80093ac:	d023      	beq.n	80093f6 <TIM_Base_SetConfig+0xb2>
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	4a2b      	ldr	r2, [pc, #172]	; (8009460 <TIM_Base_SetConfig+0x11c>)
 80093b2:	4293      	cmp	r3, r2
 80093b4:	d01f      	beq.n	80093f6 <TIM_Base_SetConfig+0xb2>
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	4a2a      	ldr	r2, [pc, #168]	; (8009464 <TIM_Base_SetConfig+0x120>)
 80093ba:	4293      	cmp	r3, r2
 80093bc:	d01b      	beq.n	80093f6 <TIM_Base_SetConfig+0xb2>
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	4a29      	ldr	r2, [pc, #164]	; (8009468 <TIM_Base_SetConfig+0x124>)
 80093c2:	4293      	cmp	r3, r2
 80093c4:	d017      	beq.n	80093f6 <TIM_Base_SetConfig+0xb2>
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	4a28      	ldr	r2, [pc, #160]	; (800946c <TIM_Base_SetConfig+0x128>)
 80093ca:	4293      	cmp	r3, r2
 80093cc:	d013      	beq.n	80093f6 <TIM_Base_SetConfig+0xb2>
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	4a27      	ldr	r2, [pc, #156]	; (8009470 <TIM_Base_SetConfig+0x12c>)
 80093d2:	4293      	cmp	r3, r2
 80093d4:	d00f      	beq.n	80093f6 <TIM_Base_SetConfig+0xb2>
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	4a26      	ldr	r2, [pc, #152]	; (8009474 <TIM_Base_SetConfig+0x130>)
 80093da:	4293      	cmp	r3, r2
 80093dc:	d00b      	beq.n	80093f6 <TIM_Base_SetConfig+0xb2>
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	4a25      	ldr	r2, [pc, #148]	; (8009478 <TIM_Base_SetConfig+0x134>)
 80093e2:	4293      	cmp	r3, r2
 80093e4:	d007      	beq.n	80093f6 <TIM_Base_SetConfig+0xb2>
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	4a24      	ldr	r2, [pc, #144]	; (800947c <TIM_Base_SetConfig+0x138>)
 80093ea:	4293      	cmp	r3, r2
 80093ec:	d003      	beq.n	80093f6 <TIM_Base_SetConfig+0xb2>
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	4a23      	ldr	r2, [pc, #140]	; (8009480 <TIM_Base_SetConfig+0x13c>)
 80093f2:	4293      	cmp	r3, r2
 80093f4:	d108      	bne.n	8009408 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80093fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	68db      	ldr	r3, [r3, #12]
 8009402:	68fa      	ldr	r2, [r7, #12]
 8009404:	4313      	orrs	r3, r2
 8009406:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	695b      	ldr	r3, [r3, #20]
 8009412:	4313      	orrs	r3, r2
 8009414:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	68fa      	ldr	r2, [r7, #12]
 800941a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	689a      	ldr	r2, [r3, #8]
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009424:	683b      	ldr	r3, [r7, #0]
 8009426:	681a      	ldr	r2, [r3, #0]
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	4a0a      	ldr	r2, [pc, #40]	; (8009458 <TIM_Base_SetConfig+0x114>)
 8009430:	4293      	cmp	r3, r2
 8009432:	d003      	beq.n	800943c <TIM_Base_SetConfig+0xf8>
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	4a0c      	ldr	r2, [pc, #48]	; (8009468 <TIM_Base_SetConfig+0x124>)
 8009438:	4293      	cmp	r3, r2
 800943a:	d103      	bne.n	8009444 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800943c:	683b      	ldr	r3, [r7, #0]
 800943e:	691a      	ldr	r2, [r3, #16]
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2201      	movs	r2, #1
 8009448:	615a      	str	r2, [r3, #20]
}
 800944a:	bf00      	nop
 800944c:	3714      	adds	r7, #20
 800944e:	46bd      	mov	sp, r7
 8009450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009454:	4770      	bx	lr
 8009456:	bf00      	nop
 8009458:	40010000 	.word	0x40010000
 800945c:	40000400 	.word	0x40000400
 8009460:	40000800 	.word	0x40000800
 8009464:	40000c00 	.word	0x40000c00
 8009468:	40010400 	.word	0x40010400
 800946c:	40014000 	.word	0x40014000
 8009470:	40014400 	.word	0x40014400
 8009474:	40014800 	.word	0x40014800
 8009478:	40001800 	.word	0x40001800
 800947c:	40001c00 	.word	0x40001c00
 8009480:	40002000 	.word	0x40002000

08009484 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009484:	b480      	push	{r7}
 8009486:	b087      	sub	sp, #28
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
 800948c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6a1b      	ldr	r3, [r3, #32]
 8009492:	f023 0201 	bic.w	r2, r3, #1
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	6a1b      	ldr	r3, [r3, #32]
 800949e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	685b      	ldr	r3, [r3, #4]
 80094a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	699b      	ldr	r3, [r3, #24]
 80094aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80094b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	f023 0303 	bic.w	r3, r3, #3
 80094ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	68fa      	ldr	r2, [r7, #12]
 80094c2:	4313      	orrs	r3, r2
 80094c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80094c6:	697b      	ldr	r3, [r7, #20]
 80094c8:	f023 0302 	bic.w	r3, r3, #2
 80094cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	689b      	ldr	r3, [r3, #8]
 80094d2:	697a      	ldr	r2, [r7, #20]
 80094d4:	4313      	orrs	r3, r2
 80094d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	4a20      	ldr	r2, [pc, #128]	; (800955c <TIM_OC1_SetConfig+0xd8>)
 80094dc:	4293      	cmp	r3, r2
 80094de:	d003      	beq.n	80094e8 <TIM_OC1_SetConfig+0x64>
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	4a1f      	ldr	r2, [pc, #124]	; (8009560 <TIM_OC1_SetConfig+0xdc>)
 80094e4:	4293      	cmp	r3, r2
 80094e6:	d10c      	bne.n	8009502 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80094e8:	697b      	ldr	r3, [r7, #20]
 80094ea:	f023 0308 	bic.w	r3, r3, #8
 80094ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	68db      	ldr	r3, [r3, #12]
 80094f4:	697a      	ldr	r2, [r7, #20]
 80094f6:	4313      	orrs	r3, r2
 80094f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80094fa:	697b      	ldr	r3, [r7, #20]
 80094fc:	f023 0304 	bic.w	r3, r3, #4
 8009500:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	4a15      	ldr	r2, [pc, #84]	; (800955c <TIM_OC1_SetConfig+0xd8>)
 8009506:	4293      	cmp	r3, r2
 8009508:	d003      	beq.n	8009512 <TIM_OC1_SetConfig+0x8e>
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	4a14      	ldr	r2, [pc, #80]	; (8009560 <TIM_OC1_SetConfig+0xdc>)
 800950e:	4293      	cmp	r3, r2
 8009510:	d111      	bne.n	8009536 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009512:	693b      	ldr	r3, [r7, #16]
 8009514:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009518:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800951a:	693b      	ldr	r3, [r7, #16]
 800951c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009520:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	695b      	ldr	r3, [r3, #20]
 8009526:	693a      	ldr	r2, [r7, #16]
 8009528:	4313      	orrs	r3, r2
 800952a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	699b      	ldr	r3, [r3, #24]
 8009530:	693a      	ldr	r2, [r7, #16]
 8009532:	4313      	orrs	r3, r2
 8009534:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	693a      	ldr	r2, [r7, #16]
 800953a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	68fa      	ldr	r2, [r7, #12]
 8009540:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	685a      	ldr	r2, [r3, #4]
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	697a      	ldr	r2, [r7, #20]
 800954e:	621a      	str	r2, [r3, #32]
}
 8009550:	bf00      	nop
 8009552:	371c      	adds	r7, #28
 8009554:	46bd      	mov	sp, r7
 8009556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955a:	4770      	bx	lr
 800955c:	40010000 	.word	0x40010000
 8009560:	40010400 	.word	0x40010400

08009564 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009564:	b480      	push	{r7}
 8009566:	b087      	sub	sp, #28
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]
 800956c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	6a1b      	ldr	r3, [r3, #32]
 8009572:	f023 0210 	bic.w	r2, r3, #16
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	6a1b      	ldr	r3, [r3, #32]
 800957e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	685b      	ldr	r3, [r3, #4]
 8009584:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	699b      	ldr	r3, [r3, #24]
 800958a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009592:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800959a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	021b      	lsls	r3, r3, #8
 80095a2:	68fa      	ldr	r2, [r7, #12]
 80095a4:	4313      	orrs	r3, r2
 80095a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80095a8:	697b      	ldr	r3, [r7, #20]
 80095aa:	f023 0320 	bic.w	r3, r3, #32
 80095ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80095b0:	683b      	ldr	r3, [r7, #0]
 80095b2:	689b      	ldr	r3, [r3, #8]
 80095b4:	011b      	lsls	r3, r3, #4
 80095b6:	697a      	ldr	r2, [r7, #20]
 80095b8:	4313      	orrs	r3, r2
 80095ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	4a22      	ldr	r2, [pc, #136]	; (8009648 <TIM_OC2_SetConfig+0xe4>)
 80095c0:	4293      	cmp	r3, r2
 80095c2:	d003      	beq.n	80095cc <TIM_OC2_SetConfig+0x68>
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	4a21      	ldr	r2, [pc, #132]	; (800964c <TIM_OC2_SetConfig+0xe8>)
 80095c8:	4293      	cmp	r3, r2
 80095ca:	d10d      	bne.n	80095e8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80095cc:	697b      	ldr	r3, [r7, #20]
 80095ce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80095d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80095d4:	683b      	ldr	r3, [r7, #0]
 80095d6:	68db      	ldr	r3, [r3, #12]
 80095d8:	011b      	lsls	r3, r3, #4
 80095da:	697a      	ldr	r2, [r7, #20]
 80095dc:	4313      	orrs	r3, r2
 80095de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80095e0:	697b      	ldr	r3, [r7, #20]
 80095e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80095e6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	4a17      	ldr	r2, [pc, #92]	; (8009648 <TIM_OC2_SetConfig+0xe4>)
 80095ec:	4293      	cmp	r3, r2
 80095ee:	d003      	beq.n	80095f8 <TIM_OC2_SetConfig+0x94>
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	4a16      	ldr	r2, [pc, #88]	; (800964c <TIM_OC2_SetConfig+0xe8>)
 80095f4:	4293      	cmp	r3, r2
 80095f6:	d113      	bne.n	8009620 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80095f8:	693b      	ldr	r3, [r7, #16]
 80095fa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80095fe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009600:	693b      	ldr	r3, [r7, #16]
 8009602:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009606:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009608:	683b      	ldr	r3, [r7, #0]
 800960a:	695b      	ldr	r3, [r3, #20]
 800960c:	009b      	lsls	r3, r3, #2
 800960e:	693a      	ldr	r2, [r7, #16]
 8009610:	4313      	orrs	r3, r2
 8009612:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	699b      	ldr	r3, [r3, #24]
 8009618:	009b      	lsls	r3, r3, #2
 800961a:	693a      	ldr	r2, [r7, #16]
 800961c:	4313      	orrs	r3, r2
 800961e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	693a      	ldr	r2, [r7, #16]
 8009624:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	68fa      	ldr	r2, [r7, #12]
 800962a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800962c:	683b      	ldr	r3, [r7, #0]
 800962e:	685a      	ldr	r2, [r3, #4]
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	697a      	ldr	r2, [r7, #20]
 8009638:	621a      	str	r2, [r3, #32]
}
 800963a:	bf00      	nop
 800963c:	371c      	adds	r7, #28
 800963e:	46bd      	mov	sp, r7
 8009640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009644:	4770      	bx	lr
 8009646:	bf00      	nop
 8009648:	40010000 	.word	0x40010000
 800964c:	40010400 	.word	0x40010400

08009650 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009650:	b480      	push	{r7}
 8009652:	b087      	sub	sp, #28
 8009654:	af00      	add	r7, sp, #0
 8009656:	6078      	str	r0, [r7, #4]
 8009658:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	6a1b      	ldr	r3, [r3, #32]
 800965e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	6a1b      	ldr	r3, [r3, #32]
 800966a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	685b      	ldr	r3, [r3, #4]
 8009670:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	69db      	ldr	r3, [r3, #28]
 8009676:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800967e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	f023 0303 	bic.w	r3, r3, #3
 8009686:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009688:	683b      	ldr	r3, [r7, #0]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	68fa      	ldr	r2, [r7, #12]
 800968e:	4313      	orrs	r3, r2
 8009690:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009692:	697b      	ldr	r3, [r7, #20]
 8009694:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009698:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800969a:	683b      	ldr	r3, [r7, #0]
 800969c:	689b      	ldr	r3, [r3, #8]
 800969e:	021b      	lsls	r3, r3, #8
 80096a0:	697a      	ldr	r2, [r7, #20]
 80096a2:	4313      	orrs	r3, r2
 80096a4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	4a21      	ldr	r2, [pc, #132]	; (8009730 <TIM_OC3_SetConfig+0xe0>)
 80096aa:	4293      	cmp	r3, r2
 80096ac:	d003      	beq.n	80096b6 <TIM_OC3_SetConfig+0x66>
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	4a20      	ldr	r2, [pc, #128]	; (8009734 <TIM_OC3_SetConfig+0xe4>)
 80096b2:	4293      	cmp	r3, r2
 80096b4:	d10d      	bne.n	80096d2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80096b6:	697b      	ldr	r3, [r7, #20]
 80096b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80096bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80096be:	683b      	ldr	r3, [r7, #0]
 80096c0:	68db      	ldr	r3, [r3, #12]
 80096c2:	021b      	lsls	r3, r3, #8
 80096c4:	697a      	ldr	r2, [r7, #20]
 80096c6:	4313      	orrs	r3, r2
 80096c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80096ca:	697b      	ldr	r3, [r7, #20]
 80096cc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80096d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	4a16      	ldr	r2, [pc, #88]	; (8009730 <TIM_OC3_SetConfig+0xe0>)
 80096d6:	4293      	cmp	r3, r2
 80096d8:	d003      	beq.n	80096e2 <TIM_OC3_SetConfig+0x92>
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	4a15      	ldr	r2, [pc, #84]	; (8009734 <TIM_OC3_SetConfig+0xe4>)
 80096de:	4293      	cmp	r3, r2
 80096e0:	d113      	bne.n	800970a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80096e2:	693b      	ldr	r3, [r7, #16]
 80096e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80096e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80096ea:	693b      	ldr	r3, [r7, #16]
 80096ec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80096f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	695b      	ldr	r3, [r3, #20]
 80096f6:	011b      	lsls	r3, r3, #4
 80096f8:	693a      	ldr	r2, [r7, #16]
 80096fa:	4313      	orrs	r3, r2
 80096fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80096fe:	683b      	ldr	r3, [r7, #0]
 8009700:	699b      	ldr	r3, [r3, #24]
 8009702:	011b      	lsls	r3, r3, #4
 8009704:	693a      	ldr	r2, [r7, #16]
 8009706:	4313      	orrs	r3, r2
 8009708:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	693a      	ldr	r2, [r7, #16]
 800970e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	68fa      	ldr	r2, [r7, #12]
 8009714:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009716:	683b      	ldr	r3, [r7, #0]
 8009718:	685a      	ldr	r2, [r3, #4]
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	697a      	ldr	r2, [r7, #20]
 8009722:	621a      	str	r2, [r3, #32]
}
 8009724:	bf00      	nop
 8009726:	371c      	adds	r7, #28
 8009728:	46bd      	mov	sp, r7
 800972a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972e:	4770      	bx	lr
 8009730:	40010000 	.word	0x40010000
 8009734:	40010400 	.word	0x40010400

08009738 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009738:	b480      	push	{r7}
 800973a:	b087      	sub	sp, #28
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
 8009740:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	6a1b      	ldr	r3, [r3, #32]
 8009746:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	6a1b      	ldr	r3, [r3, #32]
 8009752:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	685b      	ldr	r3, [r3, #4]
 8009758:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	69db      	ldr	r3, [r3, #28]
 800975e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009766:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800976e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009770:	683b      	ldr	r3, [r7, #0]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	021b      	lsls	r3, r3, #8
 8009776:	68fa      	ldr	r2, [r7, #12]
 8009778:	4313      	orrs	r3, r2
 800977a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800977c:	693b      	ldr	r3, [r7, #16]
 800977e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009782:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	689b      	ldr	r3, [r3, #8]
 8009788:	031b      	lsls	r3, r3, #12
 800978a:	693a      	ldr	r2, [r7, #16]
 800978c:	4313      	orrs	r3, r2
 800978e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	4a12      	ldr	r2, [pc, #72]	; (80097dc <TIM_OC4_SetConfig+0xa4>)
 8009794:	4293      	cmp	r3, r2
 8009796:	d003      	beq.n	80097a0 <TIM_OC4_SetConfig+0x68>
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	4a11      	ldr	r2, [pc, #68]	; (80097e0 <TIM_OC4_SetConfig+0xa8>)
 800979c:	4293      	cmp	r3, r2
 800979e:	d109      	bne.n	80097b4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80097a0:	697b      	ldr	r3, [r7, #20]
 80097a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80097a6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	695b      	ldr	r3, [r3, #20]
 80097ac:	019b      	lsls	r3, r3, #6
 80097ae:	697a      	ldr	r2, [r7, #20]
 80097b0:	4313      	orrs	r3, r2
 80097b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	697a      	ldr	r2, [r7, #20]
 80097b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	68fa      	ldr	r2, [r7, #12]
 80097be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80097c0:	683b      	ldr	r3, [r7, #0]
 80097c2:	685a      	ldr	r2, [r3, #4]
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	693a      	ldr	r2, [r7, #16]
 80097cc:	621a      	str	r2, [r3, #32]
}
 80097ce:	bf00      	nop
 80097d0:	371c      	adds	r7, #28
 80097d2:	46bd      	mov	sp, r7
 80097d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d8:	4770      	bx	lr
 80097da:	bf00      	nop
 80097dc:	40010000 	.word	0x40010000
 80097e0:	40010400 	.word	0x40010400

080097e4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80097e4:	b480      	push	{r7}
 80097e6:	b087      	sub	sp, #28
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	60f8      	str	r0, [r7, #12]
 80097ec:	60b9      	str	r1, [r7, #8]
 80097ee:	607a      	str	r2, [r7, #4]
 80097f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	6a1b      	ldr	r3, [r3, #32]
 80097f6:	f023 0201 	bic.w	r2, r3, #1
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	699b      	ldr	r3, [r3, #24]
 8009802:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	6a1b      	ldr	r3, [r3, #32]
 8009808:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	4a28      	ldr	r2, [pc, #160]	; (80098b0 <TIM_TI1_SetConfig+0xcc>)
 800980e:	4293      	cmp	r3, r2
 8009810:	d01b      	beq.n	800984a <TIM_TI1_SetConfig+0x66>
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009818:	d017      	beq.n	800984a <TIM_TI1_SetConfig+0x66>
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	4a25      	ldr	r2, [pc, #148]	; (80098b4 <TIM_TI1_SetConfig+0xd0>)
 800981e:	4293      	cmp	r3, r2
 8009820:	d013      	beq.n	800984a <TIM_TI1_SetConfig+0x66>
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	4a24      	ldr	r2, [pc, #144]	; (80098b8 <TIM_TI1_SetConfig+0xd4>)
 8009826:	4293      	cmp	r3, r2
 8009828:	d00f      	beq.n	800984a <TIM_TI1_SetConfig+0x66>
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	4a23      	ldr	r2, [pc, #140]	; (80098bc <TIM_TI1_SetConfig+0xd8>)
 800982e:	4293      	cmp	r3, r2
 8009830:	d00b      	beq.n	800984a <TIM_TI1_SetConfig+0x66>
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	4a22      	ldr	r2, [pc, #136]	; (80098c0 <TIM_TI1_SetConfig+0xdc>)
 8009836:	4293      	cmp	r3, r2
 8009838:	d007      	beq.n	800984a <TIM_TI1_SetConfig+0x66>
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	4a21      	ldr	r2, [pc, #132]	; (80098c4 <TIM_TI1_SetConfig+0xe0>)
 800983e:	4293      	cmp	r3, r2
 8009840:	d003      	beq.n	800984a <TIM_TI1_SetConfig+0x66>
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	4a20      	ldr	r2, [pc, #128]	; (80098c8 <TIM_TI1_SetConfig+0xe4>)
 8009846:	4293      	cmp	r3, r2
 8009848:	d101      	bne.n	800984e <TIM_TI1_SetConfig+0x6a>
 800984a:	2301      	movs	r3, #1
 800984c:	e000      	b.n	8009850 <TIM_TI1_SetConfig+0x6c>
 800984e:	2300      	movs	r3, #0
 8009850:	2b00      	cmp	r3, #0
 8009852:	d008      	beq.n	8009866 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8009854:	697b      	ldr	r3, [r7, #20]
 8009856:	f023 0303 	bic.w	r3, r3, #3
 800985a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800985c:	697a      	ldr	r2, [r7, #20]
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	4313      	orrs	r3, r2
 8009862:	617b      	str	r3, [r7, #20]
 8009864:	e003      	b.n	800986e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8009866:	697b      	ldr	r3, [r7, #20]
 8009868:	f043 0301 	orr.w	r3, r3, #1
 800986c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800986e:	697b      	ldr	r3, [r7, #20]
 8009870:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009874:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8009876:	683b      	ldr	r3, [r7, #0]
 8009878:	011b      	lsls	r3, r3, #4
 800987a:	b2db      	uxtb	r3, r3
 800987c:	697a      	ldr	r2, [r7, #20]
 800987e:	4313      	orrs	r3, r2
 8009880:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009882:	693b      	ldr	r3, [r7, #16]
 8009884:	f023 030a 	bic.w	r3, r3, #10
 8009888:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800988a:	68bb      	ldr	r3, [r7, #8]
 800988c:	f003 030a 	and.w	r3, r3, #10
 8009890:	693a      	ldr	r2, [r7, #16]
 8009892:	4313      	orrs	r3, r2
 8009894:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	697a      	ldr	r2, [r7, #20]
 800989a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	693a      	ldr	r2, [r7, #16]
 80098a0:	621a      	str	r2, [r3, #32]
}
 80098a2:	bf00      	nop
 80098a4:	371c      	adds	r7, #28
 80098a6:	46bd      	mov	sp, r7
 80098a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ac:	4770      	bx	lr
 80098ae:	bf00      	nop
 80098b0:	40010000 	.word	0x40010000
 80098b4:	40000400 	.word	0x40000400
 80098b8:	40000800 	.word	0x40000800
 80098bc:	40000c00 	.word	0x40000c00
 80098c0:	40010400 	.word	0x40010400
 80098c4:	40014000 	.word	0x40014000
 80098c8:	40001800 	.word	0x40001800

080098cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80098cc:	b480      	push	{r7}
 80098ce:	b087      	sub	sp, #28
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	60f8      	str	r0, [r7, #12]
 80098d4:	60b9      	str	r1, [r7, #8]
 80098d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	6a1b      	ldr	r3, [r3, #32]
 80098dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	6a1b      	ldr	r3, [r3, #32]
 80098e2:	f023 0201 	bic.w	r2, r3, #1
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	699b      	ldr	r3, [r3, #24]
 80098ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80098f0:	693b      	ldr	r3, [r7, #16]
 80098f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80098f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	011b      	lsls	r3, r3, #4
 80098fc:	693a      	ldr	r2, [r7, #16]
 80098fe:	4313      	orrs	r3, r2
 8009900:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009902:	697b      	ldr	r3, [r7, #20]
 8009904:	f023 030a 	bic.w	r3, r3, #10
 8009908:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800990a:	697a      	ldr	r2, [r7, #20]
 800990c:	68bb      	ldr	r3, [r7, #8]
 800990e:	4313      	orrs	r3, r2
 8009910:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	693a      	ldr	r2, [r7, #16]
 8009916:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	697a      	ldr	r2, [r7, #20]
 800991c:	621a      	str	r2, [r3, #32]
}
 800991e:	bf00      	nop
 8009920:	371c      	adds	r7, #28
 8009922:	46bd      	mov	sp, r7
 8009924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009928:	4770      	bx	lr

0800992a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800992a:	b480      	push	{r7}
 800992c:	b087      	sub	sp, #28
 800992e:	af00      	add	r7, sp, #0
 8009930:	60f8      	str	r0, [r7, #12]
 8009932:	60b9      	str	r1, [r7, #8]
 8009934:	607a      	str	r2, [r7, #4]
 8009936:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	6a1b      	ldr	r3, [r3, #32]
 800993c:	f023 0210 	bic.w	r2, r3, #16
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	699b      	ldr	r3, [r3, #24]
 8009948:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	6a1b      	ldr	r3, [r3, #32]
 800994e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8009950:	697b      	ldr	r3, [r7, #20]
 8009952:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009956:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	021b      	lsls	r3, r3, #8
 800995c:	697a      	ldr	r2, [r7, #20]
 800995e:	4313      	orrs	r3, r2
 8009960:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009962:	697b      	ldr	r3, [r7, #20]
 8009964:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009968:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800996a:	683b      	ldr	r3, [r7, #0]
 800996c:	031b      	lsls	r3, r3, #12
 800996e:	b29b      	uxth	r3, r3
 8009970:	697a      	ldr	r2, [r7, #20]
 8009972:	4313      	orrs	r3, r2
 8009974:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009976:	693b      	ldr	r3, [r7, #16]
 8009978:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800997c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800997e:	68bb      	ldr	r3, [r7, #8]
 8009980:	011b      	lsls	r3, r3, #4
 8009982:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8009986:	693a      	ldr	r2, [r7, #16]
 8009988:	4313      	orrs	r3, r2
 800998a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	697a      	ldr	r2, [r7, #20]
 8009990:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	693a      	ldr	r2, [r7, #16]
 8009996:	621a      	str	r2, [r3, #32]
}
 8009998:	bf00      	nop
 800999a:	371c      	adds	r7, #28
 800999c:	46bd      	mov	sp, r7
 800999e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a2:	4770      	bx	lr

080099a4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80099a4:	b480      	push	{r7}
 80099a6:	b087      	sub	sp, #28
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	60f8      	str	r0, [r7, #12]
 80099ac:	60b9      	str	r1, [r7, #8]
 80099ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	6a1b      	ldr	r3, [r3, #32]
 80099b4:	f023 0210 	bic.w	r2, r3, #16
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	699b      	ldr	r3, [r3, #24]
 80099c0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	6a1b      	ldr	r3, [r3, #32]
 80099c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80099c8:	697b      	ldr	r3, [r7, #20]
 80099ca:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80099ce:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	031b      	lsls	r3, r3, #12
 80099d4:	697a      	ldr	r2, [r7, #20]
 80099d6:	4313      	orrs	r3, r2
 80099d8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80099da:	693b      	ldr	r3, [r7, #16]
 80099dc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80099e0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80099e2:	68bb      	ldr	r3, [r7, #8]
 80099e4:	011b      	lsls	r3, r3, #4
 80099e6:	693a      	ldr	r2, [r7, #16]
 80099e8:	4313      	orrs	r3, r2
 80099ea:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	697a      	ldr	r2, [r7, #20]
 80099f0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	693a      	ldr	r2, [r7, #16]
 80099f6:	621a      	str	r2, [r3, #32]
}
 80099f8:	bf00      	nop
 80099fa:	371c      	adds	r7, #28
 80099fc:	46bd      	mov	sp, r7
 80099fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a02:	4770      	bx	lr

08009a04 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009a04:	b480      	push	{r7}
 8009a06:	b087      	sub	sp, #28
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	60f8      	str	r0, [r7, #12]
 8009a0c:	60b9      	str	r1, [r7, #8]
 8009a0e:	607a      	str	r2, [r7, #4]
 8009a10:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	6a1b      	ldr	r3, [r3, #32]
 8009a16:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	69db      	ldr	r3, [r3, #28]
 8009a22:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	6a1b      	ldr	r3, [r3, #32]
 8009a28:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8009a2a:	697b      	ldr	r3, [r7, #20]
 8009a2c:	f023 0303 	bic.w	r3, r3, #3
 8009a30:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8009a32:	697a      	ldr	r2, [r7, #20]
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	4313      	orrs	r3, r2
 8009a38:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8009a3a:	697b      	ldr	r3, [r7, #20]
 8009a3c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009a40:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8009a42:	683b      	ldr	r3, [r7, #0]
 8009a44:	011b      	lsls	r3, r3, #4
 8009a46:	b2db      	uxtb	r3, r3
 8009a48:	697a      	ldr	r2, [r7, #20]
 8009a4a:	4313      	orrs	r3, r2
 8009a4c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8009a4e:	693b      	ldr	r3, [r7, #16]
 8009a50:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8009a54:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8009a56:	68bb      	ldr	r3, [r7, #8]
 8009a58:	021b      	lsls	r3, r3, #8
 8009a5a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8009a5e:	693a      	ldr	r2, [r7, #16]
 8009a60:	4313      	orrs	r3, r2
 8009a62:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	697a      	ldr	r2, [r7, #20]
 8009a68:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	693a      	ldr	r2, [r7, #16]
 8009a6e:	621a      	str	r2, [r3, #32]
}
 8009a70:	bf00      	nop
 8009a72:	371c      	adds	r7, #28
 8009a74:	46bd      	mov	sp, r7
 8009a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7a:	4770      	bx	lr

08009a7c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009a7c:	b480      	push	{r7}
 8009a7e:	b087      	sub	sp, #28
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	60f8      	str	r0, [r7, #12]
 8009a84:	60b9      	str	r1, [r7, #8]
 8009a86:	607a      	str	r2, [r7, #4]
 8009a88:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	6a1b      	ldr	r3, [r3, #32]
 8009a8e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	69db      	ldr	r3, [r3, #28]
 8009a9a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	6a1b      	ldr	r3, [r3, #32]
 8009aa0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8009aa2:	697b      	ldr	r3, [r7, #20]
 8009aa4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009aa8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	021b      	lsls	r3, r3, #8
 8009aae:	697a      	ldr	r2, [r7, #20]
 8009ab0:	4313      	orrs	r3, r2
 8009ab2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8009ab4:	697b      	ldr	r3, [r7, #20]
 8009ab6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009aba:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009abc:	683b      	ldr	r3, [r7, #0]
 8009abe:	031b      	lsls	r3, r3, #12
 8009ac0:	b29b      	uxth	r3, r3
 8009ac2:	697a      	ldr	r2, [r7, #20]
 8009ac4:	4313      	orrs	r3, r2
 8009ac6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8009ac8:	693b      	ldr	r3, [r7, #16]
 8009aca:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8009ace:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8009ad0:	68bb      	ldr	r3, [r7, #8]
 8009ad2:	031b      	lsls	r3, r3, #12
 8009ad4:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8009ad8:	693a      	ldr	r2, [r7, #16]
 8009ada:	4313      	orrs	r3, r2
 8009adc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	697a      	ldr	r2, [r7, #20]
 8009ae2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	693a      	ldr	r2, [r7, #16]
 8009ae8:	621a      	str	r2, [r3, #32]
}
 8009aea:	bf00      	nop
 8009aec:	371c      	adds	r7, #28
 8009aee:	46bd      	mov	sp, r7
 8009af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af4:	4770      	bx	lr

08009af6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009af6:	b480      	push	{r7}
 8009af8:	b085      	sub	sp, #20
 8009afa:	af00      	add	r7, sp, #0
 8009afc:	6078      	str	r0, [r7, #4]
 8009afe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	689b      	ldr	r3, [r3, #8]
 8009b04:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b0c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009b0e:	683a      	ldr	r2, [r7, #0]
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	4313      	orrs	r3, r2
 8009b14:	f043 0307 	orr.w	r3, r3, #7
 8009b18:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	68fa      	ldr	r2, [r7, #12]
 8009b1e:	609a      	str	r2, [r3, #8]
}
 8009b20:	bf00      	nop
 8009b22:	3714      	adds	r7, #20
 8009b24:	46bd      	mov	sp, r7
 8009b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2a:	4770      	bx	lr

08009b2c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009b2c:	b480      	push	{r7}
 8009b2e:	b087      	sub	sp, #28
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	60f8      	str	r0, [r7, #12]
 8009b34:	60b9      	str	r1, [r7, #8]
 8009b36:	607a      	str	r2, [r7, #4]
 8009b38:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	689b      	ldr	r3, [r3, #8]
 8009b3e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009b40:	697b      	ldr	r3, [r7, #20]
 8009b42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009b46:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	021a      	lsls	r2, r3, #8
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	431a      	orrs	r2, r3
 8009b50:	68bb      	ldr	r3, [r7, #8]
 8009b52:	4313      	orrs	r3, r2
 8009b54:	697a      	ldr	r2, [r7, #20]
 8009b56:	4313      	orrs	r3, r2
 8009b58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	697a      	ldr	r2, [r7, #20]
 8009b5e:	609a      	str	r2, [r3, #8]
}
 8009b60:	bf00      	nop
 8009b62:	371c      	adds	r7, #28
 8009b64:	46bd      	mov	sp, r7
 8009b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b6a:	4770      	bx	lr

08009b6c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009b6c:	b480      	push	{r7}
 8009b6e:	b087      	sub	sp, #28
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	60f8      	str	r0, [r7, #12]
 8009b74:	60b9      	str	r1, [r7, #8]
 8009b76:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009b78:	68bb      	ldr	r3, [r7, #8]
 8009b7a:	f003 031f 	and.w	r3, r3, #31
 8009b7e:	2201      	movs	r2, #1
 8009b80:	fa02 f303 	lsl.w	r3, r2, r3
 8009b84:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	6a1a      	ldr	r2, [r3, #32]
 8009b8a:	697b      	ldr	r3, [r7, #20]
 8009b8c:	43db      	mvns	r3, r3
 8009b8e:	401a      	ands	r2, r3
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	6a1a      	ldr	r2, [r3, #32]
 8009b98:	68bb      	ldr	r3, [r7, #8]
 8009b9a:	f003 031f 	and.w	r3, r3, #31
 8009b9e:	6879      	ldr	r1, [r7, #4]
 8009ba0:	fa01 f303 	lsl.w	r3, r1, r3
 8009ba4:	431a      	orrs	r2, r3
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	621a      	str	r2, [r3, #32]
}
 8009baa:	bf00      	nop
 8009bac:	371c      	adds	r7, #28
 8009bae:	46bd      	mov	sp, r7
 8009bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb4:	4770      	bx	lr
	...

08009bb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009bb8:	b480      	push	{r7}
 8009bba:	b085      	sub	sp, #20
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	6078      	str	r0, [r7, #4]
 8009bc0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009bc8:	2b01      	cmp	r3, #1
 8009bca:	d101      	bne.n	8009bd0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009bcc:	2302      	movs	r3, #2
 8009bce:	e05a      	b.n	8009c86 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	2201      	movs	r2, #1
 8009bd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2202      	movs	r2, #2
 8009bdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	685b      	ldr	r3, [r3, #4]
 8009be6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	689b      	ldr	r3, [r3, #8]
 8009bee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009bf6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009bf8:	683b      	ldr	r3, [r7, #0]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	68fa      	ldr	r2, [r7, #12]
 8009bfe:	4313      	orrs	r3, r2
 8009c00:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	68fa      	ldr	r2, [r7, #12]
 8009c08:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	4a21      	ldr	r2, [pc, #132]	; (8009c94 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009c10:	4293      	cmp	r3, r2
 8009c12:	d022      	beq.n	8009c5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009c1c:	d01d      	beq.n	8009c5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	4a1d      	ldr	r2, [pc, #116]	; (8009c98 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009c24:	4293      	cmp	r3, r2
 8009c26:	d018      	beq.n	8009c5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	4a1b      	ldr	r2, [pc, #108]	; (8009c9c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009c2e:	4293      	cmp	r3, r2
 8009c30:	d013      	beq.n	8009c5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	4a1a      	ldr	r2, [pc, #104]	; (8009ca0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009c38:	4293      	cmp	r3, r2
 8009c3a:	d00e      	beq.n	8009c5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	4a18      	ldr	r2, [pc, #96]	; (8009ca4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009c42:	4293      	cmp	r3, r2
 8009c44:	d009      	beq.n	8009c5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	4a17      	ldr	r2, [pc, #92]	; (8009ca8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009c4c:	4293      	cmp	r3, r2
 8009c4e:	d004      	beq.n	8009c5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	4a15      	ldr	r2, [pc, #84]	; (8009cac <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009c56:	4293      	cmp	r3, r2
 8009c58:	d10c      	bne.n	8009c74 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009c5a:	68bb      	ldr	r3, [r7, #8]
 8009c5c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009c60:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009c62:	683b      	ldr	r3, [r7, #0]
 8009c64:	685b      	ldr	r3, [r3, #4]
 8009c66:	68ba      	ldr	r2, [r7, #8]
 8009c68:	4313      	orrs	r3, r2
 8009c6a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	68ba      	ldr	r2, [r7, #8]
 8009c72:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2201      	movs	r2, #1
 8009c78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	2200      	movs	r2, #0
 8009c80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009c84:	2300      	movs	r3, #0
}
 8009c86:	4618      	mov	r0, r3
 8009c88:	3714      	adds	r7, #20
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c90:	4770      	bx	lr
 8009c92:	bf00      	nop
 8009c94:	40010000 	.word	0x40010000
 8009c98:	40000400 	.word	0x40000400
 8009c9c:	40000800 	.word	0x40000800
 8009ca0:	40000c00 	.word	0x40000c00
 8009ca4:	40010400 	.word	0x40010400
 8009ca8:	40014000 	.word	0x40014000
 8009cac:	40001800 	.word	0x40001800

08009cb0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009cb0:	b480      	push	{r7}
 8009cb2:	b085      	sub	sp, #20
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]
 8009cb8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009cba:	2300      	movs	r3, #0
 8009cbc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009cc4:	2b01      	cmp	r3, #1
 8009cc6:	d101      	bne.n	8009ccc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009cc8:	2302      	movs	r3, #2
 8009cca:	e03d      	b.n	8009d48 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	2201      	movs	r2, #1
 8009cd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009cda:	683b      	ldr	r3, [r7, #0]
 8009cdc:	68db      	ldr	r3, [r3, #12]
 8009cde:	4313      	orrs	r3, r2
 8009ce0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009ce8:	683b      	ldr	r3, [r7, #0]
 8009cea:	689b      	ldr	r3, [r3, #8]
 8009cec:	4313      	orrs	r3, r2
 8009cee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009cf6:	683b      	ldr	r3, [r7, #0]
 8009cf8:	685b      	ldr	r3, [r3, #4]
 8009cfa:	4313      	orrs	r3, r2
 8009cfc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009d04:	683b      	ldr	r3, [r7, #0]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	4313      	orrs	r3, r2
 8009d0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009d12:	683b      	ldr	r3, [r7, #0]
 8009d14:	691b      	ldr	r3, [r3, #16]
 8009d16:	4313      	orrs	r3, r2
 8009d18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009d20:	683b      	ldr	r3, [r7, #0]
 8009d22:	695b      	ldr	r3, [r3, #20]
 8009d24:	4313      	orrs	r3, r2
 8009d26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009d2e:	683b      	ldr	r3, [r7, #0]
 8009d30:	69db      	ldr	r3, [r3, #28]
 8009d32:	4313      	orrs	r3, r2
 8009d34:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	68fa      	ldr	r2, [r7, #12]
 8009d3c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	2200      	movs	r2, #0
 8009d42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009d46:	2300      	movs	r3, #0
}
 8009d48:	4618      	mov	r0, r3
 8009d4a:	3714      	adds	r7, #20
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d52:	4770      	bx	lr

08009d54 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009d54:	b480      	push	{r7}
 8009d56:	b083      	sub	sp, #12
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009d5c:	bf00      	nop
 8009d5e:	370c      	adds	r7, #12
 8009d60:	46bd      	mov	sp, r7
 8009d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d66:	4770      	bx	lr

08009d68 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009d68:	b480      	push	{r7}
 8009d6a:	b083      	sub	sp, #12
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009d70:	bf00      	nop
 8009d72:	370c      	adds	r7, #12
 8009d74:	46bd      	mov	sp, r7
 8009d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7a:	4770      	bx	lr

08009d7c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b082      	sub	sp, #8
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d101      	bne.n	8009d8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009d8a:	2301      	movs	r3, #1
 8009d8c:	e03f      	b.n	8009e0e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009d94:	b2db      	uxtb	r3, r3
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d106      	bne.n	8009da8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	2200      	movs	r2, #0
 8009d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009da2:	6878      	ldr	r0, [r7, #4]
 8009da4:	f7f9 fd60 	bl	8003868 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	2224      	movs	r2, #36	; 0x24
 8009dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	68da      	ldr	r2, [r3, #12]
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009dbe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009dc0:	6878      	ldr	r0, [r7, #4]
 8009dc2:	f000 fe81 	bl	800aac8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	691a      	ldr	r2, [r3, #16]
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009dd4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	695a      	ldr	r2, [r3, #20]
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009de4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	68da      	ldr	r2, [r3, #12]
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009df4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	2200      	movs	r2, #0
 8009dfa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	2220      	movs	r2, #32
 8009e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	2220      	movs	r2, #32
 8009e08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009e0c:	2300      	movs	r3, #0
}
 8009e0e:	4618      	mov	r0, r3
 8009e10:	3708      	adds	r7, #8
 8009e12:	46bd      	mov	sp, r7
 8009e14:	bd80      	pop	{r7, pc}

08009e16 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009e16:	b580      	push	{r7, lr}
 8009e18:	b08a      	sub	sp, #40	; 0x28
 8009e1a:	af02      	add	r7, sp, #8
 8009e1c:	60f8      	str	r0, [r7, #12]
 8009e1e:	60b9      	str	r1, [r7, #8]
 8009e20:	603b      	str	r3, [r7, #0]
 8009e22:	4613      	mov	r3, r2
 8009e24:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009e26:	2300      	movs	r3, #0
 8009e28:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009e30:	b2db      	uxtb	r3, r3
 8009e32:	2b20      	cmp	r3, #32
 8009e34:	d17c      	bne.n	8009f30 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009e36:	68bb      	ldr	r3, [r7, #8]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d002      	beq.n	8009e42 <HAL_UART_Transmit+0x2c>
 8009e3c:	88fb      	ldrh	r3, [r7, #6]
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d101      	bne.n	8009e46 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009e42:	2301      	movs	r3, #1
 8009e44:	e075      	b.n	8009f32 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009e4c:	2b01      	cmp	r3, #1
 8009e4e:	d101      	bne.n	8009e54 <HAL_UART_Transmit+0x3e>
 8009e50:	2302      	movs	r3, #2
 8009e52:	e06e      	b.n	8009f32 <HAL_UART_Transmit+0x11c>
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	2201      	movs	r2, #1
 8009e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	2200      	movs	r2, #0
 8009e60:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	2221      	movs	r2, #33	; 0x21
 8009e66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009e6a:	f7f9 fe75 	bl	8003b58 <HAL_GetTick>
 8009e6e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	88fa      	ldrh	r2, [r7, #6]
 8009e74:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	88fa      	ldrh	r2, [r7, #6]
 8009e7a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	689b      	ldr	r3, [r3, #8]
 8009e80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e84:	d108      	bne.n	8009e98 <HAL_UART_Transmit+0x82>
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	691b      	ldr	r3, [r3, #16]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d104      	bne.n	8009e98 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8009e8e:	2300      	movs	r3, #0
 8009e90:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009e92:	68bb      	ldr	r3, [r7, #8]
 8009e94:	61bb      	str	r3, [r7, #24]
 8009e96:	e003      	b.n	8009ea0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8009e98:	68bb      	ldr	r3, [r7, #8]
 8009e9a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8009ea8:	e02a      	b.n	8009f00 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009eaa:	683b      	ldr	r3, [r7, #0]
 8009eac:	9300      	str	r3, [sp, #0]
 8009eae:	697b      	ldr	r3, [r7, #20]
 8009eb0:	2200      	movs	r2, #0
 8009eb2:	2180      	movs	r1, #128	; 0x80
 8009eb4:	68f8      	ldr	r0, [r7, #12]
 8009eb6:	f000 fbc1 	bl	800a63c <UART_WaitOnFlagUntilTimeout>
 8009eba:	4603      	mov	r3, r0
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d001      	beq.n	8009ec4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8009ec0:	2303      	movs	r3, #3
 8009ec2:	e036      	b.n	8009f32 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8009ec4:	69fb      	ldr	r3, [r7, #28]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d10b      	bne.n	8009ee2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009eca:	69bb      	ldr	r3, [r7, #24]
 8009ecc:	881b      	ldrh	r3, [r3, #0]
 8009ece:	461a      	mov	r2, r3
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009ed8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009eda:	69bb      	ldr	r3, [r7, #24]
 8009edc:	3302      	adds	r3, #2
 8009ede:	61bb      	str	r3, [r7, #24]
 8009ee0:	e007      	b.n	8009ef2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009ee2:	69fb      	ldr	r3, [r7, #28]
 8009ee4:	781a      	ldrb	r2, [r3, #0]
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009eec:	69fb      	ldr	r3, [r7, #28]
 8009eee:	3301      	adds	r3, #1
 8009ef0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009ef6:	b29b      	uxth	r3, r3
 8009ef8:	3b01      	subs	r3, #1
 8009efa:	b29a      	uxth	r2, r3
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009f04:	b29b      	uxth	r3, r3
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d1cf      	bne.n	8009eaa <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009f0a:	683b      	ldr	r3, [r7, #0]
 8009f0c:	9300      	str	r3, [sp, #0]
 8009f0e:	697b      	ldr	r3, [r7, #20]
 8009f10:	2200      	movs	r2, #0
 8009f12:	2140      	movs	r1, #64	; 0x40
 8009f14:	68f8      	ldr	r0, [r7, #12]
 8009f16:	f000 fb91 	bl	800a63c <UART_WaitOnFlagUntilTimeout>
 8009f1a:	4603      	mov	r3, r0
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d001      	beq.n	8009f24 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009f20:	2303      	movs	r3, #3
 8009f22:	e006      	b.n	8009f32 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	2220      	movs	r2, #32
 8009f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	e000      	b.n	8009f32 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8009f30:	2302      	movs	r3, #2
  }
}
 8009f32:	4618      	mov	r0, r3
 8009f34:	3720      	adds	r7, #32
 8009f36:	46bd      	mov	sp, r7
 8009f38:	bd80      	pop	{r7, pc}

08009f3a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009f3a:	b580      	push	{r7, lr}
 8009f3c:	b08a      	sub	sp, #40	; 0x28
 8009f3e:	af02      	add	r7, sp, #8
 8009f40:	60f8      	str	r0, [r7, #12]
 8009f42:	60b9      	str	r1, [r7, #8]
 8009f44:	603b      	str	r3, [r7, #0]
 8009f46:	4613      	mov	r3, r2
 8009f48:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009f54:	b2db      	uxtb	r3, r3
 8009f56:	2b20      	cmp	r3, #32
 8009f58:	f040 808c 	bne.w	800a074 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009f5c:	68bb      	ldr	r3, [r7, #8]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d002      	beq.n	8009f68 <HAL_UART_Receive+0x2e>
 8009f62:	88fb      	ldrh	r3, [r7, #6]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d101      	bne.n	8009f6c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8009f68:	2301      	movs	r3, #1
 8009f6a:	e084      	b.n	800a076 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009f72:	2b01      	cmp	r3, #1
 8009f74:	d101      	bne.n	8009f7a <HAL_UART_Receive+0x40>
 8009f76:	2302      	movs	r3, #2
 8009f78:	e07d      	b.n	800a076 <HAL_UART_Receive+0x13c>
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	2201      	movs	r2, #1
 8009f7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	2200      	movs	r2, #0
 8009f86:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	2222      	movs	r2, #34	; 0x22
 8009f8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	2200      	movs	r2, #0
 8009f94:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009f96:	f7f9 fddf 	bl	8003b58 <HAL_GetTick>
 8009f9a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	88fa      	ldrh	r2, [r7, #6]
 8009fa0:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	88fa      	ldrh	r2, [r7, #6]
 8009fa6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	689b      	ldr	r3, [r3, #8]
 8009fac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009fb0:	d108      	bne.n	8009fc4 <HAL_UART_Receive+0x8a>
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	691b      	ldr	r3, [r3, #16]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d104      	bne.n	8009fc4 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8009fba:	2300      	movs	r3, #0
 8009fbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009fbe:	68bb      	ldr	r3, [r7, #8]
 8009fc0:	61bb      	str	r3, [r7, #24]
 8009fc2:	e003      	b.n	8009fcc <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8009fc4:	68bb      	ldr	r3, [r7, #8]
 8009fc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009fc8:	2300      	movs	r3, #0
 8009fca:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	2200      	movs	r2, #0
 8009fd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8009fd4:	e043      	b.n	800a05e <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8009fd6:	683b      	ldr	r3, [r7, #0]
 8009fd8:	9300      	str	r3, [sp, #0]
 8009fda:	697b      	ldr	r3, [r7, #20]
 8009fdc:	2200      	movs	r2, #0
 8009fde:	2120      	movs	r1, #32
 8009fe0:	68f8      	ldr	r0, [r7, #12]
 8009fe2:	f000 fb2b 	bl	800a63c <UART_WaitOnFlagUntilTimeout>
 8009fe6:	4603      	mov	r3, r0
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d001      	beq.n	8009ff0 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8009fec:	2303      	movs	r3, #3
 8009fee:	e042      	b.n	800a076 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8009ff0:	69fb      	ldr	r3, [r7, #28]
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d10c      	bne.n	800a010 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	685b      	ldr	r3, [r3, #4]
 8009ffc:	b29b      	uxth	r3, r3
 8009ffe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a002:	b29a      	uxth	r2, r3
 800a004:	69bb      	ldr	r3, [r7, #24]
 800a006:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800a008:	69bb      	ldr	r3, [r7, #24]
 800a00a:	3302      	adds	r3, #2
 800a00c:	61bb      	str	r3, [r7, #24]
 800a00e:	e01f      	b.n	800a050 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	689b      	ldr	r3, [r3, #8]
 800a014:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a018:	d007      	beq.n	800a02a <HAL_UART_Receive+0xf0>
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	689b      	ldr	r3, [r3, #8]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d10a      	bne.n	800a038 <HAL_UART_Receive+0xfe>
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	691b      	ldr	r3, [r3, #16]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d106      	bne.n	800a038 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	685b      	ldr	r3, [r3, #4]
 800a030:	b2da      	uxtb	r2, r3
 800a032:	69fb      	ldr	r3, [r7, #28]
 800a034:	701a      	strb	r2, [r3, #0]
 800a036:	e008      	b.n	800a04a <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	685b      	ldr	r3, [r3, #4]
 800a03e:	b2db      	uxtb	r3, r3
 800a040:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a044:	b2da      	uxtb	r2, r3
 800a046:	69fb      	ldr	r3, [r7, #28]
 800a048:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800a04a:	69fb      	ldr	r3, [r7, #28]
 800a04c:	3301      	adds	r3, #1
 800a04e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a054:	b29b      	uxth	r3, r3
 800a056:	3b01      	subs	r3, #1
 800a058:	b29a      	uxth	r2, r3
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a062:	b29b      	uxth	r3, r3
 800a064:	2b00      	cmp	r3, #0
 800a066:	d1b6      	bne.n	8009fd6 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	2220      	movs	r2, #32
 800a06c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800a070:	2300      	movs	r3, #0
 800a072:	e000      	b.n	800a076 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 800a074:	2302      	movs	r3, #2
  }
}
 800a076:	4618      	mov	r0, r3
 800a078:	3720      	adds	r7, #32
 800a07a:	46bd      	mov	sp, r7
 800a07c:	bd80      	pop	{r7, pc}

0800a07e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a07e:	b580      	push	{r7, lr}
 800a080:	b084      	sub	sp, #16
 800a082:	af00      	add	r7, sp, #0
 800a084:	60f8      	str	r0, [r7, #12]
 800a086:	60b9      	str	r1, [r7, #8]
 800a088:	4613      	mov	r3, r2
 800a08a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a092:	b2db      	uxtb	r3, r3
 800a094:	2b20      	cmp	r3, #32
 800a096:	d11d      	bne.n	800a0d4 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800a098:	68bb      	ldr	r3, [r7, #8]
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d002      	beq.n	800a0a4 <HAL_UART_Receive_IT+0x26>
 800a09e:	88fb      	ldrh	r3, [r7, #6]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d101      	bne.n	800a0a8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800a0a4:	2301      	movs	r3, #1
 800a0a6:	e016      	b.n	800a0d6 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a0ae:	2b01      	cmp	r3, #1
 800a0b0:	d101      	bne.n	800a0b6 <HAL_UART_Receive_IT+0x38>
 800a0b2:	2302      	movs	r3, #2
 800a0b4:	e00f      	b.n	800a0d6 <HAL_UART_Receive_IT+0x58>
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	2201      	movs	r2, #1
 800a0ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a0c4:	88fb      	ldrh	r3, [r7, #6]
 800a0c6:	461a      	mov	r2, r3
 800a0c8:	68b9      	ldr	r1, [r7, #8]
 800a0ca:	68f8      	ldr	r0, [r7, #12]
 800a0cc:	f000 fb24 	bl	800a718 <UART_Start_Receive_IT>
 800a0d0:	4603      	mov	r3, r0
 800a0d2:	e000      	b.n	800a0d6 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800a0d4:	2302      	movs	r3, #2
  }
}
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	3710      	adds	r7, #16
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	bd80      	pop	{r7, pc}
	...

0800a0e0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	b0ba      	sub	sp, #232	; 0xe8
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	68db      	ldr	r3, [r3, #12]
 800a0f8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	695b      	ldr	r3, [r3, #20]
 800a102:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800a106:	2300      	movs	r3, #0
 800a108:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800a10c:	2300      	movs	r3, #0
 800a10e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a112:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a116:	f003 030f 	and.w	r3, r3, #15
 800a11a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800a11e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a122:	2b00      	cmp	r3, #0
 800a124:	d10f      	bne.n	800a146 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a126:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a12a:	f003 0320 	and.w	r3, r3, #32
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d009      	beq.n	800a146 <HAL_UART_IRQHandler+0x66>
 800a132:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a136:	f003 0320 	and.w	r3, r3, #32
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d003      	beq.n	800a146 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a13e:	6878      	ldr	r0, [r7, #4]
 800a140:	f000 fc07 	bl	800a952 <UART_Receive_IT>
      return;
 800a144:	e256      	b.n	800a5f4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a146:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	f000 80de 	beq.w	800a30c <HAL_UART_IRQHandler+0x22c>
 800a150:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a154:	f003 0301 	and.w	r3, r3, #1
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d106      	bne.n	800a16a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a15c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a160:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a164:	2b00      	cmp	r3, #0
 800a166:	f000 80d1 	beq.w	800a30c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a16a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a16e:	f003 0301 	and.w	r3, r3, #1
 800a172:	2b00      	cmp	r3, #0
 800a174:	d00b      	beq.n	800a18e <HAL_UART_IRQHandler+0xae>
 800a176:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a17a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d005      	beq.n	800a18e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a186:	f043 0201 	orr.w	r2, r3, #1
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a18e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a192:	f003 0304 	and.w	r3, r3, #4
 800a196:	2b00      	cmp	r3, #0
 800a198:	d00b      	beq.n	800a1b2 <HAL_UART_IRQHandler+0xd2>
 800a19a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a19e:	f003 0301 	and.w	r3, r3, #1
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d005      	beq.n	800a1b2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1aa:	f043 0202 	orr.w	r2, r3, #2
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a1b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a1b6:	f003 0302 	and.w	r3, r3, #2
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d00b      	beq.n	800a1d6 <HAL_UART_IRQHandler+0xf6>
 800a1be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a1c2:	f003 0301 	and.w	r3, r3, #1
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d005      	beq.n	800a1d6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1ce:	f043 0204 	orr.w	r2, r3, #4
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a1d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a1da:	f003 0308 	and.w	r3, r3, #8
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d011      	beq.n	800a206 <HAL_UART_IRQHandler+0x126>
 800a1e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a1e6:	f003 0320 	and.w	r3, r3, #32
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d105      	bne.n	800a1fa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a1ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a1f2:	f003 0301 	and.w	r3, r3, #1
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d005      	beq.n	800a206 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1fe:	f043 0208 	orr.w	r2, r3, #8
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	f000 81ed 	beq.w	800a5ea <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a210:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a214:	f003 0320 	and.w	r3, r3, #32
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d008      	beq.n	800a22e <HAL_UART_IRQHandler+0x14e>
 800a21c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a220:	f003 0320 	and.w	r3, r3, #32
 800a224:	2b00      	cmp	r3, #0
 800a226:	d002      	beq.n	800a22e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a228:	6878      	ldr	r0, [r7, #4]
 800a22a:	f000 fb92 	bl	800a952 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	695b      	ldr	r3, [r3, #20]
 800a234:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a238:	2b40      	cmp	r3, #64	; 0x40
 800a23a:	bf0c      	ite	eq
 800a23c:	2301      	moveq	r3, #1
 800a23e:	2300      	movne	r3, #0
 800a240:	b2db      	uxtb	r3, r3
 800a242:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a24a:	f003 0308 	and.w	r3, r3, #8
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d103      	bne.n	800a25a <HAL_UART_IRQHandler+0x17a>
 800a252:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a256:	2b00      	cmp	r3, #0
 800a258:	d04f      	beq.n	800a2fa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a25a:	6878      	ldr	r0, [r7, #4]
 800a25c:	f000 fa9a 	bl	800a794 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	695b      	ldr	r3, [r3, #20]
 800a266:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a26a:	2b40      	cmp	r3, #64	; 0x40
 800a26c:	d141      	bne.n	800a2f2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	3314      	adds	r3, #20
 800a274:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a278:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a27c:	e853 3f00 	ldrex	r3, [r3]
 800a280:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a284:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a288:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a28c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	3314      	adds	r3, #20
 800a296:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a29a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a29e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2a2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a2a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a2aa:	e841 2300 	strex	r3, r2, [r1]
 800a2ae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a2b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d1d9      	bne.n	800a26e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d013      	beq.n	800a2ea <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2c6:	4a7d      	ldr	r2, [pc, #500]	; (800a4bc <HAL_UART_IRQHandler+0x3dc>)
 800a2c8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	f7fa f855 	bl	800437e <HAL_DMA_Abort_IT>
 800a2d4:	4603      	mov	r3, r0
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d016      	beq.n	800a308 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a2e0:	687a      	ldr	r2, [r7, #4]
 800a2e2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a2e4:	4610      	mov	r0, r2
 800a2e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2e8:	e00e      	b.n	800a308 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a2ea:	6878      	ldr	r0, [r7, #4]
 800a2ec:	f000 f990 	bl	800a610 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2f0:	e00a      	b.n	800a308 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a2f2:	6878      	ldr	r0, [r7, #4]
 800a2f4:	f000 f98c 	bl	800a610 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2f8:	e006      	b.n	800a308 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a2fa:	6878      	ldr	r0, [r7, #4]
 800a2fc:	f000 f988 	bl	800a610 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2200      	movs	r2, #0
 800a304:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800a306:	e170      	b.n	800a5ea <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a308:	bf00      	nop
    return;
 800a30a:	e16e      	b.n	800a5ea <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a310:	2b01      	cmp	r3, #1
 800a312:	f040 814a 	bne.w	800a5aa <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a316:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a31a:	f003 0310 	and.w	r3, r3, #16
 800a31e:	2b00      	cmp	r3, #0
 800a320:	f000 8143 	beq.w	800a5aa <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800a324:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a328:	f003 0310 	and.w	r3, r3, #16
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	f000 813c 	beq.w	800a5aa <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a332:	2300      	movs	r3, #0
 800a334:	60bb      	str	r3, [r7, #8]
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	60bb      	str	r3, [r7, #8]
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	685b      	ldr	r3, [r3, #4]
 800a344:	60bb      	str	r3, [r7, #8]
 800a346:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	695b      	ldr	r3, [r3, #20]
 800a34e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a352:	2b40      	cmp	r3, #64	; 0x40
 800a354:	f040 80b4 	bne.w	800a4c0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	685b      	ldr	r3, [r3, #4]
 800a360:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a364:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a368:	2b00      	cmp	r3, #0
 800a36a:	f000 8140 	beq.w	800a5ee <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a372:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a376:	429a      	cmp	r2, r3
 800a378:	f080 8139 	bcs.w	800a5ee <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a382:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a388:	69db      	ldr	r3, [r3, #28]
 800a38a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a38e:	f000 8088 	beq.w	800a4a2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	330c      	adds	r3, #12
 800a398:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a39c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a3a0:	e853 3f00 	ldrex	r3, [r3]
 800a3a4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a3a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a3ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a3b0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	330c      	adds	r3, #12
 800a3ba:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800a3be:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a3c2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3c6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a3ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a3ce:	e841 2300 	strex	r3, r2, [r1]
 800a3d2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a3d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d1d9      	bne.n	800a392 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	3314      	adds	r3, #20
 800a3e4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a3e8:	e853 3f00 	ldrex	r3, [r3]
 800a3ec:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a3ee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a3f0:	f023 0301 	bic.w	r3, r3, #1
 800a3f4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	3314      	adds	r3, #20
 800a3fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a402:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a406:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a408:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a40a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a40e:	e841 2300 	strex	r3, r2, [r1]
 800a412:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a414:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a416:	2b00      	cmp	r3, #0
 800a418:	d1e1      	bne.n	800a3de <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	3314      	adds	r3, #20
 800a420:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a422:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a424:	e853 3f00 	ldrex	r3, [r3]
 800a428:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a42a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a42c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a430:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	3314      	adds	r3, #20
 800a43a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a43e:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a440:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a442:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a444:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a446:	e841 2300 	strex	r3, r2, [r1]
 800a44a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a44c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d1e3      	bne.n	800a41a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	2220      	movs	r2, #32
 800a456:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	2200      	movs	r2, #0
 800a45e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	330c      	adds	r3, #12
 800a466:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a468:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a46a:	e853 3f00 	ldrex	r3, [r3]
 800a46e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a470:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a472:	f023 0310 	bic.w	r3, r3, #16
 800a476:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	330c      	adds	r3, #12
 800a480:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800a484:	65ba      	str	r2, [r7, #88]	; 0x58
 800a486:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a488:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a48a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a48c:	e841 2300 	strex	r3, r2, [r1]
 800a490:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a492:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a494:	2b00      	cmp	r3, #0
 800a496:	d1e3      	bne.n	800a460 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a49c:	4618      	mov	r0, r3
 800a49e:	f7f9 fefe 	bl	800429e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a4aa:	b29b      	uxth	r3, r3
 800a4ac:	1ad3      	subs	r3, r2, r3
 800a4ae:	b29b      	uxth	r3, r3
 800a4b0:	4619      	mov	r1, r3
 800a4b2:	6878      	ldr	r0, [r7, #4]
 800a4b4:	f000 f8b6 	bl	800a624 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a4b8:	e099      	b.n	800a5ee <HAL_UART_IRQHandler+0x50e>
 800a4ba:	bf00      	nop
 800a4bc:	0800a85b 	.word	0x0800a85b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a4c8:	b29b      	uxth	r3, r3
 800a4ca:	1ad3      	subs	r3, r2, r3
 800a4cc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a4d4:	b29b      	uxth	r3, r3
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	f000 808b 	beq.w	800a5f2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800a4dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	f000 8086 	beq.w	800a5f2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	330c      	adds	r3, #12
 800a4ec:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4f0:	e853 3f00 	ldrex	r3, [r3]
 800a4f4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a4f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a4f8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a4fc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	330c      	adds	r3, #12
 800a506:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a50a:	647a      	str	r2, [r7, #68]	; 0x44
 800a50c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a50e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a510:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a512:	e841 2300 	strex	r3, r2, [r1]
 800a516:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a518:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d1e3      	bne.n	800a4e6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	3314      	adds	r3, #20
 800a524:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a528:	e853 3f00 	ldrex	r3, [r3]
 800a52c:	623b      	str	r3, [r7, #32]
   return(result);
 800a52e:	6a3b      	ldr	r3, [r7, #32]
 800a530:	f023 0301 	bic.w	r3, r3, #1
 800a534:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	3314      	adds	r3, #20
 800a53e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a542:	633a      	str	r2, [r7, #48]	; 0x30
 800a544:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a546:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a548:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a54a:	e841 2300 	strex	r3, r2, [r1]
 800a54e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a550:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a552:	2b00      	cmp	r3, #0
 800a554:	d1e3      	bne.n	800a51e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	2220      	movs	r2, #32
 800a55a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	2200      	movs	r2, #0
 800a562:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	330c      	adds	r3, #12
 800a56a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a56c:	693b      	ldr	r3, [r7, #16]
 800a56e:	e853 3f00 	ldrex	r3, [r3]
 800a572:	60fb      	str	r3, [r7, #12]
   return(result);
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	f023 0310 	bic.w	r3, r3, #16
 800a57a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	330c      	adds	r3, #12
 800a584:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a588:	61fa      	str	r2, [r7, #28]
 800a58a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a58c:	69b9      	ldr	r1, [r7, #24]
 800a58e:	69fa      	ldr	r2, [r7, #28]
 800a590:	e841 2300 	strex	r3, r2, [r1]
 800a594:	617b      	str	r3, [r7, #20]
   return(result);
 800a596:	697b      	ldr	r3, [r7, #20]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d1e3      	bne.n	800a564 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a59c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a5a0:	4619      	mov	r1, r3
 800a5a2:	6878      	ldr	r0, [r7, #4]
 800a5a4:	f000 f83e 	bl	800a624 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a5a8:	e023      	b.n	800a5f2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a5aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a5ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d009      	beq.n	800a5ca <HAL_UART_IRQHandler+0x4ea>
 800a5b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a5ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d003      	beq.n	800a5ca <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800a5c2:	6878      	ldr	r0, [r7, #4]
 800a5c4:	f000 f95d 	bl	800a882 <UART_Transmit_IT>
    return;
 800a5c8:	e014      	b.n	800a5f4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a5ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a5ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d00e      	beq.n	800a5f4 <HAL_UART_IRQHandler+0x514>
 800a5d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a5da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d008      	beq.n	800a5f4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800a5e2:	6878      	ldr	r0, [r7, #4]
 800a5e4:	f000 f99d 	bl	800a922 <UART_EndTransmit_IT>
    return;
 800a5e8:	e004      	b.n	800a5f4 <HAL_UART_IRQHandler+0x514>
    return;
 800a5ea:	bf00      	nop
 800a5ec:	e002      	b.n	800a5f4 <HAL_UART_IRQHandler+0x514>
      return;
 800a5ee:	bf00      	nop
 800a5f0:	e000      	b.n	800a5f4 <HAL_UART_IRQHandler+0x514>
      return;
 800a5f2:	bf00      	nop
  }
}
 800a5f4:	37e8      	adds	r7, #232	; 0xe8
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	bd80      	pop	{r7, pc}
 800a5fa:	bf00      	nop

0800a5fc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a5fc:	b480      	push	{r7}
 800a5fe:	b083      	sub	sp, #12
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a604:	bf00      	nop
 800a606:	370c      	adds	r7, #12
 800a608:	46bd      	mov	sp, r7
 800a60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60e:	4770      	bx	lr

0800a610 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a610:	b480      	push	{r7}
 800a612:	b083      	sub	sp, #12
 800a614:	af00      	add	r7, sp, #0
 800a616:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a618:	bf00      	nop
 800a61a:	370c      	adds	r7, #12
 800a61c:	46bd      	mov	sp, r7
 800a61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a622:	4770      	bx	lr

0800a624 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a624:	b480      	push	{r7}
 800a626:	b083      	sub	sp, #12
 800a628:	af00      	add	r7, sp, #0
 800a62a:	6078      	str	r0, [r7, #4]
 800a62c:	460b      	mov	r3, r1
 800a62e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a630:	bf00      	nop
 800a632:	370c      	adds	r7, #12
 800a634:	46bd      	mov	sp, r7
 800a636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a63a:	4770      	bx	lr

0800a63c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a63c:	b580      	push	{r7, lr}
 800a63e:	b090      	sub	sp, #64	; 0x40
 800a640:	af00      	add	r7, sp, #0
 800a642:	60f8      	str	r0, [r7, #12]
 800a644:	60b9      	str	r1, [r7, #8]
 800a646:	603b      	str	r3, [r7, #0]
 800a648:	4613      	mov	r3, r2
 800a64a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a64c:	e050      	b.n	800a6f0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a64e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a650:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a654:	d04c      	beq.n	800a6f0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a656:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d007      	beq.n	800a66c <UART_WaitOnFlagUntilTimeout+0x30>
 800a65c:	f7f9 fa7c 	bl	8003b58 <HAL_GetTick>
 800a660:	4602      	mov	r2, r0
 800a662:	683b      	ldr	r3, [r7, #0]
 800a664:	1ad3      	subs	r3, r2, r3
 800a666:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a668:	429a      	cmp	r2, r3
 800a66a:	d241      	bcs.n	800a6f0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	330c      	adds	r3, #12
 800a672:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a674:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a676:	e853 3f00 	ldrex	r3, [r3]
 800a67a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a67c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a67e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a682:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	330c      	adds	r3, #12
 800a68a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a68c:	637a      	str	r2, [r7, #52]	; 0x34
 800a68e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a690:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a692:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a694:	e841 2300 	strex	r3, r2, [r1]
 800a698:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a69a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d1e5      	bne.n	800a66c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	3314      	adds	r3, #20
 800a6a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6a8:	697b      	ldr	r3, [r7, #20]
 800a6aa:	e853 3f00 	ldrex	r3, [r3]
 800a6ae:	613b      	str	r3, [r7, #16]
   return(result);
 800a6b0:	693b      	ldr	r3, [r7, #16]
 800a6b2:	f023 0301 	bic.w	r3, r3, #1
 800a6b6:	63bb      	str	r3, [r7, #56]	; 0x38
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	3314      	adds	r3, #20
 800a6be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a6c0:	623a      	str	r2, [r7, #32]
 800a6c2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6c4:	69f9      	ldr	r1, [r7, #28]
 800a6c6:	6a3a      	ldr	r2, [r7, #32]
 800a6c8:	e841 2300 	strex	r3, r2, [r1]
 800a6cc:	61bb      	str	r3, [r7, #24]
   return(result);
 800a6ce:	69bb      	ldr	r3, [r7, #24]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d1e5      	bne.n	800a6a0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	2220      	movs	r2, #32
 800a6d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	2220      	movs	r2, #32
 800a6e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	2200      	movs	r2, #0
 800a6e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800a6ec:	2303      	movs	r3, #3
 800a6ee:	e00f      	b.n	800a710 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	681a      	ldr	r2, [r3, #0]
 800a6f6:	68bb      	ldr	r3, [r7, #8]
 800a6f8:	4013      	ands	r3, r2
 800a6fa:	68ba      	ldr	r2, [r7, #8]
 800a6fc:	429a      	cmp	r2, r3
 800a6fe:	bf0c      	ite	eq
 800a700:	2301      	moveq	r3, #1
 800a702:	2300      	movne	r3, #0
 800a704:	b2db      	uxtb	r3, r3
 800a706:	461a      	mov	r2, r3
 800a708:	79fb      	ldrb	r3, [r7, #7]
 800a70a:	429a      	cmp	r2, r3
 800a70c:	d09f      	beq.n	800a64e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a70e:	2300      	movs	r3, #0
}
 800a710:	4618      	mov	r0, r3
 800a712:	3740      	adds	r7, #64	; 0x40
 800a714:	46bd      	mov	sp, r7
 800a716:	bd80      	pop	{r7, pc}

0800a718 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a718:	b480      	push	{r7}
 800a71a:	b085      	sub	sp, #20
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	60f8      	str	r0, [r7, #12]
 800a720:	60b9      	str	r1, [r7, #8]
 800a722:	4613      	mov	r3, r2
 800a724:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	68ba      	ldr	r2, [r7, #8]
 800a72a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	88fa      	ldrh	r2, [r7, #6]
 800a730:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	88fa      	ldrh	r2, [r7, #6]
 800a736:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	2200      	movs	r2, #0
 800a73c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	2222      	movs	r2, #34	; 0x22
 800a742:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	2200      	movs	r2, #0
 800a74a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	691b      	ldr	r3, [r3, #16]
 800a752:	2b00      	cmp	r3, #0
 800a754:	d007      	beq.n	800a766 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	68da      	ldr	r2, [r3, #12]
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a764:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	695a      	ldr	r2, [r3, #20]
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	f042 0201 	orr.w	r2, r2, #1
 800a774:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	68da      	ldr	r2, [r3, #12]
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	f042 0220 	orr.w	r2, r2, #32
 800a784:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a786:	2300      	movs	r3, #0
}
 800a788:	4618      	mov	r0, r3
 800a78a:	3714      	adds	r7, #20
 800a78c:	46bd      	mov	sp, r7
 800a78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a792:	4770      	bx	lr

0800a794 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a794:	b480      	push	{r7}
 800a796:	b095      	sub	sp, #84	; 0x54
 800a798:	af00      	add	r7, sp, #0
 800a79a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	330c      	adds	r3, #12
 800a7a2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a7a6:	e853 3f00 	ldrex	r3, [r3]
 800a7aa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a7ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7ae:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a7b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	330c      	adds	r3, #12
 800a7ba:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a7bc:	643a      	str	r2, [r7, #64]	; 0x40
 800a7be:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7c0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a7c2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a7c4:	e841 2300 	strex	r3, r2, [r1]
 800a7c8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a7ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d1e5      	bne.n	800a79c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	3314      	adds	r3, #20
 800a7d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7d8:	6a3b      	ldr	r3, [r7, #32]
 800a7da:	e853 3f00 	ldrex	r3, [r3]
 800a7de:	61fb      	str	r3, [r7, #28]
   return(result);
 800a7e0:	69fb      	ldr	r3, [r7, #28]
 800a7e2:	f023 0301 	bic.w	r3, r3, #1
 800a7e6:	64bb      	str	r3, [r7, #72]	; 0x48
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	3314      	adds	r3, #20
 800a7ee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a7f0:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a7f2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a7f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a7f8:	e841 2300 	strex	r3, r2, [r1]
 800a7fc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a7fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a800:	2b00      	cmp	r3, #0
 800a802:	d1e5      	bne.n	800a7d0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a808:	2b01      	cmp	r3, #1
 800a80a:	d119      	bne.n	800a840 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	330c      	adds	r3, #12
 800a812:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	e853 3f00 	ldrex	r3, [r3]
 800a81a:	60bb      	str	r3, [r7, #8]
   return(result);
 800a81c:	68bb      	ldr	r3, [r7, #8]
 800a81e:	f023 0310 	bic.w	r3, r3, #16
 800a822:	647b      	str	r3, [r7, #68]	; 0x44
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	330c      	adds	r3, #12
 800a82a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a82c:	61ba      	str	r2, [r7, #24]
 800a82e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a830:	6979      	ldr	r1, [r7, #20]
 800a832:	69ba      	ldr	r2, [r7, #24]
 800a834:	e841 2300 	strex	r3, r2, [r1]
 800a838:	613b      	str	r3, [r7, #16]
   return(result);
 800a83a:	693b      	ldr	r3, [r7, #16]
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d1e5      	bne.n	800a80c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	2220      	movs	r2, #32
 800a844:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	2200      	movs	r2, #0
 800a84c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a84e:	bf00      	nop
 800a850:	3754      	adds	r7, #84	; 0x54
 800a852:	46bd      	mov	sp, r7
 800a854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a858:	4770      	bx	lr

0800a85a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a85a:	b580      	push	{r7, lr}
 800a85c:	b084      	sub	sp, #16
 800a85e:	af00      	add	r7, sp, #0
 800a860:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a866:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	2200      	movs	r2, #0
 800a86c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	2200      	movs	r2, #0
 800a872:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a874:	68f8      	ldr	r0, [r7, #12]
 800a876:	f7ff fecb 	bl	800a610 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a87a:	bf00      	nop
 800a87c:	3710      	adds	r7, #16
 800a87e:	46bd      	mov	sp, r7
 800a880:	bd80      	pop	{r7, pc}

0800a882 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a882:	b480      	push	{r7}
 800a884:	b085      	sub	sp, #20
 800a886:	af00      	add	r7, sp, #0
 800a888:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a890:	b2db      	uxtb	r3, r3
 800a892:	2b21      	cmp	r3, #33	; 0x21
 800a894:	d13e      	bne.n	800a914 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	689b      	ldr	r3, [r3, #8]
 800a89a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a89e:	d114      	bne.n	800a8ca <UART_Transmit_IT+0x48>
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	691b      	ldr	r3, [r3, #16]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d110      	bne.n	800a8ca <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	6a1b      	ldr	r3, [r3, #32]
 800a8ac:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	881b      	ldrh	r3, [r3, #0]
 800a8b2:	461a      	mov	r2, r3
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a8bc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	6a1b      	ldr	r3, [r3, #32]
 800a8c2:	1c9a      	adds	r2, r3, #2
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	621a      	str	r2, [r3, #32]
 800a8c8:	e008      	b.n	800a8dc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	6a1b      	ldr	r3, [r3, #32]
 800a8ce:	1c59      	adds	r1, r3, #1
 800a8d0:	687a      	ldr	r2, [r7, #4]
 800a8d2:	6211      	str	r1, [r2, #32]
 800a8d4:	781a      	ldrb	r2, [r3, #0]
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a8e0:	b29b      	uxth	r3, r3
 800a8e2:	3b01      	subs	r3, #1
 800a8e4:	b29b      	uxth	r3, r3
 800a8e6:	687a      	ldr	r2, [r7, #4]
 800a8e8:	4619      	mov	r1, r3
 800a8ea:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d10f      	bne.n	800a910 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	68da      	ldr	r2, [r3, #12]
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a8fe:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	68da      	ldr	r2, [r3, #12]
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a90e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a910:	2300      	movs	r3, #0
 800a912:	e000      	b.n	800a916 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a914:	2302      	movs	r3, #2
  }
}
 800a916:	4618      	mov	r0, r3
 800a918:	3714      	adds	r7, #20
 800a91a:	46bd      	mov	sp, r7
 800a91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a920:	4770      	bx	lr

0800a922 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a922:	b580      	push	{r7, lr}
 800a924:	b082      	sub	sp, #8
 800a926:	af00      	add	r7, sp, #0
 800a928:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	68da      	ldr	r2, [r3, #12]
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a938:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	2220      	movs	r2, #32
 800a93e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a942:	6878      	ldr	r0, [r7, #4]
 800a944:	f7ff fe5a 	bl	800a5fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a948:	2300      	movs	r3, #0
}
 800a94a:	4618      	mov	r0, r3
 800a94c:	3708      	adds	r7, #8
 800a94e:	46bd      	mov	sp, r7
 800a950:	bd80      	pop	{r7, pc}

0800a952 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a952:	b580      	push	{r7, lr}
 800a954:	b08c      	sub	sp, #48	; 0x30
 800a956:	af00      	add	r7, sp, #0
 800a958:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a960:	b2db      	uxtb	r3, r3
 800a962:	2b22      	cmp	r3, #34	; 0x22
 800a964:	f040 80ab 	bne.w	800aabe <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	689b      	ldr	r3, [r3, #8]
 800a96c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a970:	d117      	bne.n	800a9a2 <UART_Receive_IT+0x50>
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	691b      	ldr	r3, [r3, #16]
 800a976:	2b00      	cmp	r3, #0
 800a978:	d113      	bne.n	800a9a2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a97a:	2300      	movs	r3, #0
 800a97c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a982:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	685b      	ldr	r3, [r3, #4]
 800a98a:	b29b      	uxth	r3, r3
 800a98c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a990:	b29a      	uxth	r2, r3
 800a992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a994:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a99a:	1c9a      	adds	r2, r3, #2
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	629a      	str	r2, [r3, #40]	; 0x28
 800a9a0:	e026      	b.n	800a9f0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9a6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	689b      	ldr	r3, [r3, #8]
 800a9b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a9b4:	d007      	beq.n	800a9c6 <UART_Receive_IT+0x74>
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	689b      	ldr	r3, [r3, #8]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d10a      	bne.n	800a9d4 <UART_Receive_IT+0x82>
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	691b      	ldr	r3, [r3, #16]
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d106      	bne.n	800a9d4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	685b      	ldr	r3, [r3, #4]
 800a9cc:	b2da      	uxtb	r2, r3
 800a9ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9d0:	701a      	strb	r2, [r3, #0]
 800a9d2:	e008      	b.n	800a9e6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	685b      	ldr	r3, [r3, #4]
 800a9da:	b2db      	uxtb	r3, r3
 800a9dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a9e0:	b2da      	uxtb	r2, r3
 800a9e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9e4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9ea:	1c5a      	adds	r2, r3, #1
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a9f4:	b29b      	uxth	r3, r3
 800a9f6:	3b01      	subs	r3, #1
 800a9f8:	b29b      	uxth	r3, r3
 800a9fa:	687a      	ldr	r2, [r7, #4]
 800a9fc:	4619      	mov	r1, r3
 800a9fe:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d15a      	bne.n	800aaba <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	68da      	ldr	r2, [r3, #12]
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	f022 0220 	bic.w	r2, r2, #32
 800aa12:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	68da      	ldr	r2, [r3, #12]
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800aa22:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	695a      	ldr	r2, [r3, #20]
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	f022 0201 	bic.w	r2, r2, #1
 800aa32:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	2220      	movs	r2, #32
 800aa38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa40:	2b01      	cmp	r3, #1
 800aa42:	d135      	bne.n	800aab0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	2200      	movs	r2, #0
 800aa48:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	330c      	adds	r3, #12
 800aa50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa52:	697b      	ldr	r3, [r7, #20]
 800aa54:	e853 3f00 	ldrex	r3, [r3]
 800aa58:	613b      	str	r3, [r7, #16]
   return(result);
 800aa5a:	693b      	ldr	r3, [r7, #16]
 800aa5c:	f023 0310 	bic.w	r3, r3, #16
 800aa60:	627b      	str	r3, [r7, #36]	; 0x24
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	330c      	adds	r3, #12
 800aa68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aa6a:	623a      	str	r2, [r7, #32]
 800aa6c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa6e:	69f9      	ldr	r1, [r7, #28]
 800aa70:	6a3a      	ldr	r2, [r7, #32]
 800aa72:	e841 2300 	strex	r3, r2, [r1]
 800aa76:	61bb      	str	r3, [r7, #24]
   return(result);
 800aa78:	69bb      	ldr	r3, [r7, #24]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d1e5      	bne.n	800aa4a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	f003 0310 	and.w	r3, r3, #16
 800aa88:	2b10      	cmp	r3, #16
 800aa8a:	d10a      	bne.n	800aaa2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800aa8c:	2300      	movs	r3, #0
 800aa8e:	60fb      	str	r3, [r7, #12]
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	60fb      	str	r3, [r7, #12]
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	685b      	ldr	r3, [r3, #4]
 800aa9e:	60fb      	str	r3, [r7, #12]
 800aaa0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800aaa6:	4619      	mov	r1, r3
 800aaa8:	6878      	ldr	r0, [r7, #4]
 800aaaa:	f7ff fdbb 	bl	800a624 <HAL_UARTEx_RxEventCallback>
 800aaae:	e002      	b.n	800aab6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800aab0:	6878      	ldr	r0, [r7, #4]
 800aab2:	f7f6 ff9b 	bl	80019ec <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800aab6:	2300      	movs	r3, #0
 800aab8:	e002      	b.n	800aac0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800aaba:	2300      	movs	r3, #0
 800aabc:	e000      	b.n	800aac0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800aabe:	2302      	movs	r3, #2
  }
}
 800aac0:	4618      	mov	r0, r3
 800aac2:	3730      	adds	r7, #48	; 0x30
 800aac4:	46bd      	mov	sp, r7
 800aac6:	bd80      	pop	{r7, pc}

0800aac8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800aac8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800aacc:	b0c0      	sub	sp, #256	; 0x100
 800aace:	af00      	add	r7, sp, #0
 800aad0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800aad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	691b      	ldr	r3, [r3, #16]
 800aadc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800aae0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aae4:	68d9      	ldr	r1, [r3, #12]
 800aae6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aaea:	681a      	ldr	r2, [r3, #0]
 800aaec:	ea40 0301 	orr.w	r3, r0, r1
 800aaf0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800aaf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aaf6:	689a      	ldr	r2, [r3, #8]
 800aaf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aafc:	691b      	ldr	r3, [r3, #16]
 800aafe:	431a      	orrs	r2, r3
 800ab00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab04:	695b      	ldr	r3, [r3, #20]
 800ab06:	431a      	orrs	r2, r3
 800ab08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab0c:	69db      	ldr	r3, [r3, #28]
 800ab0e:	4313      	orrs	r3, r2
 800ab10:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800ab14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	68db      	ldr	r3, [r3, #12]
 800ab1c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800ab20:	f021 010c 	bic.w	r1, r1, #12
 800ab24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab28:	681a      	ldr	r2, [r3, #0]
 800ab2a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800ab2e:	430b      	orrs	r3, r1
 800ab30:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800ab32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	695b      	ldr	r3, [r3, #20]
 800ab3a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800ab3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab42:	6999      	ldr	r1, [r3, #24]
 800ab44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab48:	681a      	ldr	r2, [r3, #0]
 800ab4a:	ea40 0301 	orr.w	r3, r0, r1
 800ab4e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800ab50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab54:	681a      	ldr	r2, [r3, #0]
 800ab56:	4b8f      	ldr	r3, [pc, #572]	; (800ad94 <UART_SetConfig+0x2cc>)
 800ab58:	429a      	cmp	r2, r3
 800ab5a:	d005      	beq.n	800ab68 <UART_SetConfig+0xa0>
 800ab5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab60:	681a      	ldr	r2, [r3, #0]
 800ab62:	4b8d      	ldr	r3, [pc, #564]	; (800ad98 <UART_SetConfig+0x2d0>)
 800ab64:	429a      	cmp	r2, r3
 800ab66:	d104      	bne.n	800ab72 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800ab68:	f7fd fb6c 	bl	8008244 <HAL_RCC_GetPCLK2Freq>
 800ab6c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800ab70:	e003      	b.n	800ab7a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800ab72:	f7fd fb53 	bl	800821c <HAL_RCC_GetPCLK1Freq>
 800ab76:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ab7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab7e:	69db      	ldr	r3, [r3, #28]
 800ab80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ab84:	f040 810c 	bne.w	800ada0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ab88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ab8c:	2200      	movs	r2, #0
 800ab8e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800ab92:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800ab96:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800ab9a:	4622      	mov	r2, r4
 800ab9c:	462b      	mov	r3, r5
 800ab9e:	1891      	adds	r1, r2, r2
 800aba0:	65b9      	str	r1, [r7, #88]	; 0x58
 800aba2:	415b      	adcs	r3, r3
 800aba4:	65fb      	str	r3, [r7, #92]	; 0x5c
 800aba6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800abaa:	4621      	mov	r1, r4
 800abac:	eb12 0801 	adds.w	r8, r2, r1
 800abb0:	4629      	mov	r1, r5
 800abb2:	eb43 0901 	adc.w	r9, r3, r1
 800abb6:	f04f 0200 	mov.w	r2, #0
 800abba:	f04f 0300 	mov.w	r3, #0
 800abbe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800abc2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800abc6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800abca:	4690      	mov	r8, r2
 800abcc:	4699      	mov	r9, r3
 800abce:	4623      	mov	r3, r4
 800abd0:	eb18 0303 	adds.w	r3, r8, r3
 800abd4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800abd8:	462b      	mov	r3, r5
 800abda:	eb49 0303 	adc.w	r3, r9, r3
 800abde:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800abe2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800abe6:	685b      	ldr	r3, [r3, #4]
 800abe8:	2200      	movs	r2, #0
 800abea:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800abee:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800abf2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800abf6:	460b      	mov	r3, r1
 800abf8:	18db      	adds	r3, r3, r3
 800abfa:	653b      	str	r3, [r7, #80]	; 0x50
 800abfc:	4613      	mov	r3, r2
 800abfe:	eb42 0303 	adc.w	r3, r2, r3
 800ac02:	657b      	str	r3, [r7, #84]	; 0x54
 800ac04:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800ac08:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800ac0c:	f7f6 f83c 	bl	8000c88 <__aeabi_uldivmod>
 800ac10:	4602      	mov	r2, r0
 800ac12:	460b      	mov	r3, r1
 800ac14:	4b61      	ldr	r3, [pc, #388]	; (800ad9c <UART_SetConfig+0x2d4>)
 800ac16:	fba3 2302 	umull	r2, r3, r3, r2
 800ac1a:	095b      	lsrs	r3, r3, #5
 800ac1c:	011c      	lsls	r4, r3, #4
 800ac1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ac22:	2200      	movs	r2, #0
 800ac24:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800ac28:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800ac2c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800ac30:	4642      	mov	r2, r8
 800ac32:	464b      	mov	r3, r9
 800ac34:	1891      	adds	r1, r2, r2
 800ac36:	64b9      	str	r1, [r7, #72]	; 0x48
 800ac38:	415b      	adcs	r3, r3
 800ac3a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ac3c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800ac40:	4641      	mov	r1, r8
 800ac42:	eb12 0a01 	adds.w	sl, r2, r1
 800ac46:	4649      	mov	r1, r9
 800ac48:	eb43 0b01 	adc.w	fp, r3, r1
 800ac4c:	f04f 0200 	mov.w	r2, #0
 800ac50:	f04f 0300 	mov.w	r3, #0
 800ac54:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800ac58:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800ac5c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ac60:	4692      	mov	sl, r2
 800ac62:	469b      	mov	fp, r3
 800ac64:	4643      	mov	r3, r8
 800ac66:	eb1a 0303 	adds.w	r3, sl, r3
 800ac6a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800ac6e:	464b      	mov	r3, r9
 800ac70:	eb4b 0303 	adc.w	r3, fp, r3
 800ac74:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800ac78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac7c:	685b      	ldr	r3, [r3, #4]
 800ac7e:	2200      	movs	r2, #0
 800ac80:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800ac84:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800ac88:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800ac8c:	460b      	mov	r3, r1
 800ac8e:	18db      	adds	r3, r3, r3
 800ac90:	643b      	str	r3, [r7, #64]	; 0x40
 800ac92:	4613      	mov	r3, r2
 800ac94:	eb42 0303 	adc.w	r3, r2, r3
 800ac98:	647b      	str	r3, [r7, #68]	; 0x44
 800ac9a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800ac9e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800aca2:	f7f5 fff1 	bl	8000c88 <__aeabi_uldivmod>
 800aca6:	4602      	mov	r2, r0
 800aca8:	460b      	mov	r3, r1
 800acaa:	4611      	mov	r1, r2
 800acac:	4b3b      	ldr	r3, [pc, #236]	; (800ad9c <UART_SetConfig+0x2d4>)
 800acae:	fba3 2301 	umull	r2, r3, r3, r1
 800acb2:	095b      	lsrs	r3, r3, #5
 800acb4:	2264      	movs	r2, #100	; 0x64
 800acb6:	fb02 f303 	mul.w	r3, r2, r3
 800acba:	1acb      	subs	r3, r1, r3
 800acbc:	00db      	lsls	r3, r3, #3
 800acbe:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800acc2:	4b36      	ldr	r3, [pc, #216]	; (800ad9c <UART_SetConfig+0x2d4>)
 800acc4:	fba3 2302 	umull	r2, r3, r3, r2
 800acc8:	095b      	lsrs	r3, r3, #5
 800acca:	005b      	lsls	r3, r3, #1
 800accc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800acd0:	441c      	add	r4, r3
 800acd2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800acd6:	2200      	movs	r2, #0
 800acd8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800acdc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800ace0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800ace4:	4642      	mov	r2, r8
 800ace6:	464b      	mov	r3, r9
 800ace8:	1891      	adds	r1, r2, r2
 800acea:	63b9      	str	r1, [r7, #56]	; 0x38
 800acec:	415b      	adcs	r3, r3
 800acee:	63fb      	str	r3, [r7, #60]	; 0x3c
 800acf0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800acf4:	4641      	mov	r1, r8
 800acf6:	1851      	adds	r1, r2, r1
 800acf8:	6339      	str	r1, [r7, #48]	; 0x30
 800acfa:	4649      	mov	r1, r9
 800acfc:	414b      	adcs	r3, r1
 800acfe:	637b      	str	r3, [r7, #52]	; 0x34
 800ad00:	f04f 0200 	mov.w	r2, #0
 800ad04:	f04f 0300 	mov.w	r3, #0
 800ad08:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800ad0c:	4659      	mov	r1, fp
 800ad0e:	00cb      	lsls	r3, r1, #3
 800ad10:	4651      	mov	r1, sl
 800ad12:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ad16:	4651      	mov	r1, sl
 800ad18:	00ca      	lsls	r2, r1, #3
 800ad1a:	4610      	mov	r0, r2
 800ad1c:	4619      	mov	r1, r3
 800ad1e:	4603      	mov	r3, r0
 800ad20:	4642      	mov	r2, r8
 800ad22:	189b      	adds	r3, r3, r2
 800ad24:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800ad28:	464b      	mov	r3, r9
 800ad2a:	460a      	mov	r2, r1
 800ad2c:	eb42 0303 	adc.w	r3, r2, r3
 800ad30:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800ad34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad38:	685b      	ldr	r3, [r3, #4]
 800ad3a:	2200      	movs	r2, #0
 800ad3c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800ad40:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800ad44:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800ad48:	460b      	mov	r3, r1
 800ad4a:	18db      	adds	r3, r3, r3
 800ad4c:	62bb      	str	r3, [r7, #40]	; 0x28
 800ad4e:	4613      	mov	r3, r2
 800ad50:	eb42 0303 	adc.w	r3, r2, r3
 800ad54:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ad56:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800ad5a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800ad5e:	f7f5 ff93 	bl	8000c88 <__aeabi_uldivmod>
 800ad62:	4602      	mov	r2, r0
 800ad64:	460b      	mov	r3, r1
 800ad66:	4b0d      	ldr	r3, [pc, #52]	; (800ad9c <UART_SetConfig+0x2d4>)
 800ad68:	fba3 1302 	umull	r1, r3, r3, r2
 800ad6c:	095b      	lsrs	r3, r3, #5
 800ad6e:	2164      	movs	r1, #100	; 0x64
 800ad70:	fb01 f303 	mul.w	r3, r1, r3
 800ad74:	1ad3      	subs	r3, r2, r3
 800ad76:	00db      	lsls	r3, r3, #3
 800ad78:	3332      	adds	r3, #50	; 0x32
 800ad7a:	4a08      	ldr	r2, [pc, #32]	; (800ad9c <UART_SetConfig+0x2d4>)
 800ad7c:	fba2 2303 	umull	r2, r3, r2, r3
 800ad80:	095b      	lsrs	r3, r3, #5
 800ad82:	f003 0207 	and.w	r2, r3, #7
 800ad86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	4422      	add	r2, r4
 800ad8e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800ad90:	e105      	b.n	800af9e <UART_SetConfig+0x4d6>
 800ad92:	bf00      	nop
 800ad94:	40011000 	.word	0x40011000
 800ad98:	40011400 	.word	0x40011400
 800ad9c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ada0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ada4:	2200      	movs	r2, #0
 800ada6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800adaa:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800adae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800adb2:	4642      	mov	r2, r8
 800adb4:	464b      	mov	r3, r9
 800adb6:	1891      	adds	r1, r2, r2
 800adb8:	6239      	str	r1, [r7, #32]
 800adba:	415b      	adcs	r3, r3
 800adbc:	627b      	str	r3, [r7, #36]	; 0x24
 800adbe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800adc2:	4641      	mov	r1, r8
 800adc4:	1854      	adds	r4, r2, r1
 800adc6:	4649      	mov	r1, r9
 800adc8:	eb43 0501 	adc.w	r5, r3, r1
 800adcc:	f04f 0200 	mov.w	r2, #0
 800add0:	f04f 0300 	mov.w	r3, #0
 800add4:	00eb      	lsls	r3, r5, #3
 800add6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800adda:	00e2      	lsls	r2, r4, #3
 800addc:	4614      	mov	r4, r2
 800adde:	461d      	mov	r5, r3
 800ade0:	4643      	mov	r3, r8
 800ade2:	18e3      	adds	r3, r4, r3
 800ade4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800ade8:	464b      	mov	r3, r9
 800adea:	eb45 0303 	adc.w	r3, r5, r3
 800adee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800adf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800adf6:	685b      	ldr	r3, [r3, #4]
 800adf8:	2200      	movs	r2, #0
 800adfa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800adfe:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800ae02:	f04f 0200 	mov.w	r2, #0
 800ae06:	f04f 0300 	mov.w	r3, #0
 800ae0a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800ae0e:	4629      	mov	r1, r5
 800ae10:	008b      	lsls	r3, r1, #2
 800ae12:	4621      	mov	r1, r4
 800ae14:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ae18:	4621      	mov	r1, r4
 800ae1a:	008a      	lsls	r2, r1, #2
 800ae1c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800ae20:	f7f5 ff32 	bl	8000c88 <__aeabi_uldivmod>
 800ae24:	4602      	mov	r2, r0
 800ae26:	460b      	mov	r3, r1
 800ae28:	4b60      	ldr	r3, [pc, #384]	; (800afac <UART_SetConfig+0x4e4>)
 800ae2a:	fba3 2302 	umull	r2, r3, r3, r2
 800ae2e:	095b      	lsrs	r3, r3, #5
 800ae30:	011c      	lsls	r4, r3, #4
 800ae32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ae36:	2200      	movs	r2, #0
 800ae38:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800ae3c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800ae40:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800ae44:	4642      	mov	r2, r8
 800ae46:	464b      	mov	r3, r9
 800ae48:	1891      	adds	r1, r2, r2
 800ae4a:	61b9      	str	r1, [r7, #24]
 800ae4c:	415b      	adcs	r3, r3
 800ae4e:	61fb      	str	r3, [r7, #28]
 800ae50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ae54:	4641      	mov	r1, r8
 800ae56:	1851      	adds	r1, r2, r1
 800ae58:	6139      	str	r1, [r7, #16]
 800ae5a:	4649      	mov	r1, r9
 800ae5c:	414b      	adcs	r3, r1
 800ae5e:	617b      	str	r3, [r7, #20]
 800ae60:	f04f 0200 	mov.w	r2, #0
 800ae64:	f04f 0300 	mov.w	r3, #0
 800ae68:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ae6c:	4659      	mov	r1, fp
 800ae6e:	00cb      	lsls	r3, r1, #3
 800ae70:	4651      	mov	r1, sl
 800ae72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ae76:	4651      	mov	r1, sl
 800ae78:	00ca      	lsls	r2, r1, #3
 800ae7a:	4610      	mov	r0, r2
 800ae7c:	4619      	mov	r1, r3
 800ae7e:	4603      	mov	r3, r0
 800ae80:	4642      	mov	r2, r8
 800ae82:	189b      	adds	r3, r3, r2
 800ae84:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800ae88:	464b      	mov	r3, r9
 800ae8a:	460a      	mov	r2, r1
 800ae8c:	eb42 0303 	adc.w	r3, r2, r3
 800ae90:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800ae94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae98:	685b      	ldr	r3, [r3, #4]
 800ae9a:	2200      	movs	r2, #0
 800ae9c:	67bb      	str	r3, [r7, #120]	; 0x78
 800ae9e:	67fa      	str	r2, [r7, #124]	; 0x7c
 800aea0:	f04f 0200 	mov.w	r2, #0
 800aea4:	f04f 0300 	mov.w	r3, #0
 800aea8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800aeac:	4649      	mov	r1, r9
 800aeae:	008b      	lsls	r3, r1, #2
 800aeb0:	4641      	mov	r1, r8
 800aeb2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800aeb6:	4641      	mov	r1, r8
 800aeb8:	008a      	lsls	r2, r1, #2
 800aeba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800aebe:	f7f5 fee3 	bl	8000c88 <__aeabi_uldivmod>
 800aec2:	4602      	mov	r2, r0
 800aec4:	460b      	mov	r3, r1
 800aec6:	4b39      	ldr	r3, [pc, #228]	; (800afac <UART_SetConfig+0x4e4>)
 800aec8:	fba3 1302 	umull	r1, r3, r3, r2
 800aecc:	095b      	lsrs	r3, r3, #5
 800aece:	2164      	movs	r1, #100	; 0x64
 800aed0:	fb01 f303 	mul.w	r3, r1, r3
 800aed4:	1ad3      	subs	r3, r2, r3
 800aed6:	011b      	lsls	r3, r3, #4
 800aed8:	3332      	adds	r3, #50	; 0x32
 800aeda:	4a34      	ldr	r2, [pc, #208]	; (800afac <UART_SetConfig+0x4e4>)
 800aedc:	fba2 2303 	umull	r2, r3, r2, r3
 800aee0:	095b      	lsrs	r3, r3, #5
 800aee2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800aee6:	441c      	add	r4, r3
 800aee8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800aeec:	2200      	movs	r2, #0
 800aeee:	673b      	str	r3, [r7, #112]	; 0x70
 800aef0:	677a      	str	r2, [r7, #116]	; 0x74
 800aef2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800aef6:	4642      	mov	r2, r8
 800aef8:	464b      	mov	r3, r9
 800aefa:	1891      	adds	r1, r2, r2
 800aefc:	60b9      	str	r1, [r7, #8]
 800aefe:	415b      	adcs	r3, r3
 800af00:	60fb      	str	r3, [r7, #12]
 800af02:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800af06:	4641      	mov	r1, r8
 800af08:	1851      	adds	r1, r2, r1
 800af0a:	6039      	str	r1, [r7, #0]
 800af0c:	4649      	mov	r1, r9
 800af0e:	414b      	adcs	r3, r1
 800af10:	607b      	str	r3, [r7, #4]
 800af12:	f04f 0200 	mov.w	r2, #0
 800af16:	f04f 0300 	mov.w	r3, #0
 800af1a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800af1e:	4659      	mov	r1, fp
 800af20:	00cb      	lsls	r3, r1, #3
 800af22:	4651      	mov	r1, sl
 800af24:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800af28:	4651      	mov	r1, sl
 800af2a:	00ca      	lsls	r2, r1, #3
 800af2c:	4610      	mov	r0, r2
 800af2e:	4619      	mov	r1, r3
 800af30:	4603      	mov	r3, r0
 800af32:	4642      	mov	r2, r8
 800af34:	189b      	adds	r3, r3, r2
 800af36:	66bb      	str	r3, [r7, #104]	; 0x68
 800af38:	464b      	mov	r3, r9
 800af3a:	460a      	mov	r2, r1
 800af3c:	eb42 0303 	adc.w	r3, r2, r3
 800af40:	66fb      	str	r3, [r7, #108]	; 0x6c
 800af42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af46:	685b      	ldr	r3, [r3, #4]
 800af48:	2200      	movs	r2, #0
 800af4a:	663b      	str	r3, [r7, #96]	; 0x60
 800af4c:	667a      	str	r2, [r7, #100]	; 0x64
 800af4e:	f04f 0200 	mov.w	r2, #0
 800af52:	f04f 0300 	mov.w	r3, #0
 800af56:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800af5a:	4649      	mov	r1, r9
 800af5c:	008b      	lsls	r3, r1, #2
 800af5e:	4641      	mov	r1, r8
 800af60:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800af64:	4641      	mov	r1, r8
 800af66:	008a      	lsls	r2, r1, #2
 800af68:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800af6c:	f7f5 fe8c 	bl	8000c88 <__aeabi_uldivmod>
 800af70:	4602      	mov	r2, r0
 800af72:	460b      	mov	r3, r1
 800af74:	4b0d      	ldr	r3, [pc, #52]	; (800afac <UART_SetConfig+0x4e4>)
 800af76:	fba3 1302 	umull	r1, r3, r3, r2
 800af7a:	095b      	lsrs	r3, r3, #5
 800af7c:	2164      	movs	r1, #100	; 0x64
 800af7e:	fb01 f303 	mul.w	r3, r1, r3
 800af82:	1ad3      	subs	r3, r2, r3
 800af84:	011b      	lsls	r3, r3, #4
 800af86:	3332      	adds	r3, #50	; 0x32
 800af88:	4a08      	ldr	r2, [pc, #32]	; (800afac <UART_SetConfig+0x4e4>)
 800af8a:	fba2 2303 	umull	r2, r3, r2, r3
 800af8e:	095b      	lsrs	r3, r3, #5
 800af90:	f003 020f 	and.w	r2, r3, #15
 800af94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	4422      	add	r2, r4
 800af9c:	609a      	str	r2, [r3, #8]
}
 800af9e:	bf00      	nop
 800afa0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800afa4:	46bd      	mov	sp, r7
 800afa6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800afaa:	bf00      	nop
 800afac:	51eb851f 	.word	0x51eb851f

0800afb0 <__errno>:
 800afb0:	4b01      	ldr	r3, [pc, #4]	; (800afb8 <__errno+0x8>)
 800afb2:	6818      	ldr	r0, [r3, #0]
 800afb4:	4770      	bx	lr
 800afb6:	bf00      	nop
 800afb8:	2000019c 	.word	0x2000019c

0800afbc <__libc_init_array>:
 800afbc:	b570      	push	{r4, r5, r6, lr}
 800afbe:	4d0d      	ldr	r5, [pc, #52]	; (800aff4 <__libc_init_array+0x38>)
 800afc0:	4c0d      	ldr	r4, [pc, #52]	; (800aff8 <__libc_init_array+0x3c>)
 800afc2:	1b64      	subs	r4, r4, r5
 800afc4:	10a4      	asrs	r4, r4, #2
 800afc6:	2600      	movs	r6, #0
 800afc8:	42a6      	cmp	r6, r4
 800afca:	d109      	bne.n	800afe0 <__libc_init_array+0x24>
 800afcc:	4d0b      	ldr	r5, [pc, #44]	; (800affc <__libc_init_array+0x40>)
 800afce:	4c0c      	ldr	r4, [pc, #48]	; (800b000 <__libc_init_array+0x44>)
 800afd0:	f004 fe32 	bl	800fc38 <_init>
 800afd4:	1b64      	subs	r4, r4, r5
 800afd6:	10a4      	asrs	r4, r4, #2
 800afd8:	2600      	movs	r6, #0
 800afda:	42a6      	cmp	r6, r4
 800afdc:	d105      	bne.n	800afea <__libc_init_array+0x2e>
 800afde:	bd70      	pop	{r4, r5, r6, pc}
 800afe0:	f855 3b04 	ldr.w	r3, [r5], #4
 800afe4:	4798      	blx	r3
 800afe6:	3601      	adds	r6, #1
 800afe8:	e7ee      	b.n	800afc8 <__libc_init_array+0xc>
 800afea:	f855 3b04 	ldr.w	r3, [r5], #4
 800afee:	4798      	blx	r3
 800aff0:	3601      	adds	r6, #1
 800aff2:	e7f2      	b.n	800afda <__libc_init_array+0x1e>
 800aff4:	080103a4 	.word	0x080103a4
 800aff8:	080103a4 	.word	0x080103a4
 800affc:	080103a4 	.word	0x080103a4
 800b000:	080103a8 	.word	0x080103a8

0800b004 <memset>:
 800b004:	4402      	add	r2, r0
 800b006:	4603      	mov	r3, r0
 800b008:	4293      	cmp	r3, r2
 800b00a:	d100      	bne.n	800b00e <memset+0xa>
 800b00c:	4770      	bx	lr
 800b00e:	f803 1b01 	strb.w	r1, [r3], #1
 800b012:	e7f9      	b.n	800b008 <memset+0x4>

0800b014 <__cvt>:
 800b014:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b018:	ec55 4b10 	vmov	r4, r5, d0
 800b01c:	2d00      	cmp	r5, #0
 800b01e:	460e      	mov	r6, r1
 800b020:	4619      	mov	r1, r3
 800b022:	462b      	mov	r3, r5
 800b024:	bfbb      	ittet	lt
 800b026:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b02a:	461d      	movlt	r5, r3
 800b02c:	2300      	movge	r3, #0
 800b02e:	232d      	movlt	r3, #45	; 0x2d
 800b030:	700b      	strb	r3, [r1, #0]
 800b032:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b034:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b038:	4691      	mov	r9, r2
 800b03a:	f023 0820 	bic.w	r8, r3, #32
 800b03e:	bfbc      	itt	lt
 800b040:	4622      	movlt	r2, r4
 800b042:	4614      	movlt	r4, r2
 800b044:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b048:	d005      	beq.n	800b056 <__cvt+0x42>
 800b04a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b04e:	d100      	bne.n	800b052 <__cvt+0x3e>
 800b050:	3601      	adds	r6, #1
 800b052:	2102      	movs	r1, #2
 800b054:	e000      	b.n	800b058 <__cvt+0x44>
 800b056:	2103      	movs	r1, #3
 800b058:	ab03      	add	r3, sp, #12
 800b05a:	9301      	str	r3, [sp, #4]
 800b05c:	ab02      	add	r3, sp, #8
 800b05e:	9300      	str	r3, [sp, #0]
 800b060:	ec45 4b10 	vmov	d0, r4, r5
 800b064:	4653      	mov	r3, sl
 800b066:	4632      	mov	r2, r6
 800b068:	f001 fdae 	bl	800cbc8 <_dtoa_r>
 800b06c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b070:	4607      	mov	r7, r0
 800b072:	d102      	bne.n	800b07a <__cvt+0x66>
 800b074:	f019 0f01 	tst.w	r9, #1
 800b078:	d022      	beq.n	800b0c0 <__cvt+0xac>
 800b07a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b07e:	eb07 0906 	add.w	r9, r7, r6
 800b082:	d110      	bne.n	800b0a6 <__cvt+0x92>
 800b084:	783b      	ldrb	r3, [r7, #0]
 800b086:	2b30      	cmp	r3, #48	; 0x30
 800b088:	d10a      	bne.n	800b0a0 <__cvt+0x8c>
 800b08a:	2200      	movs	r2, #0
 800b08c:	2300      	movs	r3, #0
 800b08e:	4620      	mov	r0, r4
 800b090:	4629      	mov	r1, r5
 800b092:	f7f5 fd19 	bl	8000ac8 <__aeabi_dcmpeq>
 800b096:	b918      	cbnz	r0, 800b0a0 <__cvt+0x8c>
 800b098:	f1c6 0601 	rsb	r6, r6, #1
 800b09c:	f8ca 6000 	str.w	r6, [sl]
 800b0a0:	f8da 3000 	ldr.w	r3, [sl]
 800b0a4:	4499      	add	r9, r3
 800b0a6:	2200      	movs	r2, #0
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	4620      	mov	r0, r4
 800b0ac:	4629      	mov	r1, r5
 800b0ae:	f7f5 fd0b 	bl	8000ac8 <__aeabi_dcmpeq>
 800b0b2:	b108      	cbz	r0, 800b0b8 <__cvt+0xa4>
 800b0b4:	f8cd 900c 	str.w	r9, [sp, #12]
 800b0b8:	2230      	movs	r2, #48	; 0x30
 800b0ba:	9b03      	ldr	r3, [sp, #12]
 800b0bc:	454b      	cmp	r3, r9
 800b0be:	d307      	bcc.n	800b0d0 <__cvt+0xbc>
 800b0c0:	9b03      	ldr	r3, [sp, #12]
 800b0c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b0c4:	1bdb      	subs	r3, r3, r7
 800b0c6:	4638      	mov	r0, r7
 800b0c8:	6013      	str	r3, [r2, #0]
 800b0ca:	b004      	add	sp, #16
 800b0cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0d0:	1c59      	adds	r1, r3, #1
 800b0d2:	9103      	str	r1, [sp, #12]
 800b0d4:	701a      	strb	r2, [r3, #0]
 800b0d6:	e7f0      	b.n	800b0ba <__cvt+0xa6>

0800b0d8 <__exponent>:
 800b0d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b0da:	4603      	mov	r3, r0
 800b0dc:	2900      	cmp	r1, #0
 800b0de:	bfb8      	it	lt
 800b0e0:	4249      	neglt	r1, r1
 800b0e2:	f803 2b02 	strb.w	r2, [r3], #2
 800b0e6:	bfb4      	ite	lt
 800b0e8:	222d      	movlt	r2, #45	; 0x2d
 800b0ea:	222b      	movge	r2, #43	; 0x2b
 800b0ec:	2909      	cmp	r1, #9
 800b0ee:	7042      	strb	r2, [r0, #1]
 800b0f0:	dd2a      	ble.n	800b148 <__exponent+0x70>
 800b0f2:	f10d 0407 	add.w	r4, sp, #7
 800b0f6:	46a4      	mov	ip, r4
 800b0f8:	270a      	movs	r7, #10
 800b0fa:	46a6      	mov	lr, r4
 800b0fc:	460a      	mov	r2, r1
 800b0fe:	fb91 f6f7 	sdiv	r6, r1, r7
 800b102:	fb07 1516 	mls	r5, r7, r6, r1
 800b106:	3530      	adds	r5, #48	; 0x30
 800b108:	2a63      	cmp	r2, #99	; 0x63
 800b10a:	f104 34ff 	add.w	r4, r4, #4294967295
 800b10e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800b112:	4631      	mov	r1, r6
 800b114:	dcf1      	bgt.n	800b0fa <__exponent+0x22>
 800b116:	3130      	adds	r1, #48	; 0x30
 800b118:	f1ae 0502 	sub.w	r5, lr, #2
 800b11c:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b120:	1c44      	adds	r4, r0, #1
 800b122:	4629      	mov	r1, r5
 800b124:	4561      	cmp	r1, ip
 800b126:	d30a      	bcc.n	800b13e <__exponent+0x66>
 800b128:	f10d 0209 	add.w	r2, sp, #9
 800b12c:	eba2 020e 	sub.w	r2, r2, lr
 800b130:	4565      	cmp	r5, ip
 800b132:	bf88      	it	hi
 800b134:	2200      	movhi	r2, #0
 800b136:	4413      	add	r3, r2
 800b138:	1a18      	subs	r0, r3, r0
 800b13a:	b003      	add	sp, #12
 800b13c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b13e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b142:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b146:	e7ed      	b.n	800b124 <__exponent+0x4c>
 800b148:	2330      	movs	r3, #48	; 0x30
 800b14a:	3130      	adds	r1, #48	; 0x30
 800b14c:	7083      	strb	r3, [r0, #2]
 800b14e:	70c1      	strb	r1, [r0, #3]
 800b150:	1d03      	adds	r3, r0, #4
 800b152:	e7f1      	b.n	800b138 <__exponent+0x60>

0800b154 <_printf_float>:
 800b154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b158:	ed2d 8b02 	vpush	{d8}
 800b15c:	b08d      	sub	sp, #52	; 0x34
 800b15e:	460c      	mov	r4, r1
 800b160:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b164:	4616      	mov	r6, r2
 800b166:	461f      	mov	r7, r3
 800b168:	4605      	mov	r5, r0
 800b16a:	f002 fe8b 	bl	800de84 <_localeconv_r>
 800b16e:	f8d0 a000 	ldr.w	sl, [r0]
 800b172:	4650      	mov	r0, sl
 800b174:	f7f5 f82c 	bl	80001d0 <strlen>
 800b178:	2300      	movs	r3, #0
 800b17a:	930a      	str	r3, [sp, #40]	; 0x28
 800b17c:	6823      	ldr	r3, [r4, #0]
 800b17e:	9305      	str	r3, [sp, #20]
 800b180:	f8d8 3000 	ldr.w	r3, [r8]
 800b184:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b188:	3307      	adds	r3, #7
 800b18a:	f023 0307 	bic.w	r3, r3, #7
 800b18e:	f103 0208 	add.w	r2, r3, #8
 800b192:	f8c8 2000 	str.w	r2, [r8]
 800b196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b19a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b19e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b1a2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b1a6:	9307      	str	r3, [sp, #28]
 800b1a8:	f8cd 8018 	str.w	r8, [sp, #24]
 800b1ac:	ee08 0a10 	vmov	s16, r0
 800b1b0:	4b9f      	ldr	r3, [pc, #636]	; (800b430 <_printf_float+0x2dc>)
 800b1b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b1b6:	f04f 32ff 	mov.w	r2, #4294967295
 800b1ba:	f7f5 fcb7 	bl	8000b2c <__aeabi_dcmpun>
 800b1be:	bb88      	cbnz	r0, 800b224 <_printf_float+0xd0>
 800b1c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b1c4:	4b9a      	ldr	r3, [pc, #616]	; (800b430 <_printf_float+0x2dc>)
 800b1c6:	f04f 32ff 	mov.w	r2, #4294967295
 800b1ca:	f7f5 fc91 	bl	8000af0 <__aeabi_dcmple>
 800b1ce:	bb48      	cbnz	r0, 800b224 <_printf_float+0xd0>
 800b1d0:	2200      	movs	r2, #0
 800b1d2:	2300      	movs	r3, #0
 800b1d4:	4640      	mov	r0, r8
 800b1d6:	4649      	mov	r1, r9
 800b1d8:	f7f5 fc80 	bl	8000adc <__aeabi_dcmplt>
 800b1dc:	b110      	cbz	r0, 800b1e4 <_printf_float+0x90>
 800b1de:	232d      	movs	r3, #45	; 0x2d
 800b1e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b1e4:	4b93      	ldr	r3, [pc, #588]	; (800b434 <_printf_float+0x2e0>)
 800b1e6:	4894      	ldr	r0, [pc, #592]	; (800b438 <_printf_float+0x2e4>)
 800b1e8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b1ec:	bf94      	ite	ls
 800b1ee:	4698      	movls	r8, r3
 800b1f0:	4680      	movhi	r8, r0
 800b1f2:	2303      	movs	r3, #3
 800b1f4:	6123      	str	r3, [r4, #16]
 800b1f6:	9b05      	ldr	r3, [sp, #20]
 800b1f8:	f023 0204 	bic.w	r2, r3, #4
 800b1fc:	6022      	str	r2, [r4, #0]
 800b1fe:	f04f 0900 	mov.w	r9, #0
 800b202:	9700      	str	r7, [sp, #0]
 800b204:	4633      	mov	r3, r6
 800b206:	aa0b      	add	r2, sp, #44	; 0x2c
 800b208:	4621      	mov	r1, r4
 800b20a:	4628      	mov	r0, r5
 800b20c:	f000 f9d8 	bl	800b5c0 <_printf_common>
 800b210:	3001      	adds	r0, #1
 800b212:	f040 8090 	bne.w	800b336 <_printf_float+0x1e2>
 800b216:	f04f 30ff 	mov.w	r0, #4294967295
 800b21a:	b00d      	add	sp, #52	; 0x34
 800b21c:	ecbd 8b02 	vpop	{d8}
 800b220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b224:	4642      	mov	r2, r8
 800b226:	464b      	mov	r3, r9
 800b228:	4640      	mov	r0, r8
 800b22a:	4649      	mov	r1, r9
 800b22c:	f7f5 fc7e 	bl	8000b2c <__aeabi_dcmpun>
 800b230:	b140      	cbz	r0, 800b244 <_printf_float+0xf0>
 800b232:	464b      	mov	r3, r9
 800b234:	2b00      	cmp	r3, #0
 800b236:	bfbc      	itt	lt
 800b238:	232d      	movlt	r3, #45	; 0x2d
 800b23a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b23e:	487f      	ldr	r0, [pc, #508]	; (800b43c <_printf_float+0x2e8>)
 800b240:	4b7f      	ldr	r3, [pc, #508]	; (800b440 <_printf_float+0x2ec>)
 800b242:	e7d1      	b.n	800b1e8 <_printf_float+0x94>
 800b244:	6863      	ldr	r3, [r4, #4]
 800b246:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b24a:	9206      	str	r2, [sp, #24]
 800b24c:	1c5a      	adds	r2, r3, #1
 800b24e:	d13f      	bne.n	800b2d0 <_printf_float+0x17c>
 800b250:	2306      	movs	r3, #6
 800b252:	6063      	str	r3, [r4, #4]
 800b254:	9b05      	ldr	r3, [sp, #20]
 800b256:	6861      	ldr	r1, [r4, #4]
 800b258:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b25c:	2300      	movs	r3, #0
 800b25e:	9303      	str	r3, [sp, #12]
 800b260:	ab0a      	add	r3, sp, #40	; 0x28
 800b262:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b266:	ab09      	add	r3, sp, #36	; 0x24
 800b268:	ec49 8b10 	vmov	d0, r8, r9
 800b26c:	9300      	str	r3, [sp, #0]
 800b26e:	6022      	str	r2, [r4, #0]
 800b270:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b274:	4628      	mov	r0, r5
 800b276:	f7ff fecd 	bl	800b014 <__cvt>
 800b27a:	9b06      	ldr	r3, [sp, #24]
 800b27c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b27e:	2b47      	cmp	r3, #71	; 0x47
 800b280:	4680      	mov	r8, r0
 800b282:	d108      	bne.n	800b296 <_printf_float+0x142>
 800b284:	1cc8      	adds	r0, r1, #3
 800b286:	db02      	blt.n	800b28e <_printf_float+0x13a>
 800b288:	6863      	ldr	r3, [r4, #4]
 800b28a:	4299      	cmp	r1, r3
 800b28c:	dd41      	ble.n	800b312 <_printf_float+0x1be>
 800b28e:	f1ab 0b02 	sub.w	fp, fp, #2
 800b292:	fa5f fb8b 	uxtb.w	fp, fp
 800b296:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b29a:	d820      	bhi.n	800b2de <_printf_float+0x18a>
 800b29c:	3901      	subs	r1, #1
 800b29e:	465a      	mov	r2, fp
 800b2a0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b2a4:	9109      	str	r1, [sp, #36]	; 0x24
 800b2a6:	f7ff ff17 	bl	800b0d8 <__exponent>
 800b2aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b2ac:	1813      	adds	r3, r2, r0
 800b2ae:	2a01      	cmp	r2, #1
 800b2b0:	4681      	mov	r9, r0
 800b2b2:	6123      	str	r3, [r4, #16]
 800b2b4:	dc02      	bgt.n	800b2bc <_printf_float+0x168>
 800b2b6:	6822      	ldr	r2, [r4, #0]
 800b2b8:	07d2      	lsls	r2, r2, #31
 800b2ba:	d501      	bpl.n	800b2c0 <_printf_float+0x16c>
 800b2bc:	3301      	adds	r3, #1
 800b2be:	6123      	str	r3, [r4, #16]
 800b2c0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d09c      	beq.n	800b202 <_printf_float+0xae>
 800b2c8:	232d      	movs	r3, #45	; 0x2d
 800b2ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b2ce:	e798      	b.n	800b202 <_printf_float+0xae>
 800b2d0:	9a06      	ldr	r2, [sp, #24]
 800b2d2:	2a47      	cmp	r2, #71	; 0x47
 800b2d4:	d1be      	bne.n	800b254 <_printf_float+0x100>
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d1bc      	bne.n	800b254 <_printf_float+0x100>
 800b2da:	2301      	movs	r3, #1
 800b2dc:	e7b9      	b.n	800b252 <_printf_float+0xfe>
 800b2de:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b2e2:	d118      	bne.n	800b316 <_printf_float+0x1c2>
 800b2e4:	2900      	cmp	r1, #0
 800b2e6:	6863      	ldr	r3, [r4, #4]
 800b2e8:	dd0b      	ble.n	800b302 <_printf_float+0x1ae>
 800b2ea:	6121      	str	r1, [r4, #16]
 800b2ec:	b913      	cbnz	r3, 800b2f4 <_printf_float+0x1a0>
 800b2ee:	6822      	ldr	r2, [r4, #0]
 800b2f0:	07d0      	lsls	r0, r2, #31
 800b2f2:	d502      	bpl.n	800b2fa <_printf_float+0x1a6>
 800b2f4:	3301      	adds	r3, #1
 800b2f6:	440b      	add	r3, r1
 800b2f8:	6123      	str	r3, [r4, #16]
 800b2fa:	65a1      	str	r1, [r4, #88]	; 0x58
 800b2fc:	f04f 0900 	mov.w	r9, #0
 800b300:	e7de      	b.n	800b2c0 <_printf_float+0x16c>
 800b302:	b913      	cbnz	r3, 800b30a <_printf_float+0x1b6>
 800b304:	6822      	ldr	r2, [r4, #0]
 800b306:	07d2      	lsls	r2, r2, #31
 800b308:	d501      	bpl.n	800b30e <_printf_float+0x1ba>
 800b30a:	3302      	adds	r3, #2
 800b30c:	e7f4      	b.n	800b2f8 <_printf_float+0x1a4>
 800b30e:	2301      	movs	r3, #1
 800b310:	e7f2      	b.n	800b2f8 <_printf_float+0x1a4>
 800b312:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b316:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b318:	4299      	cmp	r1, r3
 800b31a:	db05      	blt.n	800b328 <_printf_float+0x1d4>
 800b31c:	6823      	ldr	r3, [r4, #0]
 800b31e:	6121      	str	r1, [r4, #16]
 800b320:	07d8      	lsls	r0, r3, #31
 800b322:	d5ea      	bpl.n	800b2fa <_printf_float+0x1a6>
 800b324:	1c4b      	adds	r3, r1, #1
 800b326:	e7e7      	b.n	800b2f8 <_printf_float+0x1a4>
 800b328:	2900      	cmp	r1, #0
 800b32a:	bfd4      	ite	le
 800b32c:	f1c1 0202 	rsble	r2, r1, #2
 800b330:	2201      	movgt	r2, #1
 800b332:	4413      	add	r3, r2
 800b334:	e7e0      	b.n	800b2f8 <_printf_float+0x1a4>
 800b336:	6823      	ldr	r3, [r4, #0]
 800b338:	055a      	lsls	r2, r3, #21
 800b33a:	d407      	bmi.n	800b34c <_printf_float+0x1f8>
 800b33c:	6923      	ldr	r3, [r4, #16]
 800b33e:	4642      	mov	r2, r8
 800b340:	4631      	mov	r1, r6
 800b342:	4628      	mov	r0, r5
 800b344:	47b8      	blx	r7
 800b346:	3001      	adds	r0, #1
 800b348:	d12c      	bne.n	800b3a4 <_printf_float+0x250>
 800b34a:	e764      	b.n	800b216 <_printf_float+0xc2>
 800b34c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b350:	f240 80e0 	bls.w	800b514 <_printf_float+0x3c0>
 800b354:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b358:	2200      	movs	r2, #0
 800b35a:	2300      	movs	r3, #0
 800b35c:	f7f5 fbb4 	bl	8000ac8 <__aeabi_dcmpeq>
 800b360:	2800      	cmp	r0, #0
 800b362:	d034      	beq.n	800b3ce <_printf_float+0x27a>
 800b364:	4a37      	ldr	r2, [pc, #220]	; (800b444 <_printf_float+0x2f0>)
 800b366:	2301      	movs	r3, #1
 800b368:	4631      	mov	r1, r6
 800b36a:	4628      	mov	r0, r5
 800b36c:	47b8      	blx	r7
 800b36e:	3001      	adds	r0, #1
 800b370:	f43f af51 	beq.w	800b216 <_printf_float+0xc2>
 800b374:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b378:	429a      	cmp	r2, r3
 800b37a:	db02      	blt.n	800b382 <_printf_float+0x22e>
 800b37c:	6823      	ldr	r3, [r4, #0]
 800b37e:	07d8      	lsls	r0, r3, #31
 800b380:	d510      	bpl.n	800b3a4 <_printf_float+0x250>
 800b382:	ee18 3a10 	vmov	r3, s16
 800b386:	4652      	mov	r2, sl
 800b388:	4631      	mov	r1, r6
 800b38a:	4628      	mov	r0, r5
 800b38c:	47b8      	blx	r7
 800b38e:	3001      	adds	r0, #1
 800b390:	f43f af41 	beq.w	800b216 <_printf_float+0xc2>
 800b394:	f04f 0800 	mov.w	r8, #0
 800b398:	f104 091a 	add.w	r9, r4, #26
 800b39c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b39e:	3b01      	subs	r3, #1
 800b3a0:	4543      	cmp	r3, r8
 800b3a2:	dc09      	bgt.n	800b3b8 <_printf_float+0x264>
 800b3a4:	6823      	ldr	r3, [r4, #0]
 800b3a6:	079b      	lsls	r3, r3, #30
 800b3a8:	f100 8105 	bmi.w	800b5b6 <_printf_float+0x462>
 800b3ac:	68e0      	ldr	r0, [r4, #12]
 800b3ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b3b0:	4298      	cmp	r0, r3
 800b3b2:	bfb8      	it	lt
 800b3b4:	4618      	movlt	r0, r3
 800b3b6:	e730      	b.n	800b21a <_printf_float+0xc6>
 800b3b8:	2301      	movs	r3, #1
 800b3ba:	464a      	mov	r2, r9
 800b3bc:	4631      	mov	r1, r6
 800b3be:	4628      	mov	r0, r5
 800b3c0:	47b8      	blx	r7
 800b3c2:	3001      	adds	r0, #1
 800b3c4:	f43f af27 	beq.w	800b216 <_printf_float+0xc2>
 800b3c8:	f108 0801 	add.w	r8, r8, #1
 800b3cc:	e7e6      	b.n	800b39c <_printf_float+0x248>
 800b3ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	dc39      	bgt.n	800b448 <_printf_float+0x2f4>
 800b3d4:	4a1b      	ldr	r2, [pc, #108]	; (800b444 <_printf_float+0x2f0>)
 800b3d6:	2301      	movs	r3, #1
 800b3d8:	4631      	mov	r1, r6
 800b3da:	4628      	mov	r0, r5
 800b3dc:	47b8      	blx	r7
 800b3de:	3001      	adds	r0, #1
 800b3e0:	f43f af19 	beq.w	800b216 <_printf_float+0xc2>
 800b3e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b3e8:	4313      	orrs	r3, r2
 800b3ea:	d102      	bne.n	800b3f2 <_printf_float+0x29e>
 800b3ec:	6823      	ldr	r3, [r4, #0]
 800b3ee:	07d9      	lsls	r1, r3, #31
 800b3f0:	d5d8      	bpl.n	800b3a4 <_printf_float+0x250>
 800b3f2:	ee18 3a10 	vmov	r3, s16
 800b3f6:	4652      	mov	r2, sl
 800b3f8:	4631      	mov	r1, r6
 800b3fa:	4628      	mov	r0, r5
 800b3fc:	47b8      	blx	r7
 800b3fe:	3001      	adds	r0, #1
 800b400:	f43f af09 	beq.w	800b216 <_printf_float+0xc2>
 800b404:	f04f 0900 	mov.w	r9, #0
 800b408:	f104 0a1a 	add.w	sl, r4, #26
 800b40c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b40e:	425b      	negs	r3, r3
 800b410:	454b      	cmp	r3, r9
 800b412:	dc01      	bgt.n	800b418 <_printf_float+0x2c4>
 800b414:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b416:	e792      	b.n	800b33e <_printf_float+0x1ea>
 800b418:	2301      	movs	r3, #1
 800b41a:	4652      	mov	r2, sl
 800b41c:	4631      	mov	r1, r6
 800b41e:	4628      	mov	r0, r5
 800b420:	47b8      	blx	r7
 800b422:	3001      	adds	r0, #1
 800b424:	f43f aef7 	beq.w	800b216 <_printf_float+0xc2>
 800b428:	f109 0901 	add.w	r9, r9, #1
 800b42c:	e7ee      	b.n	800b40c <_printf_float+0x2b8>
 800b42e:	bf00      	nop
 800b430:	7fefffff 	.word	0x7fefffff
 800b434:	0800fec4 	.word	0x0800fec4
 800b438:	0800fec8 	.word	0x0800fec8
 800b43c:	0800fed0 	.word	0x0800fed0
 800b440:	0800fecc 	.word	0x0800fecc
 800b444:	0800fed4 	.word	0x0800fed4
 800b448:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b44a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b44c:	429a      	cmp	r2, r3
 800b44e:	bfa8      	it	ge
 800b450:	461a      	movge	r2, r3
 800b452:	2a00      	cmp	r2, #0
 800b454:	4691      	mov	r9, r2
 800b456:	dc37      	bgt.n	800b4c8 <_printf_float+0x374>
 800b458:	f04f 0b00 	mov.w	fp, #0
 800b45c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b460:	f104 021a 	add.w	r2, r4, #26
 800b464:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b466:	9305      	str	r3, [sp, #20]
 800b468:	eba3 0309 	sub.w	r3, r3, r9
 800b46c:	455b      	cmp	r3, fp
 800b46e:	dc33      	bgt.n	800b4d8 <_printf_float+0x384>
 800b470:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b474:	429a      	cmp	r2, r3
 800b476:	db3b      	blt.n	800b4f0 <_printf_float+0x39c>
 800b478:	6823      	ldr	r3, [r4, #0]
 800b47a:	07da      	lsls	r2, r3, #31
 800b47c:	d438      	bmi.n	800b4f0 <_printf_float+0x39c>
 800b47e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b480:	9a05      	ldr	r2, [sp, #20]
 800b482:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b484:	1a9a      	subs	r2, r3, r2
 800b486:	eba3 0901 	sub.w	r9, r3, r1
 800b48a:	4591      	cmp	r9, r2
 800b48c:	bfa8      	it	ge
 800b48e:	4691      	movge	r9, r2
 800b490:	f1b9 0f00 	cmp.w	r9, #0
 800b494:	dc35      	bgt.n	800b502 <_printf_float+0x3ae>
 800b496:	f04f 0800 	mov.w	r8, #0
 800b49a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b49e:	f104 0a1a 	add.w	sl, r4, #26
 800b4a2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b4a6:	1a9b      	subs	r3, r3, r2
 800b4a8:	eba3 0309 	sub.w	r3, r3, r9
 800b4ac:	4543      	cmp	r3, r8
 800b4ae:	f77f af79 	ble.w	800b3a4 <_printf_float+0x250>
 800b4b2:	2301      	movs	r3, #1
 800b4b4:	4652      	mov	r2, sl
 800b4b6:	4631      	mov	r1, r6
 800b4b8:	4628      	mov	r0, r5
 800b4ba:	47b8      	blx	r7
 800b4bc:	3001      	adds	r0, #1
 800b4be:	f43f aeaa 	beq.w	800b216 <_printf_float+0xc2>
 800b4c2:	f108 0801 	add.w	r8, r8, #1
 800b4c6:	e7ec      	b.n	800b4a2 <_printf_float+0x34e>
 800b4c8:	4613      	mov	r3, r2
 800b4ca:	4631      	mov	r1, r6
 800b4cc:	4642      	mov	r2, r8
 800b4ce:	4628      	mov	r0, r5
 800b4d0:	47b8      	blx	r7
 800b4d2:	3001      	adds	r0, #1
 800b4d4:	d1c0      	bne.n	800b458 <_printf_float+0x304>
 800b4d6:	e69e      	b.n	800b216 <_printf_float+0xc2>
 800b4d8:	2301      	movs	r3, #1
 800b4da:	4631      	mov	r1, r6
 800b4dc:	4628      	mov	r0, r5
 800b4de:	9205      	str	r2, [sp, #20]
 800b4e0:	47b8      	blx	r7
 800b4e2:	3001      	adds	r0, #1
 800b4e4:	f43f ae97 	beq.w	800b216 <_printf_float+0xc2>
 800b4e8:	9a05      	ldr	r2, [sp, #20]
 800b4ea:	f10b 0b01 	add.w	fp, fp, #1
 800b4ee:	e7b9      	b.n	800b464 <_printf_float+0x310>
 800b4f0:	ee18 3a10 	vmov	r3, s16
 800b4f4:	4652      	mov	r2, sl
 800b4f6:	4631      	mov	r1, r6
 800b4f8:	4628      	mov	r0, r5
 800b4fa:	47b8      	blx	r7
 800b4fc:	3001      	adds	r0, #1
 800b4fe:	d1be      	bne.n	800b47e <_printf_float+0x32a>
 800b500:	e689      	b.n	800b216 <_printf_float+0xc2>
 800b502:	9a05      	ldr	r2, [sp, #20]
 800b504:	464b      	mov	r3, r9
 800b506:	4442      	add	r2, r8
 800b508:	4631      	mov	r1, r6
 800b50a:	4628      	mov	r0, r5
 800b50c:	47b8      	blx	r7
 800b50e:	3001      	adds	r0, #1
 800b510:	d1c1      	bne.n	800b496 <_printf_float+0x342>
 800b512:	e680      	b.n	800b216 <_printf_float+0xc2>
 800b514:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b516:	2a01      	cmp	r2, #1
 800b518:	dc01      	bgt.n	800b51e <_printf_float+0x3ca>
 800b51a:	07db      	lsls	r3, r3, #31
 800b51c:	d538      	bpl.n	800b590 <_printf_float+0x43c>
 800b51e:	2301      	movs	r3, #1
 800b520:	4642      	mov	r2, r8
 800b522:	4631      	mov	r1, r6
 800b524:	4628      	mov	r0, r5
 800b526:	47b8      	blx	r7
 800b528:	3001      	adds	r0, #1
 800b52a:	f43f ae74 	beq.w	800b216 <_printf_float+0xc2>
 800b52e:	ee18 3a10 	vmov	r3, s16
 800b532:	4652      	mov	r2, sl
 800b534:	4631      	mov	r1, r6
 800b536:	4628      	mov	r0, r5
 800b538:	47b8      	blx	r7
 800b53a:	3001      	adds	r0, #1
 800b53c:	f43f ae6b 	beq.w	800b216 <_printf_float+0xc2>
 800b540:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b544:	2200      	movs	r2, #0
 800b546:	2300      	movs	r3, #0
 800b548:	f7f5 fabe 	bl	8000ac8 <__aeabi_dcmpeq>
 800b54c:	b9d8      	cbnz	r0, 800b586 <_printf_float+0x432>
 800b54e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b550:	f108 0201 	add.w	r2, r8, #1
 800b554:	3b01      	subs	r3, #1
 800b556:	4631      	mov	r1, r6
 800b558:	4628      	mov	r0, r5
 800b55a:	47b8      	blx	r7
 800b55c:	3001      	adds	r0, #1
 800b55e:	d10e      	bne.n	800b57e <_printf_float+0x42a>
 800b560:	e659      	b.n	800b216 <_printf_float+0xc2>
 800b562:	2301      	movs	r3, #1
 800b564:	4652      	mov	r2, sl
 800b566:	4631      	mov	r1, r6
 800b568:	4628      	mov	r0, r5
 800b56a:	47b8      	blx	r7
 800b56c:	3001      	adds	r0, #1
 800b56e:	f43f ae52 	beq.w	800b216 <_printf_float+0xc2>
 800b572:	f108 0801 	add.w	r8, r8, #1
 800b576:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b578:	3b01      	subs	r3, #1
 800b57a:	4543      	cmp	r3, r8
 800b57c:	dcf1      	bgt.n	800b562 <_printf_float+0x40e>
 800b57e:	464b      	mov	r3, r9
 800b580:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b584:	e6dc      	b.n	800b340 <_printf_float+0x1ec>
 800b586:	f04f 0800 	mov.w	r8, #0
 800b58a:	f104 0a1a 	add.w	sl, r4, #26
 800b58e:	e7f2      	b.n	800b576 <_printf_float+0x422>
 800b590:	2301      	movs	r3, #1
 800b592:	4642      	mov	r2, r8
 800b594:	e7df      	b.n	800b556 <_printf_float+0x402>
 800b596:	2301      	movs	r3, #1
 800b598:	464a      	mov	r2, r9
 800b59a:	4631      	mov	r1, r6
 800b59c:	4628      	mov	r0, r5
 800b59e:	47b8      	blx	r7
 800b5a0:	3001      	adds	r0, #1
 800b5a2:	f43f ae38 	beq.w	800b216 <_printf_float+0xc2>
 800b5a6:	f108 0801 	add.w	r8, r8, #1
 800b5aa:	68e3      	ldr	r3, [r4, #12]
 800b5ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b5ae:	1a5b      	subs	r3, r3, r1
 800b5b0:	4543      	cmp	r3, r8
 800b5b2:	dcf0      	bgt.n	800b596 <_printf_float+0x442>
 800b5b4:	e6fa      	b.n	800b3ac <_printf_float+0x258>
 800b5b6:	f04f 0800 	mov.w	r8, #0
 800b5ba:	f104 0919 	add.w	r9, r4, #25
 800b5be:	e7f4      	b.n	800b5aa <_printf_float+0x456>

0800b5c0 <_printf_common>:
 800b5c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b5c4:	4616      	mov	r6, r2
 800b5c6:	4699      	mov	r9, r3
 800b5c8:	688a      	ldr	r2, [r1, #8]
 800b5ca:	690b      	ldr	r3, [r1, #16]
 800b5cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b5d0:	4293      	cmp	r3, r2
 800b5d2:	bfb8      	it	lt
 800b5d4:	4613      	movlt	r3, r2
 800b5d6:	6033      	str	r3, [r6, #0]
 800b5d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b5dc:	4607      	mov	r7, r0
 800b5de:	460c      	mov	r4, r1
 800b5e0:	b10a      	cbz	r2, 800b5e6 <_printf_common+0x26>
 800b5e2:	3301      	adds	r3, #1
 800b5e4:	6033      	str	r3, [r6, #0]
 800b5e6:	6823      	ldr	r3, [r4, #0]
 800b5e8:	0699      	lsls	r1, r3, #26
 800b5ea:	bf42      	ittt	mi
 800b5ec:	6833      	ldrmi	r3, [r6, #0]
 800b5ee:	3302      	addmi	r3, #2
 800b5f0:	6033      	strmi	r3, [r6, #0]
 800b5f2:	6825      	ldr	r5, [r4, #0]
 800b5f4:	f015 0506 	ands.w	r5, r5, #6
 800b5f8:	d106      	bne.n	800b608 <_printf_common+0x48>
 800b5fa:	f104 0a19 	add.w	sl, r4, #25
 800b5fe:	68e3      	ldr	r3, [r4, #12]
 800b600:	6832      	ldr	r2, [r6, #0]
 800b602:	1a9b      	subs	r3, r3, r2
 800b604:	42ab      	cmp	r3, r5
 800b606:	dc26      	bgt.n	800b656 <_printf_common+0x96>
 800b608:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b60c:	1e13      	subs	r3, r2, #0
 800b60e:	6822      	ldr	r2, [r4, #0]
 800b610:	bf18      	it	ne
 800b612:	2301      	movne	r3, #1
 800b614:	0692      	lsls	r2, r2, #26
 800b616:	d42b      	bmi.n	800b670 <_printf_common+0xb0>
 800b618:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b61c:	4649      	mov	r1, r9
 800b61e:	4638      	mov	r0, r7
 800b620:	47c0      	blx	r8
 800b622:	3001      	adds	r0, #1
 800b624:	d01e      	beq.n	800b664 <_printf_common+0xa4>
 800b626:	6823      	ldr	r3, [r4, #0]
 800b628:	68e5      	ldr	r5, [r4, #12]
 800b62a:	6832      	ldr	r2, [r6, #0]
 800b62c:	f003 0306 	and.w	r3, r3, #6
 800b630:	2b04      	cmp	r3, #4
 800b632:	bf08      	it	eq
 800b634:	1aad      	subeq	r5, r5, r2
 800b636:	68a3      	ldr	r3, [r4, #8]
 800b638:	6922      	ldr	r2, [r4, #16]
 800b63a:	bf0c      	ite	eq
 800b63c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b640:	2500      	movne	r5, #0
 800b642:	4293      	cmp	r3, r2
 800b644:	bfc4      	itt	gt
 800b646:	1a9b      	subgt	r3, r3, r2
 800b648:	18ed      	addgt	r5, r5, r3
 800b64a:	2600      	movs	r6, #0
 800b64c:	341a      	adds	r4, #26
 800b64e:	42b5      	cmp	r5, r6
 800b650:	d11a      	bne.n	800b688 <_printf_common+0xc8>
 800b652:	2000      	movs	r0, #0
 800b654:	e008      	b.n	800b668 <_printf_common+0xa8>
 800b656:	2301      	movs	r3, #1
 800b658:	4652      	mov	r2, sl
 800b65a:	4649      	mov	r1, r9
 800b65c:	4638      	mov	r0, r7
 800b65e:	47c0      	blx	r8
 800b660:	3001      	adds	r0, #1
 800b662:	d103      	bne.n	800b66c <_printf_common+0xac>
 800b664:	f04f 30ff 	mov.w	r0, #4294967295
 800b668:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b66c:	3501      	adds	r5, #1
 800b66e:	e7c6      	b.n	800b5fe <_printf_common+0x3e>
 800b670:	18e1      	adds	r1, r4, r3
 800b672:	1c5a      	adds	r2, r3, #1
 800b674:	2030      	movs	r0, #48	; 0x30
 800b676:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b67a:	4422      	add	r2, r4
 800b67c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b680:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b684:	3302      	adds	r3, #2
 800b686:	e7c7      	b.n	800b618 <_printf_common+0x58>
 800b688:	2301      	movs	r3, #1
 800b68a:	4622      	mov	r2, r4
 800b68c:	4649      	mov	r1, r9
 800b68e:	4638      	mov	r0, r7
 800b690:	47c0      	blx	r8
 800b692:	3001      	adds	r0, #1
 800b694:	d0e6      	beq.n	800b664 <_printf_common+0xa4>
 800b696:	3601      	adds	r6, #1
 800b698:	e7d9      	b.n	800b64e <_printf_common+0x8e>
	...

0800b69c <_printf_i>:
 800b69c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b6a0:	7e0f      	ldrb	r7, [r1, #24]
 800b6a2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b6a4:	2f78      	cmp	r7, #120	; 0x78
 800b6a6:	4691      	mov	r9, r2
 800b6a8:	4680      	mov	r8, r0
 800b6aa:	460c      	mov	r4, r1
 800b6ac:	469a      	mov	sl, r3
 800b6ae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b6b2:	d807      	bhi.n	800b6c4 <_printf_i+0x28>
 800b6b4:	2f62      	cmp	r7, #98	; 0x62
 800b6b6:	d80a      	bhi.n	800b6ce <_printf_i+0x32>
 800b6b8:	2f00      	cmp	r7, #0
 800b6ba:	f000 80d8 	beq.w	800b86e <_printf_i+0x1d2>
 800b6be:	2f58      	cmp	r7, #88	; 0x58
 800b6c0:	f000 80a3 	beq.w	800b80a <_printf_i+0x16e>
 800b6c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b6c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b6cc:	e03a      	b.n	800b744 <_printf_i+0xa8>
 800b6ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b6d2:	2b15      	cmp	r3, #21
 800b6d4:	d8f6      	bhi.n	800b6c4 <_printf_i+0x28>
 800b6d6:	a101      	add	r1, pc, #4	; (adr r1, 800b6dc <_printf_i+0x40>)
 800b6d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b6dc:	0800b735 	.word	0x0800b735
 800b6e0:	0800b749 	.word	0x0800b749
 800b6e4:	0800b6c5 	.word	0x0800b6c5
 800b6e8:	0800b6c5 	.word	0x0800b6c5
 800b6ec:	0800b6c5 	.word	0x0800b6c5
 800b6f0:	0800b6c5 	.word	0x0800b6c5
 800b6f4:	0800b749 	.word	0x0800b749
 800b6f8:	0800b6c5 	.word	0x0800b6c5
 800b6fc:	0800b6c5 	.word	0x0800b6c5
 800b700:	0800b6c5 	.word	0x0800b6c5
 800b704:	0800b6c5 	.word	0x0800b6c5
 800b708:	0800b855 	.word	0x0800b855
 800b70c:	0800b779 	.word	0x0800b779
 800b710:	0800b837 	.word	0x0800b837
 800b714:	0800b6c5 	.word	0x0800b6c5
 800b718:	0800b6c5 	.word	0x0800b6c5
 800b71c:	0800b877 	.word	0x0800b877
 800b720:	0800b6c5 	.word	0x0800b6c5
 800b724:	0800b779 	.word	0x0800b779
 800b728:	0800b6c5 	.word	0x0800b6c5
 800b72c:	0800b6c5 	.word	0x0800b6c5
 800b730:	0800b83f 	.word	0x0800b83f
 800b734:	682b      	ldr	r3, [r5, #0]
 800b736:	1d1a      	adds	r2, r3, #4
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	602a      	str	r2, [r5, #0]
 800b73c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b740:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b744:	2301      	movs	r3, #1
 800b746:	e0a3      	b.n	800b890 <_printf_i+0x1f4>
 800b748:	6820      	ldr	r0, [r4, #0]
 800b74a:	6829      	ldr	r1, [r5, #0]
 800b74c:	0606      	lsls	r6, r0, #24
 800b74e:	f101 0304 	add.w	r3, r1, #4
 800b752:	d50a      	bpl.n	800b76a <_printf_i+0xce>
 800b754:	680e      	ldr	r6, [r1, #0]
 800b756:	602b      	str	r3, [r5, #0]
 800b758:	2e00      	cmp	r6, #0
 800b75a:	da03      	bge.n	800b764 <_printf_i+0xc8>
 800b75c:	232d      	movs	r3, #45	; 0x2d
 800b75e:	4276      	negs	r6, r6
 800b760:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b764:	485e      	ldr	r0, [pc, #376]	; (800b8e0 <_printf_i+0x244>)
 800b766:	230a      	movs	r3, #10
 800b768:	e019      	b.n	800b79e <_printf_i+0x102>
 800b76a:	680e      	ldr	r6, [r1, #0]
 800b76c:	602b      	str	r3, [r5, #0]
 800b76e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b772:	bf18      	it	ne
 800b774:	b236      	sxthne	r6, r6
 800b776:	e7ef      	b.n	800b758 <_printf_i+0xbc>
 800b778:	682b      	ldr	r3, [r5, #0]
 800b77a:	6820      	ldr	r0, [r4, #0]
 800b77c:	1d19      	adds	r1, r3, #4
 800b77e:	6029      	str	r1, [r5, #0]
 800b780:	0601      	lsls	r1, r0, #24
 800b782:	d501      	bpl.n	800b788 <_printf_i+0xec>
 800b784:	681e      	ldr	r6, [r3, #0]
 800b786:	e002      	b.n	800b78e <_printf_i+0xf2>
 800b788:	0646      	lsls	r6, r0, #25
 800b78a:	d5fb      	bpl.n	800b784 <_printf_i+0xe8>
 800b78c:	881e      	ldrh	r6, [r3, #0]
 800b78e:	4854      	ldr	r0, [pc, #336]	; (800b8e0 <_printf_i+0x244>)
 800b790:	2f6f      	cmp	r7, #111	; 0x6f
 800b792:	bf0c      	ite	eq
 800b794:	2308      	moveq	r3, #8
 800b796:	230a      	movne	r3, #10
 800b798:	2100      	movs	r1, #0
 800b79a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b79e:	6865      	ldr	r5, [r4, #4]
 800b7a0:	60a5      	str	r5, [r4, #8]
 800b7a2:	2d00      	cmp	r5, #0
 800b7a4:	bfa2      	ittt	ge
 800b7a6:	6821      	ldrge	r1, [r4, #0]
 800b7a8:	f021 0104 	bicge.w	r1, r1, #4
 800b7ac:	6021      	strge	r1, [r4, #0]
 800b7ae:	b90e      	cbnz	r6, 800b7b4 <_printf_i+0x118>
 800b7b0:	2d00      	cmp	r5, #0
 800b7b2:	d04d      	beq.n	800b850 <_printf_i+0x1b4>
 800b7b4:	4615      	mov	r5, r2
 800b7b6:	fbb6 f1f3 	udiv	r1, r6, r3
 800b7ba:	fb03 6711 	mls	r7, r3, r1, r6
 800b7be:	5dc7      	ldrb	r7, [r0, r7]
 800b7c0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b7c4:	4637      	mov	r7, r6
 800b7c6:	42bb      	cmp	r3, r7
 800b7c8:	460e      	mov	r6, r1
 800b7ca:	d9f4      	bls.n	800b7b6 <_printf_i+0x11a>
 800b7cc:	2b08      	cmp	r3, #8
 800b7ce:	d10b      	bne.n	800b7e8 <_printf_i+0x14c>
 800b7d0:	6823      	ldr	r3, [r4, #0]
 800b7d2:	07de      	lsls	r6, r3, #31
 800b7d4:	d508      	bpl.n	800b7e8 <_printf_i+0x14c>
 800b7d6:	6923      	ldr	r3, [r4, #16]
 800b7d8:	6861      	ldr	r1, [r4, #4]
 800b7da:	4299      	cmp	r1, r3
 800b7dc:	bfde      	ittt	le
 800b7de:	2330      	movle	r3, #48	; 0x30
 800b7e0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b7e4:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b7e8:	1b52      	subs	r2, r2, r5
 800b7ea:	6122      	str	r2, [r4, #16]
 800b7ec:	f8cd a000 	str.w	sl, [sp]
 800b7f0:	464b      	mov	r3, r9
 800b7f2:	aa03      	add	r2, sp, #12
 800b7f4:	4621      	mov	r1, r4
 800b7f6:	4640      	mov	r0, r8
 800b7f8:	f7ff fee2 	bl	800b5c0 <_printf_common>
 800b7fc:	3001      	adds	r0, #1
 800b7fe:	d14c      	bne.n	800b89a <_printf_i+0x1fe>
 800b800:	f04f 30ff 	mov.w	r0, #4294967295
 800b804:	b004      	add	sp, #16
 800b806:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b80a:	4835      	ldr	r0, [pc, #212]	; (800b8e0 <_printf_i+0x244>)
 800b80c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b810:	6829      	ldr	r1, [r5, #0]
 800b812:	6823      	ldr	r3, [r4, #0]
 800b814:	f851 6b04 	ldr.w	r6, [r1], #4
 800b818:	6029      	str	r1, [r5, #0]
 800b81a:	061d      	lsls	r5, r3, #24
 800b81c:	d514      	bpl.n	800b848 <_printf_i+0x1ac>
 800b81e:	07df      	lsls	r7, r3, #31
 800b820:	bf44      	itt	mi
 800b822:	f043 0320 	orrmi.w	r3, r3, #32
 800b826:	6023      	strmi	r3, [r4, #0]
 800b828:	b91e      	cbnz	r6, 800b832 <_printf_i+0x196>
 800b82a:	6823      	ldr	r3, [r4, #0]
 800b82c:	f023 0320 	bic.w	r3, r3, #32
 800b830:	6023      	str	r3, [r4, #0]
 800b832:	2310      	movs	r3, #16
 800b834:	e7b0      	b.n	800b798 <_printf_i+0xfc>
 800b836:	6823      	ldr	r3, [r4, #0]
 800b838:	f043 0320 	orr.w	r3, r3, #32
 800b83c:	6023      	str	r3, [r4, #0]
 800b83e:	2378      	movs	r3, #120	; 0x78
 800b840:	4828      	ldr	r0, [pc, #160]	; (800b8e4 <_printf_i+0x248>)
 800b842:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b846:	e7e3      	b.n	800b810 <_printf_i+0x174>
 800b848:	0659      	lsls	r1, r3, #25
 800b84a:	bf48      	it	mi
 800b84c:	b2b6      	uxthmi	r6, r6
 800b84e:	e7e6      	b.n	800b81e <_printf_i+0x182>
 800b850:	4615      	mov	r5, r2
 800b852:	e7bb      	b.n	800b7cc <_printf_i+0x130>
 800b854:	682b      	ldr	r3, [r5, #0]
 800b856:	6826      	ldr	r6, [r4, #0]
 800b858:	6961      	ldr	r1, [r4, #20]
 800b85a:	1d18      	adds	r0, r3, #4
 800b85c:	6028      	str	r0, [r5, #0]
 800b85e:	0635      	lsls	r5, r6, #24
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	d501      	bpl.n	800b868 <_printf_i+0x1cc>
 800b864:	6019      	str	r1, [r3, #0]
 800b866:	e002      	b.n	800b86e <_printf_i+0x1d2>
 800b868:	0670      	lsls	r0, r6, #25
 800b86a:	d5fb      	bpl.n	800b864 <_printf_i+0x1c8>
 800b86c:	8019      	strh	r1, [r3, #0]
 800b86e:	2300      	movs	r3, #0
 800b870:	6123      	str	r3, [r4, #16]
 800b872:	4615      	mov	r5, r2
 800b874:	e7ba      	b.n	800b7ec <_printf_i+0x150>
 800b876:	682b      	ldr	r3, [r5, #0]
 800b878:	1d1a      	adds	r2, r3, #4
 800b87a:	602a      	str	r2, [r5, #0]
 800b87c:	681d      	ldr	r5, [r3, #0]
 800b87e:	6862      	ldr	r2, [r4, #4]
 800b880:	2100      	movs	r1, #0
 800b882:	4628      	mov	r0, r5
 800b884:	f7f4 fcac 	bl	80001e0 <memchr>
 800b888:	b108      	cbz	r0, 800b88e <_printf_i+0x1f2>
 800b88a:	1b40      	subs	r0, r0, r5
 800b88c:	6060      	str	r0, [r4, #4]
 800b88e:	6863      	ldr	r3, [r4, #4]
 800b890:	6123      	str	r3, [r4, #16]
 800b892:	2300      	movs	r3, #0
 800b894:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b898:	e7a8      	b.n	800b7ec <_printf_i+0x150>
 800b89a:	6923      	ldr	r3, [r4, #16]
 800b89c:	462a      	mov	r2, r5
 800b89e:	4649      	mov	r1, r9
 800b8a0:	4640      	mov	r0, r8
 800b8a2:	47d0      	blx	sl
 800b8a4:	3001      	adds	r0, #1
 800b8a6:	d0ab      	beq.n	800b800 <_printf_i+0x164>
 800b8a8:	6823      	ldr	r3, [r4, #0]
 800b8aa:	079b      	lsls	r3, r3, #30
 800b8ac:	d413      	bmi.n	800b8d6 <_printf_i+0x23a>
 800b8ae:	68e0      	ldr	r0, [r4, #12]
 800b8b0:	9b03      	ldr	r3, [sp, #12]
 800b8b2:	4298      	cmp	r0, r3
 800b8b4:	bfb8      	it	lt
 800b8b6:	4618      	movlt	r0, r3
 800b8b8:	e7a4      	b.n	800b804 <_printf_i+0x168>
 800b8ba:	2301      	movs	r3, #1
 800b8bc:	4632      	mov	r2, r6
 800b8be:	4649      	mov	r1, r9
 800b8c0:	4640      	mov	r0, r8
 800b8c2:	47d0      	blx	sl
 800b8c4:	3001      	adds	r0, #1
 800b8c6:	d09b      	beq.n	800b800 <_printf_i+0x164>
 800b8c8:	3501      	adds	r5, #1
 800b8ca:	68e3      	ldr	r3, [r4, #12]
 800b8cc:	9903      	ldr	r1, [sp, #12]
 800b8ce:	1a5b      	subs	r3, r3, r1
 800b8d0:	42ab      	cmp	r3, r5
 800b8d2:	dcf2      	bgt.n	800b8ba <_printf_i+0x21e>
 800b8d4:	e7eb      	b.n	800b8ae <_printf_i+0x212>
 800b8d6:	2500      	movs	r5, #0
 800b8d8:	f104 0619 	add.w	r6, r4, #25
 800b8dc:	e7f5      	b.n	800b8ca <_printf_i+0x22e>
 800b8de:	bf00      	nop
 800b8e0:	0800fed6 	.word	0x0800fed6
 800b8e4:	0800fee7 	.word	0x0800fee7

0800b8e8 <_scanf_float>:
 800b8e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8ec:	b087      	sub	sp, #28
 800b8ee:	4617      	mov	r7, r2
 800b8f0:	9303      	str	r3, [sp, #12]
 800b8f2:	688b      	ldr	r3, [r1, #8]
 800b8f4:	1e5a      	subs	r2, r3, #1
 800b8f6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800b8fa:	bf83      	ittte	hi
 800b8fc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800b900:	195b      	addhi	r3, r3, r5
 800b902:	9302      	strhi	r3, [sp, #8]
 800b904:	2300      	movls	r3, #0
 800b906:	bf86      	itte	hi
 800b908:	f240 135d 	movwhi	r3, #349	; 0x15d
 800b90c:	608b      	strhi	r3, [r1, #8]
 800b90e:	9302      	strls	r3, [sp, #8]
 800b910:	680b      	ldr	r3, [r1, #0]
 800b912:	468b      	mov	fp, r1
 800b914:	2500      	movs	r5, #0
 800b916:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800b91a:	f84b 3b1c 	str.w	r3, [fp], #28
 800b91e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b922:	4680      	mov	r8, r0
 800b924:	460c      	mov	r4, r1
 800b926:	465e      	mov	r6, fp
 800b928:	46aa      	mov	sl, r5
 800b92a:	46a9      	mov	r9, r5
 800b92c:	9501      	str	r5, [sp, #4]
 800b92e:	68a2      	ldr	r2, [r4, #8]
 800b930:	b152      	cbz	r2, 800b948 <_scanf_float+0x60>
 800b932:	683b      	ldr	r3, [r7, #0]
 800b934:	781b      	ldrb	r3, [r3, #0]
 800b936:	2b4e      	cmp	r3, #78	; 0x4e
 800b938:	d864      	bhi.n	800ba04 <_scanf_float+0x11c>
 800b93a:	2b40      	cmp	r3, #64	; 0x40
 800b93c:	d83c      	bhi.n	800b9b8 <_scanf_float+0xd0>
 800b93e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800b942:	b2c8      	uxtb	r0, r1
 800b944:	280e      	cmp	r0, #14
 800b946:	d93a      	bls.n	800b9be <_scanf_float+0xd6>
 800b948:	f1b9 0f00 	cmp.w	r9, #0
 800b94c:	d003      	beq.n	800b956 <_scanf_float+0x6e>
 800b94e:	6823      	ldr	r3, [r4, #0]
 800b950:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b954:	6023      	str	r3, [r4, #0]
 800b956:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b95a:	f1ba 0f01 	cmp.w	sl, #1
 800b95e:	f200 8113 	bhi.w	800bb88 <_scanf_float+0x2a0>
 800b962:	455e      	cmp	r6, fp
 800b964:	f200 8105 	bhi.w	800bb72 <_scanf_float+0x28a>
 800b968:	2501      	movs	r5, #1
 800b96a:	4628      	mov	r0, r5
 800b96c:	b007      	add	sp, #28
 800b96e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b972:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800b976:	2a0d      	cmp	r2, #13
 800b978:	d8e6      	bhi.n	800b948 <_scanf_float+0x60>
 800b97a:	a101      	add	r1, pc, #4	; (adr r1, 800b980 <_scanf_float+0x98>)
 800b97c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b980:	0800babf 	.word	0x0800babf
 800b984:	0800b949 	.word	0x0800b949
 800b988:	0800b949 	.word	0x0800b949
 800b98c:	0800b949 	.word	0x0800b949
 800b990:	0800bb1f 	.word	0x0800bb1f
 800b994:	0800baf7 	.word	0x0800baf7
 800b998:	0800b949 	.word	0x0800b949
 800b99c:	0800b949 	.word	0x0800b949
 800b9a0:	0800bacd 	.word	0x0800bacd
 800b9a4:	0800b949 	.word	0x0800b949
 800b9a8:	0800b949 	.word	0x0800b949
 800b9ac:	0800b949 	.word	0x0800b949
 800b9b0:	0800b949 	.word	0x0800b949
 800b9b4:	0800ba85 	.word	0x0800ba85
 800b9b8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800b9bc:	e7db      	b.n	800b976 <_scanf_float+0x8e>
 800b9be:	290e      	cmp	r1, #14
 800b9c0:	d8c2      	bhi.n	800b948 <_scanf_float+0x60>
 800b9c2:	a001      	add	r0, pc, #4	; (adr r0, 800b9c8 <_scanf_float+0xe0>)
 800b9c4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b9c8:	0800ba77 	.word	0x0800ba77
 800b9cc:	0800b949 	.word	0x0800b949
 800b9d0:	0800ba77 	.word	0x0800ba77
 800b9d4:	0800bb0b 	.word	0x0800bb0b
 800b9d8:	0800b949 	.word	0x0800b949
 800b9dc:	0800ba25 	.word	0x0800ba25
 800b9e0:	0800ba61 	.word	0x0800ba61
 800b9e4:	0800ba61 	.word	0x0800ba61
 800b9e8:	0800ba61 	.word	0x0800ba61
 800b9ec:	0800ba61 	.word	0x0800ba61
 800b9f0:	0800ba61 	.word	0x0800ba61
 800b9f4:	0800ba61 	.word	0x0800ba61
 800b9f8:	0800ba61 	.word	0x0800ba61
 800b9fc:	0800ba61 	.word	0x0800ba61
 800ba00:	0800ba61 	.word	0x0800ba61
 800ba04:	2b6e      	cmp	r3, #110	; 0x6e
 800ba06:	d809      	bhi.n	800ba1c <_scanf_float+0x134>
 800ba08:	2b60      	cmp	r3, #96	; 0x60
 800ba0a:	d8b2      	bhi.n	800b972 <_scanf_float+0x8a>
 800ba0c:	2b54      	cmp	r3, #84	; 0x54
 800ba0e:	d077      	beq.n	800bb00 <_scanf_float+0x218>
 800ba10:	2b59      	cmp	r3, #89	; 0x59
 800ba12:	d199      	bne.n	800b948 <_scanf_float+0x60>
 800ba14:	2d07      	cmp	r5, #7
 800ba16:	d197      	bne.n	800b948 <_scanf_float+0x60>
 800ba18:	2508      	movs	r5, #8
 800ba1a:	e029      	b.n	800ba70 <_scanf_float+0x188>
 800ba1c:	2b74      	cmp	r3, #116	; 0x74
 800ba1e:	d06f      	beq.n	800bb00 <_scanf_float+0x218>
 800ba20:	2b79      	cmp	r3, #121	; 0x79
 800ba22:	e7f6      	b.n	800ba12 <_scanf_float+0x12a>
 800ba24:	6821      	ldr	r1, [r4, #0]
 800ba26:	05c8      	lsls	r0, r1, #23
 800ba28:	d51a      	bpl.n	800ba60 <_scanf_float+0x178>
 800ba2a:	9b02      	ldr	r3, [sp, #8]
 800ba2c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800ba30:	6021      	str	r1, [r4, #0]
 800ba32:	f109 0901 	add.w	r9, r9, #1
 800ba36:	b11b      	cbz	r3, 800ba40 <_scanf_float+0x158>
 800ba38:	3b01      	subs	r3, #1
 800ba3a:	3201      	adds	r2, #1
 800ba3c:	9302      	str	r3, [sp, #8]
 800ba3e:	60a2      	str	r2, [r4, #8]
 800ba40:	68a3      	ldr	r3, [r4, #8]
 800ba42:	3b01      	subs	r3, #1
 800ba44:	60a3      	str	r3, [r4, #8]
 800ba46:	6923      	ldr	r3, [r4, #16]
 800ba48:	3301      	adds	r3, #1
 800ba4a:	6123      	str	r3, [r4, #16]
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	3b01      	subs	r3, #1
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	607b      	str	r3, [r7, #4]
 800ba54:	f340 8084 	ble.w	800bb60 <_scanf_float+0x278>
 800ba58:	683b      	ldr	r3, [r7, #0]
 800ba5a:	3301      	adds	r3, #1
 800ba5c:	603b      	str	r3, [r7, #0]
 800ba5e:	e766      	b.n	800b92e <_scanf_float+0x46>
 800ba60:	eb1a 0f05 	cmn.w	sl, r5
 800ba64:	f47f af70 	bne.w	800b948 <_scanf_float+0x60>
 800ba68:	6822      	ldr	r2, [r4, #0]
 800ba6a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800ba6e:	6022      	str	r2, [r4, #0]
 800ba70:	f806 3b01 	strb.w	r3, [r6], #1
 800ba74:	e7e4      	b.n	800ba40 <_scanf_float+0x158>
 800ba76:	6822      	ldr	r2, [r4, #0]
 800ba78:	0610      	lsls	r0, r2, #24
 800ba7a:	f57f af65 	bpl.w	800b948 <_scanf_float+0x60>
 800ba7e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ba82:	e7f4      	b.n	800ba6e <_scanf_float+0x186>
 800ba84:	f1ba 0f00 	cmp.w	sl, #0
 800ba88:	d10e      	bne.n	800baa8 <_scanf_float+0x1c0>
 800ba8a:	f1b9 0f00 	cmp.w	r9, #0
 800ba8e:	d10e      	bne.n	800baae <_scanf_float+0x1c6>
 800ba90:	6822      	ldr	r2, [r4, #0]
 800ba92:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800ba96:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800ba9a:	d108      	bne.n	800baae <_scanf_float+0x1c6>
 800ba9c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800baa0:	6022      	str	r2, [r4, #0]
 800baa2:	f04f 0a01 	mov.w	sl, #1
 800baa6:	e7e3      	b.n	800ba70 <_scanf_float+0x188>
 800baa8:	f1ba 0f02 	cmp.w	sl, #2
 800baac:	d055      	beq.n	800bb5a <_scanf_float+0x272>
 800baae:	2d01      	cmp	r5, #1
 800bab0:	d002      	beq.n	800bab8 <_scanf_float+0x1d0>
 800bab2:	2d04      	cmp	r5, #4
 800bab4:	f47f af48 	bne.w	800b948 <_scanf_float+0x60>
 800bab8:	3501      	adds	r5, #1
 800baba:	b2ed      	uxtb	r5, r5
 800babc:	e7d8      	b.n	800ba70 <_scanf_float+0x188>
 800babe:	f1ba 0f01 	cmp.w	sl, #1
 800bac2:	f47f af41 	bne.w	800b948 <_scanf_float+0x60>
 800bac6:	f04f 0a02 	mov.w	sl, #2
 800baca:	e7d1      	b.n	800ba70 <_scanf_float+0x188>
 800bacc:	b97d      	cbnz	r5, 800baee <_scanf_float+0x206>
 800bace:	f1b9 0f00 	cmp.w	r9, #0
 800bad2:	f47f af3c 	bne.w	800b94e <_scanf_float+0x66>
 800bad6:	6822      	ldr	r2, [r4, #0]
 800bad8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800badc:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800bae0:	f47f af39 	bne.w	800b956 <_scanf_float+0x6e>
 800bae4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800bae8:	6022      	str	r2, [r4, #0]
 800baea:	2501      	movs	r5, #1
 800baec:	e7c0      	b.n	800ba70 <_scanf_float+0x188>
 800baee:	2d03      	cmp	r5, #3
 800baf0:	d0e2      	beq.n	800bab8 <_scanf_float+0x1d0>
 800baf2:	2d05      	cmp	r5, #5
 800baf4:	e7de      	b.n	800bab4 <_scanf_float+0x1cc>
 800baf6:	2d02      	cmp	r5, #2
 800baf8:	f47f af26 	bne.w	800b948 <_scanf_float+0x60>
 800bafc:	2503      	movs	r5, #3
 800bafe:	e7b7      	b.n	800ba70 <_scanf_float+0x188>
 800bb00:	2d06      	cmp	r5, #6
 800bb02:	f47f af21 	bne.w	800b948 <_scanf_float+0x60>
 800bb06:	2507      	movs	r5, #7
 800bb08:	e7b2      	b.n	800ba70 <_scanf_float+0x188>
 800bb0a:	6822      	ldr	r2, [r4, #0]
 800bb0c:	0591      	lsls	r1, r2, #22
 800bb0e:	f57f af1b 	bpl.w	800b948 <_scanf_float+0x60>
 800bb12:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800bb16:	6022      	str	r2, [r4, #0]
 800bb18:	f8cd 9004 	str.w	r9, [sp, #4]
 800bb1c:	e7a8      	b.n	800ba70 <_scanf_float+0x188>
 800bb1e:	6822      	ldr	r2, [r4, #0]
 800bb20:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800bb24:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800bb28:	d006      	beq.n	800bb38 <_scanf_float+0x250>
 800bb2a:	0550      	lsls	r0, r2, #21
 800bb2c:	f57f af0c 	bpl.w	800b948 <_scanf_float+0x60>
 800bb30:	f1b9 0f00 	cmp.w	r9, #0
 800bb34:	f43f af0f 	beq.w	800b956 <_scanf_float+0x6e>
 800bb38:	0591      	lsls	r1, r2, #22
 800bb3a:	bf58      	it	pl
 800bb3c:	9901      	ldrpl	r1, [sp, #4]
 800bb3e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800bb42:	bf58      	it	pl
 800bb44:	eba9 0101 	subpl.w	r1, r9, r1
 800bb48:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800bb4c:	bf58      	it	pl
 800bb4e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800bb52:	6022      	str	r2, [r4, #0]
 800bb54:	f04f 0900 	mov.w	r9, #0
 800bb58:	e78a      	b.n	800ba70 <_scanf_float+0x188>
 800bb5a:	f04f 0a03 	mov.w	sl, #3
 800bb5e:	e787      	b.n	800ba70 <_scanf_float+0x188>
 800bb60:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800bb64:	4639      	mov	r1, r7
 800bb66:	4640      	mov	r0, r8
 800bb68:	4798      	blx	r3
 800bb6a:	2800      	cmp	r0, #0
 800bb6c:	f43f aedf 	beq.w	800b92e <_scanf_float+0x46>
 800bb70:	e6ea      	b.n	800b948 <_scanf_float+0x60>
 800bb72:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bb76:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bb7a:	463a      	mov	r2, r7
 800bb7c:	4640      	mov	r0, r8
 800bb7e:	4798      	blx	r3
 800bb80:	6923      	ldr	r3, [r4, #16]
 800bb82:	3b01      	subs	r3, #1
 800bb84:	6123      	str	r3, [r4, #16]
 800bb86:	e6ec      	b.n	800b962 <_scanf_float+0x7a>
 800bb88:	1e6b      	subs	r3, r5, #1
 800bb8a:	2b06      	cmp	r3, #6
 800bb8c:	d825      	bhi.n	800bbda <_scanf_float+0x2f2>
 800bb8e:	2d02      	cmp	r5, #2
 800bb90:	d836      	bhi.n	800bc00 <_scanf_float+0x318>
 800bb92:	455e      	cmp	r6, fp
 800bb94:	f67f aee8 	bls.w	800b968 <_scanf_float+0x80>
 800bb98:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bb9c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bba0:	463a      	mov	r2, r7
 800bba2:	4640      	mov	r0, r8
 800bba4:	4798      	blx	r3
 800bba6:	6923      	ldr	r3, [r4, #16]
 800bba8:	3b01      	subs	r3, #1
 800bbaa:	6123      	str	r3, [r4, #16]
 800bbac:	e7f1      	b.n	800bb92 <_scanf_float+0x2aa>
 800bbae:	9802      	ldr	r0, [sp, #8]
 800bbb0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bbb4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800bbb8:	9002      	str	r0, [sp, #8]
 800bbba:	463a      	mov	r2, r7
 800bbbc:	4640      	mov	r0, r8
 800bbbe:	4798      	blx	r3
 800bbc0:	6923      	ldr	r3, [r4, #16]
 800bbc2:	3b01      	subs	r3, #1
 800bbc4:	6123      	str	r3, [r4, #16]
 800bbc6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bbca:	fa5f fa8a 	uxtb.w	sl, sl
 800bbce:	f1ba 0f02 	cmp.w	sl, #2
 800bbd2:	d1ec      	bne.n	800bbae <_scanf_float+0x2c6>
 800bbd4:	3d03      	subs	r5, #3
 800bbd6:	b2ed      	uxtb	r5, r5
 800bbd8:	1b76      	subs	r6, r6, r5
 800bbda:	6823      	ldr	r3, [r4, #0]
 800bbdc:	05da      	lsls	r2, r3, #23
 800bbde:	d52f      	bpl.n	800bc40 <_scanf_float+0x358>
 800bbe0:	055b      	lsls	r3, r3, #21
 800bbe2:	d510      	bpl.n	800bc06 <_scanf_float+0x31e>
 800bbe4:	455e      	cmp	r6, fp
 800bbe6:	f67f aebf 	bls.w	800b968 <_scanf_float+0x80>
 800bbea:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bbee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bbf2:	463a      	mov	r2, r7
 800bbf4:	4640      	mov	r0, r8
 800bbf6:	4798      	blx	r3
 800bbf8:	6923      	ldr	r3, [r4, #16]
 800bbfa:	3b01      	subs	r3, #1
 800bbfc:	6123      	str	r3, [r4, #16]
 800bbfe:	e7f1      	b.n	800bbe4 <_scanf_float+0x2fc>
 800bc00:	46aa      	mov	sl, r5
 800bc02:	9602      	str	r6, [sp, #8]
 800bc04:	e7df      	b.n	800bbc6 <_scanf_float+0x2de>
 800bc06:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800bc0a:	6923      	ldr	r3, [r4, #16]
 800bc0c:	2965      	cmp	r1, #101	; 0x65
 800bc0e:	f103 33ff 	add.w	r3, r3, #4294967295
 800bc12:	f106 35ff 	add.w	r5, r6, #4294967295
 800bc16:	6123      	str	r3, [r4, #16]
 800bc18:	d00c      	beq.n	800bc34 <_scanf_float+0x34c>
 800bc1a:	2945      	cmp	r1, #69	; 0x45
 800bc1c:	d00a      	beq.n	800bc34 <_scanf_float+0x34c>
 800bc1e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bc22:	463a      	mov	r2, r7
 800bc24:	4640      	mov	r0, r8
 800bc26:	4798      	blx	r3
 800bc28:	6923      	ldr	r3, [r4, #16]
 800bc2a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800bc2e:	3b01      	subs	r3, #1
 800bc30:	1eb5      	subs	r5, r6, #2
 800bc32:	6123      	str	r3, [r4, #16]
 800bc34:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bc38:	463a      	mov	r2, r7
 800bc3a:	4640      	mov	r0, r8
 800bc3c:	4798      	blx	r3
 800bc3e:	462e      	mov	r6, r5
 800bc40:	6825      	ldr	r5, [r4, #0]
 800bc42:	f015 0510 	ands.w	r5, r5, #16
 800bc46:	d159      	bne.n	800bcfc <_scanf_float+0x414>
 800bc48:	7035      	strb	r5, [r6, #0]
 800bc4a:	6823      	ldr	r3, [r4, #0]
 800bc4c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800bc50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bc54:	d11b      	bne.n	800bc8e <_scanf_float+0x3a6>
 800bc56:	9b01      	ldr	r3, [sp, #4]
 800bc58:	454b      	cmp	r3, r9
 800bc5a:	eba3 0209 	sub.w	r2, r3, r9
 800bc5e:	d123      	bne.n	800bca8 <_scanf_float+0x3c0>
 800bc60:	2200      	movs	r2, #0
 800bc62:	4659      	mov	r1, fp
 800bc64:	4640      	mov	r0, r8
 800bc66:	f000 fe99 	bl	800c99c <_strtod_r>
 800bc6a:	6822      	ldr	r2, [r4, #0]
 800bc6c:	9b03      	ldr	r3, [sp, #12]
 800bc6e:	f012 0f02 	tst.w	r2, #2
 800bc72:	ec57 6b10 	vmov	r6, r7, d0
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	d021      	beq.n	800bcbe <_scanf_float+0x3d6>
 800bc7a:	9903      	ldr	r1, [sp, #12]
 800bc7c:	1d1a      	adds	r2, r3, #4
 800bc7e:	600a      	str	r2, [r1, #0]
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	e9c3 6700 	strd	r6, r7, [r3]
 800bc86:	68e3      	ldr	r3, [r4, #12]
 800bc88:	3301      	adds	r3, #1
 800bc8a:	60e3      	str	r3, [r4, #12]
 800bc8c:	e66d      	b.n	800b96a <_scanf_float+0x82>
 800bc8e:	9b04      	ldr	r3, [sp, #16]
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d0e5      	beq.n	800bc60 <_scanf_float+0x378>
 800bc94:	9905      	ldr	r1, [sp, #20]
 800bc96:	230a      	movs	r3, #10
 800bc98:	462a      	mov	r2, r5
 800bc9a:	3101      	adds	r1, #1
 800bc9c:	4640      	mov	r0, r8
 800bc9e:	f000 ff05 	bl	800caac <_strtol_r>
 800bca2:	9b04      	ldr	r3, [sp, #16]
 800bca4:	9e05      	ldr	r6, [sp, #20]
 800bca6:	1ac2      	subs	r2, r0, r3
 800bca8:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800bcac:	429e      	cmp	r6, r3
 800bcae:	bf28      	it	cs
 800bcb0:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800bcb4:	4912      	ldr	r1, [pc, #72]	; (800bd00 <_scanf_float+0x418>)
 800bcb6:	4630      	mov	r0, r6
 800bcb8:	f000 f82c 	bl	800bd14 <siprintf>
 800bcbc:	e7d0      	b.n	800bc60 <_scanf_float+0x378>
 800bcbe:	9903      	ldr	r1, [sp, #12]
 800bcc0:	f012 0f04 	tst.w	r2, #4
 800bcc4:	f103 0204 	add.w	r2, r3, #4
 800bcc8:	600a      	str	r2, [r1, #0]
 800bcca:	d1d9      	bne.n	800bc80 <_scanf_float+0x398>
 800bccc:	f8d3 8000 	ldr.w	r8, [r3]
 800bcd0:	ee10 2a10 	vmov	r2, s0
 800bcd4:	ee10 0a10 	vmov	r0, s0
 800bcd8:	463b      	mov	r3, r7
 800bcda:	4639      	mov	r1, r7
 800bcdc:	f7f4 ff26 	bl	8000b2c <__aeabi_dcmpun>
 800bce0:	b128      	cbz	r0, 800bcee <_scanf_float+0x406>
 800bce2:	4808      	ldr	r0, [pc, #32]	; (800bd04 <_scanf_float+0x41c>)
 800bce4:	f000 f810 	bl	800bd08 <nanf>
 800bce8:	ed88 0a00 	vstr	s0, [r8]
 800bcec:	e7cb      	b.n	800bc86 <_scanf_float+0x39e>
 800bcee:	4630      	mov	r0, r6
 800bcf0:	4639      	mov	r1, r7
 800bcf2:	f7f4 ff79 	bl	8000be8 <__aeabi_d2f>
 800bcf6:	f8c8 0000 	str.w	r0, [r8]
 800bcfa:	e7c4      	b.n	800bc86 <_scanf_float+0x39e>
 800bcfc:	2500      	movs	r5, #0
 800bcfe:	e634      	b.n	800b96a <_scanf_float+0x82>
 800bd00:	0800fef8 	.word	0x0800fef8
 800bd04:	08010300 	.word	0x08010300

0800bd08 <nanf>:
 800bd08:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800bd10 <nanf+0x8>
 800bd0c:	4770      	bx	lr
 800bd0e:	bf00      	nop
 800bd10:	7fc00000 	.word	0x7fc00000

0800bd14 <siprintf>:
 800bd14:	b40e      	push	{r1, r2, r3}
 800bd16:	b500      	push	{lr}
 800bd18:	b09c      	sub	sp, #112	; 0x70
 800bd1a:	ab1d      	add	r3, sp, #116	; 0x74
 800bd1c:	9002      	str	r0, [sp, #8]
 800bd1e:	9006      	str	r0, [sp, #24]
 800bd20:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bd24:	4809      	ldr	r0, [pc, #36]	; (800bd4c <siprintf+0x38>)
 800bd26:	9107      	str	r1, [sp, #28]
 800bd28:	9104      	str	r1, [sp, #16]
 800bd2a:	4909      	ldr	r1, [pc, #36]	; (800bd50 <siprintf+0x3c>)
 800bd2c:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd30:	9105      	str	r1, [sp, #20]
 800bd32:	6800      	ldr	r0, [r0, #0]
 800bd34:	9301      	str	r3, [sp, #4]
 800bd36:	a902      	add	r1, sp, #8
 800bd38:	f002 fee4 	bl	800eb04 <_svfiprintf_r>
 800bd3c:	9b02      	ldr	r3, [sp, #8]
 800bd3e:	2200      	movs	r2, #0
 800bd40:	701a      	strb	r2, [r3, #0]
 800bd42:	b01c      	add	sp, #112	; 0x70
 800bd44:	f85d eb04 	ldr.w	lr, [sp], #4
 800bd48:	b003      	add	sp, #12
 800bd4a:	4770      	bx	lr
 800bd4c:	2000019c 	.word	0x2000019c
 800bd50:	ffff0208 	.word	0xffff0208

0800bd54 <sulp>:
 800bd54:	b570      	push	{r4, r5, r6, lr}
 800bd56:	4604      	mov	r4, r0
 800bd58:	460d      	mov	r5, r1
 800bd5a:	ec45 4b10 	vmov	d0, r4, r5
 800bd5e:	4616      	mov	r6, r2
 800bd60:	f002 fc2e 	bl	800e5c0 <__ulp>
 800bd64:	ec51 0b10 	vmov	r0, r1, d0
 800bd68:	b17e      	cbz	r6, 800bd8a <sulp+0x36>
 800bd6a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800bd6e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	dd09      	ble.n	800bd8a <sulp+0x36>
 800bd76:	051b      	lsls	r3, r3, #20
 800bd78:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800bd7c:	2400      	movs	r4, #0
 800bd7e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800bd82:	4622      	mov	r2, r4
 800bd84:	462b      	mov	r3, r5
 800bd86:	f7f4 fc37 	bl	80005f8 <__aeabi_dmul>
 800bd8a:	bd70      	pop	{r4, r5, r6, pc}
 800bd8c:	0000      	movs	r0, r0
	...

0800bd90 <_strtod_l>:
 800bd90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd94:	ed2d 8b02 	vpush	{d8}
 800bd98:	b09d      	sub	sp, #116	; 0x74
 800bd9a:	461f      	mov	r7, r3
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	9318      	str	r3, [sp, #96]	; 0x60
 800bda0:	4ba2      	ldr	r3, [pc, #648]	; (800c02c <_strtod_l+0x29c>)
 800bda2:	9213      	str	r2, [sp, #76]	; 0x4c
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	9305      	str	r3, [sp, #20]
 800bda8:	4604      	mov	r4, r0
 800bdaa:	4618      	mov	r0, r3
 800bdac:	4688      	mov	r8, r1
 800bdae:	f7f4 fa0f 	bl	80001d0 <strlen>
 800bdb2:	f04f 0a00 	mov.w	sl, #0
 800bdb6:	4605      	mov	r5, r0
 800bdb8:	f04f 0b00 	mov.w	fp, #0
 800bdbc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800bdc0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bdc2:	781a      	ldrb	r2, [r3, #0]
 800bdc4:	2a2b      	cmp	r2, #43	; 0x2b
 800bdc6:	d04e      	beq.n	800be66 <_strtod_l+0xd6>
 800bdc8:	d83b      	bhi.n	800be42 <_strtod_l+0xb2>
 800bdca:	2a0d      	cmp	r2, #13
 800bdcc:	d834      	bhi.n	800be38 <_strtod_l+0xa8>
 800bdce:	2a08      	cmp	r2, #8
 800bdd0:	d834      	bhi.n	800be3c <_strtod_l+0xac>
 800bdd2:	2a00      	cmp	r2, #0
 800bdd4:	d03e      	beq.n	800be54 <_strtod_l+0xc4>
 800bdd6:	2300      	movs	r3, #0
 800bdd8:	930a      	str	r3, [sp, #40]	; 0x28
 800bdda:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800bddc:	7833      	ldrb	r3, [r6, #0]
 800bdde:	2b30      	cmp	r3, #48	; 0x30
 800bde0:	f040 80b0 	bne.w	800bf44 <_strtod_l+0x1b4>
 800bde4:	7873      	ldrb	r3, [r6, #1]
 800bde6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bdea:	2b58      	cmp	r3, #88	; 0x58
 800bdec:	d168      	bne.n	800bec0 <_strtod_l+0x130>
 800bdee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bdf0:	9301      	str	r3, [sp, #4]
 800bdf2:	ab18      	add	r3, sp, #96	; 0x60
 800bdf4:	9702      	str	r7, [sp, #8]
 800bdf6:	9300      	str	r3, [sp, #0]
 800bdf8:	4a8d      	ldr	r2, [pc, #564]	; (800c030 <_strtod_l+0x2a0>)
 800bdfa:	ab19      	add	r3, sp, #100	; 0x64
 800bdfc:	a917      	add	r1, sp, #92	; 0x5c
 800bdfe:	4620      	mov	r0, r4
 800be00:	f001 fd38 	bl	800d874 <__gethex>
 800be04:	f010 0707 	ands.w	r7, r0, #7
 800be08:	4605      	mov	r5, r0
 800be0a:	d005      	beq.n	800be18 <_strtod_l+0x88>
 800be0c:	2f06      	cmp	r7, #6
 800be0e:	d12c      	bne.n	800be6a <_strtod_l+0xda>
 800be10:	3601      	adds	r6, #1
 800be12:	2300      	movs	r3, #0
 800be14:	9617      	str	r6, [sp, #92]	; 0x5c
 800be16:	930a      	str	r3, [sp, #40]	; 0x28
 800be18:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	f040 8590 	bne.w	800c940 <_strtod_l+0xbb0>
 800be20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800be22:	b1eb      	cbz	r3, 800be60 <_strtod_l+0xd0>
 800be24:	4652      	mov	r2, sl
 800be26:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800be2a:	ec43 2b10 	vmov	d0, r2, r3
 800be2e:	b01d      	add	sp, #116	; 0x74
 800be30:	ecbd 8b02 	vpop	{d8}
 800be34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be38:	2a20      	cmp	r2, #32
 800be3a:	d1cc      	bne.n	800bdd6 <_strtod_l+0x46>
 800be3c:	3301      	adds	r3, #1
 800be3e:	9317      	str	r3, [sp, #92]	; 0x5c
 800be40:	e7be      	b.n	800bdc0 <_strtod_l+0x30>
 800be42:	2a2d      	cmp	r2, #45	; 0x2d
 800be44:	d1c7      	bne.n	800bdd6 <_strtod_l+0x46>
 800be46:	2201      	movs	r2, #1
 800be48:	920a      	str	r2, [sp, #40]	; 0x28
 800be4a:	1c5a      	adds	r2, r3, #1
 800be4c:	9217      	str	r2, [sp, #92]	; 0x5c
 800be4e:	785b      	ldrb	r3, [r3, #1]
 800be50:	2b00      	cmp	r3, #0
 800be52:	d1c2      	bne.n	800bdda <_strtod_l+0x4a>
 800be54:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800be56:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	f040 856e 	bne.w	800c93c <_strtod_l+0xbac>
 800be60:	4652      	mov	r2, sl
 800be62:	465b      	mov	r3, fp
 800be64:	e7e1      	b.n	800be2a <_strtod_l+0x9a>
 800be66:	2200      	movs	r2, #0
 800be68:	e7ee      	b.n	800be48 <_strtod_l+0xb8>
 800be6a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800be6c:	b13a      	cbz	r2, 800be7e <_strtod_l+0xee>
 800be6e:	2135      	movs	r1, #53	; 0x35
 800be70:	a81a      	add	r0, sp, #104	; 0x68
 800be72:	f002 fcb0 	bl	800e7d6 <__copybits>
 800be76:	9918      	ldr	r1, [sp, #96]	; 0x60
 800be78:	4620      	mov	r0, r4
 800be7a:	f002 f86f 	bl	800df5c <_Bfree>
 800be7e:	3f01      	subs	r7, #1
 800be80:	2f04      	cmp	r7, #4
 800be82:	d806      	bhi.n	800be92 <_strtod_l+0x102>
 800be84:	e8df f007 	tbb	[pc, r7]
 800be88:	1714030a 	.word	0x1714030a
 800be8c:	0a          	.byte	0x0a
 800be8d:	00          	.byte	0x00
 800be8e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800be92:	0728      	lsls	r0, r5, #28
 800be94:	d5c0      	bpl.n	800be18 <_strtod_l+0x88>
 800be96:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800be9a:	e7bd      	b.n	800be18 <_strtod_l+0x88>
 800be9c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800bea0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800bea2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800bea6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800beaa:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800beae:	e7f0      	b.n	800be92 <_strtod_l+0x102>
 800beb0:	f8df b180 	ldr.w	fp, [pc, #384]	; 800c034 <_strtod_l+0x2a4>
 800beb4:	e7ed      	b.n	800be92 <_strtod_l+0x102>
 800beb6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800beba:	f04f 3aff 	mov.w	sl, #4294967295
 800bebe:	e7e8      	b.n	800be92 <_strtod_l+0x102>
 800bec0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bec2:	1c5a      	adds	r2, r3, #1
 800bec4:	9217      	str	r2, [sp, #92]	; 0x5c
 800bec6:	785b      	ldrb	r3, [r3, #1]
 800bec8:	2b30      	cmp	r3, #48	; 0x30
 800beca:	d0f9      	beq.n	800bec0 <_strtod_l+0x130>
 800becc:	2b00      	cmp	r3, #0
 800bece:	d0a3      	beq.n	800be18 <_strtod_l+0x88>
 800bed0:	2301      	movs	r3, #1
 800bed2:	f04f 0900 	mov.w	r9, #0
 800bed6:	9304      	str	r3, [sp, #16]
 800bed8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800beda:	9308      	str	r3, [sp, #32]
 800bedc:	f8cd 901c 	str.w	r9, [sp, #28]
 800bee0:	464f      	mov	r7, r9
 800bee2:	220a      	movs	r2, #10
 800bee4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800bee6:	7806      	ldrb	r6, [r0, #0]
 800bee8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800beec:	b2d9      	uxtb	r1, r3
 800beee:	2909      	cmp	r1, #9
 800bef0:	d92a      	bls.n	800bf48 <_strtod_l+0x1b8>
 800bef2:	9905      	ldr	r1, [sp, #20]
 800bef4:	462a      	mov	r2, r5
 800bef6:	f002 ff1f 	bl	800ed38 <strncmp>
 800befa:	b398      	cbz	r0, 800bf64 <_strtod_l+0x1d4>
 800befc:	2000      	movs	r0, #0
 800befe:	4632      	mov	r2, r6
 800bf00:	463d      	mov	r5, r7
 800bf02:	9005      	str	r0, [sp, #20]
 800bf04:	4603      	mov	r3, r0
 800bf06:	2a65      	cmp	r2, #101	; 0x65
 800bf08:	d001      	beq.n	800bf0e <_strtod_l+0x17e>
 800bf0a:	2a45      	cmp	r2, #69	; 0x45
 800bf0c:	d118      	bne.n	800bf40 <_strtod_l+0x1b0>
 800bf0e:	b91d      	cbnz	r5, 800bf18 <_strtod_l+0x188>
 800bf10:	9a04      	ldr	r2, [sp, #16]
 800bf12:	4302      	orrs	r2, r0
 800bf14:	d09e      	beq.n	800be54 <_strtod_l+0xc4>
 800bf16:	2500      	movs	r5, #0
 800bf18:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800bf1c:	f108 0201 	add.w	r2, r8, #1
 800bf20:	9217      	str	r2, [sp, #92]	; 0x5c
 800bf22:	f898 2001 	ldrb.w	r2, [r8, #1]
 800bf26:	2a2b      	cmp	r2, #43	; 0x2b
 800bf28:	d075      	beq.n	800c016 <_strtod_l+0x286>
 800bf2a:	2a2d      	cmp	r2, #45	; 0x2d
 800bf2c:	d07b      	beq.n	800c026 <_strtod_l+0x296>
 800bf2e:	f04f 0c00 	mov.w	ip, #0
 800bf32:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800bf36:	2909      	cmp	r1, #9
 800bf38:	f240 8082 	bls.w	800c040 <_strtod_l+0x2b0>
 800bf3c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800bf40:	2600      	movs	r6, #0
 800bf42:	e09d      	b.n	800c080 <_strtod_l+0x2f0>
 800bf44:	2300      	movs	r3, #0
 800bf46:	e7c4      	b.n	800bed2 <_strtod_l+0x142>
 800bf48:	2f08      	cmp	r7, #8
 800bf4a:	bfd8      	it	le
 800bf4c:	9907      	ldrle	r1, [sp, #28]
 800bf4e:	f100 0001 	add.w	r0, r0, #1
 800bf52:	bfda      	itte	le
 800bf54:	fb02 3301 	mlale	r3, r2, r1, r3
 800bf58:	9307      	strle	r3, [sp, #28]
 800bf5a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800bf5e:	3701      	adds	r7, #1
 800bf60:	9017      	str	r0, [sp, #92]	; 0x5c
 800bf62:	e7bf      	b.n	800bee4 <_strtod_l+0x154>
 800bf64:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bf66:	195a      	adds	r2, r3, r5
 800bf68:	9217      	str	r2, [sp, #92]	; 0x5c
 800bf6a:	5d5a      	ldrb	r2, [r3, r5]
 800bf6c:	2f00      	cmp	r7, #0
 800bf6e:	d037      	beq.n	800bfe0 <_strtod_l+0x250>
 800bf70:	9005      	str	r0, [sp, #20]
 800bf72:	463d      	mov	r5, r7
 800bf74:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800bf78:	2b09      	cmp	r3, #9
 800bf7a:	d912      	bls.n	800bfa2 <_strtod_l+0x212>
 800bf7c:	2301      	movs	r3, #1
 800bf7e:	e7c2      	b.n	800bf06 <_strtod_l+0x176>
 800bf80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bf82:	1c5a      	adds	r2, r3, #1
 800bf84:	9217      	str	r2, [sp, #92]	; 0x5c
 800bf86:	785a      	ldrb	r2, [r3, #1]
 800bf88:	3001      	adds	r0, #1
 800bf8a:	2a30      	cmp	r2, #48	; 0x30
 800bf8c:	d0f8      	beq.n	800bf80 <_strtod_l+0x1f0>
 800bf8e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800bf92:	2b08      	cmp	r3, #8
 800bf94:	f200 84d9 	bhi.w	800c94a <_strtod_l+0xbba>
 800bf98:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bf9a:	9005      	str	r0, [sp, #20]
 800bf9c:	2000      	movs	r0, #0
 800bf9e:	9308      	str	r3, [sp, #32]
 800bfa0:	4605      	mov	r5, r0
 800bfa2:	3a30      	subs	r2, #48	; 0x30
 800bfa4:	f100 0301 	add.w	r3, r0, #1
 800bfa8:	d014      	beq.n	800bfd4 <_strtod_l+0x244>
 800bfaa:	9905      	ldr	r1, [sp, #20]
 800bfac:	4419      	add	r1, r3
 800bfae:	9105      	str	r1, [sp, #20]
 800bfb0:	462b      	mov	r3, r5
 800bfb2:	eb00 0e05 	add.w	lr, r0, r5
 800bfb6:	210a      	movs	r1, #10
 800bfb8:	4573      	cmp	r3, lr
 800bfba:	d113      	bne.n	800bfe4 <_strtod_l+0x254>
 800bfbc:	182b      	adds	r3, r5, r0
 800bfbe:	2b08      	cmp	r3, #8
 800bfc0:	f105 0501 	add.w	r5, r5, #1
 800bfc4:	4405      	add	r5, r0
 800bfc6:	dc1c      	bgt.n	800c002 <_strtod_l+0x272>
 800bfc8:	9907      	ldr	r1, [sp, #28]
 800bfca:	230a      	movs	r3, #10
 800bfcc:	fb03 2301 	mla	r3, r3, r1, r2
 800bfd0:	9307      	str	r3, [sp, #28]
 800bfd2:	2300      	movs	r3, #0
 800bfd4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800bfd6:	1c51      	adds	r1, r2, #1
 800bfd8:	9117      	str	r1, [sp, #92]	; 0x5c
 800bfda:	7852      	ldrb	r2, [r2, #1]
 800bfdc:	4618      	mov	r0, r3
 800bfde:	e7c9      	b.n	800bf74 <_strtod_l+0x1e4>
 800bfe0:	4638      	mov	r0, r7
 800bfe2:	e7d2      	b.n	800bf8a <_strtod_l+0x1fa>
 800bfe4:	2b08      	cmp	r3, #8
 800bfe6:	dc04      	bgt.n	800bff2 <_strtod_l+0x262>
 800bfe8:	9e07      	ldr	r6, [sp, #28]
 800bfea:	434e      	muls	r6, r1
 800bfec:	9607      	str	r6, [sp, #28]
 800bfee:	3301      	adds	r3, #1
 800bff0:	e7e2      	b.n	800bfb8 <_strtod_l+0x228>
 800bff2:	f103 0c01 	add.w	ip, r3, #1
 800bff6:	f1bc 0f10 	cmp.w	ip, #16
 800bffa:	bfd8      	it	le
 800bffc:	fb01 f909 	mulle.w	r9, r1, r9
 800c000:	e7f5      	b.n	800bfee <_strtod_l+0x25e>
 800c002:	2d10      	cmp	r5, #16
 800c004:	bfdc      	itt	le
 800c006:	230a      	movle	r3, #10
 800c008:	fb03 2909 	mlale	r9, r3, r9, r2
 800c00c:	e7e1      	b.n	800bfd2 <_strtod_l+0x242>
 800c00e:	2300      	movs	r3, #0
 800c010:	9305      	str	r3, [sp, #20]
 800c012:	2301      	movs	r3, #1
 800c014:	e77c      	b.n	800bf10 <_strtod_l+0x180>
 800c016:	f04f 0c00 	mov.w	ip, #0
 800c01a:	f108 0202 	add.w	r2, r8, #2
 800c01e:	9217      	str	r2, [sp, #92]	; 0x5c
 800c020:	f898 2002 	ldrb.w	r2, [r8, #2]
 800c024:	e785      	b.n	800bf32 <_strtod_l+0x1a2>
 800c026:	f04f 0c01 	mov.w	ip, #1
 800c02a:	e7f6      	b.n	800c01a <_strtod_l+0x28a>
 800c02c:	08010148 	.word	0x08010148
 800c030:	0800ff00 	.word	0x0800ff00
 800c034:	7ff00000 	.word	0x7ff00000
 800c038:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c03a:	1c51      	adds	r1, r2, #1
 800c03c:	9117      	str	r1, [sp, #92]	; 0x5c
 800c03e:	7852      	ldrb	r2, [r2, #1]
 800c040:	2a30      	cmp	r2, #48	; 0x30
 800c042:	d0f9      	beq.n	800c038 <_strtod_l+0x2a8>
 800c044:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800c048:	2908      	cmp	r1, #8
 800c04a:	f63f af79 	bhi.w	800bf40 <_strtod_l+0x1b0>
 800c04e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800c052:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c054:	9206      	str	r2, [sp, #24]
 800c056:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c058:	1c51      	adds	r1, r2, #1
 800c05a:	9117      	str	r1, [sp, #92]	; 0x5c
 800c05c:	7852      	ldrb	r2, [r2, #1]
 800c05e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800c062:	2e09      	cmp	r6, #9
 800c064:	d937      	bls.n	800c0d6 <_strtod_l+0x346>
 800c066:	9e06      	ldr	r6, [sp, #24]
 800c068:	1b89      	subs	r1, r1, r6
 800c06a:	2908      	cmp	r1, #8
 800c06c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800c070:	dc02      	bgt.n	800c078 <_strtod_l+0x2e8>
 800c072:	4576      	cmp	r6, lr
 800c074:	bfa8      	it	ge
 800c076:	4676      	movge	r6, lr
 800c078:	f1bc 0f00 	cmp.w	ip, #0
 800c07c:	d000      	beq.n	800c080 <_strtod_l+0x2f0>
 800c07e:	4276      	negs	r6, r6
 800c080:	2d00      	cmp	r5, #0
 800c082:	d14d      	bne.n	800c120 <_strtod_l+0x390>
 800c084:	9904      	ldr	r1, [sp, #16]
 800c086:	4301      	orrs	r1, r0
 800c088:	f47f aec6 	bne.w	800be18 <_strtod_l+0x88>
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	f47f aee1 	bne.w	800be54 <_strtod_l+0xc4>
 800c092:	2a69      	cmp	r2, #105	; 0x69
 800c094:	d027      	beq.n	800c0e6 <_strtod_l+0x356>
 800c096:	dc24      	bgt.n	800c0e2 <_strtod_l+0x352>
 800c098:	2a49      	cmp	r2, #73	; 0x49
 800c09a:	d024      	beq.n	800c0e6 <_strtod_l+0x356>
 800c09c:	2a4e      	cmp	r2, #78	; 0x4e
 800c09e:	f47f aed9 	bne.w	800be54 <_strtod_l+0xc4>
 800c0a2:	499f      	ldr	r1, [pc, #636]	; (800c320 <_strtod_l+0x590>)
 800c0a4:	a817      	add	r0, sp, #92	; 0x5c
 800c0a6:	f001 fe3d 	bl	800dd24 <__match>
 800c0aa:	2800      	cmp	r0, #0
 800c0ac:	f43f aed2 	beq.w	800be54 <_strtod_l+0xc4>
 800c0b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c0b2:	781b      	ldrb	r3, [r3, #0]
 800c0b4:	2b28      	cmp	r3, #40	; 0x28
 800c0b6:	d12d      	bne.n	800c114 <_strtod_l+0x384>
 800c0b8:	499a      	ldr	r1, [pc, #616]	; (800c324 <_strtod_l+0x594>)
 800c0ba:	aa1a      	add	r2, sp, #104	; 0x68
 800c0bc:	a817      	add	r0, sp, #92	; 0x5c
 800c0be:	f001 fe45 	bl	800dd4c <__hexnan>
 800c0c2:	2805      	cmp	r0, #5
 800c0c4:	d126      	bne.n	800c114 <_strtod_l+0x384>
 800c0c6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c0c8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800c0cc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800c0d0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800c0d4:	e6a0      	b.n	800be18 <_strtod_l+0x88>
 800c0d6:	210a      	movs	r1, #10
 800c0d8:	fb01 2e0e 	mla	lr, r1, lr, r2
 800c0dc:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800c0e0:	e7b9      	b.n	800c056 <_strtod_l+0x2c6>
 800c0e2:	2a6e      	cmp	r2, #110	; 0x6e
 800c0e4:	e7db      	b.n	800c09e <_strtod_l+0x30e>
 800c0e6:	4990      	ldr	r1, [pc, #576]	; (800c328 <_strtod_l+0x598>)
 800c0e8:	a817      	add	r0, sp, #92	; 0x5c
 800c0ea:	f001 fe1b 	bl	800dd24 <__match>
 800c0ee:	2800      	cmp	r0, #0
 800c0f0:	f43f aeb0 	beq.w	800be54 <_strtod_l+0xc4>
 800c0f4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c0f6:	498d      	ldr	r1, [pc, #564]	; (800c32c <_strtod_l+0x59c>)
 800c0f8:	3b01      	subs	r3, #1
 800c0fa:	a817      	add	r0, sp, #92	; 0x5c
 800c0fc:	9317      	str	r3, [sp, #92]	; 0x5c
 800c0fe:	f001 fe11 	bl	800dd24 <__match>
 800c102:	b910      	cbnz	r0, 800c10a <_strtod_l+0x37a>
 800c104:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c106:	3301      	adds	r3, #1
 800c108:	9317      	str	r3, [sp, #92]	; 0x5c
 800c10a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800c33c <_strtod_l+0x5ac>
 800c10e:	f04f 0a00 	mov.w	sl, #0
 800c112:	e681      	b.n	800be18 <_strtod_l+0x88>
 800c114:	4886      	ldr	r0, [pc, #536]	; (800c330 <_strtod_l+0x5a0>)
 800c116:	f002 fdf7 	bl	800ed08 <nan>
 800c11a:	ec5b ab10 	vmov	sl, fp, d0
 800c11e:	e67b      	b.n	800be18 <_strtod_l+0x88>
 800c120:	9b05      	ldr	r3, [sp, #20]
 800c122:	9807      	ldr	r0, [sp, #28]
 800c124:	1af3      	subs	r3, r6, r3
 800c126:	2f00      	cmp	r7, #0
 800c128:	bf08      	it	eq
 800c12a:	462f      	moveq	r7, r5
 800c12c:	2d10      	cmp	r5, #16
 800c12e:	9306      	str	r3, [sp, #24]
 800c130:	46a8      	mov	r8, r5
 800c132:	bfa8      	it	ge
 800c134:	f04f 0810 	movge.w	r8, #16
 800c138:	f7f4 f9e4 	bl	8000504 <__aeabi_ui2d>
 800c13c:	2d09      	cmp	r5, #9
 800c13e:	4682      	mov	sl, r0
 800c140:	468b      	mov	fp, r1
 800c142:	dd13      	ble.n	800c16c <_strtod_l+0x3dc>
 800c144:	4b7b      	ldr	r3, [pc, #492]	; (800c334 <_strtod_l+0x5a4>)
 800c146:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c14a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800c14e:	f7f4 fa53 	bl	80005f8 <__aeabi_dmul>
 800c152:	4682      	mov	sl, r0
 800c154:	4648      	mov	r0, r9
 800c156:	468b      	mov	fp, r1
 800c158:	f7f4 f9d4 	bl	8000504 <__aeabi_ui2d>
 800c15c:	4602      	mov	r2, r0
 800c15e:	460b      	mov	r3, r1
 800c160:	4650      	mov	r0, sl
 800c162:	4659      	mov	r1, fp
 800c164:	f7f4 f892 	bl	800028c <__adddf3>
 800c168:	4682      	mov	sl, r0
 800c16a:	468b      	mov	fp, r1
 800c16c:	2d0f      	cmp	r5, #15
 800c16e:	dc38      	bgt.n	800c1e2 <_strtod_l+0x452>
 800c170:	9b06      	ldr	r3, [sp, #24]
 800c172:	2b00      	cmp	r3, #0
 800c174:	f43f ae50 	beq.w	800be18 <_strtod_l+0x88>
 800c178:	dd24      	ble.n	800c1c4 <_strtod_l+0x434>
 800c17a:	2b16      	cmp	r3, #22
 800c17c:	dc0b      	bgt.n	800c196 <_strtod_l+0x406>
 800c17e:	496d      	ldr	r1, [pc, #436]	; (800c334 <_strtod_l+0x5a4>)
 800c180:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c184:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c188:	4652      	mov	r2, sl
 800c18a:	465b      	mov	r3, fp
 800c18c:	f7f4 fa34 	bl	80005f8 <__aeabi_dmul>
 800c190:	4682      	mov	sl, r0
 800c192:	468b      	mov	fp, r1
 800c194:	e640      	b.n	800be18 <_strtod_l+0x88>
 800c196:	9a06      	ldr	r2, [sp, #24]
 800c198:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800c19c:	4293      	cmp	r3, r2
 800c19e:	db20      	blt.n	800c1e2 <_strtod_l+0x452>
 800c1a0:	4c64      	ldr	r4, [pc, #400]	; (800c334 <_strtod_l+0x5a4>)
 800c1a2:	f1c5 050f 	rsb	r5, r5, #15
 800c1a6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c1aa:	4652      	mov	r2, sl
 800c1ac:	465b      	mov	r3, fp
 800c1ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c1b2:	f7f4 fa21 	bl	80005f8 <__aeabi_dmul>
 800c1b6:	9b06      	ldr	r3, [sp, #24]
 800c1b8:	1b5d      	subs	r5, r3, r5
 800c1ba:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c1be:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c1c2:	e7e3      	b.n	800c18c <_strtod_l+0x3fc>
 800c1c4:	9b06      	ldr	r3, [sp, #24]
 800c1c6:	3316      	adds	r3, #22
 800c1c8:	db0b      	blt.n	800c1e2 <_strtod_l+0x452>
 800c1ca:	9b05      	ldr	r3, [sp, #20]
 800c1cc:	1b9e      	subs	r6, r3, r6
 800c1ce:	4b59      	ldr	r3, [pc, #356]	; (800c334 <_strtod_l+0x5a4>)
 800c1d0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800c1d4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c1d8:	4650      	mov	r0, sl
 800c1da:	4659      	mov	r1, fp
 800c1dc:	f7f4 fb36 	bl	800084c <__aeabi_ddiv>
 800c1e0:	e7d6      	b.n	800c190 <_strtod_l+0x400>
 800c1e2:	9b06      	ldr	r3, [sp, #24]
 800c1e4:	eba5 0808 	sub.w	r8, r5, r8
 800c1e8:	4498      	add	r8, r3
 800c1ea:	f1b8 0f00 	cmp.w	r8, #0
 800c1ee:	dd74      	ble.n	800c2da <_strtod_l+0x54a>
 800c1f0:	f018 030f 	ands.w	r3, r8, #15
 800c1f4:	d00a      	beq.n	800c20c <_strtod_l+0x47c>
 800c1f6:	494f      	ldr	r1, [pc, #316]	; (800c334 <_strtod_l+0x5a4>)
 800c1f8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c1fc:	4652      	mov	r2, sl
 800c1fe:	465b      	mov	r3, fp
 800c200:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c204:	f7f4 f9f8 	bl	80005f8 <__aeabi_dmul>
 800c208:	4682      	mov	sl, r0
 800c20a:	468b      	mov	fp, r1
 800c20c:	f038 080f 	bics.w	r8, r8, #15
 800c210:	d04f      	beq.n	800c2b2 <_strtod_l+0x522>
 800c212:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800c216:	dd22      	ble.n	800c25e <_strtod_l+0x4ce>
 800c218:	2500      	movs	r5, #0
 800c21a:	462e      	mov	r6, r5
 800c21c:	9507      	str	r5, [sp, #28]
 800c21e:	9505      	str	r5, [sp, #20]
 800c220:	2322      	movs	r3, #34	; 0x22
 800c222:	f8df b118 	ldr.w	fp, [pc, #280]	; 800c33c <_strtod_l+0x5ac>
 800c226:	6023      	str	r3, [r4, #0]
 800c228:	f04f 0a00 	mov.w	sl, #0
 800c22c:	9b07      	ldr	r3, [sp, #28]
 800c22e:	2b00      	cmp	r3, #0
 800c230:	f43f adf2 	beq.w	800be18 <_strtod_l+0x88>
 800c234:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c236:	4620      	mov	r0, r4
 800c238:	f001 fe90 	bl	800df5c <_Bfree>
 800c23c:	9905      	ldr	r1, [sp, #20]
 800c23e:	4620      	mov	r0, r4
 800c240:	f001 fe8c 	bl	800df5c <_Bfree>
 800c244:	4631      	mov	r1, r6
 800c246:	4620      	mov	r0, r4
 800c248:	f001 fe88 	bl	800df5c <_Bfree>
 800c24c:	9907      	ldr	r1, [sp, #28]
 800c24e:	4620      	mov	r0, r4
 800c250:	f001 fe84 	bl	800df5c <_Bfree>
 800c254:	4629      	mov	r1, r5
 800c256:	4620      	mov	r0, r4
 800c258:	f001 fe80 	bl	800df5c <_Bfree>
 800c25c:	e5dc      	b.n	800be18 <_strtod_l+0x88>
 800c25e:	4b36      	ldr	r3, [pc, #216]	; (800c338 <_strtod_l+0x5a8>)
 800c260:	9304      	str	r3, [sp, #16]
 800c262:	2300      	movs	r3, #0
 800c264:	ea4f 1828 	mov.w	r8, r8, asr #4
 800c268:	4650      	mov	r0, sl
 800c26a:	4659      	mov	r1, fp
 800c26c:	4699      	mov	r9, r3
 800c26e:	f1b8 0f01 	cmp.w	r8, #1
 800c272:	dc21      	bgt.n	800c2b8 <_strtod_l+0x528>
 800c274:	b10b      	cbz	r3, 800c27a <_strtod_l+0x4ea>
 800c276:	4682      	mov	sl, r0
 800c278:	468b      	mov	fp, r1
 800c27a:	4b2f      	ldr	r3, [pc, #188]	; (800c338 <_strtod_l+0x5a8>)
 800c27c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800c280:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800c284:	4652      	mov	r2, sl
 800c286:	465b      	mov	r3, fp
 800c288:	e9d9 0100 	ldrd	r0, r1, [r9]
 800c28c:	f7f4 f9b4 	bl	80005f8 <__aeabi_dmul>
 800c290:	4b2a      	ldr	r3, [pc, #168]	; (800c33c <_strtod_l+0x5ac>)
 800c292:	460a      	mov	r2, r1
 800c294:	400b      	ands	r3, r1
 800c296:	492a      	ldr	r1, [pc, #168]	; (800c340 <_strtod_l+0x5b0>)
 800c298:	428b      	cmp	r3, r1
 800c29a:	4682      	mov	sl, r0
 800c29c:	d8bc      	bhi.n	800c218 <_strtod_l+0x488>
 800c29e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800c2a2:	428b      	cmp	r3, r1
 800c2a4:	bf86      	itte	hi
 800c2a6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800c344 <_strtod_l+0x5b4>
 800c2aa:	f04f 3aff 	movhi.w	sl, #4294967295
 800c2ae:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800c2b2:	2300      	movs	r3, #0
 800c2b4:	9304      	str	r3, [sp, #16]
 800c2b6:	e084      	b.n	800c3c2 <_strtod_l+0x632>
 800c2b8:	f018 0f01 	tst.w	r8, #1
 800c2bc:	d005      	beq.n	800c2ca <_strtod_l+0x53a>
 800c2be:	9b04      	ldr	r3, [sp, #16]
 800c2c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2c4:	f7f4 f998 	bl	80005f8 <__aeabi_dmul>
 800c2c8:	2301      	movs	r3, #1
 800c2ca:	9a04      	ldr	r2, [sp, #16]
 800c2cc:	3208      	adds	r2, #8
 800c2ce:	f109 0901 	add.w	r9, r9, #1
 800c2d2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c2d6:	9204      	str	r2, [sp, #16]
 800c2d8:	e7c9      	b.n	800c26e <_strtod_l+0x4de>
 800c2da:	d0ea      	beq.n	800c2b2 <_strtod_l+0x522>
 800c2dc:	f1c8 0800 	rsb	r8, r8, #0
 800c2e0:	f018 020f 	ands.w	r2, r8, #15
 800c2e4:	d00a      	beq.n	800c2fc <_strtod_l+0x56c>
 800c2e6:	4b13      	ldr	r3, [pc, #76]	; (800c334 <_strtod_l+0x5a4>)
 800c2e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c2ec:	4650      	mov	r0, sl
 800c2ee:	4659      	mov	r1, fp
 800c2f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2f4:	f7f4 faaa 	bl	800084c <__aeabi_ddiv>
 800c2f8:	4682      	mov	sl, r0
 800c2fa:	468b      	mov	fp, r1
 800c2fc:	ea5f 1828 	movs.w	r8, r8, asr #4
 800c300:	d0d7      	beq.n	800c2b2 <_strtod_l+0x522>
 800c302:	f1b8 0f1f 	cmp.w	r8, #31
 800c306:	dd1f      	ble.n	800c348 <_strtod_l+0x5b8>
 800c308:	2500      	movs	r5, #0
 800c30a:	462e      	mov	r6, r5
 800c30c:	9507      	str	r5, [sp, #28]
 800c30e:	9505      	str	r5, [sp, #20]
 800c310:	2322      	movs	r3, #34	; 0x22
 800c312:	f04f 0a00 	mov.w	sl, #0
 800c316:	f04f 0b00 	mov.w	fp, #0
 800c31a:	6023      	str	r3, [r4, #0]
 800c31c:	e786      	b.n	800c22c <_strtod_l+0x49c>
 800c31e:	bf00      	nop
 800c320:	0800fed1 	.word	0x0800fed1
 800c324:	0800ff14 	.word	0x0800ff14
 800c328:	0800fec9 	.word	0x0800fec9
 800c32c:	08010054 	.word	0x08010054
 800c330:	08010300 	.word	0x08010300
 800c334:	080101e0 	.word	0x080101e0
 800c338:	080101b8 	.word	0x080101b8
 800c33c:	7ff00000 	.word	0x7ff00000
 800c340:	7ca00000 	.word	0x7ca00000
 800c344:	7fefffff 	.word	0x7fefffff
 800c348:	f018 0310 	ands.w	r3, r8, #16
 800c34c:	bf18      	it	ne
 800c34e:	236a      	movne	r3, #106	; 0x6a
 800c350:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800c700 <_strtod_l+0x970>
 800c354:	9304      	str	r3, [sp, #16]
 800c356:	4650      	mov	r0, sl
 800c358:	4659      	mov	r1, fp
 800c35a:	2300      	movs	r3, #0
 800c35c:	f018 0f01 	tst.w	r8, #1
 800c360:	d004      	beq.n	800c36c <_strtod_l+0x5dc>
 800c362:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c366:	f7f4 f947 	bl	80005f8 <__aeabi_dmul>
 800c36a:	2301      	movs	r3, #1
 800c36c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800c370:	f109 0908 	add.w	r9, r9, #8
 800c374:	d1f2      	bne.n	800c35c <_strtod_l+0x5cc>
 800c376:	b10b      	cbz	r3, 800c37c <_strtod_l+0x5ec>
 800c378:	4682      	mov	sl, r0
 800c37a:	468b      	mov	fp, r1
 800c37c:	9b04      	ldr	r3, [sp, #16]
 800c37e:	b1c3      	cbz	r3, 800c3b2 <_strtod_l+0x622>
 800c380:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c384:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800c388:	2b00      	cmp	r3, #0
 800c38a:	4659      	mov	r1, fp
 800c38c:	dd11      	ble.n	800c3b2 <_strtod_l+0x622>
 800c38e:	2b1f      	cmp	r3, #31
 800c390:	f340 8124 	ble.w	800c5dc <_strtod_l+0x84c>
 800c394:	2b34      	cmp	r3, #52	; 0x34
 800c396:	bfde      	ittt	le
 800c398:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800c39c:	f04f 33ff 	movle.w	r3, #4294967295
 800c3a0:	fa03 f202 	lslle.w	r2, r3, r2
 800c3a4:	f04f 0a00 	mov.w	sl, #0
 800c3a8:	bfcc      	ite	gt
 800c3aa:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800c3ae:	ea02 0b01 	andle.w	fp, r2, r1
 800c3b2:	2200      	movs	r2, #0
 800c3b4:	2300      	movs	r3, #0
 800c3b6:	4650      	mov	r0, sl
 800c3b8:	4659      	mov	r1, fp
 800c3ba:	f7f4 fb85 	bl	8000ac8 <__aeabi_dcmpeq>
 800c3be:	2800      	cmp	r0, #0
 800c3c0:	d1a2      	bne.n	800c308 <_strtod_l+0x578>
 800c3c2:	9b07      	ldr	r3, [sp, #28]
 800c3c4:	9300      	str	r3, [sp, #0]
 800c3c6:	9908      	ldr	r1, [sp, #32]
 800c3c8:	462b      	mov	r3, r5
 800c3ca:	463a      	mov	r2, r7
 800c3cc:	4620      	mov	r0, r4
 800c3ce:	f001 fe2d 	bl	800e02c <__s2b>
 800c3d2:	9007      	str	r0, [sp, #28]
 800c3d4:	2800      	cmp	r0, #0
 800c3d6:	f43f af1f 	beq.w	800c218 <_strtod_l+0x488>
 800c3da:	9b05      	ldr	r3, [sp, #20]
 800c3dc:	1b9e      	subs	r6, r3, r6
 800c3de:	9b06      	ldr	r3, [sp, #24]
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	bfb4      	ite	lt
 800c3e4:	4633      	movlt	r3, r6
 800c3e6:	2300      	movge	r3, #0
 800c3e8:	930c      	str	r3, [sp, #48]	; 0x30
 800c3ea:	9b06      	ldr	r3, [sp, #24]
 800c3ec:	2500      	movs	r5, #0
 800c3ee:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c3f2:	9312      	str	r3, [sp, #72]	; 0x48
 800c3f4:	462e      	mov	r6, r5
 800c3f6:	9b07      	ldr	r3, [sp, #28]
 800c3f8:	4620      	mov	r0, r4
 800c3fa:	6859      	ldr	r1, [r3, #4]
 800c3fc:	f001 fd6e 	bl	800dedc <_Balloc>
 800c400:	9005      	str	r0, [sp, #20]
 800c402:	2800      	cmp	r0, #0
 800c404:	f43f af0c 	beq.w	800c220 <_strtod_l+0x490>
 800c408:	9b07      	ldr	r3, [sp, #28]
 800c40a:	691a      	ldr	r2, [r3, #16]
 800c40c:	3202      	adds	r2, #2
 800c40e:	f103 010c 	add.w	r1, r3, #12
 800c412:	0092      	lsls	r2, r2, #2
 800c414:	300c      	adds	r0, #12
 800c416:	f001 fd53 	bl	800dec0 <memcpy>
 800c41a:	ec4b ab10 	vmov	d0, sl, fp
 800c41e:	aa1a      	add	r2, sp, #104	; 0x68
 800c420:	a919      	add	r1, sp, #100	; 0x64
 800c422:	4620      	mov	r0, r4
 800c424:	f002 f948 	bl	800e6b8 <__d2b>
 800c428:	ec4b ab18 	vmov	d8, sl, fp
 800c42c:	9018      	str	r0, [sp, #96]	; 0x60
 800c42e:	2800      	cmp	r0, #0
 800c430:	f43f aef6 	beq.w	800c220 <_strtod_l+0x490>
 800c434:	2101      	movs	r1, #1
 800c436:	4620      	mov	r0, r4
 800c438:	f001 fe92 	bl	800e160 <__i2b>
 800c43c:	4606      	mov	r6, r0
 800c43e:	2800      	cmp	r0, #0
 800c440:	f43f aeee 	beq.w	800c220 <_strtod_l+0x490>
 800c444:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c446:	9904      	ldr	r1, [sp, #16]
 800c448:	2b00      	cmp	r3, #0
 800c44a:	bfab      	itete	ge
 800c44c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800c44e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800c450:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800c452:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800c456:	bfac      	ite	ge
 800c458:	eb03 0902 	addge.w	r9, r3, r2
 800c45c:	1ad7      	sublt	r7, r2, r3
 800c45e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c460:	eba3 0801 	sub.w	r8, r3, r1
 800c464:	4490      	add	r8, r2
 800c466:	4ba1      	ldr	r3, [pc, #644]	; (800c6ec <_strtod_l+0x95c>)
 800c468:	f108 38ff 	add.w	r8, r8, #4294967295
 800c46c:	4598      	cmp	r8, r3
 800c46e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c472:	f280 80c7 	bge.w	800c604 <_strtod_l+0x874>
 800c476:	eba3 0308 	sub.w	r3, r3, r8
 800c47a:	2b1f      	cmp	r3, #31
 800c47c:	eba2 0203 	sub.w	r2, r2, r3
 800c480:	f04f 0101 	mov.w	r1, #1
 800c484:	f300 80b1 	bgt.w	800c5ea <_strtod_l+0x85a>
 800c488:	fa01 f303 	lsl.w	r3, r1, r3
 800c48c:	930d      	str	r3, [sp, #52]	; 0x34
 800c48e:	2300      	movs	r3, #0
 800c490:	9308      	str	r3, [sp, #32]
 800c492:	eb09 0802 	add.w	r8, r9, r2
 800c496:	9b04      	ldr	r3, [sp, #16]
 800c498:	45c1      	cmp	r9, r8
 800c49a:	4417      	add	r7, r2
 800c49c:	441f      	add	r7, r3
 800c49e:	464b      	mov	r3, r9
 800c4a0:	bfa8      	it	ge
 800c4a2:	4643      	movge	r3, r8
 800c4a4:	42bb      	cmp	r3, r7
 800c4a6:	bfa8      	it	ge
 800c4a8:	463b      	movge	r3, r7
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	bfc2      	ittt	gt
 800c4ae:	eba8 0803 	subgt.w	r8, r8, r3
 800c4b2:	1aff      	subgt	r7, r7, r3
 800c4b4:	eba9 0903 	subgt.w	r9, r9, r3
 800c4b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	dd17      	ble.n	800c4ee <_strtod_l+0x75e>
 800c4be:	4631      	mov	r1, r6
 800c4c0:	461a      	mov	r2, r3
 800c4c2:	4620      	mov	r0, r4
 800c4c4:	f001 ff0c 	bl	800e2e0 <__pow5mult>
 800c4c8:	4606      	mov	r6, r0
 800c4ca:	2800      	cmp	r0, #0
 800c4cc:	f43f aea8 	beq.w	800c220 <_strtod_l+0x490>
 800c4d0:	4601      	mov	r1, r0
 800c4d2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c4d4:	4620      	mov	r0, r4
 800c4d6:	f001 fe59 	bl	800e18c <__multiply>
 800c4da:	900b      	str	r0, [sp, #44]	; 0x2c
 800c4dc:	2800      	cmp	r0, #0
 800c4de:	f43f ae9f 	beq.w	800c220 <_strtod_l+0x490>
 800c4e2:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c4e4:	4620      	mov	r0, r4
 800c4e6:	f001 fd39 	bl	800df5c <_Bfree>
 800c4ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c4ec:	9318      	str	r3, [sp, #96]	; 0x60
 800c4ee:	f1b8 0f00 	cmp.w	r8, #0
 800c4f2:	f300 808c 	bgt.w	800c60e <_strtod_l+0x87e>
 800c4f6:	9b06      	ldr	r3, [sp, #24]
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	dd08      	ble.n	800c50e <_strtod_l+0x77e>
 800c4fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c4fe:	9905      	ldr	r1, [sp, #20]
 800c500:	4620      	mov	r0, r4
 800c502:	f001 feed 	bl	800e2e0 <__pow5mult>
 800c506:	9005      	str	r0, [sp, #20]
 800c508:	2800      	cmp	r0, #0
 800c50a:	f43f ae89 	beq.w	800c220 <_strtod_l+0x490>
 800c50e:	2f00      	cmp	r7, #0
 800c510:	dd08      	ble.n	800c524 <_strtod_l+0x794>
 800c512:	9905      	ldr	r1, [sp, #20]
 800c514:	463a      	mov	r2, r7
 800c516:	4620      	mov	r0, r4
 800c518:	f001 ff3c 	bl	800e394 <__lshift>
 800c51c:	9005      	str	r0, [sp, #20]
 800c51e:	2800      	cmp	r0, #0
 800c520:	f43f ae7e 	beq.w	800c220 <_strtod_l+0x490>
 800c524:	f1b9 0f00 	cmp.w	r9, #0
 800c528:	dd08      	ble.n	800c53c <_strtod_l+0x7ac>
 800c52a:	4631      	mov	r1, r6
 800c52c:	464a      	mov	r2, r9
 800c52e:	4620      	mov	r0, r4
 800c530:	f001 ff30 	bl	800e394 <__lshift>
 800c534:	4606      	mov	r6, r0
 800c536:	2800      	cmp	r0, #0
 800c538:	f43f ae72 	beq.w	800c220 <_strtod_l+0x490>
 800c53c:	9a05      	ldr	r2, [sp, #20]
 800c53e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c540:	4620      	mov	r0, r4
 800c542:	f001 ffb3 	bl	800e4ac <__mdiff>
 800c546:	4605      	mov	r5, r0
 800c548:	2800      	cmp	r0, #0
 800c54a:	f43f ae69 	beq.w	800c220 <_strtod_l+0x490>
 800c54e:	68c3      	ldr	r3, [r0, #12]
 800c550:	930b      	str	r3, [sp, #44]	; 0x2c
 800c552:	2300      	movs	r3, #0
 800c554:	60c3      	str	r3, [r0, #12]
 800c556:	4631      	mov	r1, r6
 800c558:	f001 ff8c 	bl	800e474 <__mcmp>
 800c55c:	2800      	cmp	r0, #0
 800c55e:	da60      	bge.n	800c622 <_strtod_l+0x892>
 800c560:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c562:	ea53 030a 	orrs.w	r3, r3, sl
 800c566:	f040 8082 	bne.w	800c66e <_strtod_l+0x8de>
 800c56a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d17d      	bne.n	800c66e <_strtod_l+0x8de>
 800c572:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c576:	0d1b      	lsrs	r3, r3, #20
 800c578:	051b      	lsls	r3, r3, #20
 800c57a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800c57e:	d976      	bls.n	800c66e <_strtod_l+0x8de>
 800c580:	696b      	ldr	r3, [r5, #20]
 800c582:	b913      	cbnz	r3, 800c58a <_strtod_l+0x7fa>
 800c584:	692b      	ldr	r3, [r5, #16]
 800c586:	2b01      	cmp	r3, #1
 800c588:	dd71      	ble.n	800c66e <_strtod_l+0x8de>
 800c58a:	4629      	mov	r1, r5
 800c58c:	2201      	movs	r2, #1
 800c58e:	4620      	mov	r0, r4
 800c590:	f001 ff00 	bl	800e394 <__lshift>
 800c594:	4631      	mov	r1, r6
 800c596:	4605      	mov	r5, r0
 800c598:	f001 ff6c 	bl	800e474 <__mcmp>
 800c59c:	2800      	cmp	r0, #0
 800c59e:	dd66      	ble.n	800c66e <_strtod_l+0x8de>
 800c5a0:	9904      	ldr	r1, [sp, #16]
 800c5a2:	4a53      	ldr	r2, [pc, #332]	; (800c6f0 <_strtod_l+0x960>)
 800c5a4:	465b      	mov	r3, fp
 800c5a6:	2900      	cmp	r1, #0
 800c5a8:	f000 8081 	beq.w	800c6ae <_strtod_l+0x91e>
 800c5ac:	ea02 010b 	and.w	r1, r2, fp
 800c5b0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800c5b4:	dc7b      	bgt.n	800c6ae <_strtod_l+0x91e>
 800c5b6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800c5ba:	f77f aea9 	ble.w	800c310 <_strtod_l+0x580>
 800c5be:	4b4d      	ldr	r3, [pc, #308]	; (800c6f4 <_strtod_l+0x964>)
 800c5c0:	4650      	mov	r0, sl
 800c5c2:	4659      	mov	r1, fp
 800c5c4:	2200      	movs	r2, #0
 800c5c6:	f7f4 f817 	bl	80005f8 <__aeabi_dmul>
 800c5ca:	460b      	mov	r3, r1
 800c5cc:	4303      	orrs	r3, r0
 800c5ce:	bf08      	it	eq
 800c5d0:	2322      	moveq	r3, #34	; 0x22
 800c5d2:	4682      	mov	sl, r0
 800c5d4:	468b      	mov	fp, r1
 800c5d6:	bf08      	it	eq
 800c5d8:	6023      	streq	r3, [r4, #0]
 800c5da:	e62b      	b.n	800c234 <_strtod_l+0x4a4>
 800c5dc:	f04f 32ff 	mov.w	r2, #4294967295
 800c5e0:	fa02 f303 	lsl.w	r3, r2, r3
 800c5e4:	ea03 0a0a 	and.w	sl, r3, sl
 800c5e8:	e6e3      	b.n	800c3b2 <_strtod_l+0x622>
 800c5ea:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800c5ee:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800c5f2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800c5f6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800c5fa:	fa01 f308 	lsl.w	r3, r1, r8
 800c5fe:	9308      	str	r3, [sp, #32]
 800c600:	910d      	str	r1, [sp, #52]	; 0x34
 800c602:	e746      	b.n	800c492 <_strtod_l+0x702>
 800c604:	2300      	movs	r3, #0
 800c606:	9308      	str	r3, [sp, #32]
 800c608:	2301      	movs	r3, #1
 800c60a:	930d      	str	r3, [sp, #52]	; 0x34
 800c60c:	e741      	b.n	800c492 <_strtod_l+0x702>
 800c60e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c610:	4642      	mov	r2, r8
 800c612:	4620      	mov	r0, r4
 800c614:	f001 febe 	bl	800e394 <__lshift>
 800c618:	9018      	str	r0, [sp, #96]	; 0x60
 800c61a:	2800      	cmp	r0, #0
 800c61c:	f47f af6b 	bne.w	800c4f6 <_strtod_l+0x766>
 800c620:	e5fe      	b.n	800c220 <_strtod_l+0x490>
 800c622:	465f      	mov	r7, fp
 800c624:	d16e      	bne.n	800c704 <_strtod_l+0x974>
 800c626:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c628:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c62c:	b342      	cbz	r2, 800c680 <_strtod_l+0x8f0>
 800c62e:	4a32      	ldr	r2, [pc, #200]	; (800c6f8 <_strtod_l+0x968>)
 800c630:	4293      	cmp	r3, r2
 800c632:	d128      	bne.n	800c686 <_strtod_l+0x8f6>
 800c634:	9b04      	ldr	r3, [sp, #16]
 800c636:	4651      	mov	r1, sl
 800c638:	b1eb      	cbz	r3, 800c676 <_strtod_l+0x8e6>
 800c63a:	4b2d      	ldr	r3, [pc, #180]	; (800c6f0 <_strtod_l+0x960>)
 800c63c:	403b      	ands	r3, r7
 800c63e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c642:	f04f 32ff 	mov.w	r2, #4294967295
 800c646:	d819      	bhi.n	800c67c <_strtod_l+0x8ec>
 800c648:	0d1b      	lsrs	r3, r3, #20
 800c64a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c64e:	fa02 f303 	lsl.w	r3, r2, r3
 800c652:	4299      	cmp	r1, r3
 800c654:	d117      	bne.n	800c686 <_strtod_l+0x8f6>
 800c656:	4b29      	ldr	r3, [pc, #164]	; (800c6fc <_strtod_l+0x96c>)
 800c658:	429f      	cmp	r7, r3
 800c65a:	d102      	bne.n	800c662 <_strtod_l+0x8d2>
 800c65c:	3101      	adds	r1, #1
 800c65e:	f43f addf 	beq.w	800c220 <_strtod_l+0x490>
 800c662:	4b23      	ldr	r3, [pc, #140]	; (800c6f0 <_strtod_l+0x960>)
 800c664:	403b      	ands	r3, r7
 800c666:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800c66a:	f04f 0a00 	mov.w	sl, #0
 800c66e:	9b04      	ldr	r3, [sp, #16]
 800c670:	2b00      	cmp	r3, #0
 800c672:	d1a4      	bne.n	800c5be <_strtod_l+0x82e>
 800c674:	e5de      	b.n	800c234 <_strtod_l+0x4a4>
 800c676:	f04f 33ff 	mov.w	r3, #4294967295
 800c67a:	e7ea      	b.n	800c652 <_strtod_l+0x8c2>
 800c67c:	4613      	mov	r3, r2
 800c67e:	e7e8      	b.n	800c652 <_strtod_l+0x8c2>
 800c680:	ea53 030a 	orrs.w	r3, r3, sl
 800c684:	d08c      	beq.n	800c5a0 <_strtod_l+0x810>
 800c686:	9b08      	ldr	r3, [sp, #32]
 800c688:	b1db      	cbz	r3, 800c6c2 <_strtod_l+0x932>
 800c68a:	423b      	tst	r3, r7
 800c68c:	d0ef      	beq.n	800c66e <_strtod_l+0x8de>
 800c68e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c690:	9a04      	ldr	r2, [sp, #16]
 800c692:	4650      	mov	r0, sl
 800c694:	4659      	mov	r1, fp
 800c696:	b1c3      	cbz	r3, 800c6ca <_strtod_l+0x93a>
 800c698:	f7ff fb5c 	bl	800bd54 <sulp>
 800c69c:	4602      	mov	r2, r0
 800c69e:	460b      	mov	r3, r1
 800c6a0:	ec51 0b18 	vmov	r0, r1, d8
 800c6a4:	f7f3 fdf2 	bl	800028c <__adddf3>
 800c6a8:	4682      	mov	sl, r0
 800c6aa:	468b      	mov	fp, r1
 800c6ac:	e7df      	b.n	800c66e <_strtod_l+0x8de>
 800c6ae:	4013      	ands	r3, r2
 800c6b0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800c6b4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c6b8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c6bc:	f04f 3aff 	mov.w	sl, #4294967295
 800c6c0:	e7d5      	b.n	800c66e <_strtod_l+0x8de>
 800c6c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c6c4:	ea13 0f0a 	tst.w	r3, sl
 800c6c8:	e7e0      	b.n	800c68c <_strtod_l+0x8fc>
 800c6ca:	f7ff fb43 	bl	800bd54 <sulp>
 800c6ce:	4602      	mov	r2, r0
 800c6d0:	460b      	mov	r3, r1
 800c6d2:	ec51 0b18 	vmov	r0, r1, d8
 800c6d6:	f7f3 fdd7 	bl	8000288 <__aeabi_dsub>
 800c6da:	2200      	movs	r2, #0
 800c6dc:	2300      	movs	r3, #0
 800c6de:	4682      	mov	sl, r0
 800c6e0:	468b      	mov	fp, r1
 800c6e2:	f7f4 f9f1 	bl	8000ac8 <__aeabi_dcmpeq>
 800c6e6:	2800      	cmp	r0, #0
 800c6e8:	d0c1      	beq.n	800c66e <_strtod_l+0x8de>
 800c6ea:	e611      	b.n	800c310 <_strtod_l+0x580>
 800c6ec:	fffffc02 	.word	0xfffffc02
 800c6f0:	7ff00000 	.word	0x7ff00000
 800c6f4:	39500000 	.word	0x39500000
 800c6f8:	000fffff 	.word	0x000fffff
 800c6fc:	7fefffff 	.word	0x7fefffff
 800c700:	0800ff28 	.word	0x0800ff28
 800c704:	4631      	mov	r1, r6
 800c706:	4628      	mov	r0, r5
 800c708:	f002 f832 	bl	800e770 <__ratio>
 800c70c:	ec59 8b10 	vmov	r8, r9, d0
 800c710:	ee10 0a10 	vmov	r0, s0
 800c714:	2200      	movs	r2, #0
 800c716:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c71a:	4649      	mov	r1, r9
 800c71c:	f7f4 f9e8 	bl	8000af0 <__aeabi_dcmple>
 800c720:	2800      	cmp	r0, #0
 800c722:	d07a      	beq.n	800c81a <_strtod_l+0xa8a>
 800c724:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c726:	2b00      	cmp	r3, #0
 800c728:	d04a      	beq.n	800c7c0 <_strtod_l+0xa30>
 800c72a:	4b95      	ldr	r3, [pc, #596]	; (800c980 <_strtod_l+0xbf0>)
 800c72c:	2200      	movs	r2, #0
 800c72e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c732:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800c980 <_strtod_l+0xbf0>
 800c736:	f04f 0800 	mov.w	r8, #0
 800c73a:	4b92      	ldr	r3, [pc, #584]	; (800c984 <_strtod_l+0xbf4>)
 800c73c:	403b      	ands	r3, r7
 800c73e:	930d      	str	r3, [sp, #52]	; 0x34
 800c740:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c742:	4b91      	ldr	r3, [pc, #580]	; (800c988 <_strtod_l+0xbf8>)
 800c744:	429a      	cmp	r2, r3
 800c746:	f040 80b0 	bne.w	800c8aa <_strtod_l+0xb1a>
 800c74a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c74e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800c752:	ec4b ab10 	vmov	d0, sl, fp
 800c756:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c75a:	f001 ff31 	bl	800e5c0 <__ulp>
 800c75e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c762:	ec53 2b10 	vmov	r2, r3, d0
 800c766:	f7f3 ff47 	bl	80005f8 <__aeabi_dmul>
 800c76a:	4652      	mov	r2, sl
 800c76c:	465b      	mov	r3, fp
 800c76e:	f7f3 fd8d 	bl	800028c <__adddf3>
 800c772:	460b      	mov	r3, r1
 800c774:	4983      	ldr	r1, [pc, #524]	; (800c984 <_strtod_l+0xbf4>)
 800c776:	4a85      	ldr	r2, [pc, #532]	; (800c98c <_strtod_l+0xbfc>)
 800c778:	4019      	ands	r1, r3
 800c77a:	4291      	cmp	r1, r2
 800c77c:	4682      	mov	sl, r0
 800c77e:	d960      	bls.n	800c842 <_strtod_l+0xab2>
 800c780:	ee18 3a90 	vmov	r3, s17
 800c784:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800c788:	4293      	cmp	r3, r2
 800c78a:	d104      	bne.n	800c796 <_strtod_l+0xa06>
 800c78c:	ee18 3a10 	vmov	r3, s16
 800c790:	3301      	adds	r3, #1
 800c792:	f43f ad45 	beq.w	800c220 <_strtod_l+0x490>
 800c796:	f8df b200 	ldr.w	fp, [pc, #512]	; 800c998 <_strtod_l+0xc08>
 800c79a:	f04f 3aff 	mov.w	sl, #4294967295
 800c79e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c7a0:	4620      	mov	r0, r4
 800c7a2:	f001 fbdb 	bl	800df5c <_Bfree>
 800c7a6:	9905      	ldr	r1, [sp, #20]
 800c7a8:	4620      	mov	r0, r4
 800c7aa:	f001 fbd7 	bl	800df5c <_Bfree>
 800c7ae:	4631      	mov	r1, r6
 800c7b0:	4620      	mov	r0, r4
 800c7b2:	f001 fbd3 	bl	800df5c <_Bfree>
 800c7b6:	4629      	mov	r1, r5
 800c7b8:	4620      	mov	r0, r4
 800c7ba:	f001 fbcf 	bl	800df5c <_Bfree>
 800c7be:	e61a      	b.n	800c3f6 <_strtod_l+0x666>
 800c7c0:	f1ba 0f00 	cmp.w	sl, #0
 800c7c4:	d11b      	bne.n	800c7fe <_strtod_l+0xa6e>
 800c7c6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c7ca:	b9f3      	cbnz	r3, 800c80a <_strtod_l+0xa7a>
 800c7cc:	4b6c      	ldr	r3, [pc, #432]	; (800c980 <_strtod_l+0xbf0>)
 800c7ce:	2200      	movs	r2, #0
 800c7d0:	4640      	mov	r0, r8
 800c7d2:	4649      	mov	r1, r9
 800c7d4:	f7f4 f982 	bl	8000adc <__aeabi_dcmplt>
 800c7d8:	b9d0      	cbnz	r0, 800c810 <_strtod_l+0xa80>
 800c7da:	4640      	mov	r0, r8
 800c7dc:	4649      	mov	r1, r9
 800c7de:	4b6c      	ldr	r3, [pc, #432]	; (800c990 <_strtod_l+0xc00>)
 800c7e0:	2200      	movs	r2, #0
 800c7e2:	f7f3 ff09 	bl	80005f8 <__aeabi_dmul>
 800c7e6:	4680      	mov	r8, r0
 800c7e8:	4689      	mov	r9, r1
 800c7ea:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c7ee:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800c7f2:	9315      	str	r3, [sp, #84]	; 0x54
 800c7f4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800c7f8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c7fc:	e79d      	b.n	800c73a <_strtod_l+0x9aa>
 800c7fe:	f1ba 0f01 	cmp.w	sl, #1
 800c802:	d102      	bne.n	800c80a <_strtod_l+0xa7a>
 800c804:	2f00      	cmp	r7, #0
 800c806:	f43f ad83 	beq.w	800c310 <_strtod_l+0x580>
 800c80a:	4b62      	ldr	r3, [pc, #392]	; (800c994 <_strtod_l+0xc04>)
 800c80c:	2200      	movs	r2, #0
 800c80e:	e78e      	b.n	800c72e <_strtod_l+0x99e>
 800c810:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800c990 <_strtod_l+0xc00>
 800c814:	f04f 0800 	mov.w	r8, #0
 800c818:	e7e7      	b.n	800c7ea <_strtod_l+0xa5a>
 800c81a:	4b5d      	ldr	r3, [pc, #372]	; (800c990 <_strtod_l+0xc00>)
 800c81c:	4640      	mov	r0, r8
 800c81e:	4649      	mov	r1, r9
 800c820:	2200      	movs	r2, #0
 800c822:	f7f3 fee9 	bl	80005f8 <__aeabi_dmul>
 800c826:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c828:	4680      	mov	r8, r0
 800c82a:	4689      	mov	r9, r1
 800c82c:	b933      	cbnz	r3, 800c83c <_strtod_l+0xaac>
 800c82e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c832:	900e      	str	r0, [sp, #56]	; 0x38
 800c834:	930f      	str	r3, [sp, #60]	; 0x3c
 800c836:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800c83a:	e7dd      	b.n	800c7f8 <_strtod_l+0xa68>
 800c83c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800c840:	e7f9      	b.n	800c836 <_strtod_l+0xaa6>
 800c842:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800c846:	9b04      	ldr	r3, [sp, #16]
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d1a8      	bne.n	800c79e <_strtod_l+0xa0e>
 800c84c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c850:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c852:	0d1b      	lsrs	r3, r3, #20
 800c854:	051b      	lsls	r3, r3, #20
 800c856:	429a      	cmp	r2, r3
 800c858:	d1a1      	bne.n	800c79e <_strtod_l+0xa0e>
 800c85a:	4640      	mov	r0, r8
 800c85c:	4649      	mov	r1, r9
 800c85e:	f7f4 fa2b 	bl	8000cb8 <__aeabi_d2lz>
 800c862:	f7f3 fe9b 	bl	800059c <__aeabi_l2d>
 800c866:	4602      	mov	r2, r0
 800c868:	460b      	mov	r3, r1
 800c86a:	4640      	mov	r0, r8
 800c86c:	4649      	mov	r1, r9
 800c86e:	f7f3 fd0b 	bl	8000288 <__aeabi_dsub>
 800c872:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c874:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c878:	ea43 030a 	orr.w	r3, r3, sl
 800c87c:	4313      	orrs	r3, r2
 800c87e:	4680      	mov	r8, r0
 800c880:	4689      	mov	r9, r1
 800c882:	d055      	beq.n	800c930 <_strtod_l+0xba0>
 800c884:	a336      	add	r3, pc, #216	; (adr r3, 800c960 <_strtod_l+0xbd0>)
 800c886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c88a:	f7f4 f927 	bl	8000adc <__aeabi_dcmplt>
 800c88e:	2800      	cmp	r0, #0
 800c890:	f47f acd0 	bne.w	800c234 <_strtod_l+0x4a4>
 800c894:	a334      	add	r3, pc, #208	; (adr r3, 800c968 <_strtod_l+0xbd8>)
 800c896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c89a:	4640      	mov	r0, r8
 800c89c:	4649      	mov	r1, r9
 800c89e:	f7f4 f93b 	bl	8000b18 <__aeabi_dcmpgt>
 800c8a2:	2800      	cmp	r0, #0
 800c8a4:	f43f af7b 	beq.w	800c79e <_strtod_l+0xa0e>
 800c8a8:	e4c4      	b.n	800c234 <_strtod_l+0x4a4>
 800c8aa:	9b04      	ldr	r3, [sp, #16]
 800c8ac:	b333      	cbz	r3, 800c8fc <_strtod_l+0xb6c>
 800c8ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c8b0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c8b4:	d822      	bhi.n	800c8fc <_strtod_l+0xb6c>
 800c8b6:	a32e      	add	r3, pc, #184	; (adr r3, 800c970 <_strtod_l+0xbe0>)
 800c8b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8bc:	4640      	mov	r0, r8
 800c8be:	4649      	mov	r1, r9
 800c8c0:	f7f4 f916 	bl	8000af0 <__aeabi_dcmple>
 800c8c4:	b1a0      	cbz	r0, 800c8f0 <_strtod_l+0xb60>
 800c8c6:	4649      	mov	r1, r9
 800c8c8:	4640      	mov	r0, r8
 800c8ca:	f7f4 f96d 	bl	8000ba8 <__aeabi_d2uiz>
 800c8ce:	2801      	cmp	r0, #1
 800c8d0:	bf38      	it	cc
 800c8d2:	2001      	movcc	r0, #1
 800c8d4:	f7f3 fe16 	bl	8000504 <__aeabi_ui2d>
 800c8d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c8da:	4680      	mov	r8, r0
 800c8dc:	4689      	mov	r9, r1
 800c8de:	bb23      	cbnz	r3, 800c92a <_strtod_l+0xb9a>
 800c8e0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c8e4:	9010      	str	r0, [sp, #64]	; 0x40
 800c8e6:	9311      	str	r3, [sp, #68]	; 0x44
 800c8e8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c8ec:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c8f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c8f2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c8f4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800c8f8:	1a9b      	subs	r3, r3, r2
 800c8fa:	9309      	str	r3, [sp, #36]	; 0x24
 800c8fc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c900:	eeb0 0a48 	vmov.f32	s0, s16
 800c904:	eef0 0a68 	vmov.f32	s1, s17
 800c908:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c90c:	f001 fe58 	bl	800e5c0 <__ulp>
 800c910:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c914:	ec53 2b10 	vmov	r2, r3, d0
 800c918:	f7f3 fe6e 	bl	80005f8 <__aeabi_dmul>
 800c91c:	ec53 2b18 	vmov	r2, r3, d8
 800c920:	f7f3 fcb4 	bl	800028c <__adddf3>
 800c924:	4682      	mov	sl, r0
 800c926:	468b      	mov	fp, r1
 800c928:	e78d      	b.n	800c846 <_strtod_l+0xab6>
 800c92a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800c92e:	e7db      	b.n	800c8e8 <_strtod_l+0xb58>
 800c930:	a311      	add	r3, pc, #68	; (adr r3, 800c978 <_strtod_l+0xbe8>)
 800c932:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c936:	f7f4 f8d1 	bl	8000adc <__aeabi_dcmplt>
 800c93a:	e7b2      	b.n	800c8a2 <_strtod_l+0xb12>
 800c93c:	2300      	movs	r3, #0
 800c93e:	930a      	str	r3, [sp, #40]	; 0x28
 800c940:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c942:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c944:	6013      	str	r3, [r2, #0]
 800c946:	f7ff ba6b 	b.w	800be20 <_strtod_l+0x90>
 800c94a:	2a65      	cmp	r2, #101	; 0x65
 800c94c:	f43f ab5f 	beq.w	800c00e <_strtod_l+0x27e>
 800c950:	2a45      	cmp	r2, #69	; 0x45
 800c952:	f43f ab5c 	beq.w	800c00e <_strtod_l+0x27e>
 800c956:	2301      	movs	r3, #1
 800c958:	f7ff bb94 	b.w	800c084 <_strtod_l+0x2f4>
 800c95c:	f3af 8000 	nop.w
 800c960:	94a03595 	.word	0x94a03595
 800c964:	3fdfffff 	.word	0x3fdfffff
 800c968:	35afe535 	.word	0x35afe535
 800c96c:	3fe00000 	.word	0x3fe00000
 800c970:	ffc00000 	.word	0xffc00000
 800c974:	41dfffff 	.word	0x41dfffff
 800c978:	94a03595 	.word	0x94a03595
 800c97c:	3fcfffff 	.word	0x3fcfffff
 800c980:	3ff00000 	.word	0x3ff00000
 800c984:	7ff00000 	.word	0x7ff00000
 800c988:	7fe00000 	.word	0x7fe00000
 800c98c:	7c9fffff 	.word	0x7c9fffff
 800c990:	3fe00000 	.word	0x3fe00000
 800c994:	bff00000 	.word	0xbff00000
 800c998:	7fefffff 	.word	0x7fefffff

0800c99c <_strtod_r>:
 800c99c:	4b01      	ldr	r3, [pc, #4]	; (800c9a4 <_strtod_r+0x8>)
 800c99e:	f7ff b9f7 	b.w	800bd90 <_strtod_l>
 800c9a2:	bf00      	nop
 800c9a4:	20000204 	.word	0x20000204

0800c9a8 <_strtol_l.constprop.0>:
 800c9a8:	2b01      	cmp	r3, #1
 800c9aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9ae:	d001      	beq.n	800c9b4 <_strtol_l.constprop.0+0xc>
 800c9b0:	2b24      	cmp	r3, #36	; 0x24
 800c9b2:	d906      	bls.n	800c9c2 <_strtol_l.constprop.0+0x1a>
 800c9b4:	f7fe fafc 	bl	800afb0 <__errno>
 800c9b8:	2316      	movs	r3, #22
 800c9ba:	6003      	str	r3, [r0, #0]
 800c9bc:	2000      	movs	r0, #0
 800c9be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c9c2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800caa8 <_strtol_l.constprop.0+0x100>
 800c9c6:	460d      	mov	r5, r1
 800c9c8:	462e      	mov	r6, r5
 800c9ca:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c9ce:	f814 700c 	ldrb.w	r7, [r4, ip]
 800c9d2:	f017 0708 	ands.w	r7, r7, #8
 800c9d6:	d1f7      	bne.n	800c9c8 <_strtol_l.constprop.0+0x20>
 800c9d8:	2c2d      	cmp	r4, #45	; 0x2d
 800c9da:	d132      	bne.n	800ca42 <_strtol_l.constprop.0+0x9a>
 800c9dc:	782c      	ldrb	r4, [r5, #0]
 800c9de:	2701      	movs	r7, #1
 800c9e0:	1cb5      	adds	r5, r6, #2
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	d05b      	beq.n	800ca9e <_strtol_l.constprop.0+0xf6>
 800c9e6:	2b10      	cmp	r3, #16
 800c9e8:	d109      	bne.n	800c9fe <_strtol_l.constprop.0+0x56>
 800c9ea:	2c30      	cmp	r4, #48	; 0x30
 800c9ec:	d107      	bne.n	800c9fe <_strtol_l.constprop.0+0x56>
 800c9ee:	782c      	ldrb	r4, [r5, #0]
 800c9f0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800c9f4:	2c58      	cmp	r4, #88	; 0x58
 800c9f6:	d14d      	bne.n	800ca94 <_strtol_l.constprop.0+0xec>
 800c9f8:	786c      	ldrb	r4, [r5, #1]
 800c9fa:	2310      	movs	r3, #16
 800c9fc:	3502      	adds	r5, #2
 800c9fe:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800ca02:	f108 38ff 	add.w	r8, r8, #4294967295
 800ca06:	f04f 0c00 	mov.w	ip, #0
 800ca0a:	fbb8 f9f3 	udiv	r9, r8, r3
 800ca0e:	4666      	mov	r6, ip
 800ca10:	fb03 8a19 	mls	sl, r3, r9, r8
 800ca14:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800ca18:	f1be 0f09 	cmp.w	lr, #9
 800ca1c:	d816      	bhi.n	800ca4c <_strtol_l.constprop.0+0xa4>
 800ca1e:	4674      	mov	r4, lr
 800ca20:	42a3      	cmp	r3, r4
 800ca22:	dd24      	ble.n	800ca6e <_strtol_l.constprop.0+0xc6>
 800ca24:	f1bc 0f00 	cmp.w	ip, #0
 800ca28:	db1e      	blt.n	800ca68 <_strtol_l.constprop.0+0xc0>
 800ca2a:	45b1      	cmp	r9, r6
 800ca2c:	d31c      	bcc.n	800ca68 <_strtol_l.constprop.0+0xc0>
 800ca2e:	d101      	bne.n	800ca34 <_strtol_l.constprop.0+0x8c>
 800ca30:	45a2      	cmp	sl, r4
 800ca32:	db19      	blt.n	800ca68 <_strtol_l.constprop.0+0xc0>
 800ca34:	fb06 4603 	mla	r6, r6, r3, r4
 800ca38:	f04f 0c01 	mov.w	ip, #1
 800ca3c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ca40:	e7e8      	b.n	800ca14 <_strtol_l.constprop.0+0x6c>
 800ca42:	2c2b      	cmp	r4, #43	; 0x2b
 800ca44:	bf04      	itt	eq
 800ca46:	782c      	ldrbeq	r4, [r5, #0]
 800ca48:	1cb5      	addeq	r5, r6, #2
 800ca4a:	e7ca      	b.n	800c9e2 <_strtol_l.constprop.0+0x3a>
 800ca4c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800ca50:	f1be 0f19 	cmp.w	lr, #25
 800ca54:	d801      	bhi.n	800ca5a <_strtol_l.constprop.0+0xb2>
 800ca56:	3c37      	subs	r4, #55	; 0x37
 800ca58:	e7e2      	b.n	800ca20 <_strtol_l.constprop.0+0x78>
 800ca5a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800ca5e:	f1be 0f19 	cmp.w	lr, #25
 800ca62:	d804      	bhi.n	800ca6e <_strtol_l.constprop.0+0xc6>
 800ca64:	3c57      	subs	r4, #87	; 0x57
 800ca66:	e7db      	b.n	800ca20 <_strtol_l.constprop.0+0x78>
 800ca68:	f04f 3cff 	mov.w	ip, #4294967295
 800ca6c:	e7e6      	b.n	800ca3c <_strtol_l.constprop.0+0x94>
 800ca6e:	f1bc 0f00 	cmp.w	ip, #0
 800ca72:	da05      	bge.n	800ca80 <_strtol_l.constprop.0+0xd8>
 800ca74:	2322      	movs	r3, #34	; 0x22
 800ca76:	6003      	str	r3, [r0, #0]
 800ca78:	4646      	mov	r6, r8
 800ca7a:	b942      	cbnz	r2, 800ca8e <_strtol_l.constprop.0+0xe6>
 800ca7c:	4630      	mov	r0, r6
 800ca7e:	e79e      	b.n	800c9be <_strtol_l.constprop.0+0x16>
 800ca80:	b107      	cbz	r7, 800ca84 <_strtol_l.constprop.0+0xdc>
 800ca82:	4276      	negs	r6, r6
 800ca84:	2a00      	cmp	r2, #0
 800ca86:	d0f9      	beq.n	800ca7c <_strtol_l.constprop.0+0xd4>
 800ca88:	f1bc 0f00 	cmp.w	ip, #0
 800ca8c:	d000      	beq.n	800ca90 <_strtol_l.constprop.0+0xe8>
 800ca8e:	1e69      	subs	r1, r5, #1
 800ca90:	6011      	str	r1, [r2, #0]
 800ca92:	e7f3      	b.n	800ca7c <_strtol_l.constprop.0+0xd4>
 800ca94:	2430      	movs	r4, #48	; 0x30
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d1b1      	bne.n	800c9fe <_strtol_l.constprop.0+0x56>
 800ca9a:	2308      	movs	r3, #8
 800ca9c:	e7af      	b.n	800c9fe <_strtol_l.constprop.0+0x56>
 800ca9e:	2c30      	cmp	r4, #48	; 0x30
 800caa0:	d0a5      	beq.n	800c9ee <_strtol_l.constprop.0+0x46>
 800caa2:	230a      	movs	r3, #10
 800caa4:	e7ab      	b.n	800c9fe <_strtol_l.constprop.0+0x56>
 800caa6:	bf00      	nop
 800caa8:	0800ff51 	.word	0x0800ff51

0800caac <_strtol_r>:
 800caac:	f7ff bf7c 	b.w	800c9a8 <_strtol_l.constprop.0>

0800cab0 <quorem>:
 800cab0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cab4:	6903      	ldr	r3, [r0, #16]
 800cab6:	690c      	ldr	r4, [r1, #16]
 800cab8:	42a3      	cmp	r3, r4
 800caba:	4607      	mov	r7, r0
 800cabc:	f2c0 8081 	blt.w	800cbc2 <quorem+0x112>
 800cac0:	3c01      	subs	r4, #1
 800cac2:	f101 0814 	add.w	r8, r1, #20
 800cac6:	f100 0514 	add.w	r5, r0, #20
 800caca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cace:	9301      	str	r3, [sp, #4]
 800cad0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cad4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cad8:	3301      	adds	r3, #1
 800cada:	429a      	cmp	r2, r3
 800cadc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800cae0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cae4:	fbb2 f6f3 	udiv	r6, r2, r3
 800cae8:	d331      	bcc.n	800cb4e <quorem+0x9e>
 800caea:	f04f 0e00 	mov.w	lr, #0
 800caee:	4640      	mov	r0, r8
 800caf0:	46ac      	mov	ip, r5
 800caf2:	46f2      	mov	sl, lr
 800caf4:	f850 2b04 	ldr.w	r2, [r0], #4
 800caf8:	b293      	uxth	r3, r2
 800cafa:	fb06 e303 	mla	r3, r6, r3, lr
 800cafe:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800cb02:	b29b      	uxth	r3, r3
 800cb04:	ebaa 0303 	sub.w	r3, sl, r3
 800cb08:	f8dc a000 	ldr.w	sl, [ip]
 800cb0c:	0c12      	lsrs	r2, r2, #16
 800cb0e:	fa13 f38a 	uxtah	r3, r3, sl
 800cb12:	fb06 e202 	mla	r2, r6, r2, lr
 800cb16:	9300      	str	r3, [sp, #0]
 800cb18:	9b00      	ldr	r3, [sp, #0]
 800cb1a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800cb1e:	b292      	uxth	r2, r2
 800cb20:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800cb24:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cb28:	f8bd 3000 	ldrh.w	r3, [sp]
 800cb2c:	4581      	cmp	r9, r0
 800cb2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cb32:	f84c 3b04 	str.w	r3, [ip], #4
 800cb36:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800cb3a:	d2db      	bcs.n	800caf4 <quorem+0x44>
 800cb3c:	f855 300b 	ldr.w	r3, [r5, fp]
 800cb40:	b92b      	cbnz	r3, 800cb4e <quorem+0x9e>
 800cb42:	9b01      	ldr	r3, [sp, #4]
 800cb44:	3b04      	subs	r3, #4
 800cb46:	429d      	cmp	r5, r3
 800cb48:	461a      	mov	r2, r3
 800cb4a:	d32e      	bcc.n	800cbaa <quorem+0xfa>
 800cb4c:	613c      	str	r4, [r7, #16]
 800cb4e:	4638      	mov	r0, r7
 800cb50:	f001 fc90 	bl	800e474 <__mcmp>
 800cb54:	2800      	cmp	r0, #0
 800cb56:	db24      	blt.n	800cba2 <quorem+0xf2>
 800cb58:	3601      	adds	r6, #1
 800cb5a:	4628      	mov	r0, r5
 800cb5c:	f04f 0c00 	mov.w	ip, #0
 800cb60:	f858 2b04 	ldr.w	r2, [r8], #4
 800cb64:	f8d0 e000 	ldr.w	lr, [r0]
 800cb68:	b293      	uxth	r3, r2
 800cb6a:	ebac 0303 	sub.w	r3, ip, r3
 800cb6e:	0c12      	lsrs	r2, r2, #16
 800cb70:	fa13 f38e 	uxtah	r3, r3, lr
 800cb74:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800cb78:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cb7c:	b29b      	uxth	r3, r3
 800cb7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cb82:	45c1      	cmp	r9, r8
 800cb84:	f840 3b04 	str.w	r3, [r0], #4
 800cb88:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800cb8c:	d2e8      	bcs.n	800cb60 <quorem+0xb0>
 800cb8e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cb92:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cb96:	b922      	cbnz	r2, 800cba2 <quorem+0xf2>
 800cb98:	3b04      	subs	r3, #4
 800cb9a:	429d      	cmp	r5, r3
 800cb9c:	461a      	mov	r2, r3
 800cb9e:	d30a      	bcc.n	800cbb6 <quorem+0x106>
 800cba0:	613c      	str	r4, [r7, #16]
 800cba2:	4630      	mov	r0, r6
 800cba4:	b003      	add	sp, #12
 800cba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbaa:	6812      	ldr	r2, [r2, #0]
 800cbac:	3b04      	subs	r3, #4
 800cbae:	2a00      	cmp	r2, #0
 800cbb0:	d1cc      	bne.n	800cb4c <quorem+0x9c>
 800cbb2:	3c01      	subs	r4, #1
 800cbb4:	e7c7      	b.n	800cb46 <quorem+0x96>
 800cbb6:	6812      	ldr	r2, [r2, #0]
 800cbb8:	3b04      	subs	r3, #4
 800cbba:	2a00      	cmp	r2, #0
 800cbbc:	d1f0      	bne.n	800cba0 <quorem+0xf0>
 800cbbe:	3c01      	subs	r4, #1
 800cbc0:	e7eb      	b.n	800cb9a <quorem+0xea>
 800cbc2:	2000      	movs	r0, #0
 800cbc4:	e7ee      	b.n	800cba4 <quorem+0xf4>
	...

0800cbc8 <_dtoa_r>:
 800cbc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbcc:	ed2d 8b04 	vpush	{d8-d9}
 800cbd0:	ec57 6b10 	vmov	r6, r7, d0
 800cbd4:	b093      	sub	sp, #76	; 0x4c
 800cbd6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800cbd8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800cbdc:	9106      	str	r1, [sp, #24]
 800cbde:	ee10 aa10 	vmov	sl, s0
 800cbe2:	4604      	mov	r4, r0
 800cbe4:	9209      	str	r2, [sp, #36]	; 0x24
 800cbe6:	930c      	str	r3, [sp, #48]	; 0x30
 800cbe8:	46bb      	mov	fp, r7
 800cbea:	b975      	cbnz	r5, 800cc0a <_dtoa_r+0x42>
 800cbec:	2010      	movs	r0, #16
 800cbee:	f001 f94d 	bl	800de8c <malloc>
 800cbf2:	4602      	mov	r2, r0
 800cbf4:	6260      	str	r0, [r4, #36]	; 0x24
 800cbf6:	b920      	cbnz	r0, 800cc02 <_dtoa_r+0x3a>
 800cbf8:	4ba7      	ldr	r3, [pc, #668]	; (800ce98 <_dtoa_r+0x2d0>)
 800cbfa:	21ea      	movs	r1, #234	; 0xea
 800cbfc:	48a7      	ldr	r0, [pc, #668]	; (800ce9c <_dtoa_r+0x2d4>)
 800cbfe:	f002 f8bd 	bl	800ed7c <__assert_func>
 800cc02:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800cc06:	6005      	str	r5, [r0, #0]
 800cc08:	60c5      	str	r5, [r0, #12]
 800cc0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cc0c:	6819      	ldr	r1, [r3, #0]
 800cc0e:	b151      	cbz	r1, 800cc26 <_dtoa_r+0x5e>
 800cc10:	685a      	ldr	r2, [r3, #4]
 800cc12:	604a      	str	r2, [r1, #4]
 800cc14:	2301      	movs	r3, #1
 800cc16:	4093      	lsls	r3, r2
 800cc18:	608b      	str	r3, [r1, #8]
 800cc1a:	4620      	mov	r0, r4
 800cc1c:	f001 f99e 	bl	800df5c <_Bfree>
 800cc20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cc22:	2200      	movs	r2, #0
 800cc24:	601a      	str	r2, [r3, #0]
 800cc26:	1e3b      	subs	r3, r7, #0
 800cc28:	bfaa      	itet	ge
 800cc2a:	2300      	movge	r3, #0
 800cc2c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800cc30:	f8c8 3000 	strge.w	r3, [r8]
 800cc34:	4b9a      	ldr	r3, [pc, #616]	; (800cea0 <_dtoa_r+0x2d8>)
 800cc36:	bfbc      	itt	lt
 800cc38:	2201      	movlt	r2, #1
 800cc3a:	f8c8 2000 	strlt.w	r2, [r8]
 800cc3e:	ea33 030b 	bics.w	r3, r3, fp
 800cc42:	d11b      	bne.n	800cc7c <_dtoa_r+0xb4>
 800cc44:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cc46:	f242 730f 	movw	r3, #9999	; 0x270f
 800cc4a:	6013      	str	r3, [r2, #0]
 800cc4c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cc50:	4333      	orrs	r3, r6
 800cc52:	f000 8592 	beq.w	800d77a <_dtoa_r+0xbb2>
 800cc56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cc58:	b963      	cbnz	r3, 800cc74 <_dtoa_r+0xac>
 800cc5a:	4b92      	ldr	r3, [pc, #584]	; (800cea4 <_dtoa_r+0x2dc>)
 800cc5c:	e022      	b.n	800cca4 <_dtoa_r+0xdc>
 800cc5e:	4b92      	ldr	r3, [pc, #584]	; (800cea8 <_dtoa_r+0x2e0>)
 800cc60:	9301      	str	r3, [sp, #4]
 800cc62:	3308      	adds	r3, #8
 800cc64:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cc66:	6013      	str	r3, [r2, #0]
 800cc68:	9801      	ldr	r0, [sp, #4]
 800cc6a:	b013      	add	sp, #76	; 0x4c
 800cc6c:	ecbd 8b04 	vpop	{d8-d9}
 800cc70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc74:	4b8b      	ldr	r3, [pc, #556]	; (800cea4 <_dtoa_r+0x2dc>)
 800cc76:	9301      	str	r3, [sp, #4]
 800cc78:	3303      	adds	r3, #3
 800cc7a:	e7f3      	b.n	800cc64 <_dtoa_r+0x9c>
 800cc7c:	2200      	movs	r2, #0
 800cc7e:	2300      	movs	r3, #0
 800cc80:	4650      	mov	r0, sl
 800cc82:	4659      	mov	r1, fp
 800cc84:	f7f3 ff20 	bl	8000ac8 <__aeabi_dcmpeq>
 800cc88:	ec4b ab19 	vmov	d9, sl, fp
 800cc8c:	4680      	mov	r8, r0
 800cc8e:	b158      	cbz	r0, 800cca8 <_dtoa_r+0xe0>
 800cc90:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cc92:	2301      	movs	r3, #1
 800cc94:	6013      	str	r3, [r2, #0]
 800cc96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	f000 856b 	beq.w	800d774 <_dtoa_r+0xbac>
 800cc9e:	4883      	ldr	r0, [pc, #524]	; (800ceac <_dtoa_r+0x2e4>)
 800cca0:	6018      	str	r0, [r3, #0]
 800cca2:	1e43      	subs	r3, r0, #1
 800cca4:	9301      	str	r3, [sp, #4]
 800cca6:	e7df      	b.n	800cc68 <_dtoa_r+0xa0>
 800cca8:	ec4b ab10 	vmov	d0, sl, fp
 800ccac:	aa10      	add	r2, sp, #64	; 0x40
 800ccae:	a911      	add	r1, sp, #68	; 0x44
 800ccb0:	4620      	mov	r0, r4
 800ccb2:	f001 fd01 	bl	800e6b8 <__d2b>
 800ccb6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800ccba:	ee08 0a10 	vmov	s16, r0
 800ccbe:	2d00      	cmp	r5, #0
 800ccc0:	f000 8084 	beq.w	800cdcc <_dtoa_r+0x204>
 800ccc4:	ee19 3a90 	vmov	r3, s19
 800ccc8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cccc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800ccd0:	4656      	mov	r6, sl
 800ccd2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800ccd6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ccda:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800ccde:	4b74      	ldr	r3, [pc, #464]	; (800ceb0 <_dtoa_r+0x2e8>)
 800cce0:	2200      	movs	r2, #0
 800cce2:	4630      	mov	r0, r6
 800cce4:	4639      	mov	r1, r7
 800cce6:	f7f3 facf 	bl	8000288 <__aeabi_dsub>
 800ccea:	a365      	add	r3, pc, #404	; (adr r3, 800ce80 <_dtoa_r+0x2b8>)
 800ccec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccf0:	f7f3 fc82 	bl	80005f8 <__aeabi_dmul>
 800ccf4:	a364      	add	r3, pc, #400	; (adr r3, 800ce88 <_dtoa_r+0x2c0>)
 800ccf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccfa:	f7f3 fac7 	bl	800028c <__adddf3>
 800ccfe:	4606      	mov	r6, r0
 800cd00:	4628      	mov	r0, r5
 800cd02:	460f      	mov	r7, r1
 800cd04:	f7f3 fc0e 	bl	8000524 <__aeabi_i2d>
 800cd08:	a361      	add	r3, pc, #388	; (adr r3, 800ce90 <_dtoa_r+0x2c8>)
 800cd0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd0e:	f7f3 fc73 	bl	80005f8 <__aeabi_dmul>
 800cd12:	4602      	mov	r2, r0
 800cd14:	460b      	mov	r3, r1
 800cd16:	4630      	mov	r0, r6
 800cd18:	4639      	mov	r1, r7
 800cd1a:	f7f3 fab7 	bl	800028c <__adddf3>
 800cd1e:	4606      	mov	r6, r0
 800cd20:	460f      	mov	r7, r1
 800cd22:	f7f3 ff19 	bl	8000b58 <__aeabi_d2iz>
 800cd26:	2200      	movs	r2, #0
 800cd28:	9000      	str	r0, [sp, #0]
 800cd2a:	2300      	movs	r3, #0
 800cd2c:	4630      	mov	r0, r6
 800cd2e:	4639      	mov	r1, r7
 800cd30:	f7f3 fed4 	bl	8000adc <__aeabi_dcmplt>
 800cd34:	b150      	cbz	r0, 800cd4c <_dtoa_r+0x184>
 800cd36:	9800      	ldr	r0, [sp, #0]
 800cd38:	f7f3 fbf4 	bl	8000524 <__aeabi_i2d>
 800cd3c:	4632      	mov	r2, r6
 800cd3e:	463b      	mov	r3, r7
 800cd40:	f7f3 fec2 	bl	8000ac8 <__aeabi_dcmpeq>
 800cd44:	b910      	cbnz	r0, 800cd4c <_dtoa_r+0x184>
 800cd46:	9b00      	ldr	r3, [sp, #0]
 800cd48:	3b01      	subs	r3, #1
 800cd4a:	9300      	str	r3, [sp, #0]
 800cd4c:	9b00      	ldr	r3, [sp, #0]
 800cd4e:	2b16      	cmp	r3, #22
 800cd50:	d85a      	bhi.n	800ce08 <_dtoa_r+0x240>
 800cd52:	9a00      	ldr	r2, [sp, #0]
 800cd54:	4b57      	ldr	r3, [pc, #348]	; (800ceb4 <_dtoa_r+0x2ec>)
 800cd56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cd5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd5e:	ec51 0b19 	vmov	r0, r1, d9
 800cd62:	f7f3 febb 	bl	8000adc <__aeabi_dcmplt>
 800cd66:	2800      	cmp	r0, #0
 800cd68:	d050      	beq.n	800ce0c <_dtoa_r+0x244>
 800cd6a:	9b00      	ldr	r3, [sp, #0]
 800cd6c:	3b01      	subs	r3, #1
 800cd6e:	9300      	str	r3, [sp, #0]
 800cd70:	2300      	movs	r3, #0
 800cd72:	930b      	str	r3, [sp, #44]	; 0x2c
 800cd74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cd76:	1b5d      	subs	r5, r3, r5
 800cd78:	1e6b      	subs	r3, r5, #1
 800cd7a:	9305      	str	r3, [sp, #20]
 800cd7c:	bf45      	ittet	mi
 800cd7e:	f1c5 0301 	rsbmi	r3, r5, #1
 800cd82:	9304      	strmi	r3, [sp, #16]
 800cd84:	2300      	movpl	r3, #0
 800cd86:	2300      	movmi	r3, #0
 800cd88:	bf4c      	ite	mi
 800cd8a:	9305      	strmi	r3, [sp, #20]
 800cd8c:	9304      	strpl	r3, [sp, #16]
 800cd8e:	9b00      	ldr	r3, [sp, #0]
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	db3d      	blt.n	800ce10 <_dtoa_r+0x248>
 800cd94:	9b05      	ldr	r3, [sp, #20]
 800cd96:	9a00      	ldr	r2, [sp, #0]
 800cd98:	920a      	str	r2, [sp, #40]	; 0x28
 800cd9a:	4413      	add	r3, r2
 800cd9c:	9305      	str	r3, [sp, #20]
 800cd9e:	2300      	movs	r3, #0
 800cda0:	9307      	str	r3, [sp, #28]
 800cda2:	9b06      	ldr	r3, [sp, #24]
 800cda4:	2b09      	cmp	r3, #9
 800cda6:	f200 8089 	bhi.w	800cebc <_dtoa_r+0x2f4>
 800cdaa:	2b05      	cmp	r3, #5
 800cdac:	bfc4      	itt	gt
 800cdae:	3b04      	subgt	r3, #4
 800cdb0:	9306      	strgt	r3, [sp, #24]
 800cdb2:	9b06      	ldr	r3, [sp, #24]
 800cdb4:	f1a3 0302 	sub.w	r3, r3, #2
 800cdb8:	bfcc      	ite	gt
 800cdba:	2500      	movgt	r5, #0
 800cdbc:	2501      	movle	r5, #1
 800cdbe:	2b03      	cmp	r3, #3
 800cdc0:	f200 8087 	bhi.w	800ced2 <_dtoa_r+0x30a>
 800cdc4:	e8df f003 	tbb	[pc, r3]
 800cdc8:	59383a2d 	.word	0x59383a2d
 800cdcc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800cdd0:	441d      	add	r5, r3
 800cdd2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800cdd6:	2b20      	cmp	r3, #32
 800cdd8:	bfc1      	itttt	gt
 800cdda:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800cdde:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800cde2:	fa0b f303 	lslgt.w	r3, fp, r3
 800cde6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800cdea:	bfda      	itte	le
 800cdec:	f1c3 0320 	rsble	r3, r3, #32
 800cdf0:	fa06 f003 	lslle.w	r0, r6, r3
 800cdf4:	4318      	orrgt	r0, r3
 800cdf6:	f7f3 fb85 	bl	8000504 <__aeabi_ui2d>
 800cdfa:	2301      	movs	r3, #1
 800cdfc:	4606      	mov	r6, r0
 800cdfe:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800ce02:	3d01      	subs	r5, #1
 800ce04:	930e      	str	r3, [sp, #56]	; 0x38
 800ce06:	e76a      	b.n	800ccde <_dtoa_r+0x116>
 800ce08:	2301      	movs	r3, #1
 800ce0a:	e7b2      	b.n	800cd72 <_dtoa_r+0x1aa>
 800ce0c:	900b      	str	r0, [sp, #44]	; 0x2c
 800ce0e:	e7b1      	b.n	800cd74 <_dtoa_r+0x1ac>
 800ce10:	9b04      	ldr	r3, [sp, #16]
 800ce12:	9a00      	ldr	r2, [sp, #0]
 800ce14:	1a9b      	subs	r3, r3, r2
 800ce16:	9304      	str	r3, [sp, #16]
 800ce18:	4253      	negs	r3, r2
 800ce1a:	9307      	str	r3, [sp, #28]
 800ce1c:	2300      	movs	r3, #0
 800ce1e:	930a      	str	r3, [sp, #40]	; 0x28
 800ce20:	e7bf      	b.n	800cda2 <_dtoa_r+0x1da>
 800ce22:	2300      	movs	r3, #0
 800ce24:	9308      	str	r3, [sp, #32]
 800ce26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	dc55      	bgt.n	800ced8 <_dtoa_r+0x310>
 800ce2c:	2301      	movs	r3, #1
 800ce2e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ce32:	461a      	mov	r2, r3
 800ce34:	9209      	str	r2, [sp, #36]	; 0x24
 800ce36:	e00c      	b.n	800ce52 <_dtoa_r+0x28a>
 800ce38:	2301      	movs	r3, #1
 800ce3a:	e7f3      	b.n	800ce24 <_dtoa_r+0x25c>
 800ce3c:	2300      	movs	r3, #0
 800ce3e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ce40:	9308      	str	r3, [sp, #32]
 800ce42:	9b00      	ldr	r3, [sp, #0]
 800ce44:	4413      	add	r3, r2
 800ce46:	9302      	str	r3, [sp, #8]
 800ce48:	3301      	adds	r3, #1
 800ce4a:	2b01      	cmp	r3, #1
 800ce4c:	9303      	str	r3, [sp, #12]
 800ce4e:	bfb8      	it	lt
 800ce50:	2301      	movlt	r3, #1
 800ce52:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800ce54:	2200      	movs	r2, #0
 800ce56:	6042      	str	r2, [r0, #4]
 800ce58:	2204      	movs	r2, #4
 800ce5a:	f102 0614 	add.w	r6, r2, #20
 800ce5e:	429e      	cmp	r6, r3
 800ce60:	6841      	ldr	r1, [r0, #4]
 800ce62:	d93d      	bls.n	800cee0 <_dtoa_r+0x318>
 800ce64:	4620      	mov	r0, r4
 800ce66:	f001 f839 	bl	800dedc <_Balloc>
 800ce6a:	9001      	str	r0, [sp, #4]
 800ce6c:	2800      	cmp	r0, #0
 800ce6e:	d13b      	bne.n	800cee8 <_dtoa_r+0x320>
 800ce70:	4b11      	ldr	r3, [pc, #68]	; (800ceb8 <_dtoa_r+0x2f0>)
 800ce72:	4602      	mov	r2, r0
 800ce74:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800ce78:	e6c0      	b.n	800cbfc <_dtoa_r+0x34>
 800ce7a:	2301      	movs	r3, #1
 800ce7c:	e7df      	b.n	800ce3e <_dtoa_r+0x276>
 800ce7e:	bf00      	nop
 800ce80:	636f4361 	.word	0x636f4361
 800ce84:	3fd287a7 	.word	0x3fd287a7
 800ce88:	8b60c8b3 	.word	0x8b60c8b3
 800ce8c:	3fc68a28 	.word	0x3fc68a28
 800ce90:	509f79fb 	.word	0x509f79fb
 800ce94:	3fd34413 	.word	0x3fd34413
 800ce98:	0801005e 	.word	0x0801005e
 800ce9c:	08010075 	.word	0x08010075
 800cea0:	7ff00000 	.word	0x7ff00000
 800cea4:	0801005a 	.word	0x0801005a
 800cea8:	08010051 	.word	0x08010051
 800ceac:	0800fed5 	.word	0x0800fed5
 800ceb0:	3ff80000 	.word	0x3ff80000
 800ceb4:	080101e0 	.word	0x080101e0
 800ceb8:	080100d0 	.word	0x080100d0
 800cebc:	2501      	movs	r5, #1
 800cebe:	2300      	movs	r3, #0
 800cec0:	9306      	str	r3, [sp, #24]
 800cec2:	9508      	str	r5, [sp, #32]
 800cec4:	f04f 33ff 	mov.w	r3, #4294967295
 800cec8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800cecc:	2200      	movs	r2, #0
 800cece:	2312      	movs	r3, #18
 800ced0:	e7b0      	b.n	800ce34 <_dtoa_r+0x26c>
 800ced2:	2301      	movs	r3, #1
 800ced4:	9308      	str	r3, [sp, #32]
 800ced6:	e7f5      	b.n	800cec4 <_dtoa_r+0x2fc>
 800ced8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ceda:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800cede:	e7b8      	b.n	800ce52 <_dtoa_r+0x28a>
 800cee0:	3101      	adds	r1, #1
 800cee2:	6041      	str	r1, [r0, #4]
 800cee4:	0052      	lsls	r2, r2, #1
 800cee6:	e7b8      	b.n	800ce5a <_dtoa_r+0x292>
 800cee8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ceea:	9a01      	ldr	r2, [sp, #4]
 800ceec:	601a      	str	r2, [r3, #0]
 800ceee:	9b03      	ldr	r3, [sp, #12]
 800cef0:	2b0e      	cmp	r3, #14
 800cef2:	f200 809d 	bhi.w	800d030 <_dtoa_r+0x468>
 800cef6:	2d00      	cmp	r5, #0
 800cef8:	f000 809a 	beq.w	800d030 <_dtoa_r+0x468>
 800cefc:	9b00      	ldr	r3, [sp, #0]
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	dd32      	ble.n	800cf68 <_dtoa_r+0x3a0>
 800cf02:	4ab7      	ldr	r2, [pc, #732]	; (800d1e0 <_dtoa_r+0x618>)
 800cf04:	f003 030f 	and.w	r3, r3, #15
 800cf08:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800cf0c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cf10:	9b00      	ldr	r3, [sp, #0]
 800cf12:	05d8      	lsls	r0, r3, #23
 800cf14:	ea4f 1723 	mov.w	r7, r3, asr #4
 800cf18:	d516      	bpl.n	800cf48 <_dtoa_r+0x380>
 800cf1a:	4bb2      	ldr	r3, [pc, #712]	; (800d1e4 <_dtoa_r+0x61c>)
 800cf1c:	ec51 0b19 	vmov	r0, r1, d9
 800cf20:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cf24:	f7f3 fc92 	bl	800084c <__aeabi_ddiv>
 800cf28:	f007 070f 	and.w	r7, r7, #15
 800cf2c:	4682      	mov	sl, r0
 800cf2e:	468b      	mov	fp, r1
 800cf30:	2503      	movs	r5, #3
 800cf32:	4eac      	ldr	r6, [pc, #688]	; (800d1e4 <_dtoa_r+0x61c>)
 800cf34:	b957      	cbnz	r7, 800cf4c <_dtoa_r+0x384>
 800cf36:	4642      	mov	r2, r8
 800cf38:	464b      	mov	r3, r9
 800cf3a:	4650      	mov	r0, sl
 800cf3c:	4659      	mov	r1, fp
 800cf3e:	f7f3 fc85 	bl	800084c <__aeabi_ddiv>
 800cf42:	4682      	mov	sl, r0
 800cf44:	468b      	mov	fp, r1
 800cf46:	e028      	b.n	800cf9a <_dtoa_r+0x3d2>
 800cf48:	2502      	movs	r5, #2
 800cf4a:	e7f2      	b.n	800cf32 <_dtoa_r+0x36a>
 800cf4c:	07f9      	lsls	r1, r7, #31
 800cf4e:	d508      	bpl.n	800cf62 <_dtoa_r+0x39a>
 800cf50:	4640      	mov	r0, r8
 800cf52:	4649      	mov	r1, r9
 800cf54:	e9d6 2300 	ldrd	r2, r3, [r6]
 800cf58:	f7f3 fb4e 	bl	80005f8 <__aeabi_dmul>
 800cf5c:	3501      	adds	r5, #1
 800cf5e:	4680      	mov	r8, r0
 800cf60:	4689      	mov	r9, r1
 800cf62:	107f      	asrs	r7, r7, #1
 800cf64:	3608      	adds	r6, #8
 800cf66:	e7e5      	b.n	800cf34 <_dtoa_r+0x36c>
 800cf68:	f000 809b 	beq.w	800d0a2 <_dtoa_r+0x4da>
 800cf6c:	9b00      	ldr	r3, [sp, #0]
 800cf6e:	4f9d      	ldr	r7, [pc, #628]	; (800d1e4 <_dtoa_r+0x61c>)
 800cf70:	425e      	negs	r6, r3
 800cf72:	4b9b      	ldr	r3, [pc, #620]	; (800d1e0 <_dtoa_r+0x618>)
 800cf74:	f006 020f 	and.w	r2, r6, #15
 800cf78:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cf7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf80:	ec51 0b19 	vmov	r0, r1, d9
 800cf84:	f7f3 fb38 	bl	80005f8 <__aeabi_dmul>
 800cf88:	1136      	asrs	r6, r6, #4
 800cf8a:	4682      	mov	sl, r0
 800cf8c:	468b      	mov	fp, r1
 800cf8e:	2300      	movs	r3, #0
 800cf90:	2502      	movs	r5, #2
 800cf92:	2e00      	cmp	r6, #0
 800cf94:	d17a      	bne.n	800d08c <_dtoa_r+0x4c4>
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d1d3      	bne.n	800cf42 <_dtoa_r+0x37a>
 800cf9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	f000 8082 	beq.w	800d0a6 <_dtoa_r+0x4de>
 800cfa2:	4b91      	ldr	r3, [pc, #580]	; (800d1e8 <_dtoa_r+0x620>)
 800cfa4:	2200      	movs	r2, #0
 800cfa6:	4650      	mov	r0, sl
 800cfa8:	4659      	mov	r1, fp
 800cfaa:	f7f3 fd97 	bl	8000adc <__aeabi_dcmplt>
 800cfae:	2800      	cmp	r0, #0
 800cfb0:	d079      	beq.n	800d0a6 <_dtoa_r+0x4de>
 800cfb2:	9b03      	ldr	r3, [sp, #12]
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d076      	beq.n	800d0a6 <_dtoa_r+0x4de>
 800cfb8:	9b02      	ldr	r3, [sp, #8]
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	dd36      	ble.n	800d02c <_dtoa_r+0x464>
 800cfbe:	9b00      	ldr	r3, [sp, #0]
 800cfc0:	4650      	mov	r0, sl
 800cfc2:	4659      	mov	r1, fp
 800cfc4:	1e5f      	subs	r7, r3, #1
 800cfc6:	2200      	movs	r2, #0
 800cfc8:	4b88      	ldr	r3, [pc, #544]	; (800d1ec <_dtoa_r+0x624>)
 800cfca:	f7f3 fb15 	bl	80005f8 <__aeabi_dmul>
 800cfce:	9e02      	ldr	r6, [sp, #8]
 800cfd0:	4682      	mov	sl, r0
 800cfd2:	468b      	mov	fp, r1
 800cfd4:	3501      	adds	r5, #1
 800cfd6:	4628      	mov	r0, r5
 800cfd8:	f7f3 faa4 	bl	8000524 <__aeabi_i2d>
 800cfdc:	4652      	mov	r2, sl
 800cfde:	465b      	mov	r3, fp
 800cfe0:	f7f3 fb0a 	bl	80005f8 <__aeabi_dmul>
 800cfe4:	4b82      	ldr	r3, [pc, #520]	; (800d1f0 <_dtoa_r+0x628>)
 800cfe6:	2200      	movs	r2, #0
 800cfe8:	f7f3 f950 	bl	800028c <__adddf3>
 800cfec:	46d0      	mov	r8, sl
 800cfee:	46d9      	mov	r9, fp
 800cff0:	4682      	mov	sl, r0
 800cff2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800cff6:	2e00      	cmp	r6, #0
 800cff8:	d158      	bne.n	800d0ac <_dtoa_r+0x4e4>
 800cffa:	4b7e      	ldr	r3, [pc, #504]	; (800d1f4 <_dtoa_r+0x62c>)
 800cffc:	2200      	movs	r2, #0
 800cffe:	4640      	mov	r0, r8
 800d000:	4649      	mov	r1, r9
 800d002:	f7f3 f941 	bl	8000288 <__aeabi_dsub>
 800d006:	4652      	mov	r2, sl
 800d008:	465b      	mov	r3, fp
 800d00a:	4680      	mov	r8, r0
 800d00c:	4689      	mov	r9, r1
 800d00e:	f7f3 fd83 	bl	8000b18 <__aeabi_dcmpgt>
 800d012:	2800      	cmp	r0, #0
 800d014:	f040 8295 	bne.w	800d542 <_dtoa_r+0x97a>
 800d018:	4652      	mov	r2, sl
 800d01a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d01e:	4640      	mov	r0, r8
 800d020:	4649      	mov	r1, r9
 800d022:	f7f3 fd5b 	bl	8000adc <__aeabi_dcmplt>
 800d026:	2800      	cmp	r0, #0
 800d028:	f040 8289 	bne.w	800d53e <_dtoa_r+0x976>
 800d02c:	ec5b ab19 	vmov	sl, fp, d9
 800d030:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d032:	2b00      	cmp	r3, #0
 800d034:	f2c0 8148 	blt.w	800d2c8 <_dtoa_r+0x700>
 800d038:	9a00      	ldr	r2, [sp, #0]
 800d03a:	2a0e      	cmp	r2, #14
 800d03c:	f300 8144 	bgt.w	800d2c8 <_dtoa_r+0x700>
 800d040:	4b67      	ldr	r3, [pc, #412]	; (800d1e0 <_dtoa_r+0x618>)
 800d042:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d046:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d04a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	f280 80d5 	bge.w	800d1fc <_dtoa_r+0x634>
 800d052:	9b03      	ldr	r3, [sp, #12]
 800d054:	2b00      	cmp	r3, #0
 800d056:	f300 80d1 	bgt.w	800d1fc <_dtoa_r+0x634>
 800d05a:	f040 826f 	bne.w	800d53c <_dtoa_r+0x974>
 800d05e:	4b65      	ldr	r3, [pc, #404]	; (800d1f4 <_dtoa_r+0x62c>)
 800d060:	2200      	movs	r2, #0
 800d062:	4640      	mov	r0, r8
 800d064:	4649      	mov	r1, r9
 800d066:	f7f3 fac7 	bl	80005f8 <__aeabi_dmul>
 800d06a:	4652      	mov	r2, sl
 800d06c:	465b      	mov	r3, fp
 800d06e:	f7f3 fd49 	bl	8000b04 <__aeabi_dcmpge>
 800d072:	9e03      	ldr	r6, [sp, #12]
 800d074:	4637      	mov	r7, r6
 800d076:	2800      	cmp	r0, #0
 800d078:	f040 8245 	bne.w	800d506 <_dtoa_r+0x93e>
 800d07c:	9d01      	ldr	r5, [sp, #4]
 800d07e:	2331      	movs	r3, #49	; 0x31
 800d080:	f805 3b01 	strb.w	r3, [r5], #1
 800d084:	9b00      	ldr	r3, [sp, #0]
 800d086:	3301      	adds	r3, #1
 800d088:	9300      	str	r3, [sp, #0]
 800d08a:	e240      	b.n	800d50e <_dtoa_r+0x946>
 800d08c:	07f2      	lsls	r2, r6, #31
 800d08e:	d505      	bpl.n	800d09c <_dtoa_r+0x4d4>
 800d090:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d094:	f7f3 fab0 	bl	80005f8 <__aeabi_dmul>
 800d098:	3501      	adds	r5, #1
 800d09a:	2301      	movs	r3, #1
 800d09c:	1076      	asrs	r6, r6, #1
 800d09e:	3708      	adds	r7, #8
 800d0a0:	e777      	b.n	800cf92 <_dtoa_r+0x3ca>
 800d0a2:	2502      	movs	r5, #2
 800d0a4:	e779      	b.n	800cf9a <_dtoa_r+0x3d2>
 800d0a6:	9f00      	ldr	r7, [sp, #0]
 800d0a8:	9e03      	ldr	r6, [sp, #12]
 800d0aa:	e794      	b.n	800cfd6 <_dtoa_r+0x40e>
 800d0ac:	9901      	ldr	r1, [sp, #4]
 800d0ae:	4b4c      	ldr	r3, [pc, #304]	; (800d1e0 <_dtoa_r+0x618>)
 800d0b0:	4431      	add	r1, r6
 800d0b2:	910d      	str	r1, [sp, #52]	; 0x34
 800d0b4:	9908      	ldr	r1, [sp, #32]
 800d0b6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d0ba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d0be:	2900      	cmp	r1, #0
 800d0c0:	d043      	beq.n	800d14a <_dtoa_r+0x582>
 800d0c2:	494d      	ldr	r1, [pc, #308]	; (800d1f8 <_dtoa_r+0x630>)
 800d0c4:	2000      	movs	r0, #0
 800d0c6:	f7f3 fbc1 	bl	800084c <__aeabi_ddiv>
 800d0ca:	4652      	mov	r2, sl
 800d0cc:	465b      	mov	r3, fp
 800d0ce:	f7f3 f8db 	bl	8000288 <__aeabi_dsub>
 800d0d2:	9d01      	ldr	r5, [sp, #4]
 800d0d4:	4682      	mov	sl, r0
 800d0d6:	468b      	mov	fp, r1
 800d0d8:	4649      	mov	r1, r9
 800d0da:	4640      	mov	r0, r8
 800d0dc:	f7f3 fd3c 	bl	8000b58 <__aeabi_d2iz>
 800d0e0:	4606      	mov	r6, r0
 800d0e2:	f7f3 fa1f 	bl	8000524 <__aeabi_i2d>
 800d0e6:	4602      	mov	r2, r0
 800d0e8:	460b      	mov	r3, r1
 800d0ea:	4640      	mov	r0, r8
 800d0ec:	4649      	mov	r1, r9
 800d0ee:	f7f3 f8cb 	bl	8000288 <__aeabi_dsub>
 800d0f2:	3630      	adds	r6, #48	; 0x30
 800d0f4:	f805 6b01 	strb.w	r6, [r5], #1
 800d0f8:	4652      	mov	r2, sl
 800d0fa:	465b      	mov	r3, fp
 800d0fc:	4680      	mov	r8, r0
 800d0fe:	4689      	mov	r9, r1
 800d100:	f7f3 fcec 	bl	8000adc <__aeabi_dcmplt>
 800d104:	2800      	cmp	r0, #0
 800d106:	d163      	bne.n	800d1d0 <_dtoa_r+0x608>
 800d108:	4642      	mov	r2, r8
 800d10a:	464b      	mov	r3, r9
 800d10c:	4936      	ldr	r1, [pc, #216]	; (800d1e8 <_dtoa_r+0x620>)
 800d10e:	2000      	movs	r0, #0
 800d110:	f7f3 f8ba 	bl	8000288 <__aeabi_dsub>
 800d114:	4652      	mov	r2, sl
 800d116:	465b      	mov	r3, fp
 800d118:	f7f3 fce0 	bl	8000adc <__aeabi_dcmplt>
 800d11c:	2800      	cmp	r0, #0
 800d11e:	f040 80b5 	bne.w	800d28c <_dtoa_r+0x6c4>
 800d122:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d124:	429d      	cmp	r5, r3
 800d126:	d081      	beq.n	800d02c <_dtoa_r+0x464>
 800d128:	4b30      	ldr	r3, [pc, #192]	; (800d1ec <_dtoa_r+0x624>)
 800d12a:	2200      	movs	r2, #0
 800d12c:	4650      	mov	r0, sl
 800d12e:	4659      	mov	r1, fp
 800d130:	f7f3 fa62 	bl	80005f8 <__aeabi_dmul>
 800d134:	4b2d      	ldr	r3, [pc, #180]	; (800d1ec <_dtoa_r+0x624>)
 800d136:	4682      	mov	sl, r0
 800d138:	468b      	mov	fp, r1
 800d13a:	4640      	mov	r0, r8
 800d13c:	4649      	mov	r1, r9
 800d13e:	2200      	movs	r2, #0
 800d140:	f7f3 fa5a 	bl	80005f8 <__aeabi_dmul>
 800d144:	4680      	mov	r8, r0
 800d146:	4689      	mov	r9, r1
 800d148:	e7c6      	b.n	800d0d8 <_dtoa_r+0x510>
 800d14a:	4650      	mov	r0, sl
 800d14c:	4659      	mov	r1, fp
 800d14e:	f7f3 fa53 	bl	80005f8 <__aeabi_dmul>
 800d152:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d154:	9d01      	ldr	r5, [sp, #4]
 800d156:	930f      	str	r3, [sp, #60]	; 0x3c
 800d158:	4682      	mov	sl, r0
 800d15a:	468b      	mov	fp, r1
 800d15c:	4649      	mov	r1, r9
 800d15e:	4640      	mov	r0, r8
 800d160:	f7f3 fcfa 	bl	8000b58 <__aeabi_d2iz>
 800d164:	4606      	mov	r6, r0
 800d166:	f7f3 f9dd 	bl	8000524 <__aeabi_i2d>
 800d16a:	3630      	adds	r6, #48	; 0x30
 800d16c:	4602      	mov	r2, r0
 800d16e:	460b      	mov	r3, r1
 800d170:	4640      	mov	r0, r8
 800d172:	4649      	mov	r1, r9
 800d174:	f7f3 f888 	bl	8000288 <__aeabi_dsub>
 800d178:	f805 6b01 	strb.w	r6, [r5], #1
 800d17c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d17e:	429d      	cmp	r5, r3
 800d180:	4680      	mov	r8, r0
 800d182:	4689      	mov	r9, r1
 800d184:	f04f 0200 	mov.w	r2, #0
 800d188:	d124      	bne.n	800d1d4 <_dtoa_r+0x60c>
 800d18a:	4b1b      	ldr	r3, [pc, #108]	; (800d1f8 <_dtoa_r+0x630>)
 800d18c:	4650      	mov	r0, sl
 800d18e:	4659      	mov	r1, fp
 800d190:	f7f3 f87c 	bl	800028c <__adddf3>
 800d194:	4602      	mov	r2, r0
 800d196:	460b      	mov	r3, r1
 800d198:	4640      	mov	r0, r8
 800d19a:	4649      	mov	r1, r9
 800d19c:	f7f3 fcbc 	bl	8000b18 <__aeabi_dcmpgt>
 800d1a0:	2800      	cmp	r0, #0
 800d1a2:	d173      	bne.n	800d28c <_dtoa_r+0x6c4>
 800d1a4:	4652      	mov	r2, sl
 800d1a6:	465b      	mov	r3, fp
 800d1a8:	4913      	ldr	r1, [pc, #76]	; (800d1f8 <_dtoa_r+0x630>)
 800d1aa:	2000      	movs	r0, #0
 800d1ac:	f7f3 f86c 	bl	8000288 <__aeabi_dsub>
 800d1b0:	4602      	mov	r2, r0
 800d1b2:	460b      	mov	r3, r1
 800d1b4:	4640      	mov	r0, r8
 800d1b6:	4649      	mov	r1, r9
 800d1b8:	f7f3 fc90 	bl	8000adc <__aeabi_dcmplt>
 800d1bc:	2800      	cmp	r0, #0
 800d1be:	f43f af35 	beq.w	800d02c <_dtoa_r+0x464>
 800d1c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800d1c4:	1e6b      	subs	r3, r5, #1
 800d1c6:	930f      	str	r3, [sp, #60]	; 0x3c
 800d1c8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d1cc:	2b30      	cmp	r3, #48	; 0x30
 800d1ce:	d0f8      	beq.n	800d1c2 <_dtoa_r+0x5fa>
 800d1d0:	9700      	str	r7, [sp, #0]
 800d1d2:	e049      	b.n	800d268 <_dtoa_r+0x6a0>
 800d1d4:	4b05      	ldr	r3, [pc, #20]	; (800d1ec <_dtoa_r+0x624>)
 800d1d6:	f7f3 fa0f 	bl	80005f8 <__aeabi_dmul>
 800d1da:	4680      	mov	r8, r0
 800d1dc:	4689      	mov	r9, r1
 800d1de:	e7bd      	b.n	800d15c <_dtoa_r+0x594>
 800d1e0:	080101e0 	.word	0x080101e0
 800d1e4:	080101b8 	.word	0x080101b8
 800d1e8:	3ff00000 	.word	0x3ff00000
 800d1ec:	40240000 	.word	0x40240000
 800d1f0:	401c0000 	.word	0x401c0000
 800d1f4:	40140000 	.word	0x40140000
 800d1f8:	3fe00000 	.word	0x3fe00000
 800d1fc:	9d01      	ldr	r5, [sp, #4]
 800d1fe:	4656      	mov	r6, sl
 800d200:	465f      	mov	r7, fp
 800d202:	4642      	mov	r2, r8
 800d204:	464b      	mov	r3, r9
 800d206:	4630      	mov	r0, r6
 800d208:	4639      	mov	r1, r7
 800d20a:	f7f3 fb1f 	bl	800084c <__aeabi_ddiv>
 800d20e:	f7f3 fca3 	bl	8000b58 <__aeabi_d2iz>
 800d212:	4682      	mov	sl, r0
 800d214:	f7f3 f986 	bl	8000524 <__aeabi_i2d>
 800d218:	4642      	mov	r2, r8
 800d21a:	464b      	mov	r3, r9
 800d21c:	f7f3 f9ec 	bl	80005f8 <__aeabi_dmul>
 800d220:	4602      	mov	r2, r0
 800d222:	460b      	mov	r3, r1
 800d224:	4630      	mov	r0, r6
 800d226:	4639      	mov	r1, r7
 800d228:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800d22c:	f7f3 f82c 	bl	8000288 <__aeabi_dsub>
 800d230:	f805 6b01 	strb.w	r6, [r5], #1
 800d234:	9e01      	ldr	r6, [sp, #4]
 800d236:	9f03      	ldr	r7, [sp, #12]
 800d238:	1bae      	subs	r6, r5, r6
 800d23a:	42b7      	cmp	r7, r6
 800d23c:	4602      	mov	r2, r0
 800d23e:	460b      	mov	r3, r1
 800d240:	d135      	bne.n	800d2ae <_dtoa_r+0x6e6>
 800d242:	f7f3 f823 	bl	800028c <__adddf3>
 800d246:	4642      	mov	r2, r8
 800d248:	464b      	mov	r3, r9
 800d24a:	4606      	mov	r6, r0
 800d24c:	460f      	mov	r7, r1
 800d24e:	f7f3 fc63 	bl	8000b18 <__aeabi_dcmpgt>
 800d252:	b9d0      	cbnz	r0, 800d28a <_dtoa_r+0x6c2>
 800d254:	4642      	mov	r2, r8
 800d256:	464b      	mov	r3, r9
 800d258:	4630      	mov	r0, r6
 800d25a:	4639      	mov	r1, r7
 800d25c:	f7f3 fc34 	bl	8000ac8 <__aeabi_dcmpeq>
 800d260:	b110      	cbz	r0, 800d268 <_dtoa_r+0x6a0>
 800d262:	f01a 0f01 	tst.w	sl, #1
 800d266:	d110      	bne.n	800d28a <_dtoa_r+0x6c2>
 800d268:	4620      	mov	r0, r4
 800d26a:	ee18 1a10 	vmov	r1, s16
 800d26e:	f000 fe75 	bl	800df5c <_Bfree>
 800d272:	2300      	movs	r3, #0
 800d274:	9800      	ldr	r0, [sp, #0]
 800d276:	702b      	strb	r3, [r5, #0]
 800d278:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d27a:	3001      	adds	r0, #1
 800d27c:	6018      	str	r0, [r3, #0]
 800d27e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d280:	2b00      	cmp	r3, #0
 800d282:	f43f acf1 	beq.w	800cc68 <_dtoa_r+0xa0>
 800d286:	601d      	str	r5, [r3, #0]
 800d288:	e4ee      	b.n	800cc68 <_dtoa_r+0xa0>
 800d28a:	9f00      	ldr	r7, [sp, #0]
 800d28c:	462b      	mov	r3, r5
 800d28e:	461d      	mov	r5, r3
 800d290:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d294:	2a39      	cmp	r2, #57	; 0x39
 800d296:	d106      	bne.n	800d2a6 <_dtoa_r+0x6de>
 800d298:	9a01      	ldr	r2, [sp, #4]
 800d29a:	429a      	cmp	r2, r3
 800d29c:	d1f7      	bne.n	800d28e <_dtoa_r+0x6c6>
 800d29e:	9901      	ldr	r1, [sp, #4]
 800d2a0:	2230      	movs	r2, #48	; 0x30
 800d2a2:	3701      	adds	r7, #1
 800d2a4:	700a      	strb	r2, [r1, #0]
 800d2a6:	781a      	ldrb	r2, [r3, #0]
 800d2a8:	3201      	adds	r2, #1
 800d2aa:	701a      	strb	r2, [r3, #0]
 800d2ac:	e790      	b.n	800d1d0 <_dtoa_r+0x608>
 800d2ae:	4ba6      	ldr	r3, [pc, #664]	; (800d548 <_dtoa_r+0x980>)
 800d2b0:	2200      	movs	r2, #0
 800d2b2:	f7f3 f9a1 	bl	80005f8 <__aeabi_dmul>
 800d2b6:	2200      	movs	r2, #0
 800d2b8:	2300      	movs	r3, #0
 800d2ba:	4606      	mov	r6, r0
 800d2bc:	460f      	mov	r7, r1
 800d2be:	f7f3 fc03 	bl	8000ac8 <__aeabi_dcmpeq>
 800d2c2:	2800      	cmp	r0, #0
 800d2c4:	d09d      	beq.n	800d202 <_dtoa_r+0x63a>
 800d2c6:	e7cf      	b.n	800d268 <_dtoa_r+0x6a0>
 800d2c8:	9a08      	ldr	r2, [sp, #32]
 800d2ca:	2a00      	cmp	r2, #0
 800d2cc:	f000 80d7 	beq.w	800d47e <_dtoa_r+0x8b6>
 800d2d0:	9a06      	ldr	r2, [sp, #24]
 800d2d2:	2a01      	cmp	r2, #1
 800d2d4:	f300 80ba 	bgt.w	800d44c <_dtoa_r+0x884>
 800d2d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d2da:	2a00      	cmp	r2, #0
 800d2dc:	f000 80b2 	beq.w	800d444 <_dtoa_r+0x87c>
 800d2e0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d2e4:	9e07      	ldr	r6, [sp, #28]
 800d2e6:	9d04      	ldr	r5, [sp, #16]
 800d2e8:	9a04      	ldr	r2, [sp, #16]
 800d2ea:	441a      	add	r2, r3
 800d2ec:	9204      	str	r2, [sp, #16]
 800d2ee:	9a05      	ldr	r2, [sp, #20]
 800d2f0:	2101      	movs	r1, #1
 800d2f2:	441a      	add	r2, r3
 800d2f4:	4620      	mov	r0, r4
 800d2f6:	9205      	str	r2, [sp, #20]
 800d2f8:	f000 ff32 	bl	800e160 <__i2b>
 800d2fc:	4607      	mov	r7, r0
 800d2fe:	2d00      	cmp	r5, #0
 800d300:	dd0c      	ble.n	800d31c <_dtoa_r+0x754>
 800d302:	9b05      	ldr	r3, [sp, #20]
 800d304:	2b00      	cmp	r3, #0
 800d306:	dd09      	ble.n	800d31c <_dtoa_r+0x754>
 800d308:	42ab      	cmp	r3, r5
 800d30a:	9a04      	ldr	r2, [sp, #16]
 800d30c:	bfa8      	it	ge
 800d30e:	462b      	movge	r3, r5
 800d310:	1ad2      	subs	r2, r2, r3
 800d312:	9204      	str	r2, [sp, #16]
 800d314:	9a05      	ldr	r2, [sp, #20]
 800d316:	1aed      	subs	r5, r5, r3
 800d318:	1ad3      	subs	r3, r2, r3
 800d31a:	9305      	str	r3, [sp, #20]
 800d31c:	9b07      	ldr	r3, [sp, #28]
 800d31e:	b31b      	cbz	r3, 800d368 <_dtoa_r+0x7a0>
 800d320:	9b08      	ldr	r3, [sp, #32]
 800d322:	2b00      	cmp	r3, #0
 800d324:	f000 80af 	beq.w	800d486 <_dtoa_r+0x8be>
 800d328:	2e00      	cmp	r6, #0
 800d32a:	dd13      	ble.n	800d354 <_dtoa_r+0x78c>
 800d32c:	4639      	mov	r1, r7
 800d32e:	4632      	mov	r2, r6
 800d330:	4620      	mov	r0, r4
 800d332:	f000 ffd5 	bl	800e2e0 <__pow5mult>
 800d336:	ee18 2a10 	vmov	r2, s16
 800d33a:	4601      	mov	r1, r0
 800d33c:	4607      	mov	r7, r0
 800d33e:	4620      	mov	r0, r4
 800d340:	f000 ff24 	bl	800e18c <__multiply>
 800d344:	ee18 1a10 	vmov	r1, s16
 800d348:	4680      	mov	r8, r0
 800d34a:	4620      	mov	r0, r4
 800d34c:	f000 fe06 	bl	800df5c <_Bfree>
 800d350:	ee08 8a10 	vmov	s16, r8
 800d354:	9b07      	ldr	r3, [sp, #28]
 800d356:	1b9a      	subs	r2, r3, r6
 800d358:	d006      	beq.n	800d368 <_dtoa_r+0x7a0>
 800d35a:	ee18 1a10 	vmov	r1, s16
 800d35e:	4620      	mov	r0, r4
 800d360:	f000 ffbe 	bl	800e2e0 <__pow5mult>
 800d364:	ee08 0a10 	vmov	s16, r0
 800d368:	2101      	movs	r1, #1
 800d36a:	4620      	mov	r0, r4
 800d36c:	f000 fef8 	bl	800e160 <__i2b>
 800d370:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d372:	2b00      	cmp	r3, #0
 800d374:	4606      	mov	r6, r0
 800d376:	f340 8088 	ble.w	800d48a <_dtoa_r+0x8c2>
 800d37a:	461a      	mov	r2, r3
 800d37c:	4601      	mov	r1, r0
 800d37e:	4620      	mov	r0, r4
 800d380:	f000 ffae 	bl	800e2e0 <__pow5mult>
 800d384:	9b06      	ldr	r3, [sp, #24]
 800d386:	2b01      	cmp	r3, #1
 800d388:	4606      	mov	r6, r0
 800d38a:	f340 8081 	ble.w	800d490 <_dtoa_r+0x8c8>
 800d38e:	f04f 0800 	mov.w	r8, #0
 800d392:	6933      	ldr	r3, [r6, #16]
 800d394:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d398:	6918      	ldr	r0, [r3, #16]
 800d39a:	f000 fe91 	bl	800e0c0 <__hi0bits>
 800d39e:	f1c0 0020 	rsb	r0, r0, #32
 800d3a2:	9b05      	ldr	r3, [sp, #20]
 800d3a4:	4418      	add	r0, r3
 800d3a6:	f010 001f 	ands.w	r0, r0, #31
 800d3aa:	f000 8092 	beq.w	800d4d2 <_dtoa_r+0x90a>
 800d3ae:	f1c0 0320 	rsb	r3, r0, #32
 800d3b2:	2b04      	cmp	r3, #4
 800d3b4:	f340 808a 	ble.w	800d4cc <_dtoa_r+0x904>
 800d3b8:	f1c0 001c 	rsb	r0, r0, #28
 800d3bc:	9b04      	ldr	r3, [sp, #16]
 800d3be:	4403      	add	r3, r0
 800d3c0:	9304      	str	r3, [sp, #16]
 800d3c2:	9b05      	ldr	r3, [sp, #20]
 800d3c4:	4403      	add	r3, r0
 800d3c6:	4405      	add	r5, r0
 800d3c8:	9305      	str	r3, [sp, #20]
 800d3ca:	9b04      	ldr	r3, [sp, #16]
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	dd07      	ble.n	800d3e0 <_dtoa_r+0x818>
 800d3d0:	ee18 1a10 	vmov	r1, s16
 800d3d4:	461a      	mov	r2, r3
 800d3d6:	4620      	mov	r0, r4
 800d3d8:	f000 ffdc 	bl	800e394 <__lshift>
 800d3dc:	ee08 0a10 	vmov	s16, r0
 800d3e0:	9b05      	ldr	r3, [sp, #20]
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	dd05      	ble.n	800d3f2 <_dtoa_r+0x82a>
 800d3e6:	4631      	mov	r1, r6
 800d3e8:	461a      	mov	r2, r3
 800d3ea:	4620      	mov	r0, r4
 800d3ec:	f000 ffd2 	bl	800e394 <__lshift>
 800d3f0:	4606      	mov	r6, r0
 800d3f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	d06e      	beq.n	800d4d6 <_dtoa_r+0x90e>
 800d3f8:	ee18 0a10 	vmov	r0, s16
 800d3fc:	4631      	mov	r1, r6
 800d3fe:	f001 f839 	bl	800e474 <__mcmp>
 800d402:	2800      	cmp	r0, #0
 800d404:	da67      	bge.n	800d4d6 <_dtoa_r+0x90e>
 800d406:	9b00      	ldr	r3, [sp, #0]
 800d408:	3b01      	subs	r3, #1
 800d40a:	ee18 1a10 	vmov	r1, s16
 800d40e:	9300      	str	r3, [sp, #0]
 800d410:	220a      	movs	r2, #10
 800d412:	2300      	movs	r3, #0
 800d414:	4620      	mov	r0, r4
 800d416:	f000 fdc3 	bl	800dfa0 <__multadd>
 800d41a:	9b08      	ldr	r3, [sp, #32]
 800d41c:	ee08 0a10 	vmov	s16, r0
 800d420:	2b00      	cmp	r3, #0
 800d422:	f000 81b1 	beq.w	800d788 <_dtoa_r+0xbc0>
 800d426:	2300      	movs	r3, #0
 800d428:	4639      	mov	r1, r7
 800d42a:	220a      	movs	r2, #10
 800d42c:	4620      	mov	r0, r4
 800d42e:	f000 fdb7 	bl	800dfa0 <__multadd>
 800d432:	9b02      	ldr	r3, [sp, #8]
 800d434:	2b00      	cmp	r3, #0
 800d436:	4607      	mov	r7, r0
 800d438:	f300 808e 	bgt.w	800d558 <_dtoa_r+0x990>
 800d43c:	9b06      	ldr	r3, [sp, #24]
 800d43e:	2b02      	cmp	r3, #2
 800d440:	dc51      	bgt.n	800d4e6 <_dtoa_r+0x91e>
 800d442:	e089      	b.n	800d558 <_dtoa_r+0x990>
 800d444:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d446:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d44a:	e74b      	b.n	800d2e4 <_dtoa_r+0x71c>
 800d44c:	9b03      	ldr	r3, [sp, #12]
 800d44e:	1e5e      	subs	r6, r3, #1
 800d450:	9b07      	ldr	r3, [sp, #28]
 800d452:	42b3      	cmp	r3, r6
 800d454:	bfbf      	itttt	lt
 800d456:	9b07      	ldrlt	r3, [sp, #28]
 800d458:	9607      	strlt	r6, [sp, #28]
 800d45a:	1af2      	sublt	r2, r6, r3
 800d45c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800d45e:	bfb6      	itet	lt
 800d460:	189b      	addlt	r3, r3, r2
 800d462:	1b9e      	subge	r6, r3, r6
 800d464:	930a      	strlt	r3, [sp, #40]	; 0x28
 800d466:	9b03      	ldr	r3, [sp, #12]
 800d468:	bfb8      	it	lt
 800d46a:	2600      	movlt	r6, #0
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	bfb7      	itett	lt
 800d470:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800d474:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800d478:	1a9d      	sublt	r5, r3, r2
 800d47a:	2300      	movlt	r3, #0
 800d47c:	e734      	b.n	800d2e8 <_dtoa_r+0x720>
 800d47e:	9e07      	ldr	r6, [sp, #28]
 800d480:	9d04      	ldr	r5, [sp, #16]
 800d482:	9f08      	ldr	r7, [sp, #32]
 800d484:	e73b      	b.n	800d2fe <_dtoa_r+0x736>
 800d486:	9a07      	ldr	r2, [sp, #28]
 800d488:	e767      	b.n	800d35a <_dtoa_r+0x792>
 800d48a:	9b06      	ldr	r3, [sp, #24]
 800d48c:	2b01      	cmp	r3, #1
 800d48e:	dc18      	bgt.n	800d4c2 <_dtoa_r+0x8fa>
 800d490:	f1ba 0f00 	cmp.w	sl, #0
 800d494:	d115      	bne.n	800d4c2 <_dtoa_r+0x8fa>
 800d496:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d49a:	b993      	cbnz	r3, 800d4c2 <_dtoa_r+0x8fa>
 800d49c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d4a0:	0d1b      	lsrs	r3, r3, #20
 800d4a2:	051b      	lsls	r3, r3, #20
 800d4a4:	b183      	cbz	r3, 800d4c8 <_dtoa_r+0x900>
 800d4a6:	9b04      	ldr	r3, [sp, #16]
 800d4a8:	3301      	adds	r3, #1
 800d4aa:	9304      	str	r3, [sp, #16]
 800d4ac:	9b05      	ldr	r3, [sp, #20]
 800d4ae:	3301      	adds	r3, #1
 800d4b0:	9305      	str	r3, [sp, #20]
 800d4b2:	f04f 0801 	mov.w	r8, #1
 800d4b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	f47f af6a 	bne.w	800d392 <_dtoa_r+0x7ca>
 800d4be:	2001      	movs	r0, #1
 800d4c0:	e76f      	b.n	800d3a2 <_dtoa_r+0x7da>
 800d4c2:	f04f 0800 	mov.w	r8, #0
 800d4c6:	e7f6      	b.n	800d4b6 <_dtoa_r+0x8ee>
 800d4c8:	4698      	mov	r8, r3
 800d4ca:	e7f4      	b.n	800d4b6 <_dtoa_r+0x8ee>
 800d4cc:	f43f af7d 	beq.w	800d3ca <_dtoa_r+0x802>
 800d4d0:	4618      	mov	r0, r3
 800d4d2:	301c      	adds	r0, #28
 800d4d4:	e772      	b.n	800d3bc <_dtoa_r+0x7f4>
 800d4d6:	9b03      	ldr	r3, [sp, #12]
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	dc37      	bgt.n	800d54c <_dtoa_r+0x984>
 800d4dc:	9b06      	ldr	r3, [sp, #24]
 800d4de:	2b02      	cmp	r3, #2
 800d4e0:	dd34      	ble.n	800d54c <_dtoa_r+0x984>
 800d4e2:	9b03      	ldr	r3, [sp, #12]
 800d4e4:	9302      	str	r3, [sp, #8]
 800d4e6:	9b02      	ldr	r3, [sp, #8]
 800d4e8:	b96b      	cbnz	r3, 800d506 <_dtoa_r+0x93e>
 800d4ea:	4631      	mov	r1, r6
 800d4ec:	2205      	movs	r2, #5
 800d4ee:	4620      	mov	r0, r4
 800d4f0:	f000 fd56 	bl	800dfa0 <__multadd>
 800d4f4:	4601      	mov	r1, r0
 800d4f6:	4606      	mov	r6, r0
 800d4f8:	ee18 0a10 	vmov	r0, s16
 800d4fc:	f000 ffba 	bl	800e474 <__mcmp>
 800d500:	2800      	cmp	r0, #0
 800d502:	f73f adbb 	bgt.w	800d07c <_dtoa_r+0x4b4>
 800d506:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d508:	9d01      	ldr	r5, [sp, #4]
 800d50a:	43db      	mvns	r3, r3
 800d50c:	9300      	str	r3, [sp, #0]
 800d50e:	f04f 0800 	mov.w	r8, #0
 800d512:	4631      	mov	r1, r6
 800d514:	4620      	mov	r0, r4
 800d516:	f000 fd21 	bl	800df5c <_Bfree>
 800d51a:	2f00      	cmp	r7, #0
 800d51c:	f43f aea4 	beq.w	800d268 <_dtoa_r+0x6a0>
 800d520:	f1b8 0f00 	cmp.w	r8, #0
 800d524:	d005      	beq.n	800d532 <_dtoa_r+0x96a>
 800d526:	45b8      	cmp	r8, r7
 800d528:	d003      	beq.n	800d532 <_dtoa_r+0x96a>
 800d52a:	4641      	mov	r1, r8
 800d52c:	4620      	mov	r0, r4
 800d52e:	f000 fd15 	bl	800df5c <_Bfree>
 800d532:	4639      	mov	r1, r7
 800d534:	4620      	mov	r0, r4
 800d536:	f000 fd11 	bl	800df5c <_Bfree>
 800d53a:	e695      	b.n	800d268 <_dtoa_r+0x6a0>
 800d53c:	2600      	movs	r6, #0
 800d53e:	4637      	mov	r7, r6
 800d540:	e7e1      	b.n	800d506 <_dtoa_r+0x93e>
 800d542:	9700      	str	r7, [sp, #0]
 800d544:	4637      	mov	r7, r6
 800d546:	e599      	b.n	800d07c <_dtoa_r+0x4b4>
 800d548:	40240000 	.word	0x40240000
 800d54c:	9b08      	ldr	r3, [sp, #32]
 800d54e:	2b00      	cmp	r3, #0
 800d550:	f000 80ca 	beq.w	800d6e8 <_dtoa_r+0xb20>
 800d554:	9b03      	ldr	r3, [sp, #12]
 800d556:	9302      	str	r3, [sp, #8]
 800d558:	2d00      	cmp	r5, #0
 800d55a:	dd05      	ble.n	800d568 <_dtoa_r+0x9a0>
 800d55c:	4639      	mov	r1, r7
 800d55e:	462a      	mov	r2, r5
 800d560:	4620      	mov	r0, r4
 800d562:	f000 ff17 	bl	800e394 <__lshift>
 800d566:	4607      	mov	r7, r0
 800d568:	f1b8 0f00 	cmp.w	r8, #0
 800d56c:	d05b      	beq.n	800d626 <_dtoa_r+0xa5e>
 800d56e:	6879      	ldr	r1, [r7, #4]
 800d570:	4620      	mov	r0, r4
 800d572:	f000 fcb3 	bl	800dedc <_Balloc>
 800d576:	4605      	mov	r5, r0
 800d578:	b928      	cbnz	r0, 800d586 <_dtoa_r+0x9be>
 800d57a:	4b87      	ldr	r3, [pc, #540]	; (800d798 <_dtoa_r+0xbd0>)
 800d57c:	4602      	mov	r2, r0
 800d57e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800d582:	f7ff bb3b 	b.w	800cbfc <_dtoa_r+0x34>
 800d586:	693a      	ldr	r2, [r7, #16]
 800d588:	3202      	adds	r2, #2
 800d58a:	0092      	lsls	r2, r2, #2
 800d58c:	f107 010c 	add.w	r1, r7, #12
 800d590:	300c      	adds	r0, #12
 800d592:	f000 fc95 	bl	800dec0 <memcpy>
 800d596:	2201      	movs	r2, #1
 800d598:	4629      	mov	r1, r5
 800d59a:	4620      	mov	r0, r4
 800d59c:	f000 fefa 	bl	800e394 <__lshift>
 800d5a0:	9b01      	ldr	r3, [sp, #4]
 800d5a2:	f103 0901 	add.w	r9, r3, #1
 800d5a6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800d5aa:	4413      	add	r3, r2
 800d5ac:	9305      	str	r3, [sp, #20]
 800d5ae:	f00a 0301 	and.w	r3, sl, #1
 800d5b2:	46b8      	mov	r8, r7
 800d5b4:	9304      	str	r3, [sp, #16]
 800d5b6:	4607      	mov	r7, r0
 800d5b8:	4631      	mov	r1, r6
 800d5ba:	ee18 0a10 	vmov	r0, s16
 800d5be:	f7ff fa77 	bl	800cab0 <quorem>
 800d5c2:	4641      	mov	r1, r8
 800d5c4:	9002      	str	r0, [sp, #8]
 800d5c6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800d5ca:	ee18 0a10 	vmov	r0, s16
 800d5ce:	f000 ff51 	bl	800e474 <__mcmp>
 800d5d2:	463a      	mov	r2, r7
 800d5d4:	9003      	str	r0, [sp, #12]
 800d5d6:	4631      	mov	r1, r6
 800d5d8:	4620      	mov	r0, r4
 800d5da:	f000 ff67 	bl	800e4ac <__mdiff>
 800d5de:	68c2      	ldr	r2, [r0, #12]
 800d5e0:	f109 3bff 	add.w	fp, r9, #4294967295
 800d5e4:	4605      	mov	r5, r0
 800d5e6:	bb02      	cbnz	r2, 800d62a <_dtoa_r+0xa62>
 800d5e8:	4601      	mov	r1, r0
 800d5ea:	ee18 0a10 	vmov	r0, s16
 800d5ee:	f000 ff41 	bl	800e474 <__mcmp>
 800d5f2:	4602      	mov	r2, r0
 800d5f4:	4629      	mov	r1, r5
 800d5f6:	4620      	mov	r0, r4
 800d5f8:	9207      	str	r2, [sp, #28]
 800d5fa:	f000 fcaf 	bl	800df5c <_Bfree>
 800d5fe:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800d602:	ea43 0102 	orr.w	r1, r3, r2
 800d606:	9b04      	ldr	r3, [sp, #16]
 800d608:	430b      	orrs	r3, r1
 800d60a:	464d      	mov	r5, r9
 800d60c:	d10f      	bne.n	800d62e <_dtoa_r+0xa66>
 800d60e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d612:	d02a      	beq.n	800d66a <_dtoa_r+0xaa2>
 800d614:	9b03      	ldr	r3, [sp, #12]
 800d616:	2b00      	cmp	r3, #0
 800d618:	dd02      	ble.n	800d620 <_dtoa_r+0xa58>
 800d61a:	9b02      	ldr	r3, [sp, #8]
 800d61c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800d620:	f88b a000 	strb.w	sl, [fp]
 800d624:	e775      	b.n	800d512 <_dtoa_r+0x94a>
 800d626:	4638      	mov	r0, r7
 800d628:	e7ba      	b.n	800d5a0 <_dtoa_r+0x9d8>
 800d62a:	2201      	movs	r2, #1
 800d62c:	e7e2      	b.n	800d5f4 <_dtoa_r+0xa2c>
 800d62e:	9b03      	ldr	r3, [sp, #12]
 800d630:	2b00      	cmp	r3, #0
 800d632:	db04      	blt.n	800d63e <_dtoa_r+0xa76>
 800d634:	9906      	ldr	r1, [sp, #24]
 800d636:	430b      	orrs	r3, r1
 800d638:	9904      	ldr	r1, [sp, #16]
 800d63a:	430b      	orrs	r3, r1
 800d63c:	d122      	bne.n	800d684 <_dtoa_r+0xabc>
 800d63e:	2a00      	cmp	r2, #0
 800d640:	ddee      	ble.n	800d620 <_dtoa_r+0xa58>
 800d642:	ee18 1a10 	vmov	r1, s16
 800d646:	2201      	movs	r2, #1
 800d648:	4620      	mov	r0, r4
 800d64a:	f000 fea3 	bl	800e394 <__lshift>
 800d64e:	4631      	mov	r1, r6
 800d650:	ee08 0a10 	vmov	s16, r0
 800d654:	f000 ff0e 	bl	800e474 <__mcmp>
 800d658:	2800      	cmp	r0, #0
 800d65a:	dc03      	bgt.n	800d664 <_dtoa_r+0xa9c>
 800d65c:	d1e0      	bne.n	800d620 <_dtoa_r+0xa58>
 800d65e:	f01a 0f01 	tst.w	sl, #1
 800d662:	d0dd      	beq.n	800d620 <_dtoa_r+0xa58>
 800d664:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d668:	d1d7      	bne.n	800d61a <_dtoa_r+0xa52>
 800d66a:	2339      	movs	r3, #57	; 0x39
 800d66c:	f88b 3000 	strb.w	r3, [fp]
 800d670:	462b      	mov	r3, r5
 800d672:	461d      	mov	r5, r3
 800d674:	3b01      	subs	r3, #1
 800d676:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d67a:	2a39      	cmp	r2, #57	; 0x39
 800d67c:	d071      	beq.n	800d762 <_dtoa_r+0xb9a>
 800d67e:	3201      	adds	r2, #1
 800d680:	701a      	strb	r2, [r3, #0]
 800d682:	e746      	b.n	800d512 <_dtoa_r+0x94a>
 800d684:	2a00      	cmp	r2, #0
 800d686:	dd07      	ble.n	800d698 <_dtoa_r+0xad0>
 800d688:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d68c:	d0ed      	beq.n	800d66a <_dtoa_r+0xaa2>
 800d68e:	f10a 0301 	add.w	r3, sl, #1
 800d692:	f88b 3000 	strb.w	r3, [fp]
 800d696:	e73c      	b.n	800d512 <_dtoa_r+0x94a>
 800d698:	9b05      	ldr	r3, [sp, #20]
 800d69a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800d69e:	4599      	cmp	r9, r3
 800d6a0:	d047      	beq.n	800d732 <_dtoa_r+0xb6a>
 800d6a2:	ee18 1a10 	vmov	r1, s16
 800d6a6:	2300      	movs	r3, #0
 800d6a8:	220a      	movs	r2, #10
 800d6aa:	4620      	mov	r0, r4
 800d6ac:	f000 fc78 	bl	800dfa0 <__multadd>
 800d6b0:	45b8      	cmp	r8, r7
 800d6b2:	ee08 0a10 	vmov	s16, r0
 800d6b6:	f04f 0300 	mov.w	r3, #0
 800d6ba:	f04f 020a 	mov.w	r2, #10
 800d6be:	4641      	mov	r1, r8
 800d6c0:	4620      	mov	r0, r4
 800d6c2:	d106      	bne.n	800d6d2 <_dtoa_r+0xb0a>
 800d6c4:	f000 fc6c 	bl	800dfa0 <__multadd>
 800d6c8:	4680      	mov	r8, r0
 800d6ca:	4607      	mov	r7, r0
 800d6cc:	f109 0901 	add.w	r9, r9, #1
 800d6d0:	e772      	b.n	800d5b8 <_dtoa_r+0x9f0>
 800d6d2:	f000 fc65 	bl	800dfa0 <__multadd>
 800d6d6:	4639      	mov	r1, r7
 800d6d8:	4680      	mov	r8, r0
 800d6da:	2300      	movs	r3, #0
 800d6dc:	220a      	movs	r2, #10
 800d6de:	4620      	mov	r0, r4
 800d6e0:	f000 fc5e 	bl	800dfa0 <__multadd>
 800d6e4:	4607      	mov	r7, r0
 800d6e6:	e7f1      	b.n	800d6cc <_dtoa_r+0xb04>
 800d6e8:	9b03      	ldr	r3, [sp, #12]
 800d6ea:	9302      	str	r3, [sp, #8]
 800d6ec:	9d01      	ldr	r5, [sp, #4]
 800d6ee:	ee18 0a10 	vmov	r0, s16
 800d6f2:	4631      	mov	r1, r6
 800d6f4:	f7ff f9dc 	bl	800cab0 <quorem>
 800d6f8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800d6fc:	9b01      	ldr	r3, [sp, #4]
 800d6fe:	f805 ab01 	strb.w	sl, [r5], #1
 800d702:	1aea      	subs	r2, r5, r3
 800d704:	9b02      	ldr	r3, [sp, #8]
 800d706:	4293      	cmp	r3, r2
 800d708:	dd09      	ble.n	800d71e <_dtoa_r+0xb56>
 800d70a:	ee18 1a10 	vmov	r1, s16
 800d70e:	2300      	movs	r3, #0
 800d710:	220a      	movs	r2, #10
 800d712:	4620      	mov	r0, r4
 800d714:	f000 fc44 	bl	800dfa0 <__multadd>
 800d718:	ee08 0a10 	vmov	s16, r0
 800d71c:	e7e7      	b.n	800d6ee <_dtoa_r+0xb26>
 800d71e:	9b02      	ldr	r3, [sp, #8]
 800d720:	2b00      	cmp	r3, #0
 800d722:	bfc8      	it	gt
 800d724:	461d      	movgt	r5, r3
 800d726:	9b01      	ldr	r3, [sp, #4]
 800d728:	bfd8      	it	le
 800d72a:	2501      	movle	r5, #1
 800d72c:	441d      	add	r5, r3
 800d72e:	f04f 0800 	mov.w	r8, #0
 800d732:	ee18 1a10 	vmov	r1, s16
 800d736:	2201      	movs	r2, #1
 800d738:	4620      	mov	r0, r4
 800d73a:	f000 fe2b 	bl	800e394 <__lshift>
 800d73e:	4631      	mov	r1, r6
 800d740:	ee08 0a10 	vmov	s16, r0
 800d744:	f000 fe96 	bl	800e474 <__mcmp>
 800d748:	2800      	cmp	r0, #0
 800d74a:	dc91      	bgt.n	800d670 <_dtoa_r+0xaa8>
 800d74c:	d102      	bne.n	800d754 <_dtoa_r+0xb8c>
 800d74e:	f01a 0f01 	tst.w	sl, #1
 800d752:	d18d      	bne.n	800d670 <_dtoa_r+0xaa8>
 800d754:	462b      	mov	r3, r5
 800d756:	461d      	mov	r5, r3
 800d758:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d75c:	2a30      	cmp	r2, #48	; 0x30
 800d75e:	d0fa      	beq.n	800d756 <_dtoa_r+0xb8e>
 800d760:	e6d7      	b.n	800d512 <_dtoa_r+0x94a>
 800d762:	9a01      	ldr	r2, [sp, #4]
 800d764:	429a      	cmp	r2, r3
 800d766:	d184      	bne.n	800d672 <_dtoa_r+0xaaa>
 800d768:	9b00      	ldr	r3, [sp, #0]
 800d76a:	3301      	adds	r3, #1
 800d76c:	9300      	str	r3, [sp, #0]
 800d76e:	2331      	movs	r3, #49	; 0x31
 800d770:	7013      	strb	r3, [r2, #0]
 800d772:	e6ce      	b.n	800d512 <_dtoa_r+0x94a>
 800d774:	4b09      	ldr	r3, [pc, #36]	; (800d79c <_dtoa_r+0xbd4>)
 800d776:	f7ff ba95 	b.w	800cca4 <_dtoa_r+0xdc>
 800d77a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	f47f aa6e 	bne.w	800cc5e <_dtoa_r+0x96>
 800d782:	4b07      	ldr	r3, [pc, #28]	; (800d7a0 <_dtoa_r+0xbd8>)
 800d784:	f7ff ba8e 	b.w	800cca4 <_dtoa_r+0xdc>
 800d788:	9b02      	ldr	r3, [sp, #8]
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	dcae      	bgt.n	800d6ec <_dtoa_r+0xb24>
 800d78e:	9b06      	ldr	r3, [sp, #24]
 800d790:	2b02      	cmp	r3, #2
 800d792:	f73f aea8 	bgt.w	800d4e6 <_dtoa_r+0x91e>
 800d796:	e7a9      	b.n	800d6ec <_dtoa_r+0xb24>
 800d798:	080100d0 	.word	0x080100d0
 800d79c:	0800fed4 	.word	0x0800fed4
 800d7a0:	08010051 	.word	0x08010051

0800d7a4 <rshift>:
 800d7a4:	6903      	ldr	r3, [r0, #16]
 800d7a6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d7aa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d7ae:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d7b2:	f100 0414 	add.w	r4, r0, #20
 800d7b6:	dd45      	ble.n	800d844 <rshift+0xa0>
 800d7b8:	f011 011f 	ands.w	r1, r1, #31
 800d7bc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d7c0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d7c4:	d10c      	bne.n	800d7e0 <rshift+0x3c>
 800d7c6:	f100 0710 	add.w	r7, r0, #16
 800d7ca:	4629      	mov	r1, r5
 800d7cc:	42b1      	cmp	r1, r6
 800d7ce:	d334      	bcc.n	800d83a <rshift+0x96>
 800d7d0:	1a9b      	subs	r3, r3, r2
 800d7d2:	009b      	lsls	r3, r3, #2
 800d7d4:	1eea      	subs	r2, r5, #3
 800d7d6:	4296      	cmp	r6, r2
 800d7d8:	bf38      	it	cc
 800d7da:	2300      	movcc	r3, #0
 800d7dc:	4423      	add	r3, r4
 800d7de:	e015      	b.n	800d80c <rshift+0x68>
 800d7e0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d7e4:	f1c1 0820 	rsb	r8, r1, #32
 800d7e8:	40cf      	lsrs	r7, r1
 800d7ea:	f105 0e04 	add.w	lr, r5, #4
 800d7ee:	46a1      	mov	r9, r4
 800d7f0:	4576      	cmp	r6, lr
 800d7f2:	46f4      	mov	ip, lr
 800d7f4:	d815      	bhi.n	800d822 <rshift+0x7e>
 800d7f6:	1a9a      	subs	r2, r3, r2
 800d7f8:	0092      	lsls	r2, r2, #2
 800d7fa:	3a04      	subs	r2, #4
 800d7fc:	3501      	adds	r5, #1
 800d7fe:	42ae      	cmp	r6, r5
 800d800:	bf38      	it	cc
 800d802:	2200      	movcc	r2, #0
 800d804:	18a3      	adds	r3, r4, r2
 800d806:	50a7      	str	r7, [r4, r2]
 800d808:	b107      	cbz	r7, 800d80c <rshift+0x68>
 800d80a:	3304      	adds	r3, #4
 800d80c:	1b1a      	subs	r2, r3, r4
 800d80e:	42a3      	cmp	r3, r4
 800d810:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d814:	bf08      	it	eq
 800d816:	2300      	moveq	r3, #0
 800d818:	6102      	str	r2, [r0, #16]
 800d81a:	bf08      	it	eq
 800d81c:	6143      	streq	r3, [r0, #20]
 800d81e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d822:	f8dc c000 	ldr.w	ip, [ip]
 800d826:	fa0c fc08 	lsl.w	ip, ip, r8
 800d82a:	ea4c 0707 	orr.w	r7, ip, r7
 800d82e:	f849 7b04 	str.w	r7, [r9], #4
 800d832:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d836:	40cf      	lsrs	r7, r1
 800d838:	e7da      	b.n	800d7f0 <rshift+0x4c>
 800d83a:	f851 cb04 	ldr.w	ip, [r1], #4
 800d83e:	f847 cf04 	str.w	ip, [r7, #4]!
 800d842:	e7c3      	b.n	800d7cc <rshift+0x28>
 800d844:	4623      	mov	r3, r4
 800d846:	e7e1      	b.n	800d80c <rshift+0x68>

0800d848 <__hexdig_fun>:
 800d848:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800d84c:	2b09      	cmp	r3, #9
 800d84e:	d802      	bhi.n	800d856 <__hexdig_fun+0xe>
 800d850:	3820      	subs	r0, #32
 800d852:	b2c0      	uxtb	r0, r0
 800d854:	4770      	bx	lr
 800d856:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800d85a:	2b05      	cmp	r3, #5
 800d85c:	d801      	bhi.n	800d862 <__hexdig_fun+0x1a>
 800d85e:	3847      	subs	r0, #71	; 0x47
 800d860:	e7f7      	b.n	800d852 <__hexdig_fun+0xa>
 800d862:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800d866:	2b05      	cmp	r3, #5
 800d868:	d801      	bhi.n	800d86e <__hexdig_fun+0x26>
 800d86a:	3827      	subs	r0, #39	; 0x27
 800d86c:	e7f1      	b.n	800d852 <__hexdig_fun+0xa>
 800d86e:	2000      	movs	r0, #0
 800d870:	4770      	bx	lr
	...

0800d874 <__gethex>:
 800d874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d878:	ed2d 8b02 	vpush	{d8}
 800d87c:	b089      	sub	sp, #36	; 0x24
 800d87e:	ee08 0a10 	vmov	s16, r0
 800d882:	9304      	str	r3, [sp, #16]
 800d884:	4bb4      	ldr	r3, [pc, #720]	; (800db58 <__gethex+0x2e4>)
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	9301      	str	r3, [sp, #4]
 800d88a:	4618      	mov	r0, r3
 800d88c:	468b      	mov	fp, r1
 800d88e:	4690      	mov	r8, r2
 800d890:	f7f2 fc9e 	bl	80001d0 <strlen>
 800d894:	9b01      	ldr	r3, [sp, #4]
 800d896:	f8db 2000 	ldr.w	r2, [fp]
 800d89a:	4403      	add	r3, r0
 800d89c:	4682      	mov	sl, r0
 800d89e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800d8a2:	9305      	str	r3, [sp, #20]
 800d8a4:	1c93      	adds	r3, r2, #2
 800d8a6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800d8aa:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800d8ae:	32fe      	adds	r2, #254	; 0xfe
 800d8b0:	18d1      	adds	r1, r2, r3
 800d8b2:	461f      	mov	r7, r3
 800d8b4:	f813 0b01 	ldrb.w	r0, [r3], #1
 800d8b8:	9100      	str	r1, [sp, #0]
 800d8ba:	2830      	cmp	r0, #48	; 0x30
 800d8bc:	d0f8      	beq.n	800d8b0 <__gethex+0x3c>
 800d8be:	f7ff ffc3 	bl	800d848 <__hexdig_fun>
 800d8c2:	4604      	mov	r4, r0
 800d8c4:	2800      	cmp	r0, #0
 800d8c6:	d13a      	bne.n	800d93e <__gethex+0xca>
 800d8c8:	9901      	ldr	r1, [sp, #4]
 800d8ca:	4652      	mov	r2, sl
 800d8cc:	4638      	mov	r0, r7
 800d8ce:	f001 fa33 	bl	800ed38 <strncmp>
 800d8d2:	4605      	mov	r5, r0
 800d8d4:	2800      	cmp	r0, #0
 800d8d6:	d168      	bne.n	800d9aa <__gethex+0x136>
 800d8d8:	f817 000a 	ldrb.w	r0, [r7, sl]
 800d8dc:	eb07 060a 	add.w	r6, r7, sl
 800d8e0:	f7ff ffb2 	bl	800d848 <__hexdig_fun>
 800d8e4:	2800      	cmp	r0, #0
 800d8e6:	d062      	beq.n	800d9ae <__gethex+0x13a>
 800d8e8:	4633      	mov	r3, r6
 800d8ea:	7818      	ldrb	r0, [r3, #0]
 800d8ec:	2830      	cmp	r0, #48	; 0x30
 800d8ee:	461f      	mov	r7, r3
 800d8f0:	f103 0301 	add.w	r3, r3, #1
 800d8f4:	d0f9      	beq.n	800d8ea <__gethex+0x76>
 800d8f6:	f7ff ffa7 	bl	800d848 <__hexdig_fun>
 800d8fa:	2301      	movs	r3, #1
 800d8fc:	fab0 f480 	clz	r4, r0
 800d900:	0964      	lsrs	r4, r4, #5
 800d902:	4635      	mov	r5, r6
 800d904:	9300      	str	r3, [sp, #0]
 800d906:	463a      	mov	r2, r7
 800d908:	4616      	mov	r6, r2
 800d90a:	3201      	adds	r2, #1
 800d90c:	7830      	ldrb	r0, [r6, #0]
 800d90e:	f7ff ff9b 	bl	800d848 <__hexdig_fun>
 800d912:	2800      	cmp	r0, #0
 800d914:	d1f8      	bne.n	800d908 <__gethex+0x94>
 800d916:	9901      	ldr	r1, [sp, #4]
 800d918:	4652      	mov	r2, sl
 800d91a:	4630      	mov	r0, r6
 800d91c:	f001 fa0c 	bl	800ed38 <strncmp>
 800d920:	b980      	cbnz	r0, 800d944 <__gethex+0xd0>
 800d922:	b94d      	cbnz	r5, 800d938 <__gethex+0xc4>
 800d924:	eb06 050a 	add.w	r5, r6, sl
 800d928:	462a      	mov	r2, r5
 800d92a:	4616      	mov	r6, r2
 800d92c:	3201      	adds	r2, #1
 800d92e:	7830      	ldrb	r0, [r6, #0]
 800d930:	f7ff ff8a 	bl	800d848 <__hexdig_fun>
 800d934:	2800      	cmp	r0, #0
 800d936:	d1f8      	bne.n	800d92a <__gethex+0xb6>
 800d938:	1bad      	subs	r5, r5, r6
 800d93a:	00ad      	lsls	r5, r5, #2
 800d93c:	e004      	b.n	800d948 <__gethex+0xd4>
 800d93e:	2400      	movs	r4, #0
 800d940:	4625      	mov	r5, r4
 800d942:	e7e0      	b.n	800d906 <__gethex+0x92>
 800d944:	2d00      	cmp	r5, #0
 800d946:	d1f7      	bne.n	800d938 <__gethex+0xc4>
 800d948:	7833      	ldrb	r3, [r6, #0]
 800d94a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800d94e:	2b50      	cmp	r3, #80	; 0x50
 800d950:	d13b      	bne.n	800d9ca <__gethex+0x156>
 800d952:	7873      	ldrb	r3, [r6, #1]
 800d954:	2b2b      	cmp	r3, #43	; 0x2b
 800d956:	d02c      	beq.n	800d9b2 <__gethex+0x13e>
 800d958:	2b2d      	cmp	r3, #45	; 0x2d
 800d95a:	d02e      	beq.n	800d9ba <__gethex+0x146>
 800d95c:	1c71      	adds	r1, r6, #1
 800d95e:	f04f 0900 	mov.w	r9, #0
 800d962:	7808      	ldrb	r0, [r1, #0]
 800d964:	f7ff ff70 	bl	800d848 <__hexdig_fun>
 800d968:	1e43      	subs	r3, r0, #1
 800d96a:	b2db      	uxtb	r3, r3
 800d96c:	2b18      	cmp	r3, #24
 800d96e:	d82c      	bhi.n	800d9ca <__gethex+0x156>
 800d970:	f1a0 0210 	sub.w	r2, r0, #16
 800d974:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d978:	f7ff ff66 	bl	800d848 <__hexdig_fun>
 800d97c:	1e43      	subs	r3, r0, #1
 800d97e:	b2db      	uxtb	r3, r3
 800d980:	2b18      	cmp	r3, #24
 800d982:	d91d      	bls.n	800d9c0 <__gethex+0x14c>
 800d984:	f1b9 0f00 	cmp.w	r9, #0
 800d988:	d000      	beq.n	800d98c <__gethex+0x118>
 800d98a:	4252      	negs	r2, r2
 800d98c:	4415      	add	r5, r2
 800d98e:	f8cb 1000 	str.w	r1, [fp]
 800d992:	b1e4      	cbz	r4, 800d9ce <__gethex+0x15a>
 800d994:	9b00      	ldr	r3, [sp, #0]
 800d996:	2b00      	cmp	r3, #0
 800d998:	bf14      	ite	ne
 800d99a:	2700      	movne	r7, #0
 800d99c:	2706      	moveq	r7, #6
 800d99e:	4638      	mov	r0, r7
 800d9a0:	b009      	add	sp, #36	; 0x24
 800d9a2:	ecbd 8b02 	vpop	{d8}
 800d9a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9aa:	463e      	mov	r6, r7
 800d9ac:	4625      	mov	r5, r4
 800d9ae:	2401      	movs	r4, #1
 800d9b0:	e7ca      	b.n	800d948 <__gethex+0xd4>
 800d9b2:	f04f 0900 	mov.w	r9, #0
 800d9b6:	1cb1      	adds	r1, r6, #2
 800d9b8:	e7d3      	b.n	800d962 <__gethex+0xee>
 800d9ba:	f04f 0901 	mov.w	r9, #1
 800d9be:	e7fa      	b.n	800d9b6 <__gethex+0x142>
 800d9c0:	230a      	movs	r3, #10
 800d9c2:	fb03 0202 	mla	r2, r3, r2, r0
 800d9c6:	3a10      	subs	r2, #16
 800d9c8:	e7d4      	b.n	800d974 <__gethex+0x100>
 800d9ca:	4631      	mov	r1, r6
 800d9cc:	e7df      	b.n	800d98e <__gethex+0x11a>
 800d9ce:	1bf3      	subs	r3, r6, r7
 800d9d0:	3b01      	subs	r3, #1
 800d9d2:	4621      	mov	r1, r4
 800d9d4:	2b07      	cmp	r3, #7
 800d9d6:	dc0b      	bgt.n	800d9f0 <__gethex+0x17c>
 800d9d8:	ee18 0a10 	vmov	r0, s16
 800d9dc:	f000 fa7e 	bl	800dedc <_Balloc>
 800d9e0:	4604      	mov	r4, r0
 800d9e2:	b940      	cbnz	r0, 800d9f6 <__gethex+0x182>
 800d9e4:	4b5d      	ldr	r3, [pc, #372]	; (800db5c <__gethex+0x2e8>)
 800d9e6:	4602      	mov	r2, r0
 800d9e8:	21de      	movs	r1, #222	; 0xde
 800d9ea:	485d      	ldr	r0, [pc, #372]	; (800db60 <__gethex+0x2ec>)
 800d9ec:	f001 f9c6 	bl	800ed7c <__assert_func>
 800d9f0:	3101      	adds	r1, #1
 800d9f2:	105b      	asrs	r3, r3, #1
 800d9f4:	e7ee      	b.n	800d9d4 <__gethex+0x160>
 800d9f6:	f100 0914 	add.w	r9, r0, #20
 800d9fa:	f04f 0b00 	mov.w	fp, #0
 800d9fe:	f1ca 0301 	rsb	r3, sl, #1
 800da02:	f8cd 9008 	str.w	r9, [sp, #8]
 800da06:	f8cd b000 	str.w	fp, [sp]
 800da0a:	9306      	str	r3, [sp, #24]
 800da0c:	42b7      	cmp	r7, r6
 800da0e:	d340      	bcc.n	800da92 <__gethex+0x21e>
 800da10:	9802      	ldr	r0, [sp, #8]
 800da12:	9b00      	ldr	r3, [sp, #0]
 800da14:	f840 3b04 	str.w	r3, [r0], #4
 800da18:	eba0 0009 	sub.w	r0, r0, r9
 800da1c:	1080      	asrs	r0, r0, #2
 800da1e:	0146      	lsls	r6, r0, #5
 800da20:	6120      	str	r0, [r4, #16]
 800da22:	4618      	mov	r0, r3
 800da24:	f000 fb4c 	bl	800e0c0 <__hi0bits>
 800da28:	1a30      	subs	r0, r6, r0
 800da2a:	f8d8 6000 	ldr.w	r6, [r8]
 800da2e:	42b0      	cmp	r0, r6
 800da30:	dd63      	ble.n	800dafa <__gethex+0x286>
 800da32:	1b87      	subs	r7, r0, r6
 800da34:	4639      	mov	r1, r7
 800da36:	4620      	mov	r0, r4
 800da38:	f000 fef0 	bl	800e81c <__any_on>
 800da3c:	4682      	mov	sl, r0
 800da3e:	b1a8      	cbz	r0, 800da6c <__gethex+0x1f8>
 800da40:	1e7b      	subs	r3, r7, #1
 800da42:	1159      	asrs	r1, r3, #5
 800da44:	f003 021f 	and.w	r2, r3, #31
 800da48:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800da4c:	f04f 0a01 	mov.w	sl, #1
 800da50:	fa0a f202 	lsl.w	r2, sl, r2
 800da54:	420a      	tst	r2, r1
 800da56:	d009      	beq.n	800da6c <__gethex+0x1f8>
 800da58:	4553      	cmp	r3, sl
 800da5a:	dd05      	ble.n	800da68 <__gethex+0x1f4>
 800da5c:	1eb9      	subs	r1, r7, #2
 800da5e:	4620      	mov	r0, r4
 800da60:	f000 fedc 	bl	800e81c <__any_on>
 800da64:	2800      	cmp	r0, #0
 800da66:	d145      	bne.n	800daf4 <__gethex+0x280>
 800da68:	f04f 0a02 	mov.w	sl, #2
 800da6c:	4639      	mov	r1, r7
 800da6e:	4620      	mov	r0, r4
 800da70:	f7ff fe98 	bl	800d7a4 <rshift>
 800da74:	443d      	add	r5, r7
 800da76:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800da7a:	42ab      	cmp	r3, r5
 800da7c:	da4c      	bge.n	800db18 <__gethex+0x2a4>
 800da7e:	ee18 0a10 	vmov	r0, s16
 800da82:	4621      	mov	r1, r4
 800da84:	f000 fa6a 	bl	800df5c <_Bfree>
 800da88:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800da8a:	2300      	movs	r3, #0
 800da8c:	6013      	str	r3, [r2, #0]
 800da8e:	27a3      	movs	r7, #163	; 0xa3
 800da90:	e785      	b.n	800d99e <__gethex+0x12a>
 800da92:	1e73      	subs	r3, r6, #1
 800da94:	9a05      	ldr	r2, [sp, #20]
 800da96:	9303      	str	r3, [sp, #12]
 800da98:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800da9c:	4293      	cmp	r3, r2
 800da9e:	d019      	beq.n	800dad4 <__gethex+0x260>
 800daa0:	f1bb 0f20 	cmp.w	fp, #32
 800daa4:	d107      	bne.n	800dab6 <__gethex+0x242>
 800daa6:	9b02      	ldr	r3, [sp, #8]
 800daa8:	9a00      	ldr	r2, [sp, #0]
 800daaa:	f843 2b04 	str.w	r2, [r3], #4
 800daae:	9302      	str	r3, [sp, #8]
 800dab0:	2300      	movs	r3, #0
 800dab2:	9300      	str	r3, [sp, #0]
 800dab4:	469b      	mov	fp, r3
 800dab6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800daba:	f7ff fec5 	bl	800d848 <__hexdig_fun>
 800dabe:	9b00      	ldr	r3, [sp, #0]
 800dac0:	f000 000f 	and.w	r0, r0, #15
 800dac4:	fa00 f00b 	lsl.w	r0, r0, fp
 800dac8:	4303      	orrs	r3, r0
 800daca:	9300      	str	r3, [sp, #0]
 800dacc:	f10b 0b04 	add.w	fp, fp, #4
 800dad0:	9b03      	ldr	r3, [sp, #12]
 800dad2:	e00d      	b.n	800daf0 <__gethex+0x27c>
 800dad4:	9b03      	ldr	r3, [sp, #12]
 800dad6:	9a06      	ldr	r2, [sp, #24]
 800dad8:	4413      	add	r3, r2
 800dada:	42bb      	cmp	r3, r7
 800dadc:	d3e0      	bcc.n	800daa0 <__gethex+0x22c>
 800dade:	4618      	mov	r0, r3
 800dae0:	9901      	ldr	r1, [sp, #4]
 800dae2:	9307      	str	r3, [sp, #28]
 800dae4:	4652      	mov	r2, sl
 800dae6:	f001 f927 	bl	800ed38 <strncmp>
 800daea:	9b07      	ldr	r3, [sp, #28]
 800daec:	2800      	cmp	r0, #0
 800daee:	d1d7      	bne.n	800daa0 <__gethex+0x22c>
 800daf0:	461e      	mov	r6, r3
 800daf2:	e78b      	b.n	800da0c <__gethex+0x198>
 800daf4:	f04f 0a03 	mov.w	sl, #3
 800daf8:	e7b8      	b.n	800da6c <__gethex+0x1f8>
 800dafa:	da0a      	bge.n	800db12 <__gethex+0x29e>
 800dafc:	1a37      	subs	r7, r6, r0
 800dafe:	4621      	mov	r1, r4
 800db00:	ee18 0a10 	vmov	r0, s16
 800db04:	463a      	mov	r2, r7
 800db06:	f000 fc45 	bl	800e394 <__lshift>
 800db0a:	1bed      	subs	r5, r5, r7
 800db0c:	4604      	mov	r4, r0
 800db0e:	f100 0914 	add.w	r9, r0, #20
 800db12:	f04f 0a00 	mov.w	sl, #0
 800db16:	e7ae      	b.n	800da76 <__gethex+0x202>
 800db18:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800db1c:	42a8      	cmp	r0, r5
 800db1e:	dd72      	ble.n	800dc06 <__gethex+0x392>
 800db20:	1b45      	subs	r5, r0, r5
 800db22:	42ae      	cmp	r6, r5
 800db24:	dc36      	bgt.n	800db94 <__gethex+0x320>
 800db26:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800db2a:	2b02      	cmp	r3, #2
 800db2c:	d02a      	beq.n	800db84 <__gethex+0x310>
 800db2e:	2b03      	cmp	r3, #3
 800db30:	d02c      	beq.n	800db8c <__gethex+0x318>
 800db32:	2b01      	cmp	r3, #1
 800db34:	d11c      	bne.n	800db70 <__gethex+0x2fc>
 800db36:	42ae      	cmp	r6, r5
 800db38:	d11a      	bne.n	800db70 <__gethex+0x2fc>
 800db3a:	2e01      	cmp	r6, #1
 800db3c:	d112      	bne.n	800db64 <__gethex+0x2f0>
 800db3e:	9a04      	ldr	r2, [sp, #16]
 800db40:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800db44:	6013      	str	r3, [r2, #0]
 800db46:	2301      	movs	r3, #1
 800db48:	6123      	str	r3, [r4, #16]
 800db4a:	f8c9 3000 	str.w	r3, [r9]
 800db4e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800db50:	2762      	movs	r7, #98	; 0x62
 800db52:	601c      	str	r4, [r3, #0]
 800db54:	e723      	b.n	800d99e <__gethex+0x12a>
 800db56:	bf00      	nop
 800db58:	08010148 	.word	0x08010148
 800db5c:	080100d0 	.word	0x080100d0
 800db60:	080100e1 	.word	0x080100e1
 800db64:	1e71      	subs	r1, r6, #1
 800db66:	4620      	mov	r0, r4
 800db68:	f000 fe58 	bl	800e81c <__any_on>
 800db6c:	2800      	cmp	r0, #0
 800db6e:	d1e6      	bne.n	800db3e <__gethex+0x2ca>
 800db70:	ee18 0a10 	vmov	r0, s16
 800db74:	4621      	mov	r1, r4
 800db76:	f000 f9f1 	bl	800df5c <_Bfree>
 800db7a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800db7c:	2300      	movs	r3, #0
 800db7e:	6013      	str	r3, [r2, #0]
 800db80:	2750      	movs	r7, #80	; 0x50
 800db82:	e70c      	b.n	800d99e <__gethex+0x12a>
 800db84:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800db86:	2b00      	cmp	r3, #0
 800db88:	d1f2      	bne.n	800db70 <__gethex+0x2fc>
 800db8a:	e7d8      	b.n	800db3e <__gethex+0x2ca>
 800db8c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800db8e:	2b00      	cmp	r3, #0
 800db90:	d1d5      	bne.n	800db3e <__gethex+0x2ca>
 800db92:	e7ed      	b.n	800db70 <__gethex+0x2fc>
 800db94:	1e6f      	subs	r7, r5, #1
 800db96:	f1ba 0f00 	cmp.w	sl, #0
 800db9a:	d131      	bne.n	800dc00 <__gethex+0x38c>
 800db9c:	b127      	cbz	r7, 800dba8 <__gethex+0x334>
 800db9e:	4639      	mov	r1, r7
 800dba0:	4620      	mov	r0, r4
 800dba2:	f000 fe3b 	bl	800e81c <__any_on>
 800dba6:	4682      	mov	sl, r0
 800dba8:	117b      	asrs	r3, r7, #5
 800dbaa:	2101      	movs	r1, #1
 800dbac:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800dbb0:	f007 071f 	and.w	r7, r7, #31
 800dbb4:	fa01 f707 	lsl.w	r7, r1, r7
 800dbb8:	421f      	tst	r7, r3
 800dbba:	4629      	mov	r1, r5
 800dbbc:	4620      	mov	r0, r4
 800dbbe:	bf18      	it	ne
 800dbc0:	f04a 0a02 	orrne.w	sl, sl, #2
 800dbc4:	1b76      	subs	r6, r6, r5
 800dbc6:	f7ff fded 	bl	800d7a4 <rshift>
 800dbca:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800dbce:	2702      	movs	r7, #2
 800dbd0:	f1ba 0f00 	cmp.w	sl, #0
 800dbd4:	d048      	beq.n	800dc68 <__gethex+0x3f4>
 800dbd6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dbda:	2b02      	cmp	r3, #2
 800dbdc:	d015      	beq.n	800dc0a <__gethex+0x396>
 800dbde:	2b03      	cmp	r3, #3
 800dbe0:	d017      	beq.n	800dc12 <__gethex+0x39e>
 800dbe2:	2b01      	cmp	r3, #1
 800dbe4:	d109      	bne.n	800dbfa <__gethex+0x386>
 800dbe6:	f01a 0f02 	tst.w	sl, #2
 800dbea:	d006      	beq.n	800dbfa <__gethex+0x386>
 800dbec:	f8d9 0000 	ldr.w	r0, [r9]
 800dbf0:	ea4a 0a00 	orr.w	sl, sl, r0
 800dbf4:	f01a 0f01 	tst.w	sl, #1
 800dbf8:	d10e      	bne.n	800dc18 <__gethex+0x3a4>
 800dbfa:	f047 0710 	orr.w	r7, r7, #16
 800dbfe:	e033      	b.n	800dc68 <__gethex+0x3f4>
 800dc00:	f04f 0a01 	mov.w	sl, #1
 800dc04:	e7d0      	b.n	800dba8 <__gethex+0x334>
 800dc06:	2701      	movs	r7, #1
 800dc08:	e7e2      	b.n	800dbd0 <__gethex+0x35c>
 800dc0a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dc0c:	f1c3 0301 	rsb	r3, r3, #1
 800dc10:	9315      	str	r3, [sp, #84]	; 0x54
 800dc12:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d0f0      	beq.n	800dbfa <__gethex+0x386>
 800dc18:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800dc1c:	f104 0314 	add.w	r3, r4, #20
 800dc20:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800dc24:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800dc28:	f04f 0c00 	mov.w	ip, #0
 800dc2c:	4618      	mov	r0, r3
 800dc2e:	f853 2b04 	ldr.w	r2, [r3], #4
 800dc32:	f1b2 3fff 	cmp.w	r2, #4294967295
 800dc36:	d01c      	beq.n	800dc72 <__gethex+0x3fe>
 800dc38:	3201      	adds	r2, #1
 800dc3a:	6002      	str	r2, [r0, #0]
 800dc3c:	2f02      	cmp	r7, #2
 800dc3e:	f104 0314 	add.w	r3, r4, #20
 800dc42:	d13f      	bne.n	800dcc4 <__gethex+0x450>
 800dc44:	f8d8 2000 	ldr.w	r2, [r8]
 800dc48:	3a01      	subs	r2, #1
 800dc4a:	42b2      	cmp	r2, r6
 800dc4c:	d10a      	bne.n	800dc64 <__gethex+0x3f0>
 800dc4e:	1171      	asrs	r1, r6, #5
 800dc50:	2201      	movs	r2, #1
 800dc52:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800dc56:	f006 061f 	and.w	r6, r6, #31
 800dc5a:	fa02 f606 	lsl.w	r6, r2, r6
 800dc5e:	421e      	tst	r6, r3
 800dc60:	bf18      	it	ne
 800dc62:	4617      	movne	r7, r2
 800dc64:	f047 0720 	orr.w	r7, r7, #32
 800dc68:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800dc6a:	601c      	str	r4, [r3, #0]
 800dc6c:	9b04      	ldr	r3, [sp, #16]
 800dc6e:	601d      	str	r5, [r3, #0]
 800dc70:	e695      	b.n	800d99e <__gethex+0x12a>
 800dc72:	4299      	cmp	r1, r3
 800dc74:	f843 cc04 	str.w	ip, [r3, #-4]
 800dc78:	d8d8      	bhi.n	800dc2c <__gethex+0x3b8>
 800dc7a:	68a3      	ldr	r3, [r4, #8]
 800dc7c:	459b      	cmp	fp, r3
 800dc7e:	db19      	blt.n	800dcb4 <__gethex+0x440>
 800dc80:	6861      	ldr	r1, [r4, #4]
 800dc82:	ee18 0a10 	vmov	r0, s16
 800dc86:	3101      	adds	r1, #1
 800dc88:	f000 f928 	bl	800dedc <_Balloc>
 800dc8c:	4681      	mov	r9, r0
 800dc8e:	b918      	cbnz	r0, 800dc98 <__gethex+0x424>
 800dc90:	4b1a      	ldr	r3, [pc, #104]	; (800dcfc <__gethex+0x488>)
 800dc92:	4602      	mov	r2, r0
 800dc94:	2184      	movs	r1, #132	; 0x84
 800dc96:	e6a8      	b.n	800d9ea <__gethex+0x176>
 800dc98:	6922      	ldr	r2, [r4, #16]
 800dc9a:	3202      	adds	r2, #2
 800dc9c:	f104 010c 	add.w	r1, r4, #12
 800dca0:	0092      	lsls	r2, r2, #2
 800dca2:	300c      	adds	r0, #12
 800dca4:	f000 f90c 	bl	800dec0 <memcpy>
 800dca8:	4621      	mov	r1, r4
 800dcaa:	ee18 0a10 	vmov	r0, s16
 800dcae:	f000 f955 	bl	800df5c <_Bfree>
 800dcb2:	464c      	mov	r4, r9
 800dcb4:	6923      	ldr	r3, [r4, #16]
 800dcb6:	1c5a      	adds	r2, r3, #1
 800dcb8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dcbc:	6122      	str	r2, [r4, #16]
 800dcbe:	2201      	movs	r2, #1
 800dcc0:	615a      	str	r2, [r3, #20]
 800dcc2:	e7bb      	b.n	800dc3c <__gethex+0x3c8>
 800dcc4:	6922      	ldr	r2, [r4, #16]
 800dcc6:	455a      	cmp	r2, fp
 800dcc8:	dd0b      	ble.n	800dce2 <__gethex+0x46e>
 800dcca:	2101      	movs	r1, #1
 800dccc:	4620      	mov	r0, r4
 800dcce:	f7ff fd69 	bl	800d7a4 <rshift>
 800dcd2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dcd6:	3501      	adds	r5, #1
 800dcd8:	42ab      	cmp	r3, r5
 800dcda:	f6ff aed0 	blt.w	800da7e <__gethex+0x20a>
 800dcde:	2701      	movs	r7, #1
 800dce0:	e7c0      	b.n	800dc64 <__gethex+0x3f0>
 800dce2:	f016 061f 	ands.w	r6, r6, #31
 800dce6:	d0fa      	beq.n	800dcde <__gethex+0x46a>
 800dce8:	4453      	add	r3, sl
 800dcea:	f1c6 0620 	rsb	r6, r6, #32
 800dcee:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800dcf2:	f000 f9e5 	bl	800e0c0 <__hi0bits>
 800dcf6:	42b0      	cmp	r0, r6
 800dcf8:	dbe7      	blt.n	800dcca <__gethex+0x456>
 800dcfa:	e7f0      	b.n	800dcde <__gethex+0x46a>
 800dcfc:	080100d0 	.word	0x080100d0

0800dd00 <L_shift>:
 800dd00:	f1c2 0208 	rsb	r2, r2, #8
 800dd04:	0092      	lsls	r2, r2, #2
 800dd06:	b570      	push	{r4, r5, r6, lr}
 800dd08:	f1c2 0620 	rsb	r6, r2, #32
 800dd0c:	6843      	ldr	r3, [r0, #4]
 800dd0e:	6804      	ldr	r4, [r0, #0]
 800dd10:	fa03 f506 	lsl.w	r5, r3, r6
 800dd14:	432c      	orrs	r4, r5
 800dd16:	40d3      	lsrs	r3, r2
 800dd18:	6004      	str	r4, [r0, #0]
 800dd1a:	f840 3f04 	str.w	r3, [r0, #4]!
 800dd1e:	4288      	cmp	r0, r1
 800dd20:	d3f4      	bcc.n	800dd0c <L_shift+0xc>
 800dd22:	bd70      	pop	{r4, r5, r6, pc}

0800dd24 <__match>:
 800dd24:	b530      	push	{r4, r5, lr}
 800dd26:	6803      	ldr	r3, [r0, #0]
 800dd28:	3301      	adds	r3, #1
 800dd2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dd2e:	b914      	cbnz	r4, 800dd36 <__match+0x12>
 800dd30:	6003      	str	r3, [r0, #0]
 800dd32:	2001      	movs	r0, #1
 800dd34:	bd30      	pop	{r4, r5, pc}
 800dd36:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dd3a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800dd3e:	2d19      	cmp	r5, #25
 800dd40:	bf98      	it	ls
 800dd42:	3220      	addls	r2, #32
 800dd44:	42a2      	cmp	r2, r4
 800dd46:	d0f0      	beq.n	800dd2a <__match+0x6>
 800dd48:	2000      	movs	r0, #0
 800dd4a:	e7f3      	b.n	800dd34 <__match+0x10>

0800dd4c <__hexnan>:
 800dd4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd50:	680b      	ldr	r3, [r1, #0]
 800dd52:	115e      	asrs	r6, r3, #5
 800dd54:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800dd58:	f013 031f 	ands.w	r3, r3, #31
 800dd5c:	b087      	sub	sp, #28
 800dd5e:	bf18      	it	ne
 800dd60:	3604      	addne	r6, #4
 800dd62:	2500      	movs	r5, #0
 800dd64:	1f37      	subs	r7, r6, #4
 800dd66:	4690      	mov	r8, r2
 800dd68:	6802      	ldr	r2, [r0, #0]
 800dd6a:	9301      	str	r3, [sp, #4]
 800dd6c:	4682      	mov	sl, r0
 800dd6e:	f846 5c04 	str.w	r5, [r6, #-4]
 800dd72:	46b9      	mov	r9, r7
 800dd74:	463c      	mov	r4, r7
 800dd76:	9502      	str	r5, [sp, #8]
 800dd78:	46ab      	mov	fp, r5
 800dd7a:	7851      	ldrb	r1, [r2, #1]
 800dd7c:	1c53      	adds	r3, r2, #1
 800dd7e:	9303      	str	r3, [sp, #12]
 800dd80:	b341      	cbz	r1, 800ddd4 <__hexnan+0x88>
 800dd82:	4608      	mov	r0, r1
 800dd84:	9205      	str	r2, [sp, #20]
 800dd86:	9104      	str	r1, [sp, #16]
 800dd88:	f7ff fd5e 	bl	800d848 <__hexdig_fun>
 800dd8c:	2800      	cmp	r0, #0
 800dd8e:	d14f      	bne.n	800de30 <__hexnan+0xe4>
 800dd90:	9904      	ldr	r1, [sp, #16]
 800dd92:	9a05      	ldr	r2, [sp, #20]
 800dd94:	2920      	cmp	r1, #32
 800dd96:	d818      	bhi.n	800ddca <__hexnan+0x7e>
 800dd98:	9b02      	ldr	r3, [sp, #8]
 800dd9a:	459b      	cmp	fp, r3
 800dd9c:	dd13      	ble.n	800ddc6 <__hexnan+0x7a>
 800dd9e:	454c      	cmp	r4, r9
 800dda0:	d206      	bcs.n	800ddb0 <__hexnan+0x64>
 800dda2:	2d07      	cmp	r5, #7
 800dda4:	dc04      	bgt.n	800ddb0 <__hexnan+0x64>
 800dda6:	462a      	mov	r2, r5
 800dda8:	4649      	mov	r1, r9
 800ddaa:	4620      	mov	r0, r4
 800ddac:	f7ff ffa8 	bl	800dd00 <L_shift>
 800ddb0:	4544      	cmp	r4, r8
 800ddb2:	d950      	bls.n	800de56 <__hexnan+0x10a>
 800ddb4:	2300      	movs	r3, #0
 800ddb6:	f1a4 0904 	sub.w	r9, r4, #4
 800ddba:	f844 3c04 	str.w	r3, [r4, #-4]
 800ddbe:	f8cd b008 	str.w	fp, [sp, #8]
 800ddc2:	464c      	mov	r4, r9
 800ddc4:	461d      	mov	r5, r3
 800ddc6:	9a03      	ldr	r2, [sp, #12]
 800ddc8:	e7d7      	b.n	800dd7a <__hexnan+0x2e>
 800ddca:	2929      	cmp	r1, #41	; 0x29
 800ddcc:	d156      	bne.n	800de7c <__hexnan+0x130>
 800ddce:	3202      	adds	r2, #2
 800ddd0:	f8ca 2000 	str.w	r2, [sl]
 800ddd4:	f1bb 0f00 	cmp.w	fp, #0
 800ddd8:	d050      	beq.n	800de7c <__hexnan+0x130>
 800ddda:	454c      	cmp	r4, r9
 800dddc:	d206      	bcs.n	800ddec <__hexnan+0xa0>
 800ddde:	2d07      	cmp	r5, #7
 800dde0:	dc04      	bgt.n	800ddec <__hexnan+0xa0>
 800dde2:	462a      	mov	r2, r5
 800dde4:	4649      	mov	r1, r9
 800dde6:	4620      	mov	r0, r4
 800dde8:	f7ff ff8a 	bl	800dd00 <L_shift>
 800ddec:	4544      	cmp	r4, r8
 800ddee:	d934      	bls.n	800de5a <__hexnan+0x10e>
 800ddf0:	f1a8 0204 	sub.w	r2, r8, #4
 800ddf4:	4623      	mov	r3, r4
 800ddf6:	f853 1b04 	ldr.w	r1, [r3], #4
 800ddfa:	f842 1f04 	str.w	r1, [r2, #4]!
 800ddfe:	429f      	cmp	r7, r3
 800de00:	d2f9      	bcs.n	800ddf6 <__hexnan+0xaa>
 800de02:	1b3b      	subs	r3, r7, r4
 800de04:	f023 0303 	bic.w	r3, r3, #3
 800de08:	3304      	adds	r3, #4
 800de0a:	3401      	adds	r4, #1
 800de0c:	3e03      	subs	r6, #3
 800de0e:	42b4      	cmp	r4, r6
 800de10:	bf88      	it	hi
 800de12:	2304      	movhi	r3, #4
 800de14:	4443      	add	r3, r8
 800de16:	2200      	movs	r2, #0
 800de18:	f843 2b04 	str.w	r2, [r3], #4
 800de1c:	429f      	cmp	r7, r3
 800de1e:	d2fb      	bcs.n	800de18 <__hexnan+0xcc>
 800de20:	683b      	ldr	r3, [r7, #0]
 800de22:	b91b      	cbnz	r3, 800de2c <__hexnan+0xe0>
 800de24:	4547      	cmp	r7, r8
 800de26:	d127      	bne.n	800de78 <__hexnan+0x12c>
 800de28:	2301      	movs	r3, #1
 800de2a:	603b      	str	r3, [r7, #0]
 800de2c:	2005      	movs	r0, #5
 800de2e:	e026      	b.n	800de7e <__hexnan+0x132>
 800de30:	3501      	adds	r5, #1
 800de32:	2d08      	cmp	r5, #8
 800de34:	f10b 0b01 	add.w	fp, fp, #1
 800de38:	dd06      	ble.n	800de48 <__hexnan+0xfc>
 800de3a:	4544      	cmp	r4, r8
 800de3c:	d9c3      	bls.n	800ddc6 <__hexnan+0x7a>
 800de3e:	2300      	movs	r3, #0
 800de40:	f844 3c04 	str.w	r3, [r4, #-4]
 800de44:	2501      	movs	r5, #1
 800de46:	3c04      	subs	r4, #4
 800de48:	6822      	ldr	r2, [r4, #0]
 800de4a:	f000 000f 	and.w	r0, r0, #15
 800de4e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800de52:	6022      	str	r2, [r4, #0]
 800de54:	e7b7      	b.n	800ddc6 <__hexnan+0x7a>
 800de56:	2508      	movs	r5, #8
 800de58:	e7b5      	b.n	800ddc6 <__hexnan+0x7a>
 800de5a:	9b01      	ldr	r3, [sp, #4]
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d0df      	beq.n	800de20 <__hexnan+0xd4>
 800de60:	f04f 32ff 	mov.w	r2, #4294967295
 800de64:	f1c3 0320 	rsb	r3, r3, #32
 800de68:	fa22 f303 	lsr.w	r3, r2, r3
 800de6c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800de70:	401a      	ands	r2, r3
 800de72:	f846 2c04 	str.w	r2, [r6, #-4]
 800de76:	e7d3      	b.n	800de20 <__hexnan+0xd4>
 800de78:	3f04      	subs	r7, #4
 800de7a:	e7d1      	b.n	800de20 <__hexnan+0xd4>
 800de7c:	2004      	movs	r0, #4
 800de7e:	b007      	add	sp, #28
 800de80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800de84 <_localeconv_r>:
 800de84:	4800      	ldr	r0, [pc, #0]	; (800de88 <_localeconv_r+0x4>)
 800de86:	4770      	bx	lr
 800de88:	200002f4 	.word	0x200002f4

0800de8c <malloc>:
 800de8c:	4b02      	ldr	r3, [pc, #8]	; (800de98 <malloc+0xc>)
 800de8e:	4601      	mov	r1, r0
 800de90:	6818      	ldr	r0, [r3, #0]
 800de92:	f000 bd67 	b.w	800e964 <_malloc_r>
 800de96:	bf00      	nop
 800de98:	2000019c 	.word	0x2000019c

0800de9c <__ascii_mbtowc>:
 800de9c:	b082      	sub	sp, #8
 800de9e:	b901      	cbnz	r1, 800dea2 <__ascii_mbtowc+0x6>
 800dea0:	a901      	add	r1, sp, #4
 800dea2:	b142      	cbz	r2, 800deb6 <__ascii_mbtowc+0x1a>
 800dea4:	b14b      	cbz	r3, 800deba <__ascii_mbtowc+0x1e>
 800dea6:	7813      	ldrb	r3, [r2, #0]
 800dea8:	600b      	str	r3, [r1, #0]
 800deaa:	7812      	ldrb	r2, [r2, #0]
 800deac:	1e10      	subs	r0, r2, #0
 800deae:	bf18      	it	ne
 800deb0:	2001      	movne	r0, #1
 800deb2:	b002      	add	sp, #8
 800deb4:	4770      	bx	lr
 800deb6:	4610      	mov	r0, r2
 800deb8:	e7fb      	b.n	800deb2 <__ascii_mbtowc+0x16>
 800deba:	f06f 0001 	mvn.w	r0, #1
 800debe:	e7f8      	b.n	800deb2 <__ascii_mbtowc+0x16>

0800dec0 <memcpy>:
 800dec0:	440a      	add	r2, r1
 800dec2:	4291      	cmp	r1, r2
 800dec4:	f100 33ff 	add.w	r3, r0, #4294967295
 800dec8:	d100      	bne.n	800decc <memcpy+0xc>
 800deca:	4770      	bx	lr
 800decc:	b510      	push	{r4, lr}
 800dece:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ded2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ded6:	4291      	cmp	r1, r2
 800ded8:	d1f9      	bne.n	800dece <memcpy+0xe>
 800deda:	bd10      	pop	{r4, pc}

0800dedc <_Balloc>:
 800dedc:	b570      	push	{r4, r5, r6, lr}
 800dede:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800dee0:	4604      	mov	r4, r0
 800dee2:	460d      	mov	r5, r1
 800dee4:	b976      	cbnz	r6, 800df04 <_Balloc+0x28>
 800dee6:	2010      	movs	r0, #16
 800dee8:	f7ff ffd0 	bl	800de8c <malloc>
 800deec:	4602      	mov	r2, r0
 800deee:	6260      	str	r0, [r4, #36]	; 0x24
 800def0:	b920      	cbnz	r0, 800defc <_Balloc+0x20>
 800def2:	4b18      	ldr	r3, [pc, #96]	; (800df54 <_Balloc+0x78>)
 800def4:	4818      	ldr	r0, [pc, #96]	; (800df58 <_Balloc+0x7c>)
 800def6:	2166      	movs	r1, #102	; 0x66
 800def8:	f000 ff40 	bl	800ed7c <__assert_func>
 800defc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800df00:	6006      	str	r6, [r0, #0]
 800df02:	60c6      	str	r6, [r0, #12]
 800df04:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800df06:	68f3      	ldr	r3, [r6, #12]
 800df08:	b183      	cbz	r3, 800df2c <_Balloc+0x50>
 800df0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800df0c:	68db      	ldr	r3, [r3, #12]
 800df0e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800df12:	b9b8      	cbnz	r0, 800df44 <_Balloc+0x68>
 800df14:	2101      	movs	r1, #1
 800df16:	fa01 f605 	lsl.w	r6, r1, r5
 800df1a:	1d72      	adds	r2, r6, #5
 800df1c:	0092      	lsls	r2, r2, #2
 800df1e:	4620      	mov	r0, r4
 800df20:	f000 fc9d 	bl	800e85e <_calloc_r>
 800df24:	b160      	cbz	r0, 800df40 <_Balloc+0x64>
 800df26:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800df2a:	e00e      	b.n	800df4a <_Balloc+0x6e>
 800df2c:	2221      	movs	r2, #33	; 0x21
 800df2e:	2104      	movs	r1, #4
 800df30:	4620      	mov	r0, r4
 800df32:	f000 fc94 	bl	800e85e <_calloc_r>
 800df36:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800df38:	60f0      	str	r0, [r6, #12]
 800df3a:	68db      	ldr	r3, [r3, #12]
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	d1e4      	bne.n	800df0a <_Balloc+0x2e>
 800df40:	2000      	movs	r0, #0
 800df42:	bd70      	pop	{r4, r5, r6, pc}
 800df44:	6802      	ldr	r2, [r0, #0]
 800df46:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800df4a:	2300      	movs	r3, #0
 800df4c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800df50:	e7f7      	b.n	800df42 <_Balloc+0x66>
 800df52:	bf00      	nop
 800df54:	0801005e 	.word	0x0801005e
 800df58:	0801015c 	.word	0x0801015c

0800df5c <_Bfree>:
 800df5c:	b570      	push	{r4, r5, r6, lr}
 800df5e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800df60:	4605      	mov	r5, r0
 800df62:	460c      	mov	r4, r1
 800df64:	b976      	cbnz	r6, 800df84 <_Bfree+0x28>
 800df66:	2010      	movs	r0, #16
 800df68:	f7ff ff90 	bl	800de8c <malloc>
 800df6c:	4602      	mov	r2, r0
 800df6e:	6268      	str	r0, [r5, #36]	; 0x24
 800df70:	b920      	cbnz	r0, 800df7c <_Bfree+0x20>
 800df72:	4b09      	ldr	r3, [pc, #36]	; (800df98 <_Bfree+0x3c>)
 800df74:	4809      	ldr	r0, [pc, #36]	; (800df9c <_Bfree+0x40>)
 800df76:	218a      	movs	r1, #138	; 0x8a
 800df78:	f000 ff00 	bl	800ed7c <__assert_func>
 800df7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800df80:	6006      	str	r6, [r0, #0]
 800df82:	60c6      	str	r6, [r0, #12]
 800df84:	b13c      	cbz	r4, 800df96 <_Bfree+0x3a>
 800df86:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800df88:	6862      	ldr	r2, [r4, #4]
 800df8a:	68db      	ldr	r3, [r3, #12]
 800df8c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800df90:	6021      	str	r1, [r4, #0]
 800df92:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800df96:	bd70      	pop	{r4, r5, r6, pc}
 800df98:	0801005e 	.word	0x0801005e
 800df9c:	0801015c 	.word	0x0801015c

0800dfa0 <__multadd>:
 800dfa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dfa4:	690d      	ldr	r5, [r1, #16]
 800dfa6:	4607      	mov	r7, r0
 800dfa8:	460c      	mov	r4, r1
 800dfaa:	461e      	mov	r6, r3
 800dfac:	f101 0c14 	add.w	ip, r1, #20
 800dfb0:	2000      	movs	r0, #0
 800dfb2:	f8dc 3000 	ldr.w	r3, [ip]
 800dfb6:	b299      	uxth	r1, r3
 800dfb8:	fb02 6101 	mla	r1, r2, r1, r6
 800dfbc:	0c1e      	lsrs	r6, r3, #16
 800dfbe:	0c0b      	lsrs	r3, r1, #16
 800dfc0:	fb02 3306 	mla	r3, r2, r6, r3
 800dfc4:	b289      	uxth	r1, r1
 800dfc6:	3001      	adds	r0, #1
 800dfc8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800dfcc:	4285      	cmp	r5, r0
 800dfce:	f84c 1b04 	str.w	r1, [ip], #4
 800dfd2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800dfd6:	dcec      	bgt.n	800dfb2 <__multadd+0x12>
 800dfd8:	b30e      	cbz	r6, 800e01e <__multadd+0x7e>
 800dfda:	68a3      	ldr	r3, [r4, #8]
 800dfdc:	42ab      	cmp	r3, r5
 800dfde:	dc19      	bgt.n	800e014 <__multadd+0x74>
 800dfe0:	6861      	ldr	r1, [r4, #4]
 800dfe2:	4638      	mov	r0, r7
 800dfe4:	3101      	adds	r1, #1
 800dfe6:	f7ff ff79 	bl	800dedc <_Balloc>
 800dfea:	4680      	mov	r8, r0
 800dfec:	b928      	cbnz	r0, 800dffa <__multadd+0x5a>
 800dfee:	4602      	mov	r2, r0
 800dff0:	4b0c      	ldr	r3, [pc, #48]	; (800e024 <__multadd+0x84>)
 800dff2:	480d      	ldr	r0, [pc, #52]	; (800e028 <__multadd+0x88>)
 800dff4:	21b5      	movs	r1, #181	; 0xb5
 800dff6:	f000 fec1 	bl	800ed7c <__assert_func>
 800dffa:	6922      	ldr	r2, [r4, #16]
 800dffc:	3202      	adds	r2, #2
 800dffe:	f104 010c 	add.w	r1, r4, #12
 800e002:	0092      	lsls	r2, r2, #2
 800e004:	300c      	adds	r0, #12
 800e006:	f7ff ff5b 	bl	800dec0 <memcpy>
 800e00a:	4621      	mov	r1, r4
 800e00c:	4638      	mov	r0, r7
 800e00e:	f7ff ffa5 	bl	800df5c <_Bfree>
 800e012:	4644      	mov	r4, r8
 800e014:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e018:	3501      	adds	r5, #1
 800e01a:	615e      	str	r6, [r3, #20]
 800e01c:	6125      	str	r5, [r4, #16]
 800e01e:	4620      	mov	r0, r4
 800e020:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e024:	080100d0 	.word	0x080100d0
 800e028:	0801015c 	.word	0x0801015c

0800e02c <__s2b>:
 800e02c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e030:	460c      	mov	r4, r1
 800e032:	4615      	mov	r5, r2
 800e034:	461f      	mov	r7, r3
 800e036:	2209      	movs	r2, #9
 800e038:	3308      	adds	r3, #8
 800e03a:	4606      	mov	r6, r0
 800e03c:	fb93 f3f2 	sdiv	r3, r3, r2
 800e040:	2100      	movs	r1, #0
 800e042:	2201      	movs	r2, #1
 800e044:	429a      	cmp	r2, r3
 800e046:	db09      	blt.n	800e05c <__s2b+0x30>
 800e048:	4630      	mov	r0, r6
 800e04a:	f7ff ff47 	bl	800dedc <_Balloc>
 800e04e:	b940      	cbnz	r0, 800e062 <__s2b+0x36>
 800e050:	4602      	mov	r2, r0
 800e052:	4b19      	ldr	r3, [pc, #100]	; (800e0b8 <__s2b+0x8c>)
 800e054:	4819      	ldr	r0, [pc, #100]	; (800e0bc <__s2b+0x90>)
 800e056:	21ce      	movs	r1, #206	; 0xce
 800e058:	f000 fe90 	bl	800ed7c <__assert_func>
 800e05c:	0052      	lsls	r2, r2, #1
 800e05e:	3101      	adds	r1, #1
 800e060:	e7f0      	b.n	800e044 <__s2b+0x18>
 800e062:	9b08      	ldr	r3, [sp, #32]
 800e064:	6143      	str	r3, [r0, #20]
 800e066:	2d09      	cmp	r5, #9
 800e068:	f04f 0301 	mov.w	r3, #1
 800e06c:	6103      	str	r3, [r0, #16]
 800e06e:	dd16      	ble.n	800e09e <__s2b+0x72>
 800e070:	f104 0909 	add.w	r9, r4, #9
 800e074:	46c8      	mov	r8, r9
 800e076:	442c      	add	r4, r5
 800e078:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e07c:	4601      	mov	r1, r0
 800e07e:	3b30      	subs	r3, #48	; 0x30
 800e080:	220a      	movs	r2, #10
 800e082:	4630      	mov	r0, r6
 800e084:	f7ff ff8c 	bl	800dfa0 <__multadd>
 800e088:	45a0      	cmp	r8, r4
 800e08a:	d1f5      	bne.n	800e078 <__s2b+0x4c>
 800e08c:	f1a5 0408 	sub.w	r4, r5, #8
 800e090:	444c      	add	r4, r9
 800e092:	1b2d      	subs	r5, r5, r4
 800e094:	1963      	adds	r3, r4, r5
 800e096:	42bb      	cmp	r3, r7
 800e098:	db04      	blt.n	800e0a4 <__s2b+0x78>
 800e09a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e09e:	340a      	adds	r4, #10
 800e0a0:	2509      	movs	r5, #9
 800e0a2:	e7f6      	b.n	800e092 <__s2b+0x66>
 800e0a4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e0a8:	4601      	mov	r1, r0
 800e0aa:	3b30      	subs	r3, #48	; 0x30
 800e0ac:	220a      	movs	r2, #10
 800e0ae:	4630      	mov	r0, r6
 800e0b0:	f7ff ff76 	bl	800dfa0 <__multadd>
 800e0b4:	e7ee      	b.n	800e094 <__s2b+0x68>
 800e0b6:	bf00      	nop
 800e0b8:	080100d0 	.word	0x080100d0
 800e0bc:	0801015c 	.word	0x0801015c

0800e0c0 <__hi0bits>:
 800e0c0:	0c03      	lsrs	r3, r0, #16
 800e0c2:	041b      	lsls	r3, r3, #16
 800e0c4:	b9d3      	cbnz	r3, 800e0fc <__hi0bits+0x3c>
 800e0c6:	0400      	lsls	r0, r0, #16
 800e0c8:	2310      	movs	r3, #16
 800e0ca:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e0ce:	bf04      	itt	eq
 800e0d0:	0200      	lsleq	r0, r0, #8
 800e0d2:	3308      	addeq	r3, #8
 800e0d4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e0d8:	bf04      	itt	eq
 800e0da:	0100      	lsleq	r0, r0, #4
 800e0dc:	3304      	addeq	r3, #4
 800e0de:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e0e2:	bf04      	itt	eq
 800e0e4:	0080      	lsleq	r0, r0, #2
 800e0e6:	3302      	addeq	r3, #2
 800e0e8:	2800      	cmp	r0, #0
 800e0ea:	db05      	blt.n	800e0f8 <__hi0bits+0x38>
 800e0ec:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e0f0:	f103 0301 	add.w	r3, r3, #1
 800e0f4:	bf08      	it	eq
 800e0f6:	2320      	moveq	r3, #32
 800e0f8:	4618      	mov	r0, r3
 800e0fa:	4770      	bx	lr
 800e0fc:	2300      	movs	r3, #0
 800e0fe:	e7e4      	b.n	800e0ca <__hi0bits+0xa>

0800e100 <__lo0bits>:
 800e100:	6803      	ldr	r3, [r0, #0]
 800e102:	f013 0207 	ands.w	r2, r3, #7
 800e106:	4601      	mov	r1, r0
 800e108:	d00b      	beq.n	800e122 <__lo0bits+0x22>
 800e10a:	07da      	lsls	r2, r3, #31
 800e10c:	d423      	bmi.n	800e156 <__lo0bits+0x56>
 800e10e:	0798      	lsls	r0, r3, #30
 800e110:	bf49      	itett	mi
 800e112:	085b      	lsrmi	r3, r3, #1
 800e114:	089b      	lsrpl	r3, r3, #2
 800e116:	2001      	movmi	r0, #1
 800e118:	600b      	strmi	r3, [r1, #0]
 800e11a:	bf5c      	itt	pl
 800e11c:	600b      	strpl	r3, [r1, #0]
 800e11e:	2002      	movpl	r0, #2
 800e120:	4770      	bx	lr
 800e122:	b298      	uxth	r0, r3
 800e124:	b9a8      	cbnz	r0, 800e152 <__lo0bits+0x52>
 800e126:	0c1b      	lsrs	r3, r3, #16
 800e128:	2010      	movs	r0, #16
 800e12a:	b2da      	uxtb	r2, r3
 800e12c:	b90a      	cbnz	r2, 800e132 <__lo0bits+0x32>
 800e12e:	3008      	adds	r0, #8
 800e130:	0a1b      	lsrs	r3, r3, #8
 800e132:	071a      	lsls	r2, r3, #28
 800e134:	bf04      	itt	eq
 800e136:	091b      	lsreq	r3, r3, #4
 800e138:	3004      	addeq	r0, #4
 800e13a:	079a      	lsls	r2, r3, #30
 800e13c:	bf04      	itt	eq
 800e13e:	089b      	lsreq	r3, r3, #2
 800e140:	3002      	addeq	r0, #2
 800e142:	07da      	lsls	r2, r3, #31
 800e144:	d403      	bmi.n	800e14e <__lo0bits+0x4e>
 800e146:	085b      	lsrs	r3, r3, #1
 800e148:	f100 0001 	add.w	r0, r0, #1
 800e14c:	d005      	beq.n	800e15a <__lo0bits+0x5a>
 800e14e:	600b      	str	r3, [r1, #0]
 800e150:	4770      	bx	lr
 800e152:	4610      	mov	r0, r2
 800e154:	e7e9      	b.n	800e12a <__lo0bits+0x2a>
 800e156:	2000      	movs	r0, #0
 800e158:	4770      	bx	lr
 800e15a:	2020      	movs	r0, #32
 800e15c:	4770      	bx	lr
	...

0800e160 <__i2b>:
 800e160:	b510      	push	{r4, lr}
 800e162:	460c      	mov	r4, r1
 800e164:	2101      	movs	r1, #1
 800e166:	f7ff feb9 	bl	800dedc <_Balloc>
 800e16a:	4602      	mov	r2, r0
 800e16c:	b928      	cbnz	r0, 800e17a <__i2b+0x1a>
 800e16e:	4b05      	ldr	r3, [pc, #20]	; (800e184 <__i2b+0x24>)
 800e170:	4805      	ldr	r0, [pc, #20]	; (800e188 <__i2b+0x28>)
 800e172:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e176:	f000 fe01 	bl	800ed7c <__assert_func>
 800e17a:	2301      	movs	r3, #1
 800e17c:	6144      	str	r4, [r0, #20]
 800e17e:	6103      	str	r3, [r0, #16]
 800e180:	bd10      	pop	{r4, pc}
 800e182:	bf00      	nop
 800e184:	080100d0 	.word	0x080100d0
 800e188:	0801015c 	.word	0x0801015c

0800e18c <__multiply>:
 800e18c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e190:	4691      	mov	r9, r2
 800e192:	690a      	ldr	r2, [r1, #16]
 800e194:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e198:	429a      	cmp	r2, r3
 800e19a:	bfb8      	it	lt
 800e19c:	460b      	movlt	r3, r1
 800e19e:	460c      	mov	r4, r1
 800e1a0:	bfbc      	itt	lt
 800e1a2:	464c      	movlt	r4, r9
 800e1a4:	4699      	movlt	r9, r3
 800e1a6:	6927      	ldr	r7, [r4, #16]
 800e1a8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e1ac:	68a3      	ldr	r3, [r4, #8]
 800e1ae:	6861      	ldr	r1, [r4, #4]
 800e1b0:	eb07 060a 	add.w	r6, r7, sl
 800e1b4:	42b3      	cmp	r3, r6
 800e1b6:	b085      	sub	sp, #20
 800e1b8:	bfb8      	it	lt
 800e1ba:	3101      	addlt	r1, #1
 800e1bc:	f7ff fe8e 	bl	800dedc <_Balloc>
 800e1c0:	b930      	cbnz	r0, 800e1d0 <__multiply+0x44>
 800e1c2:	4602      	mov	r2, r0
 800e1c4:	4b44      	ldr	r3, [pc, #272]	; (800e2d8 <__multiply+0x14c>)
 800e1c6:	4845      	ldr	r0, [pc, #276]	; (800e2dc <__multiply+0x150>)
 800e1c8:	f240 115d 	movw	r1, #349	; 0x15d
 800e1cc:	f000 fdd6 	bl	800ed7c <__assert_func>
 800e1d0:	f100 0514 	add.w	r5, r0, #20
 800e1d4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e1d8:	462b      	mov	r3, r5
 800e1da:	2200      	movs	r2, #0
 800e1dc:	4543      	cmp	r3, r8
 800e1de:	d321      	bcc.n	800e224 <__multiply+0x98>
 800e1e0:	f104 0314 	add.w	r3, r4, #20
 800e1e4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e1e8:	f109 0314 	add.w	r3, r9, #20
 800e1ec:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e1f0:	9202      	str	r2, [sp, #8]
 800e1f2:	1b3a      	subs	r2, r7, r4
 800e1f4:	3a15      	subs	r2, #21
 800e1f6:	f022 0203 	bic.w	r2, r2, #3
 800e1fa:	3204      	adds	r2, #4
 800e1fc:	f104 0115 	add.w	r1, r4, #21
 800e200:	428f      	cmp	r7, r1
 800e202:	bf38      	it	cc
 800e204:	2204      	movcc	r2, #4
 800e206:	9201      	str	r2, [sp, #4]
 800e208:	9a02      	ldr	r2, [sp, #8]
 800e20a:	9303      	str	r3, [sp, #12]
 800e20c:	429a      	cmp	r2, r3
 800e20e:	d80c      	bhi.n	800e22a <__multiply+0x9e>
 800e210:	2e00      	cmp	r6, #0
 800e212:	dd03      	ble.n	800e21c <__multiply+0x90>
 800e214:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e218:	2b00      	cmp	r3, #0
 800e21a:	d05a      	beq.n	800e2d2 <__multiply+0x146>
 800e21c:	6106      	str	r6, [r0, #16]
 800e21e:	b005      	add	sp, #20
 800e220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e224:	f843 2b04 	str.w	r2, [r3], #4
 800e228:	e7d8      	b.n	800e1dc <__multiply+0x50>
 800e22a:	f8b3 a000 	ldrh.w	sl, [r3]
 800e22e:	f1ba 0f00 	cmp.w	sl, #0
 800e232:	d024      	beq.n	800e27e <__multiply+0xf2>
 800e234:	f104 0e14 	add.w	lr, r4, #20
 800e238:	46a9      	mov	r9, r5
 800e23a:	f04f 0c00 	mov.w	ip, #0
 800e23e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e242:	f8d9 1000 	ldr.w	r1, [r9]
 800e246:	fa1f fb82 	uxth.w	fp, r2
 800e24a:	b289      	uxth	r1, r1
 800e24c:	fb0a 110b 	mla	r1, sl, fp, r1
 800e250:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e254:	f8d9 2000 	ldr.w	r2, [r9]
 800e258:	4461      	add	r1, ip
 800e25a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e25e:	fb0a c20b 	mla	r2, sl, fp, ip
 800e262:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e266:	b289      	uxth	r1, r1
 800e268:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e26c:	4577      	cmp	r7, lr
 800e26e:	f849 1b04 	str.w	r1, [r9], #4
 800e272:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e276:	d8e2      	bhi.n	800e23e <__multiply+0xb2>
 800e278:	9a01      	ldr	r2, [sp, #4]
 800e27a:	f845 c002 	str.w	ip, [r5, r2]
 800e27e:	9a03      	ldr	r2, [sp, #12]
 800e280:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e284:	3304      	adds	r3, #4
 800e286:	f1b9 0f00 	cmp.w	r9, #0
 800e28a:	d020      	beq.n	800e2ce <__multiply+0x142>
 800e28c:	6829      	ldr	r1, [r5, #0]
 800e28e:	f104 0c14 	add.w	ip, r4, #20
 800e292:	46ae      	mov	lr, r5
 800e294:	f04f 0a00 	mov.w	sl, #0
 800e298:	f8bc b000 	ldrh.w	fp, [ip]
 800e29c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e2a0:	fb09 220b 	mla	r2, r9, fp, r2
 800e2a4:	4492      	add	sl, r2
 800e2a6:	b289      	uxth	r1, r1
 800e2a8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800e2ac:	f84e 1b04 	str.w	r1, [lr], #4
 800e2b0:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e2b4:	f8be 1000 	ldrh.w	r1, [lr]
 800e2b8:	0c12      	lsrs	r2, r2, #16
 800e2ba:	fb09 1102 	mla	r1, r9, r2, r1
 800e2be:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800e2c2:	4567      	cmp	r7, ip
 800e2c4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e2c8:	d8e6      	bhi.n	800e298 <__multiply+0x10c>
 800e2ca:	9a01      	ldr	r2, [sp, #4]
 800e2cc:	50a9      	str	r1, [r5, r2]
 800e2ce:	3504      	adds	r5, #4
 800e2d0:	e79a      	b.n	800e208 <__multiply+0x7c>
 800e2d2:	3e01      	subs	r6, #1
 800e2d4:	e79c      	b.n	800e210 <__multiply+0x84>
 800e2d6:	bf00      	nop
 800e2d8:	080100d0 	.word	0x080100d0
 800e2dc:	0801015c 	.word	0x0801015c

0800e2e0 <__pow5mult>:
 800e2e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e2e4:	4615      	mov	r5, r2
 800e2e6:	f012 0203 	ands.w	r2, r2, #3
 800e2ea:	4606      	mov	r6, r0
 800e2ec:	460f      	mov	r7, r1
 800e2ee:	d007      	beq.n	800e300 <__pow5mult+0x20>
 800e2f0:	4c25      	ldr	r4, [pc, #148]	; (800e388 <__pow5mult+0xa8>)
 800e2f2:	3a01      	subs	r2, #1
 800e2f4:	2300      	movs	r3, #0
 800e2f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e2fa:	f7ff fe51 	bl	800dfa0 <__multadd>
 800e2fe:	4607      	mov	r7, r0
 800e300:	10ad      	asrs	r5, r5, #2
 800e302:	d03d      	beq.n	800e380 <__pow5mult+0xa0>
 800e304:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e306:	b97c      	cbnz	r4, 800e328 <__pow5mult+0x48>
 800e308:	2010      	movs	r0, #16
 800e30a:	f7ff fdbf 	bl	800de8c <malloc>
 800e30e:	4602      	mov	r2, r0
 800e310:	6270      	str	r0, [r6, #36]	; 0x24
 800e312:	b928      	cbnz	r0, 800e320 <__pow5mult+0x40>
 800e314:	4b1d      	ldr	r3, [pc, #116]	; (800e38c <__pow5mult+0xac>)
 800e316:	481e      	ldr	r0, [pc, #120]	; (800e390 <__pow5mult+0xb0>)
 800e318:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e31c:	f000 fd2e 	bl	800ed7c <__assert_func>
 800e320:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e324:	6004      	str	r4, [r0, #0]
 800e326:	60c4      	str	r4, [r0, #12]
 800e328:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e32c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e330:	b94c      	cbnz	r4, 800e346 <__pow5mult+0x66>
 800e332:	f240 2171 	movw	r1, #625	; 0x271
 800e336:	4630      	mov	r0, r6
 800e338:	f7ff ff12 	bl	800e160 <__i2b>
 800e33c:	2300      	movs	r3, #0
 800e33e:	f8c8 0008 	str.w	r0, [r8, #8]
 800e342:	4604      	mov	r4, r0
 800e344:	6003      	str	r3, [r0, #0]
 800e346:	f04f 0900 	mov.w	r9, #0
 800e34a:	07eb      	lsls	r3, r5, #31
 800e34c:	d50a      	bpl.n	800e364 <__pow5mult+0x84>
 800e34e:	4639      	mov	r1, r7
 800e350:	4622      	mov	r2, r4
 800e352:	4630      	mov	r0, r6
 800e354:	f7ff ff1a 	bl	800e18c <__multiply>
 800e358:	4639      	mov	r1, r7
 800e35a:	4680      	mov	r8, r0
 800e35c:	4630      	mov	r0, r6
 800e35e:	f7ff fdfd 	bl	800df5c <_Bfree>
 800e362:	4647      	mov	r7, r8
 800e364:	106d      	asrs	r5, r5, #1
 800e366:	d00b      	beq.n	800e380 <__pow5mult+0xa0>
 800e368:	6820      	ldr	r0, [r4, #0]
 800e36a:	b938      	cbnz	r0, 800e37c <__pow5mult+0x9c>
 800e36c:	4622      	mov	r2, r4
 800e36e:	4621      	mov	r1, r4
 800e370:	4630      	mov	r0, r6
 800e372:	f7ff ff0b 	bl	800e18c <__multiply>
 800e376:	6020      	str	r0, [r4, #0]
 800e378:	f8c0 9000 	str.w	r9, [r0]
 800e37c:	4604      	mov	r4, r0
 800e37e:	e7e4      	b.n	800e34a <__pow5mult+0x6a>
 800e380:	4638      	mov	r0, r7
 800e382:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e386:	bf00      	nop
 800e388:	080102a8 	.word	0x080102a8
 800e38c:	0801005e 	.word	0x0801005e
 800e390:	0801015c 	.word	0x0801015c

0800e394 <__lshift>:
 800e394:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e398:	460c      	mov	r4, r1
 800e39a:	6849      	ldr	r1, [r1, #4]
 800e39c:	6923      	ldr	r3, [r4, #16]
 800e39e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e3a2:	68a3      	ldr	r3, [r4, #8]
 800e3a4:	4607      	mov	r7, r0
 800e3a6:	4691      	mov	r9, r2
 800e3a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e3ac:	f108 0601 	add.w	r6, r8, #1
 800e3b0:	42b3      	cmp	r3, r6
 800e3b2:	db0b      	blt.n	800e3cc <__lshift+0x38>
 800e3b4:	4638      	mov	r0, r7
 800e3b6:	f7ff fd91 	bl	800dedc <_Balloc>
 800e3ba:	4605      	mov	r5, r0
 800e3bc:	b948      	cbnz	r0, 800e3d2 <__lshift+0x3e>
 800e3be:	4602      	mov	r2, r0
 800e3c0:	4b2a      	ldr	r3, [pc, #168]	; (800e46c <__lshift+0xd8>)
 800e3c2:	482b      	ldr	r0, [pc, #172]	; (800e470 <__lshift+0xdc>)
 800e3c4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e3c8:	f000 fcd8 	bl	800ed7c <__assert_func>
 800e3cc:	3101      	adds	r1, #1
 800e3ce:	005b      	lsls	r3, r3, #1
 800e3d0:	e7ee      	b.n	800e3b0 <__lshift+0x1c>
 800e3d2:	2300      	movs	r3, #0
 800e3d4:	f100 0114 	add.w	r1, r0, #20
 800e3d8:	f100 0210 	add.w	r2, r0, #16
 800e3dc:	4618      	mov	r0, r3
 800e3de:	4553      	cmp	r3, sl
 800e3e0:	db37      	blt.n	800e452 <__lshift+0xbe>
 800e3e2:	6920      	ldr	r0, [r4, #16]
 800e3e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e3e8:	f104 0314 	add.w	r3, r4, #20
 800e3ec:	f019 091f 	ands.w	r9, r9, #31
 800e3f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e3f4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e3f8:	d02f      	beq.n	800e45a <__lshift+0xc6>
 800e3fa:	f1c9 0e20 	rsb	lr, r9, #32
 800e3fe:	468a      	mov	sl, r1
 800e400:	f04f 0c00 	mov.w	ip, #0
 800e404:	681a      	ldr	r2, [r3, #0]
 800e406:	fa02 f209 	lsl.w	r2, r2, r9
 800e40a:	ea42 020c 	orr.w	r2, r2, ip
 800e40e:	f84a 2b04 	str.w	r2, [sl], #4
 800e412:	f853 2b04 	ldr.w	r2, [r3], #4
 800e416:	4298      	cmp	r0, r3
 800e418:	fa22 fc0e 	lsr.w	ip, r2, lr
 800e41c:	d8f2      	bhi.n	800e404 <__lshift+0x70>
 800e41e:	1b03      	subs	r3, r0, r4
 800e420:	3b15      	subs	r3, #21
 800e422:	f023 0303 	bic.w	r3, r3, #3
 800e426:	3304      	adds	r3, #4
 800e428:	f104 0215 	add.w	r2, r4, #21
 800e42c:	4290      	cmp	r0, r2
 800e42e:	bf38      	it	cc
 800e430:	2304      	movcc	r3, #4
 800e432:	f841 c003 	str.w	ip, [r1, r3]
 800e436:	f1bc 0f00 	cmp.w	ip, #0
 800e43a:	d001      	beq.n	800e440 <__lshift+0xac>
 800e43c:	f108 0602 	add.w	r6, r8, #2
 800e440:	3e01      	subs	r6, #1
 800e442:	4638      	mov	r0, r7
 800e444:	612e      	str	r6, [r5, #16]
 800e446:	4621      	mov	r1, r4
 800e448:	f7ff fd88 	bl	800df5c <_Bfree>
 800e44c:	4628      	mov	r0, r5
 800e44e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e452:	f842 0f04 	str.w	r0, [r2, #4]!
 800e456:	3301      	adds	r3, #1
 800e458:	e7c1      	b.n	800e3de <__lshift+0x4a>
 800e45a:	3904      	subs	r1, #4
 800e45c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e460:	f841 2f04 	str.w	r2, [r1, #4]!
 800e464:	4298      	cmp	r0, r3
 800e466:	d8f9      	bhi.n	800e45c <__lshift+0xc8>
 800e468:	e7ea      	b.n	800e440 <__lshift+0xac>
 800e46a:	bf00      	nop
 800e46c:	080100d0 	.word	0x080100d0
 800e470:	0801015c 	.word	0x0801015c

0800e474 <__mcmp>:
 800e474:	b530      	push	{r4, r5, lr}
 800e476:	6902      	ldr	r2, [r0, #16]
 800e478:	690c      	ldr	r4, [r1, #16]
 800e47a:	1b12      	subs	r2, r2, r4
 800e47c:	d10e      	bne.n	800e49c <__mcmp+0x28>
 800e47e:	f100 0314 	add.w	r3, r0, #20
 800e482:	3114      	adds	r1, #20
 800e484:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e488:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e48c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e490:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e494:	42a5      	cmp	r5, r4
 800e496:	d003      	beq.n	800e4a0 <__mcmp+0x2c>
 800e498:	d305      	bcc.n	800e4a6 <__mcmp+0x32>
 800e49a:	2201      	movs	r2, #1
 800e49c:	4610      	mov	r0, r2
 800e49e:	bd30      	pop	{r4, r5, pc}
 800e4a0:	4283      	cmp	r3, r0
 800e4a2:	d3f3      	bcc.n	800e48c <__mcmp+0x18>
 800e4a4:	e7fa      	b.n	800e49c <__mcmp+0x28>
 800e4a6:	f04f 32ff 	mov.w	r2, #4294967295
 800e4aa:	e7f7      	b.n	800e49c <__mcmp+0x28>

0800e4ac <__mdiff>:
 800e4ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4b0:	460c      	mov	r4, r1
 800e4b2:	4606      	mov	r6, r0
 800e4b4:	4611      	mov	r1, r2
 800e4b6:	4620      	mov	r0, r4
 800e4b8:	4690      	mov	r8, r2
 800e4ba:	f7ff ffdb 	bl	800e474 <__mcmp>
 800e4be:	1e05      	subs	r5, r0, #0
 800e4c0:	d110      	bne.n	800e4e4 <__mdiff+0x38>
 800e4c2:	4629      	mov	r1, r5
 800e4c4:	4630      	mov	r0, r6
 800e4c6:	f7ff fd09 	bl	800dedc <_Balloc>
 800e4ca:	b930      	cbnz	r0, 800e4da <__mdiff+0x2e>
 800e4cc:	4b3a      	ldr	r3, [pc, #232]	; (800e5b8 <__mdiff+0x10c>)
 800e4ce:	4602      	mov	r2, r0
 800e4d0:	f240 2132 	movw	r1, #562	; 0x232
 800e4d4:	4839      	ldr	r0, [pc, #228]	; (800e5bc <__mdiff+0x110>)
 800e4d6:	f000 fc51 	bl	800ed7c <__assert_func>
 800e4da:	2301      	movs	r3, #1
 800e4dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e4e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4e4:	bfa4      	itt	ge
 800e4e6:	4643      	movge	r3, r8
 800e4e8:	46a0      	movge	r8, r4
 800e4ea:	4630      	mov	r0, r6
 800e4ec:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e4f0:	bfa6      	itte	ge
 800e4f2:	461c      	movge	r4, r3
 800e4f4:	2500      	movge	r5, #0
 800e4f6:	2501      	movlt	r5, #1
 800e4f8:	f7ff fcf0 	bl	800dedc <_Balloc>
 800e4fc:	b920      	cbnz	r0, 800e508 <__mdiff+0x5c>
 800e4fe:	4b2e      	ldr	r3, [pc, #184]	; (800e5b8 <__mdiff+0x10c>)
 800e500:	4602      	mov	r2, r0
 800e502:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e506:	e7e5      	b.n	800e4d4 <__mdiff+0x28>
 800e508:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e50c:	6926      	ldr	r6, [r4, #16]
 800e50e:	60c5      	str	r5, [r0, #12]
 800e510:	f104 0914 	add.w	r9, r4, #20
 800e514:	f108 0514 	add.w	r5, r8, #20
 800e518:	f100 0e14 	add.w	lr, r0, #20
 800e51c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800e520:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e524:	f108 0210 	add.w	r2, r8, #16
 800e528:	46f2      	mov	sl, lr
 800e52a:	2100      	movs	r1, #0
 800e52c:	f859 3b04 	ldr.w	r3, [r9], #4
 800e530:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e534:	fa1f f883 	uxth.w	r8, r3
 800e538:	fa11 f18b 	uxtah	r1, r1, fp
 800e53c:	0c1b      	lsrs	r3, r3, #16
 800e53e:	eba1 0808 	sub.w	r8, r1, r8
 800e542:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e546:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e54a:	fa1f f888 	uxth.w	r8, r8
 800e54e:	1419      	asrs	r1, r3, #16
 800e550:	454e      	cmp	r6, r9
 800e552:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e556:	f84a 3b04 	str.w	r3, [sl], #4
 800e55a:	d8e7      	bhi.n	800e52c <__mdiff+0x80>
 800e55c:	1b33      	subs	r3, r6, r4
 800e55e:	3b15      	subs	r3, #21
 800e560:	f023 0303 	bic.w	r3, r3, #3
 800e564:	3304      	adds	r3, #4
 800e566:	3415      	adds	r4, #21
 800e568:	42a6      	cmp	r6, r4
 800e56a:	bf38      	it	cc
 800e56c:	2304      	movcc	r3, #4
 800e56e:	441d      	add	r5, r3
 800e570:	4473      	add	r3, lr
 800e572:	469e      	mov	lr, r3
 800e574:	462e      	mov	r6, r5
 800e576:	4566      	cmp	r6, ip
 800e578:	d30e      	bcc.n	800e598 <__mdiff+0xec>
 800e57a:	f10c 0203 	add.w	r2, ip, #3
 800e57e:	1b52      	subs	r2, r2, r5
 800e580:	f022 0203 	bic.w	r2, r2, #3
 800e584:	3d03      	subs	r5, #3
 800e586:	45ac      	cmp	ip, r5
 800e588:	bf38      	it	cc
 800e58a:	2200      	movcc	r2, #0
 800e58c:	441a      	add	r2, r3
 800e58e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800e592:	b17b      	cbz	r3, 800e5b4 <__mdiff+0x108>
 800e594:	6107      	str	r7, [r0, #16]
 800e596:	e7a3      	b.n	800e4e0 <__mdiff+0x34>
 800e598:	f856 8b04 	ldr.w	r8, [r6], #4
 800e59c:	fa11 f288 	uxtah	r2, r1, r8
 800e5a0:	1414      	asrs	r4, r2, #16
 800e5a2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e5a6:	b292      	uxth	r2, r2
 800e5a8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800e5ac:	f84e 2b04 	str.w	r2, [lr], #4
 800e5b0:	1421      	asrs	r1, r4, #16
 800e5b2:	e7e0      	b.n	800e576 <__mdiff+0xca>
 800e5b4:	3f01      	subs	r7, #1
 800e5b6:	e7ea      	b.n	800e58e <__mdiff+0xe2>
 800e5b8:	080100d0 	.word	0x080100d0
 800e5bc:	0801015c 	.word	0x0801015c

0800e5c0 <__ulp>:
 800e5c0:	b082      	sub	sp, #8
 800e5c2:	ed8d 0b00 	vstr	d0, [sp]
 800e5c6:	9b01      	ldr	r3, [sp, #4]
 800e5c8:	4912      	ldr	r1, [pc, #72]	; (800e614 <__ulp+0x54>)
 800e5ca:	4019      	ands	r1, r3
 800e5cc:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800e5d0:	2900      	cmp	r1, #0
 800e5d2:	dd05      	ble.n	800e5e0 <__ulp+0x20>
 800e5d4:	2200      	movs	r2, #0
 800e5d6:	460b      	mov	r3, r1
 800e5d8:	ec43 2b10 	vmov	d0, r2, r3
 800e5dc:	b002      	add	sp, #8
 800e5de:	4770      	bx	lr
 800e5e0:	4249      	negs	r1, r1
 800e5e2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800e5e6:	ea4f 5021 	mov.w	r0, r1, asr #20
 800e5ea:	f04f 0200 	mov.w	r2, #0
 800e5ee:	f04f 0300 	mov.w	r3, #0
 800e5f2:	da04      	bge.n	800e5fe <__ulp+0x3e>
 800e5f4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800e5f8:	fa41 f300 	asr.w	r3, r1, r0
 800e5fc:	e7ec      	b.n	800e5d8 <__ulp+0x18>
 800e5fe:	f1a0 0114 	sub.w	r1, r0, #20
 800e602:	291e      	cmp	r1, #30
 800e604:	bfda      	itte	le
 800e606:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800e60a:	fa20 f101 	lsrle.w	r1, r0, r1
 800e60e:	2101      	movgt	r1, #1
 800e610:	460a      	mov	r2, r1
 800e612:	e7e1      	b.n	800e5d8 <__ulp+0x18>
 800e614:	7ff00000 	.word	0x7ff00000

0800e618 <__b2d>:
 800e618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e61a:	6905      	ldr	r5, [r0, #16]
 800e61c:	f100 0714 	add.w	r7, r0, #20
 800e620:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800e624:	1f2e      	subs	r6, r5, #4
 800e626:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800e62a:	4620      	mov	r0, r4
 800e62c:	f7ff fd48 	bl	800e0c0 <__hi0bits>
 800e630:	f1c0 0320 	rsb	r3, r0, #32
 800e634:	280a      	cmp	r0, #10
 800e636:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800e6b4 <__b2d+0x9c>
 800e63a:	600b      	str	r3, [r1, #0]
 800e63c:	dc14      	bgt.n	800e668 <__b2d+0x50>
 800e63e:	f1c0 0e0b 	rsb	lr, r0, #11
 800e642:	fa24 f10e 	lsr.w	r1, r4, lr
 800e646:	42b7      	cmp	r7, r6
 800e648:	ea41 030c 	orr.w	r3, r1, ip
 800e64c:	bf34      	ite	cc
 800e64e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e652:	2100      	movcs	r1, #0
 800e654:	3015      	adds	r0, #21
 800e656:	fa04 f000 	lsl.w	r0, r4, r0
 800e65a:	fa21 f10e 	lsr.w	r1, r1, lr
 800e65e:	ea40 0201 	orr.w	r2, r0, r1
 800e662:	ec43 2b10 	vmov	d0, r2, r3
 800e666:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e668:	42b7      	cmp	r7, r6
 800e66a:	bf3a      	itte	cc
 800e66c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e670:	f1a5 0608 	subcc.w	r6, r5, #8
 800e674:	2100      	movcs	r1, #0
 800e676:	380b      	subs	r0, #11
 800e678:	d017      	beq.n	800e6aa <__b2d+0x92>
 800e67a:	f1c0 0c20 	rsb	ip, r0, #32
 800e67e:	fa04 f500 	lsl.w	r5, r4, r0
 800e682:	42be      	cmp	r6, r7
 800e684:	fa21 f40c 	lsr.w	r4, r1, ip
 800e688:	ea45 0504 	orr.w	r5, r5, r4
 800e68c:	bf8c      	ite	hi
 800e68e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800e692:	2400      	movls	r4, #0
 800e694:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800e698:	fa01 f000 	lsl.w	r0, r1, r0
 800e69c:	fa24 f40c 	lsr.w	r4, r4, ip
 800e6a0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800e6a4:	ea40 0204 	orr.w	r2, r0, r4
 800e6a8:	e7db      	b.n	800e662 <__b2d+0x4a>
 800e6aa:	ea44 030c 	orr.w	r3, r4, ip
 800e6ae:	460a      	mov	r2, r1
 800e6b0:	e7d7      	b.n	800e662 <__b2d+0x4a>
 800e6b2:	bf00      	nop
 800e6b4:	3ff00000 	.word	0x3ff00000

0800e6b8 <__d2b>:
 800e6b8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e6bc:	4689      	mov	r9, r1
 800e6be:	2101      	movs	r1, #1
 800e6c0:	ec57 6b10 	vmov	r6, r7, d0
 800e6c4:	4690      	mov	r8, r2
 800e6c6:	f7ff fc09 	bl	800dedc <_Balloc>
 800e6ca:	4604      	mov	r4, r0
 800e6cc:	b930      	cbnz	r0, 800e6dc <__d2b+0x24>
 800e6ce:	4602      	mov	r2, r0
 800e6d0:	4b25      	ldr	r3, [pc, #148]	; (800e768 <__d2b+0xb0>)
 800e6d2:	4826      	ldr	r0, [pc, #152]	; (800e76c <__d2b+0xb4>)
 800e6d4:	f240 310a 	movw	r1, #778	; 0x30a
 800e6d8:	f000 fb50 	bl	800ed7c <__assert_func>
 800e6dc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800e6e0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e6e4:	bb35      	cbnz	r5, 800e734 <__d2b+0x7c>
 800e6e6:	2e00      	cmp	r6, #0
 800e6e8:	9301      	str	r3, [sp, #4]
 800e6ea:	d028      	beq.n	800e73e <__d2b+0x86>
 800e6ec:	4668      	mov	r0, sp
 800e6ee:	9600      	str	r6, [sp, #0]
 800e6f0:	f7ff fd06 	bl	800e100 <__lo0bits>
 800e6f4:	9900      	ldr	r1, [sp, #0]
 800e6f6:	b300      	cbz	r0, 800e73a <__d2b+0x82>
 800e6f8:	9a01      	ldr	r2, [sp, #4]
 800e6fa:	f1c0 0320 	rsb	r3, r0, #32
 800e6fe:	fa02 f303 	lsl.w	r3, r2, r3
 800e702:	430b      	orrs	r3, r1
 800e704:	40c2      	lsrs	r2, r0
 800e706:	6163      	str	r3, [r4, #20]
 800e708:	9201      	str	r2, [sp, #4]
 800e70a:	9b01      	ldr	r3, [sp, #4]
 800e70c:	61a3      	str	r3, [r4, #24]
 800e70e:	2b00      	cmp	r3, #0
 800e710:	bf14      	ite	ne
 800e712:	2202      	movne	r2, #2
 800e714:	2201      	moveq	r2, #1
 800e716:	6122      	str	r2, [r4, #16]
 800e718:	b1d5      	cbz	r5, 800e750 <__d2b+0x98>
 800e71a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e71e:	4405      	add	r5, r0
 800e720:	f8c9 5000 	str.w	r5, [r9]
 800e724:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e728:	f8c8 0000 	str.w	r0, [r8]
 800e72c:	4620      	mov	r0, r4
 800e72e:	b003      	add	sp, #12
 800e730:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e734:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e738:	e7d5      	b.n	800e6e6 <__d2b+0x2e>
 800e73a:	6161      	str	r1, [r4, #20]
 800e73c:	e7e5      	b.n	800e70a <__d2b+0x52>
 800e73e:	a801      	add	r0, sp, #4
 800e740:	f7ff fcde 	bl	800e100 <__lo0bits>
 800e744:	9b01      	ldr	r3, [sp, #4]
 800e746:	6163      	str	r3, [r4, #20]
 800e748:	2201      	movs	r2, #1
 800e74a:	6122      	str	r2, [r4, #16]
 800e74c:	3020      	adds	r0, #32
 800e74e:	e7e3      	b.n	800e718 <__d2b+0x60>
 800e750:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e754:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e758:	f8c9 0000 	str.w	r0, [r9]
 800e75c:	6918      	ldr	r0, [r3, #16]
 800e75e:	f7ff fcaf 	bl	800e0c0 <__hi0bits>
 800e762:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e766:	e7df      	b.n	800e728 <__d2b+0x70>
 800e768:	080100d0 	.word	0x080100d0
 800e76c:	0801015c 	.word	0x0801015c

0800e770 <__ratio>:
 800e770:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e774:	4688      	mov	r8, r1
 800e776:	4669      	mov	r1, sp
 800e778:	4681      	mov	r9, r0
 800e77a:	f7ff ff4d 	bl	800e618 <__b2d>
 800e77e:	a901      	add	r1, sp, #4
 800e780:	4640      	mov	r0, r8
 800e782:	ec55 4b10 	vmov	r4, r5, d0
 800e786:	f7ff ff47 	bl	800e618 <__b2d>
 800e78a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e78e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800e792:	eba3 0c02 	sub.w	ip, r3, r2
 800e796:	e9dd 3200 	ldrd	r3, r2, [sp]
 800e79a:	1a9b      	subs	r3, r3, r2
 800e79c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800e7a0:	ec51 0b10 	vmov	r0, r1, d0
 800e7a4:	2b00      	cmp	r3, #0
 800e7a6:	bfd6      	itet	le
 800e7a8:	460a      	movle	r2, r1
 800e7aa:	462a      	movgt	r2, r5
 800e7ac:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e7b0:	468b      	mov	fp, r1
 800e7b2:	462f      	mov	r7, r5
 800e7b4:	bfd4      	ite	le
 800e7b6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800e7ba:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800e7be:	4620      	mov	r0, r4
 800e7c0:	ee10 2a10 	vmov	r2, s0
 800e7c4:	465b      	mov	r3, fp
 800e7c6:	4639      	mov	r1, r7
 800e7c8:	f7f2 f840 	bl	800084c <__aeabi_ddiv>
 800e7cc:	ec41 0b10 	vmov	d0, r0, r1
 800e7d0:	b003      	add	sp, #12
 800e7d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e7d6 <__copybits>:
 800e7d6:	3901      	subs	r1, #1
 800e7d8:	b570      	push	{r4, r5, r6, lr}
 800e7da:	1149      	asrs	r1, r1, #5
 800e7dc:	6914      	ldr	r4, [r2, #16]
 800e7de:	3101      	adds	r1, #1
 800e7e0:	f102 0314 	add.w	r3, r2, #20
 800e7e4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e7e8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e7ec:	1f05      	subs	r5, r0, #4
 800e7ee:	42a3      	cmp	r3, r4
 800e7f0:	d30c      	bcc.n	800e80c <__copybits+0x36>
 800e7f2:	1aa3      	subs	r3, r4, r2
 800e7f4:	3b11      	subs	r3, #17
 800e7f6:	f023 0303 	bic.w	r3, r3, #3
 800e7fa:	3211      	adds	r2, #17
 800e7fc:	42a2      	cmp	r2, r4
 800e7fe:	bf88      	it	hi
 800e800:	2300      	movhi	r3, #0
 800e802:	4418      	add	r0, r3
 800e804:	2300      	movs	r3, #0
 800e806:	4288      	cmp	r0, r1
 800e808:	d305      	bcc.n	800e816 <__copybits+0x40>
 800e80a:	bd70      	pop	{r4, r5, r6, pc}
 800e80c:	f853 6b04 	ldr.w	r6, [r3], #4
 800e810:	f845 6f04 	str.w	r6, [r5, #4]!
 800e814:	e7eb      	b.n	800e7ee <__copybits+0x18>
 800e816:	f840 3b04 	str.w	r3, [r0], #4
 800e81a:	e7f4      	b.n	800e806 <__copybits+0x30>

0800e81c <__any_on>:
 800e81c:	f100 0214 	add.w	r2, r0, #20
 800e820:	6900      	ldr	r0, [r0, #16]
 800e822:	114b      	asrs	r3, r1, #5
 800e824:	4298      	cmp	r0, r3
 800e826:	b510      	push	{r4, lr}
 800e828:	db11      	blt.n	800e84e <__any_on+0x32>
 800e82a:	dd0a      	ble.n	800e842 <__any_on+0x26>
 800e82c:	f011 011f 	ands.w	r1, r1, #31
 800e830:	d007      	beq.n	800e842 <__any_on+0x26>
 800e832:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e836:	fa24 f001 	lsr.w	r0, r4, r1
 800e83a:	fa00 f101 	lsl.w	r1, r0, r1
 800e83e:	428c      	cmp	r4, r1
 800e840:	d10b      	bne.n	800e85a <__any_on+0x3e>
 800e842:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e846:	4293      	cmp	r3, r2
 800e848:	d803      	bhi.n	800e852 <__any_on+0x36>
 800e84a:	2000      	movs	r0, #0
 800e84c:	bd10      	pop	{r4, pc}
 800e84e:	4603      	mov	r3, r0
 800e850:	e7f7      	b.n	800e842 <__any_on+0x26>
 800e852:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e856:	2900      	cmp	r1, #0
 800e858:	d0f5      	beq.n	800e846 <__any_on+0x2a>
 800e85a:	2001      	movs	r0, #1
 800e85c:	e7f6      	b.n	800e84c <__any_on+0x30>

0800e85e <_calloc_r>:
 800e85e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e860:	fba1 2402 	umull	r2, r4, r1, r2
 800e864:	b94c      	cbnz	r4, 800e87a <_calloc_r+0x1c>
 800e866:	4611      	mov	r1, r2
 800e868:	9201      	str	r2, [sp, #4]
 800e86a:	f000 f87b 	bl	800e964 <_malloc_r>
 800e86e:	9a01      	ldr	r2, [sp, #4]
 800e870:	4605      	mov	r5, r0
 800e872:	b930      	cbnz	r0, 800e882 <_calloc_r+0x24>
 800e874:	4628      	mov	r0, r5
 800e876:	b003      	add	sp, #12
 800e878:	bd30      	pop	{r4, r5, pc}
 800e87a:	220c      	movs	r2, #12
 800e87c:	6002      	str	r2, [r0, #0]
 800e87e:	2500      	movs	r5, #0
 800e880:	e7f8      	b.n	800e874 <_calloc_r+0x16>
 800e882:	4621      	mov	r1, r4
 800e884:	f7fc fbbe 	bl	800b004 <memset>
 800e888:	e7f4      	b.n	800e874 <_calloc_r+0x16>
	...

0800e88c <_free_r>:
 800e88c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e88e:	2900      	cmp	r1, #0
 800e890:	d044      	beq.n	800e91c <_free_r+0x90>
 800e892:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e896:	9001      	str	r0, [sp, #4]
 800e898:	2b00      	cmp	r3, #0
 800e89a:	f1a1 0404 	sub.w	r4, r1, #4
 800e89e:	bfb8      	it	lt
 800e8a0:	18e4      	addlt	r4, r4, r3
 800e8a2:	f000 fab5 	bl	800ee10 <__malloc_lock>
 800e8a6:	4a1e      	ldr	r2, [pc, #120]	; (800e920 <_free_r+0x94>)
 800e8a8:	9801      	ldr	r0, [sp, #4]
 800e8aa:	6813      	ldr	r3, [r2, #0]
 800e8ac:	b933      	cbnz	r3, 800e8bc <_free_r+0x30>
 800e8ae:	6063      	str	r3, [r4, #4]
 800e8b0:	6014      	str	r4, [r2, #0]
 800e8b2:	b003      	add	sp, #12
 800e8b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e8b8:	f000 bab0 	b.w	800ee1c <__malloc_unlock>
 800e8bc:	42a3      	cmp	r3, r4
 800e8be:	d908      	bls.n	800e8d2 <_free_r+0x46>
 800e8c0:	6825      	ldr	r5, [r4, #0]
 800e8c2:	1961      	adds	r1, r4, r5
 800e8c4:	428b      	cmp	r3, r1
 800e8c6:	bf01      	itttt	eq
 800e8c8:	6819      	ldreq	r1, [r3, #0]
 800e8ca:	685b      	ldreq	r3, [r3, #4]
 800e8cc:	1949      	addeq	r1, r1, r5
 800e8ce:	6021      	streq	r1, [r4, #0]
 800e8d0:	e7ed      	b.n	800e8ae <_free_r+0x22>
 800e8d2:	461a      	mov	r2, r3
 800e8d4:	685b      	ldr	r3, [r3, #4]
 800e8d6:	b10b      	cbz	r3, 800e8dc <_free_r+0x50>
 800e8d8:	42a3      	cmp	r3, r4
 800e8da:	d9fa      	bls.n	800e8d2 <_free_r+0x46>
 800e8dc:	6811      	ldr	r1, [r2, #0]
 800e8de:	1855      	adds	r5, r2, r1
 800e8e0:	42a5      	cmp	r5, r4
 800e8e2:	d10b      	bne.n	800e8fc <_free_r+0x70>
 800e8e4:	6824      	ldr	r4, [r4, #0]
 800e8e6:	4421      	add	r1, r4
 800e8e8:	1854      	adds	r4, r2, r1
 800e8ea:	42a3      	cmp	r3, r4
 800e8ec:	6011      	str	r1, [r2, #0]
 800e8ee:	d1e0      	bne.n	800e8b2 <_free_r+0x26>
 800e8f0:	681c      	ldr	r4, [r3, #0]
 800e8f2:	685b      	ldr	r3, [r3, #4]
 800e8f4:	6053      	str	r3, [r2, #4]
 800e8f6:	4421      	add	r1, r4
 800e8f8:	6011      	str	r1, [r2, #0]
 800e8fa:	e7da      	b.n	800e8b2 <_free_r+0x26>
 800e8fc:	d902      	bls.n	800e904 <_free_r+0x78>
 800e8fe:	230c      	movs	r3, #12
 800e900:	6003      	str	r3, [r0, #0]
 800e902:	e7d6      	b.n	800e8b2 <_free_r+0x26>
 800e904:	6825      	ldr	r5, [r4, #0]
 800e906:	1961      	adds	r1, r4, r5
 800e908:	428b      	cmp	r3, r1
 800e90a:	bf04      	itt	eq
 800e90c:	6819      	ldreq	r1, [r3, #0]
 800e90e:	685b      	ldreq	r3, [r3, #4]
 800e910:	6063      	str	r3, [r4, #4]
 800e912:	bf04      	itt	eq
 800e914:	1949      	addeq	r1, r1, r5
 800e916:	6021      	streq	r1, [r4, #0]
 800e918:	6054      	str	r4, [r2, #4]
 800e91a:	e7ca      	b.n	800e8b2 <_free_r+0x26>
 800e91c:	b003      	add	sp, #12
 800e91e:	bd30      	pop	{r4, r5, pc}
 800e920:	20000ab4 	.word	0x20000ab4

0800e924 <sbrk_aligned>:
 800e924:	b570      	push	{r4, r5, r6, lr}
 800e926:	4e0e      	ldr	r6, [pc, #56]	; (800e960 <sbrk_aligned+0x3c>)
 800e928:	460c      	mov	r4, r1
 800e92a:	6831      	ldr	r1, [r6, #0]
 800e92c:	4605      	mov	r5, r0
 800e92e:	b911      	cbnz	r1, 800e936 <sbrk_aligned+0x12>
 800e930:	f000 f9f2 	bl	800ed18 <_sbrk_r>
 800e934:	6030      	str	r0, [r6, #0]
 800e936:	4621      	mov	r1, r4
 800e938:	4628      	mov	r0, r5
 800e93a:	f000 f9ed 	bl	800ed18 <_sbrk_r>
 800e93e:	1c43      	adds	r3, r0, #1
 800e940:	d00a      	beq.n	800e958 <sbrk_aligned+0x34>
 800e942:	1cc4      	adds	r4, r0, #3
 800e944:	f024 0403 	bic.w	r4, r4, #3
 800e948:	42a0      	cmp	r0, r4
 800e94a:	d007      	beq.n	800e95c <sbrk_aligned+0x38>
 800e94c:	1a21      	subs	r1, r4, r0
 800e94e:	4628      	mov	r0, r5
 800e950:	f000 f9e2 	bl	800ed18 <_sbrk_r>
 800e954:	3001      	adds	r0, #1
 800e956:	d101      	bne.n	800e95c <sbrk_aligned+0x38>
 800e958:	f04f 34ff 	mov.w	r4, #4294967295
 800e95c:	4620      	mov	r0, r4
 800e95e:	bd70      	pop	{r4, r5, r6, pc}
 800e960:	20000ab8 	.word	0x20000ab8

0800e964 <_malloc_r>:
 800e964:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e968:	1ccd      	adds	r5, r1, #3
 800e96a:	f025 0503 	bic.w	r5, r5, #3
 800e96e:	3508      	adds	r5, #8
 800e970:	2d0c      	cmp	r5, #12
 800e972:	bf38      	it	cc
 800e974:	250c      	movcc	r5, #12
 800e976:	2d00      	cmp	r5, #0
 800e978:	4607      	mov	r7, r0
 800e97a:	db01      	blt.n	800e980 <_malloc_r+0x1c>
 800e97c:	42a9      	cmp	r1, r5
 800e97e:	d905      	bls.n	800e98c <_malloc_r+0x28>
 800e980:	230c      	movs	r3, #12
 800e982:	603b      	str	r3, [r7, #0]
 800e984:	2600      	movs	r6, #0
 800e986:	4630      	mov	r0, r6
 800e988:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e98c:	4e2e      	ldr	r6, [pc, #184]	; (800ea48 <_malloc_r+0xe4>)
 800e98e:	f000 fa3f 	bl	800ee10 <__malloc_lock>
 800e992:	6833      	ldr	r3, [r6, #0]
 800e994:	461c      	mov	r4, r3
 800e996:	bb34      	cbnz	r4, 800e9e6 <_malloc_r+0x82>
 800e998:	4629      	mov	r1, r5
 800e99a:	4638      	mov	r0, r7
 800e99c:	f7ff ffc2 	bl	800e924 <sbrk_aligned>
 800e9a0:	1c43      	adds	r3, r0, #1
 800e9a2:	4604      	mov	r4, r0
 800e9a4:	d14d      	bne.n	800ea42 <_malloc_r+0xde>
 800e9a6:	6834      	ldr	r4, [r6, #0]
 800e9a8:	4626      	mov	r6, r4
 800e9aa:	2e00      	cmp	r6, #0
 800e9ac:	d140      	bne.n	800ea30 <_malloc_r+0xcc>
 800e9ae:	6823      	ldr	r3, [r4, #0]
 800e9b0:	4631      	mov	r1, r6
 800e9b2:	4638      	mov	r0, r7
 800e9b4:	eb04 0803 	add.w	r8, r4, r3
 800e9b8:	f000 f9ae 	bl	800ed18 <_sbrk_r>
 800e9bc:	4580      	cmp	r8, r0
 800e9be:	d13a      	bne.n	800ea36 <_malloc_r+0xd2>
 800e9c0:	6821      	ldr	r1, [r4, #0]
 800e9c2:	3503      	adds	r5, #3
 800e9c4:	1a6d      	subs	r5, r5, r1
 800e9c6:	f025 0503 	bic.w	r5, r5, #3
 800e9ca:	3508      	adds	r5, #8
 800e9cc:	2d0c      	cmp	r5, #12
 800e9ce:	bf38      	it	cc
 800e9d0:	250c      	movcc	r5, #12
 800e9d2:	4629      	mov	r1, r5
 800e9d4:	4638      	mov	r0, r7
 800e9d6:	f7ff ffa5 	bl	800e924 <sbrk_aligned>
 800e9da:	3001      	adds	r0, #1
 800e9dc:	d02b      	beq.n	800ea36 <_malloc_r+0xd2>
 800e9de:	6823      	ldr	r3, [r4, #0]
 800e9e0:	442b      	add	r3, r5
 800e9e2:	6023      	str	r3, [r4, #0]
 800e9e4:	e00e      	b.n	800ea04 <_malloc_r+0xa0>
 800e9e6:	6822      	ldr	r2, [r4, #0]
 800e9e8:	1b52      	subs	r2, r2, r5
 800e9ea:	d41e      	bmi.n	800ea2a <_malloc_r+0xc6>
 800e9ec:	2a0b      	cmp	r2, #11
 800e9ee:	d916      	bls.n	800ea1e <_malloc_r+0xba>
 800e9f0:	1961      	adds	r1, r4, r5
 800e9f2:	42a3      	cmp	r3, r4
 800e9f4:	6025      	str	r5, [r4, #0]
 800e9f6:	bf18      	it	ne
 800e9f8:	6059      	strne	r1, [r3, #4]
 800e9fa:	6863      	ldr	r3, [r4, #4]
 800e9fc:	bf08      	it	eq
 800e9fe:	6031      	streq	r1, [r6, #0]
 800ea00:	5162      	str	r2, [r4, r5]
 800ea02:	604b      	str	r3, [r1, #4]
 800ea04:	4638      	mov	r0, r7
 800ea06:	f104 060b 	add.w	r6, r4, #11
 800ea0a:	f000 fa07 	bl	800ee1c <__malloc_unlock>
 800ea0e:	f026 0607 	bic.w	r6, r6, #7
 800ea12:	1d23      	adds	r3, r4, #4
 800ea14:	1af2      	subs	r2, r6, r3
 800ea16:	d0b6      	beq.n	800e986 <_malloc_r+0x22>
 800ea18:	1b9b      	subs	r3, r3, r6
 800ea1a:	50a3      	str	r3, [r4, r2]
 800ea1c:	e7b3      	b.n	800e986 <_malloc_r+0x22>
 800ea1e:	6862      	ldr	r2, [r4, #4]
 800ea20:	42a3      	cmp	r3, r4
 800ea22:	bf0c      	ite	eq
 800ea24:	6032      	streq	r2, [r6, #0]
 800ea26:	605a      	strne	r2, [r3, #4]
 800ea28:	e7ec      	b.n	800ea04 <_malloc_r+0xa0>
 800ea2a:	4623      	mov	r3, r4
 800ea2c:	6864      	ldr	r4, [r4, #4]
 800ea2e:	e7b2      	b.n	800e996 <_malloc_r+0x32>
 800ea30:	4634      	mov	r4, r6
 800ea32:	6876      	ldr	r6, [r6, #4]
 800ea34:	e7b9      	b.n	800e9aa <_malloc_r+0x46>
 800ea36:	230c      	movs	r3, #12
 800ea38:	603b      	str	r3, [r7, #0]
 800ea3a:	4638      	mov	r0, r7
 800ea3c:	f000 f9ee 	bl	800ee1c <__malloc_unlock>
 800ea40:	e7a1      	b.n	800e986 <_malloc_r+0x22>
 800ea42:	6025      	str	r5, [r4, #0]
 800ea44:	e7de      	b.n	800ea04 <_malloc_r+0xa0>
 800ea46:	bf00      	nop
 800ea48:	20000ab4 	.word	0x20000ab4

0800ea4c <__ssputs_r>:
 800ea4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ea50:	688e      	ldr	r6, [r1, #8]
 800ea52:	429e      	cmp	r6, r3
 800ea54:	4682      	mov	sl, r0
 800ea56:	460c      	mov	r4, r1
 800ea58:	4690      	mov	r8, r2
 800ea5a:	461f      	mov	r7, r3
 800ea5c:	d838      	bhi.n	800ead0 <__ssputs_r+0x84>
 800ea5e:	898a      	ldrh	r2, [r1, #12]
 800ea60:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ea64:	d032      	beq.n	800eacc <__ssputs_r+0x80>
 800ea66:	6825      	ldr	r5, [r4, #0]
 800ea68:	6909      	ldr	r1, [r1, #16]
 800ea6a:	eba5 0901 	sub.w	r9, r5, r1
 800ea6e:	6965      	ldr	r5, [r4, #20]
 800ea70:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ea74:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ea78:	3301      	adds	r3, #1
 800ea7a:	444b      	add	r3, r9
 800ea7c:	106d      	asrs	r5, r5, #1
 800ea7e:	429d      	cmp	r5, r3
 800ea80:	bf38      	it	cc
 800ea82:	461d      	movcc	r5, r3
 800ea84:	0553      	lsls	r3, r2, #21
 800ea86:	d531      	bpl.n	800eaec <__ssputs_r+0xa0>
 800ea88:	4629      	mov	r1, r5
 800ea8a:	f7ff ff6b 	bl	800e964 <_malloc_r>
 800ea8e:	4606      	mov	r6, r0
 800ea90:	b950      	cbnz	r0, 800eaa8 <__ssputs_r+0x5c>
 800ea92:	230c      	movs	r3, #12
 800ea94:	f8ca 3000 	str.w	r3, [sl]
 800ea98:	89a3      	ldrh	r3, [r4, #12]
 800ea9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ea9e:	81a3      	strh	r3, [r4, #12]
 800eaa0:	f04f 30ff 	mov.w	r0, #4294967295
 800eaa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eaa8:	6921      	ldr	r1, [r4, #16]
 800eaaa:	464a      	mov	r2, r9
 800eaac:	f7ff fa08 	bl	800dec0 <memcpy>
 800eab0:	89a3      	ldrh	r3, [r4, #12]
 800eab2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800eab6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eaba:	81a3      	strh	r3, [r4, #12]
 800eabc:	6126      	str	r6, [r4, #16]
 800eabe:	6165      	str	r5, [r4, #20]
 800eac0:	444e      	add	r6, r9
 800eac2:	eba5 0509 	sub.w	r5, r5, r9
 800eac6:	6026      	str	r6, [r4, #0]
 800eac8:	60a5      	str	r5, [r4, #8]
 800eaca:	463e      	mov	r6, r7
 800eacc:	42be      	cmp	r6, r7
 800eace:	d900      	bls.n	800ead2 <__ssputs_r+0x86>
 800ead0:	463e      	mov	r6, r7
 800ead2:	6820      	ldr	r0, [r4, #0]
 800ead4:	4632      	mov	r2, r6
 800ead6:	4641      	mov	r1, r8
 800ead8:	f000 f980 	bl	800eddc <memmove>
 800eadc:	68a3      	ldr	r3, [r4, #8]
 800eade:	1b9b      	subs	r3, r3, r6
 800eae0:	60a3      	str	r3, [r4, #8]
 800eae2:	6823      	ldr	r3, [r4, #0]
 800eae4:	4433      	add	r3, r6
 800eae6:	6023      	str	r3, [r4, #0]
 800eae8:	2000      	movs	r0, #0
 800eaea:	e7db      	b.n	800eaa4 <__ssputs_r+0x58>
 800eaec:	462a      	mov	r2, r5
 800eaee:	f000 f99b 	bl	800ee28 <_realloc_r>
 800eaf2:	4606      	mov	r6, r0
 800eaf4:	2800      	cmp	r0, #0
 800eaf6:	d1e1      	bne.n	800eabc <__ssputs_r+0x70>
 800eaf8:	6921      	ldr	r1, [r4, #16]
 800eafa:	4650      	mov	r0, sl
 800eafc:	f7ff fec6 	bl	800e88c <_free_r>
 800eb00:	e7c7      	b.n	800ea92 <__ssputs_r+0x46>
	...

0800eb04 <_svfiprintf_r>:
 800eb04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb08:	4698      	mov	r8, r3
 800eb0a:	898b      	ldrh	r3, [r1, #12]
 800eb0c:	061b      	lsls	r3, r3, #24
 800eb0e:	b09d      	sub	sp, #116	; 0x74
 800eb10:	4607      	mov	r7, r0
 800eb12:	460d      	mov	r5, r1
 800eb14:	4614      	mov	r4, r2
 800eb16:	d50e      	bpl.n	800eb36 <_svfiprintf_r+0x32>
 800eb18:	690b      	ldr	r3, [r1, #16]
 800eb1a:	b963      	cbnz	r3, 800eb36 <_svfiprintf_r+0x32>
 800eb1c:	2140      	movs	r1, #64	; 0x40
 800eb1e:	f7ff ff21 	bl	800e964 <_malloc_r>
 800eb22:	6028      	str	r0, [r5, #0]
 800eb24:	6128      	str	r0, [r5, #16]
 800eb26:	b920      	cbnz	r0, 800eb32 <_svfiprintf_r+0x2e>
 800eb28:	230c      	movs	r3, #12
 800eb2a:	603b      	str	r3, [r7, #0]
 800eb2c:	f04f 30ff 	mov.w	r0, #4294967295
 800eb30:	e0d1      	b.n	800ecd6 <_svfiprintf_r+0x1d2>
 800eb32:	2340      	movs	r3, #64	; 0x40
 800eb34:	616b      	str	r3, [r5, #20]
 800eb36:	2300      	movs	r3, #0
 800eb38:	9309      	str	r3, [sp, #36]	; 0x24
 800eb3a:	2320      	movs	r3, #32
 800eb3c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800eb40:	f8cd 800c 	str.w	r8, [sp, #12]
 800eb44:	2330      	movs	r3, #48	; 0x30
 800eb46:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ecf0 <_svfiprintf_r+0x1ec>
 800eb4a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800eb4e:	f04f 0901 	mov.w	r9, #1
 800eb52:	4623      	mov	r3, r4
 800eb54:	469a      	mov	sl, r3
 800eb56:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eb5a:	b10a      	cbz	r2, 800eb60 <_svfiprintf_r+0x5c>
 800eb5c:	2a25      	cmp	r2, #37	; 0x25
 800eb5e:	d1f9      	bne.n	800eb54 <_svfiprintf_r+0x50>
 800eb60:	ebba 0b04 	subs.w	fp, sl, r4
 800eb64:	d00b      	beq.n	800eb7e <_svfiprintf_r+0x7a>
 800eb66:	465b      	mov	r3, fp
 800eb68:	4622      	mov	r2, r4
 800eb6a:	4629      	mov	r1, r5
 800eb6c:	4638      	mov	r0, r7
 800eb6e:	f7ff ff6d 	bl	800ea4c <__ssputs_r>
 800eb72:	3001      	adds	r0, #1
 800eb74:	f000 80aa 	beq.w	800eccc <_svfiprintf_r+0x1c8>
 800eb78:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800eb7a:	445a      	add	r2, fp
 800eb7c:	9209      	str	r2, [sp, #36]	; 0x24
 800eb7e:	f89a 3000 	ldrb.w	r3, [sl]
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	f000 80a2 	beq.w	800eccc <_svfiprintf_r+0x1c8>
 800eb88:	2300      	movs	r3, #0
 800eb8a:	f04f 32ff 	mov.w	r2, #4294967295
 800eb8e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eb92:	f10a 0a01 	add.w	sl, sl, #1
 800eb96:	9304      	str	r3, [sp, #16]
 800eb98:	9307      	str	r3, [sp, #28]
 800eb9a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800eb9e:	931a      	str	r3, [sp, #104]	; 0x68
 800eba0:	4654      	mov	r4, sl
 800eba2:	2205      	movs	r2, #5
 800eba4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eba8:	4851      	ldr	r0, [pc, #324]	; (800ecf0 <_svfiprintf_r+0x1ec>)
 800ebaa:	f7f1 fb19 	bl	80001e0 <memchr>
 800ebae:	9a04      	ldr	r2, [sp, #16]
 800ebb0:	b9d8      	cbnz	r0, 800ebea <_svfiprintf_r+0xe6>
 800ebb2:	06d0      	lsls	r0, r2, #27
 800ebb4:	bf44      	itt	mi
 800ebb6:	2320      	movmi	r3, #32
 800ebb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ebbc:	0711      	lsls	r1, r2, #28
 800ebbe:	bf44      	itt	mi
 800ebc0:	232b      	movmi	r3, #43	; 0x2b
 800ebc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ebc6:	f89a 3000 	ldrb.w	r3, [sl]
 800ebca:	2b2a      	cmp	r3, #42	; 0x2a
 800ebcc:	d015      	beq.n	800ebfa <_svfiprintf_r+0xf6>
 800ebce:	9a07      	ldr	r2, [sp, #28]
 800ebd0:	4654      	mov	r4, sl
 800ebd2:	2000      	movs	r0, #0
 800ebd4:	f04f 0c0a 	mov.w	ip, #10
 800ebd8:	4621      	mov	r1, r4
 800ebda:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ebde:	3b30      	subs	r3, #48	; 0x30
 800ebe0:	2b09      	cmp	r3, #9
 800ebe2:	d94e      	bls.n	800ec82 <_svfiprintf_r+0x17e>
 800ebe4:	b1b0      	cbz	r0, 800ec14 <_svfiprintf_r+0x110>
 800ebe6:	9207      	str	r2, [sp, #28]
 800ebe8:	e014      	b.n	800ec14 <_svfiprintf_r+0x110>
 800ebea:	eba0 0308 	sub.w	r3, r0, r8
 800ebee:	fa09 f303 	lsl.w	r3, r9, r3
 800ebf2:	4313      	orrs	r3, r2
 800ebf4:	9304      	str	r3, [sp, #16]
 800ebf6:	46a2      	mov	sl, r4
 800ebf8:	e7d2      	b.n	800eba0 <_svfiprintf_r+0x9c>
 800ebfa:	9b03      	ldr	r3, [sp, #12]
 800ebfc:	1d19      	adds	r1, r3, #4
 800ebfe:	681b      	ldr	r3, [r3, #0]
 800ec00:	9103      	str	r1, [sp, #12]
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	bfbb      	ittet	lt
 800ec06:	425b      	neglt	r3, r3
 800ec08:	f042 0202 	orrlt.w	r2, r2, #2
 800ec0c:	9307      	strge	r3, [sp, #28]
 800ec0e:	9307      	strlt	r3, [sp, #28]
 800ec10:	bfb8      	it	lt
 800ec12:	9204      	strlt	r2, [sp, #16]
 800ec14:	7823      	ldrb	r3, [r4, #0]
 800ec16:	2b2e      	cmp	r3, #46	; 0x2e
 800ec18:	d10c      	bne.n	800ec34 <_svfiprintf_r+0x130>
 800ec1a:	7863      	ldrb	r3, [r4, #1]
 800ec1c:	2b2a      	cmp	r3, #42	; 0x2a
 800ec1e:	d135      	bne.n	800ec8c <_svfiprintf_r+0x188>
 800ec20:	9b03      	ldr	r3, [sp, #12]
 800ec22:	1d1a      	adds	r2, r3, #4
 800ec24:	681b      	ldr	r3, [r3, #0]
 800ec26:	9203      	str	r2, [sp, #12]
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	bfb8      	it	lt
 800ec2c:	f04f 33ff 	movlt.w	r3, #4294967295
 800ec30:	3402      	adds	r4, #2
 800ec32:	9305      	str	r3, [sp, #20]
 800ec34:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ed00 <_svfiprintf_r+0x1fc>
 800ec38:	7821      	ldrb	r1, [r4, #0]
 800ec3a:	2203      	movs	r2, #3
 800ec3c:	4650      	mov	r0, sl
 800ec3e:	f7f1 facf 	bl	80001e0 <memchr>
 800ec42:	b140      	cbz	r0, 800ec56 <_svfiprintf_r+0x152>
 800ec44:	2340      	movs	r3, #64	; 0x40
 800ec46:	eba0 000a 	sub.w	r0, r0, sl
 800ec4a:	fa03 f000 	lsl.w	r0, r3, r0
 800ec4e:	9b04      	ldr	r3, [sp, #16]
 800ec50:	4303      	orrs	r3, r0
 800ec52:	3401      	adds	r4, #1
 800ec54:	9304      	str	r3, [sp, #16]
 800ec56:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ec5a:	4826      	ldr	r0, [pc, #152]	; (800ecf4 <_svfiprintf_r+0x1f0>)
 800ec5c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ec60:	2206      	movs	r2, #6
 800ec62:	f7f1 fabd 	bl	80001e0 <memchr>
 800ec66:	2800      	cmp	r0, #0
 800ec68:	d038      	beq.n	800ecdc <_svfiprintf_r+0x1d8>
 800ec6a:	4b23      	ldr	r3, [pc, #140]	; (800ecf8 <_svfiprintf_r+0x1f4>)
 800ec6c:	bb1b      	cbnz	r3, 800ecb6 <_svfiprintf_r+0x1b2>
 800ec6e:	9b03      	ldr	r3, [sp, #12]
 800ec70:	3307      	adds	r3, #7
 800ec72:	f023 0307 	bic.w	r3, r3, #7
 800ec76:	3308      	adds	r3, #8
 800ec78:	9303      	str	r3, [sp, #12]
 800ec7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ec7c:	4433      	add	r3, r6
 800ec7e:	9309      	str	r3, [sp, #36]	; 0x24
 800ec80:	e767      	b.n	800eb52 <_svfiprintf_r+0x4e>
 800ec82:	fb0c 3202 	mla	r2, ip, r2, r3
 800ec86:	460c      	mov	r4, r1
 800ec88:	2001      	movs	r0, #1
 800ec8a:	e7a5      	b.n	800ebd8 <_svfiprintf_r+0xd4>
 800ec8c:	2300      	movs	r3, #0
 800ec8e:	3401      	adds	r4, #1
 800ec90:	9305      	str	r3, [sp, #20]
 800ec92:	4619      	mov	r1, r3
 800ec94:	f04f 0c0a 	mov.w	ip, #10
 800ec98:	4620      	mov	r0, r4
 800ec9a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ec9e:	3a30      	subs	r2, #48	; 0x30
 800eca0:	2a09      	cmp	r2, #9
 800eca2:	d903      	bls.n	800ecac <_svfiprintf_r+0x1a8>
 800eca4:	2b00      	cmp	r3, #0
 800eca6:	d0c5      	beq.n	800ec34 <_svfiprintf_r+0x130>
 800eca8:	9105      	str	r1, [sp, #20]
 800ecaa:	e7c3      	b.n	800ec34 <_svfiprintf_r+0x130>
 800ecac:	fb0c 2101 	mla	r1, ip, r1, r2
 800ecb0:	4604      	mov	r4, r0
 800ecb2:	2301      	movs	r3, #1
 800ecb4:	e7f0      	b.n	800ec98 <_svfiprintf_r+0x194>
 800ecb6:	ab03      	add	r3, sp, #12
 800ecb8:	9300      	str	r3, [sp, #0]
 800ecba:	462a      	mov	r2, r5
 800ecbc:	4b0f      	ldr	r3, [pc, #60]	; (800ecfc <_svfiprintf_r+0x1f8>)
 800ecbe:	a904      	add	r1, sp, #16
 800ecc0:	4638      	mov	r0, r7
 800ecc2:	f7fc fa47 	bl	800b154 <_printf_float>
 800ecc6:	1c42      	adds	r2, r0, #1
 800ecc8:	4606      	mov	r6, r0
 800ecca:	d1d6      	bne.n	800ec7a <_svfiprintf_r+0x176>
 800eccc:	89ab      	ldrh	r3, [r5, #12]
 800ecce:	065b      	lsls	r3, r3, #25
 800ecd0:	f53f af2c 	bmi.w	800eb2c <_svfiprintf_r+0x28>
 800ecd4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ecd6:	b01d      	add	sp, #116	; 0x74
 800ecd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecdc:	ab03      	add	r3, sp, #12
 800ecde:	9300      	str	r3, [sp, #0]
 800ece0:	462a      	mov	r2, r5
 800ece2:	4b06      	ldr	r3, [pc, #24]	; (800ecfc <_svfiprintf_r+0x1f8>)
 800ece4:	a904      	add	r1, sp, #16
 800ece6:	4638      	mov	r0, r7
 800ece8:	f7fc fcd8 	bl	800b69c <_printf_i>
 800ecec:	e7eb      	b.n	800ecc6 <_svfiprintf_r+0x1c2>
 800ecee:	bf00      	nop
 800ecf0:	080102b4 	.word	0x080102b4
 800ecf4:	080102be 	.word	0x080102be
 800ecf8:	0800b155 	.word	0x0800b155
 800ecfc:	0800ea4d 	.word	0x0800ea4d
 800ed00:	080102ba 	.word	0x080102ba
 800ed04:	00000000 	.word	0x00000000

0800ed08 <nan>:
 800ed08:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ed10 <nan+0x8>
 800ed0c:	4770      	bx	lr
 800ed0e:	bf00      	nop
 800ed10:	00000000 	.word	0x00000000
 800ed14:	7ff80000 	.word	0x7ff80000

0800ed18 <_sbrk_r>:
 800ed18:	b538      	push	{r3, r4, r5, lr}
 800ed1a:	4d06      	ldr	r5, [pc, #24]	; (800ed34 <_sbrk_r+0x1c>)
 800ed1c:	2300      	movs	r3, #0
 800ed1e:	4604      	mov	r4, r0
 800ed20:	4608      	mov	r0, r1
 800ed22:	602b      	str	r3, [r5, #0]
 800ed24:	f7f4 f87e 	bl	8002e24 <_sbrk>
 800ed28:	1c43      	adds	r3, r0, #1
 800ed2a:	d102      	bne.n	800ed32 <_sbrk_r+0x1a>
 800ed2c:	682b      	ldr	r3, [r5, #0]
 800ed2e:	b103      	cbz	r3, 800ed32 <_sbrk_r+0x1a>
 800ed30:	6023      	str	r3, [r4, #0]
 800ed32:	bd38      	pop	{r3, r4, r5, pc}
 800ed34:	20000abc 	.word	0x20000abc

0800ed38 <strncmp>:
 800ed38:	b510      	push	{r4, lr}
 800ed3a:	b17a      	cbz	r2, 800ed5c <strncmp+0x24>
 800ed3c:	4603      	mov	r3, r0
 800ed3e:	3901      	subs	r1, #1
 800ed40:	1884      	adds	r4, r0, r2
 800ed42:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ed46:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ed4a:	4290      	cmp	r0, r2
 800ed4c:	d101      	bne.n	800ed52 <strncmp+0x1a>
 800ed4e:	42a3      	cmp	r3, r4
 800ed50:	d101      	bne.n	800ed56 <strncmp+0x1e>
 800ed52:	1a80      	subs	r0, r0, r2
 800ed54:	bd10      	pop	{r4, pc}
 800ed56:	2800      	cmp	r0, #0
 800ed58:	d1f3      	bne.n	800ed42 <strncmp+0xa>
 800ed5a:	e7fa      	b.n	800ed52 <strncmp+0x1a>
 800ed5c:	4610      	mov	r0, r2
 800ed5e:	e7f9      	b.n	800ed54 <strncmp+0x1c>

0800ed60 <__ascii_wctomb>:
 800ed60:	b149      	cbz	r1, 800ed76 <__ascii_wctomb+0x16>
 800ed62:	2aff      	cmp	r2, #255	; 0xff
 800ed64:	bf85      	ittet	hi
 800ed66:	238a      	movhi	r3, #138	; 0x8a
 800ed68:	6003      	strhi	r3, [r0, #0]
 800ed6a:	700a      	strbls	r2, [r1, #0]
 800ed6c:	f04f 30ff 	movhi.w	r0, #4294967295
 800ed70:	bf98      	it	ls
 800ed72:	2001      	movls	r0, #1
 800ed74:	4770      	bx	lr
 800ed76:	4608      	mov	r0, r1
 800ed78:	4770      	bx	lr
	...

0800ed7c <__assert_func>:
 800ed7c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ed7e:	4614      	mov	r4, r2
 800ed80:	461a      	mov	r2, r3
 800ed82:	4b09      	ldr	r3, [pc, #36]	; (800eda8 <__assert_func+0x2c>)
 800ed84:	681b      	ldr	r3, [r3, #0]
 800ed86:	4605      	mov	r5, r0
 800ed88:	68d8      	ldr	r0, [r3, #12]
 800ed8a:	b14c      	cbz	r4, 800eda0 <__assert_func+0x24>
 800ed8c:	4b07      	ldr	r3, [pc, #28]	; (800edac <__assert_func+0x30>)
 800ed8e:	9100      	str	r1, [sp, #0]
 800ed90:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ed94:	4906      	ldr	r1, [pc, #24]	; (800edb0 <__assert_func+0x34>)
 800ed96:	462b      	mov	r3, r5
 800ed98:	f000 f80e 	bl	800edb8 <fiprintf>
 800ed9c:	f000 fa8c 	bl	800f2b8 <abort>
 800eda0:	4b04      	ldr	r3, [pc, #16]	; (800edb4 <__assert_func+0x38>)
 800eda2:	461c      	mov	r4, r3
 800eda4:	e7f3      	b.n	800ed8e <__assert_func+0x12>
 800eda6:	bf00      	nop
 800eda8:	2000019c 	.word	0x2000019c
 800edac:	080102c5 	.word	0x080102c5
 800edb0:	080102d2 	.word	0x080102d2
 800edb4:	08010300 	.word	0x08010300

0800edb8 <fiprintf>:
 800edb8:	b40e      	push	{r1, r2, r3}
 800edba:	b503      	push	{r0, r1, lr}
 800edbc:	4601      	mov	r1, r0
 800edbe:	ab03      	add	r3, sp, #12
 800edc0:	4805      	ldr	r0, [pc, #20]	; (800edd8 <fiprintf+0x20>)
 800edc2:	f853 2b04 	ldr.w	r2, [r3], #4
 800edc6:	6800      	ldr	r0, [r0, #0]
 800edc8:	9301      	str	r3, [sp, #4]
 800edca:	f000 f885 	bl	800eed8 <_vfiprintf_r>
 800edce:	b002      	add	sp, #8
 800edd0:	f85d eb04 	ldr.w	lr, [sp], #4
 800edd4:	b003      	add	sp, #12
 800edd6:	4770      	bx	lr
 800edd8:	2000019c 	.word	0x2000019c

0800eddc <memmove>:
 800eddc:	4288      	cmp	r0, r1
 800edde:	b510      	push	{r4, lr}
 800ede0:	eb01 0402 	add.w	r4, r1, r2
 800ede4:	d902      	bls.n	800edec <memmove+0x10>
 800ede6:	4284      	cmp	r4, r0
 800ede8:	4623      	mov	r3, r4
 800edea:	d807      	bhi.n	800edfc <memmove+0x20>
 800edec:	1e43      	subs	r3, r0, #1
 800edee:	42a1      	cmp	r1, r4
 800edf0:	d008      	beq.n	800ee04 <memmove+0x28>
 800edf2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800edf6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800edfa:	e7f8      	b.n	800edee <memmove+0x12>
 800edfc:	4402      	add	r2, r0
 800edfe:	4601      	mov	r1, r0
 800ee00:	428a      	cmp	r2, r1
 800ee02:	d100      	bne.n	800ee06 <memmove+0x2a>
 800ee04:	bd10      	pop	{r4, pc}
 800ee06:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ee0a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ee0e:	e7f7      	b.n	800ee00 <memmove+0x24>

0800ee10 <__malloc_lock>:
 800ee10:	4801      	ldr	r0, [pc, #4]	; (800ee18 <__malloc_lock+0x8>)
 800ee12:	f000 bc11 	b.w	800f638 <__retarget_lock_acquire_recursive>
 800ee16:	bf00      	nop
 800ee18:	20000ac0 	.word	0x20000ac0

0800ee1c <__malloc_unlock>:
 800ee1c:	4801      	ldr	r0, [pc, #4]	; (800ee24 <__malloc_unlock+0x8>)
 800ee1e:	f000 bc0c 	b.w	800f63a <__retarget_lock_release_recursive>
 800ee22:	bf00      	nop
 800ee24:	20000ac0 	.word	0x20000ac0

0800ee28 <_realloc_r>:
 800ee28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee2c:	4680      	mov	r8, r0
 800ee2e:	4614      	mov	r4, r2
 800ee30:	460e      	mov	r6, r1
 800ee32:	b921      	cbnz	r1, 800ee3e <_realloc_r+0x16>
 800ee34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ee38:	4611      	mov	r1, r2
 800ee3a:	f7ff bd93 	b.w	800e964 <_malloc_r>
 800ee3e:	b92a      	cbnz	r2, 800ee4c <_realloc_r+0x24>
 800ee40:	f7ff fd24 	bl	800e88c <_free_r>
 800ee44:	4625      	mov	r5, r4
 800ee46:	4628      	mov	r0, r5
 800ee48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee4c:	f000 fc5c 	bl	800f708 <_malloc_usable_size_r>
 800ee50:	4284      	cmp	r4, r0
 800ee52:	4607      	mov	r7, r0
 800ee54:	d802      	bhi.n	800ee5c <_realloc_r+0x34>
 800ee56:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ee5a:	d812      	bhi.n	800ee82 <_realloc_r+0x5a>
 800ee5c:	4621      	mov	r1, r4
 800ee5e:	4640      	mov	r0, r8
 800ee60:	f7ff fd80 	bl	800e964 <_malloc_r>
 800ee64:	4605      	mov	r5, r0
 800ee66:	2800      	cmp	r0, #0
 800ee68:	d0ed      	beq.n	800ee46 <_realloc_r+0x1e>
 800ee6a:	42bc      	cmp	r4, r7
 800ee6c:	4622      	mov	r2, r4
 800ee6e:	4631      	mov	r1, r6
 800ee70:	bf28      	it	cs
 800ee72:	463a      	movcs	r2, r7
 800ee74:	f7ff f824 	bl	800dec0 <memcpy>
 800ee78:	4631      	mov	r1, r6
 800ee7a:	4640      	mov	r0, r8
 800ee7c:	f7ff fd06 	bl	800e88c <_free_r>
 800ee80:	e7e1      	b.n	800ee46 <_realloc_r+0x1e>
 800ee82:	4635      	mov	r5, r6
 800ee84:	e7df      	b.n	800ee46 <_realloc_r+0x1e>

0800ee86 <__sfputc_r>:
 800ee86:	6893      	ldr	r3, [r2, #8]
 800ee88:	3b01      	subs	r3, #1
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	b410      	push	{r4}
 800ee8e:	6093      	str	r3, [r2, #8]
 800ee90:	da08      	bge.n	800eea4 <__sfputc_r+0x1e>
 800ee92:	6994      	ldr	r4, [r2, #24]
 800ee94:	42a3      	cmp	r3, r4
 800ee96:	db01      	blt.n	800ee9c <__sfputc_r+0x16>
 800ee98:	290a      	cmp	r1, #10
 800ee9a:	d103      	bne.n	800eea4 <__sfputc_r+0x1e>
 800ee9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eea0:	f000 b94a 	b.w	800f138 <__swbuf_r>
 800eea4:	6813      	ldr	r3, [r2, #0]
 800eea6:	1c58      	adds	r0, r3, #1
 800eea8:	6010      	str	r0, [r2, #0]
 800eeaa:	7019      	strb	r1, [r3, #0]
 800eeac:	4608      	mov	r0, r1
 800eeae:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eeb2:	4770      	bx	lr

0800eeb4 <__sfputs_r>:
 800eeb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eeb6:	4606      	mov	r6, r0
 800eeb8:	460f      	mov	r7, r1
 800eeba:	4614      	mov	r4, r2
 800eebc:	18d5      	adds	r5, r2, r3
 800eebe:	42ac      	cmp	r4, r5
 800eec0:	d101      	bne.n	800eec6 <__sfputs_r+0x12>
 800eec2:	2000      	movs	r0, #0
 800eec4:	e007      	b.n	800eed6 <__sfputs_r+0x22>
 800eec6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eeca:	463a      	mov	r2, r7
 800eecc:	4630      	mov	r0, r6
 800eece:	f7ff ffda 	bl	800ee86 <__sfputc_r>
 800eed2:	1c43      	adds	r3, r0, #1
 800eed4:	d1f3      	bne.n	800eebe <__sfputs_r+0xa>
 800eed6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800eed8 <_vfiprintf_r>:
 800eed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eedc:	460d      	mov	r5, r1
 800eede:	b09d      	sub	sp, #116	; 0x74
 800eee0:	4614      	mov	r4, r2
 800eee2:	4698      	mov	r8, r3
 800eee4:	4606      	mov	r6, r0
 800eee6:	b118      	cbz	r0, 800eef0 <_vfiprintf_r+0x18>
 800eee8:	6983      	ldr	r3, [r0, #24]
 800eeea:	b90b      	cbnz	r3, 800eef0 <_vfiprintf_r+0x18>
 800eeec:	f000 fb06 	bl	800f4fc <__sinit>
 800eef0:	4b89      	ldr	r3, [pc, #548]	; (800f118 <_vfiprintf_r+0x240>)
 800eef2:	429d      	cmp	r5, r3
 800eef4:	d11b      	bne.n	800ef2e <_vfiprintf_r+0x56>
 800eef6:	6875      	ldr	r5, [r6, #4]
 800eef8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800eefa:	07d9      	lsls	r1, r3, #31
 800eefc:	d405      	bmi.n	800ef0a <_vfiprintf_r+0x32>
 800eefe:	89ab      	ldrh	r3, [r5, #12]
 800ef00:	059a      	lsls	r2, r3, #22
 800ef02:	d402      	bmi.n	800ef0a <_vfiprintf_r+0x32>
 800ef04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ef06:	f000 fb97 	bl	800f638 <__retarget_lock_acquire_recursive>
 800ef0a:	89ab      	ldrh	r3, [r5, #12]
 800ef0c:	071b      	lsls	r3, r3, #28
 800ef0e:	d501      	bpl.n	800ef14 <_vfiprintf_r+0x3c>
 800ef10:	692b      	ldr	r3, [r5, #16]
 800ef12:	b9eb      	cbnz	r3, 800ef50 <_vfiprintf_r+0x78>
 800ef14:	4629      	mov	r1, r5
 800ef16:	4630      	mov	r0, r6
 800ef18:	f000 f960 	bl	800f1dc <__swsetup_r>
 800ef1c:	b1c0      	cbz	r0, 800ef50 <_vfiprintf_r+0x78>
 800ef1e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ef20:	07dc      	lsls	r4, r3, #31
 800ef22:	d50e      	bpl.n	800ef42 <_vfiprintf_r+0x6a>
 800ef24:	f04f 30ff 	mov.w	r0, #4294967295
 800ef28:	b01d      	add	sp, #116	; 0x74
 800ef2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef2e:	4b7b      	ldr	r3, [pc, #492]	; (800f11c <_vfiprintf_r+0x244>)
 800ef30:	429d      	cmp	r5, r3
 800ef32:	d101      	bne.n	800ef38 <_vfiprintf_r+0x60>
 800ef34:	68b5      	ldr	r5, [r6, #8]
 800ef36:	e7df      	b.n	800eef8 <_vfiprintf_r+0x20>
 800ef38:	4b79      	ldr	r3, [pc, #484]	; (800f120 <_vfiprintf_r+0x248>)
 800ef3a:	429d      	cmp	r5, r3
 800ef3c:	bf08      	it	eq
 800ef3e:	68f5      	ldreq	r5, [r6, #12]
 800ef40:	e7da      	b.n	800eef8 <_vfiprintf_r+0x20>
 800ef42:	89ab      	ldrh	r3, [r5, #12]
 800ef44:	0598      	lsls	r0, r3, #22
 800ef46:	d4ed      	bmi.n	800ef24 <_vfiprintf_r+0x4c>
 800ef48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ef4a:	f000 fb76 	bl	800f63a <__retarget_lock_release_recursive>
 800ef4e:	e7e9      	b.n	800ef24 <_vfiprintf_r+0x4c>
 800ef50:	2300      	movs	r3, #0
 800ef52:	9309      	str	r3, [sp, #36]	; 0x24
 800ef54:	2320      	movs	r3, #32
 800ef56:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ef5a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ef5e:	2330      	movs	r3, #48	; 0x30
 800ef60:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f124 <_vfiprintf_r+0x24c>
 800ef64:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ef68:	f04f 0901 	mov.w	r9, #1
 800ef6c:	4623      	mov	r3, r4
 800ef6e:	469a      	mov	sl, r3
 800ef70:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ef74:	b10a      	cbz	r2, 800ef7a <_vfiprintf_r+0xa2>
 800ef76:	2a25      	cmp	r2, #37	; 0x25
 800ef78:	d1f9      	bne.n	800ef6e <_vfiprintf_r+0x96>
 800ef7a:	ebba 0b04 	subs.w	fp, sl, r4
 800ef7e:	d00b      	beq.n	800ef98 <_vfiprintf_r+0xc0>
 800ef80:	465b      	mov	r3, fp
 800ef82:	4622      	mov	r2, r4
 800ef84:	4629      	mov	r1, r5
 800ef86:	4630      	mov	r0, r6
 800ef88:	f7ff ff94 	bl	800eeb4 <__sfputs_r>
 800ef8c:	3001      	adds	r0, #1
 800ef8e:	f000 80aa 	beq.w	800f0e6 <_vfiprintf_r+0x20e>
 800ef92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ef94:	445a      	add	r2, fp
 800ef96:	9209      	str	r2, [sp, #36]	; 0x24
 800ef98:	f89a 3000 	ldrb.w	r3, [sl]
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	f000 80a2 	beq.w	800f0e6 <_vfiprintf_r+0x20e>
 800efa2:	2300      	movs	r3, #0
 800efa4:	f04f 32ff 	mov.w	r2, #4294967295
 800efa8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800efac:	f10a 0a01 	add.w	sl, sl, #1
 800efb0:	9304      	str	r3, [sp, #16]
 800efb2:	9307      	str	r3, [sp, #28]
 800efb4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800efb8:	931a      	str	r3, [sp, #104]	; 0x68
 800efba:	4654      	mov	r4, sl
 800efbc:	2205      	movs	r2, #5
 800efbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800efc2:	4858      	ldr	r0, [pc, #352]	; (800f124 <_vfiprintf_r+0x24c>)
 800efc4:	f7f1 f90c 	bl	80001e0 <memchr>
 800efc8:	9a04      	ldr	r2, [sp, #16]
 800efca:	b9d8      	cbnz	r0, 800f004 <_vfiprintf_r+0x12c>
 800efcc:	06d1      	lsls	r1, r2, #27
 800efce:	bf44      	itt	mi
 800efd0:	2320      	movmi	r3, #32
 800efd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800efd6:	0713      	lsls	r3, r2, #28
 800efd8:	bf44      	itt	mi
 800efda:	232b      	movmi	r3, #43	; 0x2b
 800efdc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800efe0:	f89a 3000 	ldrb.w	r3, [sl]
 800efe4:	2b2a      	cmp	r3, #42	; 0x2a
 800efe6:	d015      	beq.n	800f014 <_vfiprintf_r+0x13c>
 800efe8:	9a07      	ldr	r2, [sp, #28]
 800efea:	4654      	mov	r4, sl
 800efec:	2000      	movs	r0, #0
 800efee:	f04f 0c0a 	mov.w	ip, #10
 800eff2:	4621      	mov	r1, r4
 800eff4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eff8:	3b30      	subs	r3, #48	; 0x30
 800effa:	2b09      	cmp	r3, #9
 800effc:	d94e      	bls.n	800f09c <_vfiprintf_r+0x1c4>
 800effe:	b1b0      	cbz	r0, 800f02e <_vfiprintf_r+0x156>
 800f000:	9207      	str	r2, [sp, #28]
 800f002:	e014      	b.n	800f02e <_vfiprintf_r+0x156>
 800f004:	eba0 0308 	sub.w	r3, r0, r8
 800f008:	fa09 f303 	lsl.w	r3, r9, r3
 800f00c:	4313      	orrs	r3, r2
 800f00e:	9304      	str	r3, [sp, #16]
 800f010:	46a2      	mov	sl, r4
 800f012:	e7d2      	b.n	800efba <_vfiprintf_r+0xe2>
 800f014:	9b03      	ldr	r3, [sp, #12]
 800f016:	1d19      	adds	r1, r3, #4
 800f018:	681b      	ldr	r3, [r3, #0]
 800f01a:	9103      	str	r1, [sp, #12]
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	bfbb      	ittet	lt
 800f020:	425b      	neglt	r3, r3
 800f022:	f042 0202 	orrlt.w	r2, r2, #2
 800f026:	9307      	strge	r3, [sp, #28]
 800f028:	9307      	strlt	r3, [sp, #28]
 800f02a:	bfb8      	it	lt
 800f02c:	9204      	strlt	r2, [sp, #16]
 800f02e:	7823      	ldrb	r3, [r4, #0]
 800f030:	2b2e      	cmp	r3, #46	; 0x2e
 800f032:	d10c      	bne.n	800f04e <_vfiprintf_r+0x176>
 800f034:	7863      	ldrb	r3, [r4, #1]
 800f036:	2b2a      	cmp	r3, #42	; 0x2a
 800f038:	d135      	bne.n	800f0a6 <_vfiprintf_r+0x1ce>
 800f03a:	9b03      	ldr	r3, [sp, #12]
 800f03c:	1d1a      	adds	r2, r3, #4
 800f03e:	681b      	ldr	r3, [r3, #0]
 800f040:	9203      	str	r2, [sp, #12]
 800f042:	2b00      	cmp	r3, #0
 800f044:	bfb8      	it	lt
 800f046:	f04f 33ff 	movlt.w	r3, #4294967295
 800f04a:	3402      	adds	r4, #2
 800f04c:	9305      	str	r3, [sp, #20]
 800f04e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f134 <_vfiprintf_r+0x25c>
 800f052:	7821      	ldrb	r1, [r4, #0]
 800f054:	2203      	movs	r2, #3
 800f056:	4650      	mov	r0, sl
 800f058:	f7f1 f8c2 	bl	80001e0 <memchr>
 800f05c:	b140      	cbz	r0, 800f070 <_vfiprintf_r+0x198>
 800f05e:	2340      	movs	r3, #64	; 0x40
 800f060:	eba0 000a 	sub.w	r0, r0, sl
 800f064:	fa03 f000 	lsl.w	r0, r3, r0
 800f068:	9b04      	ldr	r3, [sp, #16]
 800f06a:	4303      	orrs	r3, r0
 800f06c:	3401      	adds	r4, #1
 800f06e:	9304      	str	r3, [sp, #16]
 800f070:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f074:	482c      	ldr	r0, [pc, #176]	; (800f128 <_vfiprintf_r+0x250>)
 800f076:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f07a:	2206      	movs	r2, #6
 800f07c:	f7f1 f8b0 	bl	80001e0 <memchr>
 800f080:	2800      	cmp	r0, #0
 800f082:	d03f      	beq.n	800f104 <_vfiprintf_r+0x22c>
 800f084:	4b29      	ldr	r3, [pc, #164]	; (800f12c <_vfiprintf_r+0x254>)
 800f086:	bb1b      	cbnz	r3, 800f0d0 <_vfiprintf_r+0x1f8>
 800f088:	9b03      	ldr	r3, [sp, #12]
 800f08a:	3307      	adds	r3, #7
 800f08c:	f023 0307 	bic.w	r3, r3, #7
 800f090:	3308      	adds	r3, #8
 800f092:	9303      	str	r3, [sp, #12]
 800f094:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f096:	443b      	add	r3, r7
 800f098:	9309      	str	r3, [sp, #36]	; 0x24
 800f09a:	e767      	b.n	800ef6c <_vfiprintf_r+0x94>
 800f09c:	fb0c 3202 	mla	r2, ip, r2, r3
 800f0a0:	460c      	mov	r4, r1
 800f0a2:	2001      	movs	r0, #1
 800f0a4:	e7a5      	b.n	800eff2 <_vfiprintf_r+0x11a>
 800f0a6:	2300      	movs	r3, #0
 800f0a8:	3401      	adds	r4, #1
 800f0aa:	9305      	str	r3, [sp, #20]
 800f0ac:	4619      	mov	r1, r3
 800f0ae:	f04f 0c0a 	mov.w	ip, #10
 800f0b2:	4620      	mov	r0, r4
 800f0b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f0b8:	3a30      	subs	r2, #48	; 0x30
 800f0ba:	2a09      	cmp	r2, #9
 800f0bc:	d903      	bls.n	800f0c6 <_vfiprintf_r+0x1ee>
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	d0c5      	beq.n	800f04e <_vfiprintf_r+0x176>
 800f0c2:	9105      	str	r1, [sp, #20]
 800f0c4:	e7c3      	b.n	800f04e <_vfiprintf_r+0x176>
 800f0c6:	fb0c 2101 	mla	r1, ip, r1, r2
 800f0ca:	4604      	mov	r4, r0
 800f0cc:	2301      	movs	r3, #1
 800f0ce:	e7f0      	b.n	800f0b2 <_vfiprintf_r+0x1da>
 800f0d0:	ab03      	add	r3, sp, #12
 800f0d2:	9300      	str	r3, [sp, #0]
 800f0d4:	462a      	mov	r2, r5
 800f0d6:	4b16      	ldr	r3, [pc, #88]	; (800f130 <_vfiprintf_r+0x258>)
 800f0d8:	a904      	add	r1, sp, #16
 800f0da:	4630      	mov	r0, r6
 800f0dc:	f7fc f83a 	bl	800b154 <_printf_float>
 800f0e0:	4607      	mov	r7, r0
 800f0e2:	1c78      	adds	r0, r7, #1
 800f0e4:	d1d6      	bne.n	800f094 <_vfiprintf_r+0x1bc>
 800f0e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f0e8:	07d9      	lsls	r1, r3, #31
 800f0ea:	d405      	bmi.n	800f0f8 <_vfiprintf_r+0x220>
 800f0ec:	89ab      	ldrh	r3, [r5, #12]
 800f0ee:	059a      	lsls	r2, r3, #22
 800f0f0:	d402      	bmi.n	800f0f8 <_vfiprintf_r+0x220>
 800f0f2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f0f4:	f000 faa1 	bl	800f63a <__retarget_lock_release_recursive>
 800f0f8:	89ab      	ldrh	r3, [r5, #12]
 800f0fa:	065b      	lsls	r3, r3, #25
 800f0fc:	f53f af12 	bmi.w	800ef24 <_vfiprintf_r+0x4c>
 800f100:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f102:	e711      	b.n	800ef28 <_vfiprintf_r+0x50>
 800f104:	ab03      	add	r3, sp, #12
 800f106:	9300      	str	r3, [sp, #0]
 800f108:	462a      	mov	r2, r5
 800f10a:	4b09      	ldr	r3, [pc, #36]	; (800f130 <_vfiprintf_r+0x258>)
 800f10c:	a904      	add	r1, sp, #16
 800f10e:	4630      	mov	r0, r6
 800f110:	f7fc fac4 	bl	800b69c <_printf_i>
 800f114:	e7e4      	b.n	800f0e0 <_vfiprintf_r+0x208>
 800f116:	bf00      	nop
 800f118:	08010324 	.word	0x08010324
 800f11c:	08010344 	.word	0x08010344
 800f120:	08010304 	.word	0x08010304
 800f124:	080102b4 	.word	0x080102b4
 800f128:	080102be 	.word	0x080102be
 800f12c:	0800b155 	.word	0x0800b155
 800f130:	0800eeb5 	.word	0x0800eeb5
 800f134:	080102ba 	.word	0x080102ba

0800f138 <__swbuf_r>:
 800f138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f13a:	460e      	mov	r6, r1
 800f13c:	4614      	mov	r4, r2
 800f13e:	4605      	mov	r5, r0
 800f140:	b118      	cbz	r0, 800f14a <__swbuf_r+0x12>
 800f142:	6983      	ldr	r3, [r0, #24]
 800f144:	b90b      	cbnz	r3, 800f14a <__swbuf_r+0x12>
 800f146:	f000 f9d9 	bl	800f4fc <__sinit>
 800f14a:	4b21      	ldr	r3, [pc, #132]	; (800f1d0 <__swbuf_r+0x98>)
 800f14c:	429c      	cmp	r4, r3
 800f14e:	d12b      	bne.n	800f1a8 <__swbuf_r+0x70>
 800f150:	686c      	ldr	r4, [r5, #4]
 800f152:	69a3      	ldr	r3, [r4, #24]
 800f154:	60a3      	str	r3, [r4, #8]
 800f156:	89a3      	ldrh	r3, [r4, #12]
 800f158:	071a      	lsls	r2, r3, #28
 800f15a:	d52f      	bpl.n	800f1bc <__swbuf_r+0x84>
 800f15c:	6923      	ldr	r3, [r4, #16]
 800f15e:	b36b      	cbz	r3, 800f1bc <__swbuf_r+0x84>
 800f160:	6923      	ldr	r3, [r4, #16]
 800f162:	6820      	ldr	r0, [r4, #0]
 800f164:	1ac0      	subs	r0, r0, r3
 800f166:	6963      	ldr	r3, [r4, #20]
 800f168:	b2f6      	uxtb	r6, r6
 800f16a:	4283      	cmp	r3, r0
 800f16c:	4637      	mov	r7, r6
 800f16e:	dc04      	bgt.n	800f17a <__swbuf_r+0x42>
 800f170:	4621      	mov	r1, r4
 800f172:	4628      	mov	r0, r5
 800f174:	f000 f92e 	bl	800f3d4 <_fflush_r>
 800f178:	bb30      	cbnz	r0, 800f1c8 <__swbuf_r+0x90>
 800f17a:	68a3      	ldr	r3, [r4, #8]
 800f17c:	3b01      	subs	r3, #1
 800f17e:	60a3      	str	r3, [r4, #8]
 800f180:	6823      	ldr	r3, [r4, #0]
 800f182:	1c5a      	adds	r2, r3, #1
 800f184:	6022      	str	r2, [r4, #0]
 800f186:	701e      	strb	r6, [r3, #0]
 800f188:	6963      	ldr	r3, [r4, #20]
 800f18a:	3001      	adds	r0, #1
 800f18c:	4283      	cmp	r3, r0
 800f18e:	d004      	beq.n	800f19a <__swbuf_r+0x62>
 800f190:	89a3      	ldrh	r3, [r4, #12]
 800f192:	07db      	lsls	r3, r3, #31
 800f194:	d506      	bpl.n	800f1a4 <__swbuf_r+0x6c>
 800f196:	2e0a      	cmp	r6, #10
 800f198:	d104      	bne.n	800f1a4 <__swbuf_r+0x6c>
 800f19a:	4621      	mov	r1, r4
 800f19c:	4628      	mov	r0, r5
 800f19e:	f000 f919 	bl	800f3d4 <_fflush_r>
 800f1a2:	b988      	cbnz	r0, 800f1c8 <__swbuf_r+0x90>
 800f1a4:	4638      	mov	r0, r7
 800f1a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f1a8:	4b0a      	ldr	r3, [pc, #40]	; (800f1d4 <__swbuf_r+0x9c>)
 800f1aa:	429c      	cmp	r4, r3
 800f1ac:	d101      	bne.n	800f1b2 <__swbuf_r+0x7a>
 800f1ae:	68ac      	ldr	r4, [r5, #8]
 800f1b0:	e7cf      	b.n	800f152 <__swbuf_r+0x1a>
 800f1b2:	4b09      	ldr	r3, [pc, #36]	; (800f1d8 <__swbuf_r+0xa0>)
 800f1b4:	429c      	cmp	r4, r3
 800f1b6:	bf08      	it	eq
 800f1b8:	68ec      	ldreq	r4, [r5, #12]
 800f1ba:	e7ca      	b.n	800f152 <__swbuf_r+0x1a>
 800f1bc:	4621      	mov	r1, r4
 800f1be:	4628      	mov	r0, r5
 800f1c0:	f000 f80c 	bl	800f1dc <__swsetup_r>
 800f1c4:	2800      	cmp	r0, #0
 800f1c6:	d0cb      	beq.n	800f160 <__swbuf_r+0x28>
 800f1c8:	f04f 37ff 	mov.w	r7, #4294967295
 800f1cc:	e7ea      	b.n	800f1a4 <__swbuf_r+0x6c>
 800f1ce:	bf00      	nop
 800f1d0:	08010324 	.word	0x08010324
 800f1d4:	08010344 	.word	0x08010344
 800f1d8:	08010304 	.word	0x08010304

0800f1dc <__swsetup_r>:
 800f1dc:	4b32      	ldr	r3, [pc, #200]	; (800f2a8 <__swsetup_r+0xcc>)
 800f1de:	b570      	push	{r4, r5, r6, lr}
 800f1e0:	681d      	ldr	r5, [r3, #0]
 800f1e2:	4606      	mov	r6, r0
 800f1e4:	460c      	mov	r4, r1
 800f1e6:	b125      	cbz	r5, 800f1f2 <__swsetup_r+0x16>
 800f1e8:	69ab      	ldr	r3, [r5, #24]
 800f1ea:	b913      	cbnz	r3, 800f1f2 <__swsetup_r+0x16>
 800f1ec:	4628      	mov	r0, r5
 800f1ee:	f000 f985 	bl	800f4fc <__sinit>
 800f1f2:	4b2e      	ldr	r3, [pc, #184]	; (800f2ac <__swsetup_r+0xd0>)
 800f1f4:	429c      	cmp	r4, r3
 800f1f6:	d10f      	bne.n	800f218 <__swsetup_r+0x3c>
 800f1f8:	686c      	ldr	r4, [r5, #4]
 800f1fa:	89a3      	ldrh	r3, [r4, #12]
 800f1fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f200:	0719      	lsls	r1, r3, #28
 800f202:	d42c      	bmi.n	800f25e <__swsetup_r+0x82>
 800f204:	06dd      	lsls	r5, r3, #27
 800f206:	d411      	bmi.n	800f22c <__swsetup_r+0x50>
 800f208:	2309      	movs	r3, #9
 800f20a:	6033      	str	r3, [r6, #0]
 800f20c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f210:	81a3      	strh	r3, [r4, #12]
 800f212:	f04f 30ff 	mov.w	r0, #4294967295
 800f216:	e03e      	b.n	800f296 <__swsetup_r+0xba>
 800f218:	4b25      	ldr	r3, [pc, #148]	; (800f2b0 <__swsetup_r+0xd4>)
 800f21a:	429c      	cmp	r4, r3
 800f21c:	d101      	bne.n	800f222 <__swsetup_r+0x46>
 800f21e:	68ac      	ldr	r4, [r5, #8]
 800f220:	e7eb      	b.n	800f1fa <__swsetup_r+0x1e>
 800f222:	4b24      	ldr	r3, [pc, #144]	; (800f2b4 <__swsetup_r+0xd8>)
 800f224:	429c      	cmp	r4, r3
 800f226:	bf08      	it	eq
 800f228:	68ec      	ldreq	r4, [r5, #12]
 800f22a:	e7e6      	b.n	800f1fa <__swsetup_r+0x1e>
 800f22c:	0758      	lsls	r0, r3, #29
 800f22e:	d512      	bpl.n	800f256 <__swsetup_r+0x7a>
 800f230:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f232:	b141      	cbz	r1, 800f246 <__swsetup_r+0x6a>
 800f234:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f238:	4299      	cmp	r1, r3
 800f23a:	d002      	beq.n	800f242 <__swsetup_r+0x66>
 800f23c:	4630      	mov	r0, r6
 800f23e:	f7ff fb25 	bl	800e88c <_free_r>
 800f242:	2300      	movs	r3, #0
 800f244:	6363      	str	r3, [r4, #52]	; 0x34
 800f246:	89a3      	ldrh	r3, [r4, #12]
 800f248:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f24c:	81a3      	strh	r3, [r4, #12]
 800f24e:	2300      	movs	r3, #0
 800f250:	6063      	str	r3, [r4, #4]
 800f252:	6923      	ldr	r3, [r4, #16]
 800f254:	6023      	str	r3, [r4, #0]
 800f256:	89a3      	ldrh	r3, [r4, #12]
 800f258:	f043 0308 	orr.w	r3, r3, #8
 800f25c:	81a3      	strh	r3, [r4, #12]
 800f25e:	6923      	ldr	r3, [r4, #16]
 800f260:	b94b      	cbnz	r3, 800f276 <__swsetup_r+0x9a>
 800f262:	89a3      	ldrh	r3, [r4, #12]
 800f264:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f268:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f26c:	d003      	beq.n	800f276 <__swsetup_r+0x9a>
 800f26e:	4621      	mov	r1, r4
 800f270:	4630      	mov	r0, r6
 800f272:	f000 fa09 	bl	800f688 <__smakebuf_r>
 800f276:	89a0      	ldrh	r0, [r4, #12]
 800f278:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f27c:	f010 0301 	ands.w	r3, r0, #1
 800f280:	d00a      	beq.n	800f298 <__swsetup_r+0xbc>
 800f282:	2300      	movs	r3, #0
 800f284:	60a3      	str	r3, [r4, #8]
 800f286:	6963      	ldr	r3, [r4, #20]
 800f288:	425b      	negs	r3, r3
 800f28a:	61a3      	str	r3, [r4, #24]
 800f28c:	6923      	ldr	r3, [r4, #16]
 800f28e:	b943      	cbnz	r3, 800f2a2 <__swsetup_r+0xc6>
 800f290:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f294:	d1ba      	bne.n	800f20c <__swsetup_r+0x30>
 800f296:	bd70      	pop	{r4, r5, r6, pc}
 800f298:	0781      	lsls	r1, r0, #30
 800f29a:	bf58      	it	pl
 800f29c:	6963      	ldrpl	r3, [r4, #20]
 800f29e:	60a3      	str	r3, [r4, #8]
 800f2a0:	e7f4      	b.n	800f28c <__swsetup_r+0xb0>
 800f2a2:	2000      	movs	r0, #0
 800f2a4:	e7f7      	b.n	800f296 <__swsetup_r+0xba>
 800f2a6:	bf00      	nop
 800f2a8:	2000019c 	.word	0x2000019c
 800f2ac:	08010324 	.word	0x08010324
 800f2b0:	08010344 	.word	0x08010344
 800f2b4:	08010304 	.word	0x08010304

0800f2b8 <abort>:
 800f2b8:	b508      	push	{r3, lr}
 800f2ba:	2006      	movs	r0, #6
 800f2bc:	f000 fa54 	bl	800f768 <raise>
 800f2c0:	2001      	movs	r0, #1
 800f2c2:	f7f3 fd37 	bl	8002d34 <_exit>
	...

0800f2c8 <__sflush_r>:
 800f2c8:	898a      	ldrh	r2, [r1, #12]
 800f2ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2ce:	4605      	mov	r5, r0
 800f2d0:	0710      	lsls	r0, r2, #28
 800f2d2:	460c      	mov	r4, r1
 800f2d4:	d458      	bmi.n	800f388 <__sflush_r+0xc0>
 800f2d6:	684b      	ldr	r3, [r1, #4]
 800f2d8:	2b00      	cmp	r3, #0
 800f2da:	dc05      	bgt.n	800f2e8 <__sflush_r+0x20>
 800f2dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f2de:	2b00      	cmp	r3, #0
 800f2e0:	dc02      	bgt.n	800f2e8 <__sflush_r+0x20>
 800f2e2:	2000      	movs	r0, #0
 800f2e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f2e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f2ea:	2e00      	cmp	r6, #0
 800f2ec:	d0f9      	beq.n	800f2e2 <__sflush_r+0x1a>
 800f2ee:	2300      	movs	r3, #0
 800f2f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f2f4:	682f      	ldr	r7, [r5, #0]
 800f2f6:	602b      	str	r3, [r5, #0]
 800f2f8:	d032      	beq.n	800f360 <__sflush_r+0x98>
 800f2fa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f2fc:	89a3      	ldrh	r3, [r4, #12]
 800f2fe:	075a      	lsls	r2, r3, #29
 800f300:	d505      	bpl.n	800f30e <__sflush_r+0x46>
 800f302:	6863      	ldr	r3, [r4, #4]
 800f304:	1ac0      	subs	r0, r0, r3
 800f306:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f308:	b10b      	cbz	r3, 800f30e <__sflush_r+0x46>
 800f30a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f30c:	1ac0      	subs	r0, r0, r3
 800f30e:	2300      	movs	r3, #0
 800f310:	4602      	mov	r2, r0
 800f312:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f314:	6a21      	ldr	r1, [r4, #32]
 800f316:	4628      	mov	r0, r5
 800f318:	47b0      	blx	r6
 800f31a:	1c43      	adds	r3, r0, #1
 800f31c:	89a3      	ldrh	r3, [r4, #12]
 800f31e:	d106      	bne.n	800f32e <__sflush_r+0x66>
 800f320:	6829      	ldr	r1, [r5, #0]
 800f322:	291d      	cmp	r1, #29
 800f324:	d82c      	bhi.n	800f380 <__sflush_r+0xb8>
 800f326:	4a2a      	ldr	r2, [pc, #168]	; (800f3d0 <__sflush_r+0x108>)
 800f328:	40ca      	lsrs	r2, r1
 800f32a:	07d6      	lsls	r6, r2, #31
 800f32c:	d528      	bpl.n	800f380 <__sflush_r+0xb8>
 800f32e:	2200      	movs	r2, #0
 800f330:	6062      	str	r2, [r4, #4]
 800f332:	04d9      	lsls	r1, r3, #19
 800f334:	6922      	ldr	r2, [r4, #16]
 800f336:	6022      	str	r2, [r4, #0]
 800f338:	d504      	bpl.n	800f344 <__sflush_r+0x7c>
 800f33a:	1c42      	adds	r2, r0, #1
 800f33c:	d101      	bne.n	800f342 <__sflush_r+0x7a>
 800f33e:	682b      	ldr	r3, [r5, #0]
 800f340:	b903      	cbnz	r3, 800f344 <__sflush_r+0x7c>
 800f342:	6560      	str	r0, [r4, #84]	; 0x54
 800f344:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f346:	602f      	str	r7, [r5, #0]
 800f348:	2900      	cmp	r1, #0
 800f34a:	d0ca      	beq.n	800f2e2 <__sflush_r+0x1a>
 800f34c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f350:	4299      	cmp	r1, r3
 800f352:	d002      	beq.n	800f35a <__sflush_r+0x92>
 800f354:	4628      	mov	r0, r5
 800f356:	f7ff fa99 	bl	800e88c <_free_r>
 800f35a:	2000      	movs	r0, #0
 800f35c:	6360      	str	r0, [r4, #52]	; 0x34
 800f35e:	e7c1      	b.n	800f2e4 <__sflush_r+0x1c>
 800f360:	6a21      	ldr	r1, [r4, #32]
 800f362:	2301      	movs	r3, #1
 800f364:	4628      	mov	r0, r5
 800f366:	47b0      	blx	r6
 800f368:	1c41      	adds	r1, r0, #1
 800f36a:	d1c7      	bne.n	800f2fc <__sflush_r+0x34>
 800f36c:	682b      	ldr	r3, [r5, #0]
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d0c4      	beq.n	800f2fc <__sflush_r+0x34>
 800f372:	2b1d      	cmp	r3, #29
 800f374:	d001      	beq.n	800f37a <__sflush_r+0xb2>
 800f376:	2b16      	cmp	r3, #22
 800f378:	d101      	bne.n	800f37e <__sflush_r+0xb6>
 800f37a:	602f      	str	r7, [r5, #0]
 800f37c:	e7b1      	b.n	800f2e2 <__sflush_r+0x1a>
 800f37e:	89a3      	ldrh	r3, [r4, #12]
 800f380:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f384:	81a3      	strh	r3, [r4, #12]
 800f386:	e7ad      	b.n	800f2e4 <__sflush_r+0x1c>
 800f388:	690f      	ldr	r7, [r1, #16]
 800f38a:	2f00      	cmp	r7, #0
 800f38c:	d0a9      	beq.n	800f2e2 <__sflush_r+0x1a>
 800f38e:	0793      	lsls	r3, r2, #30
 800f390:	680e      	ldr	r6, [r1, #0]
 800f392:	bf08      	it	eq
 800f394:	694b      	ldreq	r3, [r1, #20]
 800f396:	600f      	str	r7, [r1, #0]
 800f398:	bf18      	it	ne
 800f39a:	2300      	movne	r3, #0
 800f39c:	eba6 0807 	sub.w	r8, r6, r7
 800f3a0:	608b      	str	r3, [r1, #8]
 800f3a2:	f1b8 0f00 	cmp.w	r8, #0
 800f3a6:	dd9c      	ble.n	800f2e2 <__sflush_r+0x1a>
 800f3a8:	6a21      	ldr	r1, [r4, #32]
 800f3aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f3ac:	4643      	mov	r3, r8
 800f3ae:	463a      	mov	r2, r7
 800f3b0:	4628      	mov	r0, r5
 800f3b2:	47b0      	blx	r6
 800f3b4:	2800      	cmp	r0, #0
 800f3b6:	dc06      	bgt.n	800f3c6 <__sflush_r+0xfe>
 800f3b8:	89a3      	ldrh	r3, [r4, #12]
 800f3ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f3be:	81a3      	strh	r3, [r4, #12]
 800f3c0:	f04f 30ff 	mov.w	r0, #4294967295
 800f3c4:	e78e      	b.n	800f2e4 <__sflush_r+0x1c>
 800f3c6:	4407      	add	r7, r0
 800f3c8:	eba8 0800 	sub.w	r8, r8, r0
 800f3cc:	e7e9      	b.n	800f3a2 <__sflush_r+0xda>
 800f3ce:	bf00      	nop
 800f3d0:	20400001 	.word	0x20400001

0800f3d4 <_fflush_r>:
 800f3d4:	b538      	push	{r3, r4, r5, lr}
 800f3d6:	690b      	ldr	r3, [r1, #16]
 800f3d8:	4605      	mov	r5, r0
 800f3da:	460c      	mov	r4, r1
 800f3dc:	b913      	cbnz	r3, 800f3e4 <_fflush_r+0x10>
 800f3de:	2500      	movs	r5, #0
 800f3e0:	4628      	mov	r0, r5
 800f3e2:	bd38      	pop	{r3, r4, r5, pc}
 800f3e4:	b118      	cbz	r0, 800f3ee <_fflush_r+0x1a>
 800f3e6:	6983      	ldr	r3, [r0, #24]
 800f3e8:	b90b      	cbnz	r3, 800f3ee <_fflush_r+0x1a>
 800f3ea:	f000 f887 	bl	800f4fc <__sinit>
 800f3ee:	4b14      	ldr	r3, [pc, #80]	; (800f440 <_fflush_r+0x6c>)
 800f3f0:	429c      	cmp	r4, r3
 800f3f2:	d11b      	bne.n	800f42c <_fflush_r+0x58>
 800f3f4:	686c      	ldr	r4, [r5, #4]
 800f3f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d0ef      	beq.n	800f3de <_fflush_r+0xa>
 800f3fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f400:	07d0      	lsls	r0, r2, #31
 800f402:	d404      	bmi.n	800f40e <_fflush_r+0x3a>
 800f404:	0599      	lsls	r1, r3, #22
 800f406:	d402      	bmi.n	800f40e <_fflush_r+0x3a>
 800f408:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f40a:	f000 f915 	bl	800f638 <__retarget_lock_acquire_recursive>
 800f40e:	4628      	mov	r0, r5
 800f410:	4621      	mov	r1, r4
 800f412:	f7ff ff59 	bl	800f2c8 <__sflush_r>
 800f416:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f418:	07da      	lsls	r2, r3, #31
 800f41a:	4605      	mov	r5, r0
 800f41c:	d4e0      	bmi.n	800f3e0 <_fflush_r+0xc>
 800f41e:	89a3      	ldrh	r3, [r4, #12]
 800f420:	059b      	lsls	r3, r3, #22
 800f422:	d4dd      	bmi.n	800f3e0 <_fflush_r+0xc>
 800f424:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f426:	f000 f908 	bl	800f63a <__retarget_lock_release_recursive>
 800f42a:	e7d9      	b.n	800f3e0 <_fflush_r+0xc>
 800f42c:	4b05      	ldr	r3, [pc, #20]	; (800f444 <_fflush_r+0x70>)
 800f42e:	429c      	cmp	r4, r3
 800f430:	d101      	bne.n	800f436 <_fflush_r+0x62>
 800f432:	68ac      	ldr	r4, [r5, #8]
 800f434:	e7df      	b.n	800f3f6 <_fflush_r+0x22>
 800f436:	4b04      	ldr	r3, [pc, #16]	; (800f448 <_fflush_r+0x74>)
 800f438:	429c      	cmp	r4, r3
 800f43a:	bf08      	it	eq
 800f43c:	68ec      	ldreq	r4, [r5, #12]
 800f43e:	e7da      	b.n	800f3f6 <_fflush_r+0x22>
 800f440:	08010324 	.word	0x08010324
 800f444:	08010344 	.word	0x08010344
 800f448:	08010304 	.word	0x08010304

0800f44c <std>:
 800f44c:	2300      	movs	r3, #0
 800f44e:	b510      	push	{r4, lr}
 800f450:	4604      	mov	r4, r0
 800f452:	e9c0 3300 	strd	r3, r3, [r0]
 800f456:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f45a:	6083      	str	r3, [r0, #8]
 800f45c:	8181      	strh	r1, [r0, #12]
 800f45e:	6643      	str	r3, [r0, #100]	; 0x64
 800f460:	81c2      	strh	r2, [r0, #14]
 800f462:	6183      	str	r3, [r0, #24]
 800f464:	4619      	mov	r1, r3
 800f466:	2208      	movs	r2, #8
 800f468:	305c      	adds	r0, #92	; 0x5c
 800f46a:	f7fb fdcb 	bl	800b004 <memset>
 800f46e:	4b05      	ldr	r3, [pc, #20]	; (800f484 <std+0x38>)
 800f470:	6263      	str	r3, [r4, #36]	; 0x24
 800f472:	4b05      	ldr	r3, [pc, #20]	; (800f488 <std+0x3c>)
 800f474:	62a3      	str	r3, [r4, #40]	; 0x28
 800f476:	4b05      	ldr	r3, [pc, #20]	; (800f48c <std+0x40>)
 800f478:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f47a:	4b05      	ldr	r3, [pc, #20]	; (800f490 <std+0x44>)
 800f47c:	6224      	str	r4, [r4, #32]
 800f47e:	6323      	str	r3, [r4, #48]	; 0x30
 800f480:	bd10      	pop	{r4, pc}
 800f482:	bf00      	nop
 800f484:	0800f7a1 	.word	0x0800f7a1
 800f488:	0800f7c3 	.word	0x0800f7c3
 800f48c:	0800f7fb 	.word	0x0800f7fb
 800f490:	0800f81f 	.word	0x0800f81f

0800f494 <_cleanup_r>:
 800f494:	4901      	ldr	r1, [pc, #4]	; (800f49c <_cleanup_r+0x8>)
 800f496:	f000 b8af 	b.w	800f5f8 <_fwalk_reent>
 800f49a:	bf00      	nop
 800f49c:	0800f3d5 	.word	0x0800f3d5

0800f4a0 <__sfmoreglue>:
 800f4a0:	b570      	push	{r4, r5, r6, lr}
 800f4a2:	2268      	movs	r2, #104	; 0x68
 800f4a4:	1e4d      	subs	r5, r1, #1
 800f4a6:	4355      	muls	r5, r2
 800f4a8:	460e      	mov	r6, r1
 800f4aa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f4ae:	f7ff fa59 	bl	800e964 <_malloc_r>
 800f4b2:	4604      	mov	r4, r0
 800f4b4:	b140      	cbz	r0, 800f4c8 <__sfmoreglue+0x28>
 800f4b6:	2100      	movs	r1, #0
 800f4b8:	e9c0 1600 	strd	r1, r6, [r0]
 800f4bc:	300c      	adds	r0, #12
 800f4be:	60a0      	str	r0, [r4, #8]
 800f4c0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f4c4:	f7fb fd9e 	bl	800b004 <memset>
 800f4c8:	4620      	mov	r0, r4
 800f4ca:	bd70      	pop	{r4, r5, r6, pc}

0800f4cc <__sfp_lock_acquire>:
 800f4cc:	4801      	ldr	r0, [pc, #4]	; (800f4d4 <__sfp_lock_acquire+0x8>)
 800f4ce:	f000 b8b3 	b.w	800f638 <__retarget_lock_acquire_recursive>
 800f4d2:	bf00      	nop
 800f4d4:	20000ac1 	.word	0x20000ac1

0800f4d8 <__sfp_lock_release>:
 800f4d8:	4801      	ldr	r0, [pc, #4]	; (800f4e0 <__sfp_lock_release+0x8>)
 800f4da:	f000 b8ae 	b.w	800f63a <__retarget_lock_release_recursive>
 800f4de:	bf00      	nop
 800f4e0:	20000ac1 	.word	0x20000ac1

0800f4e4 <__sinit_lock_acquire>:
 800f4e4:	4801      	ldr	r0, [pc, #4]	; (800f4ec <__sinit_lock_acquire+0x8>)
 800f4e6:	f000 b8a7 	b.w	800f638 <__retarget_lock_acquire_recursive>
 800f4ea:	bf00      	nop
 800f4ec:	20000ac2 	.word	0x20000ac2

0800f4f0 <__sinit_lock_release>:
 800f4f0:	4801      	ldr	r0, [pc, #4]	; (800f4f8 <__sinit_lock_release+0x8>)
 800f4f2:	f000 b8a2 	b.w	800f63a <__retarget_lock_release_recursive>
 800f4f6:	bf00      	nop
 800f4f8:	20000ac2 	.word	0x20000ac2

0800f4fc <__sinit>:
 800f4fc:	b510      	push	{r4, lr}
 800f4fe:	4604      	mov	r4, r0
 800f500:	f7ff fff0 	bl	800f4e4 <__sinit_lock_acquire>
 800f504:	69a3      	ldr	r3, [r4, #24]
 800f506:	b11b      	cbz	r3, 800f510 <__sinit+0x14>
 800f508:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f50c:	f7ff bff0 	b.w	800f4f0 <__sinit_lock_release>
 800f510:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800f514:	6523      	str	r3, [r4, #80]	; 0x50
 800f516:	4b13      	ldr	r3, [pc, #76]	; (800f564 <__sinit+0x68>)
 800f518:	4a13      	ldr	r2, [pc, #76]	; (800f568 <__sinit+0x6c>)
 800f51a:	681b      	ldr	r3, [r3, #0]
 800f51c:	62a2      	str	r2, [r4, #40]	; 0x28
 800f51e:	42a3      	cmp	r3, r4
 800f520:	bf04      	itt	eq
 800f522:	2301      	moveq	r3, #1
 800f524:	61a3      	streq	r3, [r4, #24]
 800f526:	4620      	mov	r0, r4
 800f528:	f000 f820 	bl	800f56c <__sfp>
 800f52c:	6060      	str	r0, [r4, #4]
 800f52e:	4620      	mov	r0, r4
 800f530:	f000 f81c 	bl	800f56c <__sfp>
 800f534:	60a0      	str	r0, [r4, #8]
 800f536:	4620      	mov	r0, r4
 800f538:	f000 f818 	bl	800f56c <__sfp>
 800f53c:	2200      	movs	r2, #0
 800f53e:	60e0      	str	r0, [r4, #12]
 800f540:	2104      	movs	r1, #4
 800f542:	6860      	ldr	r0, [r4, #4]
 800f544:	f7ff ff82 	bl	800f44c <std>
 800f548:	68a0      	ldr	r0, [r4, #8]
 800f54a:	2201      	movs	r2, #1
 800f54c:	2109      	movs	r1, #9
 800f54e:	f7ff ff7d 	bl	800f44c <std>
 800f552:	68e0      	ldr	r0, [r4, #12]
 800f554:	2202      	movs	r2, #2
 800f556:	2112      	movs	r1, #18
 800f558:	f7ff ff78 	bl	800f44c <std>
 800f55c:	2301      	movs	r3, #1
 800f55e:	61a3      	str	r3, [r4, #24]
 800f560:	e7d2      	b.n	800f508 <__sinit+0xc>
 800f562:	bf00      	nop
 800f564:	0800fec0 	.word	0x0800fec0
 800f568:	0800f495 	.word	0x0800f495

0800f56c <__sfp>:
 800f56c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f56e:	4607      	mov	r7, r0
 800f570:	f7ff ffac 	bl	800f4cc <__sfp_lock_acquire>
 800f574:	4b1e      	ldr	r3, [pc, #120]	; (800f5f0 <__sfp+0x84>)
 800f576:	681e      	ldr	r6, [r3, #0]
 800f578:	69b3      	ldr	r3, [r6, #24]
 800f57a:	b913      	cbnz	r3, 800f582 <__sfp+0x16>
 800f57c:	4630      	mov	r0, r6
 800f57e:	f7ff ffbd 	bl	800f4fc <__sinit>
 800f582:	3648      	adds	r6, #72	; 0x48
 800f584:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f588:	3b01      	subs	r3, #1
 800f58a:	d503      	bpl.n	800f594 <__sfp+0x28>
 800f58c:	6833      	ldr	r3, [r6, #0]
 800f58e:	b30b      	cbz	r3, 800f5d4 <__sfp+0x68>
 800f590:	6836      	ldr	r6, [r6, #0]
 800f592:	e7f7      	b.n	800f584 <__sfp+0x18>
 800f594:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f598:	b9d5      	cbnz	r5, 800f5d0 <__sfp+0x64>
 800f59a:	4b16      	ldr	r3, [pc, #88]	; (800f5f4 <__sfp+0x88>)
 800f59c:	60e3      	str	r3, [r4, #12]
 800f59e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800f5a2:	6665      	str	r5, [r4, #100]	; 0x64
 800f5a4:	f000 f847 	bl	800f636 <__retarget_lock_init_recursive>
 800f5a8:	f7ff ff96 	bl	800f4d8 <__sfp_lock_release>
 800f5ac:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800f5b0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800f5b4:	6025      	str	r5, [r4, #0]
 800f5b6:	61a5      	str	r5, [r4, #24]
 800f5b8:	2208      	movs	r2, #8
 800f5ba:	4629      	mov	r1, r5
 800f5bc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f5c0:	f7fb fd20 	bl	800b004 <memset>
 800f5c4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f5c8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f5cc:	4620      	mov	r0, r4
 800f5ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f5d0:	3468      	adds	r4, #104	; 0x68
 800f5d2:	e7d9      	b.n	800f588 <__sfp+0x1c>
 800f5d4:	2104      	movs	r1, #4
 800f5d6:	4638      	mov	r0, r7
 800f5d8:	f7ff ff62 	bl	800f4a0 <__sfmoreglue>
 800f5dc:	4604      	mov	r4, r0
 800f5de:	6030      	str	r0, [r6, #0]
 800f5e0:	2800      	cmp	r0, #0
 800f5e2:	d1d5      	bne.n	800f590 <__sfp+0x24>
 800f5e4:	f7ff ff78 	bl	800f4d8 <__sfp_lock_release>
 800f5e8:	230c      	movs	r3, #12
 800f5ea:	603b      	str	r3, [r7, #0]
 800f5ec:	e7ee      	b.n	800f5cc <__sfp+0x60>
 800f5ee:	bf00      	nop
 800f5f0:	0800fec0 	.word	0x0800fec0
 800f5f4:	ffff0001 	.word	0xffff0001

0800f5f8 <_fwalk_reent>:
 800f5f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f5fc:	4606      	mov	r6, r0
 800f5fe:	4688      	mov	r8, r1
 800f600:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f604:	2700      	movs	r7, #0
 800f606:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f60a:	f1b9 0901 	subs.w	r9, r9, #1
 800f60e:	d505      	bpl.n	800f61c <_fwalk_reent+0x24>
 800f610:	6824      	ldr	r4, [r4, #0]
 800f612:	2c00      	cmp	r4, #0
 800f614:	d1f7      	bne.n	800f606 <_fwalk_reent+0xe>
 800f616:	4638      	mov	r0, r7
 800f618:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f61c:	89ab      	ldrh	r3, [r5, #12]
 800f61e:	2b01      	cmp	r3, #1
 800f620:	d907      	bls.n	800f632 <_fwalk_reent+0x3a>
 800f622:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f626:	3301      	adds	r3, #1
 800f628:	d003      	beq.n	800f632 <_fwalk_reent+0x3a>
 800f62a:	4629      	mov	r1, r5
 800f62c:	4630      	mov	r0, r6
 800f62e:	47c0      	blx	r8
 800f630:	4307      	orrs	r7, r0
 800f632:	3568      	adds	r5, #104	; 0x68
 800f634:	e7e9      	b.n	800f60a <_fwalk_reent+0x12>

0800f636 <__retarget_lock_init_recursive>:
 800f636:	4770      	bx	lr

0800f638 <__retarget_lock_acquire_recursive>:
 800f638:	4770      	bx	lr

0800f63a <__retarget_lock_release_recursive>:
 800f63a:	4770      	bx	lr

0800f63c <__swhatbuf_r>:
 800f63c:	b570      	push	{r4, r5, r6, lr}
 800f63e:	460e      	mov	r6, r1
 800f640:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f644:	2900      	cmp	r1, #0
 800f646:	b096      	sub	sp, #88	; 0x58
 800f648:	4614      	mov	r4, r2
 800f64a:	461d      	mov	r5, r3
 800f64c:	da08      	bge.n	800f660 <__swhatbuf_r+0x24>
 800f64e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800f652:	2200      	movs	r2, #0
 800f654:	602a      	str	r2, [r5, #0]
 800f656:	061a      	lsls	r2, r3, #24
 800f658:	d410      	bmi.n	800f67c <__swhatbuf_r+0x40>
 800f65a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f65e:	e00e      	b.n	800f67e <__swhatbuf_r+0x42>
 800f660:	466a      	mov	r2, sp
 800f662:	f000 f903 	bl	800f86c <_fstat_r>
 800f666:	2800      	cmp	r0, #0
 800f668:	dbf1      	blt.n	800f64e <__swhatbuf_r+0x12>
 800f66a:	9a01      	ldr	r2, [sp, #4]
 800f66c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f670:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f674:	425a      	negs	r2, r3
 800f676:	415a      	adcs	r2, r3
 800f678:	602a      	str	r2, [r5, #0]
 800f67a:	e7ee      	b.n	800f65a <__swhatbuf_r+0x1e>
 800f67c:	2340      	movs	r3, #64	; 0x40
 800f67e:	2000      	movs	r0, #0
 800f680:	6023      	str	r3, [r4, #0]
 800f682:	b016      	add	sp, #88	; 0x58
 800f684:	bd70      	pop	{r4, r5, r6, pc}
	...

0800f688 <__smakebuf_r>:
 800f688:	898b      	ldrh	r3, [r1, #12]
 800f68a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f68c:	079d      	lsls	r5, r3, #30
 800f68e:	4606      	mov	r6, r0
 800f690:	460c      	mov	r4, r1
 800f692:	d507      	bpl.n	800f6a4 <__smakebuf_r+0x1c>
 800f694:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f698:	6023      	str	r3, [r4, #0]
 800f69a:	6123      	str	r3, [r4, #16]
 800f69c:	2301      	movs	r3, #1
 800f69e:	6163      	str	r3, [r4, #20]
 800f6a0:	b002      	add	sp, #8
 800f6a2:	bd70      	pop	{r4, r5, r6, pc}
 800f6a4:	ab01      	add	r3, sp, #4
 800f6a6:	466a      	mov	r2, sp
 800f6a8:	f7ff ffc8 	bl	800f63c <__swhatbuf_r>
 800f6ac:	9900      	ldr	r1, [sp, #0]
 800f6ae:	4605      	mov	r5, r0
 800f6b0:	4630      	mov	r0, r6
 800f6b2:	f7ff f957 	bl	800e964 <_malloc_r>
 800f6b6:	b948      	cbnz	r0, 800f6cc <__smakebuf_r+0x44>
 800f6b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f6bc:	059a      	lsls	r2, r3, #22
 800f6be:	d4ef      	bmi.n	800f6a0 <__smakebuf_r+0x18>
 800f6c0:	f023 0303 	bic.w	r3, r3, #3
 800f6c4:	f043 0302 	orr.w	r3, r3, #2
 800f6c8:	81a3      	strh	r3, [r4, #12]
 800f6ca:	e7e3      	b.n	800f694 <__smakebuf_r+0xc>
 800f6cc:	4b0d      	ldr	r3, [pc, #52]	; (800f704 <__smakebuf_r+0x7c>)
 800f6ce:	62b3      	str	r3, [r6, #40]	; 0x28
 800f6d0:	89a3      	ldrh	r3, [r4, #12]
 800f6d2:	6020      	str	r0, [r4, #0]
 800f6d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f6d8:	81a3      	strh	r3, [r4, #12]
 800f6da:	9b00      	ldr	r3, [sp, #0]
 800f6dc:	6163      	str	r3, [r4, #20]
 800f6de:	9b01      	ldr	r3, [sp, #4]
 800f6e0:	6120      	str	r0, [r4, #16]
 800f6e2:	b15b      	cbz	r3, 800f6fc <__smakebuf_r+0x74>
 800f6e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f6e8:	4630      	mov	r0, r6
 800f6ea:	f000 f8d1 	bl	800f890 <_isatty_r>
 800f6ee:	b128      	cbz	r0, 800f6fc <__smakebuf_r+0x74>
 800f6f0:	89a3      	ldrh	r3, [r4, #12]
 800f6f2:	f023 0303 	bic.w	r3, r3, #3
 800f6f6:	f043 0301 	orr.w	r3, r3, #1
 800f6fa:	81a3      	strh	r3, [r4, #12]
 800f6fc:	89a0      	ldrh	r0, [r4, #12]
 800f6fe:	4305      	orrs	r5, r0
 800f700:	81a5      	strh	r5, [r4, #12]
 800f702:	e7cd      	b.n	800f6a0 <__smakebuf_r+0x18>
 800f704:	0800f495 	.word	0x0800f495

0800f708 <_malloc_usable_size_r>:
 800f708:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f70c:	1f18      	subs	r0, r3, #4
 800f70e:	2b00      	cmp	r3, #0
 800f710:	bfbc      	itt	lt
 800f712:	580b      	ldrlt	r3, [r1, r0]
 800f714:	18c0      	addlt	r0, r0, r3
 800f716:	4770      	bx	lr

0800f718 <_raise_r>:
 800f718:	291f      	cmp	r1, #31
 800f71a:	b538      	push	{r3, r4, r5, lr}
 800f71c:	4604      	mov	r4, r0
 800f71e:	460d      	mov	r5, r1
 800f720:	d904      	bls.n	800f72c <_raise_r+0x14>
 800f722:	2316      	movs	r3, #22
 800f724:	6003      	str	r3, [r0, #0]
 800f726:	f04f 30ff 	mov.w	r0, #4294967295
 800f72a:	bd38      	pop	{r3, r4, r5, pc}
 800f72c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f72e:	b112      	cbz	r2, 800f736 <_raise_r+0x1e>
 800f730:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f734:	b94b      	cbnz	r3, 800f74a <_raise_r+0x32>
 800f736:	4620      	mov	r0, r4
 800f738:	f000 f830 	bl	800f79c <_getpid_r>
 800f73c:	462a      	mov	r2, r5
 800f73e:	4601      	mov	r1, r0
 800f740:	4620      	mov	r0, r4
 800f742:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f746:	f000 b817 	b.w	800f778 <_kill_r>
 800f74a:	2b01      	cmp	r3, #1
 800f74c:	d00a      	beq.n	800f764 <_raise_r+0x4c>
 800f74e:	1c59      	adds	r1, r3, #1
 800f750:	d103      	bne.n	800f75a <_raise_r+0x42>
 800f752:	2316      	movs	r3, #22
 800f754:	6003      	str	r3, [r0, #0]
 800f756:	2001      	movs	r0, #1
 800f758:	e7e7      	b.n	800f72a <_raise_r+0x12>
 800f75a:	2400      	movs	r4, #0
 800f75c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f760:	4628      	mov	r0, r5
 800f762:	4798      	blx	r3
 800f764:	2000      	movs	r0, #0
 800f766:	e7e0      	b.n	800f72a <_raise_r+0x12>

0800f768 <raise>:
 800f768:	4b02      	ldr	r3, [pc, #8]	; (800f774 <raise+0xc>)
 800f76a:	4601      	mov	r1, r0
 800f76c:	6818      	ldr	r0, [r3, #0]
 800f76e:	f7ff bfd3 	b.w	800f718 <_raise_r>
 800f772:	bf00      	nop
 800f774:	2000019c 	.word	0x2000019c

0800f778 <_kill_r>:
 800f778:	b538      	push	{r3, r4, r5, lr}
 800f77a:	4d07      	ldr	r5, [pc, #28]	; (800f798 <_kill_r+0x20>)
 800f77c:	2300      	movs	r3, #0
 800f77e:	4604      	mov	r4, r0
 800f780:	4608      	mov	r0, r1
 800f782:	4611      	mov	r1, r2
 800f784:	602b      	str	r3, [r5, #0]
 800f786:	f7f3 fac5 	bl	8002d14 <_kill>
 800f78a:	1c43      	adds	r3, r0, #1
 800f78c:	d102      	bne.n	800f794 <_kill_r+0x1c>
 800f78e:	682b      	ldr	r3, [r5, #0]
 800f790:	b103      	cbz	r3, 800f794 <_kill_r+0x1c>
 800f792:	6023      	str	r3, [r4, #0]
 800f794:	bd38      	pop	{r3, r4, r5, pc}
 800f796:	bf00      	nop
 800f798:	20000abc 	.word	0x20000abc

0800f79c <_getpid_r>:
 800f79c:	f7f3 bab2 	b.w	8002d04 <_getpid>

0800f7a0 <__sread>:
 800f7a0:	b510      	push	{r4, lr}
 800f7a2:	460c      	mov	r4, r1
 800f7a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f7a8:	f000 f894 	bl	800f8d4 <_read_r>
 800f7ac:	2800      	cmp	r0, #0
 800f7ae:	bfab      	itete	ge
 800f7b0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f7b2:	89a3      	ldrhlt	r3, [r4, #12]
 800f7b4:	181b      	addge	r3, r3, r0
 800f7b6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f7ba:	bfac      	ite	ge
 800f7bc:	6563      	strge	r3, [r4, #84]	; 0x54
 800f7be:	81a3      	strhlt	r3, [r4, #12]
 800f7c0:	bd10      	pop	{r4, pc}

0800f7c2 <__swrite>:
 800f7c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f7c6:	461f      	mov	r7, r3
 800f7c8:	898b      	ldrh	r3, [r1, #12]
 800f7ca:	05db      	lsls	r3, r3, #23
 800f7cc:	4605      	mov	r5, r0
 800f7ce:	460c      	mov	r4, r1
 800f7d0:	4616      	mov	r6, r2
 800f7d2:	d505      	bpl.n	800f7e0 <__swrite+0x1e>
 800f7d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f7d8:	2302      	movs	r3, #2
 800f7da:	2200      	movs	r2, #0
 800f7dc:	f000 f868 	bl	800f8b0 <_lseek_r>
 800f7e0:	89a3      	ldrh	r3, [r4, #12]
 800f7e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f7e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f7ea:	81a3      	strh	r3, [r4, #12]
 800f7ec:	4632      	mov	r2, r6
 800f7ee:	463b      	mov	r3, r7
 800f7f0:	4628      	mov	r0, r5
 800f7f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f7f6:	f000 b817 	b.w	800f828 <_write_r>

0800f7fa <__sseek>:
 800f7fa:	b510      	push	{r4, lr}
 800f7fc:	460c      	mov	r4, r1
 800f7fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f802:	f000 f855 	bl	800f8b0 <_lseek_r>
 800f806:	1c43      	adds	r3, r0, #1
 800f808:	89a3      	ldrh	r3, [r4, #12]
 800f80a:	bf15      	itete	ne
 800f80c:	6560      	strne	r0, [r4, #84]	; 0x54
 800f80e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f812:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f816:	81a3      	strheq	r3, [r4, #12]
 800f818:	bf18      	it	ne
 800f81a:	81a3      	strhne	r3, [r4, #12]
 800f81c:	bd10      	pop	{r4, pc}

0800f81e <__sclose>:
 800f81e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f822:	f000 b813 	b.w	800f84c <_close_r>
	...

0800f828 <_write_r>:
 800f828:	b538      	push	{r3, r4, r5, lr}
 800f82a:	4d07      	ldr	r5, [pc, #28]	; (800f848 <_write_r+0x20>)
 800f82c:	4604      	mov	r4, r0
 800f82e:	4608      	mov	r0, r1
 800f830:	4611      	mov	r1, r2
 800f832:	2200      	movs	r2, #0
 800f834:	602a      	str	r2, [r5, #0]
 800f836:	461a      	mov	r2, r3
 800f838:	f7f3 faa3 	bl	8002d82 <_write>
 800f83c:	1c43      	adds	r3, r0, #1
 800f83e:	d102      	bne.n	800f846 <_write_r+0x1e>
 800f840:	682b      	ldr	r3, [r5, #0]
 800f842:	b103      	cbz	r3, 800f846 <_write_r+0x1e>
 800f844:	6023      	str	r3, [r4, #0]
 800f846:	bd38      	pop	{r3, r4, r5, pc}
 800f848:	20000abc 	.word	0x20000abc

0800f84c <_close_r>:
 800f84c:	b538      	push	{r3, r4, r5, lr}
 800f84e:	4d06      	ldr	r5, [pc, #24]	; (800f868 <_close_r+0x1c>)
 800f850:	2300      	movs	r3, #0
 800f852:	4604      	mov	r4, r0
 800f854:	4608      	mov	r0, r1
 800f856:	602b      	str	r3, [r5, #0]
 800f858:	f7f3 faaf 	bl	8002dba <_close>
 800f85c:	1c43      	adds	r3, r0, #1
 800f85e:	d102      	bne.n	800f866 <_close_r+0x1a>
 800f860:	682b      	ldr	r3, [r5, #0]
 800f862:	b103      	cbz	r3, 800f866 <_close_r+0x1a>
 800f864:	6023      	str	r3, [r4, #0]
 800f866:	bd38      	pop	{r3, r4, r5, pc}
 800f868:	20000abc 	.word	0x20000abc

0800f86c <_fstat_r>:
 800f86c:	b538      	push	{r3, r4, r5, lr}
 800f86e:	4d07      	ldr	r5, [pc, #28]	; (800f88c <_fstat_r+0x20>)
 800f870:	2300      	movs	r3, #0
 800f872:	4604      	mov	r4, r0
 800f874:	4608      	mov	r0, r1
 800f876:	4611      	mov	r1, r2
 800f878:	602b      	str	r3, [r5, #0]
 800f87a:	f7f3 faaa 	bl	8002dd2 <_fstat>
 800f87e:	1c43      	adds	r3, r0, #1
 800f880:	d102      	bne.n	800f888 <_fstat_r+0x1c>
 800f882:	682b      	ldr	r3, [r5, #0]
 800f884:	b103      	cbz	r3, 800f888 <_fstat_r+0x1c>
 800f886:	6023      	str	r3, [r4, #0]
 800f888:	bd38      	pop	{r3, r4, r5, pc}
 800f88a:	bf00      	nop
 800f88c:	20000abc 	.word	0x20000abc

0800f890 <_isatty_r>:
 800f890:	b538      	push	{r3, r4, r5, lr}
 800f892:	4d06      	ldr	r5, [pc, #24]	; (800f8ac <_isatty_r+0x1c>)
 800f894:	2300      	movs	r3, #0
 800f896:	4604      	mov	r4, r0
 800f898:	4608      	mov	r0, r1
 800f89a:	602b      	str	r3, [r5, #0]
 800f89c:	f7f3 faa9 	bl	8002df2 <_isatty>
 800f8a0:	1c43      	adds	r3, r0, #1
 800f8a2:	d102      	bne.n	800f8aa <_isatty_r+0x1a>
 800f8a4:	682b      	ldr	r3, [r5, #0]
 800f8a6:	b103      	cbz	r3, 800f8aa <_isatty_r+0x1a>
 800f8a8:	6023      	str	r3, [r4, #0]
 800f8aa:	bd38      	pop	{r3, r4, r5, pc}
 800f8ac:	20000abc 	.word	0x20000abc

0800f8b0 <_lseek_r>:
 800f8b0:	b538      	push	{r3, r4, r5, lr}
 800f8b2:	4d07      	ldr	r5, [pc, #28]	; (800f8d0 <_lseek_r+0x20>)
 800f8b4:	4604      	mov	r4, r0
 800f8b6:	4608      	mov	r0, r1
 800f8b8:	4611      	mov	r1, r2
 800f8ba:	2200      	movs	r2, #0
 800f8bc:	602a      	str	r2, [r5, #0]
 800f8be:	461a      	mov	r2, r3
 800f8c0:	f7f3 faa2 	bl	8002e08 <_lseek>
 800f8c4:	1c43      	adds	r3, r0, #1
 800f8c6:	d102      	bne.n	800f8ce <_lseek_r+0x1e>
 800f8c8:	682b      	ldr	r3, [r5, #0]
 800f8ca:	b103      	cbz	r3, 800f8ce <_lseek_r+0x1e>
 800f8cc:	6023      	str	r3, [r4, #0]
 800f8ce:	bd38      	pop	{r3, r4, r5, pc}
 800f8d0:	20000abc 	.word	0x20000abc

0800f8d4 <_read_r>:
 800f8d4:	b538      	push	{r3, r4, r5, lr}
 800f8d6:	4d07      	ldr	r5, [pc, #28]	; (800f8f4 <_read_r+0x20>)
 800f8d8:	4604      	mov	r4, r0
 800f8da:	4608      	mov	r0, r1
 800f8dc:	4611      	mov	r1, r2
 800f8de:	2200      	movs	r2, #0
 800f8e0:	602a      	str	r2, [r5, #0]
 800f8e2:	461a      	mov	r2, r3
 800f8e4:	f7f3 fa30 	bl	8002d48 <_read>
 800f8e8:	1c43      	adds	r3, r0, #1
 800f8ea:	d102      	bne.n	800f8f2 <_read_r+0x1e>
 800f8ec:	682b      	ldr	r3, [r5, #0]
 800f8ee:	b103      	cbz	r3, 800f8f2 <_read_r+0x1e>
 800f8f0:	6023      	str	r3, [r4, #0]
 800f8f2:	bd38      	pop	{r3, r4, r5, pc}
 800f8f4:	20000abc 	.word	0x20000abc

0800f8f8 <atan2f>:
 800f8f8:	f000 b81e 	b.w	800f938 <__ieee754_atan2f>

0800f8fc <sqrtf>:
 800f8fc:	b508      	push	{r3, lr}
 800f8fe:	ed2d 8b02 	vpush	{d8}
 800f902:	eeb0 8a40 	vmov.f32	s16, s0
 800f906:	f000 f8b7 	bl	800fa78 <__ieee754_sqrtf>
 800f90a:	eeb4 8a48 	vcmp.f32	s16, s16
 800f90e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f912:	d60c      	bvs.n	800f92e <sqrtf+0x32>
 800f914:	eddf 8a07 	vldr	s17, [pc, #28]	; 800f934 <sqrtf+0x38>
 800f918:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800f91c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f920:	d505      	bpl.n	800f92e <sqrtf+0x32>
 800f922:	f7fb fb45 	bl	800afb0 <__errno>
 800f926:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800f92a:	2321      	movs	r3, #33	; 0x21
 800f92c:	6003      	str	r3, [r0, #0]
 800f92e:	ecbd 8b02 	vpop	{d8}
 800f932:	bd08      	pop	{r3, pc}
 800f934:	00000000 	.word	0x00000000

0800f938 <__ieee754_atan2f>:
 800f938:	ee10 2a90 	vmov	r2, s1
 800f93c:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800f940:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800f944:	b510      	push	{r4, lr}
 800f946:	eef0 7a40 	vmov.f32	s15, s0
 800f94a:	dc06      	bgt.n	800f95a <__ieee754_atan2f+0x22>
 800f94c:	ee10 0a10 	vmov	r0, s0
 800f950:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800f954:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800f958:	dd04      	ble.n	800f964 <__ieee754_atan2f+0x2c>
 800f95a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800f95e:	eeb0 0a67 	vmov.f32	s0, s15
 800f962:	bd10      	pop	{r4, pc}
 800f964:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 800f968:	d103      	bne.n	800f972 <__ieee754_atan2f+0x3a>
 800f96a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f96e:	f000 b887 	b.w	800fa80 <atanf>
 800f972:	1794      	asrs	r4, r2, #30
 800f974:	f004 0402 	and.w	r4, r4, #2
 800f978:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800f97c:	b943      	cbnz	r3, 800f990 <__ieee754_atan2f+0x58>
 800f97e:	2c02      	cmp	r4, #2
 800f980:	d05e      	beq.n	800fa40 <__ieee754_atan2f+0x108>
 800f982:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800fa54 <__ieee754_atan2f+0x11c>
 800f986:	2c03      	cmp	r4, #3
 800f988:	bf08      	it	eq
 800f98a:	eef0 7a47 	vmoveq.f32	s15, s14
 800f98e:	e7e6      	b.n	800f95e <__ieee754_atan2f+0x26>
 800f990:	b941      	cbnz	r1, 800f9a4 <__ieee754_atan2f+0x6c>
 800f992:	eddf 7a31 	vldr	s15, [pc, #196]	; 800fa58 <__ieee754_atan2f+0x120>
 800f996:	ed9f 0a31 	vldr	s0, [pc, #196]	; 800fa5c <__ieee754_atan2f+0x124>
 800f99a:	2800      	cmp	r0, #0
 800f99c:	bfb8      	it	lt
 800f99e:	eef0 7a40 	vmovlt.f32	s15, s0
 800f9a2:	e7dc      	b.n	800f95e <__ieee754_atan2f+0x26>
 800f9a4:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800f9a8:	d110      	bne.n	800f9cc <__ieee754_atan2f+0x94>
 800f9aa:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800f9ae:	f104 34ff 	add.w	r4, r4, #4294967295
 800f9b2:	d107      	bne.n	800f9c4 <__ieee754_atan2f+0x8c>
 800f9b4:	2c02      	cmp	r4, #2
 800f9b6:	d846      	bhi.n	800fa46 <__ieee754_atan2f+0x10e>
 800f9b8:	4b29      	ldr	r3, [pc, #164]	; (800fa60 <__ieee754_atan2f+0x128>)
 800f9ba:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f9be:	edd4 7a00 	vldr	s15, [r4]
 800f9c2:	e7cc      	b.n	800f95e <__ieee754_atan2f+0x26>
 800f9c4:	2c02      	cmp	r4, #2
 800f9c6:	d841      	bhi.n	800fa4c <__ieee754_atan2f+0x114>
 800f9c8:	4b26      	ldr	r3, [pc, #152]	; (800fa64 <__ieee754_atan2f+0x12c>)
 800f9ca:	e7f6      	b.n	800f9ba <__ieee754_atan2f+0x82>
 800f9cc:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800f9d0:	d0df      	beq.n	800f992 <__ieee754_atan2f+0x5a>
 800f9d2:	1a5b      	subs	r3, r3, r1
 800f9d4:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 800f9d8:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800f9dc:	da1a      	bge.n	800fa14 <__ieee754_atan2f+0xdc>
 800f9de:	2a00      	cmp	r2, #0
 800f9e0:	da01      	bge.n	800f9e6 <__ieee754_atan2f+0xae>
 800f9e2:	313c      	adds	r1, #60	; 0x3c
 800f9e4:	db19      	blt.n	800fa1a <__ieee754_atan2f+0xe2>
 800f9e6:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800f9ea:	f000 f91d 	bl	800fc28 <fabsf>
 800f9ee:	f000 f847 	bl	800fa80 <atanf>
 800f9f2:	eef0 7a40 	vmov.f32	s15, s0
 800f9f6:	2c01      	cmp	r4, #1
 800f9f8:	d012      	beq.n	800fa20 <__ieee754_atan2f+0xe8>
 800f9fa:	2c02      	cmp	r4, #2
 800f9fc:	d017      	beq.n	800fa2e <__ieee754_atan2f+0xf6>
 800f9fe:	2c00      	cmp	r4, #0
 800fa00:	d0ad      	beq.n	800f95e <__ieee754_atan2f+0x26>
 800fa02:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800fa68 <__ieee754_atan2f+0x130>
 800fa06:	ee77 7a80 	vadd.f32	s15, s15, s0
 800fa0a:	ed9f 0a18 	vldr	s0, [pc, #96]	; 800fa6c <__ieee754_atan2f+0x134>
 800fa0e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800fa12:	e7a4      	b.n	800f95e <__ieee754_atan2f+0x26>
 800fa14:	eddf 7a10 	vldr	s15, [pc, #64]	; 800fa58 <__ieee754_atan2f+0x120>
 800fa18:	e7ed      	b.n	800f9f6 <__ieee754_atan2f+0xbe>
 800fa1a:	eddf 7a15 	vldr	s15, [pc, #84]	; 800fa70 <__ieee754_atan2f+0x138>
 800fa1e:	e7ea      	b.n	800f9f6 <__ieee754_atan2f+0xbe>
 800fa20:	ee17 3a90 	vmov	r3, s15
 800fa24:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800fa28:	ee07 3a90 	vmov	s15, r3
 800fa2c:	e797      	b.n	800f95e <__ieee754_atan2f+0x26>
 800fa2e:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800fa68 <__ieee754_atan2f+0x130>
 800fa32:	ee77 7a80 	vadd.f32	s15, s15, s0
 800fa36:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 800fa6c <__ieee754_atan2f+0x134>
 800fa3a:	ee70 7a67 	vsub.f32	s15, s0, s15
 800fa3e:	e78e      	b.n	800f95e <__ieee754_atan2f+0x26>
 800fa40:	eddf 7a0a 	vldr	s15, [pc, #40]	; 800fa6c <__ieee754_atan2f+0x134>
 800fa44:	e78b      	b.n	800f95e <__ieee754_atan2f+0x26>
 800fa46:	eddf 7a0b 	vldr	s15, [pc, #44]	; 800fa74 <__ieee754_atan2f+0x13c>
 800fa4a:	e788      	b.n	800f95e <__ieee754_atan2f+0x26>
 800fa4c:	eddf 7a08 	vldr	s15, [pc, #32]	; 800fa70 <__ieee754_atan2f+0x138>
 800fa50:	e785      	b.n	800f95e <__ieee754_atan2f+0x26>
 800fa52:	bf00      	nop
 800fa54:	c0490fdb 	.word	0xc0490fdb
 800fa58:	3fc90fdb 	.word	0x3fc90fdb
 800fa5c:	bfc90fdb 	.word	0xbfc90fdb
 800fa60:	08010364 	.word	0x08010364
 800fa64:	08010370 	.word	0x08010370
 800fa68:	33bbbd2e 	.word	0x33bbbd2e
 800fa6c:	40490fdb 	.word	0x40490fdb
 800fa70:	00000000 	.word	0x00000000
 800fa74:	3f490fdb 	.word	0x3f490fdb

0800fa78 <__ieee754_sqrtf>:
 800fa78:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800fa7c:	4770      	bx	lr
	...

0800fa80 <atanf>:
 800fa80:	b538      	push	{r3, r4, r5, lr}
 800fa82:	ee10 5a10 	vmov	r5, s0
 800fa86:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800fa8a:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 800fa8e:	eef0 7a40 	vmov.f32	s15, s0
 800fa92:	db10      	blt.n	800fab6 <atanf+0x36>
 800fa94:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800fa98:	dd04      	ble.n	800faa4 <atanf+0x24>
 800fa9a:	ee70 7a00 	vadd.f32	s15, s0, s0
 800fa9e:	eeb0 0a67 	vmov.f32	s0, s15
 800faa2:	bd38      	pop	{r3, r4, r5, pc}
 800faa4:	eddf 7a4d 	vldr	s15, [pc, #308]	; 800fbdc <atanf+0x15c>
 800faa8:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 800fbe0 <atanf+0x160>
 800faac:	2d00      	cmp	r5, #0
 800faae:	bfd8      	it	le
 800fab0:	eef0 7a40 	vmovle.f32	s15, s0
 800fab4:	e7f3      	b.n	800fa9e <atanf+0x1e>
 800fab6:	4b4b      	ldr	r3, [pc, #300]	; (800fbe4 <atanf+0x164>)
 800fab8:	429c      	cmp	r4, r3
 800faba:	dc10      	bgt.n	800fade <atanf+0x5e>
 800fabc:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 800fac0:	da0a      	bge.n	800fad8 <atanf+0x58>
 800fac2:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800fbe8 <atanf+0x168>
 800fac6:	ee30 7a07 	vadd.f32	s14, s0, s14
 800faca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800face:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800fad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fad6:	dce2      	bgt.n	800fa9e <atanf+0x1e>
 800fad8:	f04f 33ff 	mov.w	r3, #4294967295
 800fadc:	e013      	b.n	800fb06 <atanf+0x86>
 800fade:	f000 f8a3 	bl	800fc28 <fabsf>
 800fae2:	4b42      	ldr	r3, [pc, #264]	; (800fbec <atanf+0x16c>)
 800fae4:	429c      	cmp	r4, r3
 800fae6:	dc4f      	bgt.n	800fb88 <atanf+0x108>
 800fae8:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800faec:	429c      	cmp	r4, r3
 800faee:	dc41      	bgt.n	800fb74 <atanf+0xf4>
 800faf0:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800faf4:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800faf8:	eea0 7a27 	vfma.f32	s14, s0, s15
 800fafc:	2300      	movs	r3, #0
 800fafe:	ee30 0a27 	vadd.f32	s0, s0, s15
 800fb02:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800fb06:	1c5a      	adds	r2, r3, #1
 800fb08:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800fb0c:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800fbf0 <atanf+0x170>
 800fb10:	eddf 5a38 	vldr	s11, [pc, #224]	; 800fbf4 <atanf+0x174>
 800fb14:	ed9f 5a38 	vldr	s10, [pc, #224]	; 800fbf8 <atanf+0x178>
 800fb18:	ee66 6a06 	vmul.f32	s13, s12, s12
 800fb1c:	eee6 5a87 	vfma.f32	s11, s13, s14
 800fb20:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800fbfc <atanf+0x17c>
 800fb24:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800fb28:	eddf 5a35 	vldr	s11, [pc, #212]	; 800fc00 <atanf+0x180>
 800fb2c:	eee7 5a26 	vfma.f32	s11, s14, s13
 800fb30:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800fc04 <atanf+0x184>
 800fb34:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800fb38:	eddf 5a33 	vldr	s11, [pc, #204]	; 800fc08 <atanf+0x188>
 800fb3c:	eee7 5a26 	vfma.f32	s11, s14, s13
 800fb40:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800fc0c <atanf+0x18c>
 800fb44:	eea6 5a87 	vfma.f32	s10, s13, s14
 800fb48:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800fc10 <atanf+0x190>
 800fb4c:	eea5 7a26 	vfma.f32	s14, s10, s13
 800fb50:	ed9f 5a30 	vldr	s10, [pc, #192]	; 800fc14 <atanf+0x194>
 800fb54:	eea7 5a26 	vfma.f32	s10, s14, s13
 800fb58:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800fc18 <atanf+0x198>
 800fb5c:	eea5 7a26 	vfma.f32	s14, s10, s13
 800fb60:	ee27 7a26 	vmul.f32	s14, s14, s13
 800fb64:	eea5 7a86 	vfma.f32	s14, s11, s12
 800fb68:	ee27 7a87 	vmul.f32	s14, s15, s14
 800fb6c:	d121      	bne.n	800fbb2 <atanf+0x132>
 800fb6e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fb72:	e794      	b.n	800fa9e <atanf+0x1e>
 800fb74:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800fb78:	ee30 7a67 	vsub.f32	s14, s0, s15
 800fb7c:	ee30 0a27 	vadd.f32	s0, s0, s15
 800fb80:	2301      	movs	r3, #1
 800fb82:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800fb86:	e7be      	b.n	800fb06 <atanf+0x86>
 800fb88:	4b24      	ldr	r3, [pc, #144]	; (800fc1c <atanf+0x19c>)
 800fb8a:	429c      	cmp	r4, r3
 800fb8c:	dc0b      	bgt.n	800fba6 <atanf+0x126>
 800fb8e:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 800fb92:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800fb96:	eea0 7a27 	vfma.f32	s14, s0, s15
 800fb9a:	2302      	movs	r3, #2
 800fb9c:	ee70 6a67 	vsub.f32	s13, s0, s15
 800fba0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fba4:	e7af      	b.n	800fb06 <atanf+0x86>
 800fba6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800fbaa:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800fbae:	2303      	movs	r3, #3
 800fbb0:	e7a9      	b.n	800fb06 <atanf+0x86>
 800fbb2:	4a1b      	ldr	r2, [pc, #108]	; (800fc20 <atanf+0x1a0>)
 800fbb4:	491b      	ldr	r1, [pc, #108]	; (800fc24 <atanf+0x1a4>)
 800fbb6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800fbba:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800fbbe:	ed93 0a00 	vldr	s0, [r3]
 800fbc2:	ee37 7a40 	vsub.f32	s14, s14, s0
 800fbc6:	ed92 0a00 	vldr	s0, [r2]
 800fbca:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fbce:	2d00      	cmp	r5, #0
 800fbd0:	ee70 7a67 	vsub.f32	s15, s0, s15
 800fbd4:	bfb8      	it	lt
 800fbd6:	eef1 7a67 	vneglt.f32	s15, s15
 800fbda:	e760      	b.n	800fa9e <atanf+0x1e>
 800fbdc:	3fc90fdb 	.word	0x3fc90fdb
 800fbe0:	bfc90fdb 	.word	0xbfc90fdb
 800fbe4:	3edfffff 	.word	0x3edfffff
 800fbe8:	7149f2ca 	.word	0x7149f2ca
 800fbec:	3f97ffff 	.word	0x3f97ffff
 800fbf0:	3c8569d7 	.word	0x3c8569d7
 800fbf4:	3d4bda59 	.word	0x3d4bda59
 800fbf8:	bd6ef16b 	.word	0xbd6ef16b
 800fbfc:	3d886b35 	.word	0x3d886b35
 800fc00:	3dba2e6e 	.word	0x3dba2e6e
 800fc04:	3e124925 	.word	0x3e124925
 800fc08:	3eaaaaab 	.word	0x3eaaaaab
 800fc0c:	bd15a221 	.word	0xbd15a221
 800fc10:	bd9d8795 	.word	0xbd9d8795
 800fc14:	bde38e38 	.word	0xbde38e38
 800fc18:	be4ccccd 	.word	0xbe4ccccd
 800fc1c:	401bffff 	.word	0x401bffff
 800fc20:	0801037c 	.word	0x0801037c
 800fc24:	0801038c 	.word	0x0801038c

0800fc28 <fabsf>:
 800fc28:	ee10 3a10 	vmov	r3, s0
 800fc2c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800fc30:	ee00 3a10 	vmov	s0, r3
 800fc34:	4770      	bx	lr
	...

0800fc38 <_init>:
 800fc38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc3a:	bf00      	nop
 800fc3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fc3e:	bc08      	pop	{r3}
 800fc40:	469e      	mov	lr, r3
 800fc42:	4770      	bx	lr

0800fc44 <_fini>:
 800fc44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc46:	bf00      	nop
 800fc48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fc4a:	bc08      	pop	{r3}
 800fc4c:	469e      	mov	lr, r3
 800fc4e:	4770      	bx	lr
