
*** Running vivado
    with args -log design_1_spi_to_hls_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_spi_to_hls_0_0.tcl


ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_spi_to_hls_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 490.203 ; gain = 211.316
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_ip/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/TOOLS/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_spi_to_hls_0_0
Command: synth_design -top design_1_spi_to_hls_0_0 -part xc7z020clg400-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18684
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1359.922 ; gain = 438.391
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_spi_to_hls_0_0' [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ip/design_1_spi_to_hls_0_0/synth/design_1_spi_to_hls_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'spi_to_hls' [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/spi_to_hls.v:1]
INFO: [Synth 8-6157] synthesizing module 'spi_slave' [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/spi_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'spi_slave' (0#1) [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/spi_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'dual_port_bram' [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/dual_port_bram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dual_port_bram' (0#1) [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/dual_port_bram.v:1]
INFO: [Synth 8-6157] synthesizing module 'divide_sum' [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum.v:9]
INFO: [Synth 8-6157] synthesizing module 'divide_sum_sdiv_32ns_32ns_32_36_1' [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'divide_sum_sdiv_32ns_32ns_32_36_1_divider' [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'divide_sum_sdiv_32ns_32ns_32_36_1_divider' (0#1) [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'divide_sum_sdiv_32ns_32ns_32_36_1' (0#1) [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'divide_sum_flow_control_loop_pipe' [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'divide_sum_flow_control_loop_pipe' (0#1) [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'divide_sum' (0#1) [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum.v:9]
INFO: [Synth 8-6157] synthesizing module 'axilite' [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/axilite.v:1]
INFO: [Synth 8-6155] done synthesizing module 'axilite' (0#1) [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/axilite.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'i_state' does not match port width (2) of module 'axilite' [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/spi_to_hls.v:468]
INFO: [Synth 8-6155] done synthesizing module 'spi_to_hls' (0#1) [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/spi_to_hls.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_spi_to_hls_0_0' (0#1) [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ip/design_1_spi_to_hls_0_0/synth/design_1_spi_to_hls_0_0.v:53]
WARNING: [Synth 8-7137] Register r_temp_rx_data_reg in module spi_slave has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/spi_slave.v:43]
WARNING: [Synth 8-7137] Register r_rx_data_reg in module spi_slave has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/spi_slave.v:46]
WARNING: [Synth 8-7137] Register r_miso_bit_reg in module spi_slave has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/spi_slave.v:85]
WARNING: [Synth 8-6014] Unused sequential element loop[31].divisor_tmp_reg[32] was removed.  [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:146]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/axilite.v:219]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/axilite.v:220]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/axilite.v:221]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/axilite.v:222]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/axilite.v:223]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/axilite.v:224]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/axilite.v:225]
WARNING: [Synth 8-6014] Unused sequential element slv_reg8_reg was removed.  [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/axilite.v:226]
WARNING: [Synth 8-6014] Unused sequential element slv_reg9_reg was removed.  [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/axilite.v:227]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module axilite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module axilite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module axilite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module axilite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module axilite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module axilite is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_done_int in module divide_sum_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module divide_sum_sdiv_32ns_32ns_32_36_1_divider is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1485.566 ; gain = 564.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1485.566 ; gain = 564.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1485.566 ; gain = 564.035
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1485.566 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1578.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

지정된 경로를 찾을 수 없습니다.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 1588.461 ; gain = 9.805
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1588.461 ; gain = 666.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1588.461 ; gain = 666.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1588.461 ; gain = 666.930
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [c:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.gen/sources_1/bd/design_1/ipshared/fcec/src/divide_sum_sdiv_32ns_32ns_32_36_1.v:56]
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'spi_to_hls'
INFO: [Synth 8-3971] The signal "dual_port_bram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                           000001 |                              000
            S_STORE_VALS |                           100000 |                              001
             S_LOAD_VALS |                           010000 |                              010
            S_CHECK_DONE |                           001000 |                              011
          S_LOAD_RESULT1 |                           000100 |                              100
          S_LOAD_RESULT2 |                           000010 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'one-hot' in module 'spi_to_hls'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1588.461 ; gain = 666.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 64    
	   2 Input   32 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 151   
	               31 Bit    Registers := 62    
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 69    
	                1 Bit    Registers := 196   
+---RAMs : 
	              320 Bit	(10 X 32 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 11    
	  11 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 62    
	   4 Input    8 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   5 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 22    
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port reset in module divide_sum_sdiv_32ns_32ns_32_36_1_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module divide_sum_sdiv_32ns_32ns_32_36_1_divider__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_spi_to_hls_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_spi_to_hls_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_spi_to_hls_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_1_spi_to_hls_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_1_spi_to_hls_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_1_spi_to_hls_0_0 is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element inst/bram_val1_inst/ram_reg was removed. 
INFO: [Synth 8-7082] The signal inst/bram_val1_inst/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-6014] Unused sequential element inst/bram_val2_inst/ram_reg was removed. 
INFO: [Synth 8-7082] The signal inst/bram_val2_inst/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1588.461 ; gain = 666.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_spi_to_hls_0_0 | inst/bram_val1_inst/ram_reg | 10 x 32(NO_CHANGE)     | W | R | 10 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|design_1_spi_to_hls_0_0 | inst/bram_val2_inst/ram_reg | 10 x 32(NO_CHANGE)     | W | R | 10 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1588.461 ; gain = 666.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1588.461 ; gain = 666.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_spi_to_hls_0_0 | inst/bram_val1_inst/ram_reg | 10 x 32(NO_CHANGE)     | W | R | 10 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|design_1_spi_to_hls_0_0 | inst/bram_val2_inst/ram_reg | 10 x 32(NO_CHANGE)     | W | R | 10 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/bram_val1_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_val1_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_val2_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_val2_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1588.461 ; gain = 666.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_0' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1588.461 ; gain = 666.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1588.461 ; gain = 666.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1588.461 ; gain = 666.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1588.461 ; gain = 666.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1588.461 ; gain = 666.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1588.461 ; gain = 666.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name                                                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][31] | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][30] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][29] | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][28] | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][27] | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][26] | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][25] | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][24] | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][23] | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][22] | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][21] | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][20] | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][19] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][18] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][17] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][16] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][15] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][14] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][13] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][12] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][11] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][10] | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][9]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][8]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][7]  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][6]  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][5]  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][4]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][3]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U1/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][2]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][31] | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][30] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][29] | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][28] | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][27] | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][26] | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][25] | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][24] | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][23] | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][22] | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][21] | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][20] | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][19] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][18] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][17] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][16] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][15] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][14] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][13] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][12] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][11] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][10] | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][9]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][8]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][7]  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][6]  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][5]  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][4]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][3]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].dividend_tmp_reg[32][2]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/icmp_ln10_reg_264_pp0_iter34_reg_reg[0]                                                                 | 35     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/icmp_ln12_reg_284_pp0_iter35_reg_reg[0]                                                                 | 35     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/icmp_ln13_reg_294_pp0_iter35_reg_reg[0]                                                                 | 35     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/ap_loop_exit_ready_pp0_iter35_reg_reg                                                                   | 35     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_1_spi_to_hls_0_0 | inst/hls_inst/sdiv_32ns_32ns_32_36_1_U2/divide_sum_sdiv_32ns_32ns_32_36_1_divider_u/loop[31].sign_tmp_reg[32][1]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   652|
|2     |LUT1     |   135|
|3     |LUT2     |  2134|
|4     |LUT3     |  2067|
|5     |LUT4     |    32|
|6     |LUT5     |   169|
|7     |LUT6     |   143|
|8     |MUXF7    |     1|
|9     |RAMB36E1 |     2|
|10    |SRL16E   |    30|
|11    |SRLC32E  |    39|
|12    |FDCE     |   152|
|13    |FDPE     |     6|
|14    |FDRE     |  4400|
|15    |FDSE     |     1|
|16    |LDC      |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1588.461 ; gain = 666.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1588.461 ; gain = 564.035
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1588.461 ; gain = 666.930
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1588.461 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 656 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1588.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instance 

지정된 경로를 찾을 수 없습니다.
Synth Design complete | Checksum: 5075fb27
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 66 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 1588.461 ; gain = 1083.207
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1588.461 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.runs/design_1_spi_to_hls_0_0_synth_1/design_1_spi_to_hls_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1588.461 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/vivado_bd.runs/design_1_spi_to_hls_0_0_synth_1/design_1_spi_to_hls_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_spi_to_hls_0_0_utilization_synth.rpt -pb design_1_spi_to_hls_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 18 15:25:02 2024...
