<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2019.1.2 (64-bit)                   -->
<!--                                                              -->
<!-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z020_1" gui_info="dashboard1=hw_ila_1[xc7z020_1/hw_ila_1/Waveform=ILA_WAVE_1;xc7z020_1/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7z020_1/hw_ila_1/Status=ILA_STATUS_1;xc7z020_1/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7z020_1/hw_ila_1/Settings=ILA_SETTINGS_1;],dashboard2=hw_vios[xc7z020_1/hw_vio_1=VIO_PROBES_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z020_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/dds_sys_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/dds_sys_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/dds_sys_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="dds_sys_i/system_ila_0/inst/ila_lib" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CONTROL.TRIGGER_POSITION" value="8"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="dds_sys_i/system_ila_0/inst/probe0_1" gui_info="Trigger Setup=0"/>
    <Object name="dds_sys_i/vio_0_probe_out0[31:0]" gui_info="hw_vios/hw_vio_1=0"/>
    <Object name="dds_sys_i/vio_0_probe_out1[31:0]" gui_info="hw_vios/hw_vio_1=1"/>
    <Object name="dds_sys_i/vio_0_probe_out2[31:0]" gui_info="hw_vios/hw_vio_1=2"/>
    <Object name="dds_sys_i/vio_0_probe_out3" gui_info="hw_vios/hw_vio_1=3"/>
    <Object name="dds_sys_i/vio_0_probe_out4" gui_info="hw_vios/hw_vio_1=4"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[15:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : dds_compiler_0_M_AXIS_DATA : TDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_0_axis_tdata[15]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_0_axis_tdata[14]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_0_axis_tdata[13]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_0_axis_tdata[12]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_0_axis_tdata[11]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_0_axis_tdata[10]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_0_axis_tdata[9]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_0_axis_tdata[8]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_0_axis_tdata[7]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_0_axis_tdata[6]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_0_axis_tdata[5]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_0_axis_tdata[4]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_0_axis_tdata[3]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_0_axis_tdata[2]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_0_axis_tdata[1]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_0_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : dds_compiler_0_M_AXIS_DATA : TLAST"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_0_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : dds_compiler_0_M_AXIS_DATA : TVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_0_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[15:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : dds_compiler_0_M_AXIS_PHASE : TDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_1_axis_tdata[15]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_1_axis_tdata[14]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_1_axis_tdata[13]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_1_axis_tdata[12]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_1_axis_tdata[11]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_1_axis_tdata[10]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_1_axis_tdata[9]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_1_axis_tdata[8]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_1_axis_tdata[7]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_1_axis_tdata[6]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_1_axis_tdata[5]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_1_axis_tdata[4]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_1_axis_tdata[3]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_1_axis_tdata[2]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_1_axis_tdata[1]"/>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_1_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : dds_compiler_0_M_AXIS_PHASE : TLAST"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_1_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : dds_compiler_0_M_AXIS_PHASE : TVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="dds_sys_i/system_ila_0/inst/net_slot_1_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bR"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value="controller_dds_0_sync"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bR"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="dds_sys_i/system_ila_0/inst/probe0_1"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="5000000"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="UNSIGNED"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="dds_sys_i/vio_0_probe_out0[31]"/>
        <net name="dds_sys_i/vio_0_probe_out0[30]"/>
        <net name="dds_sys_i/vio_0_probe_out0[29]"/>
        <net name="dds_sys_i/vio_0_probe_out0[28]"/>
        <net name="dds_sys_i/vio_0_probe_out0[27]"/>
        <net name="dds_sys_i/vio_0_probe_out0[26]"/>
        <net name="dds_sys_i/vio_0_probe_out0[25]"/>
        <net name="dds_sys_i/vio_0_probe_out0[24]"/>
        <net name="dds_sys_i/vio_0_probe_out0[23]"/>
        <net name="dds_sys_i/vio_0_probe_out0[22]"/>
        <net name="dds_sys_i/vio_0_probe_out0[21]"/>
        <net name="dds_sys_i/vio_0_probe_out0[20]"/>
        <net name="dds_sys_i/vio_0_probe_out0[19]"/>
        <net name="dds_sys_i/vio_0_probe_out0[18]"/>
        <net name="dds_sys_i/vio_0_probe_out0[17]"/>
        <net name="dds_sys_i/vio_0_probe_out0[16]"/>
        <net name="dds_sys_i/vio_0_probe_out0[15]"/>
        <net name="dds_sys_i/vio_0_probe_out0[14]"/>
        <net name="dds_sys_i/vio_0_probe_out0[13]"/>
        <net name="dds_sys_i/vio_0_probe_out0[12]"/>
        <net name="dds_sys_i/vio_0_probe_out0[11]"/>
        <net name="dds_sys_i/vio_0_probe_out0[10]"/>
        <net name="dds_sys_i/vio_0_probe_out0[9]"/>
        <net name="dds_sys_i/vio_0_probe_out0[8]"/>
        <net name="dds_sys_i/vio_0_probe_out0[7]"/>
        <net name="dds_sys_i/vio_0_probe_out0[6]"/>
        <net name="dds_sys_i/vio_0_probe_out0[5]"/>
        <net name="dds_sys_i/vio_0_probe_out0[4]"/>
        <net name="dds_sys_i/vio_0_probe_out0[3]"/>
        <net name="dds_sys_i/vio_0_probe_out0[2]"/>
        <net name="dds_sys_i/vio_0_probe_out0[1]"/>
        <net name="dds_sys_i/vio_0_probe_out0[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="1000"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="UNSIGNED"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="dds_sys_i/vio_0_probe_out1[31]"/>
        <net name="dds_sys_i/vio_0_probe_out1[30]"/>
        <net name="dds_sys_i/vio_0_probe_out1[29]"/>
        <net name="dds_sys_i/vio_0_probe_out1[28]"/>
        <net name="dds_sys_i/vio_0_probe_out1[27]"/>
        <net name="dds_sys_i/vio_0_probe_out1[26]"/>
        <net name="dds_sys_i/vio_0_probe_out1[25]"/>
        <net name="dds_sys_i/vio_0_probe_out1[24]"/>
        <net name="dds_sys_i/vio_0_probe_out1[23]"/>
        <net name="dds_sys_i/vio_0_probe_out1[22]"/>
        <net name="dds_sys_i/vio_0_probe_out1[21]"/>
        <net name="dds_sys_i/vio_0_probe_out1[20]"/>
        <net name="dds_sys_i/vio_0_probe_out1[19]"/>
        <net name="dds_sys_i/vio_0_probe_out1[18]"/>
        <net name="dds_sys_i/vio_0_probe_out1[17]"/>
        <net name="dds_sys_i/vio_0_probe_out1[16]"/>
        <net name="dds_sys_i/vio_0_probe_out1[15]"/>
        <net name="dds_sys_i/vio_0_probe_out1[14]"/>
        <net name="dds_sys_i/vio_0_probe_out1[13]"/>
        <net name="dds_sys_i/vio_0_probe_out1[12]"/>
        <net name="dds_sys_i/vio_0_probe_out1[11]"/>
        <net name="dds_sys_i/vio_0_probe_out1[10]"/>
        <net name="dds_sys_i/vio_0_probe_out1[9]"/>
        <net name="dds_sys_i/vio_0_probe_out1[8]"/>
        <net name="dds_sys_i/vio_0_probe_out1[7]"/>
        <net name="dds_sys_i/vio_0_probe_out1[6]"/>
        <net name="dds_sys_i/vio_0_probe_out1[5]"/>
        <net name="dds_sys_i/vio_0_probe_out1[4]"/>
        <net name="dds_sys_i/vio_0_probe_out1[3]"/>
        <net name="dds_sys_i/vio_0_probe_out1[2]"/>
        <net name="dds_sys_i/vio_0_probe_out1[1]"/>
        <net name="dds_sys_i/vio_0_probe_out1[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="00000fa0"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="dds_sys_i/vio_0_probe_out2[31]"/>
        <net name="dds_sys_i/vio_0_probe_out2[30]"/>
        <net name="dds_sys_i/vio_0_probe_out2[29]"/>
        <net name="dds_sys_i/vio_0_probe_out2[28]"/>
        <net name="dds_sys_i/vio_0_probe_out2[27]"/>
        <net name="dds_sys_i/vio_0_probe_out2[26]"/>
        <net name="dds_sys_i/vio_0_probe_out2[25]"/>
        <net name="dds_sys_i/vio_0_probe_out2[24]"/>
        <net name="dds_sys_i/vio_0_probe_out2[23]"/>
        <net name="dds_sys_i/vio_0_probe_out2[22]"/>
        <net name="dds_sys_i/vio_0_probe_out2[21]"/>
        <net name="dds_sys_i/vio_0_probe_out2[20]"/>
        <net name="dds_sys_i/vio_0_probe_out2[19]"/>
        <net name="dds_sys_i/vio_0_probe_out2[18]"/>
        <net name="dds_sys_i/vio_0_probe_out2[17]"/>
        <net name="dds_sys_i/vio_0_probe_out2[16]"/>
        <net name="dds_sys_i/vio_0_probe_out2[15]"/>
        <net name="dds_sys_i/vio_0_probe_out2[14]"/>
        <net name="dds_sys_i/vio_0_probe_out2[13]"/>
        <net name="dds_sys_i/vio_0_probe_out2[12]"/>
        <net name="dds_sys_i/vio_0_probe_out2[11]"/>
        <net name="dds_sys_i/vio_0_probe_out2[10]"/>
        <net name="dds_sys_i/vio_0_probe_out2[9]"/>
        <net name="dds_sys_i/vio_0_probe_out2[8]"/>
        <net name="dds_sys_i/vio_0_probe_out2[7]"/>
        <net name="dds_sys_i/vio_0_probe_out2[6]"/>
        <net name="dds_sys_i/vio_0_probe_out2[5]"/>
        <net name="dds_sys_i/vio_0_probe_out2[4]"/>
        <net name="dds_sys_i/vio_0_probe_out2[3]"/>
        <net name="dds_sys_i/vio_0_probe_out2[2]"/>
        <net name="dds_sys_i/vio_0_probe_out2[1]"/>
        <net name="dds_sys_i/vio_0_probe_out2[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="1"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="dds_sys_i/vio_0_probe_out3"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="0"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="dds_sys_i/vio_0_probe_out4"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
