$date
	Sat Oct 22 19:57:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#241337
b11010 !
1"
#241338
b11010 &
b11010 %
1$
#241339
0"
#241342
b1101 &
b1101 %
#241346
b101000 &
b101000 %
#241350
b10100 &
b10100 %
#241354
b1010 &
b1010 %
#241358
b101 &
b101 %
#241362
b10000 &
b10000 %
#241366
b1000 &
b1000 %
#241370
b100 &
b100 %
#241374
b10 &
b10 %
#241378
b1 &
b1 %
1#
#241382
b0 &
0#
b0 %
0$
#1263095
b1 !
1"
#1263098
b1 &
b1 %
1$
#1263099
0"
#1263102
1#
#1263106
b0 &
b0 %
0#
0$
#2257834
b10011 &
b10011 %
1$
b10011 !
1"
#2257835
0"
#2257838
b111010 &
b111010 %
#2257842
b11101 &
b11101 %
#2257846
b1011000 &
b1011000 %
#2257850
b101100 &
b101100 %
#2257854
b10110 &
b10110 %
#2257858
b1011 &
b1011 %
#2257862
b100010 &
b100010 %
#2257866
b10001 &
b10001 %
#2257870
b110100 &
b110100 %
#2257874
b11010 &
b11010 %
#2257878
b1101 &
b1101 %
#2257882
b101000 &
b101000 %
#2257886
b10100 &
b10100 %
#2257890
b1010 &
b1010 %
#2257894
b101 &
b101 %
#2257898
b10000 &
b10000 %
#2257902
b1000 &
b1000 %
#2257906
b100 &
b100 %
#2257910
b10 &
b10 %
#2257914
b1 &
b1 %
1#
#2257918
b0 &
0#
b0 %
0$
#4500012
