TimeQuest Timing Analyzer report for Lab1_POVS
Wed Nov 11 12:54:30 2015
Quartus II 64-Bit Version 15.0.2 Build 153 07/15/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Output Enable Times
 30. Minimum Output Enable Times
 31. Output Disable Times
 32. Minimum Output Disable Times
 33. Slow 1200mV 85C Model Metastability Summary
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 41. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 43. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 45. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Output Enable Times
 57. Minimum Output Enable Times
 58. Output Disable Times
 59. Minimum Output Disable Times
 60. Slow 1200mV 0C Model Metastability Summary
 61. Fast 1200mV 0C Model Setup Summary
 62. Fast 1200mV 0C Model Hold Summary
 63. Fast 1200mV 0C Model Recovery Summary
 64. Fast 1200mV 0C Model Removal Summary
 65. Fast 1200mV 0C Model Minimum Pulse Width Summary
 66. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 67. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 68. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 69. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 70. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 71. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 72. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 73. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 75. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 76. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 77. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Output Enable Times
 83. Minimum Output Enable Times
 84. Output Disable Times
 85. Minimum Output Disable Times
 86. Fast 1200mV 0C Model Metastability Summary
 87. Multicorner Timing Analysis Summary
 88. Setup Times
 89. Hold Times
 90. Clock to Output Times
 91. Minimum Clock to Output Times
 92. Board Trace Model Assignments
 93. Input Transition Times
 94. Signal Integrity Metrics (Slow 1200mv 0c Model)
 95. Signal Integrity Metrics (Slow 1200mv 85c Model)
 96. Signal Integrity Metrics (Fast 1200mv 0c Model)
 97. Setup Transfers
 98. Hold Transfers
 99. Recovery Transfers
100. Removal Transfers
101. Report TCCS
102. Report RSKM
103. Unconstrained Paths
104. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.2 Build 153 07/15/2015 SJ Full Version ;
; Revision Name      ; Lab1_POVS                                           ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------+
; SDC File List                                                                               ;
+---------------------------------------------------------+--------+--------------------------+
; SDC File Path                                           ; Status ; Read at                  ;
+---------------------------------------------------------+--------+--------------------------+
; niosII/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Wed Nov 11 12:54:22 2015 ;
; niosII/synthesis/submodules/niosII_cpu_cpu.sdc          ; OK     ; Wed Nov 11 12:54:22 2015 ;
; Lab1_POVS.SDC                                           ; OK     ; Wed Nov 11 12:54:22 2015 ;
+---------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; CLOCK2_50           ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK2_50 }           ;
; CLOCK3_50           ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK3_50 }           ;
; CLOCK_50            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 69.37 MHz  ; 69.37 MHz       ; CLOCK_50            ;      ;
; 113.87 MHz ; 113.87 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 5.584  ; 0.000         ;
; altera_reserved_tck ; 45.609 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.326 ; 0.000         ;
; altera_reserved_tck ; 0.402 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 11.367 ; 0.000         ;
; altera_reserved_tck ; 47.796 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.532 ; 0.000         ;
; CLOCK_50            ; 7.384 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; CLOCK_50            ; 9.419  ; 0.000              ;
; CLOCK2_50           ; 16.000 ; 0.000              ;
; CLOCK3_50           ; 16.000 ; 0.000              ;
; altera_reserved_tck ; 49.550 ; 0.000              ;
+---------------------+--------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.584 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.327     ;
; 5.584 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.327     ;
; 5.584 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.327     ;
; 5.584 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.327     ;
; 5.584 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.327     ;
; 5.584 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.327     ;
; 5.599 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.320     ;
; 5.599 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.320     ;
; 5.599 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.320     ;
; 5.599 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.320     ;
; 5.599 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.320     ;
; 5.599 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.320     ;
; 5.599 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.320     ;
; 5.599 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.320     ;
; 5.599 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.320     ;
; 5.599 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.320     ;
; 5.603 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.306     ;
; 5.603 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.306     ;
; 5.603 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.306     ;
; 5.603 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.306     ;
; 5.607 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.304     ;
; 5.607 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.304     ;
; 5.607 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.304     ;
; 5.607 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.304     ;
; 5.607 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.304     ;
; 5.607 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.304     ;
; 5.617 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.292     ;
; 5.617 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.292     ;
; 5.617 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.292     ;
; 5.617 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.292     ;
; 5.617 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.292     ;
; 5.617 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.292     ;
; 5.617 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.292     ;
; 5.622 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.297     ;
; 5.622 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.297     ;
; 5.622 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.297     ;
; 5.622 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.297     ;
; 5.622 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.297     ;
; 5.622 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.297     ;
; 5.622 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.297     ;
; 5.622 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.297     ;
; 5.622 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.297     ;
; 5.622 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 14.297     ;
; 5.626 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.283     ;
; 5.626 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.283     ;
; 5.626 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.283     ;
; 5.626 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.283     ;
; 5.640 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.269     ;
; 5.640 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.269     ;
; 5.640 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.269     ;
; 5.640 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.269     ;
; 5.640 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.269     ;
; 5.640 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.269     ;
; 5.640 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.269     ;
; 5.656 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 14.257     ;
; 5.656 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 14.257     ;
; 5.656 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 14.257     ;
; 5.656 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 14.257     ;
; 5.656 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 14.257     ;
; 5.656 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 14.257     ;
; 5.671 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 14.250     ;
; 5.671 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 14.250     ;
; 5.671 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 14.250     ;
; 5.671 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 14.250     ;
; 5.671 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 14.250     ;
; 5.671 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 14.250     ;
; 5.671 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 14.250     ;
; 5.671 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 14.250     ;
; 5.671 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 14.250     ;
; 5.671 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 14.250     ;
; 5.675 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.236     ;
; 5.675 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.236     ;
; 5.675 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.236     ;
; 5.675 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.236     ;
; 5.689 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.222     ;
; 5.689 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.222     ;
; 5.689 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.222     ;
; 5.689 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.222     ;
; 5.689 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.222     ;
; 5.689 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.222     ;
; 5.689 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.222     ;
; 5.816 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[6]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 14.097     ;
; 5.816 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[6]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 14.097     ;
; 5.816 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[6]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 14.097     ;
; 5.816 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[6]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 14.097     ;
; 5.816 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[6]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 14.097     ;
; 5.816 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[6]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 14.097     ;
; 5.817 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[7]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 14.095     ;
; 5.817 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[7]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 14.095     ;
; 5.817 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[7]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 14.095     ;
; 5.817 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[7]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 14.095     ;
; 5.817 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[7]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 14.095     ;
; 5.817 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[7]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 14.095     ;
; 5.823 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[3]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 14.090     ;
; 5.823 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[3]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 14.090     ;
; 5.823 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[3]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 14.090     ;
; 5.823 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[3]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 14.090     ;
; 5.823 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[3]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 14.090     ;
; 5.823 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[3]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 14.090     ;
; 5.831 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[6]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 14.090     ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 4.554      ;
; 45.676 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 4.484      ;
; 46.838 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 3.280      ;
; 47.061 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 3.054      ;
; 47.166 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.995      ;
; 47.170 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.991      ;
; 47.223 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 2.895      ;
; 47.385 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 2.733      ;
; 47.388 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 2.770      ;
; 47.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.728      ;
; 47.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 2.676      ;
; 47.484 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.677      ;
; 47.564 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.597      ;
; 47.571 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[0]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 2.598      ;
; 47.615 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.546      ;
; 47.751 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 2.412      ;
; 48.421 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 1.734      ;
; 48.787 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                        ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 1.377      ;
; 92.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.515      ;
; 92.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.444      ;
; 92.698 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.217      ;
; 92.703 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.212      ;
; 92.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[13]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.133      ;
; 92.822 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.093      ;
; 93.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.878      ;
; 93.141 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.756      ;
; 93.221 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.684      ;
; 93.230 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.675      ;
; 93.233 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.682      ;
; 93.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.624      ;
; 93.307 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.608      ;
; 93.364 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.533      ;
; 93.423 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.492      ;
; 93.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.463      ;
; 93.521 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.399      ;
; 93.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.328      ;
; 93.578 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.337      ;
; 93.612 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.303      ;
; 93.707 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.211      ;
; 93.728 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.190      ;
; 93.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.164      ;
; 93.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.153      ;
; 93.819 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.101      ;
; 93.824 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.096      ;
; 93.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[34]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.057      ;
; 93.885 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[13]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.017      ;
; 93.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.977      ;
; 94.005 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.913      ;
; 94.006 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.914      ;
; 94.010 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.908      ;
; 94.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.892      ;
; 94.031 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.887      ;
; 94.041 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.866      ;
; 94.059 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.843      ;
; 94.071 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[13]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.829      ;
; 94.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[13]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.808      ;
; 94.129 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.789      ;
; 94.135 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.783      ;
; 94.158 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.762      ;
; 94.215 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.690      ;
; 94.229 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.678      ;
; 94.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.640      ;
; 94.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.647      ;
; 94.304 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.616      ;
; 94.309 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.611      ;
; 94.338 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.580      ;
; 94.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.568      ;
; 94.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.566      ;
; 94.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.574      ;
; 94.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.566      ;
; 94.362 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.558      ;
; 94.370 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[13]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.532      ;
; 94.394 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.508      ;
; 94.417 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.483      ;
; 94.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.492      ;
; 94.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.472      ;
; 94.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.492      ;
; 94.448 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.460      ;
; 94.478 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.424      ;
; 94.495 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.413      ;
; 94.513 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.395      ;
; 94.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.404      ;
; 94.524 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.384      ;
; 94.540 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.378      ;
; 94.544 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.376      ;
; 94.561 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.357      ;
; 94.572 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.335      ;
; 94.573 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.347      ;
; 94.580 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.320      ;
; 94.586 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.314      ;
; 94.591 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.327      ;
; 94.595 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.318      ;
; 94.595 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.318      ;
; 94.602 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.316      ;
; 94.629 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.271      ;
; 94.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.260      ;
; 94.643 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.277      ;
; 94.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.222      ;
; 94.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.221      ;
; 94.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.217      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.326 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.001      ;
; 0.329 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.004      ;
; 0.329 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.004      ;
; 0.334 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_tag_wraddress[1]                                                                                                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 0.990      ;
; 0.341 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_data[11]                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.005      ;
; 0.343 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace|itm[2]                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.032      ;
; 0.343 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|i_readdata_d1[9]                                                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.006      ;
; 0.346 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_data[10]                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.484      ; 1.052      ;
; 0.346 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.021      ;
; 0.346 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[12]                                                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.010      ;
; 0.347 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                         ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.006      ;
; 0.348 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_tag_wraddress[4]                                                                                                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.004      ;
; 0.348 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_tag_wraddress[5]                                                                                                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.004      ;
; 0.348 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                         ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.007      ;
; 0.349 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|trc_jtag_addr[0]                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.019      ;
; 0.349 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|trc_jtag_addr[5]                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.019      ;
; 0.350 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_data[3]                                                                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.014      ;
; 0.352 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[16]                                                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.016      ;
; 0.355 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_data[28]                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.484      ; 1.061      ;
; 0.355 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.012      ;
; 0.358 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_tag_wraddress[3]                                                                                                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.014      ;
; 0.361 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.017      ;
; 0.362 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.019      ;
; 0.364 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|trc_jtag_addr[2]                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.034      ;
; 0.364 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_data[7]                                                                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.484      ; 1.070      ;
; 0.364 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_data[9]                                                                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.060      ;
; 0.364 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_data[20]                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.028      ;
; 0.365 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_line_field[6]                                                                                                                           ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a30~portb_address_reg0                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.365      ; 0.952      ;
; 0.365 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_line_field[4]                                                                                                                           ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a28~portb_address_reg0                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 0.963      ;
; 0.367 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[14]                                                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.031      ;
; 0.368 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.043      ;
; 0.368 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                         ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.027      ;
; 0.369 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.025      ;
; 0.370 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_data[22]                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.484      ; 1.076      ;
; 0.370 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[18]                                                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.034      ;
; 0.372 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_tag[4]                                                                                                                                    ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.034      ;
; 0.373 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.029      ;
; 0.374 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace|itm[22]                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.063      ;
; 0.374 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.031      ;
; 0.376 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_line_field[2]                                                                                                                           ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a25~portb_address_reg0                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.365      ; 0.963      ;
; 0.380 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.055      ;
; 0.381 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_line_field[4]                                                                                                                           ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a30~portb_address_reg0                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 0.969      ;
; 0.382 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace|itm[20]                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.071      ;
; 0.388 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_data[13]                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.084      ;
; 0.390 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.065      ;
; 0.391 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.066      ;
; 0.393 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|trc_jtag_addr[6]                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.063      ;
; 0.399 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.056      ;
; 0.400 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_line[5]                                                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.061      ;
; 0.401 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|trc_jtag_addr[3]                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.071      ;
; 0.401 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_ld_bypass_delayed_started                                                                                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_st_bypass_delayed_started                                                                                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_st_bypass_delayed_started                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_fill_has_started                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_fill_dp_offset[1]                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_fill_dp_offset[2]                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1]                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1]                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2]                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2]                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_rd_addr_has_started                                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                          ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                         ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                                                                                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_read                                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_rd_data_cnt[2]                                                                                                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_rd_data_cnt[1]                                                                                                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_fill_active                                                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_fill_active                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_active                                                                                                                                    ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_active                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_wr_active                                                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_pwm_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_pwm_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_pwm_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_pwm_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_s1_agent_rsp_fifo|mem_used[0]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_s1_agent_rsp_fifo|mem_used[1]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_res_timer_s1_translator|wait_latency_counter[1]                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_res_timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem_used[0]                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem_used[1]                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_jtag_uart:jtag_uart|pause_irq                                                                                                                                                ; niosII:u0|niosII_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_jtag_uart:jtag_uart|rvalid                                                                                                                                                   ; niosII:u0|niosII_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_004:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_004:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_active                                                                                                                                    ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_active                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|i_read                                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_jtag_uart:jtag_uart|ac                                                                                                                                                       ; niosII:u0|niosII_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem_used[0]                                                                            ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem_used[1]                                                                            ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_s1_translator|wait_latency_counter[1]                                                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                  ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                    ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.421 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.687      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                         ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                         ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                         ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                         ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.701      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[2]                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.703      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.709      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.710      ;
; 0.446 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.712      ;
; 0.450 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.716      ;
; 0.451 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.720      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.724      ;
; 0.458 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.725      ;
; 0.460 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                         ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.726      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.731      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.759      ;
; 0.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.827      ;
; 0.562 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[3]                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.827      ;
; 0.566 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[4]                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.831      ;
; 0.575 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[37]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.841      ;
; 0.577 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.844      ;
; 0.577 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.843      ;
; 0.577 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.843      ;
; 0.577 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.843      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.843      ;
; 0.582 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.000                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.848      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.851      ;
; 0.585 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.851      ;
; 0.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.861      ;
; 0.600 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.869      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.869      ;
; 0.603 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.869      ;
; 0.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.872      ;
; 0.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.874      ;
; 0.612 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.878      ;
; 0.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.881      ;
; 0.618 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.886      ;
; 0.620 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                        ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.878      ;
; 0.622 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.888      ;
; 0.630 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.896      ;
; 0.638 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.904      ;
; 0.638 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.904      ;
; 0.639 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                         ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.905      ;
; 0.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.907      ;
; 0.642 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.906      ;
; 0.643 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.912      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.367 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.267     ; 8.142      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.368 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 8.138      ;
; 11.372 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 8.131      ;
; 11.372 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 8.131      ;
; 11.372 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 8.131      ;
; 11.372 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 8.131      ;
; 11.372 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 8.131      ;
; 11.372 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 8.131      ;
; 11.372 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 8.131      ;
; 11.372 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 8.131      ;
; 11.372 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 8.131      ;
; 11.372 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 8.131      ;
; 11.372 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 8.131      ;
; 11.372 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 8.131      ;
; 11.372 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 8.131      ;
; 11.372 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 8.131      ;
; 11.372 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 8.131      ;
; 11.372 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 8.131      ;
; 11.372 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 8.131      ;
; 11.372 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 8.131      ;
; 11.372 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 8.131      ;
; 11.372 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 8.131      ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.796 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 2.321      ;
; 47.853 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.308      ;
; 48.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 2.128      ;
; 97.256 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 2.635      ;
; 97.256 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 2.635      ;
; 97.256 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 2.635      ;
; 97.256 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 2.635      ;
; 97.256 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 2.635      ;
; 97.256 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 2.635      ;
; 97.256 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 2.635      ;
; 97.256 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 2.635      ;
; 97.256 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 2.635      ;
; 97.256 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 2.635      ;
; 97.256 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 2.635      ;
; 97.256 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 2.635      ;
; 97.256 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 2.635      ;
; 97.499 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.406      ;
; 97.499 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.406      ;
; 97.499 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.406      ;
; 97.499 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.406      ;
; 97.499 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.406      ;
; 97.499 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.406      ;
; 97.499 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.406      ;
; 97.499 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.406      ;
; 97.499 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.406      ;
; 97.499 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.406      ;
; 97.499 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.406      ;
; 97.499 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.406      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.326      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.326      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.326      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.326      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.326      ;
; 97.572 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.331      ;
; 97.572 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.331      ;
; 97.572 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.331      ;
; 97.572 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.331      ;
; 97.572 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.331      ;
; 97.572 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.331      ;
; 97.572 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.331      ;
; 97.715 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.165      ;
; 97.715 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.165      ;
; 97.757 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 2.115      ;
; 97.757 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 2.115      ;
; 97.757 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 2.115      ;
; 97.757 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 2.115      ;
; 97.757 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 2.115      ;
; 97.757 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 2.115      ;
; 97.757 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 2.115      ;
; 97.770 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.100      ;
; 97.770 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.100      ;
; 97.770 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.100      ;
; 97.770 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.100      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.102      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.102      ;
; 97.815 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.059      ;
; 97.815 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 2.059      ;
; 97.919 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 1.956      ;
; 97.919 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 1.956      ;
; 97.919 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 1.956      ;
; 97.919 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 1.956      ;
; 97.919 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 1.956      ;
; 97.919 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 1.956      ;
; 97.919 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 1.956      ;
; 97.919 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 1.956      ;
; 97.919 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 1.956      ;
; 97.919 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 1.956      ;
; 97.919 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 1.956      ;
; 97.919 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 1.956      ;
; 97.934 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.983      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.532  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.804      ;
; 1.532  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.804      ;
; 1.532  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.804      ;
; 1.532  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.804      ;
; 1.532  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.804      ;
; 1.532  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.804      ;
; 1.532  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.804      ;
; 1.532  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.804      ;
; 1.532  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.804      ;
; 1.532  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.804      ;
; 1.532  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.804      ;
; 1.532  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.804      ;
; 1.553  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.818      ;
; 1.676  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.947      ;
; 1.676  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.947      ;
; 1.703  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.970      ;
; 1.703  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.970      ;
; 1.703  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.970      ;
; 1.703  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.970      ;
; 1.707  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.971      ;
; 1.707  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.971      ;
; 1.731  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.000      ;
; 1.731  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.000      ;
; 1.731  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.000      ;
; 1.731  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.000      ;
; 1.731  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.000      ;
; 1.731  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.000      ;
; 1.731  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.000      ;
; 1.753  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.030      ;
; 1.753  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.030      ;
; 1.959  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.203      ;
; 1.959  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.203      ;
; 1.959  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.203      ;
; 1.959  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.203      ;
; 1.959  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.203      ;
; 1.963  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.215      ;
; 1.963  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.215      ;
; 1.963  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.215      ;
; 1.963  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.215      ;
; 1.963  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.215      ;
; 1.963  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.215      ;
; 1.963  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.215      ;
; 2.018  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.272      ;
; 2.018  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.272      ;
; 2.018  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.272      ;
; 2.018  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.272      ;
; 2.018  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.272      ;
; 2.018  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.272      ;
; 2.018  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.272      ;
; 2.018  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.272      ;
; 2.018  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.272      ;
; 2.018  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.272      ;
; 2.018  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.272      ;
; 2.018  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.272      ;
; 2.268  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.508      ;
; 2.268  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.508      ;
; 2.268  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.508      ;
; 2.268  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.508      ;
; 2.268  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.508      ;
; 2.268  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.508      ;
; 2.268  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.508      ;
; 2.268  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.508      ;
; 2.268  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.508      ;
; 2.268  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.508      ;
; 2.268  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.508      ;
; 2.268  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.508      ;
; 2.268  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.508      ;
; 51.491 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.317      ; 2.014      ;
; 51.642 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.326      ; 2.174      ;
; 51.666 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.331      ; 2.203      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[15]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 7.706      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[17]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 7.706      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[23]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 7.706      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[19]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 7.706      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[11]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 7.704      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[9]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 7.704      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[7]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 7.704      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[13]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 7.706      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 7.706      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 7.706      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 7.704      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[21]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 7.706      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_0[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 7.668      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_0[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 7.668      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_0[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 7.668      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_0[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 7.668      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_0[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 7.668      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_0[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 7.668      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_0[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 7.668      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_0[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 7.668      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_0[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 7.668      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_0[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 7.668      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_0[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 7.668      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_0[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 7.668      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_0[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 7.668      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_0[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 7.668      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_0[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 7.668      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_0[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 7.668      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_2[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 7.675      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_2[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 7.675      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_2[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 7.675      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_2[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 7.675      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_2[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 7.675      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_2[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 7.675      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_2[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 7.675      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_2[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 7.675      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_2[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 7.675      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_2[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 7.675      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_2[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 7.675      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_2[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 7.675      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_2[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 7.675      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_2[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 7.675      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_2[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 7.675      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_2[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 7.675      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|readdata[24]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 7.676      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|readdata[11]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 7.676      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|readdata[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 7.676      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|readdata[10]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 7.676      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 7.704      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 7.704      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[11]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 7.704      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[8]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 7.704      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[7]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 7.704      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[9]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 7.704      ;
; 7.384 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[10]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 7.704      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_dirty                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.131      ; 7.702      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 7.704      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 7.703      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[13]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 7.703      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 7.704      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 7.704      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.131      ; 7.702      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[14]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.131      ; 7.702      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[12]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.131      ; 7.702      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[25]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 7.703      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[20]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 7.703      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[16]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.131      ; 7.702      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[22]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 7.703      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[18]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.131      ; 7.702      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_hit                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 7.703      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 7.704      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 7.704      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 7.704      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[12]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 7.703      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 7.704      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[11]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 7.704      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_tag[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 7.704      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[32]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 7.677      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[33]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 7.677      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[34]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 7.677      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[35]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 7.677      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[36]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 7.677      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[37]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 7.677      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[38]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 7.677      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[39]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 7.677      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[40]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 7.677      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[41]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 7.677      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[42]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 7.677      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[43]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 7.677      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[44]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 7.677      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[45]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 7.677      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[46]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 7.677      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[47]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 7.677      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[48]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 7.672      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[49]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 7.672      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[50]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 7.672      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[51]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 7.672      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[52]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 7.672      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[53]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 7.672      ;
; 7.385 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[54]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 7.672      ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                          ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                         ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                         ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                         ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                         ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                         ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                         ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                          ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                          ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                          ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                          ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                          ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                          ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                          ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                          ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                          ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.419 ; 9.770        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                         ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                         ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                         ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                         ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                         ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                         ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                         ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                         ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                         ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                         ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                         ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                         ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                         ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                         ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                         ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                         ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.420 ; 9.771        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                             ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                            ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                            ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                            ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                            ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                            ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                            ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                             ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                             ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                             ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                             ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                             ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                             ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                             ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                             ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                             ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.550 ; 49.770       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                          ;
; 49.550 ; 49.770       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                              ;
; 49.552 ; 49.772       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                              ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                               ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                               ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                               ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                               ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                    ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                    ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                    ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                    ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                    ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                   ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                   ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                   ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                   ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                   ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                   ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                   ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                   ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                   ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                   ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                             ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                          ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                          ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                          ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                          ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                          ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                              ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                              ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                              ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                              ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                              ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.000                                                   ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.010                                                   ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.100                                                   ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[15]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[1]                                                        ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[2]                                                        ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[31]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[34]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[35]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[36]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[37]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[3]                                                        ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[4]                                                        ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[5]                                                        ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[6]                                                        ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[7]                                                        ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                             ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                             ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                             ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                             ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                  ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                    ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                    ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                      ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                      ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                      ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                      ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                      ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                    ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                             ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                             ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                               ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                               ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                               ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                               ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                               ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                               ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                               ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                               ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                               ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; FL_DQ[*]            ; CLOCK_50            ; 2.230 ; 2.739 ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; 1.781 ; 2.295 ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; 1.578 ; 2.071 ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; 1.433 ; 1.910 ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; 1.821 ; 2.277 ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; 1.973 ; 2.464 ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; 2.034 ; 2.571 ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; 2.230 ; 2.739 ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; 1.790 ; 2.248 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 4.122 ; 4.761 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 3.984 ; 4.527 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 4.122 ; 4.761 ; Rise       ; CLOCK_50            ;
;  KEY[2]             ; CLOCK_50            ; 3.613 ; 4.157 ; Rise       ; CLOCK_50            ;
;  KEY[3]             ; CLOCK_50            ; 4.120 ; 4.610 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 2.507 ; 3.024 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 2.033 ; 2.535 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 2.359 ; 2.834 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 2.450 ; 2.982 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 2.098 ; 2.623 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 2.302 ; 2.842 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 2.216 ; 2.724 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 2.295 ; 2.828 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 2.056 ; 2.526 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 1.944 ; 2.400 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 1.845 ; 2.306 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 2.397 ; 2.881 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 2.226 ; 2.712 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 2.317 ; 2.817 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 2.134 ; 2.640 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 2.140 ; 2.657 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 2.507 ; 3.024 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.769 ; 2.887 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.908 ; 8.129 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; FL_DQ[*]            ; CLOCK_50            ; -0.984 ; -1.442 ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; -1.318 ; -1.812 ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; -1.138 ; -1.620 ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; -0.984 ; -1.442 ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; -1.371 ; -1.818 ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; -1.516 ; -1.997 ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; -1.576 ; -2.100 ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; -1.764 ; -2.261 ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; -1.341 ; -1.789 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; -2.415 ; -2.950 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; -2.415 ; -2.950 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; -2.708 ; -3.269 ; Rise       ; CLOCK_50            ;
;  KEY[2]             ; CLOCK_50            ; -2.572 ; -3.080 ; Rise       ; CLOCK_50            ;
;  KEY[3]             ; CLOCK_50            ; -2.486 ; -2.978 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; -1.397 ; -1.843 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -1.557 ; -2.039 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -1.887 ; -2.352 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -1.974 ; -2.493 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -1.621 ; -2.125 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -1.830 ; -2.357 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -1.747 ; -2.244 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -1.823 ; -2.343 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -1.594 ; -2.055 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -1.493 ; -1.935 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -1.397 ; -1.843 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -1.928 ; -2.396 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -1.750 ; -2.210 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -1.836 ; -2.310 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -1.655 ; -2.141 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -1.674 ; -2.179 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -2.028 ; -2.534 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.610  ; 0.479  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.975 ; -1.178 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; FL_ADDR[*]          ; CLOCK_50            ; 11.284 ; 10.878 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[0]         ; CLOCK_50            ; 9.248  ; 9.239  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[1]         ; CLOCK_50            ; 9.514  ; 9.327  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[2]         ; CLOCK_50            ; 8.791  ; 8.805  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[3]         ; CLOCK_50            ; 9.826  ; 9.652  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[4]         ; CLOCK_50            ; 8.353  ; 8.279  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[5]         ; CLOCK_50            ; 9.629  ; 9.522  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[6]         ; CLOCK_50            ; 9.474  ; 9.323  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[7]         ; CLOCK_50            ; 11.284 ; 10.828 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[8]         ; CLOCK_50            ; 7.532  ; 7.513  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[9]         ; CLOCK_50            ; 9.656  ; 9.511  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[10]        ; CLOCK_50            ; 8.829  ; 8.700  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[11]        ; CLOCK_50            ; 9.390  ; 9.240  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[12]        ; CLOCK_50            ; 9.262  ; 9.093  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[13]        ; CLOCK_50            ; 9.141  ; 9.095  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[14]        ; CLOCK_50            ; 9.485  ; 9.291  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[15]        ; CLOCK_50            ; 11.234 ; 10.878 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[16]        ; CLOCK_50            ; 7.941  ; 7.966  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[17]        ; CLOCK_50            ; 8.212  ; 8.198  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[18]        ; CLOCK_50            ; 9.176  ; 9.022  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[19]        ; CLOCK_50            ; 9.220  ; 9.066  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[20]        ; CLOCK_50            ; 10.184 ; 10.014 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[21]        ; CLOCK_50            ; 8.621  ; 8.593  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[22]        ; CLOCK_50            ; 9.672  ; 9.523  ; Rise       ; CLOCK_50            ;
; FL_CE_N             ; CLOCK_50            ; 9.027  ; 8.971  ; Rise       ; CLOCK_50            ;
; FL_DQ[*]            ; CLOCK_50            ; 9.571  ; 9.509  ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; 9.420  ; 9.509  ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; 8.673  ; 8.739  ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; 9.264  ; 9.150  ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; 9.558  ; 9.427  ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; 8.614  ; 8.499  ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; 9.463  ; 9.341  ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; 9.571  ; 9.449  ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; 9.271  ; 9.172  ; Rise       ; CLOCK_50            ;
; FL_OE_N             ; CLOCK_50            ; 8.713  ; 8.675  ; Rise       ; CLOCK_50            ;
; FL_RST_N            ; CLOCK_50            ; 6.673  ; 6.564  ; Rise       ; CLOCK_50            ;
; FL_WE_N             ; CLOCK_50            ; 9.191  ; 9.046  ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 14.407 ; 14.717 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 8.755  ; 8.673  ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 12.650 ; 12.393 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 11.504 ; 11.549 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 9.886  ; 9.912  ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 8.782  ; 8.701  ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 14.407 ; 14.717 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 10.315 ; 10.241 ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 12.517 ; 13.199 ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 9.922  ; 9.856  ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 10.416 ; 10.819 ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 9.339  ; 9.450  ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 8.390  ; 8.388  ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 8.841  ; 8.805  ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 12.517 ; 13.199 ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 11.707 ; 12.272 ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 11.570 ; 11.533 ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 10.823 ; 10.749 ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 9.172  ; 9.130  ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 10.977 ; 11.084 ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 11.570 ; 11.533 ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 8.845  ; 8.842  ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 9.268  ; 9.165  ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 10.262 ; 10.146 ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 13.455 ; 14.144 ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 10.209 ; 10.509 ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 9.002  ; 9.112  ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 13.455 ; 14.144 ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 10.066 ; 9.992  ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 11.856 ; 12.035 ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 9.735  ; 9.825  ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 9.083  ; 9.004  ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 11.264 ; 11.208 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 10.549 ; 10.497 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 10.548 ; 10.496 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 10.954 ; 10.891 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 10.707 ; 10.625 ; Rise       ; CLOCK_50            ;
;  LEDG[4]            ; CLOCK_50            ; 11.218 ; 11.157 ; Rise       ; CLOCK_50            ;
;  LEDG[5]            ; CLOCK_50            ; 11.264 ; 11.208 ; Rise       ; CLOCK_50            ;
;  LEDG[6]            ; CLOCK_50            ; 11.218 ; 11.157 ; Rise       ; CLOCK_50            ;
;  LEDG[7]            ; CLOCK_50            ; 11.264 ; 11.208 ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 12.092 ; 11.671 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 9.217  ; 9.206  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 11.319 ; 11.079 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 9.822  ; 9.793  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 9.333  ; 9.328  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 11.496 ; 11.261 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 8.857  ; 8.841  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 10.785 ; 10.602 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 9.049  ; 9.073  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 11.076 ; 10.998 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 10.946 ; 10.463 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 11.092 ; 10.879 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 8.285  ; 8.270  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 12.092 ; 11.671 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 10.147 ; 10.320 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 10.235 ; 10.083 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 12.040 ; 11.556 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 9.570  ; 9.567  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 8.903  ; 8.851  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 11.655 ; 11.615 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 10.734 ; 10.441 ; Rise       ; CLOCK_50            ;
; SRAM_CE_N           ; CLOCK_50            ; 9.172  ; 9.182  ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 10.622 ; 10.436 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 8.451  ; 8.462  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 9.322  ; 9.236  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 8.313  ; 8.371  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 9.737  ; 9.656  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 9.274  ; 9.187  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 10.622 ; 10.436 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 8.543  ; 8.502  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 10.130 ; 9.950  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 9.803  ; 9.651  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 9.552  ; 9.515  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 8.982  ; 8.895  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 9.620  ; 9.625  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 8.503  ; 8.476  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 8.379  ; 8.360  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 8.341  ; 8.323  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 9.737  ; 9.599  ; Rise       ; CLOCK_50            ;
; SRAM_LB_N           ; CLOCK_50            ; 8.811  ; 8.807  ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 8.702  ; 8.611  ; Rise       ; CLOCK_50            ;
; SRAM_UB_N           ; CLOCK_50            ; 10.708 ; 10.562 ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 9.495  ; 9.393  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.096 ; 13.637 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; FL_ADDR[*]          ; CLOCK_50            ; 7.272  ; 7.249  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[0]         ; CLOCK_50            ; 8.922  ; 8.909  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[1]         ; CLOCK_50            ; 9.177  ; 8.993  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[2]         ; CLOCK_50            ; 8.481  ; 8.489  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[3]         ; CLOCK_50            ; 9.474  ; 9.303  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[4]         ; CLOCK_50            ; 8.060  ; 7.985  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[5]         ; CLOCK_50            ; 9.286  ; 9.179  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[6]         ; CLOCK_50            ; 9.136  ; 8.987  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[7]         ; CLOCK_50            ; 10.958 ; 10.503 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[8]         ; CLOCK_50            ; 7.272  ; 7.249  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[9]         ; CLOCK_50            ; 9.312  ; 9.169  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[10]        ; CLOCK_50            ; 8.518  ; 8.390  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[11]        ; CLOCK_50            ; 9.057  ; 8.909  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[12]        ; CLOCK_50            ; 8.933  ; 8.767  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[13]        ; CLOCK_50            ; 8.818  ; 8.769  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[14]        ; CLOCK_50            ; 9.148  ; 8.956  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[15]        ; CLOCK_50            ; 10.911 ; 10.552 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[16]        ; CLOCK_50            ; 7.666  ; 7.686  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[17]        ; CLOCK_50            ; 7.928  ; 7.911  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[18]        ; CLOCK_50            ; 8.850  ; 8.698  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[19]        ; CLOCK_50            ; 8.894  ; 8.742  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[20]        ; CLOCK_50            ; 9.820  ; 9.652  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[21]        ; CLOCK_50            ; 8.319  ; 8.288  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[22]        ; CLOCK_50            ; 9.328  ; 9.181  ; Rise       ; CLOCK_50            ;
; FL_CE_N             ; CLOCK_50            ; 8.709  ; 8.651  ; Rise       ; CLOCK_50            ;
; FL_DQ[*]            ; CLOCK_50            ; 8.312  ; 8.197  ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; 9.086  ; 9.167  ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; 8.368  ; 8.428  ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; 8.936  ; 8.823  ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; 9.219  ; 9.089  ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; 8.312  ; 8.197  ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; 9.128  ; 9.006  ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; 9.231  ; 9.110  ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; 8.943  ; 8.844  ; Rise       ; CLOCK_50            ;
; FL_OE_N             ; CLOCK_50            ; 8.408  ; 8.367  ; Rise       ; CLOCK_50            ;
; FL_RST_N            ; CLOCK_50            ; 6.448  ; 6.339  ; Rise       ; CLOCK_50            ;
; FL_WE_N             ; CLOCK_50            ; 8.865  ; 8.722  ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 8.450  ; 8.372  ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 8.450  ; 8.372  ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 12.246 ; 11.996 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 11.087 ; 11.132 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 9.524  ; 9.553  ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 8.463  ; 8.390  ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 13.935 ; 14.247 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 9.935  ; 9.867  ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 8.093  ; 8.095  ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 9.557  ; 9.498  ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 10.038 ; 10.428 ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 9.003  ; 9.114  ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 8.093  ; 8.095  ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 8.526  ; 8.496  ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 12.121 ; 12.791 ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 11.344 ; 11.901 ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 8.530  ; 8.530  ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 10.429 ; 10.361 ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 8.843  ; 8.807  ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 10.576 ; 10.683 ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 11.145 ; 11.114 ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 8.530  ; 8.530  ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 8.936  ; 8.841  ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 9.890  ; 9.783  ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 8.674  ; 8.685  ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 9.840  ; 10.131 ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 8.674  ; 8.784  ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 13.027 ; 13.705 ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 9.700  ; 9.634  ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 11.421 ; 11.597 ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 9.384  ; 9.475  ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 8.757  ; 8.685  ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 10.169 ; 10.121 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 10.170 ; 10.122 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 10.169 ; 10.121 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 10.561 ; 10.502 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 10.324 ; 10.247 ; Rise       ; CLOCK_50            ;
;  LEDG[4]            ; CLOCK_50            ; 10.813 ; 10.757 ; Rise       ; CLOCK_50            ;
;  LEDG[5]            ; CLOCK_50            ; 10.859 ; 10.807 ; Rise       ; CLOCK_50            ;
;  LEDG[6]            ; CLOCK_50            ; 10.813 ; 10.757 ; Rise       ; CLOCK_50            ;
;  LEDG[7]            ; CLOCK_50            ; 10.859 ; 10.807 ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 7.997  ; 7.979  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 8.890  ; 8.876  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 10.907 ; 10.673 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 9.472  ; 9.440  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 9.001  ; 8.992  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 11.079 ; 10.849 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 8.545  ; 8.525  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 10.396 ; 10.216 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 8.729  ; 8.748  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 10.676 ; 10.596 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 10.628 ; 10.148 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 10.692 ; 10.484 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 7.997  ; 7.979  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 11.729 ; 11.309 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 9.784  ; 9.946  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 9.868  ; 9.719  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 11.683 ; 11.202 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 9.229  ; 9.222  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 8.588  ; 8.534  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 11.230 ; 11.187 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 10.423 ; 10.127 ; Rise       ; CLOCK_50            ;
; SRAM_CE_N           ; CLOCK_50            ; 8.849  ; 8.854  ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 8.024  ; 8.029  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 8.157  ; 8.164  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 8.992  ; 8.905  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 8.024  ; 8.076  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 9.392  ; 9.310  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 8.946  ; 8.858  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 10.241 ; 10.058 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 8.245  ; 8.201  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 9.768  ; 9.591  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 9.455  ; 9.306  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 9.213  ; 9.174  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 8.667  ; 8.580  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 9.279  ; 9.280  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 8.206  ; 8.176  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 8.087  ; 8.064  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 8.051  ; 8.029  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 9.391  ; 9.254  ; Rise       ; CLOCK_50            ;
; SRAM_LB_N           ; CLOCK_50            ; 8.500  ; 8.492  ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 8.396  ; 8.305  ; Rise       ; CLOCK_50            ;
; SRAM_UB_N           ; CLOCK_50            ; 10.322 ; 10.178 ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 9.159  ; 9.056  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.737 ; 11.278 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------+
; Output Enable Times                                                          ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; FL_ADDR[*]     ; CLOCK_50   ; 7.017  ; 6.864  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[0]    ; CLOCK_50   ; 8.586  ; 8.433  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[1]    ; CLOCK_50   ; 7.081  ; 6.928  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[2]    ; CLOCK_50   ; 8.598  ; 8.445  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[3]    ; CLOCK_50   ; 8.628  ; 8.475  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[4]    ; CLOCK_50   ; 8.598  ; 8.445  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[5]    ; CLOCK_50   ; 8.598  ; 8.445  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[6]    ; CLOCK_50   ; 8.598  ; 8.445  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[7]    ; CLOCK_50   ; 10.693 ; 10.217 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[8]    ; CLOCK_50   ; 8.614  ; 8.461  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[9]    ; CLOCK_50   ; 8.812  ; 8.659  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[10]   ; CLOCK_50   ; 7.885  ; 7.732  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[11]   ; CLOCK_50   ; 7.378  ; 7.225  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[12]   ; CLOCK_50   ; 7.158  ; 7.005  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[13]   ; CLOCK_50   ; 7.298  ; 7.145  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[14]   ; CLOCK_50   ; 7.158  ; 7.005  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[15]   ; CLOCK_50   ; 9.683  ; 9.207  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[16]   ; CLOCK_50   ; 7.158  ; 7.005  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[17]   ; CLOCK_50   ; 8.586  ; 8.433  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[18]   ; CLOCK_50   ; 8.614  ; 8.461  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[19]   ; CLOCK_50   ; 8.590  ; 8.437  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[20]   ; CLOCK_50   ; 8.156  ; 8.003  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[21]   ; CLOCK_50   ; 7.017  ; 6.864  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[22]   ; CLOCK_50   ; 8.596  ; 8.443  ; Rise       ; CLOCK_50        ;
; FL_CE_N        ; CLOCK_50   ; 6.780  ; 6.627  ; Rise       ; CLOCK_50        ;
; FL_DQ[*]       ; CLOCK_50   ; 10.805 ; 10.652 ; Rise       ; CLOCK_50        ;
;  FL_DQ[0]      ; CLOCK_50   ; 10.805 ; 10.652 ; Rise       ; CLOCK_50        ;
;  FL_DQ[1]      ; CLOCK_50   ; 11.378 ; 11.225 ; Rise       ; CLOCK_50        ;
;  FL_DQ[2]      ; CLOCK_50   ; 11.670 ; 11.517 ; Rise       ; CLOCK_50        ;
;  FL_DQ[3]      ; CLOCK_50   ; 11.670 ; 11.517 ; Rise       ; CLOCK_50        ;
;  FL_DQ[4]      ; CLOCK_50   ; 11.425 ; 11.272 ; Rise       ; CLOCK_50        ;
;  FL_DQ[5]      ; CLOCK_50   ; 11.431 ; 11.278 ; Rise       ; CLOCK_50        ;
;  FL_DQ[6]      ; CLOCK_50   ; 11.431 ; 11.278 ; Rise       ; CLOCK_50        ;
;  FL_DQ[7]      ; CLOCK_50   ; 11.430 ; 11.277 ; Rise       ; CLOCK_50        ;
; FL_OE_N        ; CLOCK_50   ; 6.754  ; 6.601  ; Rise       ; CLOCK_50        ;
; FL_RST_N       ; CLOCK_50   ; 6.760  ; 6.607  ; Rise       ; CLOCK_50        ;
; FL_WE_N        ; CLOCK_50   ; 6.759  ; 6.606  ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 7.058  ; 6.905  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 7.081  ; 6.928  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 7.825  ; 7.672  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 7.378  ; 7.225  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 7.298  ; 7.145  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 8.031  ; 7.886  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 7.807  ; 7.654  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 8.031  ; 7.886  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 8.062  ; 7.917  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 7.606  ; 7.453  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 12.465 ; 12.013 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 8.441  ; 8.296  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 9.832  ; 9.687  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 10.394 ; 9.942  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 9.870  ; 9.725  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 9.461  ; 9.316  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 9.988  ; 9.512  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 8.596  ; 8.443  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 7.058  ; 6.905  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 7.058  ; 6.905  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 11.437 ; 10.985 ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 7.244  ; 7.091  ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 9.433  ; 9.280  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 9.433  ; 9.280  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 9.725  ; 9.572  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 9.893  ; 9.740  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 9.893  ; 9.740  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 9.884  ; 9.731  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 10.133 ; 9.980  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 10.133 ; 9.980  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 10.108 ; 9.955  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 10.378 ; 10.233 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 10.384 ; 10.239 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 10.038 ; 9.893  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 9.738  ; 9.593  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 10.037 ; 9.892  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 10.169 ; 10.016 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 9.884  ; 9.731  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 10.169 ; 10.016 ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 7.807  ; 7.654  ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 7.264  ; 7.111  ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 8.031  ; 7.886  ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 7.458  ; 7.305  ; Rise       ; CLOCK_50        ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                  ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; FL_ADDR[*]     ; CLOCK_50   ; 6.753  ; 6.600  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[0]    ; CLOCK_50   ; 8.259  ; 8.106  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[1]    ; CLOCK_50   ; 6.814  ; 6.661  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[2]    ; CLOCK_50   ; 8.271  ; 8.118  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[3]    ; CLOCK_50   ; 8.299  ; 8.146  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[4]    ; CLOCK_50   ; 8.271  ; 8.118  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[5]    ; CLOCK_50   ; 8.271  ; 8.118  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[6]    ; CLOCK_50   ; 8.271  ; 8.118  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[7]    ; CLOCK_50   ; 10.366 ; 9.890  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[8]    ; CLOCK_50   ; 8.286  ; 8.133  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[9]    ; CLOCK_50   ; 8.476  ; 8.323  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[10]   ; CLOCK_50   ; 7.586  ; 7.433  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[11]   ; CLOCK_50   ; 7.100  ; 6.947  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[12]   ; CLOCK_50   ; 6.888  ; 6.735  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[13]   ; CLOCK_50   ; 7.023  ; 6.870  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[14]   ; CLOCK_50   ; 6.888  ; 6.735  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[15]   ; CLOCK_50   ; 9.396  ; 8.920  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[16]   ; CLOCK_50   ; 6.888  ; 6.735  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[17]   ; CLOCK_50   ; 8.259  ; 8.106  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[18]   ; CLOCK_50   ; 8.286  ; 8.133  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[19]   ; CLOCK_50   ; 8.263  ; 8.110  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[20]   ; CLOCK_50   ; 7.846  ; 7.693  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[21]   ; CLOCK_50   ; 6.753  ; 6.600  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[22]   ; CLOCK_50   ; 8.269  ; 8.116  ; Rise       ; CLOCK_50        ;
; FL_CE_N        ; CLOCK_50   ; 6.525  ; 6.372  ; Rise       ; CLOCK_50        ;
; FL_DQ[*]       ; CLOCK_50   ; 10.390 ; 10.237 ; Rise       ; CLOCK_50        ;
;  FL_DQ[0]      ; CLOCK_50   ; 10.390 ; 10.237 ; Rise       ; CLOCK_50        ;
;  FL_DQ[1]      ; CLOCK_50   ; 10.940 ; 10.787 ; Rise       ; CLOCK_50        ;
;  FL_DQ[2]      ; CLOCK_50   ; 11.220 ; 11.067 ; Rise       ; CLOCK_50        ;
;  FL_DQ[3]      ; CLOCK_50   ; 11.220 ; 11.067 ; Rise       ; CLOCK_50        ;
;  FL_DQ[4]      ; CLOCK_50   ; 10.985 ; 10.832 ; Rise       ; CLOCK_50        ;
;  FL_DQ[5]      ; CLOCK_50   ; 10.991 ; 10.838 ; Rise       ; CLOCK_50        ;
;  FL_DQ[6]      ; CLOCK_50   ; 10.991 ; 10.838 ; Rise       ; CLOCK_50        ;
;  FL_DQ[7]      ; CLOCK_50   ; 10.989 ; 10.836 ; Rise       ; CLOCK_50        ;
; FL_OE_N        ; CLOCK_50   ; 6.501  ; 6.348  ; Rise       ; CLOCK_50        ;
; FL_RST_N       ; CLOCK_50   ; 6.506  ; 6.353  ; Rise       ; CLOCK_50        ;
; FL_WE_N        ; CLOCK_50   ; 6.505  ; 6.352  ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 6.793  ; 6.640  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 6.814  ; 6.661  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 7.528  ; 7.375  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 7.100  ; 6.947  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 7.023  ; 6.870  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 7.761  ; 7.616  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 7.511  ; 7.358  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 7.761  ; 7.616  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 7.791  ; 7.646  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 7.318  ; 7.165  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 12.096 ; 11.644 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 8.154  ; 8.009  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 9.489  ; 9.344  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 10.108 ; 9.656  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 9.526  ; 9.381  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 9.134  ; 8.989  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 9.689  ; 9.213  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 8.269  ; 8.116  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 6.793  ; 6.640  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 6.793  ; 6.640  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 11.109 ; 10.657 ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 6.971  ; 6.818  ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 9.073  ; 8.920  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 9.073  ; 8.920  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 9.353  ; 9.200  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 9.514  ; 9.361  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 9.514  ; 9.361  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 9.505  ; 9.352  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 9.745  ; 9.592  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 9.745  ; 9.592  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 9.721  ; 9.568  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 10.015 ; 9.870  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 10.020 ; 9.875  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 9.688  ; 9.543  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 9.399  ; 9.254  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 9.687  ; 9.542  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 9.779  ; 9.626  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 9.505  ; 9.352  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 9.779  ; 9.626  ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 7.511  ; 7.358  ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 6.990  ; 6.837  ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 7.761  ; 7.616  ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 7.177  ; 7.024  ; Rise       ; CLOCK_50        ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Output Disable Times                                                               ;
+----------------+------------+-----------+-----------+------------+-----------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+----------------+------------+-----------+-----------+------------+-----------------+
; FL_ADDR[*]     ; CLOCK_50   ; 6.856     ; 7.009     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[0]    ; CLOCK_50   ; 8.396     ; 8.549     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[1]    ; CLOCK_50   ; 6.922     ; 7.075     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[2]    ; CLOCK_50   ; 8.408     ; 8.561     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[3]    ; CLOCK_50   ; 8.436     ; 8.589     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[4]    ; CLOCK_50   ; 8.408     ; 8.561     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[5]    ; CLOCK_50   ; 8.408     ; 8.561     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[6]    ; CLOCK_50   ; 8.408     ; 8.561     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[7]    ; CLOCK_50   ; 10.180    ; 10.656    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[8]    ; CLOCK_50   ; 8.418     ; 8.571     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[9]    ; CLOCK_50   ; 8.616     ; 8.769     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[10]   ; CLOCK_50   ; 7.658     ; 7.811     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[11]   ; CLOCK_50   ; 7.197     ; 7.350     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[12]   ; CLOCK_50   ; 6.996     ; 7.149     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[13]   ; CLOCK_50   ; 7.113     ; 7.266     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[14]   ; CLOCK_50   ; 6.996     ; 7.149     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[15]   ; CLOCK_50   ; 9.160     ; 9.636     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[16]   ; CLOCK_50   ; 6.996     ; 7.149     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[17]   ; CLOCK_50   ; 8.396     ; 8.549     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[18]   ; CLOCK_50   ; 8.418     ; 8.571     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[19]   ; CLOCK_50   ; 8.400     ; 8.553     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[20]   ; CLOCK_50   ; 7.913     ; 8.066     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[21]   ; CLOCK_50   ; 6.856     ; 7.009     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[22]   ; CLOCK_50   ; 8.407     ; 8.560     ; Rise       ; CLOCK_50        ;
; FL_CE_N        ; CLOCK_50   ; 6.623     ; 6.776     ; Rise       ; CLOCK_50        ;
; FL_DQ[*]       ; CLOCK_50   ; 10.756    ; 10.909    ; Rise       ; CLOCK_50        ;
;  FL_DQ[0]      ; CLOCK_50   ; 10.756    ; 10.909    ; Rise       ; CLOCK_50        ;
;  FL_DQ[1]      ; CLOCK_50   ; 11.341    ; 11.494    ; Rise       ; CLOCK_50        ;
;  FL_DQ[2]      ; CLOCK_50   ; 11.628    ; 11.781    ; Rise       ; CLOCK_50        ;
;  FL_DQ[3]      ; CLOCK_50   ; 11.628    ; 11.781    ; Rise       ; CLOCK_50        ;
;  FL_DQ[4]      ; CLOCK_50   ; 11.390    ; 11.543    ; Rise       ; CLOCK_50        ;
;  FL_DQ[5]      ; CLOCK_50   ; 11.401    ; 11.554    ; Rise       ; CLOCK_50        ;
;  FL_DQ[6]      ; CLOCK_50   ; 11.401    ; 11.554    ; Rise       ; CLOCK_50        ;
;  FL_DQ[7]      ; CLOCK_50   ; 11.392    ; 11.545    ; Rise       ; CLOCK_50        ;
; FL_OE_N        ; CLOCK_50   ; 6.602     ; 6.755     ; Rise       ; CLOCK_50        ;
; FL_RST_N       ; CLOCK_50   ; 6.614     ; 6.767     ; Rise       ; CLOCK_50        ;
; FL_WE_N        ; CLOCK_50   ; 6.606     ; 6.759     ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 6.894     ; 7.047     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 6.922     ; 7.075     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 7.615     ; 7.768     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 7.197     ; 7.350     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 7.113     ; 7.266     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 7.861     ; 8.006     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 7.601     ; 7.754     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 7.861     ; 8.006     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 7.895     ; 8.040     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 7.404     ; 7.557     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 11.976    ; 12.428    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 8.273     ; 8.418     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 9.655     ; 9.800     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 9.916     ; 10.368    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 9.697     ; 9.842     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 9.286     ; 9.431     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 9.438     ; 9.914     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 8.407     ; 8.560     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 6.894     ; 7.047     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 6.894     ; 7.047     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 10.954    ; 11.406    ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 7.038     ; 7.191     ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 9.402     ; 9.555     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 9.402     ; 9.555     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 9.677     ; 9.830     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 9.801     ; 9.954     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 9.801     ; 9.954     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 9.792     ; 9.945     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 10.018    ; 10.171    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 10.018    ; 10.171    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 10.102    ; 10.255    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 10.298    ; 10.443    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 10.304    ; 10.449    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 9.963     ; 10.108    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 9.670     ; 9.815     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 9.978     ; 10.123    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 10.071    ; 10.224    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 9.792     ; 9.945     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 10.071    ; 10.224    ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 7.601     ; 7.754     ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 7.095     ; 7.248     ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 7.861     ; 8.006     ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 7.334     ; 7.487     ; Rise       ; CLOCK_50        ;
+----------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                       ;
+----------------+------------+-----------+-----------+------------+-----------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+----------------+------------+-----------+-----------+------------+-----------------+
; FL_ADDR[*]     ; CLOCK_50   ; 6.592     ; 6.745     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[0]    ; CLOCK_50   ; 8.070     ; 8.223     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[1]    ; CLOCK_50   ; 6.656     ; 6.809     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[2]    ; CLOCK_50   ; 8.082     ; 8.235     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[3]    ; CLOCK_50   ; 8.109     ; 8.262     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[4]    ; CLOCK_50   ; 8.082     ; 8.235     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[5]    ; CLOCK_50   ; 8.082     ; 8.235     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[6]    ; CLOCK_50   ; 8.082     ; 8.235     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[7]    ; CLOCK_50   ; 9.854     ; 10.330    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[8]    ; CLOCK_50   ; 8.092     ; 8.245     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[9]    ; CLOCK_50   ; 8.282     ; 8.435     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[10]   ; CLOCK_50   ; 7.362     ; 7.515     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[11]   ; CLOCK_50   ; 6.920     ; 7.073     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[12]   ; CLOCK_50   ; 6.727     ; 6.880     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[13]   ; CLOCK_50   ; 6.839     ; 6.992     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[14]   ; CLOCK_50   ; 6.727     ; 6.880     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[15]   ; CLOCK_50   ; 8.875     ; 9.351     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[16]   ; CLOCK_50   ; 6.727     ; 6.880     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[17]   ; CLOCK_50   ; 8.070     ; 8.223     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[18]   ; CLOCK_50   ; 8.092     ; 8.245     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[19]   ; CLOCK_50   ; 8.074     ; 8.227     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[20]   ; CLOCK_50   ; 7.607     ; 7.760     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[21]   ; CLOCK_50   ; 6.592     ; 6.745     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[22]   ; CLOCK_50   ; 8.081     ; 8.234     ; Rise       ; CLOCK_50        ;
; FL_CE_N        ; CLOCK_50   ; 6.368     ; 6.521     ; Rise       ; CLOCK_50        ;
; FL_DQ[*]       ; CLOCK_50   ; 10.336    ; 10.489    ; Rise       ; CLOCK_50        ;
;  FL_DQ[0]      ; CLOCK_50   ; 10.336    ; 10.489    ; Rise       ; CLOCK_50        ;
;  FL_DQ[1]      ; CLOCK_50   ; 10.898    ; 11.051    ; Rise       ; CLOCK_50        ;
;  FL_DQ[2]      ; CLOCK_50   ; 11.173    ; 11.326    ; Rise       ; CLOCK_50        ;
;  FL_DQ[3]      ; CLOCK_50   ; 11.173    ; 11.326    ; Rise       ; CLOCK_50        ;
;  FL_DQ[4]      ; CLOCK_50   ; 10.946    ; 11.099    ; Rise       ; CLOCK_50        ;
;  FL_DQ[5]      ; CLOCK_50   ; 10.956    ; 11.109    ; Rise       ; CLOCK_50        ;
;  FL_DQ[6]      ; CLOCK_50   ; 10.956    ; 11.109    ; Rise       ; CLOCK_50        ;
;  FL_DQ[7]      ; CLOCK_50   ; 10.947    ; 11.100    ; Rise       ; CLOCK_50        ;
; FL_OE_N        ; CLOCK_50   ; 6.349     ; 6.502     ; Rise       ; CLOCK_50        ;
; FL_RST_N       ; CLOCK_50   ; 6.360     ; 6.513     ; Rise       ; CLOCK_50        ;
; FL_WE_N        ; CLOCK_50   ; 6.352     ; 6.505     ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 6.628     ; 6.781     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 6.656     ; 6.809     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 7.321     ; 7.474     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 6.920     ; 7.073     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 6.839     ; 6.992     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 7.591     ; 7.736     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 7.307     ; 7.460     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 7.591     ; 7.736     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 7.624     ; 7.769     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 7.118     ; 7.271     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 11.608    ; 12.060    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 7.987     ; 8.132     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 9.314     ; 9.459     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 9.630     ; 10.082    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 9.354     ; 9.499     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 8.960     ; 9.105     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 9.142     ; 9.618     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 8.081     ; 8.234     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 6.628     ; 6.781     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 6.628     ; 6.781     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 10.627    ; 11.079    ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 6.767     ; 6.920     ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 9.037     ; 9.190     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 9.037     ; 9.190     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 9.300     ; 9.453     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 9.420     ; 9.573     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 9.420     ; 9.573     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 9.412     ; 9.565     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 9.628     ; 9.781     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 9.628     ; 9.781     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 9.709     ; 9.862     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 9.931     ; 10.076    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 9.937     ; 10.082    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 9.610     ; 9.755     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 9.329     ; 9.474     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 9.624     ; 9.769     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 9.679     ; 9.832     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 9.412     ; 9.565     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 9.679     ; 9.832     ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 7.307     ; 7.460     ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 6.821     ; 6.974     ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 7.591     ; 7.736     ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 7.051     ; 7.204     ; Rise       ; CLOCK_50        ;
+----------------+------------+-----------+-----------+------------+-----------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.241 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 75.39 MHz  ; 75.39 MHz       ; CLOCK_50            ;      ;
; 125.19 MHz ; 125.19 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 6.735  ; 0.000         ;
; altera_reserved_tck ; 46.006 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.328 ; 0.000         ;
; altera_reserved_tck ; 0.354 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 12.071 ; 0.000         ;
; altera_reserved_tck ; 48.084 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.409 ; 0.000         ;
; CLOCK_50            ; 6.629 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.443  ; 0.000             ;
; CLOCK2_50           ; 16.000 ; 0.000             ;
; CLOCK3_50           ; 16.000 ; 0.000             ;
; altera_reserved_tck ; 49.486 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.735 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 13.186     ;
; 6.735 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 13.186     ;
; 6.735 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 13.186     ;
; 6.735 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 13.186     ;
; 6.735 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 13.186     ;
; 6.735 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 13.186     ;
; 6.751 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 13.179     ;
; 6.751 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 13.179     ;
; 6.751 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 13.179     ;
; 6.751 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 13.179     ;
; 6.751 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 13.179     ;
; 6.751 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 13.179     ;
; 6.751 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 13.179     ;
; 6.751 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 13.179     ;
; 6.751 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 13.179     ;
; 6.751 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 13.179     ;
; 6.754 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 13.165     ;
; 6.754 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 13.165     ;
; 6.754 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 13.165     ;
; 6.754 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 13.165     ;
; 6.766 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 13.154     ;
; 6.766 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 13.154     ;
; 6.766 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 13.154     ;
; 6.766 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 13.154     ;
; 6.766 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 13.154     ;
; 6.766 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 13.154     ;
; 6.766 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 13.154     ;
; 6.775 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 13.146     ;
; 6.775 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 13.146     ;
; 6.775 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 13.146     ;
; 6.775 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 13.146     ;
; 6.775 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 13.146     ;
; 6.775 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 13.146     ;
; 6.791 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 13.139     ;
; 6.791 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 13.139     ;
; 6.791 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 13.139     ;
; 6.791 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 13.139     ;
; 6.791 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 13.139     ;
; 6.791 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 13.139     ;
; 6.791 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 13.139     ;
; 6.791 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 13.139     ;
; 6.791 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 13.139     ;
; 6.791 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 13.139     ;
; 6.794 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 13.125     ;
; 6.794 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 13.125     ;
; 6.794 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 13.125     ;
; 6.794 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 13.125     ;
; 6.806 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 13.114     ;
; 6.806 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 13.114     ;
; 6.806 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 13.114     ;
; 6.806 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 13.114     ;
; 6.806 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 13.114     ;
; 6.806 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 13.114     ;
; 6.806 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 13.114     ;
; 6.807 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 13.116     ;
; 6.807 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 13.116     ;
; 6.807 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 13.116     ;
; 6.807 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 13.116     ;
; 6.807 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 13.116     ;
; 6.807 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 13.116     ;
; 6.823 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 13.109     ;
; 6.823 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 13.109     ;
; 6.823 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 13.109     ;
; 6.823 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 13.109     ;
; 6.823 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 13.109     ;
; 6.823 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 13.109     ;
; 6.823 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 13.109     ;
; 6.823 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 13.109     ;
; 6.823 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 13.109     ;
; 6.823 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 13.109     ;
; 6.826 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 13.095     ;
; 6.826 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 13.095     ;
; 6.826 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 13.095     ;
; 6.826 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 13.095     ;
; 6.838 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 13.084     ;
; 6.838 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 13.084     ;
; 6.838 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 13.084     ;
; 6.838 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 13.084     ;
; 6.838 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 13.084     ;
; 6.838 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 13.084     ;
; 6.838 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 13.084     ;
; 6.953 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[6]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 12.970     ;
; 6.953 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[6]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 12.970     ;
; 6.953 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[6]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 12.970     ;
; 6.953 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[6]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 12.970     ;
; 6.953 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[6]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 12.970     ;
; 6.953 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[6]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 12.970     ;
; 6.958 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[3]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 12.965     ;
; 6.958 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[3]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 12.965     ;
; 6.958 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[3]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 12.965     ;
; 6.958 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[3]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 12.965     ;
; 6.958 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[3]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 12.965     ;
; 6.958 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[3]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 12.965     ;
; 6.961 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[12] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 12.960     ;
; 6.961 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[12] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 12.960     ;
; 6.961 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[12] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 12.960     ;
; 6.961 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[12] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 12.960     ;
; 6.961 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[12] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 12.960     ;
; 6.961 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[12] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 12.960     ;
; 6.969 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[6]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 12.963     ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.006 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 4.232      ;
; 46.123 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 4.112      ;
; 47.166 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 3.032      ;
; 47.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.835      ;
; 47.469 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.767      ;
; 47.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 2.671      ;
; 47.530 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.706      ;
; 47.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 2.532      ;
; 47.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 2.462      ;
; 47.777 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 2.457      ;
; 47.803 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.433      ;
; 47.832 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 2.398      ;
; 47.842 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[0]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.402      ;
; 47.860 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.376      ;
; 47.898 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.338      ;
; 48.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.202      ;
; 48.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 1.590      ;
; 48.986 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                        ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.257      ;
; 93.028 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.897      ;
; 93.053 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.856      ;
; 93.298 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.627      ;
; 93.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.617      ;
; 93.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[13]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.534      ;
; 93.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.499      ;
; 93.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.331      ;
; 93.702 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.207      ;
; 93.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.154      ;
; 93.778 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.139      ;
; 93.800 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.125      ;
; 93.823 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.086      ;
; 93.889 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.036      ;
; 93.920 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.989      ;
; 93.988 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.937      ;
; 93.997 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.928      ;
; 94.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.927      ;
; 94.028 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.886      ;
; 94.132 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.793      ;
; 94.156 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.769      ;
; 94.162 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.766      ;
; 94.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.725      ;
; 94.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.739      ;
; 94.214 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.698      ;
; 94.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.657      ;
; 94.283 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.647      ;
; 94.350 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[34]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.567      ;
; 94.350 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[13]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.564      ;
; 94.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.529      ;
; 94.432 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.496      ;
; 94.442 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.486      ;
; 94.459 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.469      ;
; 94.469 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.459      ;
; 94.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[13]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.403      ;
; 94.519 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.411      ;
; 94.536 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[13]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.376      ;
; 94.544 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.370      ;
; 94.560 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.368      ;
; 94.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.361      ;
; 94.582 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.335      ;
; 94.587 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.341      ;
; 94.677 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.237      ;
; 94.712 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.208      ;
; 94.717 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.200      ;
; 94.728 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.200      ;
; 94.746 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.171      ;
; 94.753 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.169      ;
; 94.754 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.166      ;
; 94.755 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.173      ;
; 94.775 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.155      ;
; 94.789 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.141      ;
; 94.798 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.116      ;
; 94.799 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.131      ;
; 94.836 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.076      ;
; 94.848 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.082      ;
; 94.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.049      ;
; 94.864 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.066      ;
; 94.866 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[13]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.048      ;
; 94.884 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.034      ;
; 94.904 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.010      ;
; 94.912 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.008      ;
; 94.917 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.013      ;
; 94.934 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.994      ;
; 94.939 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.981      ;
; 94.940 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.978      ;
; 94.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.955      ;
; 94.961 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.967      ;
; 94.963 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.967      ;
; 94.972 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.958      ;
; 94.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.928      ;
; 95.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.926      ;
; 95.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.905      ;
; 95.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.890      ;
; 95.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.890      ;
; 95.046 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.871      ;
; 95.050 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.878      ;
; 95.063 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.849      ;
; 95.085 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.845      ;
; 95.090 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.822      ;
; 95.093 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.826      ;
; 95.107 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.823      ;
; 95.122 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.806      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.328 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.935      ;
; 0.331 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.938      ;
; 0.332 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.939      ;
; 0.343 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_tag_wraddress[1]                                                                                                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.932      ;
; 0.345 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace|itm[2]                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.420      ; 0.966      ;
; 0.346 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.953      ;
; 0.348 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[12]                                                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.943      ;
; 0.349 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_data[10]                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 0.984      ;
; 0.349 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[16]                                                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.944      ;
; 0.350 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|trc_jtag_addr[0]                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.952      ;
; 0.350 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|trc_jtag_addr[5]                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.952      ;
; 0.350 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_data[11]                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.946      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_rd_addr_has_started                                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                                                                                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_ld_bypass_delayed_started                                                                                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_st_bypass_delayed_started                                                                                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_st_bypass_delayed_started                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_fill_has_started                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_rd_data_cnt[2]                                                                                                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_rd_data_cnt[1]                                                                                                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_fill_dp_offset[1]                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_fill_dp_offset[2]                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_fill_active                                                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_fill_active                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_active                                                                                                                                    ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_active                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_wr_active                                                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_s1_agent_rsp_fifo|mem_used[0]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_s1_agent_rsp_fifo|mem_used[1]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_res_timer_s1_translator|wait_latency_counter[1]                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_res_timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem_used[0]                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem_used[1]                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|i_read                                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[1]                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[1]                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[2]                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[2]                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                         ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                         ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_offset[2]                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[1][105]                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[0][105]                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][105]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_s1_agent_rsp_fifo|mem[1][105]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_s1_agent_rsp_fifo|mem[0][105]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|i_readdata_d1[9]                                                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.947      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_prevent_refill                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_line[1]                                                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_line[1]                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_line[0]                                                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_line[2]                                                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_line[3]                                                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_line[3]                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_line[4]                                                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_line[6]                                                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_line[5]                                                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_line[5]                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                          ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_tag_wraddress[4]                                                                                                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.943      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|avalon_pwm:my_pwm|off                                                                                                                                                               ; niosII:u0|avalon_pwm:my_pwm|off                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                         ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_read                                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                   ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_flash_ctl_uas_cmd_width_adapter|use_reg                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_flash_ctl_uas_cmd_width_adapter|use_reg                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_flash_ctl_uas_cmd_width_adapter|count[0]                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_flash_ctl_uas_cmd_width_adapter|count[0]                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_flash_ctl_uas_cmd_width_adapter|count[1]                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_flash_ctl_uas_cmd_width_adapter|count[1]                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_pwm_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_pwm_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_pwm_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_pwm_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_ext_ram_ctl:ext_ram_ctl|altera_tristate_controller_translator:tdt|turnaround_counter[1]                                                                                      ; niosII:u0|niosII_ext_ram_ctl:ext_ram_ctl|altera_tristate_controller_translator:tdt|turnaround_counter[1]                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_ram_ctl_uas_cmd_width_adapter|count[0]                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_ram_ctl_uas_cmd_width_adapter|count[0]                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_ram_ctl_uas_cmd_width_adapter|use_reg                                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_ram_ctl_uas_cmd_width_adapter|use_reg                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_ext_ram_ctl:ext_ram_ctl|altera_merlin_slave_translator:slave_translator|wait_latency_counter[1]                                                                              ; niosII:u0|niosII_ext_ram_ctl:ext_ram_ctl|altera_merlin_slave_translator:slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_ext_ram_ctl:ext_ram_ctl|altera_merlin_slave_translator:slave_translator|wait_latency_counter[2]                                                                              ; niosII:u0|niosII_ext_ram_ctl:ext_ram_ctl|altera_merlin_slave_translator:slave_translator|wait_latency_counter[2]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_flash_ctl_uas_agent_rsp_fifo|mem[3][38]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_flash_ctl_uas_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_flash_ctl_uas_rsp_width_adapter|data_reg[2]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_flash_ctl_uas_rsp_width_adapter|data_reg[2]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_jtag_uart:jtag_uart|woverflow                                                                                                                                                ; niosII:u0|niosII_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_jtag_uart:jtag_uart|pause_irq                                                                                                                                                ; niosII:u0|niosII_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_jtag_uart:jtag_uart|rvalid                                                                                                                                                   ; niosII:u0|niosII_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_004:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_004:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_active                                                                                                                                    ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_active                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_004:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_004:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_ram_ctl_uas_cmd_width_adapter|address_reg[1]                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_ram_ctl_uas_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_jtag_uart:jtag_uart|ac                                                                                                                                                       ; niosII:u0|niosII_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_flash_ctl_uas_rsp_width_adapter|data_reg[10]                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_flash_ctl_uas_rsp_width_adapter|data_reg[10]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem_used[0]                                                                            ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem_used[1]                                                                            ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                  ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                    ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.623      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.631      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.631      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.636      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                         ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                         ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                         ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                         ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.644      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.404 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[2]                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.648      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.651      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.651      ;
; 0.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.654      ;
; 0.416 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.417 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.419 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.419 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.420 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.663      ;
; 0.422 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.664      ;
; 0.423 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.665      ;
; 0.425 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                         ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.667      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.686      ;
; 0.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.745      ;
; 0.507 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.750      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.752      ;
; 0.515 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.757      ;
; 0.515 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[3]                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.757      ;
; 0.519 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[4]                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.761      ;
; 0.528 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[37]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.770      ;
; 0.529 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
; 0.530 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.772      ;
; 0.530 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.772      ;
; 0.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.773      ;
; 0.536 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.776      ;
; 0.537 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.779      ;
; 0.537 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.779      ;
; 0.539 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.000                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.781      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.793      ;
; 0.549 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.792      ;
; 0.551 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.793      ;
; 0.551 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.793      ;
; 0.551 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.793      ;
; 0.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.794      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.799      ;
; 0.565 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.807      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.810      ;
; 0.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.814      ;
; 0.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.814      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.813      ;
; 0.573 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                        ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.808      ;
; 0.576 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.818      ;
; 0.583 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                         ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.825      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.826      ;
; 0.585 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.828      ;
; 0.589 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                         ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.832      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.256     ; 7.464      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.071 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 7.468      ;
; 12.072 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.259     ; 7.460      ;
; 12.072 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.259     ; 7.460      ;
; 12.072 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.259     ; 7.460      ;
; 12.072 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.259     ; 7.460      ;
; 12.072 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.259     ; 7.460      ;
; 12.072 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.259     ; 7.460      ;
; 12.072 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.259     ; 7.460      ;
; 12.072 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.259     ; 7.460      ;
; 12.072 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.259     ; 7.460      ;
; 12.072 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.259     ; 7.460      ;
; 12.072 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.259     ; 7.460      ;
; 12.072 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.259     ; 7.460      ;
; 12.072 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.259     ; 7.460      ;
; 12.072 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.259     ; 7.460      ;
; 12.072 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.259     ; 7.460      ;
; 12.072 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.259     ; 7.460      ;
; 12.072 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.259     ; 7.460      ;
; 12.072 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.259     ; 7.460      ;
; 12.072 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.259     ; 7.460      ;
; 12.072 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.259     ; 7.460      ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.084 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 2.112      ;
; 48.145 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.091      ;
; 48.303 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 1.925      ;
; 97.493 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.407      ;
; 97.493 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.407      ;
; 97.493 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.407      ;
; 97.493 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.407      ;
; 97.493 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.407      ;
; 97.493 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.407      ;
; 97.493 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.407      ;
; 97.493 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.407      ;
; 97.493 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.407      ;
; 97.493 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.407      ;
; 97.493 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.407      ;
; 97.493 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.407      ;
; 97.493 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.407      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.177      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.177      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.177      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.177      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.177      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.177      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.177      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.177      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.177      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.177      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.177      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.177      ;
; 97.789 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.115      ;
; 97.789 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.115      ;
; 97.789 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.115      ;
; 97.789 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.115      ;
; 97.789 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.115      ;
; 97.790 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.121      ;
; 97.790 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.121      ;
; 97.790 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.121      ;
; 97.790 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.121      ;
; 97.790 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.121      ;
; 97.790 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.121      ;
; 97.790 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.121      ;
; 97.946 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 1.948      ;
; 97.946 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 1.948      ;
; 97.975 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 1.911      ;
; 97.975 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 1.911      ;
; 97.975 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 1.911      ;
; 97.975 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 1.911      ;
; 97.975 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 1.911      ;
; 97.975 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 1.911      ;
; 97.975 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 1.911      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 1.888      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 1.888      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 1.888      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 1.888      ;
; 98.029 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 1.859      ;
; 98.029 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 1.859      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.891      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.891      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 1.774      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 1.774      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 1.774      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 1.774      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 1.774      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 1.774      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 1.774      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 1.774      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 1.774      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 1.774      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 1.774      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 1.774      ;
; 98.139 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.787      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.409  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.654      ;
; 1.409  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.654      ;
; 1.409  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.654      ;
; 1.409  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.654      ;
; 1.409  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.654      ;
; 1.409  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.654      ;
; 1.409  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.654      ;
; 1.409  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.654      ;
; 1.409  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.654      ;
; 1.409  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.654      ;
; 1.409  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.654      ;
; 1.409  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.654      ;
; 1.436  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.677      ;
; 1.529  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.773      ;
; 1.529  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.773      ;
; 1.570  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.810      ;
; 1.570  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.810      ;
; 1.570  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.810      ;
; 1.570  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.810      ;
; 1.573  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.811      ;
; 1.573  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.811      ;
; 1.579  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.821      ;
; 1.579  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.821      ;
; 1.579  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.821      ;
; 1.579  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.821      ;
; 1.579  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.821      ;
; 1.579  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.821      ;
; 1.579  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.821      ;
; 1.612  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.862      ;
; 1.612  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.862      ;
; 1.785  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.010      ;
; 1.785  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.010      ;
; 1.785  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.010      ;
; 1.785  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.010      ;
; 1.785  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.010      ;
; 1.785  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.010      ;
; 1.785  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.010      ;
; 1.790  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 2.008      ;
; 1.790  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 2.008      ;
; 1.790  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 2.008      ;
; 1.790  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 2.008      ;
; 1.790  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 2.008      ;
; 1.849  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.076      ;
; 1.849  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.076      ;
; 1.849  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.076      ;
; 1.849  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.076      ;
; 1.849  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.076      ;
; 1.849  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.076      ;
; 1.849  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.076      ;
; 1.849  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.076      ;
; 1.849  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.076      ;
; 1.849  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.076      ;
; 1.849  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.076      ;
; 1.849  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.076      ;
; 2.057  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.271      ;
; 2.057  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.271      ;
; 2.057  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.271      ;
; 2.057  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.271      ;
; 2.057  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.271      ;
; 2.057  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.271      ;
; 2.057  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.271      ;
; 2.057  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.271      ;
; 2.057  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.271      ;
; 2.057  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.271      ;
; 2.057  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.271      ;
; 2.057  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.271      ;
; 2.057  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.271      ;
; 51.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.377      ; 1.833      ;
; 51.406 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.387      ; 1.984      ;
; 51.415 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.388      ; 1.994      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_dirty                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 6.921      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[8]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 6.922      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[13]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 6.922      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 6.921      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[14]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 6.921      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[15]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 6.925      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[12]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 6.921      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[25]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 6.922      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[20]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 6.922      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[16]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 6.921      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[17]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 6.925      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[22]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 6.922      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[23]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 6.925      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[18]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 6.921      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[19]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 6.925      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_hit                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 6.922      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[13]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 6.925      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 6.925      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[5]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 6.925      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[12]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 6.922      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[21]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 6.925      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_enable_0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 6.883      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_enable_2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 6.883      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_enable_1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 6.883      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_enable_3 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 6.883      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_3[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 6.884      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_3[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 6.884      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_3[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 6.884      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_3[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 6.884      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_3[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 6.884      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_3[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 6.884      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_3[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 6.884      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_3[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 6.884      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_3[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 6.884      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_3[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 6.884      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_3[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 6.884      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_3[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 6.884      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_3[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 6.884      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_3[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 6.884      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_3[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 6.884      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|event_counter_3[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 6.884      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|readdata[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 6.885      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|readdata[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 6.885      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|readdata[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 6.885      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|readdata[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 6.885      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[24]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 6.922      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[23]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 6.922      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[25]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 6.922      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[22]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 6.922      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[21]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 6.922      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[13]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 6.921      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[14]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 6.921      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[20]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 6.922      ;
; 6.629 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[18]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 6.921      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[7]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 6.923      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 6.923      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[6]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 6.923      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 6.921      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[11]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 6.923      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[9]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 6.923      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[7]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 6.923      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 6.923      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 6.923      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[5]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 6.923      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[6]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 6.923      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[9]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 6.923      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[11]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 6.923      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_tag[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 6.923      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[32]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 6.857      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[33]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 6.857      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[34]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 6.857      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[35]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 6.857      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[36]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 6.857      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[37]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 6.857      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[38]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 6.857      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[39]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 6.857      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[40]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 6.857      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[41]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 6.857      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[42]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 6.857      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[43]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 6.857      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[44]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 6.857      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[45]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 6.857      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[46]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 6.857      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[47]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 6.857      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[48]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 6.849      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[49]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 6.849      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[50]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 6.849      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[51]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 6.849      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[52]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 6.849      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[53]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 6.849      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[54]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 6.849      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[55]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 6.849      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[56]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 6.849      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[57]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 6.849      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[58]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 6.849      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[59]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 6.849      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[60]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 6.849      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_2[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 6.875      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_2[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 6.875      ;
; 6.630 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_2[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 6.875      ;
+-------+-------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                          ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                             ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                         ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                            ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                         ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                            ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                         ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                            ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                         ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                            ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                         ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                            ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                         ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                            ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                         ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                         ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                         ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                         ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                          ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                             ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                         ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                         ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                         ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                         ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                         ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                         ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                         ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                         ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                         ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                         ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                          ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                             ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                         ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                         ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                          ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                             ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                          ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                             ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                          ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                             ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                          ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                             ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                          ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                             ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                          ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                             ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                          ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                             ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.443 ; 9.773        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.486 ; 49.704       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                          ;
; 49.486 ; 49.704       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                              ;
; 49.487 ; 49.705       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                              ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                         ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                         ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                         ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                         ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                         ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                         ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                         ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                         ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                         ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                         ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                            ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                        ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                      ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                     ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                      ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                      ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                      ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                      ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                  ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                               ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                               ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                               ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                               ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                  ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                  ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                    ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                    ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                    ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                    ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                    ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                   ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                   ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                   ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                   ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                   ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                   ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                   ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                   ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                   ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                   ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                             ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                              ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                              ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                              ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                              ;
; 49.530 ; 49.716       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                              ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.000                                                   ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.010                                                   ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.100                                                   ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[15]                                                       ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                       ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                       ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[1]                                                        ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                       ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                       ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                       ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                       ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                       ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                       ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                       ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                       ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                       ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                       ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[2]                                                        ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                       ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[31]                                                       ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                       ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]                                                       ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[34]                                                       ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[35]                                                       ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[36]                                                       ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[37]                                                       ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[3]                                                        ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[4]                                                        ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[5]                                                        ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[6]                                                        ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[7]                                                        ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                             ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                         ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                         ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                    ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                      ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                             ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                             ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                             ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                             ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                  ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                    ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; FL_DQ[*]            ; CLOCK_50            ; 1.969 ; 2.365 ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; 1.567 ; 1.957 ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; 1.370 ; 1.772 ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; 1.234 ; 1.612 ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; 1.599 ; 1.941 ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; 1.740 ; 2.123 ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; 1.798 ; 2.215 ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; 1.969 ; 2.365 ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; 1.571 ; 1.916 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 3.747 ; 4.163 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 3.619 ; 3.954 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 3.733 ; 4.163 ; Rise       ; CLOCK_50            ;
;  KEY[2]             ; CLOCK_50            ; 3.269 ; 3.615 ; Rise       ; CLOCK_50            ;
;  KEY[3]             ; CLOCK_50            ; 3.747 ; 4.032 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 2.233 ; 2.616 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 1.802 ; 2.161 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 2.105 ; 2.445 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 2.176 ; 2.588 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 1.867 ; 2.244 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 2.038 ; 2.451 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 1.967 ; 2.345 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 2.040 ; 2.437 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 1.816 ; 2.164 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 1.719 ; 2.056 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 1.625 ; 1.971 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 2.134 ; 2.489 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 1.981 ; 2.320 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 2.063 ; 2.415 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 1.888 ; 2.256 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 1.897 ; 2.283 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 2.233 ; 2.616 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.802 ; 2.971 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.756 ; 7.955 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; FL_DQ[*]            ; CLOCK_50            ; -0.837 ; -1.197 ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; -1.156 ; -1.528 ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; -0.981 ; -1.372 ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; -0.837 ; -1.197 ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; -1.201 ; -1.535 ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; -1.336 ; -1.709 ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; -1.392 ; -1.798 ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; -1.556 ; -1.941 ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; -1.174 ; -1.511 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; -2.176 ; -2.535 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; -2.176 ; -2.535 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; -2.458 ; -2.816 ; Rise       ; CLOCK_50            ;
;  KEY[2]             ; CLOCK_50            ; -2.328 ; -2.640 ; Rise       ; CLOCK_50            ;
;  KEY[3]             ; CLOCK_50            ; -2.239 ; -2.574 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; -1.227 ; -1.560 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -1.379 ; -1.721 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -1.687 ; -2.019 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -1.754 ; -2.154 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -1.443 ; -1.802 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -1.618 ; -2.020 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -1.551 ; -1.919 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -1.621 ; -2.007 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -1.406 ; -1.745 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -1.318 ; -1.642 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -1.227 ; -1.560 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -1.717 ; -2.060 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -1.556 ; -1.876 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -1.634 ; -1.966 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -1.463 ; -1.813 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -1.484 ; -1.860 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -1.808 ; -2.181 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.425  ; 0.223  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.186 ; -1.438 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; FL_ADDR[*]          ; CLOCK_50            ; 10.224 ; 9.665  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[0]         ; CLOCK_50            ; 8.434  ; 8.314  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[1]         ; CLOCK_50            ; 8.733  ; 8.394  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[2]         ; CLOCK_50            ; 8.021  ; 7.918  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[3]         ; CLOCK_50            ; 8.990  ; 8.707  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[4]         ; CLOCK_50            ; 7.602  ; 7.446  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[5]         ; CLOCK_50            ; 8.785  ; 8.577  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[6]         ; CLOCK_50            ; 8.658  ; 8.398  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[7]         ; CLOCK_50            ; 10.224 ; 9.639  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[8]         ; CLOCK_50            ; 6.841  ; 6.764  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[9]         ; CLOCK_50            ; 8.837  ; 8.575  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[10]        ; CLOCK_50            ; 8.064  ; 7.834  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[11]        ; CLOCK_50            ; 8.603  ; 8.315  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[12]        ; CLOCK_50            ; 8.484  ; 8.177  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[13]        ; CLOCK_50            ; 8.370  ; 8.169  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[14]        ; CLOCK_50            ; 8.701  ; 8.352  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[15]        ; CLOCK_50            ; 10.211 ; 9.665  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[16]        ; CLOCK_50            ; 7.233  ; 7.172  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[17]        ; CLOCK_50            ; 7.480  ; 7.383  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[18]        ; CLOCK_50            ; 8.386  ; 8.133  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[19]        ; CLOCK_50            ; 8.417  ; 8.170  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[20]        ; CLOCK_50            ; 9.338  ; 9.028  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[21]        ; CLOCK_50            ; 7.884  ; 7.726  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[22]        ; CLOCK_50            ; 8.841  ; 8.583  ; Rise       ; CLOCK_50            ;
; FL_CE_N             ; CLOCK_50            ; 8.251  ; 8.077  ; Rise       ; CLOCK_50            ;
; FL_DQ[*]            ; CLOCK_50            ; 8.747  ; 8.555  ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; 8.605  ; 8.555  ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; 7.912  ; 7.863  ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; 8.466  ; 8.236  ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; 8.747  ; 8.497  ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; 7.859  ; 7.658  ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; 8.651  ; 8.436  ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; 8.744  ; 8.535  ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; 8.482  ; 8.265  ; Rise       ; CLOCK_50            ;
; FL_OE_N             ; CLOCK_50            ; 7.971  ; 7.806  ; Rise       ; CLOCK_50            ;
; FL_RST_N            ; CLOCK_50            ; 6.046  ; 5.913  ; Rise       ; CLOCK_50            ;
; FL_WE_N             ; CLOCK_50            ; 8.402  ; 8.147  ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 12.855 ; 13.439 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 7.864  ; 7.863  ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 11.297 ; 11.274 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 10.331 ; 10.559 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 8.901  ; 9.072  ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 7.905  ; 7.940  ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 12.855 ; 13.439 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 9.282  ; 9.377  ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 11.134 ; 12.012 ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 8.923  ; 9.011  ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 9.288  ; 9.878  ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 8.335  ; 8.596  ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 7.492  ; 7.600  ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 7.899  ; 7.993  ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 11.134 ; 12.012 ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 10.410 ; 11.145 ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 10.341 ; 10.538 ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 9.677  ; 9.803  ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 8.187  ; 8.290  ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 9.800  ; 10.126 ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 10.341 ; 10.538 ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 7.900  ; 8.029  ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 8.273  ; 8.329  ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 9.168  ; 9.241  ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 11.997 ; 12.885 ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 9.116  ; 9.580  ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 8.101  ; 8.320  ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 11.997 ; 12.885 ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 9.064  ; 9.145  ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 10.674 ; 11.043 ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 8.751  ; 8.993  ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 8.172  ; 8.218  ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 10.122 ; 10.244 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 9.474  ; 9.569  ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 9.473  ; 9.569  ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 9.845  ; 9.944  ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 9.618  ; 9.697  ; Rise       ; CLOCK_50            ;
;  LEDG[4]            ; CLOCK_50            ; 10.077 ; 10.197 ; Rise       ; CLOCK_50            ;
;  LEDG[5]            ; CLOCK_50            ; 10.122 ; 10.244 ; Rise       ; CLOCK_50            ;
;  LEDG[6]            ; CLOCK_50            ; 10.077 ; 10.197 ; Rise       ; CLOCK_50            ;
;  LEDG[7]            ; CLOCK_50            ; 10.122 ; 10.244 ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 11.018 ; 10.456 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 8.440  ; 8.268  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 10.440 ; 9.967  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 9.019  ; 8.796  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 8.553  ; 8.384  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 10.581 ; 10.055 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 8.106  ; 7.959  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 9.896  ; 9.470  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 8.214  ; 8.110  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 10.191 ; 9.894  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 9.978  ; 9.277  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 10.220 ; 9.717  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 7.511  ; 7.386  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 11.018 ; 10.389 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 9.269  ; 9.211  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 9.394  ; 9.006  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 10.951 ; 10.284 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 8.750  ; 8.613  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 8.147  ; 7.958  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 10.717 ; 10.456 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 9.733  ; 9.270  ; Rise       ; CLOCK_50            ;
; SRAM_CE_N           ; CLOCK_50            ; 8.381  ; 8.262  ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 9.768  ; 9.398  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 7.712  ; 7.605  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 8.565  ; 8.295  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 7.578  ; 7.527  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 8.908  ; 8.711  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 8.479  ; 8.265  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 9.768  ; 9.398  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 7.807  ; 7.641  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 9.300  ; 8.961  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 8.993  ; 8.604  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 8.719  ; 8.484  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 8.178  ; 7.940  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 8.801  ; 8.584  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 7.721  ; 7.561  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 7.653  ; 7.515  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 7.612  ; 7.484  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 8.961  ; 8.619  ; Rise       ; CLOCK_50            ;
; SRAM_LB_N           ; CLOCK_50            ; 8.044  ; 7.923  ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 7.972  ; 7.736  ; Rise       ; CLOCK_50            ;
; SRAM_UB_N           ; CLOCK_50            ; 9.808  ; 9.441  ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 8.694  ; 8.450  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.171 ; 12.620 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; FL_ADDR[*]          ; CLOCK_50            ; 6.590  ; 6.512  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[0]         ; CLOCK_50            ; 8.121  ; 8.002  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[1]         ; CLOCK_50            ; 8.409  ; 8.079  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[2]         ; CLOCK_50            ; 7.722  ; 7.620  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[3]         ; CLOCK_50            ; 8.652  ; 8.377  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[4]         ; CLOCK_50            ; 7.320  ; 7.167  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[5]         ; CLOCK_50            ; 8.457  ; 8.253  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[6]         ; CLOCK_50            ; 8.334  ; 8.080  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[7]         ; CLOCK_50            ; 9.910  ; 9.331  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[8]         ; CLOCK_50            ; 6.590  ; 6.512  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[9]         ; CLOCK_50            ; 8.506  ; 8.251  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[10]        ; CLOCK_50            ; 7.765  ; 7.540  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[11]        ; CLOCK_50            ; 8.282  ; 8.002  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[12]        ; CLOCK_50            ; 8.167  ; 7.868  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[13]        ; CLOCK_50            ; 8.059  ; 7.862  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[14]        ; CLOCK_50            ; 8.376  ; 8.037  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[15]        ; CLOCK_50            ; 9.898  ; 9.357  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[16]        ; CLOCK_50            ; 6.967  ; 6.904  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[17]        ; CLOCK_50            ; 7.206  ; 7.109  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[18]        ; CLOCK_50            ; 8.073  ; 7.826  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[19]        ; CLOCK_50            ; 8.104  ; 7.862  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[20]        ; CLOCK_50            ; 8.988  ; 8.687  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[21]        ; CLOCK_50            ; 7.592  ; 7.436  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[22]        ; CLOCK_50            ; 8.511  ; 8.260  ; Rise       ; CLOCK_50            ;
; FL_CE_N             ; CLOCK_50            ; 7.945  ; 7.775  ; Rise       ; CLOCK_50            ;
; FL_DQ[*]            ; CLOCK_50            ; 7.569  ; 7.371  ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; 8.285  ; 8.233  ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; 7.619  ; 7.569  ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; 8.151  ; 7.927  ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; 8.421  ; 8.177  ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; 7.569  ; 7.371  ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; 8.329  ; 8.118  ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; 8.417  ; 8.213  ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; 8.166  ; 7.954  ; Rise       ; CLOCK_50            ;
; FL_OE_N             ; CLOCK_50            ; 7.678  ; 7.515  ; Rise       ; CLOCK_50            ;
; FL_RST_N            ; CLOCK_50            ; 5.827  ; 5.696  ; Rise       ; CLOCK_50            ;
; FL_WE_N             ; CLOCK_50            ; 8.088  ; 7.840  ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 7.574  ; 7.574  ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 7.574  ; 7.574  ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 10.918 ; 10.895 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 9.941  ; 10.161 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 8.562  ; 8.729  ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 7.607  ; 7.643  ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 12.417 ; 12.994 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 8.927  ; 9.021  ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 7.212  ; 7.320  ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 8.583  ; 8.671  ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 8.936  ; 9.507  ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 8.020  ; 8.275  ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 7.212  ; 7.320  ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 7.603  ; 7.698  ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 10.765 ; 11.625 ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 10.071 ; 10.793 ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 7.604  ; 7.733  ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 9.310  ; 9.436  ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 7.880  ; 7.983  ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 9.428  ; 9.746  ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 9.948  ; 10.141 ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 7.604  ; 7.733  ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 7.963  ; 8.021  ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 8.822  ; 8.896  ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 7.794  ; 7.912  ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 8.772  ; 9.221  ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 7.794  ; 8.008  ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 11.595 ; 12.465 ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 8.720  ; 8.801  ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 10.267 ; 10.625 ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 8.420  ; 8.657  ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 7.864  ; 7.912  ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 9.117  ; 9.209  ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 9.117  ; 9.210  ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 9.117  ; 9.209  ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 9.475  ; 9.572  ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 9.258  ; 9.335  ; Rise       ; CLOCK_50            ;
;  LEDG[4]            ; CLOCK_50            ; 9.697  ; 9.813  ; Rise       ; CLOCK_50            ;
;  LEDG[5]            ; CLOCK_50            ; 9.742  ; 9.860  ; Rise       ; CLOCK_50            ;
;  LEDG[6]            ; CLOCK_50            ; 9.697  ; 9.813  ; Rise       ; CLOCK_50            ;
;  LEDG[7]            ; CLOCK_50            ; 9.742  ; 9.860  ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 7.237  ; 7.112  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 8.125  ; 7.956  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 10.045 ; 9.587  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 8.682  ; 8.464  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 8.234  ; 8.067  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 10.183 ; 9.673  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 7.805  ; 7.660  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 9.525  ; 9.110  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 7.910  ; 7.806  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 9.806  ; 9.518  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 9.671  ; 8.982  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 9.837  ; 9.350  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 7.237  ; 7.112  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 10.672 ; 10.051 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 8.924  ; 8.864  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 9.043  ; 8.666  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 10.608 ; 9.951  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 8.423  ; 8.288  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 7.843  ; 7.658  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 10.310 ; 10.056 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 9.436  ; 8.975  ; Rise       ; CLOCK_50            ;
; SRAM_CE_N           ; CLOCK_50            ; 8.070  ; 7.951  ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 7.300  ; 7.204  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 7.429  ; 7.322  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 8.247  ; 7.984  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 7.300  ; 7.247  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 8.577  ; 8.384  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 8.165  ; 7.955  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 9.402  ; 9.043  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 7.520  ; 7.356  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 8.952  ; 8.623  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 8.661  ; 8.282  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 8.396  ; 8.166  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 7.877  ; 7.644  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 8.475  ; 8.262  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 7.438  ; 7.279  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 7.371  ; 7.235  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 7.331  ; 7.204  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 8.627  ; 8.295  ; Rise       ; CLOCK_50            ;
; SRAM_LB_N           ; CLOCK_50            ; 7.746  ; 7.625  ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 7.676  ; 7.446  ; Rise       ; CLOCK_50            ;
; SRAM_UB_N           ; CLOCK_50            ; 9.440  ; 9.084  ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 8.369  ; 8.132  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 9.847  ; 10.296 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------+
; Output Enable Times                                                          ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; FL_ADDR[*]     ; CLOCK_50   ; 6.353  ; 6.208  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[0]    ; CLOCK_50   ; 7.807  ; 7.662  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[1]    ; CLOCK_50   ; 6.405  ; 6.260  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[2]    ; CLOCK_50   ; 7.817  ; 7.672  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[3]    ; CLOCK_50   ; 7.849  ; 7.704  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[4]    ; CLOCK_50   ; 7.817  ; 7.672  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[5]    ; CLOCK_50   ; 7.817  ; 7.672  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[6]    ; CLOCK_50   ; 7.817  ; 7.672  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[7]    ; CLOCK_50   ; 9.648  ; 9.149  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[8]    ; CLOCK_50   ; 7.835  ; 7.690  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[9]    ; CLOCK_50   ; 8.017  ; 7.872  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[10]   ; CLOCK_50   ; 7.151  ; 7.006  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[11]   ; CLOCK_50   ; 6.679  ; 6.534  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[12]   ; CLOCK_50   ; 6.478  ; 6.333  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[13]   ; CLOCK_50   ; 6.622  ; 6.477  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[14]   ; CLOCK_50   ; 6.478  ; 6.333  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[15]   ; CLOCK_50   ; 8.730  ; 8.231  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[16]   ; CLOCK_50   ; 6.478  ; 6.333  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[17]   ; CLOCK_50   ; 7.807  ; 7.662  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[18]   ; CLOCK_50   ; 7.835  ; 7.690  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[19]   ; CLOCK_50   ; 7.808  ; 7.663  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[20]   ; CLOCK_50   ; 7.400  ; 7.255  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[21]   ; CLOCK_50   ; 6.353  ; 6.208  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[22]   ; CLOCK_50   ; 7.815  ; 7.670  ; Rise       ; CLOCK_50        ;
; FL_CE_N        ; CLOCK_50   ; 6.130  ; 5.985  ; Rise       ; CLOCK_50        ;
; FL_DQ[*]       ; CLOCK_50   ; 9.901  ; 9.756  ; Rise       ; CLOCK_50        ;
;  FL_DQ[0]      ; CLOCK_50   ; 9.901  ; 9.756  ; Rise       ; CLOCK_50        ;
;  FL_DQ[1]      ; CLOCK_50   ; 10.435 ; 10.290 ; Rise       ; CLOCK_50        ;
;  FL_DQ[2]      ; CLOCK_50   ; 10.712 ; 10.567 ; Rise       ; CLOCK_50        ;
;  FL_DQ[3]      ; CLOCK_50   ; 10.712 ; 10.567 ; Rise       ; CLOCK_50        ;
;  FL_DQ[4]      ; CLOCK_50   ; 10.481 ; 10.336 ; Rise       ; CLOCK_50        ;
;  FL_DQ[5]      ; CLOCK_50   ; 10.484 ; 10.339 ; Rise       ; CLOCK_50        ;
;  FL_DQ[6]      ; CLOCK_50   ; 10.484 ; 10.339 ; Rise       ; CLOCK_50        ;
;  FL_DQ[7]      ; CLOCK_50   ; 10.487 ; 10.342 ; Rise       ; CLOCK_50        ;
; FL_OE_N        ; CLOCK_50   ; 6.104  ; 5.959  ; Rise       ; CLOCK_50        ;
; FL_RST_N       ; CLOCK_50   ; 6.106  ; 5.961  ; Rise       ; CLOCK_50        ;
; FL_WE_N        ; CLOCK_50   ; 6.109  ; 5.964  ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 6.389  ; 6.244  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 6.405  ; 6.260  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 7.129  ; 6.984  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 6.679  ; 6.534  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 6.622  ; 6.477  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 7.276  ; 7.111  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 7.113  ; 6.968  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 7.276  ; 7.111  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 7.306  ; 7.141  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 6.919  ; 6.774  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 11.328 ; 10.848 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 7.653  ; 7.488  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 8.951  ; 8.786  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 9.395  ; 8.915  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 8.987  ; 8.822  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 8.606  ; 8.441  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 8.991  ; 8.492  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 7.815  ; 7.670  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 6.389  ; 6.244  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 6.389  ; 6.244  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 10.368 ; 9.888  ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 6.563  ; 6.418  ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 8.628  ; 8.483  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 8.628  ; 8.483  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 8.899  ; 8.754  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 9.064  ; 8.919  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 9.064  ; 8.919  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 9.051  ; 8.906  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 9.282  ; 9.137  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 9.282  ; 9.137  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 9.263  ; 9.118  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 9.479  ; 9.314  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 9.485  ; 9.320  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 9.161  ; 8.996  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 8.880  ; 8.715  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 9.158  ; 8.993  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 9.318  ; 9.173  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 9.051  ; 8.906  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 9.318  ; 9.173  ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 7.113  ; 6.968  ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 6.590  ; 6.445  ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 7.276  ; 7.111  ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 6.757  ; 6.612  ; Rise       ; CLOCK_50        ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                  ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; FL_ADDR[*]     ; CLOCK_50   ; 6.107  ; 5.962  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[0]    ; CLOCK_50   ; 7.503  ; 7.358  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[1]    ; CLOCK_50   ; 6.157  ; 6.012  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[2]    ; CLOCK_50   ; 7.512  ; 7.367  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[3]    ; CLOCK_50   ; 7.543  ; 7.398  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[4]    ; CLOCK_50   ; 7.512  ; 7.367  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[5]    ; CLOCK_50   ; 7.512  ; 7.367  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[6]    ; CLOCK_50   ; 7.512  ; 7.367  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[7]    ; CLOCK_50   ; 9.344  ; 8.845  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[8]    ; CLOCK_50   ; 7.530  ; 7.385  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[9]    ; CLOCK_50   ; 7.704  ; 7.559  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[10]   ; CLOCK_50   ; 6.873  ; 6.728  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[11]   ; CLOCK_50   ; 6.419  ; 6.274  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[12]   ; CLOCK_50   ; 6.227  ; 6.082  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[13]   ; CLOCK_50   ; 6.365  ; 6.220  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[14]   ; CLOCK_50   ; 6.227  ; 6.082  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[15]   ; CLOCK_50   ; 8.462  ; 7.963  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[16]   ; CLOCK_50   ; 6.227  ; 6.082  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[17]   ; CLOCK_50   ; 7.503  ; 7.358  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[18]   ; CLOCK_50   ; 7.530  ; 7.385  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[19]   ; CLOCK_50   ; 7.504  ; 7.359  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[20]   ; CLOCK_50   ; 7.111  ; 6.966  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[21]   ; CLOCK_50   ; 6.107  ; 5.962  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[22]   ; CLOCK_50   ; 7.510  ; 7.365  ; Rise       ; CLOCK_50        ;
; FL_CE_N        ; CLOCK_50   ; 5.892  ; 5.747  ; Rise       ; CLOCK_50        ;
; FL_DQ[*]       ; CLOCK_50   ; 9.513  ; 9.368  ; Rise       ; CLOCK_50        ;
;  FL_DQ[0]      ; CLOCK_50   ; 9.513  ; 9.368  ; Rise       ; CLOCK_50        ;
;  FL_DQ[1]      ; CLOCK_50   ; 10.025 ; 9.880  ; Rise       ; CLOCK_50        ;
;  FL_DQ[2]      ; CLOCK_50   ; 10.292 ; 10.147 ; Rise       ; CLOCK_50        ;
;  FL_DQ[3]      ; CLOCK_50   ; 10.292 ; 10.147 ; Rise       ; CLOCK_50        ;
;  FL_DQ[4]      ; CLOCK_50   ; 10.069 ; 9.924  ; Rise       ; CLOCK_50        ;
;  FL_DQ[5]      ; CLOCK_50   ; 10.073 ; 9.928  ; Rise       ; CLOCK_50        ;
;  FL_DQ[6]      ; CLOCK_50   ; 10.073 ; 9.928  ; Rise       ; CLOCK_50        ;
;  FL_DQ[7]      ; CLOCK_50   ; 10.075 ; 9.930  ; Rise       ; CLOCK_50        ;
; FL_OE_N        ; CLOCK_50   ; 5.867  ; 5.722  ; Rise       ; CLOCK_50        ;
; FL_RST_N       ; CLOCK_50   ; 5.870  ; 5.725  ; Rise       ; CLOCK_50        ;
; FL_WE_N        ; CLOCK_50   ; 5.872  ; 5.727  ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 6.141  ; 5.996  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 6.157  ; 6.012  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 6.851  ; 6.706  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 6.419  ; 6.274  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 6.365  ; 6.220  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 7.031  ; 6.866  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 6.836  ; 6.691  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 7.031  ; 6.866  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 7.059  ; 6.894  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 6.650  ; 6.505  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 10.991 ; 10.511 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 7.392  ; 7.227  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 8.638  ; 8.473  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 9.134  ; 8.654  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 8.673  ; 8.508  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 8.307  ; 8.142  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 8.713  ; 8.214  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 7.510  ; 7.365  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 6.141  ; 5.996  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 6.141  ; 5.996  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 10.069 ; 9.589  ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 6.308  ; 6.163  ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 8.290  ; 8.145  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 8.290  ; 8.145  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 8.550  ; 8.405  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 8.709  ; 8.564  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 8.709  ; 8.564  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 8.697  ; 8.552  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 8.918  ; 8.773  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 8.918  ; 8.773  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 8.900  ; 8.755  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 9.145  ; 8.980  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 9.151  ; 8.986  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 8.840  ; 8.675  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 8.570  ; 8.405  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 8.836  ; 8.671  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 8.952  ; 8.807  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 8.697  ; 8.552  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 8.952  ; 8.807  ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 6.836  ; 6.691  ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 6.334  ; 6.189  ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 7.031  ; 6.866  ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 6.494  ; 6.349  ; Rise       ; CLOCK_50        ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Output Disable Times                                                               ;
+----------------+------------+-----------+-----------+------------+-----------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+----------------+------------+-----------+-----------+------------+-----------------+
; FL_ADDR[*]     ; CLOCK_50   ; 6.153     ; 6.298     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[0]    ; CLOCK_50   ; 7.540     ; 7.685     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[1]    ; CLOCK_50   ; 6.223     ; 6.368     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[2]    ; CLOCK_50   ; 7.551     ; 7.696     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[3]    ; CLOCK_50   ; 7.576     ; 7.721     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[4]    ; CLOCK_50   ; 7.551     ; 7.696     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[5]    ; CLOCK_50   ; 7.551     ; 7.696     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[6]    ; CLOCK_50   ; 7.551     ; 7.696     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[7]    ; CLOCK_50   ; 9.028     ; 9.527     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[8]    ; CLOCK_50   ; 7.559     ; 7.704     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[9]    ; CLOCK_50   ; 7.734     ; 7.879     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[10]   ; CLOCK_50   ; 6.877     ; 7.022     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[11]   ; CLOCK_50   ; 6.465     ; 6.610     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[12]   ; CLOCK_50   ; 6.289     ; 6.434     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[13]   ; CLOCK_50   ; 6.383     ; 6.528     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[14]   ; CLOCK_50   ; 6.289     ; 6.434     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[15]   ; CLOCK_50   ; 8.105     ; 8.604     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[16]   ; CLOCK_50   ; 6.289     ; 6.434     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[17]   ; CLOCK_50   ; 7.540     ; 7.685     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[18]   ; CLOCK_50   ; 7.559     ; 7.704     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[19]   ; CLOCK_50   ; 7.543     ; 7.688     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[20]   ; CLOCK_50   ; 7.101     ; 7.246     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[21]   ; CLOCK_50   ; 6.153     ; 6.298     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[22]   ; CLOCK_50   ; 7.549     ; 7.694     ; Rise       ; CLOCK_50        ;
; FL_CE_N        ; CLOCK_50   ; 5.950     ; 6.095     ; Rise       ; CLOCK_50        ;
; FL_DQ[*]       ; CLOCK_50   ; 9.660     ; 9.805     ; Rise       ; CLOCK_50        ;
;  FL_DQ[0]      ; CLOCK_50   ; 9.660     ; 9.805     ; Rise       ; CLOCK_50        ;
;  FL_DQ[1]      ; CLOCK_50   ; 10.179    ; 10.324    ; Rise       ; CLOCK_50        ;
;  FL_DQ[2]      ; CLOCK_50   ; 10.438    ; 10.583    ; Rise       ; CLOCK_50        ;
;  FL_DQ[3]      ; CLOCK_50   ; 10.438    ; 10.583    ; Rise       ; CLOCK_50        ;
;  FL_DQ[4]      ; CLOCK_50   ; 10.225    ; 10.370    ; Rise       ; CLOCK_50        ;
;  FL_DQ[5]      ; CLOCK_50   ; 10.236    ; 10.381    ; Rise       ; CLOCK_50        ;
;  FL_DQ[6]      ; CLOCK_50   ; 10.236    ; 10.381    ; Rise       ; CLOCK_50        ;
;  FL_DQ[7]      ; CLOCK_50   ; 10.226    ; 10.371    ; Rise       ; CLOCK_50        ;
; FL_OE_N        ; CLOCK_50   ; 5.931     ; 6.076     ; Rise       ; CLOCK_50        ;
; FL_RST_N       ; CLOCK_50   ; 5.935     ; 6.080     ; Rise       ; CLOCK_50        ;
; FL_WE_N        ; CLOCK_50   ; 5.933     ; 6.078     ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 6.187     ; 6.332     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 6.223     ; 6.368     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 6.828     ; 6.973     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 6.465     ; 6.610     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 6.383     ; 6.528     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 6.990     ; 7.155     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 6.815     ; 6.960     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 6.990     ; 7.155     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 7.021     ; 7.186     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 6.641     ; 6.786     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 10.654    ; 11.134    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 7.364     ; 7.529     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 8.615     ; 8.780     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 8.789     ; 9.269     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 8.654     ; 8.819     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 8.282     ; 8.447     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 8.363     ; 8.862     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 7.549     ; 7.694     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 6.187     ; 6.332     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 6.187     ; 6.332     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 9.728     ; 10.208    ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 6.318     ; 6.463     ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 8.427     ; 8.572     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 8.427     ; 8.572     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 8.674     ; 8.819     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 8.780     ; 8.925     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 8.780     ; 8.925     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 8.773     ; 8.918     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 8.972     ; 9.117     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 8.972     ; 9.117     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 9.054     ; 9.199     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 9.175     ; 9.340     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 9.181     ; 9.346     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 8.873     ; 9.038     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 8.608     ; 8.773     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 8.883     ; 9.048     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 9.023     ; 9.168     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 8.773     ; 8.918     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 9.023     ; 9.168     ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 6.815     ; 6.960     ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 6.361     ; 6.506     ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 6.990     ; 7.155     ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 6.589     ; 6.734     ; Rise       ; CLOCK_50        ;
+----------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                       ;
+----------------+------------+-----------+-----------+------------+-----------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+----------------+------------+-----------+-----------+------------+-----------------+
; FL_ADDR[*]     ; CLOCK_50   ; 5.908     ; 6.053     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[0]    ; CLOCK_50   ; 7.241     ; 7.386     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[1]    ; CLOCK_50   ; 5.976     ; 6.121     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[2]    ; CLOCK_50   ; 7.251     ; 7.396     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[3]    ; CLOCK_50   ; 7.275     ; 7.420     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[4]    ; CLOCK_50   ; 7.251     ; 7.396     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[5]    ; CLOCK_50   ; 7.251     ; 7.396     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[6]    ; CLOCK_50   ; 7.251     ; 7.396     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[7]    ; CLOCK_50   ; 8.729     ; 9.228     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[8]    ; CLOCK_50   ; 7.258     ; 7.403     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[9]    ; CLOCK_50   ; 7.427     ; 7.572     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[10]   ; CLOCK_50   ; 6.604     ; 6.749     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[11]   ; CLOCK_50   ; 6.209     ; 6.354     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[12]   ; CLOCK_50   ; 6.039     ; 6.184     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[13]   ; CLOCK_50   ; 6.130     ; 6.275     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[14]   ; CLOCK_50   ; 6.039     ; 6.184     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[15]   ; CLOCK_50   ; 7.843     ; 8.342     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[16]   ; CLOCK_50   ; 6.039     ; 6.184     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[17]   ; CLOCK_50   ; 7.241     ; 7.386     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[18]   ; CLOCK_50   ; 7.258     ; 7.403     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[19]   ; CLOCK_50   ; 7.243     ; 7.388     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[20]   ; CLOCK_50   ; 6.819     ; 6.964     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[21]   ; CLOCK_50   ; 5.908     ; 6.053     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[22]   ; CLOCK_50   ; 7.249     ; 7.394     ; Rise       ; CLOCK_50        ;
; FL_CE_N        ; CLOCK_50   ; 5.713     ; 5.858     ; Rise       ; CLOCK_50        ;
; FL_DQ[*]       ; CLOCK_50   ; 9.276     ; 9.421     ; Rise       ; CLOCK_50        ;
;  FL_DQ[0]      ; CLOCK_50   ; 9.276     ; 9.421     ; Rise       ; CLOCK_50        ;
;  FL_DQ[1]      ; CLOCK_50   ; 9.774     ; 9.919     ; Rise       ; CLOCK_50        ;
;  FL_DQ[2]      ; CLOCK_50   ; 10.023    ; 10.168    ; Rise       ; CLOCK_50        ;
;  FL_DQ[3]      ; CLOCK_50   ; 10.023    ; 10.168    ; Rise       ; CLOCK_50        ;
;  FL_DQ[4]      ; CLOCK_50   ; 9.819     ; 9.964     ; Rise       ; CLOCK_50        ;
;  FL_DQ[5]      ; CLOCK_50   ; 9.829     ; 9.974     ; Rise       ; CLOCK_50        ;
;  FL_DQ[6]      ; CLOCK_50   ; 9.829     ; 9.974     ; Rise       ; CLOCK_50        ;
;  FL_DQ[7]      ; CLOCK_50   ; 9.819     ; 9.964     ; Rise       ; CLOCK_50        ;
; FL_OE_N        ; CLOCK_50   ; 5.695     ; 5.840     ; Rise       ; CLOCK_50        ;
; FL_RST_N       ; CLOCK_50   ; 5.699     ; 5.844     ; Rise       ; CLOCK_50        ;
; FL_WE_N        ; CLOCK_50   ; 5.698     ; 5.843     ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 5.942     ; 6.087     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 5.976     ; 6.121     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 6.557     ; 6.702     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 6.209     ; 6.354     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 6.130     ; 6.275     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 6.750     ; 6.915     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 6.544     ; 6.689     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 6.750     ; 6.915     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 6.779     ; 6.944     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 6.377     ; 6.522     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 10.324    ; 10.804    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 7.108     ; 7.273     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 8.309     ; 8.474     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 8.533     ; 9.013     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 8.347     ; 8.512     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 7.990     ; 8.155     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 8.089     ; 8.588     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 7.249     ; 7.394     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 5.942     ; 6.087     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 5.942     ; 6.087     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 9.435     ; 9.915     ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 6.067     ; 6.212     ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 8.091     ; 8.236     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 8.091     ; 8.236     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 8.328     ; 8.473     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 8.431     ; 8.576     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 8.431     ; 8.576     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 8.424     ; 8.569     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 8.615     ; 8.760     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 8.615     ; 8.760     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 8.694     ; 8.839     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 8.846     ; 9.011     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 8.852     ; 9.017     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 8.556     ; 8.721     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 8.302     ; 8.467     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 8.566     ; 8.731     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 8.663     ; 8.808     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 8.424     ; 8.569     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 8.663     ; 8.808     ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 6.544     ; 6.689     ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 6.108     ; 6.253     ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 6.750     ; 6.915     ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 6.327     ; 6.472     ; Rise       ; CLOCK_50        ;
+----------------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.412 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 12.868 ; 0.000         ;
; altera_reserved_tck ; 48.102 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.125 ; 0.000         ;
; altera_reserved_tck ; 0.181 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 15.270 ; 0.000         ;
; altera_reserved_tck ; 49.222 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.728 ; 0.000         ;
; CLOCK_50            ; 3.734 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.200  ; 0.000             ;
; CLOCK2_50           ; 16.000 ; 0.000             ;
; CLOCK3_50           ; 16.000 ; 0.000             ;
; altera_reserved_tck ; 49.298 ; 0.000             ;
+---------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.868 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 7.076      ;
; 12.868 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 7.076      ;
; 12.868 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 7.076      ;
; 12.868 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 7.076      ;
; 12.868 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 7.076      ;
; 12.868 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 7.076      ;
; 12.880 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 7.068      ;
; 12.880 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 7.068      ;
; 12.880 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 7.068      ;
; 12.880 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 7.068      ;
; 12.880 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 7.068      ;
; 12.880 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 7.068      ;
; 12.880 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 7.068      ;
; 12.880 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 7.068      ;
; 12.880 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 7.068      ;
; 12.880 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 7.068      ;
; 12.887 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 7.054      ;
; 12.887 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 7.054      ;
; 12.887 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 7.054      ;
; 12.887 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 7.054      ;
; 12.893 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 7.049      ;
; 12.893 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 7.049      ;
; 12.893 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 7.049      ;
; 12.893 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 7.049      ;
; 12.893 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 7.049      ;
; 12.893 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 7.049      ;
; 12.893 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[10] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 7.049      ;
; 12.952 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 6.992      ;
; 12.952 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 6.992      ;
; 12.952 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 6.992      ;
; 12.952 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 6.992      ;
; 12.952 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 6.992      ;
; 12.952 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 6.992      ;
; 12.964 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.984      ;
; 12.964 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.984      ;
; 12.964 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.984      ;
; 12.964 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.984      ;
; 12.964 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.984      ;
; 12.964 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.984      ;
; 12.964 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.984      ;
; 12.964 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.984      ;
; 12.964 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.984      ;
; 12.964 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.984      ;
; 12.971 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 6.970      ;
; 12.971 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 6.970      ;
; 12.971 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 6.970      ;
; 12.971 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 6.970      ;
; 12.973 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 6.973      ;
; 12.973 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 6.973      ;
; 12.973 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 6.973      ;
; 12.973 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 6.973      ;
; 12.973 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 6.973      ;
; 12.973 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 6.973      ;
; 12.977 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 6.965      ;
; 12.977 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 6.965      ;
; 12.977 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 6.965      ;
; 12.977 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 6.965      ;
; 12.977 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 6.965      ;
; 12.977 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 6.965      ;
; 12.977 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[13] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 6.965      ;
; 12.985 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 6.965      ;
; 12.985 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 6.965      ;
; 12.985 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 6.965      ;
; 12.985 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 6.965      ;
; 12.985 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 6.965      ;
; 12.985 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 6.965      ;
; 12.985 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 6.965      ;
; 12.985 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 6.965      ;
; 12.985 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 6.965      ;
; 12.985 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 6.965      ;
; 12.992 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.951      ;
; 12.992 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.951      ;
; 12.992 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.951      ;
; 12.992 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.951      ;
; 12.998 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 6.946      ;
; 12.998 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 6.946      ;
; 12.998 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 6.946      ;
; 12.998 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 6.946      ;
; 12.998 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 6.946      ;
; 12.998 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 6.946      ;
; 12.998 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[4]  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 6.946      ;
; 13.004 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[12] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 6.940      ;
; 13.004 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[12] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 6.940      ;
; 13.004 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[12] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 6.940      ;
; 13.004 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[12] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 6.940      ;
; 13.004 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[12] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 6.940      ;
; 13.004 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[12] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 6.940      ;
; 13.016 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[12] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.932      ;
; 13.016 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[12] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.932      ;
; 13.016 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[12] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.932      ;
; 13.016 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[12] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.932      ;
; 13.016 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[12] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.932      ;
; 13.016 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[12] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.932      ;
; 13.016 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[12] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.932      ;
; 13.016 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[12] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.932      ;
; 13.016 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[12] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.932      ;
; 13.016 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[12] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.932      ;
; 13.023 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[12] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 6.918      ;
; 13.023 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[12] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 6.918      ;
; 13.023 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_tag_field[12] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 6.918      ;
+--------+---------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.102 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 2.336      ;
; 48.204 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 2.231      ;
; 48.782 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 1.629      ;
; 48.854 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.420      ; 1.553      ;
; 48.945 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.491      ;
; 48.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.479      ;
; 48.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 1.427      ;
; 49.073 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 1.338      ;
; 49.103 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.330      ;
; 49.104 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.330      ;
; 49.122 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.308      ;
; 49.132 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[0]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 1.312      ;
; 49.149 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.287      ;
; 49.174 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.262      ;
; 49.174 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.262      ;
; 49.245 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 1.193      ;
; 49.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.831      ;
; 49.782 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                        ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 0.659      ;
; 96.173 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.756      ;
; 96.173 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.770      ;
; 96.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.647      ;
; 96.304 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.639      ;
; 96.307 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.636      ;
; 96.372 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.561      ;
; 96.382 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[13]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.547      ;
; 96.427 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.516      ;
; 96.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.490      ;
; 96.525 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.404      ;
; 96.562 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.374      ;
; 96.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.376      ;
; 96.589 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.340      ;
; 96.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.321      ;
; 96.636 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.307      ;
; 96.650 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.284      ;
; 96.650 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.298      ;
; 96.691 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.252      ;
; 96.757 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.175      ;
; 96.757 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.189      ;
; 96.762 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.170      ;
; 96.762 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.184      ;
; 96.767 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.176      ;
; 96.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.167      ;
; 96.784 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.164      ;
; 96.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.152      ;
; 96.804 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.144      ;
; 96.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[13]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.075      ;
; 96.868 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[34]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.067      ;
; 96.888 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.058      ;
; 96.891 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.055      ;
; 96.893 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.053      ;
; 96.896 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.050      ;
; 96.907 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.041      ;
; 96.911 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.035      ;
; 96.916 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.030      ;
; 96.966 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[13]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.966      ;
; 96.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[13]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.961      ;
; 96.974 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.961      ;
; 97.002 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.932      ;
; 97.014 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.932      ;
; 97.019 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.927      ;
; 97.020 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.918      ;
; 97.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.911      ;
; 97.038 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.896      ;
; 97.039 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.902      ;
; 97.049 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.886      ;
; 97.055 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.883      ;
; 97.068 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.880      ;
; 97.075 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.861      ;
; 97.093 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.841      ;
; 97.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.823      ;
; 97.114 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.818      ;
; 97.114 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.820      ;
; 97.116 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.832      ;
; 97.127 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.809      ;
; 97.132 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.804      ;
; 97.136 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.812      ;
; 97.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.793      ;
; 97.151 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.788      ;
; 97.152 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.796      ;
; 97.163 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.785      ;
; 97.169 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.779      ;
; 97.171 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.777      ;
; 97.175 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.771      ;
; 97.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.766      ;
; 97.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.768      ;
; 97.200 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.732      ;
; 97.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.732      ;
; 97.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.727      ;
; 97.218 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.717      ;
; 97.221 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.711      ;
; 97.223 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.718      ;
; 97.223 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.718      ;
; 97.223 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.723      ;
; 97.226 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.706      ;
; 97.228 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.718      ;
; 97.242 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[13]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.692      ;
; 97.242 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.706      ;
; 97.267 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.681      ;
; 97.270 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.676      ;
; 97.272 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.676      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.125 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.466      ;
; 0.126 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.467      ;
; 0.127 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.468      ;
; 0.131 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace|itm[2]                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.482      ;
; 0.136 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.477      ;
; 0.137 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_data[10]                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.254      ; 0.495      ;
; 0.138 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|trc_jtag_addr[0]               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.480      ;
; 0.138 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|trc_jtag_addr[5]               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.480      ;
; 0.138 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_tag_wraddress[1]                                                                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.464      ;
; 0.138 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_data[11]                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.469      ;
; 0.140 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|i_readdata_d1[9]                                                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.469      ;
; 0.141 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_data[7]                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.253      ; 0.498      ;
; 0.141 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[12]                                                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.472      ;
; 0.142 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_data[28]                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.254      ; 0.500      ;
; 0.142 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_data[3]                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.473      ;
; 0.143 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[16]                                                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.474      ;
; 0.144 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace|itm[22]                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.495      ;
; 0.144 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.485      ;
; 0.144 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.475      ;
; 0.145 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|trc_jtag_addr[2]               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.487      ;
; 0.145 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.476      ;
; 0.146 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_tag_wraddress[5]                                                                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.472      ;
; 0.147 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_data[22]                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.254      ; 0.505      ;
; 0.148 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_tag_wraddress[3]                                                                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.474      ;
; 0.148 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_tag_wraddress[4]                                                                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.474      ;
; 0.148 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_data[20]                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.479      ;
; 0.149 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace|itm[20]                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.500      ;
; 0.150 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_data[9]                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.500      ;
; 0.150 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.491      ;
; 0.150 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.476      ;
; 0.150 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[14]                                                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.481      ;
; 0.151 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_line_field[4]                                                                                                                          ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a28~portb_address_reg0                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.189      ; 0.444      ;
; 0.152 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_line_field[6]                                                                                                                          ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a30~portb_address_reg0                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.183      ; 0.439      ;
; 0.152 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.479      ;
; 0.153 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.494      ;
; 0.153 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.494      ;
; 0.153 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[18]                                                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.484      ;
; 0.154 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_tag[4]                                                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.482      ;
; 0.154 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.480      ;
; 0.155 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|trc_jtag_addr[6]               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.497      ;
; 0.155 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.486      ;
; 0.156 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.483      ;
; 0.159 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_data[13]                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.509      ;
; 0.159 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_line_field[2]                                                                                                                          ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a25~portb_address_reg0                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.182      ; 0.445      ;
; 0.160 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|trc_jtag_addr[3]               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.502      ;
; 0.161 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.488      ;
; 0.162 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_line_field[4]                                                                                                                          ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a30~portb_address_reg0                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.183      ; 0.449      ;
; 0.162 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.488      ;
; 0.166 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_data[5]                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.516      ;
; 0.167 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_tag_wraddress[2]                                                                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.493      ;
; 0.168 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|trc_jtag_addr[1]               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.510      ;
; 0.171 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_line[5]                                                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.501      ;
; 0.173 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.499      ;
; 0.176 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_fill_line[5]                                                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.505      ;
; 0.177 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_tag_wraddress[0]                                                                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.500      ;
; 0.177 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|ic_tag_wraddress[6]                                                                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.500      ;
; 0.179 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[20]                                                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.510      ;
; 0.180 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                                                                                          ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_active                                                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_active                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_wr_active                                                                                                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_rd_addr_has_started                                                                                                                    ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                         ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_ld_bypass_delayed_started                                                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_read                                                                                                                                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_st_bypass_delayed_started                                                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_st_bypass_delayed_started                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_fill_has_started                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_rd_data_cnt[2]                                                                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_rd_data_cnt[1]                                                                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_fill_dp_offset[1]                                                                                                                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_fill_dp_offset[2]                                                                                                                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_fill_active                                                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_fill_active                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem_used[0]                                                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem_used[1]                                                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                            ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_004:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_004:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem_used[1]                                                                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_s1_translator|wait_latency_counter[1]                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem_used[0]                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem_used[1]                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_offset[2]                                                                                                                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|wait_latency_counter[1]                                                            ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem_used[0]                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem_used[1]                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[1][105]                                                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[0][105]                                                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_tcm_s2_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][105]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][105]                                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][105]                                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][105]                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                  ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                    ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                         ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                         ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                         ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                         ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[2]                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.324      ;
; 0.199 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.324      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.328      ;
; 0.202 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.329      ;
; 0.205 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                         ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.331      ;
; 0.211 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.337      ;
; 0.226 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.352      ;
; 0.247 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.375      ;
; 0.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.378      ;
; 0.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.377      ;
; 0.252 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[3]                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.378      ;
; 0.254 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.382      ;
; 0.254 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.379      ;
; 0.255 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[4]                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.381      ;
; 0.256 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.000                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.381      ;
; 0.259 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.383      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.386      ;
; 0.260 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[37]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.385      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.390      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.390      ;
; 0.264 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.389      ;
; 0.266 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.391      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.394      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.394      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.393      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.398      ;
; 0.277 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.403      ;
; 0.278 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.406      ;
; 0.283 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.407      ;
; 0.285 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                        ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.406      ;
; 0.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.409      ;
; 0.289 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                         ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.415      ;
; 0.290 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                     ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.411      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.270 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.483      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.271 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.479      ;
; 15.275 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.472      ;
; 15.275 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.472      ;
; 15.275 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.472      ;
; 15.275 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.472      ;
; 15.275 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.472      ;
; 15.275 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.472      ;
; 15.275 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.472      ;
; 15.275 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.472      ;
; 15.275 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.472      ;
; 15.275 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.472      ;
; 15.275 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.472      ;
; 15.275 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.472      ;
; 15.275 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.472      ;
; 15.275 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.472      ;
; 15.275 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.472      ;
; 15.275 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_mult_cell:the_niosII_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.472      ;
; 15.275 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.472      ;
; 15.275 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.472      ;
; 15.275 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.472      ;
; 15.275 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.472      ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.222 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.422      ; 1.187      ;
; 49.255 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.181      ;
; 49.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.085      ;
; 98.547 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.376      ;
; 98.547 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.376      ;
; 98.547 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.376      ;
; 98.547 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.376      ;
; 98.547 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.376      ;
; 98.547 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.376      ;
; 98.547 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.376      ;
; 98.547 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.376      ;
; 98.547 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.376      ;
; 98.547 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.376      ;
; 98.547 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.376      ;
; 98.547 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.376      ;
; 98.547 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.376      ;
; 98.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.245      ;
; 98.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.245      ;
; 98.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.245      ;
; 98.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.245      ;
; 98.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.245      ;
; 98.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.245      ;
; 98.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.245      ;
; 98.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.245      ;
; 98.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.245      ;
; 98.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.245      ;
; 98.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.245      ;
; 98.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.245      ;
; 98.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.206      ;
; 98.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.206      ;
; 98.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.206      ;
; 98.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.206      ;
; 98.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.206      ;
; 98.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.209      ;
; 98.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.209      ;
; 98.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.209      ;
; 98.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.209      ;
; 98.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.209      ;
; 98.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.209      ;
; 98.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.209      ;
; 98.821 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.104      ;
; 98.821 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.104      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.080      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.080      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.080      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.080      ;
; 98.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.078      ;
; 98.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.078      ;
; 98.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.078      ;
; 98.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.078      ;
; 98.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.078      ;
; 98.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.078      ;
; 98.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.078      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.047      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.047      ;
; 98.874 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.067      ;
; 98.874 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.067      ;
; 98.916 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.005      ;
; 98.916 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.005      ;
; 98.916 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.005      ;
; 98.916 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.005      ;
; 98.916 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.005      ;
; 98.916 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.005      ;
; 98.916 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.005      ;
; 98.916 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.005      ;
; 98.916 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.005      ;
; 98.916 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.005      ;
; 98.916 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.005      ;
; 98.916 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.005      ;
; 98.927 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.017      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.728  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.857      ;
; 0.728  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.857      ;
; 0.728  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.857      ;
; 0.728  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.857      ;
; 0.728  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.857      ;
; 0.728  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.857      ;
; 0.728  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.857      ;
; 0.728  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.857      ;
; 0.728  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.857      ;
; 0.728  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.857      ;
; 0.728  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.857      ;
; 0.728  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.857      ;
; 0.733  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.857      ;
; 0.797  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.925      ;
; 0.797  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.925      ;
; 0.815  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.937      ;
; 0.815  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.937      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.947      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.947      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.947      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.947      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.947      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.947      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.947      ;
; 0.822  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.946      ;
; 0.822  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.946      ;
; 0.822  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.946      ;
; 0.822  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.946      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.961      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.961      ;
; 0.946  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.058      ;
; 0.946  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.058      ;
; 0.946  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.058      ;
; 0.946  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.058      ;
; 0.946  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.058      ;
; 0.946  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.058      ;
; 0.946  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.058      ;
; 0.952  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.059      ;
; 0.952  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.059      ;
; 0.952  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.059      ;
; 0.952  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.059      ;
; 0.952  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.059      ;
; 0.965  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.079      ;
; 0.965  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.079      ;
; 0.965  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.079      ;
; 0.965  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.079      ;
; 0.965  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.079      ;
; 0.965  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.079      ;
; 0.965  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.079      ;
; 0.965  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.079      ;
; 0.965  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.079      ;
; 0.965  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.079      ;
; 0.965  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.079      ;
; 0.965  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.079      ;
; 1.098  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 1.201      ;
; 1.098  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 1.201      ;
; 1.098  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 1.201      ;
; 1.098  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 1.201      ;
; 1.098  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 1.201      ;
; 1.098  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 1.201      ;
; 1.098  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 1.201      ;
; 1.098  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 1.201      ;
; 1.098  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 1.201      ;
; 1.098  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 1.201      ;
; 1.098  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 1.201      ;
; 1.098  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 1.201      ;
; 1.098  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 1.201      ;
; 50.320 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.531      ; 0.955      ;
; 50.391 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.537      ; 1.032      ;
; 50.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.540      ; 1.040      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.734 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_dirty                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.907      ;
; 3.734 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.907      ;
; 3.734 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.907      ;
; 3.734 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[12]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.907      ;
; 3.734 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[16]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.907      ;
; 3.734 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[18]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.907      ;
; 3.734 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[13]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.907      ;
; 3.734 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.907      ;
; 3.734 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[18]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.907      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[7]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.908      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[8]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.907      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[13]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.907      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.908      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[6]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.908      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.907      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[15]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.909      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[25]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.907      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[20]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.907      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[17]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.909      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[22]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.907      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[23]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.909      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[19]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.909      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_hit                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.907      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[11]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.908      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[9]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.908      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.908      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.908      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[13]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.909      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.908      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.908      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.909      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.909      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.908      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[12]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.907      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_mem_baddr[21]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.909      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[9]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.908      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_actual_tag[11]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.908      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_tag[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.908      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.885      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.885      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.885      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.885      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.885      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.885      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.885      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.885      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.885      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.885      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.885      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.885      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.885      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.885      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.885      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_3[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.885      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|readdata[28]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.885      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|readdata[27]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.885      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|readdata[31]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.885      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|readdata[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.885      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_tag[2]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.908      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|readdata[23]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.885      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_tag[8]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.908      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|A_dc_wb_tag[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.908      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[24]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.907      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[23]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.907      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[25]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.907      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[22]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.907      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[21]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.907      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[19]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.907      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[20]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.907      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[17]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.904      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.908      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.908      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[11]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.908      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[8]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.908      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.908      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[9]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.908      ;
; 3.735 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_mem_baddr[10]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.908      ;
; 3.736 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 3.855      ;
; 3.736 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 3.855      ;
; 3.736 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 3.855      ;
; 3.736 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 3.855      ;
; 3.736 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 3.855      ;
; 3.736 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 3.855      ;
; 3.736 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 3.855      ;
; 3.736 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 3.855      ;
; 3.736 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 3.855      ;
; 3.736 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 3.855      ;
; 3.736 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 3.855      ;
; 3.736 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 3.855      ;
; 3.736 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 3.855      ;
; 3.736 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 3.855      ;
; 3.736 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 3.855      ;
; 3.736 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_0[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 3.855      ;
; 3.736 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_2[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 3.865      ;
; 3.736 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_2[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 3.865      ;
; 3.736 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_2[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 3.865      ;
; 3.736 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_2[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 3.865      ;
; 3.736 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_2[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 3.865      ;
; 3.736 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_2[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 3.865      ;
; 3.736 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_2[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 3.865      ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                   ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                         ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                     ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                           ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                   ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                         ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                     ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                           ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                   ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                   ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                                                                   ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_bht_module:niosII_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                           ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_bht_module:niosII_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                 ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                   ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                         ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                    ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                    ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                   ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                         ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                                  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                                        ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                                   ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                         ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_tag_module:niosII_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_sdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                   ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                         ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                    ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                                   ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                                                                                   ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                                                                                                                   ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                                                                                   ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                   ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                    ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                                   ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                                   ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_bht_module:niosII_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                           ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_bht_module:niosII_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                  ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                        ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                  ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                                        ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a8~portb_address_reg0                                                                                                                                                                   ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                     ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                           ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                               ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                     ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                   ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                         ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_address_reg0                                     ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_we_reg                                           ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a16~porta_address_reg0                                    ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a16~porta_we_reg                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                   ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                    ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                                                                   ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a28~portb_address_reg0                                                                                                                                                                                                                  ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a28~portb_we_reg                                                                                                                                                                                                                        ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                                    ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                                                                                                                   ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a6~portb_we_reg                                                                                                                                                                                                                         ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                    ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                          ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_bht_module:niosII_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                            ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_data_module:niosII_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_tag_module:niosII_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                     ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                               ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_dc_victim_module:niosII_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                     ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                   ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_ic_data_module:niosII_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                                                                                                   ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a17~portb_address_reg0                                                                                                                                                                                                                  ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a17~portb_we_reg                                                                                                                                                                                                                        ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a19~porta_datain_reg0                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.298 ; 49.514       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                          ;
; 49.298 ; 49.514       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                              ;
; 49.299 ; 49.515       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                              ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                             ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                             ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                             ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                             ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                    ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                    ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                    ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                    ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                      ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                      ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                      ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                      ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                      ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                    ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                               ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                               ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                               ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                               ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                               ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.000                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.010                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.100                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[15]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[1]                                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[2]                                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[31]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[34]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[35]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[36]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[37]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[3]                                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[4]                                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[5]                                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[6]                                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[7]                                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                             ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                            ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                      ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                     ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                      ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                      ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                      ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                      ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                    ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                      ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                    ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                    ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                    ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; FL_DQ[*]            ; CLOCK_50            ; 1.099 ; 1.942 ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; 0.910 ; 1.739 ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; 0.793 ; 1.590 ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; 0.720 ; 1.526 ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; 0.875 ; 1.671 ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; 0.970 ; 1.805 ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; 1.026 ; 1.863 ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; 1.099 ; 1.942 ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; 0.860 ; 1.650 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 1.994 ; 2.974 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 1.899 ; 2.866 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 1.994 ; 2.974 ; Rise       ; CLOCK_50            ;
;  KEY[2]             ; CLOCK_50            ; 1.711 ; 2.645 ; Rise       ; CLOCK_50            ;
;  KEY[3]             ; CLOCK_50            ; 1.968 ; 2.902 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 1.236 ; 2.096 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 1.015 ; 1.852 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 1.162 ; 1.985 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 1.232 ; 2.093 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 1.058 ; 1.908 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 1.133 ; 1.989 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 1.095 ; 1.924 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 1.130 ; 1.983 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 0.992 ; 1.802 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 0.938 ; 1.738 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 0.887 ; 1.677 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 1.176 ; 2.008 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 1.096 ; 1.946 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 1.145 ; 2.012 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 1.062 ; 1.912 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 1.049 ; 1.878 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 1.236 ; 2.096 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.024 ; 1.428 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.177 ; 3.698 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; FL_DQ[*]            ; CLOCK_50            ; -0.500 ; -1.290 ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; -0.683 ; -1.493 ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; -0.575 ; -1.361 ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; -0.500 ; -1.290 ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; -0.655 ; -1.441 ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; -0.745 ; -1.568 ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; -0.799 ; -1.623 ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; -0.869 ; -1.700 ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; -0.639 ; -1.419 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; -1.170 ; -2.063 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; -1.170 ; -2.072 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; -1.313 ; -2.246 ; Rise       ; CLOCK_50            ;
;  KEY[2]             ; CLOCK_50            ; -1.220 ; -2.127 ; Rise       ; CLOCK_50            ;
;  KEY[3]             ; CLOCK_50            ; -1.186 ; -2.063 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; -0.661 ; -1.443 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -0.779 ; -1.599 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -0.929 ; -1.741 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -0.995 ; -1.843 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -0.823 ; -1.654 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -0.898 ; -1.742 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -0.862 ; -1.680 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -0.896 ; -1.737 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -0.764 ; -1.562 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -0.710 ; -1.503 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -0.661 ; -1.443 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -0.939 ; -1.761 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -0.858 ; -1.690 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -0.903 ; -1.753 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -0.826 ; -1.658 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -0.818 ; -1.635 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -0.998 ; -1.845 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.554  ; 0.162  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.041 ; -0.484 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; FL_ADDR[*]          ; CLOCK_50            ; 6.355 ; 6.261 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[0]         ; CLOCK_50            ; 4.863 ; 5.059 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[1]         ; CLOCK_50            ; 4.959 ; 5.107 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[2]         ; CLOCK_50            ; 4.639 ; 4.798 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[3]         ; CLOCK_50            ; 5.146 ; 5.318 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[4]         ; CLOCK_50            ; 4.388 ; 4.501 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[5]         ; CLOCK_50            ; 5.030 ; 5.218 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[6]         ; CLOCK_50            ; 4.958 ; 5.116 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[7]         ; CLOCK_50            ; 6.355 ; 6.254 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[8]         ; CLOCK_50            ; 4.014 ; 4.087 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[9]         ; CLOCK_50            ; 5.075 ; 5.247 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[10]        ; CLOCK_50            ; 4.633 ; 4.758 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[11]        ; CLOCK_50            ; 4.912 ; 5.058 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[12]        ; CLOCK_50            ; 4.815 ; 4.957 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[13]        ; CLOCK_50            ; 4.771 ; 4.950 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[14]        ; CLOCK_50            ; 4.910 ; 5.058 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[15]        ; CLOCK_50            ; 6.335 ; 6.261 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[16]        ; CLOCK_50            ; 4.237 ; 4.350 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[17]        ; CLOCK_50            ; 4.372 ; 4.488 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[18]        ; CLOCK_50            ; 4.814 ; 4.954 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[19]        ; CLOCK_50            ; 4.840 ; 4.988 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[20]        ; CLOCK_50            ; 5.322 ; 5.532 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[21]        ; CLOCK_50            ; 4.540 ; 4.685 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[22]        ; CLOCK_50            ; 5.092 ; 5.253 ; Rise       ; CLOCK_50            ;
; FL_CE_N             ; CLOCK_50            ; 4.752 ; 4.917 ; Rise       ; CLOCK_50            ;
; FL_DQ[*]            ; CLOCK_50            ; 5.070 ; 5.242 ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; 4.990 ; 5.222 ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; 4.623 ; 4.794 ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; 4.852 ; 5.019 ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; 5.032 ; 5.204 ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; 4.543 ; 4.656 ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; 5.012 ; 5.173 ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; 5.070 ; 5.242 ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; 4.885 ; 5.048 ; Rise       ; CLOCK_50            ;
; FL_OE_N             ; CLOCK_50            ; 4.617 ; 4.759 ; Rise       ; CLOCK_50            ;
; FL_RST_N            ; CLOCK_50            ; 3.556 ; 3.541 ; Rise       ; CLOCK_50            ;
; FL_WE_N             ; CLOCK_50            ; 4.797 ; 4.958 ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 8.263 ; 8.057 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 4.728 ; 4.529 ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 7.094 ; 6.652 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 6.270 ; 5.898 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 5.423 ; 5.191 ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 4.819 ; 4.633 ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 8.263 ; 8.057 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 5.663 ; 5.368 ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 7.162 ; 7.185 ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 5.441 ; 5.176 ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 5.663 ; 5.521 ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 5.060 ; 4.908 ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 4.572 ; 4.454 ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 4.825 ; 4.671 ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 7.162 ; 7.185 ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 6.711 ; 6.754 ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 6.359 ; 6.022 ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 5.949 ; 5.640 ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 5.009 ; 4.831 ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 6.001 ; 5.745 ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 6.359 ; 6.022 ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 4.817 ; 4.667 ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 5.063 ; 4.862 ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 5.625 ; 5.363 ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 7.724 ; 7.711 ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 5.557 ; 5.405 ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 4.912 ; 4.758 ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 7.724 ; 7.711 ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 5.533 ; 5.272 ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 6.554 ; 6.236 ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 5.332 ; 5.134 ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 4.975 ; 4.778 ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 6.167 ; 5.791 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 5.734 ; 5.409 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 5.734 ; 5.409 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 5.993 ; 5.639 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 5.843 ; 5.507 ; Rise       ; CLOCK_50            ;
;  LEDG[4]            ; CLOCK_50            ; 6.131 ; 5.756 ; Rise       ; CLOCK_50            ;
;  LEDG[5]            ; CLOCK_50            ; 6.167 ; 5.791 ; Rise       ; CLOCK_50            ;
;  LEDG[6]            ; CLOCK_50            ; 6.131 ; 5.756 ; Rise       ; CLOCK_50            ;
;  LEDG[7]            ; CLOCK_50            ; 6.167 ; 5.791 ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 6.741 ; 6.736 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 4.824 ; 5.008 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 5.836 ; 6.090 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 5.131 ; 5.345 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 4.880 ; 5.081 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 5.911 ; 6.168 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 4.680 ; 4.841 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 5.588 ; 5.800 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 4.787 ; 4.957 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 5.777 ; 6.060 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 6.079 ; 5.980 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 5.751 ; 5.972 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 4.410 ; 4.518 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 6.741 ; 6.736 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 5.374 ; 5.648 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 5.312 ; 5.515 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 6.708 ; 6.658 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 5.046 ; 5.266 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 4.660 ; 4.820 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 6.070 ; 6.422 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 6.066 ; 6.009 ; Rise       ; CLOCK_50            ;
; SRAM_CE_N           ; CLOCK_50            ; 4.842 ; 5.026 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 5.525 ; 5.759 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 4.485 ; 4.617 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 4.884 ; 5.044 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 4.425 ; 4.569 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 5.147 ; 5.353 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 4.854 ; 5.031 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.525 ; 5.759 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 4.508 ; 4.635 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 5.294 ; 5.485 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.091 ; 5.258 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 4.986 ; 5.173 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 4.725 ; 4.849 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 5.073 ; 5.255 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 4.495 ; 4.602 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 4.440 ; 4.557 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 4.424 ; 4.544 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.051 ; 5.233 ; Rise       ; CLOCK_50            ;
; SRAM_LB_N           ; CLOCK_50            ; 4.666 ; 4.828 ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 4.537 ; 4.670 ; Rise       ; CLOCK_50            ;
; SRAM_UB_N           ; CLOCK_50            ; 5.566 ; 5.798 ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 4.978 ; 5.154 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.037 ; 7.415 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; FL_ADDR[*]          ; CLOCK_50            ; 3.878 ; 3.946 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[0]         ; CLOCK_50            ; 4.696 ; 4.882 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[1]         ; CLOCK_50            ; 4.788 ; 4.928 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[2]         ; CLOCK_50            ; 4.478 ; 4.628 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[3]         ; CLOCK_50            ; 4.964 ; 5.127 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[4]         ; CLOCK_50            ; 4.237 ; 4.343 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[5]         ; CLOCK_50            ; 4.854 ; 5.033 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[6]         ; CLOCK_50            ; 4.785 ; 4.933 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[7]         ; CLOCK_50            ; 6.186 ; 6.077 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[8]         ; CLOCK_50            ; 3.878 ; 3.946 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[9]         ; CLOCK_50            ; 4.897 ; 5.060 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[10]        ; CLOCK_50            ; 4.474 ; 4.592 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[11]        ; CLOCK_50            ; 4.742 ; 4.880 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[12]        ; CLOCK_50            ; 4.648 ; 4.782 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[13]        ; CLOCK_50            ; 4.607 ; 4.776 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[14]        ; CLOCK_50            ; 4.740 ; 4.879 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[15]        ; CLOCK_50            ; 6.168 ; 6.084 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[16]        ; CLOCK_50            ; 4.093 ; 4.199 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[17]        ; CLOCK_50            ; 4.224 ; 4.333 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[18]        ; CLOCK_50            ; 4.646 ; 4.778 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[19]        ; CLOCK_50            ; 4.671 ; 4.812 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[20]        ; CLOCK_50            ; 5.135 ; 5.334 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[21]        ; CLOCK_50            ; 4.384 ; 4.520 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[22]        ; CLOCK_50            ; 4.915 ; 5.066 ; Rise       ; CLOCK_50            ;
; FL_CE_N             ; CLOCK_50            ; 4.589 ; 4.745 ; Rise       ; CLOCK_50            ;
; FL_DQ[*]            ; CLOCK_50            ; 4.388 ; 4.495 ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; 4.818 ; 5.038 ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; 4.465 ; 4.626 ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; 4.685 ; 4.843 ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; 4.857 ; 5.020 ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; 4.388 ; 4.495 ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; 4.838 ; 4.991 ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; 4.894 ; 5.057 ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; 4.716 ; 4.870 ; Rise       ; CLOCK_50            ;
; FL_OE_N             ; CLOCK_50            ; 4.460 ; 4.594 ; Rise       ; CLOCK_50            ;
; FL_RST_N            ; CLOCK_50            ; 3.440 ; 3.423 ; Rise       ; CLOCK_50            ;
; FL_WE_N             ; CLOCK_50            ; 4.630 ; 4.783 ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 4.564 ; 4.372 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 4.564 ; 4.372 ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 6.873 ; 6.447 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 6.043 ; 5.686 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 5.231 ; 5.010 ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 4.651 ; 4.475 ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 8.009 ; 7.822 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 5.461 ; 5.180 ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 4.417 ; 4.306 ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 5.248 ; 4.996 ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 5.463 ; 5.330 ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 4.884 ; 4.741 ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 4.417 ; 4.306 ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 4.659 ; 4.514 ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 6.951 ; 6.984 ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 6.519 ; 6.570 ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 4.651 ; 4.510 ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 5.739 ; 5.445 ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 4.836 ; 4.668 ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 5.789 ; 5.546 ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 6.132 ; 5.811 ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 4.651 ; 4.510 ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 4.889 ; 4.698 ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 5.427 ; 5.178 ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 4.740 ; 4.594 ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 5.362 ; 5.218 ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 4.740 ; 4.594 ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 7.490 ; 7.489 ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 5.334 ; 5.086 ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 6.317 ; 6.014 ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 5.143 ; 4.955 ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 4.799 ; 4.611 ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 5.529 ; 5.217 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 5.529 ; 5.217 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 5.529 ; 5.217 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 5.779 ; 5.439 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 5.636 ; 5.314 ; Rise       ; CLOCK_50            ;
;  LEDG[4]            ; CLOCK_50            ; 5.911 ; 5.551 ; Rise       ; CLOCK_50            ;
;  LEDG[5]            ; CLOCK_50            ; 5.947 ; 5.585 ; Rise       ; CLOCK_50            ;
;  LEDG[6]            ; CLOCK_50            ; 5.911 ; 5.551 ; Rise       ; CLOCK_50            ;
;  LEDG[7]            ; CLOCK_50            ; 5.947 ; 5.585 ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 4.265 ; 4.365 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 4.657 ; 4.832 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 5.628 ; 5.869 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 4.953 ; 5.156 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 4.710 ; 4.901 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 5.704 ; 5.947 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 4.519 ; 4.671 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 5.393 ; 5.594 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 4.625 ; 4.785 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 5.572 ; 5.842 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 5.921 ; 5.816 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 5.552 ; 5.761 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 4.265 ; 4.365 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 6.559 ; 6.543 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 5.190 ; 5.450 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 5.130 ; 5.322 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 6.525 ; 6.465 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 4.870 ; 5.079 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 4.498 ; 4.649 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 5.852 ; 6.188 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 5.909 ; 5.844 ; Rise       ; CLOCK_50            ;
; SRAM_CE_N           ; CLOCK_50            ; 4.675 ; 4.850 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 4.273 ; 4.386 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 4.333 ; 4.457 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 4.716 ; 4.868 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 4.276 ; 4.411 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 4.969 ; 5.164 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 4.686 ; 4.854 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.331 ; 5.553 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 4.354 ; 4.474 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 5.109 ; 5.290 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 4.918 ; 5.077 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 4.818 ; 4.994 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 4.567 ; 4.684 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 4.901 ; 5.074 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 4.346 ; 4.446 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 4.289 ; 4.400 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 4.273 ; 4.386 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 4.877 ; 5.049 ; Rise       ; CLOCK_50            ;
; SRAM_LB_N           ; CLOCK_50            ; 4.505 ; 4.658 ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 4.381 ; 4.507 ; Rise       ; CLOCK_50            ;
; SRAM_UB_N           ; CLOCK_50            ; 5.373 ; 5.593 ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 4.806 ; 4.972 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.831 ; 6.212 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------+
; Output Enable Times                                                        ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; FL_ADDR[*]     ; CLOCK_50   ; 3.744 ; 3.670 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[0]    ; CLOCK_50   ; 4.521 ; 4.447 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[1]    ; CLOCK_50   ; 3.790 ; 3.716 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[2]    ; CLOCK_50   ; 4.527 ; 4.453 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[3]    ; CLOCK_50   ; 4.542 ; 4.468 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[4]    ; CLOCK_50   ; 4.527 ; 4.453 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[5]    ; CLOCK_50   ; 4.527 ; 4.453 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[6]    ; CLOCK_50   ; 4.527 ; 4.453 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[7]    ; CLOCK_50   ; 6.049 ; 5.733 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[8]    ; CLOCK_50   ; 4.528 ; 4.454 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[9]    ; CLOCK_50   ; 4.611 ; 4.537 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[10]   ; CLOCK_50   ; 4.154 ; 4.080 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[11]   ; CLOCK_50   ; 3.921 ; 3.847 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[12]   ; CLOCK_50   ; 3.823 ; 3.749 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[13]   ; CLOCK_50   ; 3.869 ; 3.795 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[14]   ; CLOCK_50   ; 3.823 ; 3.749 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[15]   ; CLOCK_50   ; 5.525 ; 5.209 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[16]   ; CLOCK_50   ; 3.823 ; 3.749 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[17]   ; CLOCK_50   ; 4.521 ; 4.447 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[18]   ; CLOCK_50   ; 4.528 ; 4.454 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[19]   ; CLOCK_50   ; 4.520 ; 4.446 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[20]   ; CLOCK_50   ; 4.276 ; 4.202 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[21]   ; CLOCK_50   ; 3.744 ; 3.670 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[22]   ; CLOCK_50   ; 4.524 ; 4.450 ; Rise       ; CLOCK_50        ;
; FL_CE_N        ; CLOCK_50   ; 3.625 ; 3.551 ; Rise       ; CLOCK_50        ;
; FL_DQ[*]       ; CLOCK_50   ; 5.653 ; 5.579 ; Rise       ; CLOCK_50        ;
;  FL_DQ[0]      ; CLOCK_50   ; 5.653 ; 5.579 ; Rise       ; CLOCK_50        ;
;  FL_DQ[1]      ; CLOCK_50   ; 5.933 ; 5.859 ; Rise       ; CLOCK_50        ;
;  FL_DQ[2]      ; CLOCK_50   ; 6.072 ; 5.998 ; Rise       ; CLOCK_50        ;
;  FL_DQ[3]      ; CLOCK_50   ; 6.072 ; 5.998 ; Rise       ; CLOCK_50        ;
;  FL_DQ[4]      ; CLOCK_50   ; 5.963 ; 5.889 ; Rise       ; CLOCK_50        ;
;  FL_DQ[5]      ; CLOCK_50   ; 5.971 ; 5.897 ; Rise       ; CLOCK_50        ;
;  FL_DQ[6]      ; CLOCK_50   ; 5.971 ; 5.897 ; Rise       ; CLOCK_50        ;
;  FL_DQ[7]      ; CLOCK_50   ; 5.962 ; 5.888 ; Rise       ; CLOCK_50        ;
; FL_OE_N        ; CLOCK_50   ; 3.614 ; 3.540 ; Rise       ; CLOCK_50        ;
; FL_RST_N       ; CLOCK_50   ; 3.607 ; 3.533 ; Rise       ; CLOCK_50        ;
; FL_WE_N        ; CLOCK_50   ; 3.612 ; 3.538 ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.764 ; 3.690 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.790 ; 3.716 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 4.110 ; 4.036 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.921 ; 3.847 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.869 ; 3.795 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.237 ; 4.144 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 4.107 ; 4.033 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.237 ; 4.144 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 4.251 ; 4.158 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 4.008 ; 3.934 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 6.940 ; 6.640 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.436 ; 4.343 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 5.151 ; 5.058 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 5.882 ; 5.582 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 5.172 ; 5.079 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.965 ; 4.872 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 5.683 ; 5.367 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 4.524 ; 4.450 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.764 ; 3.690 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 3.764 ; 3.690 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 6.416 ; 6.116 ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 3.832 ; 3.758 ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.949 ; 4.875 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.949 ; 4.875 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.094 ; 5.020 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.150 ; 5.076 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.150 ; 5.076 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 5.141 ; 5.067 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 5.256 ; 5.182 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 5.256 ; 5.182 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.293 ; 5.219 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.412 ; 5.319 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 5.417 ; 5.324 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 5.239 ; 5.146 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 5.085 ; 4.992 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 5.245 ; 5.152 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 5.290 ; 5.216 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 5.141 ; 5.067 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.290 ; 5.216 ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 4.107 ; 4.033 ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 3.859 ; 3.785 ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 4.237 ; 4.144 ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 3.976 ; 3.902 ; Rise       ; CLOCK_50        ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; FL_ADDR[*]     ; CLOCK_50   ; 3.619 ; 3.545 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[0]    ; CLOCK_50   ; 4.366 ; 4.292 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[1]    ; CLOCK_50   ; 3.664 ; 3.590 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[2]    ; CLOCK_50   ; 4.371 ; 4.297 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[3]    ; CLOCK_50   ; 4.385 ; 4.311 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[4]    ; CLOCK_50   ; 4.371 ; 4.297 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[5]    ; CLOCK_50   ; 4.371 ; 4.297 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[6]    ; CLOCK_50   ; 4.371 ; 4.297 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[7]    ; CLOCK_50   ; 5.893 ; 5.577 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[8]    ; CLOCK_50   ; 4.372 ; 4.298 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[9]    ; CLOCK_50   ; 4.451 ; 4.377 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[10]   ; CLOCK_50   ; 4.013 ; 3.939 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[11]   ; CLOCK_50   ; 3.790 ; 3.716 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[12]   ; CLOCK_50   ; 3.695 ; 3.621 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[13]   ; CLOCK_50   ; 3.739 ; 3.665 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[14]   ; CLOCK_50   ; 3.695 ; 3.621 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[15]   ; CLOCK_50   ; 5.390 ; 5.074 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[16]   ; CLOCK_50   ; 3.695 ; 3.621 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[17]   ; CLOCK_50   ; 4.366 ; 4.292 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[18]   ; CLOCK_50   ; 4.372 ; 4.298 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[19]   ; CLOCK_50   ; 4.364 ; 4.290 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[20]   ; CLOCK_50   ; 4.130 ; 4.056 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[21]   ; CLOCK_50   ; 3.619 ; 3.545 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[22]   ; CLOCK_50   ; 4.368 ; 4.294 ; Rise       ; CLOCK_50        ;
; FL_CE_N        ; CLOCK_50   ; 3.505 ; 3.431 ; Rise       ; CLOCK_50        ;
; FL_DQ[*]       ; CLOCK_50   ; 5.453 ; 5.379 ; Rise       ; CLOCK_50        ;
;  FL_DQ[0]      ; CLOCK_50   ; 5.453 ; 5.379 ; Rise       ; CLOCK_50        ;
;  FL_DQ[1]      ; CLOCK_50   ; 5.721 ; 5.647 ; Rise       ; CLOCK_50        ;
;  FL_DQ[2]      ; CLOCK_50   ; 5.855 ; 5.781 ; Rise       ; CLOCK_50        ;
;  FL_DQ[3]      ; CLOCK_50   ; 5.855 ; 5.781 ; Rise       ; CLOCK_50        ;
;  FL_DQ[4]      ; CLOCK_50   ; 5.750 ; 5.676 ; Rise       ; CLOCK_50        ;
;  FL_DQ[5]      ; CLOCK_50   ; 5.758 ; 5.684 ; Rise       ; CLOCK_50        ;
;  FL_DQ[6]      ; CLOCK_50   ; 5.758 ; 5.684 ; Rise       ; CLOCK_50        ;
;  FL_DQ[7]      ; CLOCK_50   ; 5.749 ; 5.675 ; Rise       ; CLOCK_50        ;
; FL_OE_N        ; CLOCK_50   ; 3.495 ; 3.421 ; Rise       ; CLOCK_50        ;
; FL_RST_N       ; CLOCK_50   ; 3.489 ; 3.415 ; Rise       ; CLOCK_50        ;
; FL_WE_N        ; CLOCK_50   ; 3.494 ; 3.420 ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.638 ; 3.564 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.664 ; 3.590 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.970 ; 3.896 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.790 ; 3.716 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.739 ; 3.665 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.103 ; 4.010 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.968 ; 3.894 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.103 ; 4.010 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 4.116 ; 4.023 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.873 ; 3.799 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 6.755 ; 6.455 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.294 ; 4.201 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 4.980 ; 4.887 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 5.739 ; 5.439 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 5.000 ; 4.907 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.801 ; 4.708 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 5.542 ; 5.226 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 4.368 ; 4.294 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.638 ; 3.564 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 3.638 ; 3.564 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 6.252 ; 5.952 ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 3.705 ; 3.631 ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.777 ; 4.703 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.777 ; 4.703 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 4.916 ; 4.842 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 4.970 ; 4.896 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.970 ; 4.896 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.961 ; 4.887 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 5.071 ; 4.997 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 5.071 ; 4.997 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.107 ; 5.033 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.231 ; 5.138 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 5.236 ; 5.143 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 5.065 ; 4.972 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.917 ; 4.824 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 5.071 ; 4.978 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 5.105 ; 5.031 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.961 ; 4.887 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.105 ; 5.031 ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 3.968 ; 3.894 ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 3.730 ; 3.656 ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 4.103 ; 4.010 ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 3.842 ; 3.768 ; Rise       ; CLOCK_50        ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Output Disable Times                                                               ;
+----------------+------------+-----------+-----------+------------+-----------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+----------------+------------+-----------+-----------+------------+-----------------+
; FL_ADDR[*]     ; CLOCK_50   ; 3.722     ; 3.796     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[0]    ; CLOCK_50   ; 4.615     ; 4.689     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[1]    ; CLOCK_50   ; 3.769     ; 3.843     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[2]    ; CLOCK_50   ; 4.621     ; 4.695     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[3]    ; CLOCK_50   ; 4.638     ; 4.712     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[4]    ; CLOCK_50   ; 4.621     ; 4.695     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[5]    ; CLOCK_50   ; 4.621     ; 4.695     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[6]    ; CLOCK_50   ; 4.621     ; 4.695     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[7]    ; CLOCK_50   ; 5.900     ; 6.216     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[8]    ; CLOCK_50   ; 4.620     ; 4.694     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[9]    ; CLOCK_50   ; 4.724     ; 4.798     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[10]   ; CLOCK_50   ; 4.178     ; 4.252     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[11]   ; CLOCK_50   ; 3.920     ; 3.994     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[12]   ; CLOCK_50   ; 3.809     ; 3.883     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[13]   ; CLOCK_50   ; 3.863     ; 3.937     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[14]   ; CLOCK_50   ; 3.809     ; 3.883     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[15]   ; CLOCK_50   ; 5.297     ; 5.613     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[16]   ; CLOCK_50   ; 3.809     ; 3.883     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[17]   ; CLOCK_50   ; 4.615     ; 4.689     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[18]   ; CLOCK_50   ; 4.620     ; 4.694     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[19]   ; CLOCK_50   ; 4.613     ; 4.687     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[20]   ; CLOCK_50   ; 4.314     ; 4.388     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[21]   ; CLOCK_50   ; 3.722     ; 3.796     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[22]   ; CLOCK_50   ; 4.618     ; 4.692     ; Rise       ; CLOCK_50        ;
; FL_CE_N        ; CLOCK_50   ; 3.590     ; 3.664     ; Rise       ; CLOCK_50        ;
; FL_DQ[*]       ; CLOCK_50   ; 5.936     ; 6.010     ; Rise       ; CLOCK_50        ;
;  FL_DQ[0]      ; CLOCK_50   ; 5.936     ; 6.010     ; Rise       ; CLOCK_50        ;
;  FL_DQ[1]      ; CLOCK_50   ; 6.255     ; 6.329     ; Rise       ; CLOCK_50        ;
;  FL_DQ[2]      ; CLOCK_50   ; 6.417     ; 6.491     ; Rise       ; CLOCK_50        ;
;  FL_DQ[3]      ; CLOCK_50   ; 6.417     ; 6.491     ; Rise       ; CLOCK_50        ;
;  FL_DQ[4]      ; CLOCK_50   ; 6.287     ; 6.361     ; Rise       ; CLOCK_50        ;
;  FL_DQ[5]      ; CLOCK_50   ; 6.299     ; 6.373     ; Rise       ; CLOCK_50        ;
;  FL_DQ[6]      ; CLOCK_50   ; 6.299     ; 6.373     ; Rise       ; CLOCK_50        ;
;  FL_DQ[7]      ; CLOCK_50   ; 6.286     ; 6.360     ; Rise       ; CLOCK_50        ;
; FL_OE_N        ; CLOCK_50   ; 3.578     ; 3.652     ; Rise       ; CLOCK_50        ;
; FL_RST_N       ; CLOCK_50   ; 3.573     ; 3.647     ; Rise       ; CLOCK_50        ;
; FL_WE_N        ; CLOCK_50   ; 3.577     ; 3.651     ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.743     ; 3.817     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.769     ; 3.843     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 4.140     ; 4.214     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.920     ; 3.994     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.863     ; 3.937     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.280     ; 4.373     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 4.135     ; 4.209     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.280     ; 4.373     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 4.299     ; 4.392     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 4.025     ; 4.099     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 6.945     ; 7.245     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.515     ; 4.608     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 5.320     ; 5.413     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 5.749     ; 6.049     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 5.347     ; 5.440     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 5.109     ; 5.202     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 5.465     ; 5.781     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 4.618     ; 4.692     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.743     ; 3.817     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 3.743     ; 3.817     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 6.352     ; 6.652     ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 3.809     ; 3.883     ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 5.138     ; 5.212     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.138     ; 5.212     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.297     ; 5.371     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.350     ; 5.424     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.350     ; 5.424     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 5.341     ; 5.415     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 5.468     ; 5.542     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 5.468     ; 5.542     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.534     ; 5.608     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.632     ; 5.725     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 5.638     ; 5.731     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 5.439     ; 5.532     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 5.272     ; 5.365     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 5.452     ; 5.545     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 5.509     ; 5.583     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 5.341     ; 5.415     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.509     ; 5.583     ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 4.135     ; 4.209     ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 3.850     ; 3.924     ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 4.280     ; 4.373     ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 3.994     ; 4.068     ; Rise       ; CLOCK_50        ;
+----------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                       ;
+----------------+------------+-----------+-----------+------------+-----------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+----------------+------------+-----------+-----------+------------+-----------------+
; FL_ADDR[*]     ; CLOCK_50   ; 3.596     ; 3.670     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[0]    ; CLOCK_50   ; 4.452     ; 4.526     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[1]    ; CLOCK_50   ; 3.641     ; 3.715     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[2]    ; CLOCK_50   ; 4.459     ; 4.533     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[3]    ; CLOCK_50   ; 4.475     ; 4.549     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[4]    ; CLOCK_50   ; 4.459     ; 4.533     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[5]    ; CLOCK_50   ; 4.459     ; 4.533     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[6]    ; CLOCK_50   ; 4.459     ; 4.533     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[7]    ; CLOCK_50   ; 5.737     ; 6.053     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[8]    ; CLOCK_50   ; 4.458     ; 4.532     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[9]    ; CLOCK_50   ; 4.558     ; 4.632     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[10]   ; CLOCK_50   ; 4.033     ; 4.107     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[11]   ; CLOCK_50   ; 3.785     ; 3.859     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[12]   ; CLOCK_50   ; 3.679     ; 3.753     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[13]   ; CLOCK_50   ; 3.731     ; 3.805     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[14]   ; CLOCK_50   ; 3.679     ; 3.753     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[15]   ; CLOCK_50   ; 5.159     ; 5.475     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[16]   ; CLOCK_50   ; 3.679     ; 3.753     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[17]   ; CLOCK_50   ; 4.452     ; 4.526     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[18]   ; CLOCK_50   ; 4.458     ; 4.532     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[19]   ; CLOCK_50   ; 4.451     ; 4.525     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[20]   ; CLOCK_50   ; 4.163     ; 4.237     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[21]   ; CLOCK_50   ; 3.596     ; 3.670     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[22]   ; CLOCK_50   ; 4.456     ; 4.530     ; Rise       ; CLOCK_50        ;
; FL_CE_N        ; CLOCK_50   ; 3.469     ; 3.543     ; Rise       ; CLOCK_50        ;
; FL_DQ[*]       ; CLOCK_50   ; 5.722     ; 5.796     ; Rise       ; CLOCK_50        ;
;  FL_DQ[0]      ; CLOCK_50   ; 5.722     ; 5.796     ; Rise       ; CLOCK_50        ;
;  FL_DQ[1]      ; CLOCK_50   ; 6.028     ; 6.102     ; Rise       ; CLOCK_50        ;
;  FL_DQ[2]      ; CLOCK_50   ; 6.183     ; 6.257     ; Rise       ; CLOCK_50        ;
;  FL_DQ[3]      ; CLOCK_50   ; 6.183     ; 6.257     ; Rise       ; CLOCK_50        ;
;  FL_DQ[4]      ; CLOCK_50   ; 6.058     ; 6.132     ; Rise       ; CLOCK_50        ;
;  FL_DQ[5]      ; CLOCK_50   ; 6.070     ; 6.144     ; Rise       ; CLOCK_50        ;
;  FL_DQ[6]      ; CLOCK_50   ; 6.070     ; 6.144     ; Rise       ; CLOCK_50        ;
;  FL_DQ[7]      ; CLOCK_50   ; 6.057     ; 6.131     ; Rise       ; CLOCK_50        ;
; FL_OE_N        ; CLOCK_50   ; 3.458     ; 3.532     ; Rise       ; CLOCK_50        ;
; FL_RST_N       ; CLOCK_50   ; 3.453     ; 3.527     ; Rise       ; CLOCK_50        ;
; FL_WE_N        ; CLOCK_50   ; 3.457     ; 3.531     ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.615     ; 3.689     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.641     ; 3.715     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.996     ; 4.070     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.785     ; 3.859     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.731     ; 3.805     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.140     ; 4.233     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.991     ; 4.065     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.140     ; 4.233     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 4.158     ; 4.251     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.886     ; 3.960     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 6.748     ; 7.048     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.366     ; 4.459     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 5.138     ; 5.231     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 5.600     ; 5.900     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 5.164     ; 5.257     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.936     ; 5.029     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 5.320     ; 5.636     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 4.456     ; 4.530     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.615     ; 3.689     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 3.615     ; 3.689     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 6.179     ; 6.479     ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 3.679     ; 3.753     ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.955     ; 5.029     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.955     ; 5.029     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.108     ; 5.182     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.159     ; 5.233     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.159     ; 5.233     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 5.150     ; 5.224     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 5.272     ; 5.346     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 5.272     ; 5.346     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.335     ; 5.409     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.439     ; 5.532     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 5.445     ; 5.538     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 5.254     ; 5.347     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 5.093     ; 5.186     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 5.266     ; 5.359     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 5.312     ; 5.386     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 5.150     ; 5.224     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.312     ; 5.386     ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 3.991     ; 4.065     ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 3.718     ; 3.792     ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 4.140     ; 4.233     ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 3.856     ; 3.930     ; Rise       ; CLOCK_50        ;
+----------------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 39.140 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 5.584  ; 0.125 ; 11.367   ; 0.728   ; 9.200               ;
;  CLOCK2_50           ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50           ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50            ; 5.584  ; 0.125 ; 11.367   ; 3.734   ; 9.200               ;
;  altera_reserved_tck ; 45.609 ; 0.181 ; 47.796   ; 0.728   ; 49.298              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; FL_DQ[*]            ; CLOCK_50            ; 2.230 ; 2.739 ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; 1.781 ; 2.295 ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; 1.578 ; 2.071 ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; 1.433 ; 1.910 ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; 1.821 ; 2.277 ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; 1.973 ; 2.464 ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; 2.034 ; 2.571 ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; 2.230 ; 2.739 ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; 1.790 ; 2.248 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 4.122 ; 4.761 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 3.984 ; 4.527 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 4.122 ; 4.761 ; Rise       ; CLOCK_50            ;
;  KEY[2]             ; CLOCK_50            ; 3.613 ; 4.157 ; Rise       ; CLOCK_50            ;
;  KEY[3]             ; CLOCK_50            ; 4.120 ; 4.610 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 2.507 ; 3.024 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 2.033 ; 2.535 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 2.359 ; 2.834 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 2.450 ; 2.982 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 2.098 ; 2.623 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 2.302 ; 2.842 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 2.216 ; 2.724 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 2.295 ; 2.828 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 2.056 ; 2.526 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 1.944 ; 2.400 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 1.845 ; 2.306 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 2.397 ; 2.881 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 2.226 ; 2.712 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 2.317 ; 2.817 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 2.134 ; 2.640 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 2.140 ; 2.657 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 2.507 ; 3.024 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.802 ; 2.971 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.908 ; 8.129 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; FL_DQ[*]            ; CLOCK_50            ; -0.500 ; -1.197 ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; -0.683 ; -1.493 ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; -0.575 ; -1.361 ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; -0.500 ; -1.197 ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; -0.655 ; -1.441 ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; -0.745 ; -1.568 ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; -0.799 ; -1.623 ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; -0.869 ; -1.700 ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; -0.639 ; -1.419 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; -1.170 ; -2.063 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; -1.170 ; -2.072 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; -1.313 ; -2.246 ; Rise       ; CLOCK_50            ;
;  KEY[2]             ; CLOCK_50            ; -1.220 ; -2.127 ; Rise       ; CLOCK_50            ;
;  KEY[3]             ; CLOCK_50            ; -1.186 ; -2.063 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; -0.661 ; -1.443 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -0.779 ; -1.599 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -0.929 ; -1.741 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -0.995 ; -1.843 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -0.823 ; -1.654 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -0.898 ; -1.742 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -0.862 ; -1.680 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -0.896 ; -1.737 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -0.764 ; -1.562 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -0.710 ; -1.503 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -0.661 ; -1.443 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -0.939 ; -1.761 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -0.858 ; -1.690 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -0.903 ; -1.753 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -0.826 ; -1.658 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -0.818 ; -1.635 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -0.998 ; -1.845 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.610  ; 0.479  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.041 ; -0.484 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; FL_ADDR[*]          ; CLOCK_50            ; 11.284 ; 10.878 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[0]         ; CLOCK_50            ; 9.248  ; 9.239  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[1]         ; CLOCK_50            ; 9.514  ; 9.327  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[2]         ; CLOCK_50            ; 8.791  ; 8.805  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[3]         ; CLOCK_50            ; 9.826  ; 9.652  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[4]         ; CLOCK_50            ; 8.353  ; 8.279  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[5]         ; CLOCK_50            ; 9.629  ; 9.522  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[6]         ; CLOCK_50            ; 9.474  ; 9.323  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[7]         ; CLOCK_50            ; 11.284 ; 10.828 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[8]         ; CLOCK_50            ; 7.532  ; 7.513  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[9]         ; CLOCK_50            ; 9.656  ; 9.511  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[10]        ; CLOCK_50            ; 8.829  ; 8.700  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[11]        ; CLOCK_50            ; 9.390  ; 9.240  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[12]        ; CLOCK_50            ; 9.262  ; 9.093  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[13]        ; CLOCK_50            ; 9.141  ; 9.095  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[14]        ; CLOCK_50            ; 9.485  ; 9.291  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[15]        ; CLOCK_50            ; 11.234 ; 10.878 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[16]        ; CLOCK_50            ; 7.941  ; 7.966  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[17]        ; CLOCK_50            ; 8.212  ; 8.198  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[18]        ; CLOCK_50            ; 9.176  ; 9.022  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[19]        ; CLOCK_50            ; 9.220  ; 9.066  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[20]        ; CLOCK_50            ; 10.184 ; 10.014 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[21]        ; CLOCK_50            ; 8.621  ; 8.593  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[22]        ; CLOCK_50            ; 9.672  ; 9.523  ; Rise       ; CLOCK_50            ;
; FL_CE_N             ; CLOCK_50            ; 9.027  ; 8.971  ; Rise       ; CLOCK_50            ;
; FL_DQ[*]            ; CLOCK_50            ; 9.571  ; 9.509  ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; 9.420  ; 9.509  ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; 8.673  ; 8.739  ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; 9.264  ; 9.150  ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; 9.558  ; 9.427  ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; 8.614  ; 8.499  ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; 9.463  ; 9.341  ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; 9.571  ; 9.449  ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; 9.271  ; 9.172  ; Rise       ; CLOCK_50            ;
; FL_OE_N             ; CLOCK_50            ; 8.713  ; 8.675  ; Rise       ; CLOCK_50            ;
; FL_RST_N            ; CLOCK_50            ; 6.673  ; 6.564  ; Rise       ; CLOCK_50            ;
; FL_WE_N             ; CLOCK_50            ; 9.191  ; 9.046  ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 14.407 ; 14.717 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 8.755  ; 8.673  ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 12.650 ; 12.393 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 11.504 ; 11.549 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 9.886  ; 9.912  ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 8.782  ; 8.701  ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 14.407 ; 14.717 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 10.315 ; 10.241 ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 12.517 ; 13.199 ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 9.922  ; 9.856  ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 10.416 ; 10.819 ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 9.339  ; 9.450  ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 8.390  ; 8.388  ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 8.841  ; 8.805  ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 12.517 ; 13.199 ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 11.707 ; 12.272 ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 11.570 ; 11.533 ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 10.823 ; 10.749 ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 9.172  ; 9.130  ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 10.977 ; 11.084 ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 11.570 ; 11.533 ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 8.845  ; 8.842  ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 9.268  ; 9.165  ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 10.262 ; 10.146 ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 13.455 ; 14.144 ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 10.209 ; 10.509 ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 9.002  ; 9.112  ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 13.455 ; 14.144 ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 10.066 ; 9.992  ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 11.856 ; 12.035 ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 9.735  ; 9.825  ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 9.083  ; 9.004  ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 11.264 ; 11.208 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 10.549 ; 10.497 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 10.548 ; 10.496 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 10.954 ; 10.891 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 10.707 ; 10.625 ; Rise       ; CLOCK_50            ;
;  LEDG[4]            ; CLOCK_50            ; 11.218 ; 11.157 ; Rise       ; CLOCK_50            ;
;  LEDG[5]            ; CLOCK_50            ; 11.264 ; 11.208 ; Rise       ; CLOCK_50            ;
;  LEDG[6]            ; CLOCK_50            ; 11.218 ; 11.157 ; Rise       ; CLOCK_50            ;
;  LEDG[7]            ; CLOCK_50            ; 11.264 ; 11.208 ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 12.092 ; 11.671 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 9.217  ; 9.206  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 11.319 ; 11.079 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 9.822  ; 9.793  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 9.333  ; 9.328  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 11.496 ; 11.261 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 8.857  ; 8.841  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 10.785 ; 10.602 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 9.049  ; 9.073  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 11.076 ; 10.998 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 10.946 ; 10.463 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 11.092 ; 10.879 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 8.285  ; 8.270  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 12.092 ; 11.671 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 10.147 ; 10.320 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 10.235 ; 10.083 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 12.040 ; 11.556 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 9.570  ; 9.567  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 8.903  ; 8.851  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 11.655 ; 11.615 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 10.734 ; 10.441 ; Rise       ; CLOCK_50            ;
; SRAM_CE_N           ; CLOCK_50            ; 9.172  ; 9.182  ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 10.622 ; 10.436 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 8.451  ; 8.462  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 9.322  ; 9.236  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 8.313  ; 8.371  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 9.737  ; 9.656  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 9.274  ; 9.187  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 10.622 ; 10.436 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 8.543  ; 8.502  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 10.130 ; 9.950  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 9.803  ; 9.651  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 9.552  ; 9.515  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 8.982  ; 8.895  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 9.620  ; 9.625  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 8.503  ; 8.476  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 8.379  ; 8.360  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 8.341  ; 8.323  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 9.737  ; 9.599  ; Rise       ; CLOCK_50            ;
; SRAM_LB_N           ; CLOCK_50            ; 8.811  ; 8.807  ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 8.702  ; 8.611  ; Rise       ; CLOCK_50            ;
; SRAM_UB_N           ; CLOCK_50            ; 10.708 ; 10.562 ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 9.495  ; 9.393  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.096 ; 13.637 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; FL_ADDR[*]          ; CLOCK_50            ; 3.878 ; 3.946 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[0]         ; CLOCK_50            ; 4.696 ; 4.882 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[1]         ; CLOCK_50            ; 4.788 ; 4.928 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[2]         ; CLOCK_50            ; 4.478 ; 4.628 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[3]         ; CLOCK_50            ; 4.964 ; 5.127 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[4]         ; CLOCK_50            ; 4.237 ; 4.343 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[5]         ; CLOCK_50            ; 4.854 ; 5.033 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[6]         ; CLOCK_50            ; 4.785 ; 4.933 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[7]         ; CLOCK_50            ; 6.186 ; 6.077 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[8]         ; CLOCK_50            ; 3.878 ; 3.946 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[9]         ; CLOCK_50            ; 4.897 ; 5.060 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[10]        ; CLOCK_50            ; 4.474 ; 4.592 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[11]        ; CLOCK_50            ; 4.742 ; 4.880 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[12]        ; CLOCK_50            ; 4.648 ; 4.782 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[13]        ; CLOCK_50            ; 4.607 ; 4.776 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[14]        ; CLOCK_50            ; 4.740 ; 4.879 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[15]        ; CLOCK_50            ; 6.168 ; 6.084 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[16]        ; CLOCK_50            ; 4.093 ; 4.199 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[17]        ; CLOCK_50            ; 4.224 ; 4.333 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[18]        ; CLOCK_50            ; 4.646 ; 4.778 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[19]        ; CLOCK_50            ; 4.671 ; 4.812 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[20]        ; CLOCK_50            ; 5.135 ; 5.334 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[21]        ; CLOCK_50            ; 4.384 ; 4.520 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[22]        ; CLOCK_50            ; 4.915 ; 5.066 ; Rise       ; CLOCK_50            ;
; FL_CE_N             ; CLOCK_50            ; 4.589 ; 4.745 ; Rise       ; CLOCK_50            ;
; FL_DQ[*]            ; CLOCK_50            ; 4.388 ; 4.495 ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; 4.818 ; 5.038 ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; 4.465 ; 4.626 ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; 4.685 ; 4.843 ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; 4.857 ; 5.020 ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; 4.388 ; 4.495 ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; 4.838 ; 4.991 ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; 4.894 ; 5.057 ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; 4.716 ; 4.870 ; Rise       ; CLOCK_50            ;
; FL_OE_N             ; CLOCK_50            ; 4.460 ; 4.594 ; Rise       ; CLOCK_50            ;
; FL_RST_N            ; CLOCK_50            ; 3.440 ; 3.423 ; Rise       ; CLOCK_50            ;
; FL_WE_N             ; CLOCK_50            ; 4.630 ; 4.783 ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 4.564 ; 4.372 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 4.564 ; 4.372 ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 6.873 ; 6.447 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 6.043 ; 5.686 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 5.231 ; 5.010 ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 4.651 ; 4.475 ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 8.009 ; 7.822 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 5.461 ; 5.180 ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 4.417 ; 4.306 ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 5.248 ; 4.996 ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 5.463 ; 5.330 ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 4.884 ; 4.741 ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 4.417 ; 4.306 ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 4.659 ; 4.514 ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 6.951 ; 6.984 ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 6.519 ; 6.570 ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 4.651 ; 4.510 ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 5.739 ; 5.445 ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 4.836 ; 4.668 ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 5.789 ; 5.546 ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 6.132 ; 5.811 ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 4.651 ; 4.510 ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 4.889 ; 4.698 ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 5.427 ; 5.178 ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 4.740 ; 4.594 ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 5.362 ; 5.218 ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 4.740 ; 4.594 ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 7.490 ; 7.489 ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 5.334 ; 5.086 ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 6.317 ; 6.014 ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 5.143 ; 4.955 ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 4.799 ; 4.611 ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 5.529 ; 5.217 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 5.529 ; 5.217 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 5.529 ; 5.217 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 5.779 ; 5.439 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 5.636 ; 5.314 ; Rise       ; CLOCK_50            ;
;  LEDG[4]            ; CLOCK_50            ; 5.911 ; 5.551 ; Rise       ; CLOCK_50            ;
;  LEDG[5]            ; CLOCK_50            ; 5.947 ; 5.585 ; Rise       ; CLOCK_50            ;
;  LEDG[6]            ; CLOCK_50            ; 5.911 ; 5.551 ; Rise       ; CLOCK_50            ;
;  LEDG[7]            ; CLOCK_50            ; 5.947 ; 5.585 ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 4.265 ; 4.365 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 4.657 ; 4.832 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 5.628 ; 5.869 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 4.953 ; 5.156 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 4.710 ; 4.901 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 5.704 ; 5.947 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 4.519 ; 4.671 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 5.393 ; 5.594 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 4.625 ; 4.785 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 5.572 ; 5.842 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 5.921 ; 5.816 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 5.552 ; 5.761 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 4.265 ; 4.365 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 6.559 ; 6.543 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 5.190 ; 5.450 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 5.130 ; 5.322 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 6.525 ; 6.465 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 4.870 ; 5.079 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 4.498 ; 4.649 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 5.852 ; 6.188 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 5.909 ; 5.844 ; Rise       ; CLOCK_50            ;
; SRAM_CE_N           ; CLOCK_50            ; 4.675 ; 4.850 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 4.273 ; 4.386 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 4.333 ; 4.457 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 4.716 ; 4.868 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 4.276 ; 4.411 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 4.969 ; 5.164 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 4.686 ; 4.854 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.331 ; 5.553 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 4.354 ; 4.474 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 5.109 ; 5.290 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 4.918 ; 5.077 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 4.818 ; 4.994 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 4.567 ; 4.684 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 4.901 ; 5.074 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 4.346 ; 4.446 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 4.289 ; 4.400 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 4.273 ; 4.386 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 4.877 ; 5.049 ; Rise       ; CLOCK_50            ;
; SRAM_LB_N           ; CLOCK_50            ; 4.505 ; 4.658 ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 4.381 ; 4.507 ; Rise       ; CLOCK_50            ;
; SRAM_UB_N           ; CLOCK_50            ; 5.373 ; 5.593 ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 4.806 ; 4.972 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.831 ; 6.212 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1715       ; 0          ; 32       ; 2        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 496912     ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1715       ; 0          ; 32       ; 2        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 496912     ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 67       ; 0        ; 3        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 3026     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 67       ; 0        ; 3        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 3026     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 30    ; 30   ;
; Unconstrained Input Port Paths  ; 84    ; 84   ;
; Unconstrained Output Ports      ; 113   ; 113  ;
; Unconstrained Output Port Paths ; 189   ; 189  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.2 Build 153 07/15/2015 SJ Full Version
    Info: Processing started: Wed Nov 11 12:54:19 2015
Info: Command: quartus_sta Lab1_POVS -c Lab1_POVS
Info: qsta_default_script.tcl version: #11
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'niosII/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'niosII/synthesis/submodules/niosII_cpu_cpu.sdc'
Warning (332174): Ignored filter at niosII_cpu_cpu.sdc(65): *niosII_cpu_cpu:*|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_bdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_bdp_component*address* could not be matched with a keeper
Warning (332049): Ignored set_false_path at niosII_cpu_cpu.sdc(65): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$niosII_cpu_cpu_traceram_path*address*] -to [get_keepers *$niosII_cpu_cpu_jtag_sr*]
Warning (332174): Ignored filter at niosII_cpu_cpu.sdc(66): *niosII_cpu_cpu:*|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|niosII_cpu_cpu_traceram_lpm_dram_bdp_component_module:niosII_cpu_cpu_traceram_lpm_dram_bdp_component*we_reg* could not be matched with a keeper
Warning (332049): Ignored set_false_path at niosII_cpu_cpu.sdc(66): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$niosII_cpu_cpu_traceram_path*we_reg*] -to [get_keepers *$niosII_cpu_cpu_jtag_sr*]
Warning (332174): Ignored filter at niosII_cpu_cpu.sdc(70): *niosII_cpu_cpu:*|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace|d1_debugack could not be matched with a keeper
Warning (332049): Ignored set_false_path at niosII_cpu_cpu.sdc(70): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$niosII_cpu_cpu_oci_itrace_path|d1_debugack] -to [get_keepers *$niosII_cpu_cpu_jtag_sr*]
Info (332104): Reading SDC File: 'Lab1_POVS.SDC'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 5.584
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.584               0.000 CLOCK_50 
    Info (332119):    45.609               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.326
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.326               0.000 CLOCK_50 
    Info (332119):     0.402               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 11.367
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.367               0.000 CLOCK_50 
    Info (332119):    47.796               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.532
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.532               0.000 altera_reserved_tck 
    Info (332119):     7.384               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.419
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.419               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    49.550               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.241 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.735
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.735               0.000 CLOCK_50 
    Info (332119):    46.006               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.328
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.328               0.000 CLOCK_50 
    Info (332119):     0.354               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 12.071
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.071               0.000 CLOCK_50 
    Info (332119):    48.084               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.409
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.409               0.000 altera_reserved_tck 
    Info (332119):     6.629               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.443
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.443               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    49.486               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.412 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 12.868
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.868               0.000 CLOCK_50 
    Info (332119):    48.102               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.125
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.125               0.000 CLOCK_50 
    Info (332119):     0.181               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 15.270
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.270               0.000 CLOCK_50 
    Info (332119):    49.222               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.728
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.728               0.000 altera_reserved_tck 
    Info (332119):     3.734               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.200
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.200               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    49.298               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 39.140 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 846 megabytes
    Info: Processing ended: Wed Nov 11 12:54:30 2015
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:12


