<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8"/>
    <title>Coverage Report</title>
    <link href="style.css" rel="stylesheet" type="text/css"/></head>
  <body onLoad="init()">
    <script>/* This Source Code Form is subject to the terms of the Mozilla Public
 * License, v. 2.0. If a copy of the MPL was not distributed with this file,
 * You can obtain one at http://mozilla.org/MPL/2.0/. */


function toArray(iter) {
    if (iter === null) {
        return null;
    }
    return Array.prototype.slice.call(iter);
}

function find(selector, elem) {
    if (!elem) {
        elem = document;
    }
    return elem.querySelector(selector);
}

function find_all(selector, elem) {
    if (!elem) {
        elem = document;
    }
    return toArray(elem.querySelectorAll(selector));
}

function sort_column(elem) {
    toggle_sort_states(elem);
    name = ((elem).closest('table')).id;
    console.log("Hi");
    console.log(name);
    var colIndex = toArray(elem.parentNode.childNodes).indexOf(elem);
    var key;
    if (elem.classList.contains('numeric')) {
        key = key_num;
    } else if (elem.classList.contains('result')) {
        key = key_result;
    } else {
        key = key_alpha;
    }
    sort_table(elem, key(colIndex), name);
}

function show_all_extras() {
    find_all('.col-result').forEach(show_extras);
}

function hide_all_extras() {
    find_all('.col-result').forEach(hide_extras);
}

function show_all_extras1() {
    find_all('.col-yname').forEach(show_extras);
}

function hide_all_extras1() {
    find_all('.col-yname').forEach(hide_extras);
}

function show_extras(colresult_elem) {
    var extras = colresult_elem.parentNode.nextElementSibling;
    var expandcollapse = colresult_elem.firstElementChild;
    extras.classList.remove("collapsed");
    expandcollapse.classList.remove("expander");
    expandcollapse.classList.add("collapser");
}

function hide_extras(colresult_elem) {
    var extras = colresult_elem.parentNode.nextElementSibling;
    var expandcollapse = colresult_elem.firstElementChild;
    extras.classList.add("collapsed");
    expandcollapse.classList.remove("collapser");
    expandcollapse.classList.add("expander");
}

function add_collapse() {
    // Add links for show/hide all
    var resulttable = find('table#results-table');
    var showhideall = document.createElement("p");
    showhideall.innerHTML = '<a href="javascript:show_all_extras()">Show all details</a> / ' +
                            '<a href="javascript:hide_all_extras()">Hide all details</a>';
    resulttable.parentElement.insertBefore(showhideall, resulttable);

    // Add show/hide link to each result
    find_all('.col-result').forEach(function(elem) {
        var collapsed = get_query_parameter('collapsed') || 'Passed';
        var extras = elem.parentNode.nextElementSibling;
        var expandcollapse = document.createElement("span");
        if (collapsed.includes(elem.innerHTML)) {
            extras.classList.add("collapsed");
            expandcollapse.classList.add("expander");
        } else {
            expandcollapse.classList.add("collapser");
        }
        elem.appendChild(expandcollapse);

        elem.addEventListener("click", function(event) {
            if (event.currentTarget.parentNode.nextElementSibling.classList.contains("collapsed")) {
                show_extras(event.currentTarget);
            } else {
                hide_extras(event.currentTarget);
            }
        });
    })

    var resulttable = find('table#yaml-table');
    var showhideall = document.createElement("p");
    showhideall.innerHTML = '<a href="javascript:show_all_extras1()">Show all details</a> / ' +
                            '<a href="javascript:hide_all_extras1()">Hide all details</a>';
    resulttable.parentElement.insertBefore(showhideall, resulttable);

    // Add show/hide link to each result
    find_all('.col-yname').forEach(function(elem) {
        var collapsed = get_query_parameter('collapsed') || 'Passed';
        var extras = elem.parentNode.nextElementSibling;
        var expandcollapse = document.createElement("span");
        if (collapsed.includes(elem.innerHTML)) {
            extras.classList.add("collapsed");
            expandcollapse.classList.add("expander");
        } else {
            expandcollapse.classList.add("collapser");
        }
        elem.appendChild(expandcollapse);

        elem.addEventListener("click", function(event) {
            if (event.currentTarget.parentNode.nextElementSibling.classList.contains("collapsed")) {
                show_extras(event.currentTarget);
            } else {
                hide_extras(event.currentTarget);
            }
        });
    })

}

function get_query_parameter(name) {
    var match = RegExp('[?&]' + name + '=([^&]*)').exec(window.location.search);
    return match && decodeURIComponent(match[1].replace(/\+/g, ' '));
}

function init () {
    reset_sort_headers();

    add_collapse();

    toggle_sort_states(find('.initial-sort'));

    find_all('.sortable').forEach(function(elem) {
        elem.addEventListener("click",
                              function(event) {
                                  sort_column(elem);
                              }, false)
    });
    hide_all_extras();
    hide_all_extras1();

};

function sort_table(clicked, key_func, tname) {
    var rows = find_all('.'+tname+'-row');
    var reversed = !clicked.classList.contains('asc');
    var sorted_rows = sort(rows, key_func, reversed);
    /* Whole table is removed here because browsers acts much slower
     * when appending existing elements.
     */
    var thead = document.getElementById(tname+"-head");
    document.getElementById(tname).remove();
    var parent = document.createElement("table");
    parent.id = tname;
    parent.appendChild(thead);
    sorted_rows.forEach(function(elem) {
        parent.appendChild(elem);
    });
    document.getElementsByTagName(tname+"-BODY")[0].appendChild(parent);
}

function sort(items, key_func, reversed) {
    var sort_array = items.map(function(item, i) {
        return [key_func(item), i];
    });
    var multiplier = reversed ? -1 : 1;

    sort_array.sort(function(a, b) {
        var key_a = a[0];
        var key_b = b[0];
        return multiplier * (key_a >= key_b ? 1 : -1);
    });

    return sort_array.map(function(item) {
        var index = item[1];
        return items[index];
    });
}

function key_alpha(col_index) {
    return function(elem) {
        return elem.childNodes[1].childNodes[col_index].firstChild.data.toLowerCase();
    };
}

function key_num(col_index) {
    return function(elem) {
        return parseFloat(elem.childNodes[1].childNodes[col_index].firstChild.data);
    };
}

function key_result(col_index) {
    return function(elem) {
        var strings = ['Passed','Failed'];
        return strings.indexOf(elem.childNodes[1].childNodes[col_index].firstChild.data);
    };
}

function reset_sort_headers() {
    find_all('.sort-icon').forEach(function(elem) {
        elem.parentNode.removeChild(elem);
    });
    find_all('.sortable').forEach(function(elem) {
        var icon = document.createElement("div");
        icon.className = "sort-icon";
        icon.textContent = "vvv";
        elem.insertBefore(icon, elem.firstChild);
        elem.classList.remove("desc", "active");
        elem.classList.add("asc", "inactive");
    });
}

function toggle_sort_states(elem) {
    //if active, toggle between asc and desc
    if (elem.classList.contains('active')) {
        elem.classList.toggle('asc');
        elem.classList.toggle('desc');
    }

    //if inactive, reset all other functions and add ascending active
    if (elem.classList.contains('inactive')) {
        reset_sort_headers();
        elem.classList.remove('inactive');
        elem.classList.add('active');
    }
}

function is_all_rows_hidden(value) {
  return value.hidden == false;
}

</script>
    <h1></h1>
    <p>Report generated on 2020-09-15 12:44 GMT by <a href="https://pypi.python.org/pypi/riscof">riscof</a> v1.16.0</p>
    <h2>Environment</h2>
    <table id="environment">
      <tr>
        <td>Riscof Version</td>
        <td>1.16.0</td></tr>
      <tr>
        <td>Reference</td>
        <td>sail c simulator</td></tr>
      <tr>
        <td>ISA</td>
        <td>RV32I</td></tr>
      <tr>
        <td>User Spec Version</td>
        <td>2.3</td></tr>
      <tr>
        <td>Privilege Spec Version</td>
        <td>1.10</td></tr>
     </table>
     <h2>Yaml</h2>
      <table id="yaml-table">
      <thead id="yaml-table-head">
      <tr>
          <th col="yname">Name</th>
      </tr>
      </thead>
      <tbody>
          <tr>
            <td class="col-yname">/scratch/git-repo/incoresemi/riscof/riscof_work/sail_isa_checked.yaml</td></tr>
          <tr>
            <td class="extra" colspan="1">
              <div class="log">ISA: RV32I
User_Spec_Version: '2.3'
supported_xlen:
- 32
Privilege_Spec_Version: '1.10'
hw_data_misaligned_support: false
misa:
  rv32:
    accessible: true
    fields:
    - mxl
    - extensions
    -
      -
        - 26
        - 29
    mxl:
      implemented: false
      description: Encodes the native base integer ISA width.
      shadow: none
      msb: 31
      lsb: 30
    extensions:
      implemented: false
      description: Encodes the presence of the standard extensions, with a single
        bit per letter of the alphabet.
      shadow: none
      msb: 25
      lsb: 0
  rv64:
    accessible: false
  description: misa is a read-write register reporting the ISA supported by the hart.
  address: 769
  priv_mode: M
  reset-val: 0
mstatus:
  rv32:
    accessible: true
    fields:
    - sum
    - tvm
    - mpie
    - fs
    - spie
    - upie
    - sie
    - xs
    - sd
    - mxr
    - spp
    - tw
    - mie
    - uie
    - mpp
    - mprv
    - tsr
    -
      -
        - 2
      -
        - 6
      -
        - 9
        - 10
      -
        - 23
        - 30
    uie:
      implemented: false
      description: Stores the state of the user mode interrupts.
      shadow: none
      msb: 0
      lsb: 0
    sie:
      implemented: false
      description: Stores the state of the supervisor mode interrupts.
      shadow: none
      msb: 1
      lsb: 1
    mie:
      implemented: true
      description: Stores the state of the machine mode interrupts.
      shadow: none
      msb: 3
      lsb: 3
      type:
        wlrl:
        - 0:1
    upie:
      implemented: false
      description: Stores the state of the user mode interrupts prior to the trap.
      shadow: none
      msb: 4
      lsb: 4
    spie:
      implemented: false
      description: Stores the state of the supervisor mode interrupts prior to the
        trap.
      shadow: none
      msb: 5
      lsb: 5
    mpie:
      implemented: true
      description: Stores the state of the machine mode interrupts prior to the trap.
      shadow: none
      msb: 7
      lsb: 7
      type:
        wlrl:
        - 0:1
    spp:
      implemented: false
      description: Stores the previous priority mode for supervisor.
      shadow: none
      msb: 8
      lsb: 8
    mpp:
      implemented: true
      description: Stores the previous priority mode for machine.
      shadow: none
      msb: 12
      lsb: 11
      type:
        wlrl:
        - '0'
    fs:
      implemented: false
      description: Encodes the status of the floating-point unit, including the CSR
        fcsr and floating-point data registers.
      shadow: none
      msb: 14
      lsb: 13
    xs:
      implemented: false
      description: Encodes the status of additional user-mode extensions and associated
        state.
      shadow: none
      msb: 16
      lsb: 15
    mprv:
      implemented: false
      description: Modifies the privilege level at which loads and stores execute
        in all privilege modes.
      shadow: none
      msb: 17
      lsb: 17
    sum:
      implemented: false
      description: Modifies the privilege with which S-mode loads and stores access
        virtual memory.
      shadow: none
      msb: 18
      lsb: 18
    mxr:
      implemented: false
      description: Modifies the privilege with which loads access virtual memory.
      shadow: none
      msb: 19
      lsb: 19
    tvm:
      implemented: false
      description: Supports intercepting supervisor virtual-memory management operations.
      shadow: none
      msb: 20
      lsb: 20
    tw:
      implemented: false
      description: Supports intercepting the WFI instruction.
      shadow: none
      msb: 21
      lsb: 21
    tsr:
      implemented: false
      description: Supports intercepting the supervisor exception return instruction.
      shadow: none
      msb: 22
      lsb: 22
    sd:
      implemented: true
      description: Read-only bit that summarizes whether either the FS field or XS
        field signals the presence of some dirty state.
      shadow: none
      msb: 31
      lsb: 31
      type:
        ro_variable: true
  rv64:
    accessible: false
  description: The mstatus register keeps track of and controls the hartâ€™s current
    operating state.
  address: 768
  priv_mode: M
  reset-val: 0
mvendorid:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      ro_constant:
      - 0
  rv64:
    accessible: false
  description: 32-bit read-only register providing the JEDEC manufacturer ID of the
    provider of the core.
  address: 3857
  priv_mode: M
  reset-val: 0
marchid:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      ro_constant:
      - 0
  rv64:
    accessible: false
  description: MXLEN-bit read-only register encoding the base microarchitecture of
    the hart.
  address: 3858
  priv_mode: M
  reset-val: 0
mimpid:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      ro_constant:
      - 0
  rv64:
    accessible: false
  description: Provides a unique encoding of the version of the processor implementation.
  address: 3859
  priv_mode: M
  reset-val: 0
mhartid:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      ro_constant:
      - 0
  rv64:
    accessible: false
  description: MXLEN-bit read-only register containing the integer ID of the hardware
    thread running the code.
  address: 3860
  priv_mode: M
  reset-val: 0
mtvec:
  rv32:
    accessible: true
    fields: []
  rv64:
    accessible: false
  description: MXLEN-bit read/write register that holds trap vector configuration.
  address: 773
  priv_mode: M
mideleg:
  rv32:
    accessible: false
  rv64:
    accessible: false
  description: Machine Interrupt delegation Register.
  address: 771
  priv_mode: M
  reset-val: 0
medeleg:
  rv32:
    accessible: false
  rv64:
    accessible: false
  description: Machine Exception delegation Register.
  address: 770
  priv_mode: M
  reset-val: 0
mip:
  rv32:
    accessible: true
    fields:
    - meip
    - mtip
    - stip
    - ueip
    - usip
    - seip
    - ssip
    - utip
    - msip
    -
      -
        - 2
      -
        - 6
      -
        - 10
      -
        - 12
        - 31
    usip:
      implemented: false
      description: User Software Interrupt Pending.
      shadow: none
      msb: 0
      lsb: 0
    ssip:
      implemented: false
      description: Supervisor Software Interrupt Pending.
      shadow: none
      msb: 1
      lsb: 1
    msip:
      implemented: true
      description: Machine Software Interrupt Pending.
      shadow: none
      msb: 3
      lsb: 3
      type:
        ro_variable: true
    utip:
      implemented: false
      description: User Timer Interrupt Pending.
      shadow: none
      msb: 4
      lsb: 4
    stip:
      implemented: false
      description: Supervisor Timer Interrupt Pending.
      shadow: none
      msb: 5
      lsb: 5
    mtip:
      implemented: true
      description: Machine Timer Interrupt Pending.
      shadow: none
      msb: 7
      lsb: 7
      type:
        ro_variable: true
    ueip:
      implemented: false
      description: User External Interrupt Pending.
      shadow: none
      msb: 8
      lsb: 8
    seip:
      implemented: false
      description: Supervisor External Interrupt Pending.
      shadow: none
      msb: 9
      lsb: 9
    meip:
      implemented: true
      description: Machine External Interrupt Pending.
      shadow: none
      msb: 11
      lsb: 11
      type:
        ro_variable: true
  rv64:
    accessible: false
  description: The mip register is an MXLEN-bit read/write register containing information
    on pending interrupts.
  address: 836
  priv_mode: M
  reset-val: 0
mie:
  rv32:
    accessible: true
    fields:
    - ueie
    - meie
    - seie
    - ssie
    - msie
    - usie
    - stie
    - utie
    - mtie
    -
      -
        - 2
      -
        - 6
      -
        - 10
      -
        - 12
        - 31
    usie:
      implemented: false
      description: User Software Interrupt enable.
      shadow: none
      msb: 0
      lsb: 0
    ssie:
      implemented: false
      description: Supervisor Software Interrupt enable.
      shadow: none
      msb: 1
      lsb: 1
    msie:
      implemented: true
      description: Machine Software Interrupt enable.
      shadow: none
      msb: 3
      lsb: 3
      type:
        wlrl:
        - 0x0:0x1
    utie:
      implemented: false
      description: User Timer Interrupt enable.
      shadow: none
      msb: 4
      lsb: 4
    stie:
      implemented: false
      description: Supervisor Timer Interrupt enable.
      shadow: none
      msb: 5
      lsb: 5
    mtie:
      implemented: true
      description: Machine Timer Interrupt enable.
      shadow: none
      msb: 7
      lsb: 7
      type:
        wlrl:
        - 0:1
    ueie:
      implemented: false
      description: User External Interrupt enable.
      shadow: none
      msb: 8
      lsb: 8
    seie:
      implemented: false
      description: Supervisor External Interrupt enable.
      shadow: none
      msb: 9
      lsb: 9
    meie:
      implemented: true
      description: Machine External Interrupt enable.
      shadow: none
      msb: 11
      lsb: 11
      type:
        wlrl:
        - 0:1
  rv64:
    accessible: false
  description: The mie register is an MXLEN-bit read/write register containing interrupt
    enable bits.
  address: 772
  priv_mode: M
  reset-val: 0
mscratch:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mscratch[31:0] in [0x00000000:0xFFFFFFFF]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mscratch register is an MXLEN-bit read/write register dedicated
    for use by machine mode.
  address: 832
  priv_mode: M
  reset-val: 0
mepc:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mepc[31:0] in [0x00000000:0xFFFFFFFF]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mepc is a warl register that must be able to hold all valid physical
    and virtual addresses.
  address: 0x341
  priv_mode: M
  reset-val: 0
mtval:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mtval[31:0] in [0x00000000:0xFFFFFFFF]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mtval is a warl register that holds the address of the instruction
    which caused the exception.
  address: 835
  priv_mode: M
  reset-val: 0
mcause:
  rv32:
    accessible: true
    fields:
    - interrupt
    - exception_code
    interrupt:
      implemented: true
      description: Indicates whether the trap was due to an interrupt.
      shadow: none
      msb: 31
      lsb: 31
      type:
        wlrl:
        - 0x0:0x1
    exception_code:
      implemented: true
      description: Encodes the exception code.
      shadow: none
      msb: 30
      lsb: 0
      type:
        wlrl:
        - 0:15
  rv64:
    accessible: false
  description: The mcause register stores the information regarding the trap.
  address: 834
  priv_mode: M
  reset-val: 0
mcounteren:
  rv32:
    accessible: false
  rv64:
    accessible: false
  description: The mcounteren is a 32-bit register that controls the availability
    of the hardware performance-monitoring counters to the next-lowest privileged
    mode.
  address: 0x306
  priv_mode: M
  reset-val: 0
mcountinhibit:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mcountinhibit[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mcountinhibit is a 32-bit WARL register that controls which of
    the hardware performance-monitoring counters increment.
  address: 0x320
  priv_mode: M
  reset-val: 0
mhpmevent3:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent3[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent3 is a MXLEN-bit event register which controls mhpmcounter3.
  address: 0x323
  priv_mode: M
  reset-val: 0
mhpmcounter3:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcounter3[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter3 is a 64-bit counter. Returns lower 32 bits in RV32I
    mode.
  address: 0xB03
  priv_mode: M
  reset-val: 0
mhpmcounter3h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcounter3h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter3h returns the upper half word in RV32I systems.
  address: 0xB83
  priv_mode: M
  reset-val: 0
mhpmevent4:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent4[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent4 is a MXLEN-bit event register which controls mhpmcounter4.
  address: 0x324
  priv_mode: M
  reset-val: 0
mhpmcounter4:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet4[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter4 is a 64-bit counter. Returns lower 42 bits in RV42I
    mode.
  address: 0xB04
  priv_mode: M
  reset-val: 0
mhpmcounter4h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet4h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter4h returns the upper half word in RV42I systems.
  address: 0xB84
  priv_mode: M
  reset-val: 0
mhpmevent5:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent5[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent5 is a MXLEN-bit event register which controls mhpmcounter5.
  address: 0x325
  priv_mode: M
  reset-val: 0
mhpmcounter5:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet5[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter5 is a 64-bit counter. Returns lower 52 bits in RV52I
    mode.
  address: 0xB05
  priv_mode: M
  reset-val: 0
mhpmcounter5h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet5h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter5h returns the upper half word in RV52I systems.
  address: 0xB85
  priv_mode: M
  reset-val: 0
mhpmevent6:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent6[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent6 is a MXLEN-bit event register which controls mhpmcounter6.
  address: 0x326
  priv_mode: M
  reset-val: 0
mhpmcounter6:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet6[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter6 is a 64-bit counter. Returns lower 62 bits in RV62I
    mode.
  address: 0xB06
  priv_mode: M
  reset-val: 0
mhpmcounter6h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet6h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter6h returns the upper half word in RV62I systems.
  address: 0xB86
  priv_mode: M
  reset-val: 0
mhpmevent7:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent7[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent7 is a MXLEN-bit event register which controls mhpmcounter7.
  address: 0x327
  priv_mode: M
  reset-val: 0
mhpmcounter7:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet7[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter7 is a 64-bit counter. Returns lower 72 bits in RV72I
    mode.
  address: 0xB07
  priv_mode: M
  reset-val: 0
mhpmcounter7h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet7h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter7h returns the upper half word in RV72I systems.
  address: 0xB87
  priv_mode: M
  reset-val: 0
mhpmevent8:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent8[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent8 is a MXLEN-bit event register which controls mhpmcounter8.
  address: 0x328
  priv_mode: M
  reset-val: 0
mhpmcounter8:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet8[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter8 is a 64-bit counter. Returns lower 82 bits in RV82I
    mode.
  address: 0xB08
  priv_mode: M
  reset-val: 0
mhpmcounter8h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet8h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter8h returns the upper half word in RV82I systems.
  address: 0xB88
  priv_mode: M
  reset-val: 0
mhpmevent9:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent9[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent9 is a MXLEN-bit event register which controls mhpmcounter9.
  address: 0x329
  priv_mode: M
  reset-val: 0
mhpmcounter9:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet9[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter9 is a 64-bit counter. Returns lower 92 bits in RV92I
    mode.
  address: 0xB09
  priv_mode: M
  reset-val: 0
mhpmcounter9h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet9h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter9h returns the upper half word in RV92I systems.
  address: 0xB89
  priv_mode: M
  reset-val: 0
mhpmevent10:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent10[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent10 is a MXLEN-bit event register which controls mhpmcounter10.
  address: 0x32a
  priv_mode: M
  reset-val: 0
mhpmcounter10:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet10[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter10 is a 64-bit counter. Returns lower 102 bits in RV102I
    mode.
  address: 0xB0A
  priv_mode: M
  reset-val: 0
mhpmcounter10h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet10h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter10h returns the upper half word in RV102I systems.
  address: 0xB8A
  priv_mode: M
  reset-val: 0
mhpmevent11:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent11[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent11 is a MXLEN-bit event register which controls mhpmcounter11.
  address: 0x32b
  priv_mode: M
  reset-val: 0
mhpmcounter11:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet11[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter11 is a 64-bit counter. Returns lower 112 bits in RV112I
    mode.
  address: 0xB0B
  priv_mode: M
  reset-val: 0
mhpmcounter11h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet11h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter11h returns the upper half word in RV112I systems.
  address: 0xB8B
  priv_mode: M
  reset-val: 0
mhpmevent12:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent12[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent12 is a MXLEN-bit event register which controls mhpmcounter12.
  address: 0x32c
  priv_mode: M
  reset-val: 0
mhpmcounter12:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet12[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter12 is a 64-bit counter. Returns lower 122 bits in RV122I
    mode.
  address: 0xB0C
  priv_mode: M
  reset-val: 0
mhpmcounter12h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet12h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter12h returns the upper half word in RV122I systems.
  address: 0xB8C
  priv_mode: M
  reset-val: 0
mhpmevent13:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent13[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent13 is a MXLEN-bit event register which controls mhpmcounter13.
  address: 0x32d
  priv_mode: M
  reset-val: 0
mhpmcounter13:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet13[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter13 is a 64-bit counter. Returns lower 132 bits in RV132I
    mode.
  address: 0xB0D
  priv_mode: M
  reset-val: 0
mhpmcounter13h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet13h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter13h returns the upper half word in RV132I systems.
  address: 0xB8D
  priv_mode: M
  reset-val: 0
mhpmevent14:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent14[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent14 is a MXLEN-bit event register which controls mhpmcounter14.
  address: 0x32e
  priv_mode: M
  reset-val: 0
mhpmcounter14:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet14[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter14 is a 64-bit counter. Returns lower 142 bits in RV142I
    mode.
  address: 0xB0E
  priv_mode: M
  reset-val: 0
mhpmcounter14h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet14h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter14h returns the upper half word in RV142I systems.
  address: 0xB8E
  priv_mode: M
  reset-val: 0
mhpmevent15:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent15[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent15 is a MXLEN-bit event register which controls mhpmcounter15.
  address: 0x32f
  priv_mode: M
  reset-val: 0
mhpmcounter15:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet15[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter15 is a 64-bit counter. Returns lower 152 bits in RV152I
    mode.
  address: 0xB0F
  priv_mode: M
  reset-val: 0
mhpmcounter15h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet15h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter15h returns the upper half word in RV152I systems.
  address: 0xB8F
  priv_mode: M
  reset-val: 0
mhpmevent16:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent16[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent16 is a MXLEN-bit event register which controls mhpmcounter16.
  address: 0x330
  priv_mode: M
  reset-val: 0
mhpmcounter16:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet16[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter16 is a 64-bit counter. Returns lower 162 bits in RV162I
    mode.
  address: 0xB10
  priv_mode: M
  reset-val: 0
mhpmcounter16h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet16h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter16h returns the upper half word in RV162I systems.
  address: 0xB90
  priv_mode: M
  reset-val: 0
mhpmevent17:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent17[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent17 is a MXLEN-bit event register which controls mhpmcounter17.
  address: 0x331
  priv_mode: M
  reset-val: 0
mhpmcounter17:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet17[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter17 is a 64-bit counter. Returns lower 172 bits in RV172I
    mode.
  address: 0xB11
  priv_mode: M
  reset-val: 0
mhpmcounter17h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet17h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter17h returns the upper half word in RV172I systems.
  address: 0xB91
  priv_mode: M
  reset-val: 0
mhpmevent18:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent18[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent18 is a MXLEN-bit event register which controls mhpmcounter18.
  address: 0x332
  priv_mode: M
  reset-val: 0
mhpmcounter18:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet18[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter18 is a 64-bit counter. Returns lower 182 bits in RV182I
    mode.
  address: 0xB12
  priv_mode: M
  reset-val: 0
mhpmcounter18h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet18h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter18h returns the upper half word in RV182I systems.
  address: 0xB92
  priv_mode: M
  reset-val: 0
mhpmevent19:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent19[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent19 is a MXLEN-bit event register which controls mhpmcounter19.
  address: 0x333
  priv_mode: M
  reset-val: 0
mhpmcounter19:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet19[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter19 is a 64-bit counter. Returns lower 192 bits in RV192I
    mode.
  address: 0xB13
  priv_mode: M
  reset-val: 0
mhpmcounter19h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet19h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter19h returns the upper half word in RV192I systems.
  address: 0xB93
  priv_mode: M
  reset-val: 0
mhpmevent20:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent20[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent20 is a MXLEN-bit event register which controls mhpmcounter20.
  address: 0x334
  priv_mode: M
  reset-val: 0
mhpmcounter20:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet20[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter20 is a 64-bit counter. Returns lower 202 bits in RV202I
    mode.
  address: 0xB14
  priv_mode: M
  reset-val: 0
mhpmcounter20h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet20h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter20h returns the upper half word in RV202I systems.
  address: 0xB94
  priv_mode: M
  reset-val: 0
mhpmevent21:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent21[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent21 is a MXLEN-bit event register which controls mhpmcounter21.
  address: 0x335
  priv_mode: M
  reset-val: 0
mhpmcounter21:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet21[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter21 is a 64-bit counter. Returns lower 212 bits in RV212I
    mode.
  address: 0xB15
  priv_mode: M
  reset-val: 0
mhpmcounter21h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet21h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter21h returns the upper half word in RV212I systems.
  address: 0xB95
  priv_mode: M
  reset-val: 0
mhpmevent22:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent22[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent22 is a MXLEN-bit event register which controls mhpmcounter22.
  address: 0x336
  priv_mode: M
  reset-val: 0
mhpmcounter22:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet22[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter22 is a 64-bit counter. Returns lower 222 bits in RV222I
    mode.
  address: 0xB16
  priv_mode: M
  reset-val: 0
mhpmcounter22h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet22h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter22h returns the upper half word in RV222I systems.
  address: 0xB96
  priv_mode: M
  reset-val: 0
mhpmevent23:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent23[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent23 is a MXLEN-bit event register which controls mhpmcounter23.
  address: 0x337
  priv_mode: M
  reset-val: 0
mhpmcounter23:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet23[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter23 is a 64-bit counter. Returns lower 232 bits in RV232I
    mode.
  address: 0xB17
  priv_mode: M
  reset-val: 0
mhpmcounter23h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet23h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter23h returns the upper half word in RV232I systems.
  address: 0xB97
  priv_mode: M
  reset-val: 0
mhpmevent24:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent24[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent24 is a MXLEN-bit event register which controls mhpmcounter24.
  address: 0x338
  priv_mode: M
  reset-val: 0
mhpmcounter24:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet24[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter24 is a 64-bit counter. Returns lower 242 bits in RV242I
    mode.
  address: 0xB18
  priv_mode: M
  reset-val: 0
mhpmcounter24h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet24h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter24h returns the upper half word in RV242I systems.
  address: 0xB98
  priv_mode: M
  reset-val: 0
mhpmevent25:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent25[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent25 is a MXLEN-bit event register which controls mhpmcounter25.
  address: 0x339
  priv_mode: M
  reset-val: 0
mhpmcounter25:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet25[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter25 is a 64-bit counter. Returns lower 252 bits in RV252I
    mode.
  address: 0xB19
  priv_mode: M
  reset-val: 0
mhpmcounter25h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet25h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter25h returns the upper half word in RV252I systems.
  address: 0xB99
  priv_mode: M
  reset-val: 0
mhpmevent26:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent26[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent26 is a MXLEN-bit event register which controls mhpmcounter26.
  address: 0x33a
  priv_mode: M
  reset-val: 0
mhpmcounter26:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet26[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter26 is a 64-bit counter. Returns lower 262 bits in RV262I
    mode.
  address: 0xB1A
  priv_mode: M
  reset-val: 0
mhpmcounter26h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet26h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter26h returns the upper half word in RV262I systems.
  address: 0xB9A
  priv_mode: M
  reset-val: 0
mhpmevent27:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent27[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent27 is a MXLEN-bit event register which controls mhpmcounter27.
  address: 0x33b
  priv_mode: M
  reset-val: 0
mhpmcounter27:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet27[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter27 is a 64-bit counter. Returns lower 272 bits in RV272I
    mode.
  address: 0xB1B
  priv_mode: M
  reset-val: 0
mhpmcounter27h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet27h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter27h returns the upper half word in RV272I systems.
  address: 0xB9B
  priv_mode: M
  reset-val: 0
mhpmevent28:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent28[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent28 is a MXLEN-bit event register which controls mhpmcounter28.
  address: 0x33c
  priv_mode: M
  reset-val: 0
mhpmcounter28:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet28[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter28 is a 64-bit counter. Returns lower 282 bits in RV282I
    mode.
  address: 0xB1C
  priv_mode: M
  reset-val: 0
mhpmcounter28h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet28h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter28h returns the upper half word in RV282I systems.
  address: 0xB9C
  priv_mode: M
  reset-val: 0
mhpmevent29:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent29[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent29 is a MXLEN-bit event register which controls mhpmcounter29.
  address: 0x33d
  priv_mode: M
  reset-val: 0
mhpmcounter29:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet29[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter29 is a 64-bit counter. Returns lower 292 bits in RV292I
    mode.
  address: 0xB1D
  priv_mode: M
  reset-val: 0
mhpmcounter29h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet29h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter29h returns the upper half word in RV292I systems.
  address: 0xB9D
  priv_mode: M
  reset-val: 0
mhpmevent30:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent30[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent30 is a MXLEN-bit event register which controls mhpmcounter30.
  address: 0x33e
  priv_mode: M
  reset-val: 0
mhpmcounter30:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet30[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter30 is a 64-bit counter. Returns lower 302 bits in RV302I
    mode.
  address: 0xB1E
  priv_mode: M
  reset-val: 0
mhpmcounter30h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet30h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter30h returns the upper half word in RV302I systems.
  address: 0xB9E
  priv_mode: M
  reset-val: 0
mhpmevent31:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 63
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmevent31[63:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmevent31 is a MXLEN-bit event register which controls mhpmcounter31.
  address: 0x33f
  priv_mode: M
  reset-val: 0
mhpmcounter31:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet31[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter31 is a 64-bit counter. Returns lower 312 bits in RV312I
    mode.
  address: 0xB1F
  priv_mode: M
  reset-val: 0
mhpmcounter31h:
  rv32:
    accessible: true
    fields: []
    shadow: none
    msb: 31
    lsb: 0
    type:
      warl:
        dependency_fields: []
        legal:
        - mhpmcountet31h[31:0] in [0x00000000]
        wr_illegal:
        - unchanged
  rv64:
    accessible: false
  description: The mhpmcounter31h returns the upper half word in RV312I systems.
  address: 0xB9F
  priv_mode: M
  reset-val: 0
</br></div></td>
          </tr>
          </tbody>
          <tbody>
          <tr>
            <td class="col-yname">/scratch/git-repo/incoresemi/riscof/riscof_work/sail_platform_checked.yaml</td></tr>
          <tr>
            <td class="extra" colspan="1">
              <div class="log">nmi:
  label: nmi_vector
reset:
  label: reset_vector
mtime:
  implemented: false
mtimecmp:
  implemented: false
mcause_non_standard:
  implemented: true
mtval_condition_writes:
  implemented: false
scause_non_standard:
  implemented: false
stval_condition_writes:
  implemented: false
</br></div></td>
          </tr>
          </tbody></table>
    <p>Please visit <a href="https://riscv-config.readthedocs.io/en/latest/yaml-specs.html">YAML specifications</a> for more information. </p>
    
    <sizes-table-body>
    <h2>Test Stats</h2>
    <table id ="sizes-table">
      <thead id="sizes-table-head">
        <tr>
          <th class="sortable name initial-sort" col="tname">Test Name</th>
          <th class="sortable numeric initial-sort" col="tfprint">Mem Footprint (Bytes)</th>
          <th class="sortable numeric initial-sort" col="tcode">Code size (Bytes)</th>
          <th class="sortable numeric initial-sort" col="tdata">Data size (Bytes)</th>
          <th class="sortable numeric initial-sort" col="tsign">Sign size (Bytes)</th>
          <th col="tcov">Covergroups</th>
        </tr>
      </thead>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/add-01.S</td>
          <td class="col-tfprint">7044</td>          
          <td class="col-tcode">1968</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">432</td>          
          <td class="col-tcov">{'add'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/addi-01.S</td>
          <td class="col-tfprint">5992</td>          
          <td class="col-tcode">1040</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">304</td>          
          <td class="col-tcov">{'addi'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/and-01.S</td>
          <td class="col-tfprint">7008</td>          
          <td class="col-tcode">1952</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">416</td>          
          <td class="col-tcov">{'and'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/andi-01.S</td>
          <td class="col-tfprint">6028</td>          
          <td class="col-tcode">1056</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">320</td>          
          <td class="col-tcov">{'andi'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/auipc-01.S</td>
          <td class="col-tfprint">5472</td>          
          <td class="col-tcode">688</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">144</td>          
          <td class="col-tcov">{'auipc'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/beq-01.S</td>
          <td class="col-tfprint">49860</td>          
          <td class="col-tcode">44800</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">416</td>          
          <td class="col-tcov">{'beq'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/bge-01.S</td>
          <td class="col-tfprint">44292</td>          
          <td class="col-tcode">39248</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">400</td>          
          <td class="col-tcov">{'bge'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/bgeu-01.S</td>
          <td class="col-tfprint">38108</td>          
          <td class="col-tcode">33056</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">400</td>          
          <td class="col-tcov">{'bgeu'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/blt-01.S</td>
          <td class="col-tfprint">40608</td>          
          <td class="col-tcode">35552</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">416</td>          
          <td class="col-tcov">{'blt'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/bltu-01.S</td>
          <td class="col-tfprint">50236</td>          
          <td class="col-tcode">45184</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">400</td>          
          <td class="col-tcov">{'bltu'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/bne-01.S</td>
          <td class="col-tfprint">40004</td>          
          <td class="col-tcode">34960</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">400</td>          
          <td class="col-tcov">{'bne'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/jal-01.S</td>
          <td class="col-tfprint">1121148</td>          
          <td class="col-tcode">1116352</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">144</td>          
          <td class="col-tcov">{'jal'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/jalr-01.S</td>
          <td class="col-tfprint">6980</td>          
          <td class="col-tcode">2192</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">144</td>          
          <td class="col-tcov">{'jalr'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/lb-align-01.S</td>
          <td class="col-tfprint">5620</td>          
          <td class="col-tcode">832</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">144</td>          
          <td class="col-tcov">{'lb-align'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/lbu-align-01.S</td>
          <td class="col-tfprint">5620</td>          
          <td class="col-tcode">832</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">144</td>          
          <td class="col-tcov">{'lbu-align'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/lh-align-01.S</td>
          <td class="col-tfprint">5620</td>          
          <td class="col-tcode">832</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">144</td>          
          <td class="col-tcov">{'lh-align'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/lhu-align-01.S</td>
          <td class="col-tfprint">5620</td>          
          <td class="col-tcode">832</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">144</td>          
          <td class="col-tcov">{'lhu-align'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/lui-01.S</td>
          <td class="col-tfprint">5084</td>          
          <td class="col-tcode">288</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">144</td>          
          <td class="col-tcov">{'lui'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/lw-align-01.S</td>
          <td class="col-tfprint">5620</td>          
          <td class="col-tcode">832</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">144</td>          
          <td class="col-tcov">{'lw-align'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/or-01.S</td>
          <td class="col-tfprint">7060</td>          
          <td class="col-tcode">1984</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">432</td>          
          <td class="col-tcov">{'or'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/ori-01.S</td>
          <td class="col-tfprint">6028</td>          
          <td class="col-tcode">1056</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">320</td>          
          <td class="col-tcov">{'ori'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/sb-align-01.S</td>
          <td class="col-tfprint">7052</td>          
          <td class="col-tcode">2112</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">288</td>          
          <td class="col-tcov">{'sb-align'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/sh-align-01.S</td>
          <td class="col-tfprint">7020</td>          
          <td class="col-tcode">2080</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">288</td>          
          <td class="col-tcov">{'sh-align'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/sll-01.S</td>
          <td class="col-tfprint">6292</td>          
          <td class="col-tcode">1344</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">304</td>          
          <td class="col-tcov">{'sll'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/slli-01.S</td>
          <td class="col-tfprint">5956</td>          
          <td class="col-tcode">1008</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">304</td>          
          <td class="col-tcov">{'slli'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/slt-01.S</td>
          <td class="col-tfprint">6976</td>          
          <td class="col-tcode">1920</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">416</td>          
          <td class="col-tcov">{'slt'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/slti-01.S</td>
          <td class="col-tfprint">5976</td>          
          <td class="col-tcode">1024</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">304</td>          
          <td class="col-tcov">{'slti'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/sltiu-01.S</td>
          <td class="col-tfprint">6024</td>          
          <td class="col-tcode">1056</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">320</td>          
          <td class="col-tcov">{'sltiu'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/sltu-01.S</td>
          <td class="col-tfprint">7072</td>          
          <td class="col-tcode">2000</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">432</td>          
          <td class="col-tcov">{'sltu'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/sra-01.S</td>
          <td class="col-tfprint">6352</td>          
          <td class="col-tcode">1392</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">320</td>          
          <td class="col-tcov">{'sra'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/srai-01.S</td>
          <td class="col-tfprint">5944</td>          
          <td class="col-tcode">992</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">304</td>          
          <td class="col-tcov">{'srai'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/srl-01.S</td>
          <td class="col-tfprint">6348</td>          
          <td class="col-tcode">1376</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">320</td>          
          <td class="col-tcov">{'srl'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/srli-01.S</td>
          <td class="col-tfprint">5956</td>          
          <td class="col-tcode">1008</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">304</td>          
          <td class="col-tcov">{'srli'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/sub-01.S</td>
          <td class="col-tfprint">6900</td>          
          <td class="col-tcode">1856</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">400</td>          
          <td class="col-tcov">{'sub'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/sw-align-01.S</td>
          <td class="col-tfprint">6984</td>          
          <td class="col-tcode">2048</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">288</td>          
          <td class="col-tcov">{'sw-align'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/xor-01.S</td>
          <td class="col-tfprint">6868</td>          
          <td class="col-tcode">1824</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">400</td>          
          <td class="col-tcov">{'xor'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/I/src/xori-01.S</td>
          <td class="col-tfprint">6024</td>          
          <td class="col-tcode">1056</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">320</td>          
          <td class="col-tcov">{'xori'}</td>          
        </tr></tbody>
        
      </table>

    </sizes-table-body>
    <results-table-body>
    <h2>Coverage Report ( Total Coverpoints: 6059 )</h2>
    <table id="results-table">
      <thead id="results-table-head">
        <tr>
          <th class="sortable name initial-sort" col="name">Coverage Label</th>
          <th col="result">(Covered-points)/(Total-points)</th>
          <th class="sortable numeric initial-sort" col="percentage">Percentage</th>
          </tr>
        </thead>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">addi</td>
          <td class="col-result">171/171</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 171/171
opcode:
     coverage: 1/1
     detail:
        - addi: 133
rs1:
     coverage: 32/32
     detail:
        - x0: 30
        - x1: 2
        - x2: 1
        - x3: 2
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 69
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 2
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 2
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 3
        - x1: 2
        - x2: 1
        - x3: 2
        - x4: 1
        - x5: 1
        - x6: 2
        - x7: 1
        - x8: 1
        - x9: 2
        - x10: 39
        - x11: 46
        - x12: 2
        - x13: 2
        - x14: 2
        - x15: 1
        - x16: 1
        - x17: 2
        - x18: 2
        - x19: 2
        - x20: 1
        - x21: 2
        - x22: 1
        - x23: 1
        - x24: 2
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 2
        - x29: 2
        - x30: 2
        - x31: 2
op_comb:
     coverage: 2/2
     detail:
        - rs1 == rd: 31
        - rs1 != rd: 102
val_comb:
     coverage: 104/104
     detail:
        - imm_val == (-2**(12-1)): 7
        - imm_val == 0: 6
        - imm_val == (2**(12-1)-1): 4
        - imm_val == 1: 4
        - rs1_val == (-2**(xlen-1)): 3
        - rs1_val == 0: 31
        - rs1_val == (2**(xlen-1)-1): 2
        - rs1_val == 1: 1
        - rs1_val == imm_val: 5
        - rs1_val != imm_val: 128
        - rs1_val > 0 and imm_val > 0: 19
        - rs1_val > 0 and imm_val < 0: 19
        - rs1_val < 0 and imm_val > 0: 23
        - rs1_val < 0 and imm_val < 0: 38
        - imm_val == 2: 4
        - imm_val == 4: 2
        - imm_val == 8: 3
        - imm_val == 16: 6
        - imm_val == 32: 4
        - imm_val == 64: 4
        - imm_val == 128: 2
        - imm_val == 256: 2
        - imm_val == 512: 3
        - imm_val == 1024: 2
        - imm_val == -2048: 7
        - imm_val == -2: 2
        - imm_val == -3: 4
        - imm_val == -5: 2
        - imm_val == -9: 6
        - imm_val == -17: 2
        - imm_val == -33: 2
        - imm_val == -65: 2
        - imm_val == -129: 2
        - imm_val == -257: 3
        - imm_val == -513: 2
        - imm_val == -1025: 4
        - imm_val == 2047: 4
        - imm_val == 1365: 2
        - imm_val == -1366: 2
        - rs1_val == 2: 1
        - rs1_val == 4: 1
        - rs1_val == 8: 1
        - rs1_val == 16: 1
        - rs1_val == 32: 2
        - rs1_val == 64: 1
        - rs1_val == 128: 1
        - rs1_val == 256: 1
        - rs1_val == 512: 1
        - rs1_val == 1024: 1
        - rs1_val == 2048: 2
        - rs1_val == 4096: 4
        - rs1_val == 8192: 1
        - rs1_val == 16384: 1
        - rs1_val == 32768: 1
        - rs1_val == 65536: 1
        - rs1_val == 131072: 1
        - rs1_val == 262144: 1
        - rs1_val == 524288: 1
        - rs1_val == 1048576: 1
        - rs1_val == 2097152: 1
        - rs1_val == 4194304: 1
        - rs1_val == 8388608: 1
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 1
        - rs1_val == 67108864: 1
        - rs1_val == 134217728: 1
        - rs1_val == 268435456: 1
        - rs1_val == 536870912: 2
        - rs1_val == 1073741824: 1
        - rs1_val == -2147483648: 3
        - rs1_val == -2: 1
        - rs1_val == -3: 2
        - rs1_val == -5: 1
        - rs1_val == -9: 2
        - rs1_val == -17: 1
        - rs1_val == -33: 1
        - rs1_val == -65: 1
        - rs1_val == -129: 1
        - rs1_val == -257: 1
        - rs1_val == -513: 1
        - rs1_val == -1025: 1
        - rs1_val == -2049: 1
        - rs1_val == -4097: 1
        - rs1_val == -8193: 1
        - rs1_val == -16385: 1
        - rs1_val == -32769: 1
        - rs1_val == -65537: 1
        - rs1_val == -131073: 1
        - rs1_val == -262145: 1
        - rs1_val == -524289: 1
        - rs1_val == -1048577: 1
        - rs1_val == -2097153: 1
        - rs1_val == -4194305: 1
        - rs1_val == -8388609: 1
        - rs1_val == -16777217: 1
        - rs1_val == -33554433: 1
        - rs1_val == -67108865: 1
        - rs1_val == -134217729: 1
        - rs1_val == -268435457: 1
        - rs1_val == -536870913: 1
        - rs1_val == -1073741825: 1
        - rs1_val == 2147483647: 2
        - rs1_val == 1431655765: 1
        - rs1_val == -1431655766: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">slti</td>
          <td class="col-result">171/171</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 171/171
opcode:
     coverage: 1/1
     detail:
        - slti: 75
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 44
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 44
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 2/2
     detail:
        - rs1 == rd: 1
        - rs1 != rd: 74
val_comb:
     coverage: 104/104
     detail:
        - imm_val == (-2**(12-1)): 2
        - imm_val == 0: 2
        - imm_val == (2**(12-1)-1): 4
        - imm_val == 1: 1
        - rs1_val == (-2**(xlen-1)): 1
        - rs1_val == 0: 2
        - rs1_val == (2**(xlen-1)-1): 1
        - rs1_val == 1: 1
        - rs1_val == imm_val: 3
        - rs1_val != imm_val: 72
        - rs1_val > 0 and imm_val > 0: 21
        - rs1_val > 0 and imm_val < 0: 15
        - rs1_val < 0 and imm_val > 0: 17
        - rs1_val < 0 and imm_val < 0: 18
        - imm_val == 2: 4
        - imm_val == 4: 1
        - imm_val == 8: 2
        - imm_val == 16: 1
        - imm_val == 32: 1
        - imm_val == 64: 1
        - imm_val == 128: 3
        - imm_val == 256: 3
        - imm_val == 512: 1
        - imm_val == 1024: 3
        - imm_val == -2048: 2
        - imm_val == -2: 1
        - imm_val == -3: 2
        - imm_val == -5: 4
        - imm_val == -9: 4
        - imm_val == -17: 2
        - imm_val == -33: 1
        - imm_val == -65: 3
        - imm_val == -129: 1
        - imm_val == -257: 1
        - imm_val == -513: 1
        - imm_val == -1025: 2
        - imm_val == 2047: 4
        - imm_val == 1365: 1
        - imm_val == -1366: 1
        - rs1_val == 2: 1
        - rs1_val == 4: 1
        - rs1_val == 8: 1
        - rs1_val == 16: 1
        - rs1_val == 32: 1
        - rs1_val == 64: 1
        - rs1_val == 128: 2
        - rs1_val == 256: 1
        - rs1_val == 512: 2
        - rs1_val == 1024: 1
        - rs1_val == 2048: 1
        - rs1_val == 4096: 1
        - rs1_val == 8192: 1
        - rs1_val == 16384: 1
        - rs1_val == 32768: 1
        - rs1_val == 65536: 2
        - rs1_val == 131072: 1
        - rs1_val == 262144: 1
        - rs1_val == 524288: 1
        - rs1_val == 1048576: 1
        - rs1_val == 2097152: 1
        - rs1_val == 4194304: 1
        - rs1_val == 8388608: 1
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 1
        - rs1_val == 67108864: 1
        - rs1_val == 134217728: 1
        - rs1_val == 268435456: 1
        - rs1_val == 536870912: 1
        - rs1_val == 1073741824: 1
        - rs1_val == -2147483648: 1
        - rs1_val == -2: 1
        - rs1_val == -3: 1
        - rs1_val == -5: 1
        - rs1_val == -9: 1
        - rs1_val == -17: 1
        - rs1_val == -33: 1
        - rs1_val == -65: 1
        - rs1_val == -129: 1
        - rs1_val == -257: 1
        - rs1_val == -513: 1
        - rs1_val == -1025: 1
        - rs1_val == -2049: 1
        - rs1_val == -4097: 1
        - rs1_val == -8193: 1
        - rs1_val == -16385: 1
        - rs1_val == -32769: 1
        - rs1_val == -65537: 1
        - rs1_val == -131073: 1
        - rs1_val == -262145: 1
        - rs1_val == -524289: 1
        - rs1_val == -1048577: 1
        - rs1_val == -2097153: 1
        - rs1_val == -4194305: 1
        - rs1_val == -8388609: 1
        - rs1_val == -16777217: 1
        - rs1_val == -33554433: 2
        - rs1_val == -67108865: 1
        - rs1_val == -134217729: 1
        - rs1_val == -268435457: 1
        - rs1_val == -536870913: 1
        - rs1_val == -1073741825: 1
        - rs1_val == 2147483647: 1
        - rs1_val == 1431655765: 1
        - rs1_val == -1431655766: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">sltiu</td>
          <td class="col-result">165/165</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 165/165
opcode:
     coverage: 1/1
     detail:
        - sltiu: 78
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 47
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 47
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 2/2
     detail:
        - rs1 == rd: 1
        - rs1 != rd: 77
val_comb:
     coverage: 98/98
     detail:
        - imm_val == 0: 5
        - imm_val == (2**(12)-1): 3
        - imm_val == 1: 3
        - rs1_val == 0: 2
        - rs1_val == (2**(xlen)-1): 1
        - rs1_val == 1: 1
        - rs1_val == imm_val and rs1_val > 0 and imm_val > 0: 2
        - rs1_val != imm_val and rs1_val > 0 and imm_val > 0: 70
        - imm_val == 2: 1
        - imm_val == 4: 2
        - imm_val == 8: 1
        - imm_val == 16: 1
        - imm_val == 32: 2
        - imm_val == 64: 2
        - imm_val == 128: 1
        - imm_val == 256: 1
        - imm_val == 512: 3
        - imm_val == 1024: 1
        - imm_val == 2048: 1
        - imm_val == 4094: 2
        - imm_val == 4093: 1
        - imm_val == 4091: 6
        - imm_val == 4087: 5
        - imm_val == 4079: 1
        - imm_val == 4063: 4
        - imm_val == 4031: 2
        - imm_val == 3967: 2
        - imm_val == 3839: 3
        - imm_val == 3583: 1
        - imm_val == 3071: 2
        - imm_val == 2047: 1
        - imm_val == 1365: 1
        - imm_val == 2730: 1
        - rs1_val == 2: 1
        - rs1_val == 4: 1
        - rs1_val == 8: 1
        - rs1_val == 16: 1
        - rs1_val == 32: 1
        - rs1_val == 64: 1
        - rs1_val == 128: 1
        - rs1_val == 256: 1
        - rs1_val == 512: 1
        - rs1_val == 1024: 1
        - rs1_val == 2048: 1
        - rs1_val == 4096: 2
        - rs1_val == 8192: 1
        - rs1_val == 16384: 1
        - rs1_val == 32768: 1
        - rs1_val == 65536: 1
        - rs1_val == 131072: 1
        - rs1_val == 262144: 1
        - rs1_val == 524288: 2
        - rs1_val == 1048576: 1
        - rs1_val == 2097152: 1
        - rs1_val == 4194304: 2
        - rs1_val == 8388608: 2
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 2
        - rs1_val == 67108864: 1
        - rs1_val == 134217728: 1
        - rs1_val == 268435456: 1
        - rs1_val == 536870912: 1
        - rs1_val == 1073741824: 1
        - rs1_val == 2147483648: 1
        - rs1_val == 4294967294: 1
        - rs1_val == 4294967293: 1
        - rs1_val == 4294967291: 1
        - rs1_val == 4294967287: 1
        - rs1_val == 4294967279: 1
        - rs1_val == 4294967263: 1
        - rs1_val == 4294967231: 1
        - rs1_val == 4294967167: 1
        - rs1_val == 4294967039: 1
        - rs1_val == 4294966783: 1
        - rs1_val == 4294966271: 1
        - rs1_val == 4294965247: 1
        - rs1_val == 4294963199: 1
        - rs1_val == 4294959103: 1
        - rs1_val == 4294950911: 1
        - rs1_val == 4294934527: 1
        - rs1_val == 4294901759: 1
        - rs1_val == 4294836223: 1
        - rs1_val == 4294705151: 1
        - rs1_val == 4294443007: 1
        - rs1_val == 4293918719: 1
        - rs1_val == 4292870143: 1
        - rs1_val == 4290772991: 1
        - rs1_val == 4286578687: 1
        - rs1_val == 4278190079: 1
        - rs1_val == 4261412863: 1
        - rs1_val == 4227858431: 1
        - rs1_val == 4160749567: 1
        - rs1_val == 4026531839: 1
        - rs1_val == 3758096383: 1
        - rs1_val == 3221225471: 1
        - rs1_val == 2147483647: 1
        - rs1_val == 1431655765: 1
        - rs1_val == 2863311530: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">andi</td>
          <td class="col-result">171/171</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 171/171
opcode:
     coverage: 1/1
     detail:
        - andi: 78
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 47
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 47
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 2/2
     detail:
        - rs1 == rd: 1
        - rs1 != rd: 77
val_comb:
     coverage: 104/104
     detail:
        - imm_val == (-2**(12-1)): 2
        - imm_val == 0: 2
        - imm_val == (2**(12-1)-1): 2
        - imm_val == 1: 2
        - rs1_val == (-2**(xlen-1)): 1
        - rs1_val == 0: 2
        - rs1_val == (2**(xlen-1)-1): 1
        - rs1_val == 1: 1
        - rs1_val == imm_val: 2
        - rs1_val != imm_val: 76
        - rs1_val > 0 and imm_val > 0: 21
        - rs1_val > 0 and imm_val < 0: 18
        - rs1_val < 0 and imm_val > 0: 12
        - rs1_val < 0 and imm_val < 0: 23
        - imm_val == 2: 1
        - imm_val == 4: 1
        - imm_val == 8: 1
        - imm_val == 16: 1
        - imm_val == 32: 1
        - imm_val == 64: 2
        - imm_val == 128: 1
        - imm_val == 256: 3
        - imm_val == 512: 5
        - imm_val == 1024: 4
        - imm_val == -2048: 2
        - imm_val == -2: 1
        - imm_val == -3: 1
        - imm_val == -5: 2
        - imm_val == -9: 1
        - imm_val == -17: 1
        - imm_val == -33: 2
        - imm_val == -65: 1
        - imm_val == -129: 6
        - imm_val == -257: 2
        - imm_val == -513: 3
        - imm_val == -1025: 2
        - imm_val == 2047: 2
        - imm_val == 1365: 3
        - imm_val == -1366: 1
        - rs1_val == 2: 1
        - rs1_val == 4: 1
        - rs1_val == 8: 1
        - rs1_val == 16: 1
        - rs1_val == 32: 1
        - rs1_val == 64: 2
        - rs1_val == 128: 2
        - rs1_val == 256: 1
        - rs1_val == 512: 3
        - rs1_val == 1024: 1
        - rs1_val == 2048: 1
        - rs1_val == 4096: 1
        - rs1_val == 8192: 1
        - rs1_val == 16384: 1
        - rs1_val == 32768: 1
        - rs1_val == 65536: 1
        - rs1_val == 131072: 1
        - rs1_val == 262144: 1
        - rs1_val == 524288: 2
        - rs1_val == 1048576: 1
        - rs1_val == 2097152: 1
        - rs1_val == 4194304: 1
        - rs1_val == 8388608: 1
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 1
        - rs1_val == 67108864: 1
        - rs1_val == 134217728: 1
        - rs1_val == 268435456: 2
        - rs1_val == 536870912: 1
        - rs1_val == 1073741824: 1
        - rs1_val == -2147483648: 1
        - rs1_val == -2: 1
        - rs1_val == -3: 1
        - rs1_val == -5: 1
        - rs1_val == -9: 1
        - rs1_val == -17: 1
        - rs1_val == -33: 2
        - rs1_val == -65: 2
        - rs1_val == -129: 1
        - rs1_val == -257: 2
        - rs1_val == -513: 1
        - rs1_val == -1025: 1
        - rs1_val == -2049: 1
        - rs1_val == -4097: 1
        - rs1_val == -8193: 1
        - rs1_val == -16385: 1
        - rs1_val == -32769: 1
        - rs1_val == -65537: 1
        - rs1_val == -131073: 1
        - rs1_val == -262145: 1
        - rs1_val == -524289: 1
        - rs1_val == -1048577: 1
        - rs1_val == -2097153: 1
        - rs1_val == -4194305: 1
        - rs1_val == -8388609: 1
        - rs1_val == -16777217: 1
        - rs1_val == -33554433: 1
        - rs1_val == -67108865: 1
        - rs1_val == -134217729: 1
        - rs1_val == -268435457: 1
        - rs1_val == -536870913: 1
        - rs1_val == -1073741825: 1
        - rs1_val == 2147483647: 1
        - rs1_val == 1431655765: 1
        - rs1_val == -1431655766: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">ori</td>
          <td class="col-result">171/171</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 171/171
opcode:
     coverage: 1/1
     detail:
        - ori: 77
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 46
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 46
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 2/2
     detail:
        - rs1 == rd: 1
        - rs1 != rd: 76
val_comb:
     coverage: 104/104
     detail:
        - imm_val == (-2**(12-1)): 1
        - imm_val == 0: 4
        - imm_val == (2**(12-1)-1): 3
        - imm_val == 1: 4
        - rs1_val == (-2**(xlen-1)): 1
        - rs1_val == 0: 2
        - rs1_val == (2**(xlen-1)-1): 2
        - rs1_val == 1: 1
        - rs1_val == imm_val: 2
        - rs1_val != imm_val: 75
        - rs1_val > 0 and imm_val > 0: 22
        - rs1_val > 0 and imm_val < 0: 13
        - rs1_val < 0 and imm_val > 0: 17
        - rs1_val < 0 and imm_val < 0: 19
        - imm_val == 2: 3
        - imm_val == 4: 1
        - imm_val == 8: 6
        - imm_val == 16: 2
        - imm_val == 32: 1
        - imm_val == 64: 1
        - imm_val == 128: 1
        - imm_val == 256: 2
        - imm_val == 512: 1
        - imm_val == 1024: 3
        - imm_val == -2048: 1
        - imm_val == -2: 4
        - imm_val == -3: 1
        - imm_val == -5: 1
        - imm_val == -9: 2
        - imm_val == -17: 3
        - imm_val == -33: 1
        - imm_val == -65: 2
        - imm_val == -129: 2
        - imm_val == -257: 1
        - imm_val == -513: 1
        - imm_val == -1025: 3
        - imm_val == 2047: 3
        - imm_val == 1365: 3
        - imm_val == -1366: 2
        - rs1_val == 2: 1
        - rs1_val == 4: 1
        - rs1_val == 8: 1
        - rs1_val == 16: 1
        - rs1_val == 32: 1
        - rs1_val == 64: 1
        - rs1_val == 128: 1
        - rs1_val == 256: 1
        - rs1_val == 512: 1
        - rs1_val == 1024: 1
        - rs1_val == 2048: 1
        - rs1_val == 4096: 1
        - rs1_val == 8192: 2
        - rs1_val == 16384: 1
        - rs1_val == 32768: 1
        - rs1_val == 65536: 1
        - rs1_val == 131072: 1
        - rs1_val == 262144: 1
        - rs1_val == 524288: 1
        - rs1_val == 1048576: 1
        - rs1_val == 2097152: 1
        - rs1_val == 4194304: 1
        - rs1_val == 8388608: 1
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 1
        - rs1_val == 67108864: 1
        - rs1_val == 134217728: 2
        - rs1_val == 268435456: 1
        - rs1_val == 536870912: 1
        - rs1_val == 1073741824: 1
        - rs1_val == -2147483648: 1
        - rs1_val == -2: 2
        - rs1_val == -3: 1
        - rs1_val == -5: 1
        - rs1_val == -9: 1
        - rs1_val == -17: 1
        - rs1_val == -33: 1
        - rs1_val == -65: 1
        - rs1_val == -129: 1
        - rs1_val == -257: 1
        - rs1_val == -513: 1
        - rs1_val == -1025: 1
        - rs1_val == -2049: 2
        - rs1_val == -4097: 1
        - rs1_val == -8193: 1
        - rs1_val == -16385: 1
        - rs1_val == -32769: 1
        - rs1_val == -65537: 1
        - rs1_val == -131073: 1
        - rs1_val == -262145: 1
        - rs1_val == -524289: 1
        - rs1_val == -1048577: 1
        - rs1_val == -2097153: 1
        - rs1_val == -4194305: 2
        - rs1_val == -8388609: 1
        - rs1_val == -16777217: 1
        - rs1_val == -33554433: 1
        - rs1_val == -67108865: 1
        - rs1_val == -134217729: 1
        - rs1_val == -268435457: 1
        - rs1_val == -536870913: 1
        - rs1_val == -1073741825: 1
        - rs1_val == 2147483647: 2
        - rs1_val == 1431655765: 1
        - rs1_val == -1431655766: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">xori</td>
          <td class="col-result">171/171</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 171/171
opcode:
     coverage: 1/1
     detail:
        - xori: 78
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 47
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 47
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 2/2
     detail:
        - rs1 == rd: 1
        - rs1 != rd: 77
val_comb:
     coverage: 104/104
     detail:
        - imm_val == (-2**(12-1)): 1
        - imm_val == 0: 3
        - imm_val == (2**(12-1)-1): 2
        - imm_val == 1: 2
        - rs1_val == (-2**(xlen-1)): 1
        - rs1_val == 0: 3
        - rs1_val == (2**(xlen-1)-1): 1
        - rs1_val == 1: 1
        - rs1_val == imm_val: 1
        - rs1_val != imm_val: 77
        - rs1_val > 0 and imm_val > 0: 17
        - rs1_val > 0 and imm_val < 0: 21
        - rs1_val < 0 and imm_val > 0: 18
        - rs1_val < 0 and imm_val < 0: 16
        - imm_val == 2: 1
        - imm_val == 4: 1
        - imm_val == 8: 5
        - imm_val == 16: 1
        - imm_val == 32: 1
        - imm_val == 64: 1
        - imm_val == 128: 1
        - imm_val == 256: 3
        - imm_val == 512: 3
        - imm_val == 1024: 1
        - imm_val == -2048: 1
        - imm_val == -2: 2
        - imm_val == -3: 1
        - imm_val == -5: 3
        - imm_val == -9: 2
        - imm_val == -17: 2
        - imm_val == -33: 1
        - imm_val == -65: 2
        - imm_val == -129: 2
        - imm_val == -257: 2
        - imm_val == -513: 4
        - imm_val == -1025: 5
        - imm_val == 2047: 2
        - imm_val == 1365: 1
        - imm_val == -1366: 3
        - rs1_val == 2: 1
        - rs1_val == 4: 1
        - rs1_val == 8: 1
        - rs1_val == 16: 1
        - rs1_val == 32: 1
        - rs1_val == 64: 1
        - rs1_val == 128: 1
        - rs1_val == 256: 1
        - rs1_val == 512: 2
        - rs1_val == 1024: 1
        - rs1_val == 2048: 1
        - rs1_val == 4096: 1
        - rs1_val == 8192: 1
        - rs1_val == 16384: 1
        - rs1_val == 32768: 1
        - rs1_val == 65536: 2
        - rs1_val == 131072: 1
        - rs1_val == 262144: 1
        - rs1_val == 524288: 2
        - rs1_val == 1048576: 1
        - rs1_val == 2097152: 1
        - rs1_val == 4194304: 1
        - rs1_val == 8388608: 1
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 1
        - rs1_val == 67108864: 1
        - rs1_val == 134217728: 1
        - rs1_val == 268435456: 1
        - rs1_val == 536870912: 1
        - rs1_val == 1073741824: 1
        - rs1_val == -2147483648: 1
        - rs1_val == -2: 1
        - rs1_val == -3: 1
        - rs1_val == -5: 1
        - rs1_val == -9: 1
        - rs1_val == -17: 1
        - rs1_val == -33: 1
        - rs1_val == -65: 1
        - rs1_val == -129: 1
        - rs1_val == -257: 1
        - rs1_val == -513: 1
        - rs1_val == -1025: 1
        - rs1_val == -2049: 1
        - rs1_val == -4097: 1
        - rs1_val == -8193: 1
        - rs1_val == -16385: 1
        - rs1_val == -32769: 1
        - rs1_val == -65537: 1
        - rs1_val == -131073: 1
        - rs1_val == -262145: 1
        - rs1_val == -524289: 1
        - rs1_val == -1048577: 1
        - rs1_val == -2097153: 1
        - rs1_val == -4194305: 1
        - rs1_val == -8388609: 1
        - rs1_val == -16777217: 1
        - rs1_val == -33554433: 1
        - rs1_val == -67108865: 1
        - rs1_val == -134217729: 1
        - rs1_val == -268435457: 1
        - rs1_val == -536870913: 1
        - rs1_val == -1073741825: 1
        - rs1_val == 2147483647: 1
        - rs1_val == 1431655765: 1
        - rs1_val == -1431655766: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">slli</td>
          <td class="col-result">156/156</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 156/156
opcode:
     coverage: 1/1
     detail:
        - slli: 74
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 43
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 43
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 2/2
     detail:
        - rs1 == rd: 1
        - rs1 != rd: 73
val_comb:
     coverage: 89/89
     detail:
        - rs1_val < 0 and imm_val > 0 and imm_val < xlen: 31
        - rs1_val > 0 and imm_val > 0 and imm_val < xlen: 37
        - rs1_val < 0 and imm_val == 0: 2
        - rs1_val > 0 and imm_val == 0: 2
        - rs1_val < 0 and imm_val == (xlen-1): 3
        - rs1_val > 0 and imm_val == (xlen-1): 2
        - rs1_val == imm_val and imm_val > 0 and imm_val < xlen: 1
        - rs1_val == (-2**(xlen-1)) and imm_val >= 0 and imm_val < xlen: 1
        - rs1_val == 0 and imm_val >= 0 and imm_val < xlen: 2
        - rs1_val == (2**(xlen-1)-1) and imm_val >= 0 and imm_val < xlen: 2
        - rs1_val == 1 and imm_val >= 0 and imm_val < xlen: 1
        - rs1_val == 1: 1
        - rs1_val == 2: 1
        - rs1_val == 4: 1
        - rs1_val == 8: 1
        - rs1_val == 16: 1
        - rs1_val == 32: 1
        - rs1_val == 64: 1
        - rs1_val == 128: 1
        - rs1_val == 256: 2
        - rs1_val == 512: 1
        - rs1_val == 1024: 1
        - rs1_val == 2048: 1
        - rs1_val == 4096: 1
        - rs1_val == 8192: 1
        - rs1_val == 16384: 1
        - rs1_val == 32768: 1
        - rs1_val == 65536: 1
        - rs1_val == 131072: 1
        - rs1_val == 262144: 1
        - rs1_val == 524288: 1
        - rs1_val == 1048576: 1
        - rs1_val == 2097152: 1
        - rs1_val == 4194304: 2
        - rs1_val == 8388608: 1
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 1
        - rs1_val == 67108864: 1
        - rs1_val == 134217728: 1
        - rs1_val == 268435456: 1
        - rs1_val == 536870912: 1
        - rs1_val == 1073741824: 1
        - rs1_val == -2147483648: 1
        - rs1_val == -2: 1
        - rs1_val == -3: 1
        - rs1_val == -5: 1
        - rs1_val == -9: 1
        - rs1_val == -17: 1
        - rs1_val == -33: 1
        - rs1_val == -65: 1
        - rs1_val == -129: 1
        - rs1_val == -257: 1
        - rs1_val == -513: 1
        - rs1_val == -1025: 1
        - rs1_val == -2049: 1
        - rs1_val == -4097: 1
        - rs1_val == -8193: 1
        - rs1_val == -16385: 1
        - rs1_val == -32769: 1
        - rs1_val == -65537: 1
        - rs1_val == -131073: 1
        - rs1_val == -262145: 1
        - rs1_val == -524289: 1
        - rs1_val == -1048577: 1
        - rs1_val == -2097153: 1
        - rs1_val == -4194305: 1
        - rs1_val == -8388609: 1
        - rs1_val == -16777217: 1
        - rs1_val == -33554433: 1
        - rs1_val == -67108865: 1
        - rs1_val == -134217729: 1
        - rs1_val == -268435457: 1
        - rs1_val == -536870913: 1
        - rs1_val == -1073741825: 1
        - rs1_val == 2147483647: 2
        - rs1_val == 1431655765: 1
        - rs1_val == -1431655766: 1
        - imm_val == 1: 1
        - imm_val == 2: 3
        - imm_val == 4: 4
        - imm_val == 8: 2
        - imm_val == 16: 1
        - imm_val == 30: 5
        - imm_val == 29: 3
        - imm_val == 27: 2
        - imm_val == 23: 7
        - imm_val == 15: 4
        - imm_val == 21: 4
        - imm_val == 10: 2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">srai</td>
          <td class="col-result">156/156</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 156/156
opcode:
     coverage: 1/1
     detail:
        - srai: 73
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 42
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 42
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 2/2
     detail:
        - rs1 == rd: 1
        - rs1 != rd: 72
val_comb:
     coverage: 89/89
     detail:
        - rs1_val < 0 and imm_val > 0 and imm_val < xlen: 31
        - rs1_val > 0 and imm_val > 0 and imm_val < xlen: 33
        - rs1_val < 0 and imm_val == 0: 3
        - rs1_val > 0 and imm_val == 0: 4
        - rs1_val < 0 and imm_val == (xlen-1): 2
        - rs1_val > 0 and imm_val == (xlen-1): 2
        - rs1_val == imm_val and imm_val > 0 and imm_val < xlen: 1
        - rs1_val == (-2**(xlen-1)) and imm_val >= 0 and imm_val < xlen: 1
        - rs1_val == 0 and imm_val >= 0 and imm_val < xlen: 2
        - rs1_val == (2**(xlen-1)-1) and imm_val >= 0 and imm_val < xlen: 1
        - rs1_val == 1 and imm_val >= 0 and imm_val < xlen: 1
        - rs1_val == 1: 1
        - rs1_val == 2: 1
        - rs1_val == 4: 1
        - rs1_val == 8: 1
        - rs1_val == 16: 1
        - rs1_val == 32: 1
        - rs1_val == 64: 1
        - rs1_val == 128: 1
        - rs1_val == 256: 2
        - rs1_val == 512: 1
        - rs1_val == 1024: 1
        - rs1_val == 2048: 1
        - rs1_val == 4096: 2
        - rs1_val == 8192: 1
        - rs1_val == 16384: 1
        - rs1_val == 32768: 1
        - rs1_val == 65536: 2
        - rs1_val == 131072: 1
        - rs1_val == 262144: 1
        - rs1_val == 524288: 2
        - rs1_val == 1048576: 1
        - rs1_val == 2097152: 1
        - rs1_val == 4194304: 1
        - rs1_val == 8388608: 1
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 1
        - rs1_val == 67108864: 1
        - rs1_val == 134217728: 1
        - rs1_val == 268435456: 1
        - rs1_val == 536870912: 1
        - rs1_val == 1073741824: 1
        - rs1_val == -2147483648: 1
        - rs1_val == -2: 1
        - rs1_val == -3: 1
        - rs1_val == -5: 1
        - rs1_val == -9: 1
        - rs1_val == -17: 1
        - rs1_val == -33: 1
        - rs1_val == -65: 1
        - rs1_val == -129: 1
        - rs1_val == -257: 1
        - rs1_val == -513: 1
        - rs1_val == -1025: 1
        - rs1_val == -2049: 1
        - rs1_val == -4097: 1
        - rs1_val == -8193: 1
        - rs1_val == -16385: 1
        - rs1_val == -32769: 1
        - rs1_val == -65537: 1
        - rs1_val == -131073: 1
        - rs1_val == -262145: 1
        - rs1_val == -524289: 1
        - rs1_val == -1048577: 1
        - rs1_val == -2097153: 1
        - rs1_val == -4194305: 1
        - rs1_val == -8388609: 1
        - rs1_val == -16777217: 1
        - rs1_val == -33554433: 1
        - rs1_val == -67108865: 1
        - rs1_val == -134217729: 1
        - rs1_val == -268435457: 1
        - rs1_val == -536870913: 1
        - rs1_val == -1073741825: 1
        - rs1_val == 2147483647: 1
        - rs1_val == 1431655765: 1
        - rs1_val == -1431655766: 1
        - imm_val == 1: 2
        - imm_val == 2: 2
        - imm_val == 4: 5
        - imm_val == 8: 3
        - imm_val == 16: 5
        - imm_val == 30: 2
        - imm_val == 29: 3
        - imm_val == 27: 1
        - imm_val == 23: 4
        - imm_val == 15: 4
        - imm_val == 21: 1
        - imm_val == 10: 3
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">srli</td>
          <td class="col-result">156/156</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 156/156
opcode:
     coverage: 1/1
     detail:
        - srli: 74
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 43
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 43
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 2/2
     detail:
        - rs1 == rd: 1
        - rs1 != rd: 73
val_comb:
     coverage: 89/89
     detail:
        - rs1_val < 0 and imm_val > 0 and imm_val < xlen: 30
        - rs1_val > 0 and imm_val > 0 and imm_val < xlen: 37
        - rs1_val < 0 and imm_val == 0: 3
        - rs1_val > 0 and imm_val == 0: 2
        - rs1_val < 0 and imm_val == (xlen-1): 3
        - rs1_val > 0 and imm_val == (xlen-1): 2
        - rs1_val == imm_val and imm_val > 0 and imm_val < xlen: 2
        - rs1_val == (-2**(xlen-1)) and imm_val >= 0 and imm_val < xlen: 1
        - rs1_val == 0 and imm_val >= 0 and imm_val < xlen: 2
        - rs1_val == (2**(xlen-1)-1) and imm_val >= 0 and imm_val < xlen: 1
        - rs1_val == 1 and imm_val >= 0 and imm_val < xlen: 2
        - rs1_val == 1: 2
        - rs1_val == 2: 1
        - rs1_val == 4: 1
        - rs1_val == 8: 1
        - rs1_val == 16: 1
        - rs1_val == 32: 1
        - rs1_val == 64: 1
        - rs1_val == 128: 1
        - rs1_val == 256: 1
        - rs1_val == 512: 1
        - rs1_val == 1024: 1
        - rs1_val == 2048: 1
        - rs1_val == 4096: 2
        - rs1_val == 8192: 1
        - rs1_val == 16384: 1
        - rs1_val == 32768: 1
        - rs1_val == 65536: 1
        - rs1_val == 131072: 1
        - rs1_val == 262144: 1
        - rs1_val == 524288: 1
        - rs1_val == 1048576: 2
        - rs1_val == 2097152: 1
        - rs1_val == 4194304: 1
        - rs1_val == 8388608: 1
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 1
        - rs1_val == 67108864: 1
        - rs1_val == 134217728: 1
        - rs1_val == 268435456: 1
        - rs1_val == 536870912: 1
        - rs1_val == 1073741824: 1
        - rs1_val == -2147483648: 1
        - rs1_val == -2: 1
        - rs1_val == -3: 1
        - rs1_val == -5: 1
        - rs1_val == -9: 1
        - rs1_val == -17: 1
        - rs1_val == -33: 1
        - rs1_val == -65: 1
        - rs1_val == -129: 1
        - rs1_val == -257: 1
        - rs1_val == -513: 1
        - rs1_val == -1025: 1
        - rs1_val == -2049: 1
        - rs1_val == -4097: 1
        - rs1_val == -8193: 1
        - rs1_val == -16385: 1
        - rs1_val == -32769: 1
        - rs1_val == -65537: 1
        - rs1_val == -131073: 1
        - rs1_val == -262145: 1
        - rs1_val == -524289: 1
        - rs1_val == -1048577: 1
        - rs1_val == -2097153: 1
        - rs1_val == -4194305: 1
        - rs1_val == -8388609: 1
        - rs1_val == -16777217: 1
        - rs1_val == -33554433: 1
        - rs1_val == -67108865: 1
        - rs1_val == -134217729: 1
        - rs1_val == -268435457: 1
        - rs1_val == -536870913: 1
        - rs1_val == -1073741825: 1
        - rs1_val == 2147483647: 1
        - rs1_val == 1431655765: 1
        - rs1_val == -1431655766: 1
        - imm_val == 1: 4
        - imm_val == 2: 5
        - imm_val == 4: 3
        - imm_val == 8: 1
        - imm_val == 16: 2
        - imm_val == 30: 3
        - imm_val == 29: 4
        - imm_val == 27: 4
        - imm_val == 23: 4
        - imm_val == 15: 3
        - imm_val == 21: 4
        - imm_val == 10: 7
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">add</td>
          <td class="col-result">246/246</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 246/246
opcode:
     coverage: 1/1
     detail:
        - add: 105
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 74
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rs2:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 74
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 1
        - x12: 74
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 5/5
     detail:
        - rs1 == rs2 != rd: 1
        - rs1 == rd != rs2: 1
        - rs2 == rd != rs1: 1
        - rs1 == rs2 == rd: 1
        - rs1 != rs2  and rs1 != rd and rs2 != rd: 101
val_comb:
     coverage: 144/144
     detail:
        - rs1_val > 0 and rs2_val > 0: 33
        - rs1_val > 0 and rs2_val < 0: 16
        - rs1_val < 0 and rs2_val < 0: 34
        - rs1_val < 0 and rs2_val > 0: 17
        - rs1_val == rs2_val: 4
        - rs1_val != rs2_val: 101
        - rs2_val == (-2**(xlen-1)): 3
        - rs2_val == 0: 4
        - rs2_val == (2**(xlen-1)-1): 2
        - rs2_val == 1: 3
        - rs1_val == (-2**(xlen-1)): 3
        - rs1_val == 0: 2
        - rs1_val == (2**(xlen-1)-1): 1
        - rs1_val == 1: 1
        - rs2_val == 2: 1
        - rs2_val == 4: 1
        - rs2_val == 8: 1
        - rs2_val == 16: 1
        - rs2_val == 32: 1
        - rs2_val == 64: 2
        - rs2_val == 128: 1
        - rs2_val == 256: 1
        - rs2_val == 512: 1
        - rs2_val == 1024: 1
        - rs2_val == 2048: 1
        - rs2_val == 4096: 2
        - rs2_val == 8192: 1
        - rs2_val == 16384: 1
        - rs2_val == 32768: 2
        - rs2_val == 65536: 1
        - rs2_val == 131072: 1
        - rs2_val == 262144: 1
        - rs2_val == 524288: 2
        - rs2_val == 1048576: 2
        - rs2_val == 2097152: 3
        - rs2_val == 4194304: 1
        - rs2_val == 8388608: 1
        - rs2_val == 16777216: 2
        - rs2_val == 33554432: 2
        - rs2_val == 67108864: 2
        - rs2_val == 134217728: 1
        - rs2_val == 268435456: 1
        - rs2_val == 536870912: 1
        - rs2_val == 1073741824: 1
        - rs2_val == -2147483648: 3
        - rs2_val == -2: 2
        - rs2_val == -3: 1
        - rs2_val == -5: 2
        - rs2_val == -9: 1
        - rs2_val == -17: 1
        - rs2_val == -33: 1
        - rs2_val == -65: 1
        - rs2_val == -129: 1
        - rs2_val == -257: 2
        - rs2_val == -513: 1
        - rs2_val == -1025: 1
        - rs2_val == -2049: 1
        - rs2_val == -4097: 1
        - rs2_val == -8193: 1
        - rs2_val == -16385: 2
        - rs2_val == -32769: 2
        - rs2_val == -65537: 2
        - rs2_val == -131073: 1
        - rs2_val == -262145: 1
        - rs2_val == -524289: 1
        - rs2_val == -1048577: 1
        - rs2_val == -2097153: 2
        - rs2_val == -4194305: 3
        - rs2_val == -8388609: 2
        - rs2_val == -16777217: 2
        - rs2_val == -33554433: 2
        - rs2_val == -67108865: 2
        - rs2_val == -134217729: 1
        - rs2_val == -268435457: 1
        - rs2_val == -536870913: 1
        - rs2_val == -1073741825: 1
        - rs2_val == 2147483647: 2
        - rs2_val == 1431655765: 1
        - rs2_val == -1431655766: 1
        - rs1_val == 2: 3
        - rs1_val == 4: 2
        - rs1_val == 8: 1
        - rs1_val == 16: 1
        - rs1_val == 32: 1
        - rs1_val == 64: 1
        - rs1_val == 128: 1
        - rs1_val == 256: 3
        - rs1_val == 512: 1
        - rs1_val == 1024: 2
        - rs1_val == 2048: 1
        - rs1_val == 4096: 1
        - rs1_val == 8192: 1
        - rs1_val == 16384: 2
        - rs1_val == 32768: 3
        - rs1_val == 65536: 2
        - rs1_val == 131072: 1
        - rs1_val == 262144: 2
        - rs1_val == 524288: 2
        - rs1_val == 1048576: 1
        - rs1_val == 2097152: 1
        - rs1_val == 4194304: 1
        - rs1_val == 8388608: 1
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 1
        - rs1_val == 67108864: 1
        - rs1_val == 134217728: 1
        - rs1_val == 268435456: 2
        - rs1_val == 536870912: 2
        - rs1_val == 1073741824: 1
        - rs1_val == -2147483648: 3
        - rs1_val == -2: 2
        - rs1_val == -3: 2
        - rs1_val == -5: 1
        - rs1_val == -9: 2
        - rs1_val == -17: 1
        - rs1_val == -33: 2
        - rs1_val == -65: 1
        - rs1_val == -129: 1
        - rs1_val == -257: 2
        - rs1_val == -513: 1
        - rs1_val == -1025: 1
        - rs1_val == -2049: 1
        - rs1_val == -4097: 1
        - rs1_val == -8193: 2
        - rs1_val == -16385: 1
        - rs1_val == -32769: 1
        - rs1_val == -65537: 1
        - rs1_val == -131073: 1
        - rs1_val == -262145: 2
        - rs1_val == -524289: 2
        - rs1_val == -1048577: 1
        - rs1_val == -2097153: 3
        - rs1_val == -4194305: 2
        - rs1_val == -8388609: 1
        - rs1_val == -16777217: 1
        - rs1_val == -33554433: 1
        - rs1_val == -67108865: 1
        - rs1_val == -134217729: 1
        - rs1_val == -268435457: 1
        - rs1_val == -536870913: 1
        - rs1_val == -1073741825: 2
        - rs1_val == 2147483647: 1
        - rs1_val == 1431655765: 2
        - rs1_val == -1431655766: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">sub</td>
          <td class="col-result">246/246</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 246/246
opcode:
     coverage: 1/1
     detail:
        - sub: 100
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 69
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rs2:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 69
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 1
        - x12: 69
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 5/5
     detail:
        - rs1 == rs2 != rd: 1
        - rs1 == rd != rs2: 1
        - rs2 == rd != rs1: 1
        - rs1 == rs2 == rd: 1
        - rs1 != rs2  and rs1 != rd and rs2 != rd: 96
val_comb:
     coverage: 144/144
     detail:
        - rs1_val > 0 and rs2_val > 0: 23
        - rs1_val > 0 and rs2_val < 0: 27
        - rs1_val < 0 and rs2_val < 0: 20
        - rs1_val < 0 and rs2_val > 0: 23
        - rs1_val == rs2_val: 3
        - rs1_val != rs2_val: 97
        - rs2_val == (-2**(xlen-1)): 5
        - rs2_val == 0: 4
        - rs2_val == (2**(xlen-1)-1): 1
        - rs2_val == 1: 1
        - rs1_val == (-2**(xlen-1)): 2
        - rs1_val == 0: 3
        - rs1_val == (2**(xlen-1)-1): 1
        - rs1_val == 1: 1
        - rs2_val == 2: 1
        - rs2_val == 4: 2
        - rs2_val == 8: 1
        - rs2_val == 16: 1
        - rs2_val == 32: 1
        - rs2_val == 64: 2
        - rs2_val == 128: 1
        - rs2_val == 256: 1
        - rs2_val == 512: 1
        - rs2_val == 1024: 1
        - rs2_val == 2048: 1
        - rs2_val == 4096: 2
        - rs2_val == 8192: 1
        - rs2_val == 16384: 1
        - rs2_val == 32768: 1
        - rs2_val == 65536: 3
        - rs2_val == 131072: 1
        - rs2_val == 262144: 1
        - rs2_val == 524288: 1
        - rs2_val == 1048576: 1
        - rs2_val == 2097152: 1
        - rs2_val == 4194304: 1
        - rs2_val == 8388608: 1
        - rs2_val == 16777216: 1
        - rs2_val == 33554432: 1
        - rs2_val == 67108864: 1
        - rs2_val == 134217728: 1
        - rs2_val == 268435456: 1
        - rs2_val == 536870912: 1
        - rs2_val == 1073741824: 1
        - rs2_val == -2147483648: 5
        - rs2_val == -2: 1
        - rs2_val == -3: 1
        - rs2_val == -5: 1
        - rs2_val == -9: 1
        - rs2_val == -17: 1
        - rs2_val == -33: 1
        - rs2_val == -65: 1
        - rs2_val == -129: 1
        - rs2_val == -257: 1
        - rs2_val == -513: 2
        - rs2_val == -1025: 1
        - rs2_val == -2049: 1
        - rs2_val == -4097: 1
        - rs2_val == -8193: 2
        - rs2_val == -16385: 2
        - rs2_val == -32769: 1
        - rs2_val == -65537: 1
        - rs2_val == -131073: 1
        - rs2_val == -262145: 2
        - rs2_val == -524289: 1
        - rs2_val == -1048577: 1
        - rs2_val == -2097153: 1
        - rs2_val == -4194305: 1
        - rs2_val == -8388609: 1
        - rs2_val == -16777217: 1
        - rs2_val == -33554433: 2
        - rs2_val == -67108865: 1
        - rs2_val == -134217729: 2
        - rs2_val == -268435457: 1
        - rs2_val == -536870913: 1
        - rs2_val == -1073741825: 1
        - rs2_val == 2147483647: 1
        - rs2_val == 1431655765: 1
        - rs2_val == -1431655766: 2
        - rs1_val == 2: 2
        - rs1_val == 4: 1
        - rs1_val == 8: 1
        - rs1_val == 16: 1
        - rs1_val == 32: 2
        - rs1_val == 64: 2
        - rs1_val == 128: 2
        - rs1_val == 256: 1
        - rs1_val == 512: 1
        - rs1_val == 1024: 3
        - rs1_val == 2048: 1
        - rs1_val == 4096: 1
        - rs1_val == 8192: 1
        - rs1_val == 16384: 1
        - rs1_val == 32768: 1
        - rs1_val == 65536: 2
        - rs1_val == 131072: 1
        - rs1_val == 262144: 1
        - rs1_val == 524288: 2
        - rs1_val == 1048576: 1
        - rs1_val == 2097152: 1
        - rs1_val == 4194304: 1
        - rs1_val == 8388608: 2
        - rs1_val == 16777216: 2
        - rs1_val == 33554432: 1
        - rs1_val == 67108864: 1
        - rs1_val == 134217728: 2
        - rs1_val == 268435456: 4
        - rs1_val == 536870912: 1
        - rs1_val == 1073741824: 2
        - rs1_val == -2147483648: 2
        - rs1_val == -2: 1
        - rs1_val == -3: 2
        - rs1_val == -5: 1
        - rs1_val == -9: 1
        - rs1_val == -17: 1
        - rs1_val == -33: 1
        - rs1_val == -65: 1
        - rs1_val == -129: 3
        - rs1_val == -257: 1
        - rs1_val == -513: 1
        - rs1_val == -1025: 1
        - rs1_val == -2049: 1
        - rs1_val == -4097: 2
        - rs1_val == -8193: 1
        - rs1_val == -16385: 1
        - rs1_val == -32769: 1
        - rs1_val == -65537: 1
        - rs1_val == -131073: 1
        - rs1_val == -262145: 1
        - rs1_val == -524289: 1
        - rs1_val == -1048577: 1
        - rs1_val == -2097153: 1
        - rs1_val == -4194305: 1
        - rs1_val == -8388609: 1
        - rs1_val == -16777217: 1
        - rs1_val == -33554433: 1
        - rs1_val == -67108865: 1
        - rs1_val == -134217729: 3
        - rs1_val == -268435457: 1
        - rs1_val == -536870913: 2
        - rs1_val == -1073741825: 1
        - rs1_val == 2147483647: 1
        - rs1_val == 1431655765: 2
        - rs1_val == -1431655766: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">slt</td>
          <td class="col-result">246/246</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 246/246
opcode:
     coverage: 1/1
     detail:
        - slt: 102
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 71
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rs2:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 71
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 1
        - x12: 71
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 5/5
     detail:
        - rs1 == rs2 != rd: 1
        - rs1 == rd != rs2: 1
        - rs2 == rd != rs1: 1
        - rs1 == rs2 == rd: 1
        - rs1 != rs2  and rs1 != rd and rs2 != rd: 98
val_comb:
     coverage: 144/144
     detail:
        - rs1_val > 0 and rs2_val > 0: 22
        - rs1_val > 0 and rs2_val < 0: 30
        - rs1_val < 0 and rs2_val < 0: 20
        - rs1_val < 0 and rs2_val > 0: 24
        - rs1_val == rs2_val: 6
        - rs1_val != rs2_val: 96
        - rs2_val == (-2**(xlen-1)): 2
        - rs2_val == 0: 5
        - rs2_val == (2**(xlen-1)-1): 1
        - rs2_val == 1: 1
        - rs1_val == (-2**(xlen-1)): 2
        - rs1_val == 0: 2
        - rs1_val == (2**(xlen-1)-1): 1
        - rs1_val == 1: 1
        - rs2_val == 2: 1
        - rs2_val == 4: 1
        - rs2_val == 8: 1
        - rs2_val == 16: 3
        - rs2_val == 32: 3
        - rs2_val == 64: 1
        - rs2_val == 128: 1
        - rs2_val == 256: 1
        - rs2_val == 512: 1
        - rs2_val == 1024: 1
        - rs2_val == 2048: 1
        - rs2_val == 4096: 1
        - rs2_val == 8192: 1
        - rs2_val == 16384: 1
        - rs2_val == 32768: 1
        - rs2_val == 65536: 1
        - rs2_val == 131072: 1
        - rs2_val == 262144: 1
        - rs2_val == 524288: 1
        - rs2_val == 1048576: 1
        - rs2_val == 2097152: 1
        - rs2_val == 4194304: 1
        - rs2_val == 8388608: 1
        - rs2_val == 16777216: 3
        - rs2_val == 33554432: 1
        - rs2_val == 67108864: 1
        - rs2_val == 134217728: 1
        - rs2_val == 268435456: 2
        - rs2_val == 536870912: 1
        - rs2_val == 1073741824: 1
        - rs2_val == -2147483648: 2
        - rs2_val == -2: 2
        - rs2_val == -3: 1
        - rs2_val == -5: 1
        - rs2_val == -9: 1
        - rs2_val == -17: 4
        - rs2_val == -33: 1
        - rs2_val == -65: 1
        - rs2_val == -129: 1
        - rs2_val == -257: 1
        - rs2_val == -513: 1
        - rs2_val == -1025: 1
        - rs2_val == -2049: 1
        - rs2_val == -4097: 1
        - rs2_val == -8193: 1
        - rs2_val == -16385: 1
        - rs2_val == -32769: 2
        - rs2_val == -65537: 1
        - rs2_val == -131073: 1
        - rs2_val == -262145: 1
        - rs2_val == -524289: 1
        - rs2_val == -1048577: 1
        - rs2_val == -2097153: 3
        - rs2_val == -4194305: 2
        - rs2_val == -8388609: 2
        - rs2_val == -16777217: 2
        - rs2_val == -33554433: 1
        - rs2_val == -67108865: 1
        - rs2_val == -134217729: 1
        - rs2_val == -268435457: 2
        - rs2_val == -536870913: 1
        - rs2_val == -1073741825: 2
        - rs2_val == 2147483647: 1
        - rs2_val == 1431655765: 2
        - rs2_val == -1431655766: 1
        - rs1_val == 2: 1
        - rs1_val == 4: 1
        - rs1_val == 8: 1
        - rs1_val == 16: 4
        - rs1_val == 32: 3
        - rs1_val == 64: 1
        - rs1_val == 128: 3
        - rs1_val == 256: 1
        - rs1_val == 512: 2
        - rs1_val == 1024: 1
        - rs1_val == 2048: 2
        - rs1_val == 4096: 1
        - rs1_val == 8192: 1
        - rs1_val == 16384: 1
        - rs1_val == 32768: 1
        - rs1_val == 65536: 1
        - rs1_val == 131072: 1
        - rs1_val == 262144: 1
        - rs1_val == 524288: 1
        - rs1_val == 1048576: 2
        - rs1_val == 2097152: 1
        - rs1_val == 4194304: 2
        - rs1_val == 8388608: 2
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 1
        - rs1_val == 67108864: 1
        - rs1_val == 134217728: 1
        - rs1_val == 268435456: 3
        - rs1_val == 536870912: 2
        - rs1_val == 1073741824: 3
        - rs1_val == -2147483648: 2
        - rs1_val == -2: 1
        - rs1_val == -3: 3
        - rs1_val == -5: 1
        - rs1_val == -9: 1
        - rs1_val == -17: 1
        - rs1_val == -33: 1
        - rs1_val == -65: 1
        - rs1_val == -129: 1
        - rs1_val == -257: 1
        - rs1_val == -513: 1
        - rs1_val == -1025: 1
        - rs1_val == -2049: 2
        - rs1_val == -4097: 1
        - rs1_val == -8193: 1
        - rs1_val == -16385: 1
        - rs1_val == -32769: 2
        - rs1_val == -65537: 1
        - rs1_val == -131073: 1
        - rs1_val == -262145: 1
        - rs1_val == -524289: 2
        - rs1_val == -1048577: 1
        - rs1_val == -2097153: 2
        - rs1_val == -4194305: 2
        - rs1_val == -8388609: 1
        - rs1_val == -16777217: 1
        - rs1_val == -33554433: 1
        - rs1_val == -67108865: 1
        - rs1_val == -134217729: 1
        - rs1_val == -268435457: 1
        - rs1_val == -536870913: 2
        - rs1_val == -1073741825: 1
        - rs1_val == 2147483647: 1
        - rs1_val == 1431655765: 2
        - rs1_val == -1431655766: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">sltu</td>
          <td class="col-result">241/241</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 241/241
opcode:
     coverage: 1/1
     detail:
        - sltu: 106
rs1:
     coverage: 32/32
     detail:
        - x0: 2
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 73
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 2
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rs2:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 73
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 2
        - x19: 2
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 2
        - x9: 1
        - x10: 2
        - x11: 1
        - x12: 73
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 5/5
     detail:
        - rs1 == rs2 != rd: 1
        - rs1 == rd != rs2: 1
        - rs2 == rd != rs1: 1
        - rs1 == rs2 == rd: 1
        - rs1 != rs2  and rs1 != rd and rs2 != rd: 102
val_comb:
     coverage: 139/139
     detail:
        - rs1_val > 0 and rs2_val > 0: 100
        - rs1_val == rs2_val and rs1_val > 0 and rs2_val > 0: 3
        - rs1_val != rs2_val and rs1_val > 0 and rs2_val > 0: 97
        - rs2_val == 0: 3
        - rs2_val == (2**(xlen)-1): 3
        - rs2_val == 1: 2
        - rs1_val == 0: 5
        - rs1_val == (2**(xlen)-1): 1
        - rs1_val == 1: 2
        - rs2_val == 2: 1
        - rs2_val == 4: 1
        - rs2_val == 8: 1
        - rs2_val == 16: 1
        - rs2_val == 32: 1
        - rs2_val == 64: 2
        - rs2_val == 128: 1
        - rs2_val == 256: 1
        - rs2_val == 512: 1
        - rs2_val == 1024: 1
        - rs2_val == 2048: 1
        - rs2_val == 4096: 1
        - rs2_val == 8192: 1
        - rs2_val == 16384: 2
        - rs2_val == 32768: 3
        - rs2_val == 65536: 1
        - rs2_val == 131072: 1
        - rs2_val == 262144: 1
        - rs2_val == 524288: 1
        - rs2_val == 1048576: 2
        - rs2_val == 2097152: 3
        - rs2_val == 4194304: 1
        - rs2_val == 8388608: 1
        - rs2_val == 16777216: 1
        - rs2_val == 33554432: 2
        - rs2_val == 67108864: 1
        - rs2_val == 134217728: 2
        - rs2_val == 268435456: 1
        - rs2_val == 536870912: 1
        - rs2_val == 1073741824: 1
        - rs2_val == 2147483648: 2
        - rs2_val == 4294967294: 2
        - rs2_val == 4294967293: 1
        - rs2_val == 4294967291: 1
        - rs2_val == 4294967287: 3
        - rs2_val == 4294967279: 2
        - rs2_val == 4294967263: 1
        - rs2_val == 4294967231: 2
        - rs2_val == 4294967167: 1
        - rs2_val == 4294967039: 2
        - rs2_val == 4294966783: 1
        - rs2_val == 4294966271: 2
        - rs2_val == 4294965247: 2
        - rs2_val == 4294963199: 1
        - rs2_val == 4294959103: 1
        - rs2_val == 4294950911: 2
        - rs2_val == 4294934527: 1
        - rs2_val == 4294901759: 1
        - rs2_val == 4294836223: 1
        - rs2_val == 4294705151: 1
        - rs2_val == 4294443007: 1
        - rs2_val == 4293918719: 2
        - rs2_val == 4292870143: 1
        - rs2_val == 4290772991: 1
        - rs2_val == 4286578687: 1
        - rs2_val == 4278190079: 1
        - rs2_val == 4261412863: 1
        - rs2_val == 4227858431: 1
        - rs2_val == 4160749567: 1
        - rs2_val == 4026531839: 2
        - rs2_val == 3758096383: 2
        - rs2_val == 3221225471: 1
        - rs2_val == 2147483647: 3
        - rs2_val == 1431655765: 1
        - rs2_val == 2863311530: 1
        - rs1_val == 2: 2
        - rs1_val == 4: 1
        - rs1_val == 8: 3
        - rs1_val == 16: 2
        - rs1_val == 32: 1
        - rs1_val == 64: 1
        - rs1_val == 128: 3
        - rs1_val == 256: 1
        - rs1_val == 512: 2
        - rs1_val == 1024: 3
        - rs1_val == 2048: 2
        - rs1_val == 4096: 1
        - rs1_val == 8192: 2
        - rs1_val == 16384: 1
        - rs1_val == 32768: 1
        - rs1_val == 65536: 2
        - rs1_val == 131072: 2
        - rs1_val == 262144: 2
        - rs1_val == 524288: 1
        - rs1_val == 1048576: 1
        - rs1_val == 2097152: 1
        - rs1_val == 4194304: 2
        - rs1_val == 8388608: 1
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 2
        - rs1_val == 67108864: 1
        - rs1_val == 134217728: 1
        - rs1_val == 268435456: 1
        - rs1_val == 536870912: 3
        - rs1_val == 1073741824: 1
        - rs1_val == 2147483648: 1
        - rs1_val == 4294967294: 1
        - rs1_val == 4294967293: 1
        - rs1_val == 4294967291: 1
        - rs1_val == 4294967287: 1
        - rs1_val == 4294967279: 1
        - rs1_val == 4294967263: 1
        - rs1_val == 4294967231: 2
        - rs1_val == 4294967167: 1
        - rs1_val == 4294967039: 1
        - rs1_val == 4294966783: 2
        - rs1_val == 4294966271: 1
        - rs1_val == 4294965247: 1
        - rs1_val == 4294963199: 1
        - rs1_val == 4294959103: 1
        - rs1_val == 4294950911: 1
        - rs1_val == 4294934527: 1
        - rs1_val == 4294901759: 2
        - rs1_val == 4294836223: 1
        - rs1_val == 4294705151: 1
        - rs1_val == 4294443007: 3
        - rs1_val == 4293918719: 1
        - rs1_val == 4292870143: 1
        - rs1_val == 4290772991: 2
        - rs1_val == 4286578687: 1
        - rs1_val == 4278190079: 4
        - rs1_val == 4261412863: 1
        - rs1_val == 4227858431: 1
        - rs1_val == 4160749567: 1
        - rs1_val == 4026531839: 1
        - rs1_val == 3758096383: 1
        - rs1_val == 3221225471: 1
        - rs1_val == 2147483647: 1
        - rs1_val == 1431655765: 1
        - rs1_val == 2863311530: 2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">and</td>
          <td class="col-result">246/246</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 246/246
opcode:
     coverage: 1/1
     detail:
        - and: 104
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 73
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rs2:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 73
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 1
        - x12: 73
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 5/5
     detail:
        - rs1 == rs2 != rd: 1
        - rs1 == rd != rs2: 1
        - rs2 == rd != rs1: 1
        - rs1 == rs2 == rd: 1
        - rs1 != rs2  and rs1 != rd and rs2 != rd: 100
val_comb:
     coverage: 144/144
     detail:
        - rs1_val > 0 and rs2_val > 0: 26
        - rs1_val > 0 and rs2_val < 0: 24
        - rs1_val < 0 and rs2_val < 0: 26
        - rs1_val < 0 and rs2_val > 0: 24
        - rs1_val == rs2_val: 3
        - rs1_val != rs2_val: 101
        - rs2_val == (-2**(xlen-1)): 3
        - rs2_val == 0: 2
        - rs2_val == (2**(xlen-1)-1): 1
        - rs2_val == 1: 4
        - rs1_val == (-2**(xlen-1)): 3
        - rs1_val == 0: 2
        - rs1_val == (2**(xlen-1)-1): 1
        - rs1_val == 1: 1
        - rs2_val == 2: 1
        - rs2_val == 4: 2
        - rs2_val == 8: 1
        - rs2_val == 16: 1
        - rs2_val == 32: 1
        - rs2_val == 64: 1
        - rs2_val == 128: 1
        - rs2_val == 256: 1
        - rs2_val == 512: 3
        - rs2_val == 1024: 2
        - rs2_val == 2048: 1
        - rs2_val == 4096: 1
        - rs2_val == 8192: 1
        - rs2_val == 16384: 1
        - rs2_val == 32768: 1
        - rs2_val == 65536: 2
        - rs2_val == 131072: 1
        - rs2_val == 262144: 1
        - rs2_val == 524288: 2
        - rs2_val == 1048576: 1
        - rs2_val == 2097152: 2
        - rs2_val == 4194304: 2
        - rs2_val == 8388608: 1
        - rs2_val == 16777216: 1
        - rs2_val == 33554432: 1
        - rs2_val == 67108864: 2
        - rs2_val == 134217728: 1
        - rs2_val == 268435456: 1
        - rs2_val == 536870912: 1
        - rs2_val == 1073741824: 1
        - rs2_val == -2147483648: 3
        - rs2_val == -2: 1
        - rs2_val == -3: 2
        - rs2_val == -5: 1
        - rs2_val == -9: 1
        - rs2_val == -17: 2
        - rs2_val == -33: 1
        - rs2_val == -65: 1
        - rs2_val == -129: 1
        - rs2_val == -257: 1
        - rs2_val == -513: 1
        - rs2_val == -1025: 1
        - rs2_val == -2049: 1
        - rs2_val == -4097: 2
        - rs2_val == -8193: 1
        - rs2_val == -16385: 2
        - rs2_val == -32769: 1
        - rs2_val == -65537: 1
        - rs2_val == -131073: 1
        - rs2_val == -262145: 1
        - rs2_val == -524289: 2
        - rs2_val == -1048577: 2
        - rs2_val == -2097153: 2
        - rs2_val == -4194305: 1
        - rs2_val == -8388609: 1
        - rs2_val == -16777217: 2
        - rs2_val == -33554433: 1
        - rs2_val == -67108865: 4
        - rs2_val == -134217729: 1
        - rs2_val == -268435457: 1
        - rs2_val == -536870913: 1
        - rs2_val == -1073741825: 1
        - rs2_val == 2147483647: 1
        - rs2_val == 1431655765: 3
        - rs2_val == -1431655766: 2
        - rs1_val == 2: 1
        - rs1_val == 4: 2
        - rs1_val == 8: 1
        - rs1_val == 16: 1
        - rs1_val == 32: 1
        - rs1_val == 64: 1
        - rs1_val == 128: 1
        - rs1_val == 256: 1
        - rs1_val == 512: 2
        - rs1_val == 1024: 2
        - rs1_val == 2048: 3
        - rs1_val == 4096: 2
        - rs1_val == 8192: 1
        - rs1_val == 16384: 1
        - rs1_val == 32768: 1
        - rs1_val == 65536: 2
        - rs1_val == 131072: 1
        - rs1_val == 262144: 2
        - rs1_val == 524288: 2
        - rs1_val == 1048576: 1
        - rs1_val == 2097152: 1
        - rs1_val == 4194304: 1
        - rs1_val == 8388608: 1
        - rs1_val == 16777216: 2
        - rs1_val == 33554432: 1
        - rs1_val == 67108864: 2
        - rs1_val == 134217728: 1
        - rs1_val == 268435456: 1
        - rs1_val == 536870912: 1
        - rs1_val == 1073741824: 1
        - rs1_val == -2147483648: 3
        - rs1_val == -2: 1
        - rs1_val == -3: 3
        - rs1_val == -5: 1
        - rs1_val == -9: 1
        - rs1_val == -17: 1
        - rs1_val == -33: 1
        - rs1_val == -65: 4
        - rs1_val == -129: 4
        - rs1_val == -257: 1
        - rs1_val == -513: 1
        - rs1_val == -1025: 2
        - rs1_val == -2049: 1
        - rs1_val == -4097: 1
        - rs1_val == -8193: 1
        - rs1_val == -16385: 1
        - rs1_val == -32769: 1
        - rs1_val == -65537: 1
        - rs1_val == -131073: 1
        - rs1_val == -262145: 1
        - rs1_val == -524289: 1
        - rs1_val == -1048577: 1
        - rs1_val == -2097153: 1
        - rs1_val == -4194305: 1
        - rs1_val == -8388609: 1
        - rs1_val == -16777217: 1
        - rs1_val == -33554433: 2
        - rs1_val == -67108865: 2
        - rs1_val == -134217729: 1
        - rs1_val == -268435457: 1
        - rs1_val == -536870913: 1
        - rs1_val == -1073741825: 1
        - rs1_val == 2147483647: 1
        - rs1_val == 1431655765: 1
        - rs1_val == -1431655766: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">or</td>
          <td class="col-result">246/246</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 246/246
opcode:
     coverage: 1/1
     detail:
        - or: 106
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 75
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rs2:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 75
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 1
        - x12: 75
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 5/5
     detail:
        - rs1 == rs2 != rd: 1
        - rs1 == rd != rs2: 1
        - rs2 == rd != rs1: 1
        - rs1 == rs2 == rd: 1
        - rs1 != rs2  and rs1 != rd and rs2 != rd: 102
val_comb:
     coverage: 144/144
     detail:
        - rs1_val > 0 and rs2_val > 0: 30
        - rs1_val > 0 and rs2_val < 0: 24
        - rs1_val < 0 and rs2_val < 0: 27
        - rs1_val < 0 and rs2_val > 0: 18
        - rs1_val == rs2_val: 3
        - rs1_val != rs2_val: 103
        - rs2_val == (-2**(xlen-1)): 2
        - rs2_val == 0: 4
        - rs2_val == (2**(xlen-1)-1): 1
        - rs2_val == 1: 1
        - rs1_val == (-2**(xlen-1)): 2
        - rs1_val == 0: 3
        - rs1_val == (2**(xlen-1)-1): 1
        - rs1_val == 1: 1
        - rs2_val == 2: 1
        - rs2_val == 4: 4
        - rs2_val == 8: 1
        - rs2_val == 16: 1
        - rs2_val == 32: 1
        - rs2_val == 64: 1
        - rs2_val == 128: 1
        - rs2_val == 256: 2
        - rs2_val == 512: 1
        - rs2_val == 1024: 1
        - rs2_val == 2048: 1
        - rs2_val == 4096: 1
        - rs2_val == 8192: 1
        - rs2_val == 16384: 1
        - rs2_val == 32768: 1
        - rs2_val == 65536: 1
        - rs2_val == 131072: 1
        - rs2_val == 262144: 1
        - rs2_val == 524288: 1
        - rs2_val == 1048576: 1
        - rs2_val == 2097152: 1
        - rs2_val == 4194304: 1
        - rs2_val == 8388608: 1
        - rs2_val == 16777216: 1
        - rs2_val == 33554432: 1
        - rs2_val == 67108864: 1
        - rs2_val == 134217728: 1
        - rs2_val == 268435456: 1
        - rs2_val == 536870912: 1
        - rs2_val == 1073741824: 3
        - rs2_val == -2147483648: 2
        - rs2_val == -2: 1
        - rs2_val == -3: 2
        - rs2_val == -5: 1
        - rs2_val == -9: 2
        - rs2_val == -17: 2
        - rs2_val == -33: 1
        - rs2_val == -65: 1
        - rs2_val == -129: 1
        - rs2_val == -257: 1
        - rs2_val == -513: 2
        - rs2_val == -1025: 3
        - rs2_val == -2049: 1
        - rs2_val == -4097: 1
        - rs2_val == -8193: 3
        - rs2_val == -16385: 1
        - rs2_val == -32769: 2
        - rs2_val == -65537: 1
        - rs2_val == -131073: 3
        - rs2_val == -262145: 1
        - rs2_val == -524289: 1
        - rs2_val == -1048577: 2
        - rs2_val == -2097153: 2
        - rs2_val == -4194305: 1
        - rs2_val == -8388609: 1
        - rs2_val == -16777217: 1
        - rs2_val == -33554433: 1
        - rs2_val == -67108865: 1
        - rs2_val == -134217729: 1
        - rs2_val == -268435457: 1
        - rs2_val == -536870913: 2
        - rs2_val == -1073741825: 2
        - rs2_val == 2147483647: 1
        - rs2_val == 1431655765: 1
        - rs2_val == -1431655766: 2
        - rs1_val == 2: 2
        - rs1_val == 4: 2
        - rs1_val == 8: 1
        - rs1_val == 16: 1
        - rs1_val == 32: 1
        - rs1_val == 64: 1
        - rs1_val == 128: 2
        - rs1_val == 256: 2
        - rs1_val == 512: 1
        - rs1_val == 1024: 1
        - rs1_val == 2048: 1
        - rs1_val == 4096: 1
        - rs1_val == 8192: 1
        - rs1_val == 16384: 1
        - rs1_val == 32768: 1
        - rs1_val == 65536: 3
        - rs1_val == 131072: 3
        - rs1_val == 262144: 2
        - rs1_val == 524288: 2
        - rs1_val == 1048576: 1
        - rs1_val == 2097152: 1
        - rs1_val == 4194304: 2
        - rs1_val == 8388608: 1
        - rs1_val == 16777216: 2
        - rs1_val == 33554432: 2
        - rs1_val == 67108864: 2
        - rs1_val == 134217728: 1
        - rs1_val == 268435456: 2
        - rs1_val == 536870912: 2
        - rs1_val == 1073741824: 3
        - rs1_val == -2147483648: 2
        - rs1_val == -2: 2
        - rs1_val == -3: 2
        - rs1_val == -5: 1
        - rs1_val == -9: 1
        - rs1_val == -17: 1
        - rs1_val == -33: 2
        - rs1_val == -65: 1
        - rs1_val == -129: 1
        - rs1_val == -257: 1
        - rs1_val == -513: 2
        - rs1_val == -1025: 2
        - rs1_val == -2049: 1
        - rs1_val == -4097: 1
        - rs1_val == -8193: 1
        - rs1_val == -16385: 1
        - rs1_val == -32769: 2
        - rs1_val == -65537: 1
        - rs1_val == -131073: 2
        - rs1_val == -262145: 2
        - rs1_val == -524289: 1
        - rs1_val == -1048577: 1
        - rs1_val == -2097153: 2
        - rs1_val == -4194305: 1
        - rs1_val == -8388609: 1
        - rs1_val == -16777217: 2
        - rs1_val == -33554433: 1
        - rs1_val == -67108865: 2
        - rs1_val == -134217729: 2
        - rs1_val == -268435457: 1
        - rs1_val == -536870913: 1
        - rs1_val == -1073741825: 1
        - rs1_val == 2147483647: 1
        - rs1_val == 1431655765: 2
        - rs1_val == -1431655766: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">xor</td>
          <td class="col-result">246/246</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 246/246
opcode:
     coverage: 1/1
     detail:
        - xor: 97
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 66
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rs2:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 66
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 1
        - x12: 66
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 5/5
     detail:
        - rs1 == rs2 != rd: 1
        - rs1 == rd != rs2: 1
        - rs2 == rd != rs1: 1
        - rs1 == rs2 == rd: 1
        - rs1 != rs2  and rs1 != rd and rs2 != rd: 93
val_comb:
     coverage: 144/144
     detail:
        - rs1_val > 0 and rs2_val > 0: 25
        - rs1_val > 0 and rs2_val < 0: 23
        - rs1_val < 0 and rs2_val < 0: 24
        - rs1_val < 0 and rs2_val > 0: 21
        - rs1_val == rs2_val: 4
        - rs1_val != rs2_val: 93
        - rs2_val == (-2**(xlen-1)): 2
        - rs2_val == 0: 3
        - rs2_val == (2**(xlen-1)-1): 2
        - rs2_val == 1: 2
        - rs1_val == (-2**(xlen-1)): 3
        - rs1_val == 0: 2
        - rs1_val == (2**(xlen-1)-1): 3
        - rs1_val == 1: 1
        - rs2_val == 2: 1
        - rs2_val == 4: 1
        - rs2_val == 8: 1
        - rs2_val == 16: 1
        - rs2_val == 32: 1
        - rs2_val == 64: 2
        - rs2_val == 128: 2
        - rs2_val == 256: 1
        - rs2_val == 512: 3
        - rs2_val == 1024: 1
        - rs2_val == 2048: 1
        - rs2_val == 4096: 1
        - rs2_val == 8192: 1
        - rs2_val == 16384: 2
        - rs2_val == 32768: 1
        - rs2_val == 65536: 1
        - rs2_val == 131072: 1
        - rs2_val == 262144: 1
        - rs2_val == 524288: 1
        - rs2_val == 1048576: 2
        - rs2_val == 2097152: 2
        - rs2_val == 4194304: 2
        - rs2_val == 8388608: 1
        - rs2_val == 16777216: 1
        - rs2_val == 33554432: 1
        - rs2_val == 67108864: 1
        - rs2_val == 134217728: 1
        - rs2_val == 268435456: 1
        - rs2_val == 536870912: 1
        - rs2_val == 1073741824: 1
        - rs2_val == -2147483648: 2
        - rs2_val == -2: 1
        - rs2_val == -3: 1
        - rs2_val == -5: 1
        - rs2_val == -9: 1
        - rs2_val == -17: 1
        - rs2_val == -33: 1
        - rs2_val == -65: 2
        - rs2_val == -129: 1
        - rs2_val == -257: 2
        - rs2_val == -513: 1
        - rs2_val == -1025: 1
        - rs2_val == -2049: 1
        - rs2_val == -4097: 2
        - rs2_val == -8193: 1
        - rs2_val == -16385: 1
        - rs2_val == -32769: 1
        - rs2_val == -65537: 1
        - rs2_val == -131073: 1
        - rs2_val == -262145: 1
        - rs2_val == -524289: 1
        - rs2_val == -1048577: 1
        - rs2_val == -2097153: 1
        - rs2_val == -4194305: 1
        - rs2_val == -8388609: 2
        - rs2_val == -16777217: 1
        - rs2_val == -33554433: 1
        - rs2_val == -67108865: 1
        - rs2_val == -134217729: 1
        - rs2_val == -268435457: 2
        - rs2_val == -536870913: 1
        - rs2_val == -1073741825: 1
        - rs2_val == 2147483647: 2
        - rs2_val == 1431655765: 1
        - rs2_val == -1431655766: 2
        - rs1_val == 2: 1
        - rs1_val == 4: 1
        - rs1_val == 8: 1
        - rs1_val == 16: 1
        - rs1_val == 32: 1
        - rs1_val == 64: 2
        - rs1_val == 128: 2
        - rs1_val == 256: 1
        - rs1_val == 512: 1
        - rs1_val == 1024: 2
        - rs1_val == 2048: 2
        - rs1_val == 4096: 3
        - rs1_val == 8192: 3
        - rs1_val == 16384: 2
        - rs1_val == 32768: 1
        - rs1_val == 65536: 1
        - rs1_val == 131072: 2
        - rs1_val == 262144: 1
        - rs1_val == 524288: 2
        - rs1_val == 1048576: 1
        - rs1_val == 2097152: 3
        - rs1_val == 4194304: 1
        - rs1_val == 8388608: 1
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 2
        - rs1_val == 67108864: 1
        - rs1_val == 134217728: 2
        - rs1_val == 268435456: 1
        - rs1_val == 536870912: 1
        - rs1_val == 1073741824: 1
        - rs1_val == -2147483648: 3
        - rs1_val == -2: 1
        - rs1_val == -3: 1
        - rs1_val == -5: 1
        - rs1_val == -9: 4
        - rs1_val == -17: 1
        - rs1_val == -33: 1
        - rs1_val == -65: 2
        - rs1_val == -129: 1
        - rs1_val == -257: 1
        - rs1_val == -513: 1
        - rs1_val == -1025: 1
        - rs1_val == -2049: 2
        - rs1_val == -4097: 1
        - rs1_val == -8193: 1
        - rs1_val == -16385: 1
        - rs1_val == -32769: 1
        - rs1_val == -65537: 1
        - rs1_val == -131073: 1
        - rs1_val == -262145: 1
        - rs1_val == -524289: 1
        - rs1_val == -1048577: 2
        - rs1_val == -2097153: 1
        - rs1_val == -4194305: 2
        - rs1_val == -8388609: 1
        - rs1_val == -16777217: 1
        - rs1_val == -33554433: 1
        - rs1_val == -67108865: 1
        - rs1_val == -134217729: 2
        - rs1_val == -268435457: 1
        - rs1_val == -536870913: 1
        - rs1_val == -1073741825: 1
        - rs1_val == 2147483647: 3
        - rs1_val == 1431655765: 1
        - rs1_val == -1431655766: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">sll</td>
          <td class="col-result">189/189</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 189/189
opcode:
     coverage: 1/1
     detail:
        - sll: 76
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 43
        - x11: 1
        - x12: 1
        - x13: 2
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 2
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rs2:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 43
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 2
        - x22: 1
        - x23: 1
        - x24: 2
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 1
        - x12: 44
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 2
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 5/5
     detail:
        - rs1 == rs2 != rd: 1
        - rs1 == rd != rs2: 1
        - rs2 == rd != rs1: 1
        - rs1 == rs2 == rd: 1
        - rs1 != rs2  and rs1 != rd and rs2 != rd: 72
val_comb:
     coverage: 87/87
     detail:
        - rs1_val < 0 and rs2_val > 0 and rs2_val < xlen: 32
        - rs1_val > 0 and rs2_val > 0 and rs2_val < xlen: 36
        - rs1_val < 0 and rs2_val == 0: 2
        - rs1_val > 0 and rs2_val == 0: 3
        - rs1_val == rs2_val and rs2_val > 0 and rs2_val < xlen: 4
        - rs1_val == (-2**(xlen-1)) and rs2_val >= 0 and rs2_val < xlen: 1
        - rs1_val == 0 and rs2_val >= 0 and rs2_val < xlen: 3
        - rs1_val == (2**(xlen-1)-1) and rs2_val >= 0 and rs2_val < xlen: 1
        - rs1_val == 1 and rs2_val >= 0 and rs2_val < xlen: 1
        - rs1_val == 1: 1
        - rs1_val == 2: 1
        - rs1_val == 4: 1
        - rs1_val == 8: 2
        - rs1_val == 16: 1
        - rs1_val == 32: 1
        - rs1_val == 64: 1
        - rs1_val == 128: 1
        - rs1_val == 256: 1
        - rs1_val == 512: 1
        - rs1_val == 1024: 1
        - rs1_val == 2048: 1
        - rs1_val == 4096: 2
        - rs1_val == 8192: 1
        - rs1_val == 16384: 1
        - rs1_val == 32768: 1
        - rs1_val == 65536: 1
        - rs1_val == 131072: 1
        - rs1_val == 262144: 1
        - rs1_val == 524288: 1
        - rs1_val == 1048576: 1
        - rs1_val == 2097152: 1
        - rs1_val == 4194304: 1
        - rs1_val == 8388608: 1
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 1
        - rs1_val == 67108864: 1
        - rs1_val == 134217728: 1
        - rs1_val == 268435456: 1
        - rs1_val == 536870912: 1
        - rs1_val == 1073741824: 1
        - rs1_val == -2147483648: 1
        - rs1_val == -2: 1
        - rs1_val == -3: 1
        - rs1_val == -5: 1
        - rs1_val == -9: 1
        - rs1_val == -17: 1
        - rs1_val == -33: 1
        - rs1_val == -65: 1
        - rs1_val == -129: 1
        - rs1_val == -257: 1
        - rs1_val == -513: 1
        - rs1_val == -1025: 1
        - rs1_val == -2049: 1
        - rs1_val == -4097: 1
        - rs1_val == -8193: 1
        - rs1_val == -16385: 1
        - rs1_val == -32769: 1
        - rs1_val == -65537: 1
        - rs1_val == -131073: 1
        - rs1_val == -262145: 1
        - rs1_val == -524289: 1
        - rs1_val == -1048577: 1
        - rs1_val == -2097153: 1
        - rs1_val == -4194305: 1
        - rs1_val == -8388609: 2
        - rs1_val == -16777217: 1
        - rs1_val == -33554433: 1
        - rs1_val == -67108865: 1
        - rs1_val == -134217729: 1
        - rs1_val == -268435457: 1
        - rs1_val == -536870913: 1
        - rs1_val == -1073741825: 1
        - rs1_val == 2147483647: 1
        - rs1_val == 1431655765: 1
        - rs1_val == -1431655766: 1
        - rs2_val == 1: 1
        - rs2_val == 2: 6
        - rs2_val == 4: 1
        - rs2_val == 8: 1
        - rs2_val == 16: 4
        - rs2_val == 30: 3
        - rs2_val == 29: 5
        - rs2_val == 27: 7
        - rs2_val == 23: 4
        - rs2_val == 15: 1
        - rs2_val == 21: 2
        - rs2_val == 10: 2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">srl</td>
          <td class="col-result">189/189</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 189/189
opcode:
     coverage: 1/1
     detail:
        - srl: 78
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 47
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rs2:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 47
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 1
        - x12: 47
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 5/5
     detail:
        - rs1 == rs2 != rd: 1
        - rs1 == rd != rs2: 1
        - rs2 == rd != rs1: 1
        - rs1 == rs2 == rd: 1
        - rs1 != rs2  and rs1 != rd and rs2 != rd: 74
val_comb:
     coverage: 87/87
     detail:
        - rs1_val < 0 and rs2_val > 0 and rs2_val < xlen: 29
        - rs1_val > 0 and rs2_val > 0 and rs2_val < xlen: 38
        - rs1_val < 0 and rs2_val == 0: 7
        - rs1_val > 0 and rs2_val == 0: 1
        - rs1_val == rs2_val and rs2_val > 0 and rs2_val < xlen: 3
        - rs1_val == (-2**(xlen-1)) and rs2_val >= 0 and rs2_val < xlen: 2
        - rs1_val == 0 and rs2_val >= 0 and rs2_val < xlen: 3
        - rs1_val == (2**(xlen-1)-1) and rs2_val >= 0 and rs2_val < xlen: 1
        - rs1_val == 1 and rs2_val >= 0 and rs2_val < xlen: 2
        - rs1_val == 1: 2
        - rs1_val == 2: 1
        - rs1_val == 4: 1
        - rs1_val == 8: 1
        - rs1_val == 16: 1
        - rs1_val == 32: 1
        - rs1_val == 64: 1
        - rs1_val == 128: 1
        - rs1_val == 256: 1
        - rs1_val == 512: 1
        - rs1_val == 1024: 1
        - rs1_val == 2048: 1
        - rs1_val == 4096: 1
        - rs1_val == 8192: 1
        - rs1_val == 16384: 1
        - rs1_val == 32768: 1
        - rs1_val == 65536: 1
        - rs1_val == 131072: 1
        - rs1_val == 262144: 1
        - rs1_val == 524288: 1
        - rs1_val == 1048576: 1
        - rs1_val == 2097152: 1
        - rs1_val == 4194304: 1
        - rs1_val == 8388608: 1
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 1
        - rs1_val == 67108864: 1
        - rs1_val == 134217728: 1
        - rs1_val == 268435456: 1
        - rs1_val == 536870912: 1
        - rs1_val == 1073741824: 2
        - rs1_val == -2147483648: 2
        - rs1_val == -2: 1
        - rs1_val == -3: 1
        - rs1_val == -5: 1
        - rs1_val == -9: 1
        - rs1_val == -17: 1
        - rs1_val == -33: 1
        - rs1_val == -65: 1
        - rs1_val == -129: 1
        - rs1_val == -257: 1
        - rs1_val == -513: 1
        - rs1_val == -1025: 1
        - rs1_val == -2049: 1
        - rs1_val == -4097: 1
        - rs1_val == -8193: 1
        - rs1_val == -16385: 1
        - rs1_val == -32769: 1
        - rs1_val == -65537: 2
        - rs1_val == -131073: 1
        - rs1_val == -262145: 1
        - rs1_val == -524289: 1
        - rs1_val == -1048577: 1
        - rs1_val == -2097153: 1
        - rs1_val == -4194305: 1
        - rs1_val == -8388609: 1
        - rs1_val == -16777217: 1
        - rs1_val == -33554433: 1
        - rs1_val == -67108865: 1
        - rs1_val == -134217729: 1
        - rs1_val == -268435457: 1
        - rs1_val == -536870913: 1
        - rs1_val == -1073741825: 1
        - rs1_val == 2147483647: 1
        - rs1_val == 1431655765: 1
        - rs1_val == -1431655766: 1
        - rs2_val == 1: 2
        - rs2_val == 2: 4
        - rs2_val == 4: 4
        - rs2_val == 8: 2
        - rs2_val == 16: 5
        - rs2_val == 30: 3
        - rs2_val == 29: 5
        - rs2_val == 27: 4
        - rs2_val == 23: 1
        - rs2_val == 15: 3
        - rs2_val == 21: 4
        - rs2_val == 10: 4
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">sra</td>
          <td class="col-result">189/189</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 189/189
opcode:
     coverage: 1/1
     detail:
        - sra: 78
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 47
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rs2:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 47
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 1
        - x12: 47
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 5/5
     detail:
        - rs1 == rs2 != rd: 1
        - rs1 == rd != rs2: 1
        - rs2 == rd != rs1: 1
        - rs1 == rs2 == rd: 1
        - rs1 != rs2  and rs1 != rd and rs2 != rd: 74
val_comb:
     coverage: 87/87
     detail:
        - rs1_val < 0 and rs2_val > 0 and rs2_val < xlen: 35
        - rs1_val > 0 and rs2_val > 0 and rs2_val < xlen: 36
        - rs1_val < 0 and rs2_val == 0: 2
        - rs1_val > 0 and rs2_val == 0: 2
        - rs1_val == rs2_val and rs2_val > 0 and rs2_val < xlen: 3
        - rs1_val == (-2**(xlen-1)) and rs2_val >= 0 and rs2_val < xlen: 1
        - rs1_val == 0 and rs2_val >= 0 and rs2_val < xlen: 3
        - rs1_val == (2**(xlen-1)-1) and rs2_val >= 0 and rs2_val < xlen: 1
        - rs1_val == 1 and rs2_val >= 0 and rs2_val < xlen: 2
        - rs1_val == 1: 2
        - rs1_val == 2: 1
        - rs1_val == 4: 1
        - rs1_val == 8: 1
        - rs1_val == 16: 1
        - rs1_val == 32: 1
        - rs1_val == 64: 1
        - rs1_val == 128: 1
        - rs1_val == 256: 1
        - rs1_val == 512: 1
        - rs1_val == 1024: 1
        - rs1_val == 2048: 1
        - rs1_val == 4096: 1
        - rs1_val == 8192: 1
        - rs1_val == 16384: 1
        - rs1_val == 32768: 1
        - rs1_val == 65536: 1
        - rs1_val == 131072: 2
        - rs1_val == 262144: 1
        - rs1_val == 524288: 1
        - rs1_val == 1048576: 1
        - rs1_val == 2097152: 1
        - rs1_val == 4194304: 1
        - rs1_val == 8388608: 1
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 1
        - rs1_val == 67108864: 1
        - rs1_val == 134217728: 1
        - rs1_val == 268435456: 1
        - rs1_val == 536870912: 1
        - rs1_val == 1073741824: 1
        - rs1_val == -2147483648: 1
        - rs1_val == -2: 1
        - rs1_val == -3: 1
        - rs1_val == -5: 1
        - rs1_val == -9: 1
        - rs1_val == -17: 1
        - rs1_val == -33: 1
        - rs1_val == -65: 1
        - rs1_val == -129: 1
        - rs1_val == -257: 1
        - rs1_val == -513: 1
        - rs1_val == -1025: 1
        - rs1_val == -2049: 1
        - rs1_val == -4097: 1
        - rs1_val == -8193: 1
        - rs1_val == -16385: 1
        - rs1_val == -32769: 3
        - rs1_val == -65537: 1
        - rs1_val == -131073: 1
        - rs1_val == -262145: 1
        - rs1_val == -524289: 1
        - rs1_val == -1048577: 1
        - rs1_val == -2097153: 1
        - rs1_val == -4194305: 1
        - rs1_val == -8388609: 1
        - rs1_val == -16777217: 1
        - rs1_val == -33554433: 1
        - rs1_val == -67108865: 1
        - rs1_val == -134217729: 1
        - rs1_val == -268435457: 1
        - rs1_val == -536870913: 1
        - rs1_val == -1073741825: 1
        - rs1_val == 2147483647: 1
        - rs1_val == 1431655765: 1
        - rs1_val == -1431655766: 1
        - rs2_val == 1: 4
        - rs2_val == 2: 1
        - rs2_val == 4: 2
        - rs2_val == 8: 4
        - rs2_val == 16: 4
        - rs2_val == 30: 3
        - rs2_val == 29: 1
        - rs2_val == 27: 1
        - rs2_val == 23: 5
        - rs2_val == 15: 5
        - rs2_val == 21: 4
        - rs2_val == 10: 4
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">beq</td>
          <td class="col-result">209/209</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 209/209
opcode:
     coverage: 1/1
     detail:
        - beq: 102
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 71
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rs2:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 71
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 2/2
     detail:
        - rs1 == rs2: 1
        - rs1 != rs2: 101
val_comb:
     coverage: 142/142
     detail:
        - rs1_val > 0 and rs2_val > 0 and imm_val & 0x03 == 0: 11
        - rs1_val > 0 and rs2_val < 0 and imm_val & 0x03 == 0: 15
        - rs1_val < 0 and rs2_val < 0 and imm_val & 0x03 == 0: 16
        - rs1_val < 0 and rs2_val > 0 and imm_val & 0x03 == 0: 16
        - rs1_val == rs2_val and imm_val > 0 and imm_val & 0x03 == 0: 1
        - rs1_val == rs2_val and imm_val < 0 and imm_val & 0x03 == 0: 1
        - rs1_val > rs2_val and imm_val > 0 and imm_val & 0x03 == 0: 18
        - rs1_val > rs2_val and imm_val < 0 and imm_val & 0x03 == 0: 9
        - rs1_val < rs2_val and imm_val > 0 and imm_val & 0x03 == 0: 18
        - rs1_val < rs2_val and imm_val < 0 and imm_val & 0x03 == 0: 12
        - rs2_val == 1: 1
        - rs2_val == 2: 1
        - rs2_val == 4: 1
        - rs2_val == 8: 2
        - rs2_val == 16: 2
        - rs2_val == 32: 1
        - rs2_val == 64: 1
        - rs2_val == 128: 1
        - rs2_val == 256: 1
        - rs2_val == 512: 2
        - rs2_val == 1024: 1
        - rs2_val == 2048: 1
        - rs2_val == 4096: 1
        - rs2_val == 8192: 2
        - rs2_val == 16384: 1
        - rs2_val == 32768: 1
        - rs2_val == 65536: 1
        - rs2_val == 131072: 1
        - rs2_val == 262144: 3
        - rs2_val == 524288: 3
        - rs2_val == 1048576: 1
        - rs2_val == 2097152: 1
        - rs2_val == 4194304: 3
        - rs2_val == 8388608: 1
        - rs2_val == 16777216: 1
        - rs2_val == 33554432: 1
        - rs2_val == 67108864: 1
        - rs2_val == 134217728: 1
        - rs2_val == 268435456: 1
        - rs2_val == 536870912: 2
        - rs2_val == 1073741824: 1
        - rs2_val == -2147483648: 1
        - rs2_val == -2: 1
        - rs2_val == -3: 1
        - rs2_val == -5: 2
        - rs2_val == -9: 1
        - rs2_val == -17: 3
        - rs2_val == -33: 3
        - rs2_val == -65: 1
        - rs2_val == -129: 1
        - rs2_val == -257: 1
        - rs2_val == -513: 1
        - rs2_val == -1025: 4
        - rs2_val == -2049: 1
        - rs2_val == -4097: 1
        - rs2_val == -8193: 1
        - rs2_val == -16385: 1
        - rs2_val == -32769: 1
        - rs2_val == -65537: 1
        - rs2_val == -131073: 1
        - rs2_val == -262145: 1
        - rs2_val == -524289: 1
        - rs2_val == -1048577: 1
        - rs2_val == -2097153: 1
        - rs2_val == -4194305: 2
        - rs2_val == -8388609: 2
        - rs2_val == -16777217: 1
        - rs2_val == -33554433: 1
        - rs2_val == -67108865: 2
        - rs2_val == -134217729: 1
        - rs2_val == -268435457: 2
        - rs2_val == -536870913: 1
        - rs2_val == -1073741825: 2
        - rs2_val == 2147483647: 2
        - rs2_val == 1431655765: 1
        - rs2_val == -1431655766: 1
        - rs1_val == 1: 1
        - rs1_val == 2: 2
        - rs1_val == 4: 2
        - rs1_val == 8: 1
        - rs1_val == 16: 2
        - rs1_val == 32: 1
        - rs1_val == 64: 1
        - rs1_val == 128: 1
        - rs1_val == 256: 1
        - rs1_val == 512: 2
        - rs1_val == 1024: 1
        - rs1_val == 2048: 1
        - rs1_val == 4096: 1
        - rs1_val == 8192: 1
        - rs1_val == 16384: 2
        - rs1_val == 32768: 3
        - rs1_val == 65536: 1
        - rs1_val == 131072: 1
        - rs1_val == 262144: 2
        - rs1_val == 524288: 3
        - rs1_val == 1048576: 2
        - rs1_val == 2097152: 1
        - rs1_val == 4194304: 2
        - rs1_val == 8388608: 2
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 3
        - rs1_val == 67108864: 1
        - rs1_val == 134217728: 1
        - rs1_val == 268435456: 2
        - rs1_val == 536870912: 1
        - rs1_val == 1073741824: 1
        - rs1_val == -2147483648: 1
        - rs1_val == -2: 1
        - rs1_val == -3: 1
        - rs1_val == -5: 1
        - rs1_val == -9: 1
        - rs1_val == -17: 1
        - rs1_val == -33: 1
        - rs1_val == -65: 1
        - rs1_val == -129: 1
        - rs1_val == -257: 1
        - rs1_val == -513: 1
        - rs1_val == -1025: 3
        - rs1_val == -2049: 2
        - rs1_val == -4097: 1
        - rs1_val == -8193: 3
        - rs1_val == -16385: 2
        - rs1_val == -32769: 1
        - rs1_val == -65537: 1
        - rs1_val == -131073: 1
        - rs1_val == -262145: 1
        - rs1_val == -524289: 1
        - rs1_val == -1048577: 1
        - rs1_val == -2097153: 1
        - rs1_val == -4194305: 1
        - rs1_val == -8388609: 1
        - rs1_val == -16777217: 3
        - rs1_val == -33554433: 1
        - rs1_val == -67108865: 1
        - rs1_val == -134217729: 1
        - rs1_val == -268435457: 2
        - rs1_val == -536870913: 1
        - rs1_val == -1073741825: 3
        - rs1_val == 2147483647: 1
        - rs1_val == 1431655765: 1
        - rs1_val == -1431655766: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">bge</td>
          <td class="col-result">209/209</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 209/209
opcode:
     coverage: 1/1
     detail:
        - bge: 97
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 66
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rs2:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 66
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 2/2
     detail:
        - rs1 == rs2: 1
        - rs1 != rs2: 96
val_comb:
     coverage: 142/142
     detail:
        - rs1_val > 0 and rs2_val > 0 and imm_val & 0x03 == 0: 16
        - rs1_val > 0 and rs2_val < 0 and imm_val & 0x03 == 0: 13
        - rs1_val < 0 and rs2_val < 0 and imm_val & 0x03 == 0: 12
        - rs1_val < 0 and rs2_val > 0 and imm_val & 0x03 == 0: 17
        - rs1_val == rs2_val and imm_val > 0 and imm_val & 0x03 == 0: 1
        - rs1_val == rs2_val and imm_val < 0 and imm_val & 0x03 == 0: 1
        - rs1_val > rs2_val and imm_val > 0 and imm_val & 0x03 == 0: 13
        - rs1_val > rs2_val and imm_val < 0 and imm_val & 0x03 == 0: 17
        - rs1_val < rs2_val and imm_val > 0 and imm_val & 0x03 == 0: 14
        - rs1_val < rs2_val and imm_val < 0 and imm_val & 0x03 == 0: 15
        - rs2_val == 1: 1
        - rs2_val == 2: 1
        - rs2_val == 4: 1
        - rs2_val == 8: 2
        - rs2_val == 16: 1
        - rs2_val == 32: 1
        - rs2_val == 64: 4
        - rs2_val == 128: 1
        - rs2_val == 256: 1
        - rs2_val == 512: 2
        - rs2_val == 1024: 1
        - rs2_val == 2048: 1
        - rs2_val == 4096: 4
        - rs2_val == 8192: 1
        - rs2_val == 16384: 1
        - rs2_val == 32768: 1
        - rs2_val == 65536: 1
        - rs2_val == 131072: 1
        - rs2_val == 262144: 1
        - rs2_val == 524288: 2
        - rs2_val == 1048576: 1
        - rs2_val == 2097152: 1
        - rs2_val == 4194304: 1
        - rs2_val == 8388608: 1
        - rs2_val == 16777216: 2
        - rs2_val == 33554432: 1
        - rs2_val == 67108864: 1
        - rs2_val == 134217728: 1
        - rs2_val == 268435456: 2
        - rs2_val == 536870912: 1
        - rs2_val == 1073741824: 1
        - rs2_val == -2147483648: 1
        - rs2_val == -2: 1
        - rs2_val == -3: 1
        - rs2_val == -5: 1
        - rs2_val == -9: 1
        - rs2_val == -17: 3
        - rs2_val == -33: 1
        - rs2_val == -65: 1
        - rs2_val == -129: 1
        - rs2_val == -257: 2
        - rs2_val == -513: 1
        - rs2_val == -1025: 1
        - rs2_val == -2049: 1
        - rs2_val == -4097: 1
        - rs2_val == -8193: 1
        - rs2_val == -16385: 3
        - rs2_val == -32769: 1
        - rs2_val == -65537: 1
        - rs2_val == -131073: 1
        - rs2_val == -262145: 1
        - rs2_val == -524289: 1
        - rs2_val == -1048577: 1
        - rs2_val == -2097153: 1
        - rs2_val == -4194305: 1
        - rs2_val == -8388609: 2
        - rs2_val == -16777217: 2
        - rs2_val == -33554433: 1
        - rs2_val == -67108865: 1
        - rs2_val == -134217729: 1
        - rs2_val == -268435457: 1
        - rs2_val == -536870913: 1
        - rs2_val == -1073741825: 2
        - rs2_val == 2147483647: 2
        - rs2_val == 1431655765: 1
        - rs2_val == -1431655766: 1
        - rs1_val == 1: 1
        - rs1_val == 2: 1
        - rs1_val == 4: 2
        - rs1_val == 8: 2
        - rs1_val == 16: 1
        - rs1_val == 32: 2
        - rs1_val == 64: 1
        - rs1_val == 128: 2
        - rs1_val == 256: 1
        - rs1_val == 512: 1
        - rs1_val == 1024: 1
        - rs1_val == 2048: 1
        - rs1_val == 4096: 2
        - rs1_val == 8192: 2
        - rs1_val == 16384: 2
        - rs1_val == 32768: 1
        - rs1_val == 65536: 1
        - rs1_val == 131072: 1
        - rs1_val == 262144: 2
        - rs1_val == 524288: 2
        - rs1_val == 1048576: 1
        - rs1_val == 2097152: 1
        - rs1_val == 4194304: 2
        - rs1_val == 8388608: 1
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 1
        - rs1_val == 67108864: 1
        - rs1_val == 134217728: 3
        - rs1_val == 268435456: 2
        - rs1_val == 536870912: 1
        - rs1_val == 1073741824: 1
        - rs1_val == -2147483648: 2
        - rs1_val == -2: 1
        - rs1_val == -3: 1
        - rs1_val == -5: 1
        - rs1_val == -9: 4
        - rs1_val == -17: 1
        - rs1_val == -33: 1
        - rs1_val == -65: 1
        - rs1_val == -129: 1
        - rs1_val == -257: 1
        - rs1_val == -513: 1
        - rs1_val == -1025: 2
        - rs1_val == -2049: 1
        - rs1_val == -4097: 1
        - rs1_val == -8193: 1
        - rs1_val == -16385: 1
        - rs1_val == -32769: 1
        - rs1_val == -65537: 2
        - rs1_val == -131073: 1
        - rs1_val == -262145: 1
        - rs1_val == -524289: 2
        - rs1_val == -1048577: 2
        - rs1_val == -2097153: 1
        - rs1_val == -4194305: 3
        - rs1_val == -8388609: 1
        - rs1_val == -16777217: 1
        - rs1_val == -33554433: 1
        - rs1_val == -67108865: 1
        - rs1_val == -134217729: 2
        - rs1_val == -268435457: 1
        - rs1_val == -536870913: 1
        - rs1_val == -1073741825: 2
        - rs1_val == 2147483647: 1
        - rs1_val == 1431655765: 1
        - rs1_val == -1431655766: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">bgeu</td>
          <td class="col-result">206/206</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 206/206
opcode:
     coverage: 1/1
     detail:
        - bgeu: 99
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 68
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rs2:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 68
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 2/2
     detail:
        - rs1 == rs2: 1
        - rs1 != rs2: 98
val_comb:
     coverage: 139/139
     detail:
        - rs1_val > 0 and rs2_val > 0: 94
        - rs1_val > 0 and rs2_val > 0 and rs1_val == rs2_val and imm_val > 0: 2
        - rs1_val > 0 and rs2_val > 0 and rs1_val == rs2_val and imm_val < 0: 2
        - rs1_val > 0 and rs2_val > 0 and rs1_val > rs2_val and imm_val > 0: 24
        - rs1_val > 0 and rs2_val > 0 and rs1_val > rs2_val and imm_val < 0: 20
        - rs1_val > 0 and rs2_val > 0 and rs1_val < rs2_val and imm_val > 0: 23
        - rs1_val > 0 and rs2_val > 0 and rs1_val < rs2_val and imm_val < 0: 23
        - rs2_val == 1: 1
        - rs2_val == 2: 1
        - rs2_val == 4: 1
        - rs2_val == 8: 1
        - rs2_val == 16: 2
        - rs2_val == 32: 1
        - rs2_val == 64: 1
        - rs2_val == 128: 1
        - rs2_val == 256: 2
        - rs2_val == 512: 4
        - rs2_val == 1024: 3
        - rs2_val == 2048: 1
        - rs2_val == 4096: 1
        - rs2_val == 8192: 1
        - rs2_val == 16384: 2
        - rs2_val == 32768: 1
        - rs2_val == 65536: 1
        - rs2_val == 131072: 2
        - rs2_val == 262144: 1
        - rs2_val == 524288: 1
        - rs2_val == 1048576: 1
        - rs2_val == 2097152: 1
        - rs2_val == 4194304: 2
        - rs2_val == 8388608: 2
        - rs2_val == 16777216: 1
        - rs2_val == 33554432: 1
        - rs2_val == 67108864: 1
        - rs2_val == 134217728: 1
        - rs2_val == 268435456: 1
        - rs2_val == 536870912: 1
        - rs2_val == 1073741824: 1
        - rs2_val == 2147483648: 1
        - rs2_val == 4294967294: 2
        - rs2_val == 4294967293: 1
        - rs2_val == 4294967291: 2
        - rs2_val == 4294967287: 1
        - rs2_val == 4294967279: 1
        - rs2_val == 4294967263: 1
        - rs2_val == 4294967231: 1
        - rs2_val == 4294967167: 2
        - rs2_val == 4294967039: 1
        - rs2_val == 4294966783: 1
        - rs2_val == 4294966271: 1
        - rs2_val == 4294965247: 1
        - rs2_val == 4294963199: 1
        - rs2_val == 4294959103: 3
        - rs2_val == 4294950911: 1
        - rs2_val == 4294934527: 1
        - rs2_val == 4294901759: 1
        - rs2_val == 4294836223: 2
        - rs2_val == 4294705151: 1
        - rs2_val == 4294443007: 1
        - rs2_val == 4293918719: 1
        - rs2_val == 4292870143: 1
        - rs2_val == 4290772991: 1
        - rs2_val == 4286578687: 1
        - rs2_val == 4278190079: 1
        - rs2_val == 4261412863: 2
        - rs2_val == 4227858431: 2
        - rs2_val == 4160749567: 1
        - rs2_val == 4026531839: 2
        - rs2_val == 3758096383: 1
        - rs2_val == 3221225471: 3
        - rs2_val == 2147483647: 1
        - rs2_val == 1431655765: 1
        - rs2_val == 2863311530: 1
        - rs1_val == 1: 2
        - rs1_val == 2: 1
        - rs1_val == 4: 2
        - rs1_val == 8: 2
        - rs1_val == 16: 1
        - rs1_val == 32: 1
        - rs1_val == 64: 3
        - rs1_val == 128: 1
        - rs1_val == 256: 1
        - rs1_val == 512: 2
        - rs1_val == 1024: 1
        - rs1_val == 2048: 1
        - rs1_val == 4096: 2
        - rs1_val == 8192: 1
        - rs1_val == 16384: 1
        - rs1_val == 32768: 2
        - rs1_val == 65536: 2
        - rs1_val == 131072: 2
        - rs1_val == 262144: 1
        - rs1_val == 524288: 1
        - rs1_val == 1048576: 1
        - rs1_val == 2097152: 1
        - rs1_val == 4194304: 1
        - rs1_val == 8388608: 1
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 2
        - rs1_val == 67108864: 1
        - rs1_val == 134217728: 3
        - rs1_val == 268435456: 1
        - rs1_val == 536870912: 1
        - rs1_val == 1073741824: 1
        - rs1_val == 2147483648: 2
        - rs1_val == 4294967294: 2
        - rs1_val == 4294967293: 2
        - rs1_val == 4294967291: 1
        - rs1_val == 4294967287: 2
        - rs1_val == 4294967279: 1
        - rs1_val == 4294967263: 1
        - rs1_val == 4294967231: 2
        - rs1_val == 4294967167: 1
        - rs1_val == 4294967039: 1
        - rs1_val == 4294966783: 1
        - rs1_val == 4294966271: 2
        - rs1_val == 4294965247: 1
        - rs1_val == 4294963199: 1
        - rs1_val == 4294959103: 2
        - rs1_val == 4294950911: 1
        - rs1_val == 4294934527: 1
        - rs1_val == 4294901759: 1
        - rs1_val == 4294836223: 2
        - rs1_val == 4294705151: 1
        - rs1_val == 4294443007: 1
        - rs1_val == 4293918719: 2
        - rs1_val == 4292870143: 2
        - rs1_val == 4290772991: 2
        - rs1_val == 4286578687: 1
        - rs1_val == 4278190079: 1
        - rs1_val == 4261412863: 1
        - rs1_val == 4227858431: 1
        - rs1_val == 4160749567: 1
        - rs1_val == 4026531839: 1
        - rs1_val == 3758096383: 1
        - rs1_val == 3221225471: 2
        - rs1_val == 2147483647: 2
        - rs1_val == 1431655765: 1
        - rs1_val == 2863311530: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">blt</td>
          <td class="col-result">209/209</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 209/209
opcode:
     coverage: 1/1
     detail:
        - blt: 102
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 71
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rs2:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 71
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 2/2
     detail:
        - rs1 == rs2: 1
        - rs1 != rs2: 101
val_comb:
     coverage: 142/142
     detail:
        - rs1_val > 0 and rs2_val > 0 and imm_val & 0x03 == 0: 16
        - rs1_val > 0 and rs2_val < 0 and imm_val & 0x03 == 0: 17
        - rs1_val < 0 and rs2_val < 0 and imm_val & 0x03 == 0: 20
        - rs1_val < 0 and rs2_val > 0 and imm_val & 0x03 == 0: 12
        - rs1_val == rs2_val and imm_val > 0 and imm_val & 0x03 == 0: 1
        - rs1_val == rs2_val and imm_val < 0 and imm_val & 0x03 == 0: 2
        - rs1_val > rs2_val and imm_val > 0 and imm_val & 0x03 == 0: 21
        - rs1_val > rs2_val and imm_val < 0 and imm_val & 0x03 == 0: 13
        - rs1_val < rs2_val and imm_val > 0 and imm_val & 0x03 == 0: 19
        - rs1_val < rs2_val and imm_val < 0 and imm_val & 0x03 == 0: 12
        - rs2_val == 1: 1
        - rs2_val == 2: 1
        - rs2_val == 4: 1
        - rs2_val == 8: 1
        - rs2_val == 16: 2
        - rs2_val == 32: 1
        - rs2_val == 64: 1
        - rs2_val == 128: 1
        - rs2_val == 256: 1
        - rs2_val == 512: 1
        - rs2_val == 1024: 3
        - rs2_val == 2048: 1
        - rs2_val == 4096: 1
        - rs2_val == 8192: 1
        - rs2_val == 16384: 1
        - rs2_val == 32768: 1
        - rs2_val == 65536: 1
        - rs2_val == 131072: 1
        - rs2_val == 262144: 1
        - rs2_val == 524288: 1
        - rs2_val == 1048576: 1
        - rs2_val == 2097152: 1
        - rs2_val == 4194304: 1
        - rs2_val == 8388608: 1
        - rs2_val == 16777216: 2
        - rs2_val == 33554432: 2
        - rs2_val == 67108864: 1
        - rs2_val == 134217728: 1
        - rs2_val == 268435456: 1
        - rs2_val == 536870912: 2
        - rs2_val == 1073741824: 2
        - rs2_val == -2147483648: 1
        - rs2_val == -2: 1
        - rs2_val == -3: 1
        - rs2_val == -5: 1
        - rs2_val == -9: 1
        - rs2_val == -17: 2
        - rs2_val == -33: 1
        - rs2_val == -65: 1
        - rs2_val == -129: 1
        - rs2_val == -257: 1
        - rs2_val == -513: 1
        - rs2_val == -1025: 1
        - rs2_val == -2049: 1
        - rs2_val == -4097: 1
        - rs2_val == -8193: 1
        - rs2_val == -16385: 2
        - rs2_val == -32769: 1
        - rs2_val == -65537: 1
        - rs2_val == -131073: 1
        - rs2_val == -262145: 1
        - rs2_val == -524289: 3
        - rs2_val == -1048577: 2
        - rs2_val == -2097153: 1
        - rs2_val == -4194305: 2
        - rs2_val == -8388609: 2
        - rs2_val == -16777217: 1
        - rs2_val == -33554433: 1
        - rs2_val == -67108865: 1
        - rs2_val == -134217729: 1
        - rs2_val == -268435457: 1
        - rs2_val == -536870913: 2
        - rs2_val == -1073741825: 2
        - rs2_val == 2147483647: 1
        - rs2_val == 1431655765: 1
        - rs2_val == -1431655766: 1
        - rs1_val == 1: 1
        - rs1_val == 2: 2
        - rs1_val == 4: 2
        - rs1_val == 8: 2
        - rs1_val == 16: 1
        - rs1_val == 32: 2
        - rs1_val == 64: 1
        - rs1_val == 128: 1
        - rs1_val == 256: 1
        - rs1_val == 512: 1
        - rs1_val == 1024: 3
        - rs1_val == 2048: 1
        - rs1_val == 4096: 2
        - rs1_val == 8192: 2
        - rs1_val == 16384: 2
        - rs1_val == 32768: 1
        - rs1_val == 65536: 1
        - rs1_val == 131072: 2
        - rs1_val == 262144: 1
        - rs1_val == 524288: 2
        - rs1_val == 1048576: 1
        - rs1_val == 2097152: 3
        - rs1_val == 4194304: 2
        - rs1_val == 8388608: 1
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 1
        - rs1_val == 67108864: 1
        - rs1_val == 134217728: 1
        - rs1_val == 268435456: 1
        - rs1_val == 536870912: 2
        - rs1_val == 1073741824: 1
        - rs1_val == -2147483648: 1
        - rs1_val == -2: 1
        - rs1_val == -3: 1
        - rs1_val == -5: 1
        - rs1_val == -9: 1
        - rs1_val == -17: 1
        - rs1_val == -33: 1
        - rs1_val == -65: 2
        - rs1_val == -129: 1
        - rs1_val == -257: 1
        - rs1_val == -513: 1
        - rs1_val == -1025: 1
        - rs1_val == -2049: 2
        - rs1_val == -4097: 1
        - rs1_val == -8193: 3
        - rs1_val == -16385: 1
        - rs1_val == -32769: 1
        - rs1_val == -65537: 1
        - rs1_val == -131073: 1
        - rs1_val == -262145: 1
        - rs1_val == -524289: 2
        - rs1_val == -1048577: 2
        - rs1_val == -2097153: 1
        - rs1_val == -4194305: 1
        - rs1_val == -8388609: 4
        - rs1_val == -16777217: 1
        - rs1_val == -33554433: 1
        - rs1_val == -67108865: 1
        - rs1_val == -134217729: 2
        - rs1_val == -268435457: 1
        - rs1_val == -536870913: 1
        - rs1_val == -1073741825: 1
        - rs1_val == 2147483647: 1
        - rs1_val == 1431655765: 1
        - rs1_val == -1431655766: 2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">bltu</td>
          <td class="col-result">206/206</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 206/206
opcode:
     coverage: 1/1
     detail:
        - bltu: 99
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 68
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rs2:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 68
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 2/2
     detail:
        - rs1 == rs2: 1
        - rs1 != rs2: 98
val_comb:
     coverage: 139/139
     detail:
        - rs1_val > 0 and rs2_val > 0: 96
        - rs1_val > 0 and rs2_val > 0 and rs1_val == rs2_val and imm_val > 0: 2
        - rs1_val > 0 and rs2_val > 0 and rs1_val == rs2_val and imm_val < 0: 2
        - rs1_val > 0 and rs2_val > 0 and rs1_val > rs2_val and imm_val > 0: 29
        - rs1_val > 0 and rs2_val > 0 and rs1_val > rs2_val and imm_val < 0: 17
        - rs1_val > 0 and rs2_val > 0 and rs1_val < rs2_val and imm_val > 0: 26
        - rs1_val > 0 and rs2_val > 0 and rs1_val < rs2_val and imm_val < 0: 20
        - rs2_val == 1: 1
        - rs2_val == 2: 2
        - rs2_val == 4: 1
        - rs2_val == 8: 1
        - rs2_val == 16: 1
        - rs2_val == 32: 2
        - rs2_val == 64: 1
        - rs2_val == 128: 1
        - rs2_val == 256: 1
        - rs2_val == 512: 1
        - rs2_val == 1024: 1
        - rs2_val == 2048: 2
        - rs2_val == 4096: 1
        - rs2_val == 8192: 1
        - rs2_val == 16384: 1
        - rs2_val == 32768: 1
        - rs2_val == 65536: 1
        - rs2_val == 131072: 1
        - rs2_val == 262144: 2
        - rs2_val == 524288: 1
        - rs2_val == 1048576: 1
        - rs2_val == 2097152: 2
        - rs2_val == 4194304: 1
        - rs2_val == 8388608: 1
        - rs2_val == 16777216: 1
        - rs2_val == 33554432: 1
        - rs2_val == 67108864: 1
        - rs2_val == 134217728: 1
        - rs2_val == 268435456: 1
        - rs2_val == 536870912: 1
        - rs2_val == 1073741824: 1
        - rs2_val == 2147483648: 1
        - rs2_val == 4294967294: 2
        - rs2_val == 4294967293: 1
        - rs2_val == 4294967291: 1
        - rs2_val == 4294967287: 1
        - rs2_val == 4294967279: 1
        - rs2_val == 4294967263: 1
        - rs2_val == 4294967231: 1
        - rs2_val == 4294967167: 1
        - rs2_val == 4294967039: 1
        - rs2_val == 4294966783: 2
        - rs2_val == 4294966271: 1
        - rs2_val == 4294965247: 3
        - rs2_val == 4294963199: 1
        - rs2_val == 4294959103: 1
        - rs2_val == 4294950911: 1
        - rs2_val == 4294934527: 1
        - rs2_val == 4294901759: 1
        - rs2_val == 4294836223: 1
        - rs2_val == 4294705151: 1
        - rs2_val == 4294443007: 1
        - rs2_val == 4293918719: 1
        - rs2_val == 4292870143: 1
        - rs2_val == 4290772991: 1
        - rs2_val == 4286578687: 1
        - rs2_val == 4278190079: 1
        - rs2_val == 4261412863: 1
        - rs2_val == 4227858431: 1
        - rs2_val == 4160749567: 1
        - rs2_val == 4026531839: 1
        - rs2_val == 3758096383: 3
        - rs2_val == 3221225471: 2
        - rs2_val == 2147483647: 1
        - rs2_val == 1431655765: 3
        - rs2_val == 2863311530: 2
        - rs1_val == 1: 1
        - rs1_val == 2: 1
        - rs1_val == 4: 1
        - rs1_val == 8: 1
        - rs1_val == 16: 2
        - rs1_val == 32: 2
        - rs1_val == 64: 1
        - rs1_val == 128: 2
        - rs1_val == 256: 1
        - rs1_val == 512: 1
        - rs1_val == 1024: 2
        - rs1_val == 2048: 1
        - rs1_val == 4096: 1
        - rs1_val == 8192: 2
        - rs1_val == 16384: 3
        - rs1_val == 32768: 1
        - rs1_val == 65536: 2
        - rs1_val == 131072: 1
        - rs1_val == 262144: 3
        - rs1_val == 524288: 2
        - rs1_val == 1048576: 1
        - rs1_val == 2097152: 2
        - rs1_val == 4194304: 1
        - rs1_val == 8388608: 1
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 2
        - rs1_val == 67108864: 1
        - rs1_val == 134217728: 1
        - rs1_val == 268435456: 2
        - rs1_val == 536870912: 2
        - rs1_val == 1073741824: 1
        - rs1_val == 2147483648: 1
        - rs1_val == 4294967294: 2
        - rs1_val == 4294967293: 1
        - rs1_val == 4294967291: 1
        - rs1_val == 4294967287: 2
        - rs1_val == 4294967279: 1
        - rs1_val == 4294967263: 1
        - rs1_val == 4294967231: 1
        - rs1_val == 4294967167: 1
        - rs1_val == 4294967039: 1
        - rs1_val == 4294966783: 1
        - rs1_val == 4294966271: 1
        - rs1_val == 4294965247: 1
        - rs1_val == 4294963199: 1
        - rs1_val == 4294959103: 1
        - rs1_val == 4294950911: 1
        - rs1_val == 4294934527: 1
        - rs1_val == 4294901759: 1
        - rs1_val == 4294836223: 1
        - rs1_val == 4294705151: 1
        - rs1_val == 4294443007: 1
        - rs1_val == 4293918719: 1
        - rs1_val == 4292870143: 1
        - rs1_val == 4290772991: 1
        - rs1_val == 4286578687: 1
        - rs1_val == 4278190079: 1
        - rs1_val == 4261412863: 1
        - rs1_val == 4227858431: 1
        - rs1_val == 4160749567: 1
        - rs1_val == 4026531839: 2
        - rs1_val == 3758096383: 1
        - rs1_val == 3221225471: 3
        - rs1_val == 2147483647: 1
        - rs1_val == 1431655765: 2
        - rs1_val == 2863311530: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">bne</td>
          <td class="col-result">209/209</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 209/209
opcode:
     coverage: 1/1
     detail:
        - bne: 99
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 68
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rs2:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 68
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 2/2
     detail:
        - rs1 == rs2: 1
        - rs1 != rs2: 98
val_comb:
     coverage: 142/142
     detail:
        - rs1_val > 0 and rs2_val > 0 and imm_val & 0x03 == 0: 13
        - rs1_val > 0 and rs2_val < 0 and imm_val & 0x03 == 0: 12
        - rs1_val < 0 and rs2_val < 0 and imm_val & 0x03 == 0: 18
        - rs1_val < 0 and rs2_val > 0 and imm_val & 0x03 == 0: 17
        - rs1_val == rs2_val and imm_val > 0 and imm_val & 0x03 == 0: 1
        - rs1_val == rs2_val and imm_val < 0 and imm_val & 0x03 == 0: 2
        - rs1_val > rs2_val and imm_val > 0 and imm_val & 0x03 == 0: 21
        - rs1_val > rs2_val and imm_val < 0 and imm_val & 0x03 == 0: 11
        - rs1_val < rs2_val and imm_val > 0 and imm_val & 0x03 == 0: 15
        - rs1_val < rs2_val and imm_val < 0 and imm_val & 0x03 == 0: 12
        - rs2_val == 1: 1
        - rs2_val == 2: 1
        - rs2_val == 4: 1
        - rs2_val == 8: 1
        - rs2_val == 16: 2
        - rs2_val == 32: 2
        - rs2_val == 64: 1
        - rs2_val == 128: 4
        - rs2_val == 256: 2
        - rs2_val == 512: 1
        - rs2_val == 1024: 1
        - rs2_val == 2048: 1
        - rs2_val == 4096: 2
        - rs2_val == 8192: 1
        - rs2_val == 16384: 1
        - rs2_val == 32768: 3
        - rs2_val == 65536: 3
        - rs2_val == 131072: 1
        - rs2_val == 262144: 1
        - rs2_val == 524288: 1
        - rs2_val == 1048576: 1
        - rs2_val == 2097152: 1
        - rs2_val == 4194304: 1
        - rs2_val == 8388608: 1
        - rs2_val == 16777216: 1
        - rs2_val == 33554432: 1
        - rs2_val == 67108864: 1
        - rs2_val == 134217728: 1
        - rs2_val == 268435456: 1
        - rs2_val == 536870912: 1
        - rs2_val == 1073741824: 1
        - rs2_val == -2147483648: 1
        - rs2_val == -2: 1
        - rs2_val == -3: 1
        - rs2_val == -5: 4
        - rs2_val == -9: 2
        - rs2_val == -17: 1
        - rs2_val == -33: 1
        - rs2_val == -65: 3
        - rs2_val == -129: 1
        - rs2_val == -257: 1
        - rs2_val == -513: 1
        - rs2_val == -1025: 1
        - rs2_val == -2049: 1
        - rs2_val == -4097: 1
        - rs2_val == -8193: 1
        - rs2_val == -16385: 1
        - rs2_val == -32769: 1
        - rs2_val == -65537: 1
        - rs2_val == -131073: 1
        - rs2_val == -262145: 1
        - rs2_val == -524289: 1
        - rs2_val == -1048577: 1
        - rs2_val == -2097153: 2
        - rs2_val == -4194305: 2
        - rs2_val == -8388609: 1
        - rs2_val == -16777217: 2
        - rs2_val == -33554433: 1
        - rs2_val == -67108865: 1
        - rs2_val == -134217729: 2
        - rs2_val == -268435457: 1
        - rs2_val == -536870913: 1
        - rs2_val == -1073741825: 1
        - rs2_val == 2147483647: 1
        - rs2_val == 1431655765: 1
        - rs2_val == -1431655766: 1
        - rs1_val == 1: 1
        - rs1_val == 2: 1
        - rs1_val == 4: 1
        - rs1_val == 8: 1
        - rs1_val == 16: 2
        - rs1_val == 32: 1
        - rs1_val == 64: 1
        - rs1_val == 128: 1
        - rs1_val == 256: 3
        - rs1_val == 512: 1
        - rs1_val == 1024: 1
        - rs1_val == 2048: 1
        - rs1_val == 4096: 1
        - rs1_val == 8192: 1
        - rs1_val == 16384: 2
        - rs1_val == 32768: 1
        - rs1_val == 65536: 1
        - rs1_val == 131072: 1
        - rs1_val == 262144: 1
        - rs1_val == 524288: 2
        - rs1_val == 1048576: 2
        - rs1_val == 2097152: 1
        - rs1_val == 4194304: 2
        - rs1_val == 8388608: 1
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 1
        - rs1_val == 67108864: 2
        - rs1_val == 134217728: 2
        - rs1_val == 268435456: 1
        - rs1_val == 536870912: 2
        - rs1_val == 1073741824: 1
        - rs1_val == -2147483648: 1
        - rs1_val == -2: 2
        - rs1_val == -3: 1
        - rs1_val == -5: 3
        - rs1_val == -9: 1
        - rs1_val == -17: 1
        - rs1_val == -33: 2
        - rs1_val == -65: 1
        - rs1_val == -129: 1
        - rs1_val == -257: 1
        - rs1_val == -513: 1
        - rs1_val == -1025: 1
        - rs1_val == -2049: 1
        - rs1_val == -4097: 1
        - rs1_val == -8193: 1
        - rs1_val == -16385: 1
        - rs1_val == -32769: 1
        - rs1_val == -65537: 2
        - rs1_val == -131073: 1
        - rs1_val == -262145: 2
        - rs1_val == -524289: 2
        - rs1_val == -1048577: 1
        - rs1_val == -2097153: 1
        - rs1_val == -4194305: 1
        - rs1_val == -8388609: 1
        - rs1_val == -16777217: 2
        - rs1_val == -33554433: 3
        - rs1_val == -67108865: 1
        - rs1_val == -134217729: 1
        - rs1_val == -268435457: 1
        - rs1_val == -536870913: 2
        - rs1_val == -1073741825: 2
        - rs1_val == 2147483647: 2
        - rs1_val == 1431655765: 2
        - rs1_val == -1431655766: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">lhu-align</td>
          <td class="col-result">77/77</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 77/77
opcode:
     coverage: 1/1
     detail:
        - lhu: 34
rs1:
     coverage: 31/31
     detail:
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 3
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 2
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 3
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 2/2
     detail:
        - rs1 == rd: 1
        - rs1 != rd: 33
val_comb:
     coverage: 11/11
     detail:
        - ea_align == 0 and (imm_val % 4) == 0: 26
        - ea_align == 0 and (imm_val % 4) == 1: 2
        - ea_align == 0 and (imm_val % 4) == 2: 1
        - ea_align == 0 and (imm_val % 4) == 3: 1
        - ea_align == 2 and (imm_val % 4) == 0: 1
        - ea_align == 2 and (imm_val % 4) == 1: 1
        - ea_align == 2 and (imm_val % 4) == 2: 1
        - ea_align == 2 and (imm_val % 4) == 3: 1
        - imm_val > 0: 5
        - imm_val < 0: 28
        - imm_val == 0: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">lh-align</td>
          <td class="col-result">77/77</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 77/77
opcode:
     coverage: 1/1
     detail:
        - lh: 34
rs1:
     coverage: 31/31
     detail:
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 3
        - x11: 1
        - x12: 2
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 3
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 2/2
     detail:
        - rs1 == rd: 1
        - rs1 != rd: 33
val_comb:
     coverage: 11/11
     detail:
        - ea_align == 0 and (imm_val % 4) == 0: 26
        - ea_align == 0 and (imm_val % 4) == 1: 2
        - ea_align == 0 and (imm_val % 4) == 2: 1
        - ea_align == 0 and (imm_val % 4) == 3: 1
        - ea_align == 2 and (imm_val % 4) == 0: 1
        - ea_align == 2 and (imm_val % 4) == 1: 1
        - ea_align == 2 and (imm_val % 4) == 2: 1
        - ea_align == 2 and (imm_val % 4) == 3: 1
        - imm_val > 0: 6
        - imm_val < 0: 27
        - imm_val == 0: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">lbu-align</td>
          <td class="col-result">85/85</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 85/85
opcode:
     coverage: 1/1
     detail:
        - lbu: 34
rs1:
     coverage: 31/31
     detail:
        - x1: 1
        - x2: 2
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 3
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 3
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 2/2
     detail:
        - rs1 == rd: 1
        - rs1 != rd: 33
val_comb:
     coverage: 19/19
     detail:
        - ea_align == 0 and (imm_val % 4) == 0: 18
        - ea_align == 0 and (imm_val % 4) == 1: 2
        - ea_align == 0 and (imm_val % 4) == 2: 1
        - ea_align == 0 and (imm_val % 4) == 3: 1
        - ea_align == 2 and (imm_val % 4) == 0: 1
        - ea_align == 2 and (imm_val % 4) == 1: 1
        - ea_align == 2 and (imm_val % 4) == 2: 1
        - ea_align == 2 and (imm_val % 4) == 3: 1
        - ea_align == 1 and (imm_val % 4) == 0: 1
        - ea_align == 1 and (imm_val % 4) == 1: 1
        - ea_align == 1 and (imm_val % 4) == 2: 1
        - ea_align == 1 and (imm_val % 4) == 3: 1
        - ea_align == 3 and (imm_val % 4) == 0: 1
        - ea_align == 3 and (imm_val % 4) == 1: 1
        - ea_align == 3 and (imm_val % 4) == 2: 1
        - ea_align == 3 and (imm_val % 4) == 3: 1
        - imm_val > 0: 9
        - imm_val < 0: 24
        - imm_val == 0: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">lb-align</td>
          <td class="col-result">85/85</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 85/85
opcode:
     coverage: 1/1
     detail:
        - lb: 34
rs1:
     coverage: 31/31
     detail:
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 3
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 2
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 3
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 2/2
     detail:
        - rs1 == rd: 1
        - rs1 != rd: 33
val_comb:
     coverage: 19/19
     detail:
        - ea_align == 0 and (imm_val % 4) == 0: 18
        - ea_align == 0 and (imm_val % 4) == 1: 2
        - ea_align == 0 and (imm_val % 4) == 2: 1
        - ea_align == 0 and (imm_val % 4) == 3: 1
        - ea_align == 2 and (imm_val % 4) == 0: 1
        - ea_align == 2 and (imm_val % 4) == 1: 1
        - ea_align == 2 and (imm_val % 4) == 2: 1
        - ea_align == 2 and (imm_val % 4) == 3: 1
        - ea_align == 1 and (imm_val % 4) == 0: 1
        - ea_align == 1 and (imm_val % 4) == 1: 1
        - ea_align == 1 and (imm_val % 4) == 2: 1
        - ea_align == 1 and (imm_val % 4) == 3: 1
        - ea_align == 3 and (imm_val % 4) == 0: 1
        - ea_align == 3 and (imm_val % 4) == 1: 1
        - ea_align == 3 and (imm_val % 4) == 2: 1
        - ea_align == 3 and (imm_val % 4) == 3: 1
        - imm_val > 0: 9
        - imm_val < 0: 24
        - imm_val == 0: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">lw-align</td>
          <td class="col-result">73/73</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 73/73
opcode:
     coverage: 1/1
     detail:
        - lw: 34
rs1:
     coverage: 31/31
     detail:
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 3
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 2
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 3
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 2/2
     detail:
        - rs1 == rd: 1
        - rs1 != rd: 33
val_comb:
     coverage: 7/7
     detail:
        - ea_align == 0 and (imm_val % 4) == 0: 30
        - ea_align == 0 and (imm_val % 4) == 1: 2
        - ea_align == 0 and (imm_val % 4) == 2: 1
        - ea_align == 0 and (imm_val % 4) == 3: 1
        - imm_val > 0: 4
        - imm_val < 0: 29
        - imm_val == 0: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">sh-align</td>
          <td class="col-result">145/145</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 145/145
opcode:
     coverage: 1/1
     detail:
        - sh: 70
rs1:
     coverage: 31/31
     detail:
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 39
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 2
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rs2:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 39
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 1/1
     detail:
        - rs1 != rs2: 70
val_comb:
     coverage: 80/80
     detail:
        - rs2_val == (-2**(xlen-1)): 1
        - rs2_val == 0: 2
        - rs2_val == (2**(xlen-1)-1): 1
        - rs2_val == 1: 1
        - ea_align == 0 and (imm_val % 4) == 0: 22
        - ea_align == 0 and (imm_val % 4) == 1: 10
        - ea_align == 0 and (imm_val % 4) == 2: 13
        - ea_align == 0 and (imm_val % 4) == 3: 21
        - ea_align == 2 and (imm_val % 4) == 0: 1
        - ea_align == 2 and (imm_val % 4) == 1: 1
        - ea_align == 2 and (imm_val % 4) == 2: 1
        - ea_align == 2 and (imm_val % 4) == 3: 1
        - imm_val > 0: 35
        - imm_val < 0: 32
        - imm_val == 0: 3
        - rs2_val == 2: 1
        - rs2_val == 4: 1
        - rs2_val == 8: 1
        - rs2_val == 16: 1
        - rs2_val == 32: 1
        - rs2_val == 64: 1
        - rs2_val == 128: 1
        - rs2_val == 256: 1
        - rs2_val == 512: 1
        - rs2_val == 1024: 1
        - rs2_val == 2048: 1
        - rs2_val == 4096: 1
        - rs2_val == 8192: 1
        - rs2_val == 16384: 1
        - rs2_val == 32768: 1
        - rs2_val == 65536: 1
        - rs2_val == 131072: 1
        - rs2_val == 262144: 1
        - rs2_val == 524288: 1
        - rs2_val == 1048576: 1
        - rs2_val == 2097152: 1
        - rs2_val == 4194304: 1
        - rs2_val == 8388608: 1
        - rs2_val == 16777216: 1
        - rs2_val == 33554432: 1
        - rs2_val == 67108864: 1
        - rs2_val == 134217728: 1
        - rs2_val == 268435456: 1
        - rs2_val == 536870912: 1
        - rs2_val == 1073741824: 1
        - rs2_val == -2147483648: 1
        - rs2_val == -2: 1
        - rs2_val == -3: 1
        - rs2_val == -5: 1
        - rs2_val == -9: 1
        - rs2_val == -17: 1
        - rs2_val == -33: 1
        - rs2_val == -65: 1
        - rs2_val == -129: 1
        - rs2_val == -257: 1
        - rs2_val == -513: 1
        - rs2_val == -1025: 1
        - rs2_val == -2049: 1
        - rs2_val == -4097: 1
        - rs2_val == -8193: 1
        - rs2_val == -16385: 1
        - rs2_val == -32769: 1
        - rs2_val == -65537: 1
        - rs2_val == -131073: 1
        - rs2_val == -262145: 1
        - rs2_val == -524289: 1
        - rs2_val == -1048577: 1
        - rs2_val == -2097153: 1
        - rs2_val == -4194305: 1
        - rs2_val == -8388609: 1
        - rs2_val == -16777217: 1
        - rs2_val == -33554433: 1
        - rs2_val == -67108865: 1
        - rs2_val == -134217729: 1
        - rs2_val == -268435457: 1
        - rs2_val == -536870913: 1
        - rs2_val == -1073741825: 1
        - rs2_val == 2147483647: 1
        - rs2_val == 1431655765: 1
        - rs2_val == -1431655766: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">sb-align</td>
          <td class="col-result">153/153</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 153/153
opcode:
     coverage: 1/1
     detail:
        - sb: 71
rs1:
     coverage: 31/31
     detail:
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 40
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 2
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rs2:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 40
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 1/1
     detail:
        - rs1 != rs2: 71
val_comb:
     coverage: 88/88
     detail:
        - rs2_val == (-2**(xlen-1)): 1
        - rs2_val == 0: 2
        - rs2_val == (2**(xlen-1)-1): 1
        - rs2_val == 1: 1
        - ea_align == 0 and (imm_val % 4) == 0: 17
        - ea_align == 0 and (imm_val % 4) == 1: 10
        - ea_align == 0 and (imm_val % 4) == 2: 8
        - ea_align == 0 and (imm_val % 4) == 3: 24
        - ea_align == 2 and (imm_val % 4) == 0: 1
        - ea_align == 2 and (imm_val % 4) == 1: 1
        - ea_align == 2 and (imm_val % 4) == 2: 1
        - ea_align == 2 and (imm_val % 4) == 3: 1
        - ea_align == 1 and (imm_val % 4) == 0: 1
        - ea_align == 1 and (imm_val % 4) == 1: 1
        - ea_align == 1 and (imm_val % 4) == 2: 1
        - ea_align == 1 and (imm_val % 4) == 3: 1
        - ea_align == 3 and (imm_val % 4) == 0: 1
        - ea_align == 3 and (imm_val % 4) == 1: 1
        - ea_align == 3 and (imm_val % 4) == 2: 1
        - ea_align == 3 and (imm_val % 4) == 3: 1
        - imm_val > 0: 40
        - imm_val < 0: 30
        - imm_val == 0: 1
        - rs2_val == 2: 1
        - rs2_val == 4: 1
        - rs2_val == 8: 1
        - rs2_val == 16: 1
        - rs2_val == 32: 1
        - rs2_val == 64: 1
        - rs2_val == 128: 1
        - rs2_val == 256: 1
        - rs2_val == 512: 1
        - rs2_val == 1024: 1
        - rs2_val == 2048: 1
        - rs2_val == 4096: 1
        - rs2_val == 8192: 1
        - rs2_val == 16384: 1
        - rs2_val == 32768: 1
        - rs2_val == 65536: 1
        - rs2_val == 131072: 1
        - rs2_val == 262144: 1
        - rs2_val == 524288: 1
        - rs2_val == 1048576: 1
        - rs2_val == 2097152: 1
        - rs2_val == 4194304: 1
        - rs2_val == 8388608: 1
        - rs2_val == 16777216: 1
        - rs2_val == 33554432: 2
        - rs2_val == 67108864: 1
        - rs2_val == 134217728: 1
        - rs2_val == 268435456: 1
        - rs2_val == 536870912: 1
        - rs2_val == 1073741824: 1
        - rs2_val == -2147483648: 1
        - rs2_val == -2: 1
        - rs2_val == -3: 1
        - rs2_val == -5: 1
        - rs2_val == -9: 1
        - rs2_val == -17: 1
        - rs2_val == -33: 1
        - rs2_val == -65: 1
        - rs2_val == -129: 1
        - rs2_val == -257: 1
        - rs2_val == -513: 1
        - rs2_val == -1025: 1
        - rs2_val == -2049: 1
        - rs2_val == -4097: 1
        - rs2_val == -8193: 1
        - rs2_val == -16385: 1
        - rs2_val == -32769: 1
        - rs2_val == -65537: 1
        - rs2_val == -131073: 1
        - rs2_val == -262145: 1
        - rs2_val == -524289: 1
        - rs2_val == -1048577: 1
        - rs2_val == -2097153: 1
        - rs2_val == -4194305: 1
        - rs2_val == -8388609: 1
        - rs2_val == -16777217: 1
        - rs2_val == -33554433: 1
        - rs2_val == -67108865: 1
        - rs2_val == -134217729: 1
        - rs2_val == -268435457: 1
        - rs2_val == -536870913: 1
        - rs2_val == -1073741825: 1
        - rs2_val == 2147483647: 1
        - rs2_val == 1431655765: 1
        - rs2_val == -1431655766: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">sw-align</td>
          <td class="col-result">141/141</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 141/141
opcode:
     coverage: 1/1
     detail:
        - sw: 69
rs1:
     coverage: 31/31
     detail:
        - x1: 1
        - x2: 1
        - x3: 2
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 38
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rs2:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 38
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 1/1
     detail:
        - rs1 != rs2: 69
val_comb:
     coverage: 76/76
     detail:
        - rs2_val == (-2**(xlen-1)): 1
        - rs2_val == 0: 2
        - rs2_val == (2**(xlen-1)-1): 1
        - rs2_val == 1: 1
        - ea_align == 0 and (imm_val % 4) == 0: 22
        - ea_align == 0 and (imm_val % 4) == 1: 12
        - ea_align == 0 and (imm_val % 4) == 2: 15
        - ea_align == 0 and (imm_val % 4) == 3: 20
        - imm_val > 0: 31
        - imm_val < 0: 37
        - imm_val == 0: 1
        - rs2_val == 2: 1
        - rs2_val == 4: 1
        - rs2_val == 8: 1
        - rs2_val == 16: 1
        - rs2_val == 32: 1
        - rs2_val == 64: 1
        - rs2_val == 128: 1
        - rs2_val == 256: 1
        - rs2_val == 512: 1
        - rs2_val == 1024: 1
        - rs2_val == 2048: 1
        - rs2_val == 4096: 1
        - rs2_val == 8192: 1
        - rs2_val == 16384: 1
        - rs2_val == 32768: 1
        - rs2_val == 65536: 1
        - rs2_val == 131072: 1
        - rs2_val == 262144: 1
        - rs2_val == 524288: 1
        - rs2_val == 1048576: 1
        - rs2_val == 2097152: 1
        - rs2_val == 4194304: 1
        - rs2_val == 8388608: 1
        - rs2_val == 16777216: 1
        - rs2_val == 33554432: 1
        - rs2_val == 67108864: 1
        - rs2_val == 134217728: 1
        - rs2_val == 268435456: 1
        - rs2_val == 536870912: 1
        - rs2_val == 1073741824: 1
        - rs2_val == -2147483648: 1
        - rs2_val == -2: 1
        - rs2_val == -3: 1
        - rs2_val == -5: 1
        - rs2_val == -9: 1
        - rs2_val == -17: 1
        - rs2_val == -33: 1
        - rs2_val == -65: 1
        - rs2_val == -129: 1
        - rs2_val == -257: 1
        - rs2_val == -513: 1
        - rs2_val == -1025: 1
        - rs2_val == -2049: 1
        - rs2_val == -4097: 1
        - rs2_val == -8193: 1
        - rs2_val == -16385: 1
        - rs2_val == -32769: 1
        - rs2_val == -65537: 1
        - rs2_val == -131073: 1
        - rs2_val == -262145: 1
        - rs2_val == -524289: 1
        - rs2_val == -1048577: 1
        - rs2_val == -2097153: 1
        - rs2_val == -4194305: 1
        - rs2_val == -8388609: 1
        - rs2_val == -16777217: 1
        - rs2_val == -33554433: 1
        - rs2_val == -67108865: 1
        - rs2_val == -134217729: 1
        - rs2_val == -268435457: 1
        - rs2_val == -536870913: 1
        - rs2_val == -1073741825: 1
        - rs2_val == 2147483647: 1
        - rs2_val == 1431655765: 1
        - rs2_val == -1431655766: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">auipc</td>
          <td class="col-result">36/36</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 36/36
opcode:
     coverage: 1/1
     detail:
        - auipc: 68
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 2
        - x2: 7
        - x3: 2
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 2
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 28
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
val_comb:
     coverage: 3/3
     detail:
        - imm_val == 0: 64
        - imm_val > 0: 4
        - imm_val == ((2**20)-1): 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">lui</td>
          <td class="col-result">36/36</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 36/36
opcode:
     coverage: 1/1
     detail:
        - lui: 33
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 2
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
val_comb:
     coverage: 3/3
     detail:
        - imm_val == 0: 31
        - imm_val > 0: 2
        - imm_val == ((2**20)-1): 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">jal</td>
          <td class="col-result">37/37</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 37/37
opcode:
     coverage: 1/1
     detail:
        - jal: 66
rd:
     coverage: 32/32
     detail:
        - x0: 34
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 2
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
val_comb:
     coverage: 4/4
     detail:
        - imm_val < 0: 2
        - imm_val > 0: 64
        - imm_val == (-(2**(18))): 1
        - imm_val == ((2**(18))): 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">jalr</td>
          <td class="col-result">94/94</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 94/94
opcode:
     coverage: 1/1
     detail:
        - jalr: 34
rs1:
     coverage: 31/31
     detail:
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 2
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 3
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 3
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 2/2
     detail:
        - rs1 == rd: 1
        - rs1 != rd: 33
val_comb:
     coverage: 28/28
     detail:
        - imm_val > 0: 14
        - imm_val < 0: 20
        - imm_val == 1: 2
        - imm_val == 2: 1
        - imm_val == 4: 1
        - imm_val == 8: 1
        - imm_val == 16: 1
        - imm_val == 32: 1
        - imm_val == 64: 1
        - imm_val == 128: 1
        - imm_val == 256: 1
        - imm_val == 512: 1
        - imm_val == 1024: 1
        - imm_val == -2048: 6
        - imm_val == -2: 1
        - imm_val == -3: 1
        - imm_val == -5: 1
        - imm_val == -9: 1
        - imm_val == -17: 1
        - imm_val == -33: 1
        - imm_val == -65: 1
        - imm_val == -129: 1
        - imm_val == -257: 1
        - imm_val == -513: 1
        - imm_val == -1025: 1
        - imm_val == 2047: 1
        - imm_val == 1365: 1
        - imm_val == -1366: 1
</br></div></td>
        </tr></tbody>
        
      </table>
        </results-table-body>
      </body></html>
