-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
-- Date        : Sat May 10 14:18:00 2025
-- Host        : 5CD322B22T running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_conv2d_edge_0_0_sim_netlist.vhdl
-- Design      : design_1_conv2d_edge_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_control_s_axi is
  port (
    ap_start : out STD_LOGIC;
    ap_enable_reg_pp0_iter0 : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    s_axi_control_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_RVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    input_r : out STD_LOGIC_VECTOR ( 63 downto 0 );
    output_r : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interrupt : out STD_LOGIC;
    ap_enable_reg_pp0_iter11 : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    ap_enable_reg_pp0_iter12 : in STD_LOGIC;
    ap_enable_reg_pp0_iter7 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter26 : in STD_LOGIC;
    ap_enable_reg_pp0_iter10 : in STD_LOGIC;
    ap_enable_reg_pp0_iter16 : in STD_LOGIC;
    ap_enable_reg_pp0_iter21 : in STD_LOGIC;
    ap_enable_reg_pp0_iter27 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    rewind_ap_ready_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter17 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    ap_enable_reg_pp0_iter22 : in STD_LOGIC;
    ap_enable_reg_pp0_iter14 : in STD_LOGIC;
    ap_enable_reg_pp0_iter15 : in STD_LOGIC;
    ap_enable_reg_pp0_iter13 : in STD_LOGIC;
    ap_enable_reg_pp0_iter19 : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    ap_enable_reg_pp0_iter6 : in STD_LOGIC;
    ap_enable_reg_pp0_iter24 : in STD_LOGIC;
    ap_enable_reg_pp0_iter20 : in STD_LOGIC;
    ap_enable_reg_pp0_iter25 : in STD_LOGIC;
    ap_enable_reg_pp0_iter18 : in STD_LOGIC;
    ap_enable_reg_pp0_iter8 : in STD_LOGIC;
    ap_enable_reg_pp0_iter23 : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_loop_exit_ready_pp0_iter27_reg : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_control_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_control_s_axi is
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_0 : STD_LOGIC;
  signal auto_restart_status_reg_n_0 : STD_LOGIC;
  signal \^input_r\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal int_ap_idle_i_2_n_0 : STD_LOGIC;
  signal int_ap_idle_i_3_n_0 : STD_LOGIC;
  signal int_ap_idle_i_4_n_0 : STD_LOGIC;
  signal int_ap_idle_i_5_n_0 : STD_LOGIC;
  signal int_ap_idle_i_6_n_0 : STD_LOGIC;
  signal int_ap_idle_i_7_n_0 : STD_LOGIC;
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_ready_i_1_n_0 : STD_LOGIC;
  signal int_ap_ready_i_2_n_0 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_input_r[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_input_r[63]_i_1_n_0\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr8_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal int_output_r : STD_LOGIC;
  signal int_output_r19_out : STD_LOGIC;
  signal int_task_ap_done : STD_LOGIC;
  signal int_task_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_task_ap_done_i_2_n_0 : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal \or\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or0_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or1_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or2_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^output_r\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_5_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_6_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal rdata_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[10]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[11]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[12]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[13]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[16]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[17]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[18]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[19]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[20]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[21]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[22]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[23]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[24]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[25]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[26]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[27]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[28]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[29]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[30]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[31]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[8]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[9]_i_2_n_0\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^s_axi_control_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_rvalid\ : STD_LOGIC;
  signal task_ap_done : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair3";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "rddata:100,rdidle:010,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "rddata:100,rdidle:010,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of int_ap_ready_i_2 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_ier[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_ier[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_input_r[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_input_r[10]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_input_r[11]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_input_r[12]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_input_r[13]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_input_r[14]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_input_r[15]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_input_r[16]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_input_r[17]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_input_r[18]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_input_r[19]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_input_r[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_input_r[20]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_input_r[21]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_input_r[22]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_input_r[23]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_input_r[24]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_input_r[25]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_input_r[26]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_input_r[27]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_input_r[28]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_input_r[29]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_input_r[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_input_r[30]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_input_r[31]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_input_r[32]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_input_r[33]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_input_r[34]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_input_r[35]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_input_r[36]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_input_r[37]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_input_r[38]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_input_r[39]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_input_r[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_input_r[40]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_input_r[41]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_input_r[42]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_input_r[43]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_input_r[44]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_input_r[45]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_input_r[46]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_input_r[47]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_input_r[48]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_input_r[49]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_input_r[4]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_input_r[50]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_input_r[51]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_input_r[52]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_input_r[53]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_input_r[54]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_input_r[55]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_input_r[56]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_input_r[57]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_input_r[58]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_input_r[59]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_input_r[5]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_input_r[60]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_input_r[61]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_input_r[62]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_input_r[63]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_input_r[6]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_input_r[7]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_input_r[8]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_input_r[9]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_output_r[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_output_r[10]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_output_r[11]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_output_r[12]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_output_r[13]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_output_r[14]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_output_r[15]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_output_r[16]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_output_r[17]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_output_r[18]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_output_r[19]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_output_r[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_output_r[20]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_output_r[21]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_output_r[22]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_output_r[23]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_output_r[24]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_output_r[25]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_output_r[26]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_output_r[27]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_output_r[28]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_output_r[29]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_output_r[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_output_r[30]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_output_r[31]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_output_r[32]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_output_r[33]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_output_r[34]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_output_r[35]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_output_r[36]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_output_r[37]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_output_r[38]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_output_r[39]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_output_r[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_output_r[40]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_output_r[41]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_output_r[42]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_output_r[43]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_output_r[44]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_output_r[45]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_output_r[46]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_output_r[47]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_output_r[48]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_output_r[49]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_output_r[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_output_r[50]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_output_r[51]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_output_r[52]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_output_r[53]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_output_r[54]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_output_r[55]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_output_r[56]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_output_r[57]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_output_r[58]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_output_r[59]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_output_r[5]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_output_r[60]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_output_r[61]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_output_r[62]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_output_r[63]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_output_r[6]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_output_r[7]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_output_r[8]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_output_r[9]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of int_task_ap_done_i_2 : label is "soft_lutpair2";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  ap_start <= \^ap_start\;
  input_r(63 downto 0) <= \^input_r\(63 downto 0);
  interrupt <= \^interrupt\;
  output_r(63 downto 0) <= \^output_r\(63 downto 0);
  s_axi_control_BVALID <= \^s_axi_control_bvalid\;
  s_axi_control_RVALID <= \^s_axi_control_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BFB"
    )
        port map (
      I0 => s_axi_control_RREADY,
      I1 => \^s_axi_control_rvalid\,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_ARVALID,
      O => rnext(1)
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_control_rvalid\,
      I3 => s_axi_control_RREADY,
      O => rnext(2)
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => reset
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => \^s_axi_control_rvalid\,
      R => reset
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA30BA3F"
    )
        port map (
      I0 => s_axi_control_BREADY,
      I1 => s_axi_control_AWVALID,
      I2 => \^fsm_onehot_wstate_reg[1]_0\,
      I3 => \^s_axi_control_bvalid\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[1]_i_1_n_0\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_control_AWVALID,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => \^s_axi_control_bvalid\,
      I3 => s_axi_control_BREADY,
      O => \FSM_onehot_wstate[3]_i_1_n_0\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => reset
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => reset
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_0\,
      Q => \^s_axi_control_bvalid\,
      R => reset
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_start\,
      I1 => rewind_ap_ready_reg,
      O => ap_enable_reg_pp0_iter0
    );
auto_restart_status_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => ap_idle,
      I1 => p_6_in(7),
      I2 => auto_restart_status_reg_n_0,
      O => auto_restart_status_i_1_n_0
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_0,
      Q => auto_restart_status_reg_n_0,
      R => reset
    );
int_ap_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => int_ap_idle_i_2_n_0,
      I1 => int_ap_idle_i_3_n_0,
      I2 => ap_enable_reg_pp0_iter11,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => ap_enable_reg_pp0_iter12,
      I5 => int_ap_idle_i_4_n_0,
      O => ap_idle
    );
int_ap_idle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => int_ap_idle_i_5_n_0,
      I1 => ap_enable_reg_pp0_iter7,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => ap_enable_reg_pp0_iter26,
      I4 => ap_enable_reg_pp0_iter10,
      I5 => int_ap_idle_i_6_n_0,
      O => int_ap_idle_i_2_n_0
    );
int_ap_idle_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter17,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_enable_reg_pp0_iter9,
      I3 => ap_enable_reg_pp0_iter22,
      I4 => int_ap_idle_i_7_n_0,
      O => int_ap_idle_i_3_n_0
    );
int_ap_idle_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5,
      I1 => ap_enable_reg_pp0_iter6,
      I2 => ap_enable_reg_pp0_iter24,
      I3 => ap_enable_reg_pp0_iter20,
      O => int_ap_idle_i_4_n_0
    );
int_ap_idle_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter25,
      I1 => ap_enable_reg_pp0_iter18,
      I2 => ap_enable_reg_pp0_iter8,
      I3 => ap_enable_reg_pp0_iter23,
      O => int_ap_idle_i_5_n_0
    );
int_ap_idle_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100000001"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter16,
      I1 => ap_enable_reg_pp0_iter21,
      I2 => ap_enable_reg_pp0_iter27,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \^ap_start\,
      I5 => rewind_ap_ready_reg,
      O => int_ap_idle_i_6_n_0
    );
int_ap_idle_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter14,
      I1 => ap_enable_reg_pp0_iter15,
      I2 => ap_enable_reg_pp0_iter13,
      I3 => ap_enable_reg_pp0_iter19,
      O => int_ap_idle_i_7_n_0
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_6_in(2),
      R => reset
    );
int_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75553000"
    )
        port map (
      I0 => int_ap_ready_i_2_n_0,
      I1 => p_6_in(7),
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => int_ap_ready,
      O => int_ap_ready_i_1_n_0
    );
int_ap_ready_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      I4 => s_axi_control_ARVALID,
      O => int_ap_ready_i_2_n_0
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_0,
      Q => int_ap_ready,
      R => reset
    );
int_ap_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => p_6_in(7),
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => int_ap_start5_out,
      I4 => \^ap_start\,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \int_ier[1]_i_2_n_0\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => \^ap_start\,
      R => reset
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \int_ier[1]_i_2_n_0\,
      I4 => p_6_in(7),
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => p_6_in(7),
      R => reset
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \int_ier[1]_i_2_n_0\,
      I4 => p_5_in(0),
      O => int_gie_i_1_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => p_5_in(0),
      R => reset
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \int_ier[1]_i_2_n_0\,
      I4 => p_4_in(0),
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \int_ier[1]_i_2_n_0\,
      I4 => p_4_in(1),
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_control_WVALID,
      I4 => \waddr_reg_n_0_[4]\,
      O => \int_ier[1]_i_2_n_0\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => p_4_in(0),
      R => reset
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => p_4_in(1),
      R => reset
    );
\int_input_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^input_r\(0),
      O => or2_out(0)
    );
\int_input_r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^input_r\(10),
      O => or2_out(10)
    );
\int_input_r[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^input_r\(11),
      O => or2_out(11)
    );
\int_input_r[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^input_r\(12),
      O => or2_out(12)
    );
\int_input_r[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^input_r\(13),
      O => or2_out(13)
    );
\int_input_r[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^input_r\(14),
      O => or2_out(14)
    );
\int_input_r[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^input_r\(15),
      O => or2_out(15)
    );
\int_input_r[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^input_r\(16),
      O => or2_out(16)
    );
\int_input_r[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^input_r\(17),
      O => or2_out(17)
    );
\int_input_r[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^input_r\(18),
      O => or2_out(18)
    );
\int_input_r[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^input_r\(19),
      O => or2_out(19)
    );
\int_input_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^input_r\(1),
      O => or2_out(1)
    );
\int_input_r[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^input_r\(20),
      O => or2_out(20)
    );
\int_input_r[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^input_r\(21),
      O => or2_out(21)
    );
\int_input_r[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^input_r\(22),
      O => or2_out(22)
    );
\int_input_r[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^input_r\(23),
      O => or2_out(23)
    );
\int_input_r[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^input_r\(24),
      O => or2_out(24)
    );
\int_input_r[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^input_r\(25),
      O => or2_out(25)
    );
\int_input_r[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^input_r\(26),
      O => or2_out(26)
    );
\int_input_r[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^input_r\(27),
      O => or2_out(27)
    );
\int_input_r[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^input_r\(28),
      O => or2_out(28)
    );
\int_input_r[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^input_r\(29),
      O => or2_out(29)
    );
\int_input_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^input_r\(2),
      O => or2_out(2)
    );
\int_input_r[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^input_r\(30),
      O => or2_out(30)
    );
\int_input_r[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      I5 => s_axi_control_WVALID,
      O => \int_input_r[31]_i_1_n_0\
    );
\int_input_r[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^input_r\(31),
      O => or2_out(31)
    );
\int_input_r[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^input_r\(32),
      O => or1_out(0)
    );
\int_input_r[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^input_r\(33),
      O => or1_out(1)
    );
\int_input_r[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^input_r\(34),
      O => or1_out(2)
    );
\int_input_r[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^input_r\(35),
      O => or1_out(3)
    );
\int_input_r[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^input_r\(36),
      O => or1_out(4)
    );
\int_input_r[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^input_r\(37),
      O => or1_out(5)
    );
\int_input_r[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^input_r\(38),
      O => or1_out(6)
    );
\int_input_r[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^input_r\(39),
      O => or1_out(7)
    );
\int_input_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^input_r\(3),
      O => or2_out(3)
    );
\int_input_r[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^input_r\(40),
      O => or1_out(8)
    );
\int_input_r[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^input_r\(41),
      O => or1_out(9)
    );
\int_input_r[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^input_r\(42),
      O => or1_out(10)
    );
\int_input_r[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^input_r\(43),
      O => or1_out(11)
    );
\int_input_r[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^input_r\(44),
      O => or1_out(12)
    );
\int_input_r[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^input_r\(45),
      O => or1_out(13)
    );
\int_input_r[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^input_r\(46),
      O => or1_out(14)
    );
\int_input_r[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^input_r\(47),
      O => or1_out(15)
    );
\int_input_r[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^input_r\(48),
      O => or1_out(16)
    );
\int_input_r[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^input_r\(49),
      O => or1_out(17)
    );
\int_input_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^input_r\(4),
      O => or2_out(4)
    );
\int_input_r[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^input_r\(50),
      O => or1_out(18)
    );
\int_input_r[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^input_r\(51),
      O => or1_out(19)
    );
\int_input_r[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^input_r\(52),
      O => or1_out(20)
    );
\int_input_r[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^input_r\(53),
      O => or1_out(21)
    );
\int_input_r[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^input_r\(54),
      O => or1_out(22)
    );
\int_input_r[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^input_r\(55),
      O => or1_out(23)
    );
\int_input_r[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^input_r\(56),
      O => or1_out(24)
    );
\int_input_r[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^input_r\(57),
      O => or1_out(25)
    );
\int_input_r[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^input_r\(58),
      O => or1_out(26)
    );
\int_input_r[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^input_r\(59),
      O => or1_out(27)
    );
\int_input_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^input_r\(5),
      O => or2_out(5)
    );
\int_input_r[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^input_r\(60),
      O => or1_out(28)
    );
\int_input_r[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^input_r\(61),
      O => or1_out(29)
    );
\int_input_r[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^input_r\(62),
      O => or1_out(30)
    );
\int_input_r[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \int_input_r[63]_i_1_n_0\
    );
\int_input_r[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^input_r\(63),
      O => or1_out(31)
    );
\int_input_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^input_r\(6),
      O => or2_out(6)
    );
\int_input_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^input_r\(7),
      O => or2_out(7)
    );
\int_input_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^input_r\(8),
      O => or2_out(8)
    );
\int_input_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^input_r\(9),
      O => or2_out(9)
    );
\int_input_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(0),
      Q => \^input_r\(0),
      R => reset
    );
\int_input_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(10),
      Q => \^input_r\(10),
      R => reset
    );
\int_input_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(11),
      Q => \^input_r\(11),
      R => reset
    );
\int_input_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(12),
      Q => \^input_r\(12),
      R => reset
    );
\int_input_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(13),
      Q => \^input_r\(13),
      R => reset
    );
\int_input_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(14),
      Q => \^input_r\(14),
      R => reset
    );
\int_input_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(15),
      Q => \^input_r\(15),
      R => reset
    );
\int_input_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(16),
      Q => \^input_r\(16),
      R => reset
    );
\int_input_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(17),
      Q => \^input_r\(17),
      R => reset
    );
\int_input_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(18),
      Q => \^input_r\(18),
      R => reset
    );
\int_input_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(19),
      Q => \^input_r\(19),
      R => reset
    );
\int_input_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(1),
      Q => \^input_r\(1),
      R => reset
    );
\int_input_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(20),
      Q => \^input_r\(20),
      R => reset
    );
\int_input_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(21),
      Q => \^input_r\(21),
      R => reset
    );
\int_input_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(22),
      Q => \^input_r\(22),
      R => reset
    );
\int_input_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(23),
      Q => \^input_r\(23),
      R => reset
    );
\int_input_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(24),
      Q => \^input_r\(24),
      R => reset
    );
\int_input_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(25),
      Q => \^input_r\(25),
      R => reset
    );
\int_input_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(26),
      Q => \^input_r\(26),
      R => reset
    );
\int_input_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(27),
      Q => \^input_r\(27),
      R => reset
    );
\int_input_r_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(28),
      Q => \^input_r\(28),
      R => reset
    );
\int_input_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(29),
      Q => \^input_r\(29),
      R => reset
    );
\int_input_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(2),
      Q => \^input_r\(2),
      R => reset
    );
\int_input_r_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(30),
      Q => \^input_r\(30),
      R => reset
    );
\int_input_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(31),
      Q => \^input_r\(31),
      R => reset
    );
\int_input_r_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(0),
      Q => \^input_r\(32),
      R => reset
    );
\int_input_r_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(1),
      Q => \^input_r\(33),
      R => reset
    );
\int_input_r_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(2),
      Q => \^input_r\(34),
      R => reset
    );
\int_input_r_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(3),
      Q => \^input_r\(35),
      R => reset
    );
\int_input_r_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(4),
      Q => \^input_r\(36),
      R => reset
    );
\int_input_r_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(5),
      Q => \^input_r\(37),
      R => reset
    );
\int_input_r_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(6),
      Q => \^input_r\(38),
      R => reset
    );
\int_input_r_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(7),
      Q => \^input_r\(39),
      R => reset
    );
\int_input_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(3),
      Q => \^input_r\(3),
      R => reset
    );
\int_input_r_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(8),
      Q => \^input_r\(40),
      R => reset
    );
\int_input_r_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(9),
      Q => \^input_r\(41),
      R => reset
    );
\int_input_r_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(10),
      Q => \^input_r\(42),
      R => reset
    );
\int_input_r_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(11),
      Q => \^input_r\(43),
      R => reset
    );
\int_input_r_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(12),
      Q => \^input_r\(44),
      R => reset
    );
\int_input_r_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(13),
      Q => \^input_r\(45),
      R => reset
    );
\int_input_r_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(14),
      Q => \^input_r\(46),
      R => reset
    );
\int_input_r_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(15),
      Q => \^input_r\(47),
      R => reset
    );
\int_input_r_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(16),
      Q => \^input_r\(48),
      R => reset
    );
\int_input_r_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(17),
      Q => \^input_r\(49),
      R => reset
    );
\int_input_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(4),
      Q => \^input_r\(4),
      R => reset
    );
\int_input_r_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(18),
      Q => \^input_r\(50),
      R => reset
    );
\int_input_r_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(19),
      Q => \^input_r\(51),
      R => reset
    );
\int_input_r_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(20),
      Q => \^input_r\(52),
      R => reset
    );
\int_input_r_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(21),
      Q => \^input_r\(53),
      R => reset
    );
\int_input_r_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(22),
      Q => \^input_r\(54),
      R => reset
    );
\int_input_r_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(23),
      Q => \^input_r\(55),
      R => reset
    );
\int_input_r_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(24),
      Q => \^input_r\(56),
      R => reset
    );
\int_input_r_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(25),
      Q => \^input_r\(57),
      R => reset
    );
\int_input_r_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(26),
      Q => \^input_r\(58),
      R => reset
    );
\int_input_r_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(27),
      Q => \^input_r\(59),
      R => reset
    );
\int_input_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(5),
      Q => \^input_r\(5),
      R => reset
    );
\int_input_r_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(28),
      Q => \^input_r\(60),
      R => reset
    );
\int_input_r_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(29),
      Q => \^input_r\(61),
      R => reset
    );
\int_input_r_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(30),
      Q => \^input_r\(62),
      R => reset
    );
\int_input_r_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[63]_i_1_n_0\,
      D => or1_out(31),
      Q => \^input_r\(63),
      R => reset
    );
\int_input_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(6),
      Q => \^input_r\(6),
      R => reset
    );
\int_input_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(7),
      Q => \^input_r\(7),
      R => reset
    );
\int_input_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(8),
      Q => \^input_r\(8),
      R => reset
    );
\int_input_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r[31]_i_1_n_0\,
      D => or2_out(9),
      Q => \^input_r\(9),
      R => reset
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => p_5_in(0),
      I1 => p_1_in,
      I2 => \int_isr_reg_n_0_[0]\,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => reset
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_isr8_out,
      I2 => p_4_in(0),
      I3 => ap_loop_exit_ready_pp0_iter27_reg,
      I4 => ap_block_pp0_stage0_subdone,
      I5 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_ier[1]_i_2_n_0\,
      O => int_isr8_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_isr8_out,
      I2 => p_4_in(1),
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => ap_block_pp0_stage0_subdone,
      I5 => p_1_in,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => reset
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => p_1_in,
      R => reset
    );
\int_output_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^output_r\(0),
      O => or0_out(0)
    );
\int_output_r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^output_r\(10),
      O => or0_out(10)
    );
\int_output_r[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^output_r\(11),
      O => or0_out(11)
    );
\int_output_r[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^output_r\(12),
      O => or0_out(12)
    );
\int_output_r[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^output_r\(13),
      O => or0_out(13)
    );
\int_output_r[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^output_r\(14),
      O => or0_out(14)
    );
\int_output_r[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^output_r\(15),
      O => or0_out(15)
    );
\int_output_r[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^output_r\(16),
      O => or0_out(16)
    );
\int_output_r[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^output_r\(17),
      O => or0_out(17)
    );
\int_output_r[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^output_r\(18),
      O => or0_out(18)
    );
\int_output_r[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^output_r\(19),
      O => or0_out(19)
    );
\int_output_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^output_r\(1),
      O => or0_out(1)
    );
\int_output_r[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^output_r\(20),
      O => or0_out(20)
    );
\int_output_r[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^output_r\(21),
      O => or0_out(21)
    );
\int_output_r[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^output_r\(22),
      O => or0_out(22)
    );
\int_output_r[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^output_r\(23),
      O => or0_out(23)
    );
\int_output_r[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^output_r\(24),
      O => or0_out(24)
    );
\int_output_r[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^output_r\(25),
      O => or0_out(25)
    );
\int_output_r[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^output_r\(26),
      O => or0_out(26)
    );
\int_output_r[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^output_r\(27),
      O => or0_out(27)
    );
\int_output_r[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^output_r\(28),
      O => or0_out(28)
    );
\int_output_r[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^output_r\(29),
      O => or0_out(29)
    );
\int_output_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^output_r\(2),
      O => or0_out(2)
    );
\int_output_r[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^output_r\(30),
      O => or0_out(30)
    );
\int_output_r[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => int_output_r19_out
    );
\int_output_r[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^output_r\(31),
      O => or0_out(31)
    );
\int_output_r[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^output_r\(32),
      O => \or\(0)
    );
\int_output_r[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^output_r\(33),
      O => \or\(1)
    );
\int_output_r[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^output_r\(34),
      O => \or\(2)
    );
\int_output_r[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^output_r\(35),
      O => \or\(3)
    );
\int_output_r[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^output_r\(36),
      O => \or\(4)
    );
\int_output_r[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^output_r\(37),
      O => \or\(5)
    );
\int_output_r[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^output_r\(38),
      O => \or\(6)
    );
\int_output_r[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^output_r\(39),
      O => \or\(7)
    );
\int_output_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^output_r\(3),
      O => or0_out(3)
    );
\int_output_r[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^output_r\(40),
      O => \or\(8)
    );
\int_output_r[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^output_r\(41),
      O => \or\(9)
    );
\int_output_r[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^output_r\(42),
      O => \or\(10)
    );
\int_output_r[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^output_r\(43),
      O => \or\(11)
    );
\int_output_r[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^output_r\(44),
      O => \or\(12)
    );
\int_output_r[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^output_r\(45),
      O => \or\(13)
    );
\int_output_r[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^output_r\(46),
      O => \or\(14)
    );
\int_output_r[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^output_r\(47),
      O => \or\(15)
    );
\int_output_r[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^output_r\(48),
      O => \or\(16)
    );
\int_output_r[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^output_r\(49),
      O => \or\(17)
    );
\int_output_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^output_r\(4),
      O => or0_out(4)
    );
\int_output_r[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^output_r\(50),
      O => \or\(18)
    );
\int_output_r[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^output_r\(51),
      O => \or\(19)
    );
\int_output_r[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^output_r\(52),
      O => \or\(20)
    );
\int_output_r[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^output_r\(53),
      O => \or\(21)
    );
\int_output_r[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^output_r\(54),
      O => \or\(22)
    );
\int_output_r[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^output_r\(55),
      O => \or\(23)
    );
\int_output_r[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^output_r\(56),
      O => \or\(24)
    );
\int_output_r[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^output_r\(57),
      O => \or\(25)
    );
\int_output_r[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^output_r\(58),
      O => \or\(26)
    );
\int_output_r[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^output_r\(59),
      O => \or\(27)
    );
\int_output_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^output_r\(5),
      O => or0_out(5)
    );
\int_output_r[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^output_r\(60),
      O => \or\(28)
    );
\int_output_r[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^output_r\(61),
      O => \or\(29)
    );
\int_output_r[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^output_r\(62),
      O => \or\(30)
    );
\int_output_r[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_control_WVALID,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \waddr_reg_n_0_[2]\,
      I5 => \waddr_reg_n_0_[3]\,
      O => int_output_r
    );
\int_output_r[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^output_r\(63),
      O => \or\(31)
    );
\int_output_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^output_r\(6),
      O => or0_out(6)
    );
\int_output_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^output_r\(7),
      O => or0_out(7)
    );
\int_output_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^output_r\(8),
      O => or0_out(8)
    );
\int_output_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^output_r\(9),
      O => or0_out(9)
    );
\int_output_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(0),
      Q => \^output_r\(0),
      R => reset
    );
\int_output_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(10),
      Q => \^output_r\(10),
      R => reset
    );
\int_output_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(11),
      Q => \^output_r\(11),
      R => reset
    );
\int_output_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(12),
      Q => \^output_r\(12),
      R => reset
    );
\int_output_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(13),
      Q => \^output_r\(13),
      R => reset
    );
\int_output_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(14),
      Q => \^output_r\(14),
      R => reset
    );
\int_output_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(15),
      Q => \^output_r\(15),
      R => reset
    );
\int_output_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(16),
      Q => \^output_r\(16),
      R => reset
    );
\int_output_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(17),
      Q => \^output_r\(17),
      R => reset
    );
\int_output_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(18),
      Q => \^output_r\(18),
      R => reset
    );
\int_output_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(19),
      Q => \^output_r\(19),
      R => reset
    );
\int_output_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(1),
      Q => \^output_r\(1),
      R => reset
    );
\int_output_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(20),
      Q => \^output_r\(20),
      R => reset
    );
\int_output_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(21),
      Q => \^output_r\(21),
      R => reset
    );
\int_output_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(22),
      Q => \^output_r\(22),
      R => reset
    );
\int_output_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(23),
      Q => \^output_r\(23),
      R => reset
    );
\int_output_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(24),
      Q => \^output_r\(24),
      R => reset
    );
\int_output_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(25),
      Q => \^output_r\(25),
      R => reset
    );
\int_output_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(26),
      Q => \^output_r\(26),
      R => reset
    );
\int_output_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(27),
      Q => \^output_r\(27),
      R => reset
    );
\int_output_r_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(28),
      Q => \^output_r\(28),
      R => reset
    );
\int_output_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(29),
      Q => \^output_r\(29),
      R => reset
    );
\int_output_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(2),
      Q => \^output_r\(2),
      R => reset
    );
\int_output_r_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(30),
      Q => \^output_r\(30),
      R => reset
    );
\int_output_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(31),
      Q => \^output_r\(31),
      R => reset
    );
\int_output_r_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(0),
      Q => \^output_r\(32),
      R => reset
    );
\int_output_r_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(1),
      Q => \^output_r\(33),
      R => reset
    );
\int_output_r_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(2),
      Q => \^output_r\(34),
      R => reset
    );
\int_output_r_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(3),
      Q => \^output_r\(35),
      R => reset
    );
\int_output_r_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(4),
      Q => \^output_r\(36),
      R => reset
    );
\int_output_r_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(5),
      Q => \^output_r\(37),
      R => reset
    );
\int_output_r_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(6),
      Q => \^output_r\(38),
      R => reset
    );
\int_output_r_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(7),
      Q => \^output_r\(39),
      R => reset
    );
\int_output_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(3),
      Q => \^output_r\(3),
      R => reset
    );
\int_output_r_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(8),
      Q => \^output_r\(40),
      R => reset
    );
\int_output_r_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(9),
      Q => \^output_r\(41),
      R => reset
    );
\int_output_r_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(10),
      Q => \^output_r\(42),
      R => reset
    );
\int_output_r_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(11),
      Q => \^output_r\(43),
      R => reset
    );
\int_output_r_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(12),
      Q => \^output_r\(44),
      R => reset
    );
\int_output_r_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(13),
      Q => \^output_r\(45),
      R => reset
    );
\int_output_r_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(14),
      Q => \^output_r\(46),
      R => reset
    );
\int_output_r_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(15),
      Q => \^output_r\(47),
      R => reset
    );
\int_output_r_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(16),
      Q => \^output_r\(48),
      R => reset
    );
\int_output_r_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(17),
      Q => \^output_r\(49),
      R => reset
    );
\int_output_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(4),
      Q => \^output_r\(4),
      R => reset
    );
\int_output_r_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(18),
      Q => \^output_r\(50),
      R => reset
    );
\int_output_r_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(19),
      Q => \^output_r\(51),
      R => reset
    );
\int_output_r_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(20),
      Q => \^output_r\(52),
      R => reset
    );
\int_output_r_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(21),
      Q => \^output_r\(53),
      R => reset
    );
\int_output_r_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(22),
      Q => \^output_r\(54),
      R => reset
    );
\int_output_r_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(23),
      Q => \^output_r\(55),
      R => reset
    );
\int_output_r_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(24),
      Q => \^output_r\(56),
      R => reset
    );
\int_output_r_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(25),
      Q => \^output_r\(57),
      R => reset
    );
\int_output_r_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(26),
      Q => \^output_r\(58),
      R => reset
    );
\int_output_r_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(27),
      Q => \^output_r\(59),
      R => reset
    );
\int_output_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(5),
      Q => \^output_r\(5),
      R => reset
    );
\int_output_r_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(28),
      Q => \^output_r\(60),
      R => reset
    );
\int_output_r_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(29),
      Q => \^output_r\(61),
      R => reset
    );
\int_output_r_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(30),
      Q => \^output_r\(62),
      R => reset
    );
\int_output_r_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r,
      D => \or\(31),
      Q => \^output_r\(63),
      R => reset
    );
\int_output_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(6),
      Q => \^output_r\(6),
      R => reset
    );
\int_output_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(7),
      Q => \^output_r\(7),
      R => reset
    );
\int_output_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(8),
      Q => \^output_r\(8),
      R => reset
    );
\int_output_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_output_r19_out,
      D => or0_out(9),
      Q => \^output_r\(9),
      R => reset
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF0000"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => int_task_ap_done_i_2_n_0,
      I3 => \rdata_data[31]_i_4_n_0\,
      I4 => task_ap_done,
      I5 => int_task_ap_done,
      O => int_task_ap_done_i_1_n_0
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      O => int_task_ap_done_i_2_n_0
    );
int_task_ap_done_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F202020"
    )
        port map (
      I0 => ap_idle,
      I1 => p_6_in(2),
      I2 => auto_restart_status_reg_n_0,
      I3 => ap_loop_exit_ready_pp0_iter27_reg,
      I4 => ap_block_pp0_stage0_subdone,
      O => task_ap_done
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_0,
      Q => int_task_ap_done,
      R => reset
    );
\rdata_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101010101010"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      I2 => \rdata_data[0]_i_2_n_0\,
      I3 => s_axi_control_ARADDR(5),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata_data[0]_i_3_n_0\,
      O => rdata_data(0)
    );
\rdata_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002000000AAAA"
    )
        port map (
      I0 => \rdata_data[0]_i_4_n_0\,
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(5),
      I3 => p_4_in(0),
      I4 => s_axi_control_ARADDR(2),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata_data[0]_i_2_n_0\
    );
\rdata_data[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^output_r\(0),
      I1 => \int_isr_reg_n_0_[0]\,
      I2 => s_axi_control_ARADDR(3),
      I3 => \^input_r\(32),
      I4 => s_axi_control_ARADDR(4),
      I5 => p_5_in(0),
      O => \rdata_data[0]_i_3_n_0\
    );
\rdata_data[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00AAF0CC"
    )
        port map (
      I0 => \^output_r\(32),
      I1 => \^ap_start\,
      I2 => \^input_r\(0),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata_data[0]_i_4_n_0\
    );
\rdata_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_data[10]_i_2_n_0\,
      I1 => \rdata_data[31]_i_4_n_0\,
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^output_r\(10),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^input_r\(42),
      O => rdata_data(10)
    );
\rdata_data[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^output_r\(42),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^input_r\(10),
      O => \rdata_data[10]_i_2_n_0\
    );
\rdata_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_data[11]_i_2_n_0\,
      I1 => \rdata_data[31]_i_4_n_0\,
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^output_r\(11),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^input_r\(43),
      O => rdata_data(11)
    );
\rdata_data[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^output_r\(43),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^input_r\(11),
      O => \rdata_data[11]_i_2_n_0\
    );
\rdata_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_data[12]_i_2_n_0\,
      I1 => \rdata_data[31]_i_4_n_0\,
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^output_r\(12),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^input_r\(44),
      O => rdata_data(12)
    );
\rdata_data[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^output_r\(44),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^input_r\(12),
      O => \rdata_data[12]_i_2_n_0\
    );
\rdata_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_data[13]_i_2_n_0\,
      I1 => \rdata_data[31]_i_4_n_0\,
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^output_r\(13),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^input_r\(45),
      O => rdata_data(13)
    );
\rdata_data[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^output_r\(45),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^input_r\(13),
      O => \rdata_data[13]_i_2_n_0\
    );
\rdata_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \rdata_data[31]_i_5_n_0\,
      I1 => \^output_r\(14),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^input_r\(46),
      I4 => \rdata_data[14]_i_2_n_0\,
      I5 => \rdata_data[31]_i_4_n_0\,
      O => rdata_data(14)
    );
\rdata_data[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^output_r\(46),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^input_r\(14),
      O => \rdata_data[14]_i_2_n_0\
    );
\rdata_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_data[15]_i_2_n_0\,
      I1 => \rdata_data[31]_i_4_n_0\,
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^output_r\(15),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^input_r\(47),
      O => rdata_data(15)
    );
\rdata_data[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^output_r\(47),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^input_r\(15),
      O => \rdata_data[15]_i_2_n_0\
    );
\rdata_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_data[16]_i_2_n_0\,
      I1 => \rdata_data[31]_i_4_n_0\,
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^output_r\(16),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^input_r\(48),
      O => rdata_data(16)
    );
\rdata_data[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^output_r\(48),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^input_r\(16),
      O => \rdata_data[16]_i_2_n_0\
    );
\rdata_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_data[17]_i_2_n_0\,
      I1 => \rdata_data[31]_i_4_n_0\,
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^output_r\(17),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^input_r\(49),
      O => rdata_data(17)
    );
\rdata_data[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^output_r\(49),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^input_r\(17),
      O => \rdata_data[17]_i_2_n_0\
    );
\rdata_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_data[18]_i_2_n_0\,
      I1 => \rdata_data[31]_i_4_n_0\,
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^output_r\(18),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^input_r\(50),
      O => rdata_data(18)
    );
\rdata_data[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^output_r\(50),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^input_r\(18),
      O => \rdata_data[18]_i_2_n_0\
    );
\rdata_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_data[19]_i_2_n_0\,
      I1 => \rdata_data[31]_i_4_n_0\,
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^output_r\(19),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^input_r\(51),
      O => rdata_data(19)
    );
\rdata_data[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^output_r\(51),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^input_r\(19),
      O => \rdata_data[19]_i_2_n_0\
    );
\rdata_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101010101010"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      I2 => \rdata_data[1]_i_2_n_0\,
      I3 => s_axi_control_ARADDR(5),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata_data[1]_i_3_n_0\,
      O => rdata_data(1)
    );
\rdata_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002000000AAAA"
    )
        port map (
      I0 => \rdata_data[1]_i_4_n_0\,
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(5),
      I3 => p_4_in(1),
      I4 => s_axi_control_ARADDR(2),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata_data[1]_i_2_n_0\
    );
\rdata_data[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \^output_r\(1),
      I1 => p_1_in,
      I2 => s_axi_control_ARADDR(3),
      I3 => \^input_r\(33),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata_data[1]_i_3_n_0\
    );
\rdata_data[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00AAF0CC"
    )
        port map (
      I0 => \^output_r\(33),
      I1 => int_task_ap_done,
      I2 => \^input_r\(1),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata_data[1]_i_4_n_0\
    );
\rdata_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_data[20]_i_2_n_0\,
      I1 => \rdata_data[31]_i_4_n_0\,
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^output_r\(20),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^input_r\(52),
      O => rdata_data(20)
    );
\rdata_data[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^output_r\(52),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^input_r\(20),
      O => \rdata_data[20]_i_2_n_0\
    );
\rdata_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \rdata_data[31]_i_5_n_0\,
      I1 => \^output_r\(21),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^input_r\(53),
      I4 => \rdata_data[21]_i_2_n_0\,
      I5 => \rdata_data[31]_i_4_n_0\,
      O => rdata_data(21)
    );
\rdata_data[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^output_r\(53),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^input_r\(21),
      O => \rdata_data[21]_i_2_n_0\
    );
\rdata_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_data[22]_i_2_n_0\,
      I1 => \rdata_data[31]_i_4_n_0\,
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^output_r\(22),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^input_r\(54),
      O => rdata_data(22)
    );
\rdata_data[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^output_r\(54),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^input_r\(22),
      O => \rdata_data[22]_i_2_n_0\
    );
\rdata_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_data[23]_i_2_n_0\,
      I1 => \rdata_data[31]_i_4_n_0\,
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^output_r\(23),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^input_r\(55),
      O => rdata_data(23)
    );
\rdata_data[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^output_r\(55),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^input_r\(23),
      O => \rdata_data[23]_i_2_n_0\
    );
\rdata_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \rdata_data[31]_i_5_n_0\,
      I1 => \^output_r\(24),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^input_r\(56),
      I4 => \rdata_data[24]_i_2_n_0\,
      I5 => \rdata_data[31]_i_4_n_0\,
      O => rdata_data(24)
    );
\rdata_data[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^output_r\(56),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^input_r\(24),
      O => \rdata_data[24]_i_2_n_0\
    );
\rdata_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_data[25]_i_2_n_0\,
      I1 => \rdata_data[31]_i_4_n_0\,
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^output_r\(25),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^input_r\(57),
      O => rdata_data(25)
    );
\rdata_data[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^output_r\(57),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^input_r\(25),
      O => \rdata_data[25]_i_2_n_0\
    );
\rdata_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_data[26]_i_2_n_0\,
      I1 => \rdata_data[31]_i_4_n_0\,
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^output_r\(26),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^input_r\(58),
      O => rdata_data(26)
    );
\rdata_data[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^output_r\(58),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^input_r\(26),
      O => \rdata_data[26]_i_2_n_0\
    );
\rdata_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_data[27]_i_2_n_0\,
      I1 => \rdata_data[31]_i_4_n_0\,
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^output_r\(27),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^input_r\(59),
      O => rdata_data(27)
    );
\rdata_data[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^output_r\(59),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^input_r\(27),
      O => \rdata_data[27]_i_2_n_0\
    );
\rdata_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \rdata_data[31]_i_5_n_0\,
      I1 => \^output_r\(28),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^input_r\(60),
      I4 => \rdata_data[28]_i_2_n_0\,
      I5 => \rdata_data[31]_i_4_n_0\,
      O => rdata_data(28)
    );
\rdata_data[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^output_r\(60),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^input_r\(28),
      O => \rdata_data[28]_i_2_n_0\
    );
\rdata_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \rdata_data[31]_i_5_n_0\,
      I1 => \^output_r\(29),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^input_r\(61),
      I4 => \rdata_data[29]_i_2_n_0\,
      I5 => \rdata_data[31]_i_4_n_0\,
      O => rdata_data(29)
    );
\rdata_data[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^output_r\(61),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^input_r\(29),
      O => \rdata_data[29]_i_2_n_0\
    );
\rdata_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \rdata_data[2]_i_2_n_0\,
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^output_r\(2),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^input_r\(34),
      O => rdata_data(2)
    );
\rdata_data[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^input_r\(2),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^output_r\(34),
      I3 => s_axi_control_ARADDR(5),
      I4 => p_6_in(2),
      O => \rdata_data[2]_i_2_n_0\
    );
\rdata_data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_data[30]_i_2_n_0\,
      I1 => \rdata_data[31]_i_4_n_0\,
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^output_r\(30),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^input_r\(62),
      O => rdata_data(30)
    );
\rdata_data[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^output_r\(62),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^input_r\(30),
      O => \rdata_data[30]_i_2_n_0\
    );
\rdata_data[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata_data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_data[31]_i_3_n_0\,
      I1 => \rdata_data[31]_i_4_n_0\,
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^output_r\(31),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^input_r\(63),
      O => rdata_data(31)
    );
\rdata_data[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^output_r\(63),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^input_r\(31),
      O => \rdata_data[31]_i_3_n_0\
    );
\rdata_data[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(3),
      I3 => s_axi_control_ARADDR(2),
      O => \rdata_data[31]_i_4_n_0\
    );
\rdata_data[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(5),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata_data[31]_i_5_n_0\
    );
\rdata_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => \rdata_data[31]_i_5_n_0\,
      I1 => \^output_r\(3),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^input_r\(35),
      I4 => \rdata_data[31]_i_4_n_0\,
      I5 => \rdata_data[3]_i_2_n_0\,
      O => rdata_data(3)
    );
\rdata_data[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^input_r\(3),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^output_r\(35),
      I3 => s_axi_control_ARADDR(5),
      I4 => int_ap_ready,
      O => \rdata_data[3]_i_2_n_0\
    );
\rdata_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_data[4]_i_2_n_0\,
      I1 => \rdata_data[31]_i_4_n_0\,
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^output_r\(4),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^input_r\(36),
      O => rdata_data(4)
    );
\rdata_data[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^output_r\(36),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^input_r\(4),
      O => \rdata_data[4]_i_2_n_0\
    );
\rdata_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_data[5]_i_2_n_0\,
      I1 => \rdata_data[31]_i_4_n_0\,
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^output_r\(5),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^input_r\(37),
      O => rdata_data(5)
    );
\rdata_data[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^output_r\(37),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^input_r\(5),
      O => \rdata_data[5]_i_2_n_0\
    );
\rdata_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_data[6]_i_2_n_0\,
      I1 => \rdata_data[31]_i_4_n_0\,
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^output_r\(6),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^input_r\(38),
      O => rdata_data(6)
    );
\rdata_data[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^output_r\(38),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^input_r\(6),
      O => \rdata_data[6]_i_2_n_0\
    );
\rdata_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \rdata_data[7]_i_2_n_0\,
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^output_r\(7),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^input_r\(39),
      O => rdata_data(7)
    );
\rdata_data[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^input_r\(7),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^output_r\(39),
      I3 => s_axi_control_ARADDR(5),
      I4 => p_6_in(7),
      O => \rdata_data[7]_i_2_n_0\
    );
\rdata_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_data[8]_i_2_n_0\,
      I1 => \rdata_data[31]_i_4_n_0\,
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^output_r\(8),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^input_r\(40),
      O => rdata_data(8)
    );
\rdata_data[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^output_r\(40),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^input_r\(8),
      O => \rdata_data[8]_i_2_n_0\
    );
\rdata_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => \rdata_data[31]_i_5_n_0\,
      I1 => \^output_r\(9),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^input_r\(41),
      I4 => \rdata_data[31]_i_4_n_0\,
      I5 => \rdata_data[9]_i_2_n_0\,
      O => rdata_data(9)
    );
\rdata_data[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^input_r\(9),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^output_r\(41),
      I3 => s_axi_control_ARADDR(5),
      I4 => \^interrupt\,
      O => \rdata_data[9]_i_2_n_0\
    );
\rdata_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(0),
      Q => s_axi_control_RDATA(0),
      R => '0'
    );
\rdata_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(10),
      Q => s_axi_control_RDATA(10),
      R => '0'
    );
\rdata_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(11),
      Q => s_axi_control_RDATA(11),
      R => '0'
    );
\rdata_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(12),
      Q => s_axi_control_RDATA(12),
      R => '0'
    );
\rdata_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(13),
      Q => s_axi_control_RDATA(13),
      R => '0'
    );
\rdata_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(14),
      Q => s_axi_control_RDATA(14),
      R => '0'
    );
\rdata_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(15),
      Q => s_axi_control_RDATA(15),
      R => '0'
    );
\rdata_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(16),
      Q => s_axi_control_RDATA(16),
      R => '0'
    );
\rdata_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(17),
      Q => s_axi_control_RDATA(17),
      R => '0'
    );
\rdata_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(18),
      Q => s_axi_control_RDATA(18),
      R => '0'
    );
\rdata_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(19),
      Q => s_axi_control_RDATA(19),
      R => '0'
    );
\rdata_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(1),
      Q => s_axi_control_RDATA(1),
      R => '0'
    );
\rdata_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(20),
      Q => s_axi_control_RDATA(20),
      R => '0'
    );
\rdata_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(21),
      Q => s_axi_control_RDATA(21),
      R => '0'
    );
\rdata_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(22),
      Q => s_axi_control_RDATA(22),
      R => '0'
    );
\rdata_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(23),
      Q => s_axi_control_RDATA(23),
      R => '0'
    );
\rdata_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(24),
      Q => s_axi_control_RDATA(24),
      R => '0'
    );
\rdata_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(25),
      Q => s_axi_control_RDATA(25),
      R => '0'
    );
\rdata_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(26),
      Q => s_axi_control_RDATA(26),
      R => '0'
    );
\rdata_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(27),
      Q => s_axi_control_RDATA(27),
      R => '0'
    );
\rdata_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(28),
      Q => s_axi_control_RDATA(28),
      R => '0'
    );
\rdata_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(29),
      Q => s_axi_control_RDATA(29),
      R => '0'
    );
\rdata_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(2),
      Q => s_axi_control_RDATA(2),
      R => '0'
    );
\rdata_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(30),
      Q => s_axi_control_RDATA(30),
      R => '0'
    );
\rdata_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(31),
      Q => s_axi_control_RDATA(31),
      R => '0'
    );
\rdata_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(3),
      Q => s_axi_control_RDATA(3),
      R => '0'
    );
\rdata_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(4),
      Q => s_axi_control_RDATA(4),
      R => '0'
    );
\rdata_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(5),
      Q => s_axi_control_RDATA(5),
      R => '0'
    );
\rdata_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(6),
      Q => s_axi_control_RDATA(6),
      R => '0'
    );
\rdata_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(7),
      Q => s_axi_control_RDATA(7),
      R => '0'
    );
\rdata_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(8),
      Q => s_axi_control_RDATA(8),
      R => '0'
    );
\rdata_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(9),
      Q => s_axi_control_RDATA(9),
      R => '0'
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(2),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(3),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_flow_control_loop_delay_pipe is
  port (
    rewind_ap_ready_reg : out STD_LOGIC;
    ap_loop_init : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_loop_exit_ready : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln30_fu_555_p2 : out STD_LOGIC;
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_flow_control_loop_delay_pipe;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_flow_control_loop_delay_pipe is
  signal \^ap_loop_init\ : STD_LOGIC;
  signal ap_loop_init_i_1_n_0 : STD_LOGIC;
  signal ap_sig_allocacmp_indvar_flatten7_load : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \icmp_ln30_reg_1119[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln30_reg_1119[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln30_reg_1119[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln30_reg_1119[0]_i_5_n_0\ : STD_LOGIC;
  signal \indvar_flatten7_fu_144_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten7_fu_144_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten7_fu_144_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten7_fu_144_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten7_fu_144_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten7_fu_144_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten7_fu_144_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten7_fu_144_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten7_fu_144_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten7_fu_144_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten7_fu_144_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten7_fu_144_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \^rewind_ap_ready_reg\ : STD_LOGIC;
  signal rewind_ap_ready_reg_i_1_n_0 : STD_LOGIC;
  signal \NLW_indvar_flatten7_fu_144_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten7_fu_144_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg_i_1 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \col9_fu_152[7]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \icmp_ln30_reg_1119[0]_i_5\ : label is "soft_lutpair69";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \indvar_flatten7_fu_144_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten7_fu_144_reg[13]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten7_fu_144_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten7_fu_144_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of rewind_ap_ready_reg_i_1 : label is "soft_lutpair68";
begin
  ap_loop_init <= \^ap_loop_init\;
  rewind_ap_ready_reg <= \^rewind_ap_ready_reg\;
ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^rewind_ap_ready_reg\,
      I1 => ap_start,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => \icmp_ln30_reg_1119[0]_i_2_n_0\,
      O => ap_loop_exit_ready
    );
ap_loop_init_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF0040FFFF"
    )
        port map (
      I0 => \^rewind_ap_ready_reg\,
      I1 => ap_start,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => \icmp_ln30_reg_1119[0]_i_2_n_0\,
      I4 => ap_rst_n,
      I5 => \^ap_loop_init\,
      O => ap_loop_init_i_1_n_0
    );
ap_loop_init_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_i_1_n_0,
      Q => \^ap_loop_init\,
      R => '0'
    );
\col9_fu_152[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rewind_ap_ready_reg\,
      I1 => ap_start,
      I2 => \^ap_loop_init\,
      I3 => ap_block_pp0_stage0_subdone,
      O => SR(0)
    );
\icmp_ln30_reg_1119[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln30_reg_1119[0]_i_2_n_0\,
      O => icmp_ln30_fu_555_p2
    );
\icmp_ln30_reg_1119[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(12),
      I4 => \icmp_ln30_reg_1119[0]_i_3_n_0\,
      I5 => \icmp_ln30_reg_1119[0]_i_4_n_0\,
      O => \icmp_ln30_reg_1119[0]_i_2_n_0\
    );
\icmp_ln30_reg_1119[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => Q(9),
      I1 => Q(5),
      I2 => Q(10),
      I3 => Q(8),
      I4 => Q(7),
      I5 => Q(11),
      O => \icmp_ln30_reg_1119[0]_i_3_n_0\
    );
\icmp_ln30_reg_1119[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(6),
      I2 => Q(13),
      I3 => \icmp_ln30_reg_1119[0]_i_5_n_0\,
      I4 => Q(0),
      O => \icmp_ln30_reg_1119[0]_i_4_n_0\
    );
\icmp_ln30_reg_1119[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^ap_loop_init\,
      I1 => ap_start,
      I2 => \^rewind_ap_ready_reg\,
      O => \icmp_ln30_reg_1119[0]_i_5_n_0\
    );
\indvar_flatten7_fu_144[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init\,
      I1 => Q(0),
      O => D(0)
    );
\indvar_flatten7_fu_144[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => Q(12),
      I1 => \^rewind_ap_ready_reg\,
      I2 => ap_start,
      I3 => \^ap_loop_init\,
      O => ap_sig_allocacmp_indvar_flatten7_load(12)
    );
\indvar_flatten7_fu_144[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => Q(11),
      I1 => \^rewind_ap_ready_reg\,
      I2 => ap_start,
      I3 => \^ap_loop_init\,
      O => ap_sig_allocacmp_indvar_flatten7_load(11)
    );
\indvar_flatten7_fu_144[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => Q(10),
      I1 => \^rewind_ap_ready_reg\,
      I2 => ap_start,
      I3 => \^ap_loop_init\,
      O => ap_sig_allocacmp_indvar_flatten7_load(10)
    );
\indvar_flatten7_fu_144[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => Q(9),
      I1 => \^rewind_ap_ready_reg\,
      I2 => ap_start,
      I3 => \^ap_loop_init\,
      O => ap_sig_allocacmp_indvar_flatten7_load(9)
    );
\indvar_flatten7_fu_144[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => Q(13),
      I1 => \^rewind_ap_ready_reg\,
      I2 => ap_start,
      I3 => \^ap_loop_init\,
      O => ap_sig_allocacmp_indvar_flatten7_load(13)
    );
\indvar_flatten7_fu_144[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_loop_init\,
      I2 => ap_start,
      I3 => \^rewind_ap_ready_reg\,
      O => ap_sig_allocacmp_indvar_flatten7_load(0)
    );
\indvar_flatten7_fu_144[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => Q(4),
      I1 => \^rewind_ap_ready_reg\,
      I2 => ap_start,
      I3 => \^ap_loop_init\,
      O => ap_sig_allocacmp_indvar_flatten7_load(4)
    );
\indvar_flatten7_fu_144[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => Q(3),
      I1 => \^rewind_ap_ready_reg\,
      I2 => ap_start,
      I3 => \^ap_loop_init\,
      O => ap_sig_allocacmp_indvar_flatten7_load(3)
    );
\indvar_flatten7_fu_144[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => Q(2),
      I1 => \^rewind_ap_ready_reg\,
      I2 => ap_start,
      I3 => \^ap_loop_init\,
      O => ap_sig_allocacmp_indvar_flatten7_load(2)
    );
\indvar_flatten7_fu_144[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => Q(1),
      I1 => \^rewind_ap_ready_reg\,
      I2 => ap_start,
      I3 => \^ap_loop_init\,
      O => ap_sig_allocacmp_indvar_flatten7_load(1)
    );
\indvar_flatten7_fu_144[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => Q(8),
      I1 => \^rewind_ap_ready_reg\,
      I2 => ap_start,
      I3 => \^ap_loop_init\,
      O => ap_sig_allocacmp_indvar_flatten7_load(8)
    );
\indvar_flatten7_fu_144[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => Q(7),
      I1 => \^rewind_ap_ready_reg\,
      I2 => ap_start,
      I3 => \^ap_loop_init\,
      O => ap_sig_allocacmp_indvar_flatten7_load(7)
    );
\indvar_flatten7_fu_144[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => Q(6),
      I1 => \^rewind_ap_ready_reg\,
      I2 => ap_start,
      I3 => \^ap_loop_init\,
      O => ap_sig_allocacmp_indvar_flatten7_load(6)
    );
\indvar_flatten7_fu_144[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => Q(5),
      I1 => \^rewind_ap_ready_reg\,
      I2 => ap_start,
      I3 => \^ap_loop_init\,
      O => ap_sig_allocacmp_indvar_flatten7_load(5)
    );
\indvar_flatten7_fu_144_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten7_fu_144_reg[8]_i_1_n_0\,
      CO(3) => \indvar_flatten7_fu_144_reg[12]_i_1_n_0\,
      CO(2) => \indvar_flatten7_fu_144_reg[12]_i_1_n_1\,
      CO(1) => \indvar_flatten7_fu_144_reg[12]_i_1_n_2\,
      CO(0) => \indvar_flatten7_fu_144_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_indvar_flatten7_load(12 downto 9)
    );
\indvar_flatten7_fu_144_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten7_fu_144_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_indvar_flatten7_fu_144_reg[13]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_indvar_flatten7_fu_144_reg[13]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => D(13),
      S(3 downto 1) => B"000",
      S(0) => ap_sig_allocacmp_indvar_flatten7_load(13)
    );
\indvar_flatten7_fu_144_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten7_fu_144_reg[4]_i_1_n_0\,
      CO(2) => \indvar_flatten7_fu_144_reg[4]_i_1_n_1\,
      CO(1) => \indvar_flatten7_fu_144_reg[4]_i_1_n_2\,
      CO(0) => \indvar_flatten7_fu_144_reg[4]_i_1_n_3\,
      CYINIT => ap_sig_allocacmp_indvar_flatten7_load(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_indvar_flatten7_load(4 downto 1)
    );
\indvar_flatten7_fu_144_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten7_fu_144_reg[4]_i_1_n_0\,
      CO(3) => \indvar_flatten7_fu_144_reg[8]_i_1_n_0\,
      CO(2) => \indvar_flatten7_fu_144_reg[8]_i_1_n_1\,
      CO(1) => \indvar_flatten7_fu_144_reg[8]_i_1_n_2\,
      CO(0) => \indvar_flatten7_fu_144_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_indvar_flatten7_load(8 downto 5)
    );
rewind_ap_ready_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A2AAAEA"
    )
        port map (
      I0 => \^rewind_ap_ready_reg\,
      I1 => ap_start,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => \icmp_ln30_reg_1119[0]_i_2_n_0\,
      I4 => ap_loop_exit_ready_pp0_iter1_reg,
      O => rewind_ap_ready_reg_i_1_n_0
    );
rewind_ap_ready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rewind_ap_ready_reg_i_1_n_0,
      Q => \^rewind_ap_ready_reg\,
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo__parameterized14_13\ is
  port (
    ost_ctrl_ready : out STD_LOGIC;
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    RBURST_READY_Dummy : in STD_LOGIC;
    ost_ctrl_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo__parameterized14_13\ : entity is "conv2d_edge_gmem0_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo__parameterized14_13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo__parameterized14_13\ is
  signal \dout_vld_i_1__2_n_0\ : STD_LOGIC;
  signal dout_vld_reg_n_0 : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_1__3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_2_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal full_n0 : STD_LOGIC;
  signal \^ost_ctrl_ready\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal sel0 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \sel0__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_vld_i_1__2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.empty_n_i_3__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[1]_i_1__2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_1__3\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[3]_i_1__3\ : label is "soft_lutpair73";
begin
  ost_ctrl_ready <= \^ost_ctrl_ready\;
\dout_vld_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I1 => dout_vld_reg_n_0,
      I2 => RBURST_READY_Dummy,
      O => \dout_vld_i_1__2_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__2_n_0\,
      Q => dout_vld_reg_n_0,
      R => reset
    );
\fifo_depth_gt1_gen.empty_n_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FB0B0B0"
    )
        port map (
      I0 => RBURST_READY_Dummy,
      I1 => dout_vld_reg_n_0,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I3 => \^ost_ctrl_ready\,
      I4 => ost_ctrl_valid,
      O => \fifo_depth_gt1_gen.empty_n_i_1__3_n_0\
    );
\fifo_depth_gt1_gen.empty_n_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \sel0__0\(1),
      I1 => \sel0__0\(0),
      I2 => \sel0__0\(3),
      I3 => \sel0__0\(2),
      I4 => sel0(5),
      I5 => \sel0__0\(4),
      O => empty_n
    );
\fifo_depth_gt1_gen.empty_n_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08088808"
    )
        port map (
      I0 => ost_ctrl_valid,
      I1 => \^ost_ctrl_ready\,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I3 => dout_vld_reg_n_0,
      I4 => RBURST_READY_Dummy,
      O => sel0(5)
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_depth_gt1_gen.empty_n_i_1__3_n_0\,
      D => empty_n,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => reset
    );
\fifo_depth_gt1_gen.full_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \sel0__0\(0),
      I1 => \sel0__0\(4),
      I2 => \sel0__0\(2),
      I3 => \sel0__0\(3),
      I4 => \fifo_depth_gt1_gen.full_n_i_2_n_0\,
      O => full_n0
    );
\fifo_depth_gt1_gen.full_n_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF55FFFFFFFFFFFF"
    )
        port map (
      I0 => \sel0__0\(1),
      I1 => RBURST_READY_Dummy,
      I2 => dout_vld_reg_n_0,
      I3 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I4 => \^ost_ctrl_ready\,
      I5 => ost_ctrl_valid,
      O => \fifo_depth_gt1_gen.full_n_i_2_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \fifo_depth_gt1_gen.empty_n_i_1__3_n_0\,
      D => full_n0,
      Q => \^ost_ctrl_ready\,
      S => reset
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(0),
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__0_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sel0(5),
      I1 => \sel0__0\(1),
      I2 => \sel0__0\(0),
      O => \p_0_in__0\(1)
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \sel0__0\(0),
      I1 => \sel0__0\(1),
      I2 => sel0(5),
      I3 => \sel0__0\(2),
      O => \p_0_in__0\(2)
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \sel0__0\(1),
      I1 => \sel0__0\(0),
      I2 => \sel0__0\(2),
      I3 => sel0(5),
      I4 => \sel0__0\(3),
      O => \p_0_in__0\(3)
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \sel0__0\(3),
      I1 => \sel0__0\(1),
      I2 => \sel0__0\(0),
      I3 => \sel0__0\(2),
      I4 => sel0(5),
      I5 => \sel0__0\(4),
      O => \p_0_in__0\(4)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_depth_gt1_gen.empty_n_i_1__3_n_0\,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__0_n_0\,
      Q => \sel0__0\(0),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_depth_gt1_gen.empty_n_i_1__3_n_0\,
      D => \p_0_in__0\(1),
      Q => \sel0__0\(1),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_depth_gt1_gen.empty_n_i_1__3_n_0\,
      D => \p_0_in__0\(2),
      Q => \sel0__0\(2),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_depth_gt1_gen.empty_n_i_1__3_n_0\,
      D => \p_0_in__0\(3),
      Q => \sel0__0\(3),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_depth_gt1_gen.empty_n_i_1__3_n_0\,
      D => \p_0_in__0\(4),
      Q => \sel0__0\(4),
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_mem is
  port (
    raddr : out STD_LOGIC_VECTOR ( 7 downto 0 );
    re : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_for_outstanding : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 32 downto 0 );
    mem_reg_0 : in STD_LOGIC;
    next_beat : in STD_LOGIC;
    ready_for_outstanding_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \fifo_mem_gen.raddr\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_1 : in STD_LOGIC;
    mem_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_mem;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_mem is
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal beat_pack : STD_LOGIC_VECTOR ( 33 to 33 );
  signal \mem_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^raddr\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal raddr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \raddr_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \raddr_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \raddr_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \raddr_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \raddr_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \^re\ : STD_LOGIC;
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8670;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "U0/gmem0_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 33;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \raddr_reg[0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \raddr_reg[4]_i_2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \raddr_reg[5]_i_2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \raddr_reg[7]_i_2\ : label is "soft_lutpair147";
begin
  WEBWE(0) <= \^webwe\(0);
  raddr(7 downto 0) <= \^raddr\(7 downto 0);
  re <= \^re\;
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => raddr_reg(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => Q(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => din(15 downto 0),
      DIBDI(15 downto 0) => din(31 downto 16),
      DIPADIP(1 downto 0) => din(33 downto 32),
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => dout(15 downto 0),
      DOBDO(15 downto 0) => dout(31 downto 16),
      DOPADOP(1) => beat_pack(33),
      DOPADOP(0) => dout(32),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \mem_reg_i_1__0_n_0\,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => reset,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => \^webwe\(0),
      WEBWE(2) => \^webwe\(0),
      WEBWE(1) => \^webwe\(0),
      WEBWE(0) => \^webwe\(0)
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AFF"
    )
        port map (
      I0 => mem_reg_0,
      I1 => next_beat,
      I2 => ready_for_outstanding_reg,
      I3 => ap_rst_n,
      O => \mem_reg_i_1__0_n_0\
    );
mem_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_2(0),
      O => \^webwe\(0)
    );
\raddr_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"750075FF"
    )
        port map (
      I0 => mem_reg_0,
      I1 => next_beat,
      I2 => ready_for_outstanding_reg,
      I3 => \fifo_mem_gen.raddr\(0),
      I4 => \raddr_reg[7]_i_3_n_0\,
      O => \^raddr\(0)
    );
\raddr_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F00FF2FFF0000"
    )
        port map (
      I0 => ready_for_outstanding_reg,
      I1 => next_beat,
      I2 => mem_reg_0,
      I3 => \raddr_reg[7]_i_3_n_0\,
      I4 => \fifo_mem_gen.raddr\(1),
      I5 => \fifo_mem_gen.raddr\(0),
      O => \^raddr\(1)
    );
\raddr_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53707070"
    )
        port map (
      I0 => \^re\,
      I1 => \raddr_reg[7]_i_3_n_0\,
      I2 => \fifo_mem_gen.raddr\(2),
      I3 => \fifo_mem_gen.raddr\(0),
      I4 => \fifo_mem_gen.raddr\(1),
      O => \^raddr\(2)
    );
\raddr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5370707070707070"
    )
        port map (
      I0 => \^re\,
      I1 => \raddr_reg[7]_i_3_n_0\,
      I2 => \fifo_mem_gen.raddr\(3),
      I3 => \fifo_mem_gen.raddr\(1),
      I4 => \fifo_mem_gen.raddr\(0),
      I5 => \fifo_mem_gen.raddr\(2),
      O => \^raddr\(3)
    );
\raddr_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F00FF2FFF0000"
    )
        port map (
      I0 => ready_for_outstanding_reg,
      I1 => next_beat,
      I2 => mem_reg_0,
      I3 => \raddr_reg[7]_i_3_n_0\,
      I4 => \fifo_mem_gen.raddr\(4),
      I5 => \raddr_reg[4]_i_2_n_0\,
      O => \^raddr\(4)
    );
\raddr_reg[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \fifo_mem_gen.raddr\(3),
      I1 => \fifo_mem_gen.raddr\(1),
      I2 => \fifo_mem_gen.raddr\(0),
      I3 => \fifo_mem_gen.raddr\(2),
      O => \raddr_reg[4]_i_2_n_0\
    );
\raddr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F00FF2FFF0000"
    )
        port map (
      I0 => ready_for_outstanding_reg,
      I1 => next_beat,
      I2 => mem_reg_0,
      I3 => \raddr_reg[7]_i_3_n_0\,
      I4 => \fifo_mem_gen.raddr\(5),
      I5 => \raddr_reg[5]_i_2_n_0\,
      O => \^raddr\(5)
    );
\raddr_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \fifo_mem_gen.raddr\(4),
      I1 => \fifo_mem_gen.raddr\(2),
      I2 => \fifo_mem_gen.raddr\(0),
      I3 => \fifo_mem_gen.raddr\(1),
      I4 => \fifo_mem_gen.raddr\(3),
      O => \raddr_reg[5]_i_2_n_0\
    );
\raddr_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F00FF2FFF0000"
    )
        port map (
      I0 => ready_for_outstanding_reg,
      I1 => next_beat,
      I2 => mem_reg_0,
      I3 => \raddr_reg[7]_i_3_n_0\,
      I4 => \fifo_mem_gen.raddr\(6),
      I5 => \raddr_reg[7]_i_4_n_0\,
      O => \^raddr\(6)
    );
\raddr_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57773000"
    )
        port map (
      I0 => \^re\,
      I1 => \raddr_reg[7]_i_3_n_0\,
      I2 => \raddr_reg[7]_i_4_n_0\,
      I3 => \fifo_mem_gen.raddr\(6),
      I4 => \fifo_mem_gen.raddr\(7),
      O => \^raddr\(7)
    );
\raddr_reg[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => ready_for_outstanding_reg,
      I1 => next_beat,
      I2 => mem_reg_0,
      O => \^re\
    );
\raddr_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04000000FFFFFFFF"
    )
        port map (
      I0 => \raddr_reg[7]_i_5_n_0\,
      I1 => \fifo_mem_gen.raddr\(1),
      I2 => \fifo_mem_gen.raddr\(0),
      I3 => \fifo_mem_gen.raddr\(2),
      I4 => \fifo_mem_gen.raddr\(3),
      I5 => \^re\,
      O => \raddr_reg[7]_i_3_n_0\
    );
\raddr_reg[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \fifo_mem_gen.raddr\(5),
      I1 => \fifo_mem_gen.raddr\(3),
      I2 => \fifo_mem_gen.raddr\(1),
      I3 => \fifo_mem_gen.raddr\(0),
      I4 => \fifo_mem_gen.raddr\(2),
      I5 => \fifo_mem_gen.raddr\(4),
      O => \raddr_reg[7]_i_4_n_0\
    );
\raddr_reg[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \fifo_mem_gen.raddr\(4),
      I1 => \fifo_mem_gen.raddr\(5),
      I2 => \fifo_mem_gen.raddr\(7),
      I3 => \fifo_mem_gen.raddr\(6),
      O => \raddr_reg[7]_i_5_n_0\
    );
\raddr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr\(0),
      Q => raddr_reg(0),
      R => '0'
    );
\raddr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr\(1),
      Q => raddr_reg(1),
      R => '0'
    );
\raddr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr\(2),
      Q => raddr_reg(2),
      R => '0'
    );
\raddr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr\(3),
      Q => raddr_reg(3),
      R => '0'
    );
\raddr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr\(4),
      Q => raddr_reg(4),
      R => '0'
    );
\raddr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr\(5),
      Q => raddr_reg(5),
      R => '0'
    );
\raddr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr\(6),
      Q => raddr_reg(6),
      R => '0'
    );
\raddr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr\(7),
      Q => raddr_reg(7),
      R => '0'
    );
ready_for_outstanding_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => next_beat,
      I1 => ready_for_outstanding_reg,
      I2 => beat_pack(33),
      O => ready_for_outstanding
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_reg_slice is
  port (
    next_beat : out STD_LOGIC;
    \bus_wide_gen.data_valid_reg\ : out STD_LOGIC;
    p_16_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \bus_wide_gen.data_buf1__0\ : out STD_LOGIC;
    \data_p1_reg[32]_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_rst_n_0 : out STD_LOGIC;
    p_10_in : out STD_LOGIC;
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    p_19_in : in STD_LOGIC;
    \bus_wide_gen.data_valid_reg_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    \bus_wide_gen.data_valid_reg_1\ : in STD_LOGIC;
    \bus_wide_gen.data_valid_reg_2\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bus_wide_gen.data_buf_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[0]_0\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.first_beat_reg\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[0]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \bus_wide_gen.offset_valid\ : in STD_LOGIC;
    \data_p2_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_reg_slice is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SHIFT_RIGHT0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^bus_wide_gen.data_buf1__0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[10]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[11]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[12]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[13]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[14]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[15]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[8]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[9]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_0\ : STD_LOGIC;
  signal \^data_p1_reg[32]_0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \data_p1_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[9]\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal \^next_beat\ : STD_LOGIC;
  signal \next_st__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_16_in\ : STD_LOGIC;
  signal \s_ready_t_i_1__0_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair160";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "zero:00,two:01,one:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "zero:00,two:01,one:10";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_valid_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \state[1]_i_1__0\ : label is "soft_lutpair161";
begin
  Q(0) <= \^q\(0);
  \bus_wide_gen.data_buf1__0\ <= \^bus_wide_gen.data_buf1__0\;
  \data_p1_reg[32]_0\(16 downto 0) <= \^data_p1_reg[32]_0\(16 downto 0);
  next_beat <= \^next_beat\;
  p_16_in <= \^p_16_in\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => beat_valid,
      I1 => p_19_in,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next_st__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C3CCA0"
    )
        port map (
      I0 => \^next_beat\,
      I1 => p_19_in,
      I2 => beat_valid,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next_st__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(0),
      Q => \state__0\(0),
      R => reset
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(1),
      Q => \state__0\(1),
      R => reset
    );
\bus_wide_gen.data_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[15]\(0),
      I1 => \bus_wide_gen.data_buf_reg[0]\,
      I2 => \bus_wide_gen.data_buf_reg[0]_0\,
      I3 => \data_p1_reg_n_0_[0]\,
      I4 => \^bus_wide_gen.data_buf1__0\,
      I5 => SHIFT_RIGHT0_in(0),
      O => D(0)
    );
\bus_wide_gen.data_buf[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \data_p1_reg_n_0_[0]\,
      I1 => \^data_p1_reg[32]_0\(0),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^data_p1_reg[32]_0\(8),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \data_p1_reg_n_0_[8]\,
      O => SHIFT_RIGHT0_in(0)
    );
\bus_wide_gen.data_buf[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[10]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf_reg[15]\(10),
      I2 => \bus_wide_gen.data_buf_reg[0]\,
      I3 => \bus_wide_gen.data_buf_reg[0]_0\,
      I4 => \data_p1_reg_n_0_[10]\,
      O => D(10)
    );
\bus_wide_gen.data_buf[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^data_p1_reg[32]_0\(2),
      I1 => \^data_p1_reg[32]_0\(10),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \data_p1_reg_n_0_[10]\,
      I4 => \^bus_wide_gen.data_buf1__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \bus_wide_gen.data_buf[10]_i_2_n_0\
    );
\bus_wide_gen.data_buf[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[11]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf_reg[15]\(11),
      I2 => \bus_wide_gen.data_buf_reg[0]\,
      I3 => \bus_wide_gen.data_buf_reg[0]_0\,
      I4 => \data_p1_reg_n_0_[11]\,
      O => D(11)
    );
\bus_wide_gen.data_buf[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^data_p1_reg[32]_0\(3),
      I1 => \^data_p1_reg[32]_0\(11),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \data_p1_reg_n_0_[11]\,
      I4 => \^bus_wide_gen.data_buf1__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \bus_wide_gen.data_buf[11]_i_2_n_0\
    );
\bus_wide_gen.data_buf[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[12]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf_reg[15]\(12),
      I2 => \bus_wide_gen.data_buf_reg[0]\,
      I3 => \bus_wide_gen.data_buf_reg[0]_0\,
      I4 => \data_p1_reg_n_0_[12]\,
      O => D(12)
    );
\bus_wide_gen.data_buf[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^data_p1_reg[32]_0\(4),
      I1 => \^data_p1_reg[32]_0\(12),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \data_p1_reg_n_0_[12]\,
      I4 => \^bus_wide_gen.data_buf1__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \bus_wide_gen.data_buf[12]_i_2_n_0\
    );
\bus_wide_gen.data_buf[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[13]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf_reg[15]\(13),
      I2 => \bus_wide_gen.data_buf_reg[0]\,
      I3 => \bus_wide_gen.data_buf_reg[0]_0\,
      I4 => \data_p1_reg_n_0_[13]\,
      O => D(13)
    );
\bus_wide_gen.data_buf[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^data_p1_reg[32]_0\(5),
      I1 => \^data_p1_reg[32]_0\(13),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \data_p1_reg_n_0_[13]\,
      I4 => \^bus_wide_gen.data_buf1__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \bus_wide_gen.data_buf[13]_i_2_n_0\
    );
\bus_wide_gen.data_buf[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[14]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf_reg[15]\(14),
      I2 => \bus_wide_gen.data_buf_reg[0]\,
      I3 => \bus_wide_gen.data_buf_reg[0]_0\,
      I4 => \data_p1_reg_n_0_[14]\,
      O => D(14)
    );
\bus_wide_gen.data_buf[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^data_p1_reg[32]_0\(6),
      I1 => \^data_p1_reg[32]_0\(14),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \data_p1_reg_n_0_[14]\,
      I4 => \^bus_wide_gen.data_buf1__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \bus_wide_gen.data_buf[14]_i_2_n_0\
    );
\bus_wide_gen.data_buf[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[15]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf_reg[15]\(15),
      I2 => \bus_wide_gen.data_buf_reg[0]\,
      I3 => \bus_wide_gen.data_buf_reg[0]_0\,
      I4 => \data_p1_reg_n_0_[15]\,
      O => D(15)
    );
\bus_wide_gen.data_buf[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^data_p1_reg[32]_0\(7),
      I1 => \^data_p1_reg[32]_0\(15),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \data_p1_reg_n_0_[15]\,
      I4 => \^bus_wide_gen.data_buf1__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \bus_wide_gen.data_buf[15]_i_2_n_0\
    );
\bus_wide_gen.data_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[15]\(1),
      I1 => \bus_wide_gen.data_buf_reg[0]\,
      I2 => \bus_wide_gen.data_buf_reg[0]_0\,
      I3 => \data_p1_reg_n_0_[1]\,
      I4 => \^bus_wide_gen.data_buf1__0\,
      I5 => SHIFT_RIGHT0_in(1),
      O => D(1)
    );
\bus_wide_gen.data_buf[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \data_p1_reg_n_0_[1]\,
      I1 => \^data_p1_reg[32]_0\(1),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^data_p1_reg[32]_0\(9),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \data_p1_reg_n_0_[9]\,
      O => SHIFT_RIGHT0_in(1)
    );
\bus_wide_gen.data_buf[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000111100000000"
    )
        port map (
      I0 => \bus_wide_gen.data_valid_reg_2\,
      I1 => \bus_wide_gen.data_valid_reg_1\,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_enable_reg_pp0_iter9,
      I4 => \bus_wide_gen.data_valid_reg_0\,
      I5 => \^p_16_in\,
      O => p_10_in
    );
\bus_wide_gen.data_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[15]\(2),
      I1 => \bus_wide_gen.data_buf_reg[0]\,
      I2 => \bus_wide_gen.data_buf_reg[0]_0\,
      I3 => \data_p1_reg_n_0_[2]\,
      I4 => \^bus_wide_gen.data_buf1__0\,
      I5 => SHIFT_RIGHT0_in(2),
      O => D(2)
    );
\bus_wide_gen.data_buf[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \data_p1_reg_n_0_[2]\,
      I1 => \^data_p1_reg[32]_0\(2),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^data_p1_reg[32]_0\(10),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \data_p1_reg_n_0_[10]\,
      O => SHIFT_RIGHT0_in(2)
    );
\bus_wide_gen.data_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[15]\(3),
      I1 => \bus_wide_gen.data_buf_reg[0]\,
      I2 => \bus_wide_gen.data_buf_reg[0]_0\,
      I3 => \data_p1_reg_n_0_[3]\,
      I4 => \^bus_wide_gen.data_buf1__0\,
      I5 => SHIFT_RIGHT0_in(3),
      O => D(3)
    );
\bus_wide_gen.data_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \data_p1_reg_n_0_[3]\,
      I1 => \^data_p1_reg[32]_0\(3),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^data_p1_reg[32]_0\(11),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \data_p1_reg_n_0_[11]\,
      O => SHIFT_RIGHT0_in(3)
    );
\bus_wide_gen.data_buf[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[15]\(4),
      I1 => \bus_wide_gen.data_buf_reg[0]\,
      I2 => \bus_wide_gen.data_buf_reg[0]_0\,
      I3 => \data_p1_reg_n_0_[4]\,
      I4 => \^bus_wide_gen.data_buf1__0\,
      I5 => SHIFT_RIGHT0_in(4),
      O => D(4)
    );
\bus_wide_gen.data_buf[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \data_p1_reg_n_0_[4]\,
      I1 => \^data_p1_reg[32]_0\(4),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^data_p1_reg[32]_0\(12),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \data_p1_reg_n_0_[12]\,
      O => SHIFT_RIGHT0_in(4)
    );
\bus_wide_gen.data_buf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[15]\(5),
      I1 => \bus_wide_gen.data_buf_reg[0]\,
      I2 => \bus_wide_gen.data_buf_reg[0]_0\,
      I3 => \data_p1_reg_n_0_[5]\,
      I4 => \^bus_wide_gen.data_buf1__0\,
      I5 => SHIFT_RIGHT0_in(5),
      O => D(5)
    );
\bus_wide_gen.data_buf[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \data_p1_reg_n_0_[5]\,
      I1 => \^data_p1_reg[32]_0\(5),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^data_p1_reg[32]_0\(13),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \data_p1_reg_n_0_[13]\,
      O => SHIFT_RIGHT0_in(5)
    );
\bus_wide_gen.data_buf[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[15]\(6),
      I1 => \bus_wide_gen.data_buf_reg[0]\,
      I2 => \bus_wide_gen.data_buf_reg[0]_0\,
      I3 => \data_p1_reg_n_0_[6]\,
      I4 => \^bus_wide_gen.data_buf1__0\,
      I5 => SHIFT_RIGHT0_in(6),
      O => D(6)
    );
\bus_wide_gen.data_buf[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \data_p1_reg_n_0_[6]\,
      I1 => \^data_p1_reg[32]_0\(6),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^data_p1_reg[32]_0\(14),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \data_p1_reg_n_0_[14]\,
      O => SHIFT_RIGHT0_in(6)
    );
\bus_wide_gen.data_buf[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[15]\(7),
      I1 => \bus_wide_gen.data_buf_reg[0]\,
      I2 => \bus_wide_gen.data_buf_reg[0]_0\,
      I3 => \data_p1_reg_n_0_[7]\,
      I4 => \^bus_wide_gen.data_buf1__0\,
      I5 => SHIFT_RIGHT0_in(7),
      O => D(7)
    );
\bus_wide_gen.data_buf[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808080800000000"
    )
        port map (
      I0 => \bus_wide_gen.first_beat_reg\,
      I1 => \^p_16_in\,
      I2 => \bus_wide_gen.data_valid_reg_0\,
      I3 => ap_enable_reg_pp0_iter9,
      I4 => ap_block_pp0_stage0_subdone,
      I5 => \bus_wide_gen.data_buf_reg[0]_1\,
      O => \^bus_wide_gen.data_buf1__0\
    );
\bus_wide_gen.data_buf[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \data_p1_reg_n_0_[7]\,
      I1 => \^data_p1_reg[32]_0\(7),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^data_p1_reg[32]_0\(15),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \data_p1_reg_n_0_[15]\,
      O => SHIFT_RIGHT0_in(7)
    );
\bus_wide_gen.data_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[8]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf_reg[15]\(8),
      I2 => \bus_wide_gen.data_buf_reg[0]\,
      I3 => \bus_wide_gen.data_buf_reg[0]_0\,
      I4 => \data_p1_reg_n_0_[8]\,
      O => D(8)
    );
\bus_wide_gen.data_buf[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^data_p1_reg[32]_0\(0),
      I1 => \^data_p1_reg[32]_0\(8),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \data_p1_reg_n_0_[8]\,
      I4 => \^bus_wide_gen.data_buf1__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \bus_wide_gen.data_buf[8]_i_2_n_0\
    );
\bus_wide_gen.data_buf[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[9]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf_reg[15]\(9),
      I2 => \bus_wide_gen.data_buf_reg[0]\,
      I3 => \bus_wide_gen.data_buf_reg[0]_0\,
      I4 => \data_p1_reg_n_0_[9]\,
      O => D(9)
    );
\bus_wide_gen.data_buf[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^data_p1_reg[32]_0\(1),
      I1 => \^data_p1_reg[32]_0\(9),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \data_p1_reg_n_0_[9]\,
      I4 => \^bus_wide_gen.data_buf1__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \bus_wide_gen.data_buf[9]_i_2_n_0\
    );
\bus_wide_gen.data_valid_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8CCC8CCC8CCCAEEE"
    )
        port map (
      I0 => \^p_16_in\,
      I1 => \bus_wide_gen.data_valid_reg_0\,
      I2 => ap_enable_reg_pp0_iter9,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => \bus_wide_gen.data_valid_reg_1\,
      I5 => \bus_wide_gen.data_valid_reg_2\,
      O => \bus_wide_gen.data_valid_reg\
    );
\bus_wide_gen.data_valid_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \bus_wide_gen.offset_valid\,
      O => \^p_16_in\
    );
\bus_wide_gen.first_beat_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5D5FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^q\(0),
      I2 => \^data_p1_reg[32]_0\(16),
      I3 => \bus_wide_gen.first_beat_reg\,
      I4 => p_19_in,
      O => ap_rst_n_0
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(0),
      O => \data_p1[0]_i_1_n_0\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(10),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(10),
      O => \data_p1[10]_i_1_n_0\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(11),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(11),
      O => \data_p1[11]_i_1_n_0\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(12),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(12),
      O => \data_p1[12]_i_1_n_0\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(13),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(13),
      O => \data_p1[13]_i_1_n_0\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(14),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(14),
      O => \data_p1[14]_i_1_n_0\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(15),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(15),
      O => \data_p1[15]_i_1_n_0\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(16),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(16),
      O => \data_p1[16]_i_1_n_0\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(17),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(17),
      O => \data_p1[17]_i_1_n_0\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(18),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(18),
      O => \data_p1[18]_i_1_n_0\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(19),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(19),
      O => \data_p1[19]_i_1_n_0\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(1),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(1),
      O => \data_p1[1]_i_1_n_0\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(20),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(20),
      O => \data_p1[20]_i_1_n_0\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(21),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(21),
      O => \data_p1[21]_i_1_n_0\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(22),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(22),
      O => \data_p1[22]_i_1_n_0\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(23),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(23),
      O => \data_p1[23]_i_1_n_0\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(24),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(24),
      O => \data_p1[24]_i_1_n_0\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(25),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(25),
      O => \data_p1[25]_i_1_n_0\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(26),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(26),
      O => \data_p1[26]_i_1_n_0\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(27),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(27),
      O => \data_p1[27]_i_1_n_0\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(28),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(28),
      O => \data_p1[28]_i_1_n_0\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(29),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(29),
      O => \data_p1[29]_i_1_n_0\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(2),
      O => \data_p1[2]_i_1_n_0\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(30),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(30),
      O => \data_p1[30]_i_1_n_0\
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(31),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(31),
      O => \data_p1[31]_i_1_n_0\
    );
\data_p1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B08"
    )
        port map (
      I0 => p_19_in,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => beat_valid,
      O => load_p1
    );
\data_p1[32]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(32),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(32),
      O => \data_p1[32]_i_2_n_0\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(3),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(3),
      O => \data_p1[3]_i_1_n_0\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(4),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(4),
      O => \data_p1[4]_i_1_n_0\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(5),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(5),
      O => \data_p1[5]_i_1_n_0\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(6),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(6),
      O => \data_p1[6]_i_1_n_0\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(7),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(7),
      O => \data_p1[7]_i_1_n_0\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(8),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(8),
      O => \data_p1[8]_i_1_n_0\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(9),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(9),
      O => \data_p1[9]_i_1_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[0]\,
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[10]\,
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[11]\,
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[12]\,
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[13]\,
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[14]\,
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[15]\,
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_0\,
      Q => \^data_p1_reg[32]_0\(0),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_0\,
      Q => \^data_p1_reg[32]_0\(1),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_0\,
      Q => \^data_p1_reg[32]_0\(2),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_0\,
      Q => \^data_p1_reg[32]_0\(3),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[1]\,
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_0\,
      Q => \^data_p1_reg[32]_0\(4),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_0\,
      Q => \^data_p1_reg[32]_0\(5),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_0\,
      Q => \^data_p1_reg[32]_0\(6),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_0\,
      Q => \^data_p1_reg[32]_0\(7),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_0\,
      Q => \^data_p1_reg[32]_0\(8),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_0\,
      Q => \^data_p1_reg[32]_0\(9),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_0\,
      Q => \^data_p1_reg[32]_0\(10),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_0\,
      Q => \^data_p1_reg[32]_0\(11),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_0\,
      Q => \^data_p1_reg[32]_0\(12),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1_n_0\,
      Q => \^data_p1_reg[32]_0\(13),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[2]\,
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1_n_0\,
      Q => \^data_p1_reg[32]_0\(14),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1_n_0\,
      Q => \^data_p1_reg[32]_0\(15),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_2_n_0\,
      Q => \^data_p1_reg[32]_0\(16),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[3]\,
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[4]\,
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[5]\,
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[6]\,
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[7]\,
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[8]\,
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[9]\,
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(30),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(31),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(32),
      Q => data_p2(32),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[32]_0\(9),
      Q => data_p2(9),
      R => '0'
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFAA2FF"
    )
        port map (
      I0 => \^next_beat\,
      I1 => beat_valid,
      I2 => p_19_in,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__0_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_0\,
      Q => \^next_beat\,
      R => reset
    );
\state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFC000"
    )
        port map (
      I0 => p_19_in,
      I1 => beat_valid,
      I2 => state(1),
      I3 => \^next_beat\,
      I4 => \^q\(0),
      O => \state[0]_i_1__3_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => p_19_in,
      I3 => beat_valid,
      O => \state[1]_i_1__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => reset
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_0\,
      Q => state(1),
      S => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_reg_slice_14 is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    re : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_gmem0_RVALID : in STD_LOGIC;
    RREADY_Dummy : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_reg_slice_14 : entity is "conv2d_edge_gmem0_m_axi_reg_slice";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_reg_slice_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_reg_slice_14 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \^data_p1_reg[32]_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \data_p2_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next_st__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__2_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__1\ : label is "soft_lutpair145";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "zero:00,two:01,one:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "zero:00,two:01,one:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__2\ : label is "soft_lutpair145";
begin
  Q(0) <= \^q\(0);
  \data_p1_reg[32]_0\(32 downto 0) <= \^data_p1_reg[32]_0\(32 downto 0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => m_axi_gmem0_RVALID,
      I1 => RREADY_Dummy,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next_st__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E02300C"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => RREADY_Dummy,
      I4 => m_axi_gmem0_RVALID,
      O => \next_st__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(0),
      Q => \state__0\(0),
      R => reset
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(1),
      Q => \state__0\(1),
      R => reset
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(0),
      O => \data_p1[0]_i_1__1_n_0\
    );
\data_p1[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(10),
      O => \data_p1[10]_i_1__1_n_0\
    );
\data_p1[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(11),
      O => \data_p1[11]_i_1__1_n_0\
    );
\data_p1[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(12),
      O => \data_p1[12]_i_1__1_n_0\
    );
\data_p1[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(13),
      O => \data_p1[13]_i_1__1_n_0\
    );
\data_p1[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(14),
      O => \data_p1[14]_i_1__1_n_0\
    );
\data_p1[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(15),
      O => \data_p1[15]_i_1__1_n_0\
    );
\data_p1[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[16]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(16),
      O => \data_p1[16]_i_1__1_n_0\
    );
\data_p1[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[17]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(17),
      O => \data_p1[17]_i_1__1_n_0\
    );
\data_p1[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[18]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(18),
      O => \data_p1[18]_i_1__1_n_0\
    );
\data_p1[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[19]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(19),
      O => \data_p1[19]_i_1__1_n_0\
    );
\data_p1[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(1),
      O => \data_p1[1]_i_1__1_n_0\
    );
\data_p1[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[20]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(20),
      O => \data_p1[20]_i_1__1_n_0\
    );
\data_p1[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[21]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(21),
      O => \data_p1[21]_i_1__1_n_0\
    );
\data_p1[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[22]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(22),
      O => \data_p1[22]_i_1__1_n_0\
    );
\data_p1[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[23]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(23),
      O => \data_p1[23]_i_1__1_n_0\
    );
\data_p1[24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[24]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(24),
      O => \data_p1[24]_i_1__1_n_0\
    );
\data_p1[25]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[25]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(25),
      O => \data_p1[25]_i_1__1_n_0\
    );
\data_p1[26]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[26]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(26),
      O => \data_p1[26]_i_1__1_n_0\
    );
\data_p1[27]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[27]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(27),
      O => \data_p1[27]_i_1__1_n_0\
    );
\data_p1[28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[28]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(28),
      O => \data_p1[28]_i_1__1_n_0\
    );
\data_p1[29]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[29]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(29),
      O => \data_p1[29]_i_1__1_n_0\
    );
\data_p1[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(2),
      O => \data_p1[2]_i_1__1_n_0\
    );
\data_p1[30]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[30]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(30),
      O => \data_p1[30]_i_1__1_n_0\
    );
\data_p1[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[31]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(31),
      O => \data_p1[31]_i_1__1_n_0\
    );
\data_p1[32]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08CA"
    )
        port map (
      I0 => m_axi_gmem0_RVALID,
      I1 => RREADY_Dummy,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => load_p1
    );
\data_p1[32]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[32]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(32),
      O => \data_p1[32]_i_2__0_n_0\
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(3),
      O => \data_p1[3]_i_1__1_n_0\
    );
\data_p1[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(4),
      O => \data_p1[4]_i_1__1_n_0\
    );
\data_p1[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(5),
      O => \data_p1[5]_i_1__1_n_0\
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(6),
      O => \data_p1[6]_i_1__1_n_0\
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(7),
      O => \data_p1[7]_i_1__1_n_0\
    );
\data_p1[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(8),
      O => \data_p1[8]_i_1__1_n_0\
    );
\data_p1[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(9),
      O => \data_p1[9]_i_1__1_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(31),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_2__0_n_0\,
      Q => \^data_p1_reg[32]_0\(32),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(9),
      R => '0'
    );
\data_p2[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_gmem0_RVALID,
      I1 => \^s_ready_t_reg_0\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(0),
      Q => \data_p2_reg_n_0_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(10),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(11),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(12),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(13),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(14),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(15),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(16),
      Q => \data_p2_reg_n_0_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(17),
      Q => \data_p2_reg_n_0_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(18),
      Q => \data_p2_reg_n_0_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(19),
      Q => \data_p2_reg_n_0_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(1),
      Q => \data_p2_reg_n_0_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(20),
      Q => \data_p2_reg_n_0_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(21),
      Q => \data_p2_reg_n_0_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(22),
      Q => \data_p2_reg_n_0_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(23),
      Q => \data_p2_reg_n_0_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(24),
      Q => \data_p2_reg_n_0_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(25),
      Q => \data_p2_reg_n_0_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(26),
      Q => \data_p2_reg_n_0_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(27),
      Q => \data_p2_reg_n_0_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(28),
      Q => \data_p2_reg_n_0_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(29),
      Q => \data_p2_reg_n_0_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(2),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(30),
      Q => \data_p2_reg_n_0_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(31),
      Q => \data_p2_reg_n_0_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(32),
      Q => \data_p2_reg_n_0_[32]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(3),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(4),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(5),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(6),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(7),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(8),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(9),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
\fifo_depth_gt1_gen.dout[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
        port map (
      I0 => RREADY_Dummy,
      I1 => \^q\(0),
      I2 => \^data_p1_reg[32]_0\(32),
      I3 => \fifo_depth_gt1_gen.dout_reg[0]\,
      I4 => \fifo_depth_gt1_gen.dout_reg[0]_0\,
      O => re
    );
\s_ready_t_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => m_axi_gmem0_RVALID,
      I1 => RREADY_Dummy,
      I2 => \^s_ready_t_reg_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__2_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__2_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => reset
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5F8800"
    )
        port map (
      I0 => state(1),
      I1 => \^s_ready_t_reg_0\,
      I2 => RREADY_Dummy,
      I3 => m_axi_gmem0_RVALID,
      I4 => \^q\(0),
      O => \state[0]_i_1__0_n_0\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => RREADY_Dummy,
      I3 => m_axi_gmem0_RVALID,
      O => \state[1]_i_1__1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => reset
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__1_n_0\,
      Q => state(1),
      S => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_reg_slice__parameterized1\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    last_sect_reg : out STD_LOGIC;
    p_16_in : out STD_LOGIC;
    \single_sect__18\ : out STD_LOGIC;
    next_req : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \data_p1_reg[81]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[77]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \data_p1_reg[77]_1\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_ready_t_reg_1 : in STD_LOGIC;
    if_full_n : in STD_LOGIC;
    req_handling_reg : in STD_LOGIC;
    req_handling_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    last_sect_reg_0 : in STD_LOGIC;
    plusOp : in STD_LOGIC_VECTOR ( 50 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ost_ctrl_ready : in STD_LOGIC;
    \sect_total_buf_reg[0]\ : in STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    \sect_total_buf_reg[0]_0\ : in STD_LOGIC;
    \sect_total_buf_reg[0]_1\ : in STD_LOGIC;
    \sect_total[19]_i_5_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p2_reg[81]_0\ : in STD_LOGIC_VECTOR ( 65 downto 0 );
    \data_p2_reg[81]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_reg_slice__parameterized1\ : entity is "conv2d_edge_gmem0_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_reg_slice__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_reg_slice__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \beat_len[1]_i_2_n_0\ : STD_LOGIC;
  signal \beat_len[1]_i_3_n_0\ : STD_LOGIC;
  signal \beat_len_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \beat_len_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \beat_len_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \beat_len_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \beat_len_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \beat_len_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[33]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[34]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[35]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[36]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[37]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[38]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[39]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[40]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[41]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[42]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[43]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[44]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[45]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[46]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[47]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[48]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[49]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[50]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[51]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[52]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[53]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[54]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[55]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[56]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[57]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[58]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[59]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[60]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[61]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[62]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[63]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[77]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[81]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[1]\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 81 downto 0 );
  signal \end_from_4k[1]_i_2_n_0\ : STD_LOGIC;
  signal \end_from_4k[1]_i_3_n_0\ : STD_LOGIC;
  signal \end_from_4k[1]_i_4_n_0\ : STD_LOGIC;
  signal \end_from_4k[1]_i_5_n_0\ : STD_LOGIC;
  signal \end_from_4k[5]_i_2_n_0\ : STD_LOGIC;
  signal \end_from_4k[5]_i_3_n_0\ : STD_LOGIC;
  signal \end_from_4k[5]_i_4_n_0\ : STD_LOGIC;
  signal \end_from_4k[5]_i_5_n_0\ : STD_LOGIC;
  signal \end_from_4k[9]_i_2_n_0\ : STD_LOGIC;
  signal \end_from_4k[9]_i_3_n_0\ : STD_LOGIC;
  signal \end_from_4k[9]_i_4_n_0\ : STD_LOGIC;
  signal \end_from_4k[9]_i_5_n_0\ : STD_LOGIC;
  signal \end_from_4k_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \end_from_4k_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \end_from_4k_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \end_from_4k_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \end_from_4k_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \end_from_4k_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \end_from_4k_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \end_from_4k_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \end_from_4k_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \end_from_4k_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \end_from_4k_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal m_ready : STD_LOGIC;
  signal \^next_req\ : STD_LOGIC;
  signal \next_st__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_16_in\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 17 downto 13 );
  signal req_valid : STD_LOGIC;
  signal \s_ready_t_i_1__1_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal \sect_total[19]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total[19]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total[19]_i_6_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_10_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_11_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_12_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_13_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_14_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_15_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_16_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_6_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_7_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_9_n_0\ : STD_LOGIC;
  signal \sect_total_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_8_n_1\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_8_n_2\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_8_n_3\ : STD_LOGIC;
  signal \sect_total_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \^single_sect__18\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_end_from_4k_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_end_from_4k_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_total_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_total_reg[3]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2__0\ : label is "soft_lutpair76";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "zero:00,two:01,one:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "zero:00,two:01,one:10";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \beat_len_reg[1]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \beat_len_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \beat_len_reg[9]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k_reg[1]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k_reg[9]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of last_sect_i_1 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sect_cnt[20]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sect_cnt[21]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sect_cnt[22]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sect_cnt[23]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sect_cnt[24]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sect_cnt[25]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sect_cnt[26]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sect_cnt[27]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sect_cnt[28]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sect_cnt[29]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sect_cnt[30]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \sect_cnt[31]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \sect_cnt[32]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \sect_cnt[33]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \sect_cnt[34]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \sect_cnt[35]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \sect_cnt[36]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \sect_cnt[37]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \sect_cnt[38]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sect_cnt[39]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sect_cnt[40]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \sect_cnt[41]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sect_cnt[42]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sect_cnt[43]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \sect_cnt[44]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \sect_cnt[45]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sect_cnt[46]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sect_cnt[47]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \sect_cnt[48]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \sect_cnt[49]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sect_cnt[50]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1\ : label is "soft_lutpair98";
  attribute ADDER_THRESHOLD of \sect_total_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[19]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[3]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[3]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[7]_i_1\ : label is 35;
begin
  Q(61 downto 0) <= \^q\(61 downto 0);
  next_req <= \^next_req\;
  p_16_in <= \^p_16_in\;
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
  \single_sect__18\ <= \^single_sect__18\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000C400FF0000"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => s_ready_t_reg_1,
      I2 => if_full_n,
      I3 => m_ready,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \next_st__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A565AAAAC000"
    )
        port map (
      I0 => m_ready,
      I1 => \^s_ready_t_reg_0\,
      I2 => s_ready_t_reg_1,
      I3 => if_full_n,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \next_st__0\(1)
    );
\FSM_sequential_state[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => \^p_16_in\,
      I1 => \^single_sect__18\,
      I2 => req_handling_reg,
      I3 => req_handling_reg_0,
      O => m_ready
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(0),
      Q => \state__0\(0),
      R => reset
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(1),
      Q => \state__0\(1),
      R => reset
    );
\beat_len[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \data_p1_reg_n_0_[1]\,
      O => \beat_len[1]_i_2_n_0\
    );
\beat_len[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \data_p1_reg_n_0_[0]\,
      O => \beat_len[1]_i_3_n_0\
    );
\beat_len_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_reg[1]_i_1_n_0\,
      CO(2) => \beat_len_reg[1]_i_1_n_1\,
      CO(1) => \beat_len_reg[1]_i_1_n_2\,
      CO(0) => \beat_len_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_1_in(13),
      DI(0) => p_1_in(13),
      O(3 downto 2) => \data_p1_reg[77]_1\(1 downto 0),
      O(1 downto 0) => \NLW_beat_len_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => p_1_in(13),
      S(2) => p_1_in(13),
      S(1) => \beat_len[1]_i_2_n_0\,
      S(0) => \beat_len[1]_i_3_n_0\
    );
\beat_len_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_reg[1]_i_1_n_0\,
      CO(3) => \beat_len_reg[5]_i_1_n_0\,
      CO(2) => \beat_len_reg[5]_i_1_n_1\,
      CO(1) => \beat_len_reg[5]_i_1_n_2\,
      CO(0) => \beat_len_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[77]_1\(5 downto 2),
      S(3) => p_1_in(13),
      S(2) => p_1_in(13),
      S(1) => p_1_in(13),
      S(0) => p_1_in(13)
    );
\beat_len_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_reg[5]_i_1_n_0\,
      CO(3) => \NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \beat_len_reg[9]_i_1_n_1\,
      CO(1) => \beat_len_reg[9]_i_1_n_2\,
      CO(0) => \beat_len_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[77]_1\(9 downto 6),
      S(3) => p_1_in(13),
      S(2) => p_1_in(13),
      S(1) => p_1_in(13),
      S(0) => p_1_in(13)
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(0),
      O => \data_p1[0]_i_1__0_n_0\
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(10),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(10),
      O => \data_p1[10]_i_1__0_n_0\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(11),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(11),
      O => \data_p1[11]_i_1__0_n_0\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(12),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(12),
      O => \data_p1[12]_i_1__0_n_0\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(13),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(13),
      O => \data_p1[13]_i_1__0_n_0\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(14),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(14),
      O => \data_p1[14]_i_1__0_n_0\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(15),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(15),
      O => \data_p1[15]_i_1__0_n_0\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(16),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(16),
      O => \data_p1[16]_i_1__0_n_0\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(17),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(17),
      O => \data_p1[17]_i_1__0_n_0\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(18),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(18),
      O => \data_p1[18]_i_1__0_n_0\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(19),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(19),
      O => \data_p1[19]_i_1__0_n_0\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(1),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(1),
      O => \data_p1[1]_i_1__0_n_0\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(20),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(20),
      O => \data_p1[20]_i_1__0_n_0\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(21),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(21),
      O => \data_p1[21]_i_1__0_n_0\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(22),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(22),
      O => \data_p1[22]_i_1__0_n_0\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(23),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(23),
      O => \data_p1[23]_i_1__0_n_0\
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(24),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(24),
      O => \data_p1[24]_i_1__0_n_0\
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(25),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(25),
      O => \data_p1[25]_i_1__0_n_0\
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(26),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(26),
      O => \data_p1[26]_i_1__0_n_0\
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(27),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(27),
      O => \data_p1[27]_i_1__0_n_0\
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(28),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(28),
      O => \data_p1[28]_i_1__0_n_0\
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(29),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(29),
      O => \data_p1[29]_i_1__0_n_0\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(2),
      O => \data_p1[2]_i_1__0_n_0\
    );
\data_p1[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(30),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(30),
      O => \data_p1[30]_i_1__0_n_0\
    );
\data_p1[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(31),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(31),
      O => \data_p1[31]_i_1__0_n_0\
    );
\data_p1[32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(32),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(32),
      O => \data_p1[32]_i_1__0_n_0\
    );
\data_p1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(33),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(33),
      O => \data_p1[33]_i_1_n_0\
    );
\data_p1[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(34),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(34),
      O => \data_p1[34]_i_1_n_0\
    );
\data_p1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(35),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(35),
      O => \data_p1[35]_i_1_n_0\
    );
\data_p1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(36),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(36),
      O => \data_p1[36]_i_1_n_0\
    );
\data_p1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(37),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(37),
      O => \data_p1[37]_i_1_n_0\
    );
\data_p1[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(38),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(38),
      O => \data_p1[38]_i_1_n_0\
    );
\data_p1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(39),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(39),
      O => \data_p1[39]_i_1_n_0\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(3),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(3),
      O => \data_p1[3]_i_1__0_n_0\
    );
\data_p1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(40),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(40),
      O => \data_p1[40]_i_1_n_0\
    );
\data_p1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(41),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(41),
      O => \data_p1[41]_i_1_n_0\
    );
\data_p1[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(42),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(42),
      O => \data_p1[42]_i_1_n_0\
    );
\data_p1[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(43),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(43),
      O => \data_p1[43]_i_1_n_0\
    );
\data_p1[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(44),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(44),
      O => \data_p1[44]_i_1_n_0\
    );
\data_p1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(45),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(45),
      O => \data_p1[45]_i_1_n_0\
    );
\data_p1[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(46),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(46),
      O => \data_p1[46]_i_1_n_0\
    );
\data_p1[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(47),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(47),
      O => \data_p1[47]_i_1_n_0\
    );
\data_p1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(48),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(48),
      O => \data_p1[48]_i_1_n_0\
    );
\data_p1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(49),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(49),
      O => \data_p1[49]_i_1_n_0\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(4),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(4),
      O => \data_p1[4]_i_1__0_n_0\
    );
\data_p1[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(50),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(50),
      O => \data_p1[50]_i_1_n_0\
    );
\data_p1[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(51),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(51),
      O => \data_p1[51]_i_1_n_0\
    );
\data_p1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(52),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(52),
      O => \data_p1[52]_i_1_n_0\
    );
\data_p1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(53),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(53),
      O => \data_p1[53]_i_1_n_0\
    );
\data_p1[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(54),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(54),
      O => \data_p1[54]_i_1_n_0\
    );
\data_p1[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(55),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(55),
      O => \data_p1[55]_i_1_n_0\
    );
\data_p1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(56),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(56),
      O => \data_p1[56]_i_1_n_0\
    );
\data_p1[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(57),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(57),
      O => \data_p1[57]_i_1_n_0\
    );
\data_p1[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(58),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(58),
      O => \data_p1[58]_i_1_n_0\
    );
\data_p1[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(59),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(59),
      O => \data_p1[59]_i_1_n_0\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(5),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(5),
      O => \data_p1[5]_i_1__0_n_0\
    );
\data_p1[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(60),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(60),
      O => \data_p1[60]_i_1_n_0\
    );
\data_p1[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(61),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(61),
      O => \data_p1[61]_i_1_n_0\
    );
\data_p1[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(62),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(62),
      O => \data_p1[62]_i_1_n_0\
    );
\data_p1[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(63),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(63),
      O => \data_p1[63]_i_1_n_0\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(6),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(6),
      O => \data_p1[6]_i_1__0_n_0\
    );
\data_p1[77]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(77),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(64),
      O => \data_p1[77]_i_1_n_0\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(7),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(7),
      O => \data_p1[7]_i_1__0_n_0\
    );
\data_p1[81]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A020AAAAF030"
    )
        port map (
      I0 => m_ready,
      I1 => \^s_ready_t_reg_0\,
      I2 => s_ready_t_reg_1,
      I3 => if_full_n,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => load_p1
    );
\data_p1[81]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(81),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(65),
      O => \data_p1[81]_i_2_n_0\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(8),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(8),
      O => \data_p1[8]_i_1__0_n_0\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(9),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(9),
      O => \data_p1[9]_i_1__0_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__0_n_0\,
      Q => \data_p1_reg_n_0_[0]\,
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_0\,
      Q => \^q\(8),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_0\,
      Q => \^q\(9),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_0\,
      Q => \^q\(10),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_0\,
      Q => \^q\(11),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_0\,
      Q => \^q\(12),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_0\,
      Q => \^q\(13),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_0\,
      Q => \^q\(14),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_0\,
      Q => \^q\(15),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_0\,
      Q => \^q\(16),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_0\,
      Q => \^q\(17),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_0\,
      Q => \data_p1_reg_n_0_[1]\,
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_0\,
      Q => \^q\(18),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_0\,
      Q => \^q\(19),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_0\,
      Q => \^q\(20),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__0_n_0\,
      Q => \^q\(21),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__0_n_0\,
      Q => \^q\(22),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__0_n_0\,
      Q => \^q\(23),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__0_n_0\,
      Q => \^q\(24),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__0_n_0\,
      Q => \^q\(25),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__0_n_0\,
      Q => \^q\(26),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__0_n_0\,
      Q => \^q\(27),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__0_n_0\,
      Q => \^q\(28),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__0_n_0\,
      Q => \^q\(29),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__0_n_0\,
      Q => \^q\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1_n_0\,
      Q => \^q\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1_n_0\,
      Q => \^q\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1_n_0\,
      Q => \^q\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1_n_0\,
      Q => \^q\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1_n_0\,
      Q => \^q\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1_n_0\,
      Q => \^q\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1_n_0\,
      Q => \^q\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1_n_0\,
      Q => \^q\(38),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1_n_0\,
      Q => \^q\(39),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1_n_0\,
      Q => \^q\(40),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1_n_0\,
      Q => \^q\(41),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1_n_0\,
      Q => \^q\(42),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1_n_0\,
      Q => \^q\(43),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1_n_0\,
      Q => \^q\(44),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1_n_0\,
      Q => \^q\(45),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1_n_0\,
      Q => \^q\(46),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1_n_0\,
      Q => \^q\(47),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1_n_0\,
      Q => \^q\(48),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1_n_0\,
      Q => \^q\(49),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1_n_0\,
      Q => \^q\(50),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1_n_0\,
      Q => \^q\(51),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1_n_0\,
      Q => \^q\(52),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1_n_0\,
      Q => \^q\(53),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1_n_0\,
      Q => \^q\(54),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1_n_0\,
      Q => \^q\(55),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1_n_0\,
      Q => \^q\(56),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1_n_0\,
      Q => \^q\(57),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1_n_0\,
      Q => \^q\(58),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1_n_0\,
      Q => \^q\(59),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1_n_0\,
      Q => \^q\(60),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_1_n_0\,
      Q => \^q\(61),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\data_p1_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[77]_i_1_n_0\,
      Q => p_1_in(13),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_0\,
      Q => \^q\(5),
      R => '0'
    );
\data_p1_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[81]_i_2_n_0\,
      Q => p_1_in(17),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_0\,
      Q => \^q\(6),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_0\,
      Q => \^q\(7),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(30),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(31),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(32),
      Q => data_p2(32),
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(33),
      Q => data_p2(33),
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(34),
      Q => data_p2(34),
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(35),
      Q => data_p2(35),
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(36),
      Q => data_p2(36),
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(37),
      Q => data_p2(37),
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(38),
      Q => data_p2(38),
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(39),
      Q => data_p2(39),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(40),
      Q => data_p2(40),
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(41),
      Q => data_p2(41),
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(42),
      Q => data_p2(42),
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(43),
      Q => data_p2(43),
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(44),
      Q => data_p2(44),
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(45),
      Q => data_p2(45),
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(46),
      Q => data_p2(46),
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(47),
      Q => data_p2(47),
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(48),
      Q => data_p2(48),
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(49),
      Q => data_p2(49),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(50),
      Q => data_p2(50),
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(51),
      Q => data_p2(51),
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(52),
      Q => data_p2(52),
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(53),
      Q => data_p2(53),
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(54),
      Q => data_p2(54),
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(55),
      Q => data_p2(55),
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(56),
      Q => data_p2(56),
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(57),
      Q => data_p2(57),
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(58),
      Q => data_p2(58),
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(59),
      Q => data_p2(59),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(60),
      Q => data_p2(60),
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(61),
      Q => data_p2(61),
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(62),
      Q => data_p2(62),
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(63),
      Q => data_p2(63),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(64),
      Q => data_p2(77),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(65),
      Q => data_p2(81),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(9),
      Q => data_p2(9),
      R => '0'
    );
\end_from_4k[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \^q\(1),
      O => \end_from_4k[1]_i_2_n_0\
    );
\end_from_4k[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \^q\(0),
      O => \end_from_4k[1]_i_3_n_0\
    );
\end_from_4k[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \data_p1_reg_n_0_[1]\,
      O => \end_from_4k[1]_i_4_n_0\
    );
\end_from_4k[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \data_p1_reg_n_0_[0]\,
      O => \end_from_4k[1]_i_5_n_0\
    );
\end_from_4k[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \^q\(5),
      O => \end_from_4k[5]_i_2_n_0\
    );
\end_from_4k[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \^q\(4),
      O => \end_from_4k[5]_i_3_n_0\
    );
\end_from_4k[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \^q\(3),
      O => \end_from_4k[5]_i_4_n_0\
    );
\end_from_4k[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \^q\(2),
      O => \end_from_4k[5]_i_5_n_0\
    );
\end_from_4k[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \^q\(9),
      O => \end_from_4k[9]_i_2_n_0\
    );
\end_from_4k[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \^q\(8),
      O => \end_from_4k[9]_i_3_n_0\
    );
\end_from_4k[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \^q\(7),
      O => \end_from_4k[9]_i_4_n_0\
    );
\end_from_4k[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \^q\(6),
      O => \end_from_4k[9]_i_5_n_0\
    );
\end_from_4k_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \end_from_4k_reg[1]_i_1_n_0\,
      CO(2) => \end_from_4k_reg[1]_i_1_n_1\,
      CO(1) => \end_from_4k_reg[1]_i_1_n_2\,
      CO(0) => \end_from_4k_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in(13),
      DI(2) => p_1_in(13),
      DI(1) => p_1_in(13),
      DI(0) => p_1_in(13),
      O(3 downto 2) => \data_p1_reg[77]_0\(1 downto 0),
      O(1 downto 0) => \NLW_end_from_4k_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \end_from_4k[1]_i_2_n_0\,
      S(2) => \end_from_4k[1]_i_3_n_0\,
      S(1) => \end_from_4k[1]_i_4_n_0\,
      S(0) => \end_from_4k[1]_i_5_n_0\
    );
\end_from_4k_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_from_4k_reg[1]_i_1_n_0\,
      CO(3) => \end_from_4k_reg[5]_i_1_n_0\,
      CO(2) => \end_from_4k_reg[5]_i_1_n_1\,
      CO(1) => \end_from_4k_reg[5]_i_1_n_2\,
      CO(0) => \end_from_4k_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in(13),
      DI(2) => p_1_in(13),
      DI(1) => p_1_in(13),
      DI(0) => p_1_in(13),
      O(3 downto 0) => \data_p1_reg[77]_0\(5 downto 2),
      S(3) => \end_from_4k[5]_i_2_n_0\,
      S(2) => \end_from_4k[5]_i_3_n_0\,
      S(1) => \end_from_4k[5]_i_4_n_0\,
      S(0) => \end_from_4k[5]_i_5_n_0\
    );
\end_from_4k_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_from_4k_reg[5]_i_1_n_0\,
      CO(3) => \NLW_end_from_4k_reg[9]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \end_from_4k_reg[9]_i_1_n_1\,
      CO(1) => \end_from_4k_reg[9]_i_1_n_2\,
      CO(0) => \end_from_4k_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => p_1_in(13),
      DI(1) => p_1_in(13),
      DI(0) => p_1_in(13),
      O(3 downto 0) => \data_p1_reg[77]_0\(9 downto 6),
      S(3) => \end_from_4k[9]_i_2_n_0\,
      S(2) => \end_from_4k[9]_i_3_n_0\,
      S(1) => \end_from_4k[9]_i_4_n_0\,
      S(0) => \end_from_4k[9]_i_5_n_0\
    );
last_sect_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_rst_n,
      I1 => last_sect_reg_0,
      I2 => \^next_req\,
      O => ap_rst_n_0
    );
req_handling_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF57FFFF0000"
    )
        port map (
      I0 => \^p_16_in\,
      I1 => req_handling_reg,
      I2 => \^single_sect__18\,
      I3 => req_valid,
      I4 => \^next_req\,
      I5 => req_handling_reg_0,
      O => last_sect_reg
    );
\s_ready_t_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFAAAA2AFFFF"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => s_ready_t_reg_1,
      I2 => if_full_n,
      I3 => m_ready,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \s_ready_t_i_1__1_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__1_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => reset
    );
\sect_addr_buf[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200FFFF00000000"
    )
        port map (
      I0 => ost_ctrl_ready,
      I1 => \sect_total_buf_reg[0]\,
      I2 => m_axi_gmem0_ARREADY,
      I3 => \sect_total_buf_reg[0]_0\,
      I4 => \sect_total_buf_reg[0]_1\,
      I5 => req_handling_reg_0,
      O => \^p_16_in\
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^next_req\,
      I2 => \sect_cnt_reg[0]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^next_req\,
      I2 => plusOp(9),
      O => D(10)
    );
\sect_cnt[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^next_req\,
      I2 => plusOp(10),
      O => D(11)
    );
\sect_cnt[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^next_req\,
      I2 => plusOp(11),
      O => D(12)
    );
\sect_cnt[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^next_req\,
      I2 => plusOp(12),
      O => D(13)
    );
\sect_cnt[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^next_req\,
      I2 => plusOp(13),
      O => D(14)
    );
\sect_cnt[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^next_req\,
      I2 => plusOp(14),
      O => D(15)
    );
\sect_cnt[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^next_req\,
      I2 => plusOp(15),
      O => D(16)
    );
\sect_cnt[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^next_req\,
      I2 => plusOp(16),
      O => D(17)
    );
\sect_cnt[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^next_req\,
      I2 => plusOp(17),
      O => D(18)
    );
\sect_cnt[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^next_req\,
      I2 => plusOp(18),
      O => D(19)
    );
\sect_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^next_req\,
      I2 => plusOp(0),
      O => D(1)
    );
\sect_cnt[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^next_req\,
      I2 => plusOp(19),
      O => D(20)
    );
\sect_cnt[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^next_req\,
      I2 => plusOp(20),
      O => D(21)
    );
\sect_cnt[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^next_req\,
      I2 => plusOp(21),
      O => D(22)
    );
\sect_cnt[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^next_req\,
      I2 => plusOp(22),
      O => D(23)
    );
\sect_cnt[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(34),
      I1 => \^next_req\,
      I2 => plusOp(23),
      O => D(24)
    );
\sect_cnt[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(35),
      I1 => \^next_req\,
      I2 => plusOp(24),
      O => D(25)
    );
\sect_cnt[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(36),
      I1 => \^next_req\,
      I2 => plusOp(25),
      O => D(26)
    );
\sect_cnt[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(37),
      I1 => \^next_req\,
      I2 => plusOp(26),
      O => D(27)
    );
\sect_cnt[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(38),
      I1 => \^next_req\,
      I2 => plusOp(27),
      O => D(28)
    );
\sect_cnt[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(39),
      I1 => \^next_req\,
      I2 => plusOp(28),
      O => D(29)
    );
\sect_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^next_req\,
      I2 => plusOp(1),
      O => D(2)
    );
\sect_cnt[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(40),
      I1 => \^next_req\,
      I2 => plusOp(29),
      O => D(30)
    );
\sect_cnt[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(41),
      I1 => \^next_req\,
      I2 => plusOp(30),
      O => D(31)
    );
\sect_cnt[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(42),
      I1 => \^next_req\,
      I2 => plusOp(31),
      O => D(32)
    );
\sect_cnt[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(43),
      I1 => \^next_req\,
      I2 => plusOp(32),
      O => D(33)
    );
\sect_cnt[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(44),
      I1 => \^next_req\,
      I2 => plusOp(33),
      O => D(34)
    );
\sect_cnt[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(45),
      I1 => \^next_req\,
      I2 => plusOp(34),
      O => D(35)
    );
\sect_cnt[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(46),
      I1 => \^next_req\,
      I2 => plusOp(35),
      O => D(36)
    );
\sect_cnt[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(47),
      I1 => \^next_req\,
      I2 => plusOp(36),
      O => D(37)
    );
\sect_cnt[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(48),
      I1 => \^next_req\,
      I2 => plusOp(37),
      O => D(38)
    );
\sect_cnt[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(49),
      I1 => \^next_req\,
      I2 => plusOp(38),
      O => D(39)
    );
\sect_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^next_req\,
      I2 => plusOp(2),
      O => D(3)
    );
\sect_cnt[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(50),
      I1 => \^next_req\,
      I2 => plusOp(39),
      O => D(40)
    );
\sect_cnt[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(51),
      I1 => \^next_req\,
      I2 => plusOp(40),
      O => D(41)
    );
\sect_cnt[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(52),
      I1 => \^next_req\,
      I2 => plusOp(41),
      O => D(42)
    );
\sect_cnt[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(53),
      I1 => \^next_req\,
      I2 => plusOp(42),
      O => D(43)
    );
\sect_cnt[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(54),
      I1 => \^next_req\,
      I2 => plusOp(43),
      O => D(44)
    );
\sect_cnt[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(55),
      I1 => \^next_req\,
      I2 => plusOp(44),
      O => D(45)
    );
\sect_cnt[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(56),
      I1 => \^next_req\,
      I2 => plusOp(45),
      O => D(46)
    );
\sect_cnt[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(57),
      I1 => \^next_req\,
      I2 => plusOp(46),
      O => D(47)
    );
\sect_cnt[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^next_req\,
      I2 => plusOp(47),
      O => D(48)
    );
\sect_cnt[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(59),
      I1 => \^next_req\,
      I2 => plusOp(48),
      O => D(49)
    );
\sect_cnt[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^next_req\,
      I2 => plusOp(3),
      O => D(4)
    );
\sect_cnt[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(60),
      I1 => \^next_req\,
      I2 => plusOp(49),
      O => D(50)
    );
\sect_cnt[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^next_req\,
      I1 => \^p_16_in\,
      O => E(0)
    );
\sect_cnt[51]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(61),
      I1 => \^next_req\,
      I2 => plusOp(50),
      O => D(51)
    );
\sect_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^next_req\,
      I2 => plusOp(4),
      O => D(5)
    );
\sect_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^next_req\,
      I2 => plusOp(5),
      O => D(6)
    );
\sect_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^next_req\,
      I2 => plusOp(6),
      O => D(7)
    );
\sect_cnt[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^next_req\,
      I2 => plusOp(7),
      O => D(8)
    );
\sect_cnt[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^next_req\,
      I2 => plusOp(8),
      O => D(9)
    );
\sect_total[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD550000"
    )
        port map (
      I0 => req_handling_reg_0,
      I1 => req_handling_reg,
      I2 => \^single_sect__18\,
      I3 => \^p_16_in\,
      I4 => req_valid,
      O => \^next_req\
    );
\sect_total[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \sect_total[19]_i_5_0\(1),
      I1 => \sect_total[19]_i_5_0\(0),
      I2 => \sect_total[19]_i_5_0\(3),
      I3 => \sect_total[19]_i_5_0\(2),
      I4 => \sect_total[19]_i_4_n_0\,
      I5 => \sect_total[19]_i_5_n_0\,
      O => \^single_sect__18\
    );
\sect_total[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sect_total[19]_i_5_0\(4),
      I1 => \sect_total[19]_i_5_0\(5),
      I2 => \sect_total[19]_i_5_0\(6),
      I3 => \sect_total[19]_i_5_0\(7),
      I4 => \sect_total[19]_i_5_0\(9),
      I5 => \sect_total[19]_i_5_0\(8),
      O => \sect_total[19]_i_4_n_0\
    );
\sect_total[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \sect_total[19]_i_6_n_0\,
      I1 => \sect_total[19]_i_5_0\(12),
      I2 => \sect_total[19]_i_5_0\(13),
      I3 => \sect_total[19]_i_5_0\(10),
      I4 => \sect_total[19]_i_5_0\(11),
      O => \sect_total[19]_i_5_n_0\
    );
\sect_total[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sect_total[19]_i_5_0\(14),
      I1 => \sect_total[19]_i_5_0\(15),
      I2 => \sect_total[19]_i_5_0\(16),
      I3 => \sect_total[19]_i_5_0\(17),
      I4 => \sect_total[19]_i_5_0\(19),
      I5 => \sect_total[19]_i_5_0\(18),
      O => \sect_total[19]_i_6_n_0\
    );
\sect_total[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \^q\(4),
      O => \sect_total[3]_i_10_n_0\
    );
\sect_total[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \^q\(3),
      O => \sect_total[3]_i_11_n_0\
    );
\sect_total[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \^q\(2),
      O => \sect_total[3]_i_12_n_0\
    );
\sect_total[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \^q\(1),
      O => \sect_total[3]_i_13_n_0\
    );
\sect_total[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \^q\(0),
      O => \sect_total[3]_i_14_n_0\
    );
\sect_total[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \data_p1_reg_n_0_[1]\,
      O => \sect_total[3]_i_15_n_0\
    );
\sect_total[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \data_p1_reg_n_0_[0]\,
      O => \sect_total[3]_i_16_n_0\
    );
\sect_total[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \^q\(9),
      O => \sect_total[3]_i_4_n_0\
    );
\sect_total[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \^q\(8),
      O => \sect_total[3]_i_5_n_0\
    );
\sect_total[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \^q\(7),
      O => \sect_total[3]_i_6_n_0\
    );
\sect_total[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \^q\(6),
      O => \sect_total[3]_i_7_n_0\
    );
\sect_total[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \^q\(5),
      O => \sect_total[3]_i_9_n_0\
    );
\sect_total_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[7]_i_1_n_0\,
      CO(3) => \sect_total_reg[11]_i_1_n_0\,
      CO(2) => \sect_total_reg[11]_i_1_n_1\,
      CO(1) => \sect_total_reg[11]_i_1_n_2\,
      CO(0) => \sect_total_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(11 downto 8),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\sect_total_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[11]_i_1_n_0\,
      CO(3) => \sect_total_reg[15]_i_1_n_0\,
      CO(2) => \sect_total_reg[15]_i_1_n_1\,
      CO(1) => \sect_total_reg[15]_i_1_n_2\,
      CO(0) => \sect_total_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(15 downto 12),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\sect_total_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[15]_i_1_n_0\,
      CO(3) => \NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \sect_total_reg[19]_i_2_n_1\,
      CO(1) => \sect_total_reg[19]_i_2_n_2\,
      CO(0) => \sect_total_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(19 downto 16),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\sect_total_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[3]_i_2_n_0\,
      CO(3) => \sect_total_reg[3]_i_1_n_0\,
      CO(2) => \sect_total_reg[3]_i_1_n_1\,
      CO(1) => \sect_total_reg[3]_i_1_n_2\,
      CO(0) => \sect_total_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(3 downto 0),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(13),
      S(0) => p_1_in(13)
    );
\sect_total_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[3]_i_3_n_0\,
      CO(3) => \sect_total_reg[3]_i_2_n_0\,
      CO(2) => \sect_total_reg[3]_i_2_n_1\,
      CO(1) => \sect_total_reg[3]_i_2_n_2\,
      CO(0) => \sect_total_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in(13),
      DI(2) => p_1_in(13),
      DI(1) => p_1_in(13),
      DI(0) => p_1_in(13),
      O(3 downto 0) => \NLW_sect_total_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \sect_total[3]_i_4_n_0\,
      S(2) => \sect_total[3]_i_5_n_0\,
      S(1) => \sect_total[3]_i_6_n_0\,
      S(0) => \sect_total[3]_i_7_n_0\
    );
\sect_total_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[3]_i_8_n_0\,
      CO(3) => \sect_total_reg[3]_i_3_n_0\,
      CO(2) => \sect_total_reg[3]_i_3_n_1\,
      CO(1) => \sect_total_reg[3]_i_3_n_2\,
      CO(0) => \sect_total_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in(13),
      DI(2) => p_1_in(13),
      DI(1) => p_1_in(13),
      DI(0) => p_1_in(13),
      O(3 downto 0) => \NLW_sect_total_reg[3]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \sect_total[3]_i_9_n_0\,
      S(2) => \sect_total[3]_i_10_n_0\,
      S(1) => \sect_total[3]_i_11_n_0\,
      S(0) => \sect_total[3]_i_12_n_0\
    );
\sect_total_reg[3]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_total_reg[3]_i_8_n_0\,
      CO(2) => \sect_total_reg[3]_i_8_n_1\,
      CO(1) => \sect_total_reg[3]_i_8_n_2\,
      CO(0) => \sect_total_reg[3]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in(13),
      DI(2) => p_1_in(13),
      DI(1) => p_1_in(13),
      DI(0) => p_1_in(13),
      O(3 downto 0) => \NLW_sect_total_reg[3]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \sect_total[3]_i_13_n_0\,
      S(2) => \sect_total[3]_i_14_n_0\,
      S(1) => \sect_total[3]_i_15_n_0\,
      S(0) => \sect_total[3]_i_16_n_0\
    );
\sect_total_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[3]_i_1_n_0\,
      CO(3) => \sect_total_reg[7]_i_1_n_0\,
      CO(2) => \sect_total_reg[7]_i_1_n_1\,
      CO(1) => \sect_total_reg[7]_i_1_n_2\,
      CO(0) => \sect_total_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(7 downto 4),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF777F77A0000000"
    )
        port map (
      I0 => state(1),
      I1 => m_ready,
      I2 => \^s_ready_t_reg_0\,
      I3 => s_ready_t_reg_1,
      I4 => if_full_n,
      I5 => req_valid,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FDFDFDF5F5FDFD"
    )
        port map (
      I0 => req_valid,
      I1 => state(1),
      I2 => m_ready,
      I3 => if_full_n,
      I4 => s_ready_t_reg_1,
      I5 => \^s_ready_t_reg_0\,
      O => \state[1]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => req_valid,
      R => reset
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      S => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_reg_slice__parameterized6\ is
  port (
    m_axi_gmem0_BREADY : out STD_LOGIC;
    m_axi_gmem0_BVALID : in STD_LOGIC;
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_reg_slice__parameterized6\ : entity is "conv2d_edge_gmem0_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_reg_slice__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_reg_slice__parameterized6\ is
  signal \FSM_sequential_state[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \^m_axi_gmem0_bready\ : STD_LOGIC;
  signal \next_st__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_ready_t_i_1_n_0 : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__4\ : label is "soft_lutpair146";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "zero:00,two:01,one:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "zero:00,two:01,one:10";
  attribute SOFT_HLUTNM of s_ready_t_i_1 : label is "soft_lutpair146";
begin
  m_axi_gmem0_BREADY <= \^m_axi_gmem0_bready\;
\FSM_sequential_state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0038"
    )
        port map (
      I0 => \^m_axi_gmem0_bready\,
      I1 => m_axi_gmem0_BVALID,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => \FSM_sequential_state[1]_i_1__4_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(0),
      Q => \state__0\(0),
      R => reset
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1__4_n_0\,
      Q => \state__0\(1),
      R => reset
    );
\__3/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => m_axi_gmem0_BVALID,
      O => \next_st__0\(0)
    );
s_ready_t_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC4F"
    )
        port map (
      I0 => m_axi_gmem0_BVALID,
      I1 => \^m_axi_gmem0_bready\,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => s_ready_t_i_1_n_0
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_0,
      Q => \^m_axi_gmem0_bready\,
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_srl is
  port (
    \fifo_depth_gt1_gen.dout_reg[78]_0\ : out STD_LOGIC;
    re : out STD_LOGIC;
    we : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ARREADY_Dummy : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    tmp_valid_reg_0 : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_0\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_1\ : in STD_LOGIC;
    I_CH0_ARREADY : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[78]_1\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    raddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    reset : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_srl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_srl is
  signal \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][10]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][11]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][12]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][13]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][14]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][15]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][16]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][17]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][18]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][19]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][1]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][20]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][21]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][22]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][23]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][24]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][25]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][26]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][28]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][29]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][2]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][30]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][31]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][32]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][33]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][34]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][35]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][36]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][37]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][38]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][39]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][3]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][40]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][41]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][42]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][43]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][44]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][45]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][46]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][47]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][48]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][49]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][4]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][50]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][51]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][52]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][53]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][54]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][55]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][56]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][57]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][58]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][59]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][5]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][60]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][61]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][62]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][63]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][6]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][78]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][7]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][8]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][9]_srl6_n_0\ : STD_LOGIC;
  signal \^re\ : STD_LOGIC;
  signal rreq_pack : STD_LOGIC_VECTOR ( 78 to 78 );
  signal \^we\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][0]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][0]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][0]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][10]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][10]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][10]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][11]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][11]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][11]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][12]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][12]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][12]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][13]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][13]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][13]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][14]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][14]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][14]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][15]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][15]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][15]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][16]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][16]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][16]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][17]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][17]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][17]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][18]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][18]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][18]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][19]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][19]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][19]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][1]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][1]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][1]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][20]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][20]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][20]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][21]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][21]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][21]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][22]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][22]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][22]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][23]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][23]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][23]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][24]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][24]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][24]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][25]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][25]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][25]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][26]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][26]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][26]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][27]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][27]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][27]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][28]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][28]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][28]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][29]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][29]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][29]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][2]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][2]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][2]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][30]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][30]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][30]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][31]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][31]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][31]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][32]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][32]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][32]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][33]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][33]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][33]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][34]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][34]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][34]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][35]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][35]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][35]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][36]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][36]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][36]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][37]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][37]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][37]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][38]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][38]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][38]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][39]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][39]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][39]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][3]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][3]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][3]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][40]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][40]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][40]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][41]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][41]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][41]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][42]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][42]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][42]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][43]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][43]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][43]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][44]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][44]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][44]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][45]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][45]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][45]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][46]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][46]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][46]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][47]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][47]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][47]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][48]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][48]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][48]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][49]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][49]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][49]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][4]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][4]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][4]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][50]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][50]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][50]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][51]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][51]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][51]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][52]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][52]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][52]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][53]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][53]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][53]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][54]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][54]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][54]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][55]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][55]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][55]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][56]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][56]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][56]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][57]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][57]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][57]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][58]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][58]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][58]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][59]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][59]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][59]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][5]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][5]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][5]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][60]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][60]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][60]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][61]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][61]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][61]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][62]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][62]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][62]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][63]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][63]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][63]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][6]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][6]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][6]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][78]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][78]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][78]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][7]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][7]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][7]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][8]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][8]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][8]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][9]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][9]_srl6\ : label is "U0/\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][9]_srl6 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_len[17]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of tmp_valid_i_1 : label is "soft_lutpair162";
begin
  re <= \^re\;
  we <= \^we\;
\fifo_depth_gt1_gen.dout[78]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF0000"
    )
        port map (
      I0 => ARREADY_Dummy,
      I1 => tmp_valid_reg,
      I2 => tmp_valid_reg_0,
      I3 => \fifo_depth_gt1_gen.dout_reg[0]_0\,
      I4 => \fifo_depth_gt1_gen.dout_reg[0]_1\,
      O => \^re\
    );
\fifo_depth_gt1_gen.dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_n_0\,
      Q => Q(0),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][10]_srl6_n_0\,
      Q => Q(10),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][11]_srl6_n_0\,
      Q => Q(11),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][12]_srl6_n_0\,
      Q => Q(12),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][13]_srl6_n_0\,
      Q => Q(13),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][14]_srl6_n_0\,
      Q => Q(14),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][15]_srl6_n_0\,
      Q => Q(15),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][16]_srl6_n_0\,
      Q => Q(16),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][17]_srl6_n_0\,
      Q => Q(17),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][18]_srl6_n_0\,
      Q => Q(18),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][19]_srl6_n_0\,
      Q => Q(19),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][1]_srl6_n_0\,
      Q => Q(1),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][20]_srl6_n_0\,
      Q => Q(20),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][21]_srl6_n_0\,
      Q => Q(21),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][22]_srl6_n_0\,
      Q => Q(22),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][23]_srl6_n_0\,
      Q => Q(23),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][24]_srl6_n_0\,
      Q => Q(24),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][25]_srl6_n_0\,
      Q => Q(25),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][26]_srl6_n_0\,
      Q => Q(26),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_n_0\,
      Q => Q(27),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][28]_srl6_n_0\,
      Q => Q(28),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][29]_srl6_n_0\,
      Q => Q(29),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][2]_srl6_n_0\,
      Q => Q(2),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][30]_srl6_n_0\,
      Q => Q(30),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][31]_srl6_n_0\,
      Q => Q(31),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][32]_srl6_n_0\,
      Q => Q(32),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][33]_srl6_n_0\,
      Q => Q(33),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][34]_srl6_n_0\,
      Q => Q(34),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][35]_srl6_n_0\,
      Q => Q(35),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][36]_srl6_n_0\,
      Q => Q(36),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][37]_srl6_n_0\,
      Q => Q(37),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][38]_srl6_n_0\,
      Q => Q(38),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][39]_srl6_n_0\,
      Q => Q(39),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][3]_srl6_n_0\,
      Q => Q(3),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][40]_srl6_n_0\,
      Q => Q(40),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][41]_srl6_n_0\,
      Q => Q(41),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][42]_srl6_n_0\,
      Q => Q(42),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][43]_srl6_n_0\,
      Q => Q(43),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][44]_srl6_n_0\,
      Q => Q(44),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][45]_srl6_n_0\,
      Q => Q(45),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][46]_srl6_n_0\,
      Q => Q(46),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][47]_srl6_n_0\,
      Q => Q(47),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][48]_srl6_n_0\,
      Q => Q(48),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][49]_srl6_n_0\,
      Q => Q(49),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][4]_srl6_n_0\,
      Q => Q(4),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][50]_srl6_n_0\,
      Q => Q(50),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][51]_srl6_n_0\,
      Q => Q(51),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][52]_srl6_n_0\,
      Q => Q(52),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][53]_srl6_n_0\,
      Q => Q(53),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][54]_srl6_n_0\,
      Q => Q(54),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][55]_srl6_n_0\,
      Q => Q(55),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][56]_srl6_n_0\,
      Q => Q(56),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][57]_srl6_n_0\,
      Q => Q(57),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][58]_srl6_n_0\,
      Q => Q(58),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][59]_srl6_n_0\,
      Q => Q(59),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][5]_srl6_n_0\,
      Q => Q(5),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][60]_srl6_n_0\,
      Q => Q(60),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][61]_srl6_n_0\,
      Q => Q(61),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][62]_srl6_n_0\,
      Q => Q(62),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][63]_srl6_n_0\,
      Q => Q(63),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][6]_srl6_n_0\,
      Q => Q(6),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][78]_srl6_n_0\,
      Q => rreq_pack(78),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][7]_srl6_n_0\,
      Q => Q(7),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][8]_srl6_n_0\,
      Q => Q(8),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][9]_srl6_n_0\,
      Q => Q(9),
      R => reset
    );
\fifo_depth_gt1_gen.mem_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(0),
      Q => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => I_CH0_ARREADY,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \fifo_depth_gt1_gen.dout_reg[78]_1\,
      O => \^we\
    );
\fifo_depth_gt1_gen.mem_reg[5][10]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(10),
      Q => \fifo_depth_gt1_gen.mem_reg[5][10]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][11]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(11),
      Q => \fifo_depth_gt1_gen.mem_reg[5][11]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][12]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(12),
      Q => \fifo_depth_gt1_gen.mem_reg[5][12]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][13]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(13),
      Q => \fifo_depth_gt1_gen.mem_reg[5][13]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][14]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(14),
      Q => \fifo_depth_gt1_gen.mem_reg[5][14]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][15]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(15),
      Q => \fifo_depth_gt1_gen.mem_reg[5][15]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][16]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(16),
      Q => \fifo_depth_gt1_gen.mem_reg[5][16]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][17]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(17),
      Q => \fifo_depth_gt1_gen.mem_reg[5][17]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][18]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(18),
      Q => \fifo_depth_gt1_gen.mem_reg[5][18]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][19]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(19),
      Q => \fifo_depth_gt1_gen.mem_reg[5][19]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(1),
      Q => \fifo_depth_gt1_gen.mem_reg[5][1]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][20]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(20),
      Q => \fifo_depth_gt1_gen.mem_reg[5][20]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][21]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(21),
      Q => \fifo_depth_gt1_gen.mem_reg[5][21]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][22]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(22),
      Q => \fifo_depth_gt1_gen.mem_reg[5][22]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][23]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(23),
      Q => \fifo_depth_gt1_gen.mem_reg[5][23]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][24]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(24),
      Q => \fifo_depth_gt1_gen.mem_reg[5][24]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][25]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(25),
      Q => \fifo_depth_gt1_gen.mem_reg[5][25]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][26]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(26),
      Q => \fifo_depth_gt1_gen.mem_reg[5][26]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][27]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(27),
      Q => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][28]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(28),
      Q => \fifo_depth_gt1_gen.mem_reg[5][28]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][29]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(29),
      Q => \fifo_depth_gt1_gen.mem_reg[5][29]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(2),
      Q => \fifo_depth_gt1_gen.mem_reg[5][2]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][30]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(30),
      Q => \fifo_depth_gt1_gen.mem_reg[5][30]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][31]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(31),
      Q => \fifo_depth_gt1_gen.mem_reg[5][31]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][32]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(32),
      Q => \fifo_depth_gt1_gen.mem_reg[5][32]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][33]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(33),
      Q => \fifo_depth_gt1_gen.mem_reg[5][33]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][34]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(34),
      Q => \fifo_depth_gt1_gen.mem_reg[5][34]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][35]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(35),
      Q => \fifo_depth_gt1_gen.mem_reg[5][35]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][36]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(36),
      Q => \fifo_depth_gt1_gen.mem_reg[5][36]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][37]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(37),
      Q => \fifo_depth_gt1_gen.mem_reg[5][37]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][38]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(38),
      Q => \fifo_depth_gt1_gen.mem_reg[5][38]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][39]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(39),
      Q => \fifo_depth_gt1_gen.mem_reg[5][39]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(3),
      Q => \fifo_depth_gt1_gen.mem_reg[5][3]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][40]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(40),
      Q => \fifo_depth_gt1_gen.mem_reg[5][40]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][41]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(41),
      Q => \fifo_depth_gt1_gen.mem_reg[5][41]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][42]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(42),
      Q => \fifo_depth_gt1_gen.mem_reg[5][42]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][43]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(43),
      Q => \fifo_depth_gt1_gen.mem_reg[5][43]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][44]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(44),
      Q => \fifo_depth_gt1_gen.mem_reg[5][44]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][45]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(45),
      Q => \fifo_depth_gt1_gen.mem_reg[5][45]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][46]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(46),
      Q => \fifo_depth_gt1_gen.mem_reg[5][46]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][47]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(47),
      Q => \fifo_depth_gt1_gen.mem_reg[5][47]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][48]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(48),
      Q => \fifo_depth_gt1_gen.mem_reg[5][48]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][49]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(49),
      Q => \fifo_depth_gt1_gen.mem_reg[5][49]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(4),
      Q => \fifo_depth_gt1_gen.mem_reg[5][4]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][50]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(50),
      Q => \fifo_depth_gt1_gen.mem_reg[5][50]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][51]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(51),
      Q => \fifo_depth_gt1_gen.mem_reg[5][51]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][52]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(52),
      Q => \fifo_depth_gt1_gen.mem_reg[5][52]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][53]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(53),
      Q => \fifo_depth_gt1_gen.mem_reg[5][53]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][54]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(54),
      Q => \fifo_depth_gt1_gen.mem_reg[5][54]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][55]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(55),
      Q => \fifo_depth_gt1_gen.mem_reg[5][55]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][56]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(56),
      Q => \fifo_depth_gt1_gen.mem_reg[5][56]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][57]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(57),
      Q => \fifo_depth_gt1_gen.mem_reg[5][57]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][58]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(58),
      Q => \fifo_depth_gt1_gen.mem_reg[5][58]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][59]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(59),
      Q => \fifo_depth_gt1_gen.mem_reg[5][59]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(5),
      Q => \fifo_depth_gt1_gen.mem_reg[5][5]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][60]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(60),
      Q => \fifo_depth_gt1_gen.mem_reg[5][60]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][61]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(61),
      Q => \fifo_depth_gt1_gen.mem_reg[5][61]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][62]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(62),
      Q => \fifo_depth_gt1_gen.mem_reg[5][62]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][63]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(63),
      Q => \fifo_depth_gt1_gen.mem_reg[5][63]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(6),
      Q => \fifo_depth_gt1_gen.mem_reg[5][6]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][78]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => '1',
      Q => \fifo_depth_gt1_gen.mem_reg[5][78]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(7),
      Q => \fifo_depth_gt1_gen.mem_reg[5][7]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][8]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(8),
      Q => \fifo_depth_gt1_gen.mem_reg[5][8]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][9]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => \^we\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[63]_0\(9),
      Q => \fifo_depth_gt1_gen.mem_reg[5][9]_srl6_n_0\
    );
\tmp_len[17]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rreq_pack(78),
      O => D(0)
    );
tmp_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA3F00"
    )
        port map (
      I0 => rreq_pack(78),
      I1 => ARREADY_Dummy,
      I2 => tmp_valid_reg,
      I3 => tmp_valid_reg_0,
      I4 => \fifo_depth_gt1_gen.dout_reg[0]_0\,
      O => \fifo_depth_gt1_gen.dout_reg[78]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_srl__parameterized1\ is
  port (
    \fifo_depth_gt1_gen.empty_n_reg\ : out STD_LOGIC;
    \bus_wide_gen.data_valid_reg\ : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \fifo_depth_gt1_gen.dout_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.mOutPtr_reg[1]\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[1]_0\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \fifo_srl_gen.raddr_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \fifo_depth_gt1_gen.empty_n_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.split_cnt_buf_reg[1]\ : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : out STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[3]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \fifo_depth_gt1_gen.dout_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_buf_reg[31]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[16]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[23]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[17]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[18]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[19]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[20]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[21]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[22]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[23]_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_0\ : in STD_LOGIC;
    p_10_in : in STD_LOGIC;
    \bus_wide_gen.data_buf1__0\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[0]\ : in STD_LOGIC;
    ARREADY_Dummy : in STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.empty_n_reg_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \fifo_depth_gt1_gen.full_n_reg\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[3]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fifo_srl_gen.raddr1__0\ : in STD_LOGIC;
    p_16_in : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[3]_4\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_1\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[3]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \fifo_depth_gt1_gen.dout_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_srl__parameterized1\ : entity is "conv2d_edge_gmem0_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_srl__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_srl__parameterized1\ is
  signal \FSM_sequential_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[23]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[23]_i_5_n_0\ : STD_LOGIC;
  signal \^bus_wide_gen.data_valid_reg\ : STD_LOGIC;
  signal \bus_wide_gen.end_offset\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus_wide_gen.split_cnt__5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^fifo_depth_gt1_gen.dout_reg[3]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \fifo_depth_gt1_gen.dout_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.dout_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal \pop__1\ : STD_LOGIC;
  signal re : STD_LOGIC;
  signal we : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_1__2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[3]_i_1__2\ : label is "soft_lutpair154";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 ";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__0\ : label is "soft_lutpair156";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][1]_srl15\ : label is "U0/\gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][1]_srl15\ : label is "U0/\gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 ";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_i_1\ : label is "soft_lutpair156";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15\ : label is "U0/\gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15\ : label is "U0/\gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15\ : label is "U0/\gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15\ : label is "U0/\gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 ";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[1]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[2]_i_1__0\ : label is "soft_lutpair155";
begin
  \bus_wide_gen.data_valid_reg\ <= \^bus_wide_gen.data_valid_reg\;
  \fifo_depth_gt1_gen.dout_reg[3]_0\(1 downto 0) <= \^fifo_depth_gt1_gen.dout_reg[3]_0\(1 downto 0);
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222000000000000"
    )
        port map (
      I0 => p_16_in,
      I1 => \fifo_depth_gt1_gen.dout_reg[3]_4\,
      I2 => ap_enable_reg_pp0_iter9,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => \FSM_sequential_state[1]_i_3_n_0\,
      I5 => \FSM_sequential_state[1]_i_4_n_0\,
      O => \^bus_wide_gen.data_valid_reg\
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF4000"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg_n_0_[0]\,
      I1 => Q(16),
      I2 => \fifo_depth_gt1_gen.dout_reg[3]_1\,
      I3 => \fifo_depth_gt1_gen.dout_reg[3]_2\(0),
      I4 => \bus_wide_gen.split_cnt__5\(0),
      O => \FSM_sequential_state[1]_i_3_n_0\
    );
\FSM_sequential_state[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF4000"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg_n_0_[1]\,
      I1 => Q(16),
      I2 => \fifo_depth_gt1_gen.dout_reg[3]_1\,
      I3 => \fifo_depth_gt1_gen.dout_reg[3]_2\(0),
      I4 => \bus_wide_gen.split_cnt__5\(1),
      O => \FSM_sequential_state[1]_i_4_n_0\
    );
\bus_wide_gen.data_buf[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[16]\,
      I1 => \bus_wide_gen.data_buf_reg[23]\,
      I2 => \bus_wide_gen.data_buf[23]_i_4_n_0\,
      I3 => Q(0),
      I4 => Q(8),
      I5 => \bus_wide_gen.data_buf[23]_i_5_n_0\,
      O => D(0)
    );
\bus_wide_gen.data_buf[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[17]\,
      I1 => \bus_wide_gen.data_buf_reg[23]\,
      I2 => \bus_wide_gen.data_buf[23]_i_4_n_0\,
      I3 => Q(1),
      I4 => Q(9),
      I5 => \bus_wide_gen.data_buf[23]_i_5_n_0\,
      O => D(1)
    );
\bus_wide_gen.data_buf[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[18]\,
      I1 => \bus_wide_gen.data_buf_reg[23]\,
      I2 => \bus_wide_gen.data_buf[23]_i_4_n_0\,
      I3 => Q(2),
      I4 => Q(10),
      I5 => \bus_wide_gen.data_buf[23]_i_5_n_0\,
      O => D(2)
    );
\bus_wide_gen.data_buf[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[19]\,
      I1 => \bus_wide_gen.data_buf_reg[23]\,
      I2 => \bus_wide_gen.data_buf[23]_i_4_n_0\,
      I3 => Q(3),
      I4 => Q(11),
      I5 => \bus_wide_gen.data_buf[23]_i_5_n_0\,
      O => D(3)
    );
\bus_wide_gen.data_buf[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[20]\,
      I1 => \bus_wide_gen.data_buf_reg[23]\,
      I2 => \bus_wide_gen.data_buf[23]_i_4_n_0\,
      I3 => Q(4),
      I4 => Q(12),
      I5 => \bus_wide_gen.data_buf[23]_i_5_n_0\,
      O => D(4)
    );
\bus_wide_gen.data_buf[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[21]\,
      I1 => \bus_wide_gen.data_buf_reg[23]\,
      I2 => \bus_wide_gen.data_buf[23]_i_4_n_0\,
      I3 => Q(5),
      I4 => Q(13),
      I5 => \bus_wide_gen.data_buf[23]_i_5_n_0\,
      O => D(5)
    );
\bus_wide_gen.data_buf[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[22]\,
      I1 => \bus_wide_gen.data_buf_reg[23]\,
      I2 => \bus_wide_gen.data_buf[23]_i_4_n_0\,
      I3 => Q(6),
      I4 => Q(14),
      I5 => \bus_wide_gen.data_buf[23]_i_5_n_0\,
      O => D(6)
    );
\bus_wide_gen.data_buf[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]_0\,
      I1 => \bus_wide_gen.data_buf_reg[23]\,
      I2 => \bus_wide_gen.data_buf[23]_i_4_n_0\,
      I3 => Q(7),
      I4 => Q(15),
      I5 => \bus_wide_gen.data_buf[23]_i_5_n_0\,
      O => D(7)
    );
\bus_wide_gen.data_buf[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFF00000000"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.dout_reg[3]_0\(0),
      I1 => \^fifo_depth_gt1_gen.dout_reg[3]_0\(1),
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I3 => \fifo_depth_gt1_gen.dout_reg[3]_2\(0),
      I4 => \fifo_depth_gt1_gen.dout_reg[3]_1\,
      I5 => p_10_in,
      O => \bus_wide_gen.data_buf[23]_i_4_n_0\
    );
\bus_wide_gen.data_buf[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.dout_reg[3]_0\(0),
      I1 => \bus_wide_gen.data_buf1__0\,
      I2 => \^fifo_depth_gt1_gen.dout_reg[3]_0\(1),
      O => \bus_wide_gen.data_buf[23]_i_5_n_0\
    );
\bus_wide_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[31]\,
      I1 => \bus_wide_gen.data_buf[23]_i_4_n_0\,
      O => dout_vld_reg
    );
\bus_wide_gen.split_cnt_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E00"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I1 => \bus_wide_gen.data_buf_reg[31]\,
      I2 => \bus_wide_gen.split_cnt__5\(0),
      I3 => ap_rst_n,
      I4 => \^bus_wide_gen.data_valid_reg\,
      O => \bus_wide_gen.split_cnt_buf_reg[0]\
    );
\bus_wide_gen.split_cnt_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EE20000"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[1]_1\,
      I1 => \bus_wide_gen.data_buf_reg[31]\,
      I2 => \bus_wide_gen.split_cnt__5\(1),
      I3 => \bus_wide_gen.split_cnt__5\(0),
      I4 => ap_rst_n,
      I5 => \^bus_wide_gen.data_valid_reg\,
      O => \bus_wide_gen.split_cnt_buf_reg[1]\
    );
\bus_wide_gen.split_cnt_buf[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20FF00FF00FF00"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.dout_reg[3]_0\(1),
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[1]_1\,
      I4 => \fifo_depth_gt1_gen.dout_reg[3]_1\,
      I5 => \fifo_depth_gt1_gen.dout_reg[3]_2\(0),
      O => \bus_wide_gen.split_cnt__5\(1)
    );
\bus_wide_gen.split_cnt_buf[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCECCCCCCCCCCCCC"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.dout_reg[3]_0\(0),
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[1]_1\,
      I4 => \fifo_depth_gt1_gen.dout_reg[3]_1\,
      I5 => \fifo_depth_gt1_gen.dout_reg[3]_2\(0),
      O => \bus_wide_gen.split_cnt__5\(0)
    );
\dout_vld_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEEEEE"
    )
        port map (
      I0 => dout_vld_reg_0,
      I1 => \fifo_depth_gt1_gen.dout_reg[3]_1\,
      I2 => \^bus_wide_gen.data_valid_reg\,
      I3 => Q(16),
      I4 => \fifo_depth_gt1_gen.dout_reg[3]_2\(0),
      O => \fifo_depth_gt1_gen.empty_n_reg\
    );
\fifo_depth_gt1_gen.dout[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5550000"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[3]_1\,
      I1 => \fifo_depth_gt1_gen.dout_reg[3]_2\(0),
      I2 => Q(16),
      I3 => \^bus_wide_gen.data_valid_reg\,
      I4 => dout_vld_reg_0,
      O => re
    );
\fifo_depth_gt1_gen.dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => re,
      D => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg_n_0_[0]\,
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => re,
      D => \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg_n_0_[1]\,
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => re,
      D => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[3]_0\(0),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => re,
      D => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[3]_0\(1),
      R => reset
    );
\fifo_depth_gt1_gen.empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_1\(1),
      I1 => \fifo_depth_gt1_gen.empty_n_reg_1\(0),
      I2 => \fifo_depth_gt1_gen.empty_n_reg_1\(3),
      I3 => \fifo_depth_gt1_gen.empty_n_reg_1\(2),
      I4 => \pop__1\,
      I5 => \fifo_depth_gt1_gen.empty_n_reg_1\(4),
      O => \fifo_depth_gt1_gen.mOutPtr_reg[1]_0\
    );
\fifo_depth_gt1_gen.full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666646666666"
    )
        port map (
      I0 => we,
      I1 => re,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_1\(1),
      I3 => \fifo_depth_gt1_gen.empty_n_reg_1\(3),
      I4 => \fifo_depth_gt1_gen.empty_n_reg_1\(2),
      I5 => \fifo_depth_gt1_gen.full_n_reg\,
      O => \fifo_depth_gt1_gen.mOutPtr_reg[1]\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF40004000BFFF"
    )
        port map (
      I0 => re,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      I2 => ARREADY_Dummy,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg[0]\,
      I4 => \fifo_depth_gt1_gen.empty_n_reg_1\(1),
      I5 => \fifo_depth_gt1_gen.empty_n_reg_1\(0),
      O => \fifo_depth_gt1_gen.mOutPtr_reg[3]\(0)
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_1\(0),
      I1 => \fifo_depth_gt1_gen.empty_n_reg_1\(1),
      I2 => \pop__1\,
      I3 => \fifo_depth_gt1_gen.empty_n_reg_1\(2),
      O => \fifo_depth_gt1_gen.mOutPtr_reg[3]\(1)
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_1\(1),
      I1 => \fifo_depth_gt1_gen.empty_n_reg_1\(0),
      I2 => \fifo_depth_gt1_gen.empty_n_reg_1\(2),
      I3 => \pop__1\,
      I4 => \fifo_depth_gt1_gen.empty_n_reg_1\(3),
      O => \fifo_depth_gt1_gen.mOutPtr_reg[3]\(2)
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => re,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg[0]\,
      I2 => ARREADY_Dummy,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      O => E(0)
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_1\(3),
      I1 => \fifo_depth_gt1_gen.empty_n_reg_1\(1),
      I2 => \fifo_depth_gt1_gen.empty_n_reg_1\(0),
      I3 => \fifo_depth_gt1_gen.empty_n_reg_1\(2),
      I4 => \pop__1\,
      I5 => \fifo_depth_gt1_gen.empty_n_reg_1\(4),
      O => \fifo_depth_gt1_gen.mOutPtr_reg[3]\(3)
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA22222222"
    )
        port map (
      I0 => we,
      I1 => dout_vld_reg_0,
      I2 => \^bus_wide_gen.data_valid_reg\,
      I3 => Q(16),
      I4 => \fifo_depth_gt1_gen.dout_reg[3]_2\(0),
      I5 => \fifo_depth_gt1_gen.dout_reg[3]_1\,
      O => \pop__1\
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[3]_3\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[3]_3\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[3]_3\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[3]_3\(3),
      CE => we,
      CLK => ap_clk,
      D => \bus_wide_gen.end_offset\(0),
      Q => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      I1 => ARREADY_Dummy,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg[0]\,
      O => we
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[3]_5\(0),
      I1 => \fifo_depth_gt1_gen.dout_reg[1]_0\(0),
      O => \bus_wide_gen.end_offset\(0)
    );
\fifo_depth_gt1_gen.mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[3]_3\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[3]_3\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[3]_3\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[3]_3\(3),
      CE => we,
      CLK => ap_clk,
      D => \bus_wide_gen.end_offset\(1),
      Q => \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[3]_5\(0),
      I1 => \fifo_depth_gt1_gen.dout_reg[1]_0\(0),
      I2 => \fifo_depth_gt1_gen.dout_reg[3]_5\(1),
      O => \bus_wide_gen.end_offset\(1)
    );
\fifo_depth_gt1_gen.mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[3]_3\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[3]_3\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[3]_3\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[3]_3\(3),
      CE => we,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[3]_5\(0),
      Q => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[3]_3\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[3]_3\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[3]_3\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[3]_3\(3),
      CE => we,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[3]_5\(1),
      Q => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\
    );
\fifo_srl_gen.raddr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[3]_3\(0),
      I1 => dout_vld_reg_0,
      I2 => \pop__1\,
      I3 => \fifo_depth_gt1_gen.dout_reg[3]_3\(1),
      O => \fifo_srl_gen.raddr_reg[1]\(0)
    );
\fifo_srl_gen.raddr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80F807"
    )
        port map (
      I0 => \pop__1\,
      I1 => dout_vld_reg_0,
      I2 => \fifo_depth_gt1_gen.dout_reg[3]_3\(0),
      I3 => \fifo_depth_gt1_gen.dout_reg[3]_3\(2),
      I4 => \fifo_depth_gt1_gen.dout_reg[3]_3\(1),
      O => \fifo_srl_gen.raddr_reg[1]\(1)
    );
\fifo_srl_gen.raddr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAAAAAC0000000"
    )
        port map (
      I0 => \fifo_srl_gen.raddr1__0\,
      I1 => dout_vld_reg_0,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg[0]\,
      I3 => ARREADY_Dummy,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      I5 => re,
      O => \fifo_depth_gt1_gen.empty_n_reg_0\(0)
    );
\fifo_srl_gen.raddr[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[3]_3\(1),
      I1 => \pop__1\,
      I2 => dout_vld_reg_0,
      I3 => \fifo_depth_gt1_gen.dout_reg[3]_3\(0),
      I4 => \fifo_depth_gt1_gen.dout_reg[3]_3\(3),
      I5 => \fifo_depth_gt1_gen.dout_reg[3]_3\(2),
      O => \fifo_srl_gen.raddr_reg[1]\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_srl__parameterized9\ is
  port (
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    re : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_srl__parameterized9\ : entity is "conv2d_edge_gmem0_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_srl__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_srl__parameterized9\ is
  signal if_dout : STD_LOGIC;
begin
\fifo_depth_gt1_gen.dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => re,
      D => \fifo_depth_gt1_gen.dout_reg[0]_0\,
      Q => if_dout,
      R => reset
    );
mem_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => mem_reg,
      I2 => if_dout,
      O => din(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized12\ is
  port (
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC;
    I_CH0_BVALID : out STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    wrsp_type : in STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    last_resp : in STD_LOGIC;
    wrsp_valid : in STD_LOGIC;
    icmp_ln30_reg_1119_pp0_iter26_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter27 : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized12\ : entity is "conv2d_edge_gmem1_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized12\ is
  signal \^i_ch0_bvalid\ : STD_LOGIC;
  signal \dout_vld_i_1__8_n_0\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_1__9_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_1__11_n_0\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.full_n_reg_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[2]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal re : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_vld_i_1__8\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.empty_n_i_1__9\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__12\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[1]_i_1__7\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_2__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_3\ : label is "soft_lutpair252";
begin
  I_CH0_BVALID <= \^i_ch0_bvalid\;
  \fifo_depth_gt1_gen.full_n_reg_0\ <= \^fifo_depth_gt1_gen.full_n_reg_0\;
\dout_vld_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2AAA"
    )
        port map (
      I0 => \^i_ch0_bvalid\,
      I1 => dout_vld_reg_0,
      I2 => ap_enable_reg_pp0_iter27,
      I3 => icmp_ln30_reg_1119_pp0_iter26_reg,
      I4 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      O => \dout_vld_i_1__8_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__8_n_0\,
      Q => \^i_ch0_bvalid\,
      R => \fifo_depth_gt1_gen.full_n_reg_1\
    );
\fifo_depth_gt1_gen.empty_n_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr[2]_i_4_n_0\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.empty_n_i_1__9_n_0\
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.empty_n_i_1__9_n_0\,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => \fifo_depth_gt1_gen.full_n_reg_1\
    );
\fifo_depth_gt1_gen.full_n_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr[2]_i_4_n_0\,
      O => \fifo_depth_gt1_gen.full_n_i_1__11_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.full_n_i_1__11_n_0\,
      Q => \^fifo_depth_gt1_gen.full_n_reg_0\,
      S => \fifo_depth_gt1_gen.full_n_reg_1\
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__12_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr[2]_i_4_n_0\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      O => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__7_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDDFFFFA2220000"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I1 => wrsp_type,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\(0),
      I3 => last_resp,
      I4 => wrsp_valid,
      I5 => re,
      O => empty_n
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr[2]_i_4_n_0\,
      O => \fifo_depth_gt1_gen.mOutPtr[2]_i_2__0_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I1 => icmp_ln30_reg_1119_pp0_iter26_reg,
      I2 => ap_enable_reg_pp0_iter27,
      I3 => dout_vld_reg_0,
      I4 => \^i_ch0_bvalid\,
      O => re
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A2220000"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I1 => wrsp_type,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\(0),
      I3 => last_resp,
      I4 => wrsp_valid,
      I5 => re,
      O => \fifo_depth_gt1_gen.mOutPtr[2]_i_4_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__12_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      R => \fifo_depth_gt1_gen.full_n_reg_1\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__7_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      R => \fifo_depth_gt1_gen.full_n_reg_1\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[2]_i_2__0_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      R => \fifo_depth_gt1_gen.full_n_reg_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_mem is
  port (
    re : out STD_LOGIC;
    \fifo_mem_gen.raddr_reg[3]\ : out STD_LOGIC;
    \fifo_mem_gen.raddr_reg[3]_0\ : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \fifo_mem_gen.raddr\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \fifo_mem_gen.raddr_reg[5]\ : in STD_LOGIC;
    wdata_valid : in STD_LOGIC;
    \fifo_mem_gen.raddr_reg[5]_0\ : in STD_LOGIC;
    \fifo_mem_gen.raddr_reg[5]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    we : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mem_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_mem;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_mem is
  signal \^fifo_mem_gen.raddr_reg[3]\ : STD_LOGIC;
  signal \^fifo_mem_gen.raddr_reg[3]_0\ : STD_LOGIC;
  signal \mem_reg_i_2__0_n_0\ : STD_LOGIC;
  signal raddr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal raddr_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \raddr_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \^re\ : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-4 {cell *THIS*} {string 6}} {SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 567;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "U0/gmem1_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 960;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 8;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \raddr_reg[1]_i_1__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \raddr_reg[2]_i_1__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \raddr_reg[4]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \raddr_reg[5]_i_1__0\ : label is "soft_lutpair227";
begin
  \fifo_mem_gen.raddr_reg[3]\ <= \^fifo_mem_gen.raddr_reg[3]\;
  \fifo_mem_gen.raddr_reg[3]_0\ <= \^fifo_mem_gen.raddr_reg[3]_0\;
  re <= \^re\;
\fifo_mem_gen.raddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F80007FFF8000"
    )
        port map (
      I0 => \fifo_mem_gen.raddr\(3),
      I1 => \fifo_mem_gen.raddr\(2),
      I2 => \fifo_mem_gen.raddr\(1),
      I3 => \fifo_mem_gen.raddr\(0),
      I4 => \fifo_mem_gen.raddr\(4),
      I5 => \fifo_mem_gen.raddr\(5),
      O => \^fifo_mem_gen.raddr_reg[3]_0\
    );
\fifo_mem_gen.raddr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => \fifo_mem_gen.raddr_reg[5]\,
      I1 => wdata_valid,
      I2 => \fifo_mem_gen.raddr_reg[5]_0\,
      I3 => \fifo_mem_gen.raddr_reg[5]_1\,
      O => \^re\
    );
\fifo_mem_gen.raddr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7FFFFF80000000"
    )
        port map (
      I0 => \fifo_mem_gen.raddr\(3),
      I1 => \fifo_mem_gen.raddr\(2),
      I2 => \fifo_mem_gen.raddr\(1),
      I3 => \fifo_mem_gen.raddr\(0),
      I4 => \fifo_mem_gen.raddr\(4),
      I5 => \fifo_mem_gen.raddr\(5),
      O => \^fifo_mem_gen.raddr_reg[3]\
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"1111",
      ADDRARDADDR(9 downto 4) => Q(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 10) => B"1111",
      ADDRBWRADDR(9 downto 4) => raddr_reg(5 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000001",
      DIADI(7 downto 0) => mem_reg_1(7 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 9) => NLW_mem_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => dout(8 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => we,
      ENBWREN => \mem_reg_i_2__0_n_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => mem_reg_0,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^re\,
      I1 => ap_rst_n,
      O => \mem_reg_i_2__0_n_0\
    );
\raddr_reg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => \raddr_reg[3]_i_2_n_0\,
      I1 => \^re\,
      I2 => \fifo_mem_gen.raddr\(0),
      O => raddr(0)
    );
\raddr_reg[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F20"
    )
        port map (
      I0 => \fifo_mem_gen.raddr\(0),
      I1 => \raddr_reg[3]_i_2_n_0\,
      I2 => \^re\,
      I3 => \fifo_mem_gen.raddr\(1),
      O => raddr(1)
    );
\raddr_reg[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FF0800"
    )
        port map (
      I0 => \fifo_mem_gen.raddr\(0),
      I1 => \fifo_mem_gen.raddr\(1),
      I2 => \raddr_reg[3]_i_2_n_0\,
      I3 => \^re\,
      I4 => \fifo_mem_gen.raddr\(2),
      O => raddr(2)
    );
\raddr_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FFFFF00800000"
    )
        port map (
      I0 => \fifo_mem_gen.raddr\(2),
      I1 => \fifo_mem_gen.raddr\(1),
      I2 => \fifo_mem_gen.raddr\(0),
      I3 => \raddr_reg[3]_i_2_n_0\,
      I4 => \^re\,
      I5 => \fifo_mem_gen.raddr\(3),
      O => raddr(3)
    );
\raddr_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \fifo_mem_gen.raddr\(5),
      I1 => \fifo_mem_gen.raddr\(4),
      I2 => \fifo_mem_gen.raddr\(0),
      I3 => \fifo_mem_gen.raddr\(1),
      I4 => \fifo_mem_gen.raddr\(2),
      I5 => \fifo_mem_gen.raddr\(3),
      O => \raddr_reg[3]_i_2_n_0\
    );
\raddr_reg[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^fifo_mem_gen.raddr_reg[3]_0\,
      I1 => \^re\,
      I2 => \fifo_mem_gen.raddr\(4),
      O => raddr(4)
    );
\raddr_reg[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^fifo_mem_gen.raddr_reg[3]\,
      I1 => \^re\,
      I2 => \fifo_mem_gen.raddr\(5),
      O => raddr(5)
    );
\raddr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(0),
      Q => raddr_reg(0),
      R => '0'
    );
\raddr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(1),
      Q => raddr_reg(1),
      R => '0'
    );
\raddr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(2),
      Q => raddr_reg(2),
      R => '0'
    );
\raddr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(3),
      Q => raddr_reg(3),
      R => '0'
    );
\raddr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(4),
      Q => raddr_reg(4),
      R => '0'
    );
\raddr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(5),
      Q => raddr_reg(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_reg_slice is
  port (
    m_axi_gmem1_RREADY : out STD_LOGIC;
    m_axi_gmem1_RVALID : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_reg_slice is
  signal \FSM_sequential_state[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \^m_axi_gmem1_rready\ : STD_LOGIC;
  signal \next_st__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \s_ready_t_i_1__3_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__5\ : label is "soft_lutpair164";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "zero:00,two:01,one:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "zero:00,two:01,one:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__3\ : label is "soft_lutpair164";
begin
  m_axi_gmem1_RREADY <= \^m_axi_gmem1_rready\;
\FSM_sequential_state[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0038"
    )
        port map (
      I0 => \^m_axi_gmem1_rready\,
      I1 => m_axi_gmem1_RVALID,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => \FSM_sequential_state[1]_i_1__5_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(0),
      Q => \state__0\(0),
      R => \FSM_sequential_state_reg[0]_0\
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1__5_n_0\,
      Q => \state__0\(1),
      R => \FSM_sequential_state_reg[0]_0\
    );
\__3/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => m_axi_gmem1_RVALID,
      O => \next_st__0\(0)
    );
\s_ready_t_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC4F"
    )
        port map (
      I0 => m_axi_gmem1_RVALID,
      I1 => \^m_axi_gmem1_rready\,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => \s_ready_t_i_1__3_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__3_n_0\,
      Q => \^m_axi_gmem1_rready\,
      R => \FSM_sequential_state_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_reg_slice__parameterized1\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \state_reg[0]_0\ : out STD_LOGIC;
    \sect_total_reg[16]\ : out STD_LOGIC;
    p_16_in : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.burst_valid_reg\ : out STD_LOGIC;
    \data_p1_reg[81]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[74]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \data_p1_reg[75]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[20]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[24]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[28]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[32]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[36]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[40]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[44]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[48]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[51]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    first_sect_reg : in STD_LOGIC;
    req_handling_reg : in STD_LOGIC;
    last_sect_reg : in STD_LOGIC;
    if_full_n : in STD_LOGIC;
    s_ready_t_reg_1 : in STD_LOGIC;
    \sect_total_buf_reg[0]\ : in STD_LOGIC;
    \could_multi_bursts.addr_buf_reg[63]\ : in STD_LOGIC;
    \could_multi_bursts.addr_buf_reg[63]_0\ : in STD_LOGIC;
    AWREADY_Dummy_1 : in STD_LOGIC;
    if_full_n_0 : in STD_LOGIC;
    ost_resp_ready : in STD_LOGIC;
    \sect_len_buf[3]_i_3_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p2_reg[81]_0\ : in STD_LOGIC_VECTOR ( 71 downto 0 );
    load_p2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_reg_slice__parameterized1\ : entity is "conv2d_edge_gmem1_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_reg_slice__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_reg_slice__parameterized1\ is
  signal \FSM_sequential_state[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \beat_len[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \beat_len[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \beat_len_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \beat_len_reg[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \beat_len_reg[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_reg[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \beat_len_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \beat_len_reg[5]_i_1__0_n_1\ : STD_LOGIC;
  signal \beat_len_reg[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_reg[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \beat_len_reg[9]_i_1__0_n_1\ : STD_LOGIC;
  signal \beat_len_reg[9]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_reg[9]_i_1__0_n_3\ : STD_LOGIC;
  signal \^could_multi_bursts.burst_valid_reg\ : STD_LOGIC;
  signal \data_p1[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[33]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[34]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[35]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[36]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[37]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[38]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[39]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[40]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[41]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[42]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[43]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[44]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[45]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[46]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[47]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[48]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[49]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[50]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[51]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[52]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[53]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[54]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[55]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[56]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[57]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[58]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[59]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[60]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[61]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[62]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[63]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[65]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[72]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[73]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[74]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[75]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[76]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[77]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[81]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[33]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[34]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[35]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[36]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[37]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[38]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[39]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[40]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[41]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[42]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[43]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[44]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[45]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[46]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[47]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[48]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[49]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[50]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[51]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[52]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[53]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[54]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[55]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[56]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[57]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[58]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[59]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[60]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[61]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[62]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[63]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[65]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[72]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[73]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[74]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[75]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[76]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[77]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[81]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal \end_from_4k[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \end_from_4k[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \end_from_4k[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \end_from_4k[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \end_from_4k[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \end_from_4k[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \end_from_4k[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \end_from_4k[5]_i_5__0_n_0\ : STD_LOGIC;
  signal \end_from_4k[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \end_from_4k[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \end_from_4k[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \end_from_4k[9]_i_5__0_n_0\ : STD_LOGIC;
  signal \end_from_4k_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_from_4k_reg[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_from_4k_reg[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_from_4k_reg[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_from_4k_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_from_4k_reg[5]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_from_4k_reg[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_from_4k_reg[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_from_4k_reg[9]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_from_4k_reg[9]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_from_4k_reg[9]_i_1__0_n_3\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \next_st__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_16_in\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal req_valid : STD_LOGIC;
  signal \s_ready_t_i_1__4_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_4_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_5_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_6_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_10__0_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_11__0_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_12__0_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_13__0_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_14__0_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_15__0_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_16__0_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \^sect_total_reg[16]\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_2__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_3__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_3__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_3__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_8__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_8__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_8__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_reg[1]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_reg[9]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_end_from_4k_reg[1]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_end_from_4k_reg[9]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_reg[3]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_total_reg[3]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_total_reg[3]_i_8__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "zero:00,two:01,one:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "zero:00,two:01,one:10";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \beat_len_reg[1]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \beat_len_reg[5]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \beat_len_reg[9]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k_reg[1]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k_reg[5]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k_reg[9]_i_1__0\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sect_cnt[50]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sect_total[19]_i_1__0\ : label is "soft_lutpair175";
  attribute ADDER_THRESHOLD of \sect_total_reg[11]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[15]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[19]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[3]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[3]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[3]_i_3__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[3]_i_8__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[7]_i_1__0\ : label is 35;
begin
  Q(61 downto 0) <= \^q\(61 downto 0);
  SR(0) <= \^sr\(0);
  \could_multi_bursts.burst_valid_reg\ <= \^could_multi_bursts.burst_valid_reg\;
  p_16_in <= \^p_16_in\;
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
  \sect_total_reg[16]\ <= \^sect_total_reg[16]\;
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FF0000000000"
    )
        port map (
      I0 => if_full_n,
      I1 => \^s_ready_t_reg_0\,
      I2 => s_ready_t_reg_1,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \FSM_sequential_state[1]_i_2__1_n_0\,
      O => \next_st__0\(0)
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004F008000B0FF80"
    )
        port map (
      I0 => if_full_n,
      I1 => \^s_ready_t_reg_0\,
      I2 => s_ready_t_reg_1,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \FSM_sequential_state[1]_i_2__1_n_0\,
      O => \next_st__0\(1)
    );
\FSM_sequential_state[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => first_sect_reg,
      I1 => req_handling_reg,
      I2 => \^sect_total_reg[16]\,
      I3 => \^p_16_in\,
      O => \FSM_sequential_state[1]_i_2__1_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(0),
      Q => \state__0\(0),
      R => \^sr\(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(1),
      Q => \state__0\(1),
      R => \^sr\(0)
    );
\beat_len[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \data_p1_reg_n_0_[1]\,
      O => \beat_len[1]_i_2__0_n_0\
    );
\beat_len[1]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \data_p1_reg_n_0_[0]\,
      O => \beat_len[1]_i_3__0_n_0\
    );
\beat_len_reg[1]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_reg[1]_i_1__0_n_0\,
      CO(2) => \beat_len_reg[1]_i_1__0_n_1\,
      CO(1) => \beat_len_reg[1]_i_1__0_n_2\,
      CO(0) => \beat_len_reg[1]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_1_in(1),
      DI(0) => p_1_in(1),
      O(3 downto 2) => \data_p1_reg[75]_0\(1 downto 0),
      O(1 downto 0) => \NLW_beat_len_reg[1]_i_1__0_O_UNCONNECTED\(1 downto 0),
      S(3) => p_1_in(8),
      S(2) => p_1_in(8),
      S(1) => \beat_len[1]_i_2__0_n_0\,
      S(0) => \beat_len[1]_i_3__0_n_0\
    );
\beat_len_reg[5]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_reg[1]_i_1__0_n_0\,
      CO(3) => \beat_len_reg[5]_i_1__0_n_0\,
      CO(2) => \beat_len_reg[5]_i_1__0_n_1\,
      CO(1) => \beat_len_reg[5]_i_1__0_n_2\,
      CO(0) => \beat_len_reg[5]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[75]_0\(5 downto 2),
      S(3) => p_1_in(8),
      S(2) => p_1_in(8),
      S(1) => p_1_in(8),
      S(0) => p_1_in(8)
    );
\beat_len_reg[9]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_reg[5]_i_1__0_n_0\,
      CO(3) => \NLW_beat_len_reg[9]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \beat_len_reg[9]_i_1__0_n_1\,
      CO(1) => \beat_len_reg[9]_i_1__0_n_2\,
      CO(0) => \beat_len_reg[9]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[75]_0\(9 downto 6),
      S(3 downto 0) => p_1_in(11 downto 8)
    );
\could_multi_bursts.burst_valid_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\data_p1[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[0]\,
      O => \data_p1[0]_i_1__2_n_0\
    );
\data_p1[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[10]\,
      O => \data_p1[10]_i_1__2_n_0\
    );
\data_p1[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[11]\,
      O => \data_p1[11]_i_1__2_n_0\
    );
\data_p1[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[12]\,
      O => \data_p1[12]_i_1__2_n_0\
    );
\data_p1[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[13]\,
      O => \data_p1[13]_i_1__2_n_0\
    );
\data_p1[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[14]\,
      O => \data_p1[14]_i_1__2_n_0\
    );
\data_p1[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[15]\,
      O => \data_p1[15]_i_1__2_n_0\
    );
\data_p1[16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[16]\,
      O => \data_p1[16]_i_1__2_n_0\
    );
\data_p1[17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[17]\,
      O => \data_p1[17]_i_1__2_n_0\
    );
\data_p1[18]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[18]\,
      O => \data_p1[18]_i_1__2_n_0\
    );
\data_p1[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[19]\,
      O => \data_p1[19]_i_1__2_n_0\
    );
\data_p1[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[1]\,
      O => \data_p1[1]_i_1__2_n_0\
    );
\data_p1[20]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[20]\,
      O => \data_p1[20]_i_1__2_n_0\
    );
\data_p1[21]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[21]\,
      O => \data_p1[21]_i_1__2_n_0\
    );
\data_p1[22]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[22]\,
      O => \data_p1[22]_i_1__2_n_0\
    );
\data_p1[23]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[23]\,
      O => \data_p1[23]_i_1__2_n_0\
    );
\data_p1[24]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[24]\,
      O => \data_p1[24]_i_1__2_n_0\
    );
\data_p1[25]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[25]\,
      O => \data_p1[25]_i_1__2_n_0\
    );
\data_p1[26]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[26]\,
      O => \data_p1[26]_i_1__2_n_0\
    );
\data_p1[27]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[27]\,
      O => \data_p1[27]_i_1__2_n_0\
    );
\data_p1[28]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[28]\,
      O => \data_p1[28]_i_1__2_n_0\
    );
\data_p1[29]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[29]\,
      O => \data_p1[29]_i_1__2_n_0\
    );
\data_p1[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[2]\,
      O => \data_p1[2]_i_1__2_n_0\
    );
\data_p1[30]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(30),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[30]\,
      O => \data_p1[30]_i_1__2_n_0\
    );
\data_p1[31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(31),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[31]\,
      O => \data_p1[31]_i_1__2_n_0\
    );
\data_p1[32]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(32),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[32]\,
      O => \data_p1[32]_i_1__2_n_0\
    );
\data_p1[33]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(33),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[33]\,
      O => \data_p1[33]_i_1__0_n_0\
    );
\data_p1[34]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(34),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[34]\,
      O => \data_p1[34]_i_1__0_n_0\
    );
\data_p1[35]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(35),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[35]\,
      O => \data_p1[35]_i_1__0_n_0\
    );
\data_p1[36]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(36),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[36]\,
      O => \data_p1[36]_i_1__0_n_0\
    );
\data_p1[37]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(37),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[37]\,
      O => \data_p1[37]_i_1__0_n_0\
    );
\data_p1[38]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(38),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[38]\,
      O => \data_p1[38]_i_1__0_n_0\
    );
\data_p1[39]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(39),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[39]\,
      O => \data_p1[39]_i_1__0_n_0\
    );
\data_p1[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[3]\,
      O => \data_p1[3]_i_1__2_n_0\
    );
\data_p1[40]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(40),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[40]\,
      O => \data_p1[40]_i_1__0_n_0\
    );
\data_p1[41]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(41),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[41]\,
      O => \data_p1[41]_i_1__0_n_0\
    );
\data_p1[42]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(42),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[42]\,
      O => \data_p1[42]_i_1__0_n_0\
    );
\data_p1[43]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(43),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[43]\,
      O => \data_p1[43]_i_1__0_n_0\
    );
\data_p1[44]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(44),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[44]\,
      O => \data_p1[44]_i_1__0_n_0\
    );
\data_p1[45]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(45),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[45]\,
      O => \data_p1[45]_i_1__0_n_0\
    );
\data_p1[46]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(46),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[46]\,
      O => \data_p1[46]_i_1__0_n_0\
    );
\data_p1[47]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(47),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[47]\,
      O => \data_p1[47]_i_1__0_n_0\
    );
\data_p1[48]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(48),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[48]\,
      O => \data_p1[48]_i_1__0_n_0\
    );
\data_p1[49]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(49),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[49]\,
      O => \data_p1[49]_i_1__0_n_0\
    );
\data_p1[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[4]\,
      O => \data_p1[4]_i_1__2_n_0\
    );
\data_p1[50]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(50),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[50]\,
      O => \data_p1[50]_i_1__0_n_0\
    );
\data_p1[51]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(51),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[51]\,
      O => \data_p1[51]_i_1__0_n_0\
    );
\data_p1[52]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(52),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[52]\,
      O => \data_p1[52]_i_1__0_n_0\
    );
\data_p1[53]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(53),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[53]\,
      O => \data_p1[53]_i_1__0_n_0\
    );
\data_p1[54]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(54),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[54]\,
      O => \data_p1[54]_i_1__0_n_0\
    );
\data_p1[55]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(55),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[55]\,
      O => \data_p1[55]_i_1__0_n_0\
    );
\data_p1[56]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(56),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[56]\,
      O => \data_p1[56]_i_1__0_n_0\
    );
\data_p1[57]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(57),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[57]\,
      O => \data_p1[57]_i_1__0_n_0\
    );
\data_p1[58]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(58),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[58]\,
      O => \data_p1[58]_i_1__0_n_0\
    );
\data_p1[59]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(59),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[59]\,
      O => \data_p1[59]_i_1__0_n_0\
    );
\data_p1[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[5]\,
      O => \data_p1[5]_i_1__2_n_0\
    );
\data_p1[60]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(60),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[60]\,
      O => \data_p1[60]_i_1__0_n_0\
    );
\data_p1[61]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(61),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[61]\,
      O => \data_p1[61]_i_1__0_n_0\
    );
\data_p1[62]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(62),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[62]\,
      O => \data_p1[62]_i_1__0_n_0\
    );
\data_p1[63]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(63),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[63]\,
      O => \data_p1[63]_i_1__0_n_0\
    );
\data_p1[65]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(64),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[65]\,
      O => \data_p1[65]_i_1_n_0\
    );
\data_p1[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[6]\,
      O => \data_p1[6]_i_1__2_n_0\
    );
\data_p1[72]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(65),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[72]\,
      O => \data_p1[72]_i_1_n_0\
    );
\data_p1[73]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(66),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[73]\,
      O => \data_p1[73]_i_1_n_0\
    );
\data_p1[74]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(67),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[74]\,
      O => \data_p1[74]_i_1_n_0\
    );
\data_p1[75]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(68),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[75]\,
      O => \data_p1[75]_i_1_n_0\
    );
\data_p1[76]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(69),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[76]\,
      O => \data_p1[76]_i_1_n_0\
    );
\data_p1[77]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(70),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[77]\,
      O => \data_p1[77]_i_1__0_n_0\
    );
\data_p1[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[7]\,
      O => \data_p1[7]_i_1__2_n_0\
    );
\data_p1[81]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1717101010171010"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \^s_ready_t_reg_0\,
      I4 => s_ready_t_reg_1,
      I5 => if_full_n,
      O => load_p1
    );
\data_p1[81]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(71),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[81]\,
      O => \data_p1[81]_i_2__0_n_0\
    );
\data_p1[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[8]\,
      O => \data_p1[8]_i_1__2_n_0\
    );
\data_p1[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[81]_0\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[9]\,
      O => \data_p1[9]_i_1__2_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__2_n_0\,
      Q => \data_p1_reg_n_0_[0]\,
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__2_n_0\,
      Q => \^q\(8),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__2_n_0\,
      Q => \^q\(9),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__2_n_0\,
      Q => \^q\(10),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__2_n_0\,
      Q => \^q\(11),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__2_n_0\,
      Q => \^q\(12),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__2_n_0\,
      Q => \^q\(13),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__2_n_0\,
      Q => \^q\(14),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__2_n_0\,
      Q => \^q\(15),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__2_n_0\,
      Q => \^q\(16),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__2_n_0\,
      Q => \^q\(17),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__2_n_0\,
      Q => \data_p1_reg_n_0_[1]\,
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__2_n_0\,
      Q => \^q\(18),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__2_n_0\,
      Q => \^q\(19),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__2_n_0\,
      Q => \^q\(20),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__2_n_0\,
      Q => \^q\(21),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__2_n_0\,
      Q => \^q\(22),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__2_n_0\,
      Q => \^q\(23),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__2_n_0\,
      Q => \^q\(24),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__2_n_0\,
      Q => \^q\(25),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__2_n_0\,
      Q => \^q\(26),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__2_n_0\,
      Q => \^q\(27),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__2_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__2_n_0\,
      Q => \^q\(28),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__2_n_0\,
      Q => \^q\(29),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__2_n_0\,
      Q => \^q\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1__0_n_0\,
      Q => \^q\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1__0_n_0\,
      Q => \^q\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1__0_n_0\,
      Q => \^q\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1__0_n_0\,
      Q => \^q\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1__0_n_0\,
      Q => \^q\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1__0_n_0\,
      Q => \^q\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1__0_n_0\,
      Q => \^q\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__2_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1__0_n_0\,
      Q => \^q\(38),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1__0_n_0\,
      Q => \^q\(39),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1__0_n_0\,
      Q => \^q\(40),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1__0_n_0\,
      Q => \^q\(41),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1__0_n_0\,
      Q => \^q\(42),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1__0_n_0\,
      Q => \^q\(43),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1__0_n_0\,
      Q => \^q\(44),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1__0_n_0\,
      Q => \^q\(45),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1__0_n_0\,
      Q => \^q\(46),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1__0_n_0\,
      Q => \^q\(47),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__2_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1__0_n_0\,
      Q => \^q\(48),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1__0_n_0\,
      Q => \^q\(49),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1__0_n_0\,
      Q => \^q\(50),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1__0_n_0\,
      Q => \^q\(51),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1__0_n_0\,
      Q => \^q\(52),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1__0_n_0\,
      Q => \^q\(53),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1__0_n_0\,
      Q => \^q\(54),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1__0_n_0\,
      Q => \^q\(55),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1__0_n_0\,
      Q => \^q\(56),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1__0_n_0\,
      Q => \^q\(57),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__2_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1__0_n_0\,
      Q => \^q\(58),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1__0_n_0\,
      Q => \^q\(59),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1__0_n_0\,
      Q => \^q\(60),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_1__0_n_0\,
      Q => \^q\(61),
      R => '0'
    );
\data_p1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[65]_i_1_n_0\,
      Q => p_1_in(1),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__2_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\data_p1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[72]_i_1_n_0\,
      Q => p_1_in(8),
      R => '0'
    );
\data_p1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[73]_i_1_n_0\,
      Q => p_1_in(9),
      R => '0'
    );
\data_p1_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[74]_i_1_n_0\,
      Q => p_1_in(10),
      R => '0'
    );
\data_p1_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[75]_i_1_n_0\,
      Q => p_1_in(11),
      R => '0'
    );
\data_p1_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[76]_i_1_n_0\,
      Q => p_1_in(12),
      R => '0'
    );
\data_p1_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[77]_i_1__0_n_0\,
      Q => p_1_in(13),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__2_n_0\,
      Q => \^q\(5),
      R => '0'
    );
\data_p1_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[81]_i_2__0_n_0\,
      Q => p_1_in(17),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__2_n_0\,
      Q => \^q\(6),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__2_n_0\,
      Q => \^q\(7),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(0),
      Q => \data_p2_reg_n_0_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(10),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(11),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(12),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(13),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(14),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(15),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(16),
      Q => \data_p2_reg_n_0_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(17),
      Q => \data_p2_reg_n_0_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(18),
      Q => \data_p2_reg_n_0_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(19),
      Q => \data_p2_reg_n_0_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(1),
      Q => \data_p2_reg_n_0_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(20),
      Q => \data_p2_reg_n_0_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(21),
      Q => \data_p2_reg_n_0_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(22),
      Q => \data_p2_reg_n_0_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(23),
      Q => \data_p2_reg_n_0_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(24),
      Q => \data_p2_reg_n_0_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(25),
      Q => \data_p2_reg_n_0_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(26),
      Q => \data_p2_reg_n_0_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(27),
      Q => \data_p2_reg_n_0_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(28),
      Q => \data_p2_reg_n_0_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(29),
      Q => \data_p2_reg_n_0_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(2),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(30),
      Q => \data_p2_reg_n_0_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(31),
      Q => \data_p2_reg_n_0_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(32),
      Q => \data_p2_reg_n_0_[32]\,
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(33),
      Q => \data_p2_reg_n_0_[33]\,
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(34),
      Q => \data_p2_reg_n_0_[34]\,
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(35),
      Q => \data_p2_reg_n_0_[35]\,
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(36),
      Q => \data_p2_reg_n_0_[36]\,
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(37),
      Q => \data_p2_reg_n_0_[37]\,
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(38),
      Q => \data_p2_reg_n_0_[38]\,
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(39),
      Q => \data_p2_reg_n_0_[39]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(3),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(40),
      Q => \data_p2_reg_n_0_[40]\,
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(41),
      Q => \data_p2_reg_n_0_[41]\,
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(42),
      Q => \data_p2_reg_n_0_[42]\,
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(43),
      Q => \data_p2_reg_n_0_[43]\,
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(44),
      Q => \data_p2_reg_n_0_[44]\,
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(45),
      Q => \data_p2_reg_n_0_[45]\,
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(46),
      Q => \data_p2_reg_n_0_[46]\,
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(47),
      Q => \data_p2_reg_n_0_[47]\,
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(48),
      Q => \data_p2_reg_n_0_[48]\,
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(49),
      Q => \data_p2_reg_n_0_[49]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(4),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(50),
      Q => \data_p2_reg_n_0_[50]\,
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(51),
      Q => \data_p2_reg_n_0_[51]\,
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(52),
      Q => \data_p2_reg_n_0_[52]\,
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(53),
      Q => \data_p2_reg_n_0_[53]\,
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(54),
      Q => \data_p2_reg_n_0_[54]\,
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(55),
      Q => \data_p2_reg_n_0_[55]\,
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(56),
      Q => \data_p2_reg_n_0_[56]\,
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(57),
      Q => \data_p2_reg_n_0_[57]\,
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(58),
      Q => \data_p2_reg_n_0_[58]\,
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(59),
      Q => \data_p2_reg_n_0_[59]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(5),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(60),
      Q => \data_p2_reg_n_0_[60]\,
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(61),
      Q => \data_p2_reg_n_0_[61]\,
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(62),
      Q => \data_p2_reg_n_0_[62]\,
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(63),
      Q => \data_p2_reg_n_0_[63]\,
      R => '0'
    );
\data_p2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(64),
      Q => \data_p2_reg_n_0_[65]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(6),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(65),
      Q => \data_p2_reg_n_0_[72]\,
      R => '0'
    );
\data_p2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(66),
      Q => \data_p2_reg_n_0_[73]\,
      R => '0'
    );
\data_p2_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(67),
      Q => \data_p2_reg_n_0_[74]\,
      R => '0'
    );
\data_p2_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(68),
      Q => \data_p2_reg_n_0_[75]\,
      R => '0'
    );
\data_p2_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(69),
      Q => \data_p2_reg_n_0_[76]\,
      R => '0'
    );
\data_p2_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(70),
      Q => \data_p2_reg_n_0_[77]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(7),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(71),
      Q => \data_p2_reg_n_0_[81]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(8),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(9),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
\end_from_4k[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \^q\(1),
      O => \end_from_4k[1]_i_2__0_n_0\
    );
\end_from_4k[1]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \^q\(0),
      O => \end_from_4k[1]_i_3__0_n_0\
    );
\end_from_4k[1]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \data_p1_reg_n_0_[1]\,
      O => \end_from_4k[1]_i_4__0_n_0\
    );
\end_from_4k[1]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \data_p1_reg_n_0_[0]\,
      O => \end_from_4k[1]_i_5__0_n_0\
    );
\end_from_4k[5]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \^q\(5),
      O => \end_from_4k[5]_i_2__0_n_0\
    );
\end_from_4k[5]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \^q\(4),
      O => \end_from_4k[5]_i_3__0_n_0\
    );
\end_from_4k[5]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \^q\(3),
      O => \end_from_4k[5]_i_4__0_n_0\
    );
\end_from_4k[5]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \^q\(2),
      O => \end_from_4k[5]_i_5__0_n_0\
    );
\end_from_4k[9]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(11),
      I1 => \^q\(9),
      O => \end_from_4k[9]_i_2__0_n_0\
    );
\end_from_4k[9]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(10),
      I1 => \^q\(8),
      O => \end_from_4k[9]_i_3__0_n_0\
    );
\end_from_4k[9]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(9),
      I1 => \^q\(7),
      O => \end_from_4k[9]_i_4__0_n_0\
    );
\end_from_4k[9]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \^q\(6),
      O => \end_from_4k[9]_i_5__0_n_0\
    );
\end_from_4k_reg[1]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \end_from_4k_reg[1]_i_1__0_n_0\,
      CO(2) => \end_from_4k_reg[1]_i_1__0_n_1\,
      CO(1) => \end_from_4k_reg[1]_i_1__0_n_2\,
      CO(0) => \end_from_4k_reg[1]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in(8),
      DI(2) => p_1_in(8),
      DI(1) => p_1_in(1),
      DI(0) => p_1_in(1),
      O(3 downto 2) => \data_p1_reg[74]_0\(1 downto 0),
      O(1 downto 0) => \NLW_end_from_4k_reg[1]_i_1__0_O_UNCONNECTED\(1 downto 0),
      S(3) => \end_from_4k[1]_i_2__0_n_0\,
      S(2) => \end_from_4k[1]_i_3__0_n_0\,
      S(1) => \end_from_4k[1]_i_4__0_n_0\,
      S(0) => \end_from_4k[1]_i_5__0_n_0\
    );
\end_from_4k_reg[5]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_from_4k_reg[1]_i_1__0_n_0\,
      CO(3) => \end_from_4k_reg[5]_i_1__0_n_0\,
      CO(2) => \end_from_4k_reg[5]_i_1__0_n_1\,
      CO(1) => \end_from_4k_reg[5]_i_1__0_n_2\,
      CO(0) => \end_from_4k_reg[5]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in(8),
      DI(2) => p_1_in(8),
      DI(1) => p_1_in(8),
      DI(0) => p_1_in(8),
      O(3 downto 0) => \data_p1_reg[74]_0\(5 downto 2),
      S(3) => \end_from_4k[5]_i_2__0_n_0\,
      S(2) => \end_from_4k[5]_i_3__0_n_0\,
      S(1) => \end_from_4k[5]_i_4__0_n_0\,
      S(0) => \end_from_4k[5]_i_5__0_n_0\
    );
\end_from_4k_reg[9]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_from_4k_reg[5]_i_1__0_n_0\,
      CO(3) => \NLW_end_from_4k_reg[9]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \end_from_4k_reg[9]_i_1__0_n_1\,
      CO(1) => \end_from_4k_reg[9]_i_1__0_n_2\,
      CO(0) => \end_from_4k_reg[9]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_1_in(10 downto 8),
      O(3 downto 0) => \data_p1_reg[74]_0\(9 downto 6),
      S(3) => \end_from_4k[9]_i_2__0_n_0\,
      S(2) => \end_from_4k[9]_i_3__0_n_0\,
      S(1) => \end_from_4k[9]_i_4__0_n_0\,
      S(0) => \end_from_4k[9]_i_5__0_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000000"
    )
        port map (
      I0 => \could_multi_bursts.addr_buf_reg[63]_0\,
      I1 => AWREADY_Dummy_1,
      I2 => if_full_n_0,
      I3 => \could_multi_bursts.addr_buf_reg[63]\,
      I4 => ost_resp_ready,
      O => \^could_multi_bursts.burst_valid_reg\
    );
\last_sect_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => ap_rst_n,
      I3 => last_sect_reg,
      I4 => \^p_16_in\,
      I5 => req_handling_reg,
      O => \state_reg[0]_1\
    );
\req_handling_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222F2F2F2F2F2"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => first_sect_reg,
      I3 => req_handling_reg,
      I4 => \^sect_total_reg[16]\,
      I5 => \^p_16_in\,
      O => \state_reg[0]_0\
    );
\s_ready_t_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC5DDDDDDDDDDD"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \^s_ready_t_reg_0\,
      I2 => s_ready_t_reg_1,
      I3 => if_full_n,
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state[1]_i_2__1_n_0\,
      O => \s_ready_t_i_1__4_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__4_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => \^sr\(0)
    );
\sect_cnt[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FD"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(10),
      I3 => \sect_cnt_reg[0]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(20),
      I3 => \sect_cnt_reg[12]\(1),
      O => D(10)
    );
\sect_cnt[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(21),
      I3 => \sect_cnt_reg[12]\(2),
      O => D(11)
    );
\sect_cnt[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(22),
      I3 => \sect_cnt_reg[12]\(3),
      O => D(12)
    );
\sect_cnt[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(23),
      I3 => \sect_cnt_reg[16]\(0),
      O => D(13)
    );
\sect_cnt[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(24),
      I3 => \sect_cnt_reg[16]\(1),
      O => D(14)
    );
\sect_cnt[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(25),
      I3 => \sect_cnt_reg[16]\(2),
      O => D(15)
    );
\sect_cnt[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(26),
      I3 => \sect_cnt_reg[16]\(3),
      O => D(16)
    );
\sect_cnt[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(27),
      I3 => \sect_cnt_reg[20]\(0),
      O => D(17)
    );
\sect_cnt[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(28),
      I3 => \sect_cnt_reg[20]\(1),
      O => D(18)
    );
\sect_cnt[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(29),
      I3 => \sect_cnt_reg[20]\(2),
      O => D(19)
    );
\sect_cnt[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(11),
      I3 => O(0),
      O => D(1)
    );
\sect_cnt[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(30),
      I3 => \sect_cnt_reg[20]\(3),
      O => D(20)
    );
\sect_cnt[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(31),
      I3 => \sect_cnt_reg[24]\(0),
      O => D(21)
    );
\sect_cnt[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(32),
      I3 => \sect_cnt_reg[24]\(1),
      O => D(22)
    );
\sect_cnt[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(33),
      I3 => \sect_cnt_reg[24]\(2),
      O => D(23)
    );
\sect_cnt[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(34),
      I3 => \sect_cnt_reg[24]\(3),
      O => D(24)
    );
\sect_cnt[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(35),
      I3 => \sect_cnt_reg[28]\(0),
      O => D(25)
    );
\sect_cnt[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(36),
      I3 => \sect_cnt_reg[28]\(1),
      O => D(26)
    );
\sect_cnt[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(37),
      I3 => \sect_cnt_reg[28]\(2),
      O => D(27)
    );
\sect_cnt[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(38),
      I3 => \sect_cnt_reg[28]\(3),
      O => D(28)
    );
\sect_cnt[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(39),
      I3 => \sect_cnt_reg[32]\(0),
      O => D(29)
    );
\sect_cnt[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(12),
      I3 => O(1),
      O => D(2)
    );
\sect_cnt[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(40),
      I3 => \sect_cnt_reg[32]\(1),
      O => D(30)
    );
\sect_cnt[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(41),
      I3 => \sect_cnt_reg[32]\(2),
      O => D(31)
    );
\sect_cnt[32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(42),
      I3 => \sect_cnt_reg[32]\(3),
      O => D(32)
    );
\sect_cnt[33]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(43),
      I3 => \sect_cnt_reg[36]\(0),
      O => D(33)
    );
\sect_cnt[34]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(44),
      I3 => \sect_cnt_reg[36]\(1),
      O => D(34)
    );
\sect_cnt[35]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(45),
      I3 => \sect_cnt_reg[36]\(2),
      O => D(35)
    );
\sect_cnt[36]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(46),
      I3 => \sect_cnt_reg[36]\(3),
      O => D(36)
    );
\sect_cnt[37]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(47),
      I3 => \sect_cnt_reg[40]\(0),
      O => D(37)
    );
\sect_cnt[38]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(48),
      I3 => \sect_cnt_reg[40]\(1),
      O => D(38)
    );
\sect_cnt[39]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(49),
      I3 => \sect_cnt_reg[40]\(2),
      O => D(39)
    );
\sect_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(13),
      I3 => O(2),
      O => D(3)
    );
\sect_cnt[40]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(50),
      I3 => \sect_cnt_reg[40]\(3),
      O => D(40)
    );
\sect_cnt[41]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(51),
      I3 => \sect_cnt_reg[44]\(0),
      O => D(41)
    );
\sect_cnt[42]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(52),
      I3 => \sect_cnt_reg[44]\(1),
      O => D(42)
    );
\sect_cnt[43]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(53),
      I3 => \sect_cnt_reg[44]\(2),
      O => D(43)
    );
\sect_cnt[44]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(54),
      I3 => \sect_cnt_reg[44]\(3),
      O => D(44)
    );
\sect_cnt[45]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(55),
      I3 => \sect_cnt_reg[48]\(0),
      O => D(45)
    );
\sect_cnt[46]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(56),
      I3 => \sect_cnt_reg[48]\(1),
      O => D(46)
    );
\sect_cnt[47]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(57),
      I3 => \sect_cnt_reg[48]\(2),
      O => D(47)
    );
\sect_cnt[48]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(58),
      I3 => \sect_cnt_reg[48]\(3),
      O => D(48)
    );
\sect_cnt[49]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(59),
      I3 => \sect_cnt_reg[51]\(0),
      O => D(49)
    );
\sect_cnt[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(14),
      I3 => O(3),
      O => D(4)
    );
\sect_cnt[50]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(60),
      I3 => \sect_cnt_reg[51]\(1),
      O => D(50)
    );
\sect_cnt[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^p_16_in\,
      I1 => first_sect_reg,
      I2 => req_valid,
      O => E(0)
    );
\sect_cnt[51]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(61),
      I3 => \sect_cnt_reg[51]\(2),
      O => D(51)
    );
\sect_cnt[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(15),
      I3 => \sect_cnt_reg[8]\(0),
      O => D(5)
    );
\sect_cnt[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(16),
      I3 => \sect_cnt_reg[8]\(1),
      O => D(6)
    );
\sect_cnt[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(17),
      I3 => \sect_cnt_reg[8]\(2),
      O => D(7)
    );
\sect_cnt[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(18),
      I3 => \sect_cnt_reg[8]\(3),
      O => D(8)
    );
\sect_cnt[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \^q\(19),
      I3 => \sect_cnt_reg[12]\(0),
      O => D(9)
    );
\sect_len_buf[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => first_sect_reg,
      I1 => \sect_total_buf_reg[0]\,
      I2 => \^could_multi_bursts.burst_valid_reg\,
      I3 => \could_multi_bursts.addr_buf_reg[63]\,
      O => \^p_16_in\
    );
\sect_len_buf[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \sect_len_buf[3]_i_4_n_0\,
      I1 => \sect_len_buf[3]_i_5_n_0\,
      I2 => \sect_len_buf[3]_i_6_n_0\,
      I3 => \sect_len_buf[3]_i_3_0\(16),
      I4 => \sect_len_buf[3]_i_3_0\(18),
      O => \^sect_total_reg[16]\
    );
\sect_len_buf[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sect_len_buf[3]_i_3_0\(0),
      I1 => \sect_len_buf[3]_i_3_0\(9),
      I2 => \sect_len_buf[3]_i_3_0\(1),
      I3 => \sect_len_buf[3]_i_3_0\(2),
      I4 => \sect_len_buf[3]_i_3_0\(14),
      I5 => \sect_len_buf[3]_i_3_0\(3),
      O => \sect_len_buf[3]_i_4_n_0\
    );
\sect_len_buf[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sect_len_buf[3]_i_3_0\(12),
      I1 => \sect_len_buf[3]_i_3_0\(17),
      I2 => \sect_len_buf[3]_i_3_0\(10),
      I3 => \sect_len_buf[3]_i_3_0\(11),
      I4 => \sect_len_buf[3]_i_3_0\(19),
      I5 => \sect_len_buf[3]_i_3_0\(15),
      O => \sect_len_buf[3]_i_5_n_0\
    );
\sect_len_buf[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sect_len_buf[3]_i_3_0\(7),
      I1 => \sect_len_buf[3]_i_3_0\(8),
      I2 => \sect_len_buf[3]_i_3_0\(5),
      I3 => \sect_len_buf[3]_i_3_0\(6),
      I4 => \sect_len_buf[3]_i_3_0\(13),
      I5 => \sect_len_buf[3]_i_3_0\(4),
      O => \sect_len_buf[3]_i_6_n_0\
    );
\sect_total[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => req_valid,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      O => \state_reg[0]_2\(0)
    );
\sect_total[3]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \^q\(4),
      O => \sect_total[3]_i_10__0_n_0\
    );
\sect_total[3]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \^q\(3),
      O => \sect_total[3]_i_11__0_n_0\
    );
\sect_total[3]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \^q\(2),
      O => \sect_total[3]_i_12__0_n_0\
    );
\sect_total[3]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \^q\(1),
      O => \sect_total[3]_i_13__0_n_0\
    );
\sect_total[3]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \^q\(0),
      O => \sect_total[3]_i_14__0_n_0\
    );
\sect_total[3]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \data_p1_reg_n_0_[1]\,
      O => \sect_total[3]_i_15__0_n_0\
    );
\sect_total[3]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \data_p1_reg_n_0_[0]\,
      O => \sect_total[3]_i_16__0_n_0\
    );
\sect_total[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(11),
      I1 => \^q\(9),
      O => \sect_total[3]_i_4__0_n_0\
    );
\sect_total[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(10),
      I1 => \^q\(8),
      O => \sect_total[3]_i_5__0_n_0\
    );
\sect_total[3]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(9),
      I1 => \^q\(7),
      O => \sect_total[3]_i_6__0_n_0\
    );
\sect_total[3]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \^q\(6),
      O => \sect_total[3]_i_7__0_n_0\
    );
\sect_total[3]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \^q\(5),
      O => \sect_total[3]_i_9__0_n_0\
    );
\sect_total_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[7]_i_1__0_n_0\,
      CO(3) => \sect_total_reg[11]_i_1__0_n_0\,
      CO(2) => \sect_total_reg[11]_i_1__0_n_1\,
      CO(1) => \sect_total_reg[11]_i_1__0_n_2\,
      CO(0) => \sect_total_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(11 downto 8),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\sect_total_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[11]_i_1__0_n_0\,
      CO(3) => \sect_total_reg[15]_i_1__0_n_0\,
      CO(2) => \sect_total_reg[15]_i_1__0_n_1\,
      CO(1) => \sect_total_reg[15]_i_1__0_n_2\,
      CO(0) => \sect_total_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(15 downto 12),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\sect_total_reg[19]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[15]_i_1__0_n_0\,
      CO(3) => \NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED\(3),
      CO(2) => \sect_total_reg[19]_i_2__0_n_1\,
      CO(1) => \sect_total_reg[19]_i_2__0_n_2\,
      CO(0) => \sect_total_reg[19]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(19 downto 16),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\sect_total_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[3]_i_2__0_n_0\,
      CO(3) => \sect_total_reg[3]_i_1__0_n_0\,
      CO(2) => \sect_total_reg[3]_i_1__0_n_1\,
      CO(1) => \sect_total_reg[3]_i_1__0_n_2\,
      CO(0) => \sect_total_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(3 downto 0),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1 downto 0) => p_1_in(13 downto 12)
    );
\sect_total_reg[3]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[3]_i_3__0_n_0\,
      CO(3) => \sect_total_reg[3]_i_2__0_n_0\,
      CO(2) => \sect_total_reg[3]_i_2__0_n_1\,
      CO(1) => \sect_total_reg[3]_i_2__0_n_2\,
      CO(0) => \sect_total_reg[3]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(11 downto 8),
      O(3 downto 0) => \NLW_sect_total_reg[3]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \sect_total[3]_i_4__0_n_0\,
      S(2) => \sect_total[3]_i_5__0_n_0\,
      S(1) => \sect_total[3]_i_6__0_n_0\,
      S(0) => \sect_total[3]_i_7__0_n_0\
    );
\sect_total_reg[3]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[3]_i_8__0_n_0\,
      CO(3) => \sect_total_reg[3]_i_3__0_n_0\,
      CO(2) => \sect_total_reg[3]_i_3__0_n_1\,
      CO(1) => \sect_total_reg[3]_i_3__0_n_2\,
      CO(0) => \sect_total_reg[3]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in(8),
      DI(2) => p_1_in(8),
      DI(1) => p_1_in(8),
      DI(0) => p_1_in(8),
      O(3 downto 0) => \NLW_sect_total_reg[3]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \sect_total[3]_i_9__0_n_0\,
      S(2) => \sect_total[3]_i_10__0_n_0\,
      S(1) => \sect_total[3]_i_11__0_n_0\,
      S(0) => \sect_total[3]_i_12__0_n_0\
    );
\sect_total_reg[3]_i_8__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_total_reg[3]_i_8__0_n_0\,
      CO(2) => \sect_total_reg[3]_i_8__0_n_1\,
      CO(1) => \sect_total_reg[3]_i_8__0_n_2\,
      CO(0) => \sect_total_reg[3]_i_8__0_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in(8),
      DI(2) => p_1_in(8),
      DI(1) => p_1_in(1),
      DI(0) => p_1_in(1),
      O(3 downto 0) => \NLW_sect_total_reg[3]_i_8__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \sect_total[3]_i_13__0_n_0\,
      S(2) => \sect_total[3]_i_14__0_n_0\,
      S(1) => \sect_total[3]_i_15__0_n_0\,
      S(0) => \sect_total[3]_i_16__0_n_0\
    );
\sect_total_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[3]_i_1__0_n_0\,
      CO(3) => \sect_total_reg[7]_i_1__0_n_0\,
      CO(2) => \sect_total_reg[7]_i_1__0_n_1\,
      CO(1) => \sect_total_reg[7]_i_1__0_n_2\,
      CO(0) => \sect_total_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(7 downto 4),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8000B0FF8000"
    )
        port map (
      I0 => if_full_n,
      I1 => \^s_ready_t_reg_0\,
      I2 => s_ready_t_reg_1,
      I3 => state(1),
      I4 => req_valid,
      I5 => \FSM_sequential_state[1]_i_2__1_n_0\,
      O => \state[0]_i_1__1_n_0\
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55DDD5DDFFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I1 => state(1),
      I2 => \^s_ready_t_reg_0\,
      I3 => s_ready_t_reg_1,
      I4 => if_full_n,
      I5 => req_valid,
      O => \state[1]_i_1__2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__1_n_0\,
      Q => req_valid,
      R => \^sr\(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__2_n_0\,
      Q => state(1),
      S => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_reg_slice__parameterized4\ is
  port (
    \aggressive_gen.rs_req_ready\ : out STD_LOGIC;
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    \aggressive_gen.last_cnt_reg[3]\ : out STD_LOGIC;
    \data_p1_reg[67]_0\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    if_empty_n_0 : in STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 65 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_reg_slice__parameterized4\ : entity is "conv2d_edge_gmem1_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_reg_slice__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_reg_slice__parameterized4\ is
  signal \^aggressive_gen.rs_req_ready\ : STD_LOGIC;
  signal \data_p1[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[33]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[34]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[35]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[36]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[37]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[38]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[39]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[40]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[41]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[42]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[43]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[44]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[45]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[46]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[47]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[48]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[49]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[50]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[51]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[52]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[53]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[54]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[55]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[56]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[57]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[58]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[59]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[60]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[61]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[62]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[63]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[64]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[65]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[66]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[67]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[33]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[34]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[35]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[36]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[37]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[38]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[39]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[40]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[41]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[42]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[43]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[44]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[45]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[46]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[47]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[48]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[49]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[50]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[51]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[52]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[53]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[54]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[55]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[56]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[57]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[58]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[59]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[60]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[61]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[62]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[63]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[64]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[65]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[66]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[67]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \^m_axi_gmem1_awvalid\ : STD_LOGIC;
  signal \next_st__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__6_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "zero:00,two:01,one:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "zero:00,two:01,one:10";
begin
  \aggressive_gen.rs_req_ready\ <= \^aggressive_gen.rs_req_ready\;
  m_axi_gmem1_AWVALID <= \^m_axi_gmem1_awvalid\;
\FSM_sequential_state[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000004F0"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]_0\,
      I1 => if_empty_n_0,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => m_axi_gmem1_AWREADY,
      O => \next_st__0\(0)
    );
\FSM_sequential_state[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044FF4000BB0040"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]_0\,
      I1 => if_empty_n_0,
      I2 => \^aggressive_gen.rs_req_ready\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => m_axi_gmem1_AWREADY,
      O => \next_st__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\data_p1[10]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[10]\,
      O => \data_p1[10]_i_1__3_n_0\
    );
\data_p1[11]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[11]\,
      O => \data_p1[11]_i_1__3_n_0\
    );
\data_p1[12]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[12]\,
      O => \data_p1[12]_i_1__3_n_0\
    );
\data_p1[13]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[13]\,
      O => \data_p1[13]_i_1__3_n_0\
    );
\data_p1[14]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[14]\,
      O => \data_p1[14]_i_1__3_n_0\
    );
\data_p1[15]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[15]\,
      O => \data_p1[15]_i_1__3_n_0\
    );
\data_p1[16]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[16]\,
      O => \data_p1[16]_i_1__3_n_0\
    );
\data_p1[17]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[17]\,
      O => \data_p1[17]_i_1__3_n_0\
    );
\data_p1[18]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[18]\,
      O => \data_p1[18]_i_1__3_n_0\
    );
\data_p1[19]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[19]\,
      O => \data_p1[19]_i_1__3_n_0\
    );
\data_p1[20]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[20]\,
      O => \data_p1[20]_i_1__3_n_0\
    );
\data_p1[21]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[21]\,
      O => \data_p1[21]_i_1__3_n_0\
    );
\data_p1[22]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[22]\,
      O => \data_p1[22]_i_1__3_n_0\
    );
\data_p1[23]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[23]\,
      O => \data_p1[23]_i_1__3_n_0\
    );
\data_p1[24]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[24]\,
      O => \data_p1[24]_i_1__3_n_0\
    );
\data_p1[25]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[25]\,
      O => \data_p1[25]_i_1__3_n_0\
    );
\data_p1[26]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[26]\,
      O => \data_p1[26]_i_1__3_n_0\
    );
\data_p1[27]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[27]\,
      O => \data_p1[27]_i_1__3_n_0\
    );
\data_p1[28]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[28]\,
      O => \data_p1[28]_i_1__3_n_0\
    );
\data_p1[29]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[29]\,
      O => \data_p1[29]_i_1__3_n_0\
    );
\data_p1[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[2]\,
      O => \data_p1[2]_i_1__3_n_0\
    );
\data_p1[30]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[30]\,
      O => \data_p1[30]_i_1__3_n_0\
    );
\data_p1[31]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[31]\,
      O => \data_p1[31]_i_1__3_n_0\
    );
\data_p1[32]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(30),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[32]\,
      O => \data_p1[32]_i_1__3_n_0\
    );
\data_p1[33]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(31),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[33]\,
      O => \data_p1[33]_i_1__1_n_0\
    );
\data_p1[34]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(32),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[34]\,
      O => \data_p1[34]_i_1__1_n_0\
    );
\data_p1[35]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(33),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[35]\,
      O => \data_p1[35]_i_1__1_n_0\
    );
\data_p1[36]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(34),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[36]\,
      O => \data_p1[36]_i_1__1_n_0\
    );
\data_p1[37]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(35),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[37]\,
      O => \data_p1[37]_i_1__1_n_0\
    );
\data_p1[38]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(36),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[38]\,
      O => \data_p1[38]_i_1__1_n_0\
    );
\data_p1[39]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(37),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[39]\,
      O => \data_p1[39]_i_1__1_n_0\
    );
\data_p1[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[3]\,
      O => \data_p1[3]_i_1__3_n_0\
    );
\data_p1[40]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(38),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[40]\,
      O => \data_p1[40]_i_1__1_n_0\
    );
\data_p1[41]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(39),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[41]\,
      O => \data_p1[41]_i_1__1_n_0\
    );
\data_p1[42]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(40),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[42]\,
      O => \data_p1[42]_i_1__1_n_0\
    );
\data_p1[43]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(41),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[43]\,
      O => \data_p1[43]_i_1__1_n_0\
    );
\data_p1[44]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(42),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[44]\,
      O => \data_p1[44]_i_1__1_n_0\
    );
\data_p1[45]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(43),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[45]\,
      O => \data_p1[45]_i_1__1_n_0\
    );
\data_p1[46]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(44),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[46]\,
      O => \data_p1[46]_i_1__1_n_0\
    );
\data_p1[47]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(45),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[47]\,
      O => \data_p1[47]_i_1__1_n_0\
    );
\data_p1[48]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(46),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[48]\,
      O => \data_p1[48]_i_1__1_n_0\
    );
\data_p1[49]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(47),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[49]\,
      O => \data_p1[49]_i_1__1_n_0\
    );
\data_p1[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[4]\,
      O => \data_p1[4]_i_1__3_n_0\
    );
\data_p1[50]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(48),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[50]\,
      O => \data_p1[50]_i_1__1_n_0\
    );
\data_p1[51]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(49),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[51]\,
      O => \data_p1[51]_i_1__1_n_0\
    );
\data_p1[52]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(50),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[52]\,
      O => \data_p1[52]_i_1__1_n_0\
    );
\data_p1[53]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(51),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[53]\,
      O => \data_p1[53]_i_1__1_n_0\
    );
\data_p1[54]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(52),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[54]\,
      O => \data_p1[54]_i_1__1_n_0\
    );
\data_p1[55]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(53),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[55]\,
      O => \data_p1[55]_i_1__1_n_0\
    );
\data_p1[56]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(54),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[56]\,
      O => \data_p1[56]_i_1__1_n_0\
    );
\data_p1[57]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(55),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[57]\,
      O => \data_p1[57]_i_1__1_n_0\
    );
\data_p1[58]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(56),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[58]\,
      O => \data_p1[58]_i_1__1_n_0\
    );
\data_p1[59]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(57),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[59]\,
      O => \data_p1[59]_i_1__1_n_0\
    );
\data_p1[5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[5]\,
      O => \data_p1[5]_i_1__3_n_0\
    );
\data_p1[60]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(58),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[60]\,
      O => \data_p1[60]_i_1__1_n_0\
    );
\data_p1[61]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(59),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[61]\,
      O => \data_p1[61]_i_1__1_n_0\
    );
\data_p1[62]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(60),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[62]\,
      O => \data_p1[62]_i_1__1_n_0\
    );
\data_p1[63]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400F404"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]_0\,
      I1 => if_empty_n_0,
      I2 => \state__0\(0),
      I3 => m_axi_gmem1_AWREADY,
      I4 => \state__0\(1),
      O => load_p1
    );
\data_p1[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(61),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[63]\,
      O => \data_p1[63]_i_2_n_0\
    );
\data_p1[64]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(62),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[64]\,
      O => \data_p1[64]_i_1_n_0\
    );
\data_p1[65]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(63),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[65]\,
      O => \data_p1[65]_i_1__0_n_0\
    );
\data_p1[66]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(64),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[66]\,
      O => \data_p1[66]_i_1_n_0\
    );
\data_p1[67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(65),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[67]\,
      O => \data_p1[67]_i_1_n_0\
    );
\data_p1[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[6]\,
      O => \data_p1[6]_i_1__3_n_0\
    );
\data_p1[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[7]\,
      O => \data_p1[7]_i_1__3_n_0\
    );
\data_p1[8]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[8]\,
      O => \data_p1[8]_i_1__3_n_0\
    );
\data_p1[9]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[9]\,
      O => \data_p1[9]_i_1__3_n_0\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(8),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(9),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(10),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(11),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(12),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(13),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(14),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(15),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(16),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(17),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(18),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(19),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(20),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(21),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(22),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(23),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(24),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(25),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(26),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(27),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(0),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(28),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(29),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(1),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(38),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(39),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(40),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(41),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(42),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(43),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(44),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(45),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(46),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(47),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(2),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(48),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(49),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(50),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(51),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(52),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(53),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(54),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(55),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(56),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(57),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(3),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(58),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(59),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(60),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_2_n_0\,
      Q => \data_p1_reg[67]_0\(61),
      R => '0'
    );
\data_p1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[64]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(62),
      R => '0'
    );
\data_p1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[65]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(63),
      R => '0'
    );
\data_p1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[66]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(64),
      R => '0'
    );
\data_p1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[67]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(65),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(4),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(5),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(6),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(7),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \data_p2_reg_n_0_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \data_p2_reg_n_0_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \data_p2_reg_n_0_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \data_p2_reg_n_0_[19]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \data_p2_reg_n_0_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \data_p2_reg_n_0_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \data_p2_reg_n_0_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \data_p2_reg_n_0_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \data_p2_reg_n_0_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \data_p2_reg_n_0_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \data_p2_reg_n_0_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \data_p2_reg_n_0_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \data_p2_reg_n_0_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \data_p2_reg_n_0_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \data_p2_reg_n_0_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \data_p2_reg_n_0_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \data_p2_reg_n_0_[32]\,
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \data_p2_reg_n_0_[33]\,
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \data_p2_reg_n_0_[34]\,
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(33),
      Q => \data_p2_reg_n_0_[35]\,
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(34),
      Q => \data_p2_reg_n_0_[36]\,
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(35),
      Q => \data_p2_reg_n_0_[37]\,
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(36),
      Q => \data_p2_reg_n_0_[38]\,
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(37),
      Q => \data_p2_reg_n_0_[39]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(38),
      Q => \data_p2_reg_n_0_[40]\,
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(39),
      Q => \data_p2_reg_n_0_[41]\,
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(40),
      Q => \data_p2_reg_n_0_[42]\,
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(41),
      Q => \data_p2_reg_n_0_[43]\,
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(42),
      Q => \data_p2_reg_n_0_[44]\,
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(43),
      Q => \data_p2_reg_n_0_[45]\,
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(44),
      Q => \data_p2_reg_n_0_[46]\,
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(45),
      Q => \data_p2_reg_n_0_[47]\,
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(46),
      Q => \data_p2_reg_n_0_[48]\,
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(47),
      Q => \data_p2_reg_n_0_[49]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(48),
      Q => \data_p2_reg_n_0_[50]\,
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(49),
      Q => \data_p2_reg_n_0_[51]\,
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(50),
      Q => \data_p2_reg_n_0_[52]\,
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(51),
      Q => \data_p2_reg_n_0_[53]\,
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(52),
      Q => \data_p2_reg_n_0_[54]\,
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(53),
      Q => \data_p2_reg_n_0_[55]\,
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(54),
      Q => \data_p2_reg_n_0_[56]\,
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(55),
      Q => \data_p2_reg_n_0_[57]\,
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(56),
      Q => \data_p2_reg_n_0_[58]\,
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(57),
      Q => \data_p2_reg_n_0_[59]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(58),
      Q => \data_p2_reg_n_0_[60]\,
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(59),
      Q => \data_p2_reg_n_0_[61]\,
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(60),
      Q => \data_p2_reg_n_0_[62]\,
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(61),
      Q => \data_p2_reg_n_0_[63]\,
      R => '0'
    );
\data_p2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(62),
      Q => \data_p2_reg_n_0_[64]\,
      R => '0'
    );
\data_p2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(63),
      Q => \data_p2_reg_n_0_[65]\,
      R => '0'
    );
\data_p2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(64),
      Q => \data_p2_reg_n_0_[66]\,
      R => '0'
    );
\data_p2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(65),
      Q => \data_p2_reg_n_0_[67]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
\s_ready_t_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF0F000F0F"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]_0\,
      I1 => if_empty_n_0,
      I2 => \state__0\(1),
      I3 => m_axi_gmem1_AWREADY,
      I4 => \state__0\(0),
      I5 => \^aggressive_gen.rs_req_ready\,
      O => \s_ready_t_i_1__6_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__6_n_0\,
      Q => \^aggressive_gen.rs_req_ready\,
      R => SR(0)
    );
\state[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F00FF00FF00"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]_0\,
      I1 => if_empty_n_0,
      I2 => m_axi_gmem1_AWREADY,
      I3 => \^m_axi_gmem1_awvalid\,
      I4 => \^aggressive_gen.rs_req_ready\,
      I5 => state(1),
      O => \state[0]_i_1__4_n_0\
    );
\state[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(0),
      O => \aggressive_gen.last_cnt_reg[3]\
    );
\state[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB0FF"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]_0\,
      I1 => if_empty_n_0,
      I2 => state(1),
      I3 => \^m_axi_gmem1_awvalid\,
      I4 => m_axi_gmem1_AWREADY,
      O => \state[1]_i_1__4_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__4_n_0\,
      Q => \^m_axi_gmem1_awvalid\,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__4_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_reg_slice__parameterized6\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    m_axi_gmem1_BVALID : in STD_LOGIC;
    s_ready_t_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_reg_slice__parameterized6\ : entity is "conv2d_edge_gmem1_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_reg_slice__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_reg_slice__parameterized6\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next_st__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__5_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__3\ : label is "soft_lutpair174";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "zero:00,two:01,one:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "zero:00,two:01,one:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__5\ : label is "soft_lutpair174";
begin
  Q(0) <= \^q\(0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2C00"
    )
        port map (
      I0 => m_axi_gmem1_BVALID,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_ready_t_reg_1,
      O => \next_st__0\(0)
    );
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03080CF8"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => m_axi_gmem1_BVALID,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => s_ready_t_reg_1,
      O => \next_st__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\s_ready_t_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF003F"
    )
        port map (
      I0 => m_axi_gmem1_BVALID,
      I1 => s_ready_t_reg_1,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \^s_ready_t_reg_0\,
      O => \s_ready_t_i_1__5_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__5_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBC000"
    )
        port map (
      I0 => s_ready_t_reg_1,
      I1 => state(1),
      I2 => m_axi_gmem1_BVALID,
      I3 => \^s_ready_t_reg_0\,
      I4 => \^q\(0),
      O => \state[0]_i_1__2_n_0\
    );
\state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => m_axi_gmem1_BVALID,
      I3 => s_ready_t_reg_1,
      O => \state[1]_i_1__3_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__3_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl is
  port (
    re : out STD_LOGIC;
    we_1 : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[66]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 69 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.dout_reg[77]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.full_n_reg\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_0\ : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    tmp_valid_reg_0 : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_1\ : in STD_LOGIC;
    wrsp_ready : in STD_LOGIC;
    ap_enable_reg_pp0_iter21 : in STD_LOGIC;
    first_iter_0_reg_476_pp0_iter20_reg : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[77]_1\ : in STD_LOGIC;
    I_CH0_AWREADY : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    raddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[77]_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl is
  signal \^q\ : STD_LOGIC_VECTOR ( 69 downto 0 );
  signal \fifo_depth_gt1_gen.mem_reg[2][0]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][10]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][11]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][12]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][13]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][14]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][15]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][16]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][17]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][18]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][19]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][1]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][20]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][21]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][22]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][23]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][24]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][25]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][26]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][27]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][28]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][29]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][2]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][30]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][31]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][32]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][33]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][34]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][35]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][36]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][37]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][38]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][39]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][3]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][40]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][41]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][42]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][43]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][44]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][45]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][46]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][47]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][48]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][49]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][4]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][50]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][51]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][52]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][53]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][54]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][55]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][56]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][57]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][58]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][59]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][5]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][60]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][61]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][62]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][63]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][66]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][6]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][73]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][74]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][75]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][76]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][77]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][7]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][8]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][9]_srl3_n_0\ : STD_LOGIC;
  signal \^re\ : STD_LOGIC;
  signal tmp_valid_i_2_n_0 : STD_LOGIC;
  signal \^we_1\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][0]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][0]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][0]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][10]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][10]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][10]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][11]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][11]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][11]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][12]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][12]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][12]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][13]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][13]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][13]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][14]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][14]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][14]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][15]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][15]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][15]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][16]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][16]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][16]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][17]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][17]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][17]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][18]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][18]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][18]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][19]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][19]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][19]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][1]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][1]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][1]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][20]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][20]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][20]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][21]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][21]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][21]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][22]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][22]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][22]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][23]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][23]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][23]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][24]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][24]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][24]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][25]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][25]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][25]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][26]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][26]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][26]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][27]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][27]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][27]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][28]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][28]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][28]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][29]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][29]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][29]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][2]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][2]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][2]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][30]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][30]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][30]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][31]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][31]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][31]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][32]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][32]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][32]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][33]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][33]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][33]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][34]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][34]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][34]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][35]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][35]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][35]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][36]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][36]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][36]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][37]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][37]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][37]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][38]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][38]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][38]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][39]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][39]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][39]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][3]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][3]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][3]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][40]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][40]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][40]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][41]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][41]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][41]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][42]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][42]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][42]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][43]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][43]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][43]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][44]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][44]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][44]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][45]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][45]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][45]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][46]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][46]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][46]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][47]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][47]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][47]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][48]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][48]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][48]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][49]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][49]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][49]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][4]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][4]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][4]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][50]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][50]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][50]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][51]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][51]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][51]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][52]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][52]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][52]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][53]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][53]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][53]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][54]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][54]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][54]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][55]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][55]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][55]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][56]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][56]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][56]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][57]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][57]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][57]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][58]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][58]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][58]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][59]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][59]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][59]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][5]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][5]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][5]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][60]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][60]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][60]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][61]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][61]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][61]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][62]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][62]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][62]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][63]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][63]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][63]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][66]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][66]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][66]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][6]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][6]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][6]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][73]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][73]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][73]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][74]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][74]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][74]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][75]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][75]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][75]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][76]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][76]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][76]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][77]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][77]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][77]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][7]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][7]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][7]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][8]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][8]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][8]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][9]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][9]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][9]_srl3 ";
begin
  Q(69 downto 0) <= \^q\(69 downto 0);
  re <= \^re\;
  we_1 <= \^we_1\;
\fifo_depth_gt1_gen.dout[77]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A0AAAAA0000AAAA"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[0]_0\,
      I1 => tmp_valid_reg,
      I2 => tmp_valid_reg_0,
      I3 => AWREADY_Dummy,
      I4 => \fifo_depth_gt1_gen.dout_reg[0]_1\,
      I5 => wrsp_ready,
      O => \^re\
    );
\fifo_depth_gt1_gen.dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][0]_srl3_n_0\,
      Q => \^q\(0),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][10]_srl3_n_0\,
      Q => \^q\(10),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][11]_srl3_n_0\,
      Q => \^q\(11),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][12]_srl3_n_0\,
      Q => \^q\(12),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][13]_srl3_n_0\,
      Q => \^q\(13),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][14]_srl3_n_0\,
      Q => \^q\(14),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][15]_srl3_n_0\,
      Q => \^q\(15),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][16]_srl3_n_0\,
      Q => \^q\(16),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][17]_srl3_n_0\,
      Q => \^q\(17),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][18]_srl3_n_0\,
      Q => \^q\(18),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][19]_srl3_n_0\,
      Q => \^q\(19),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][1]_srl3_n_0\,
      Q => \^q\(1),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][20]_srl3_n_0\,
      Q => \^q\(20),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][21]_srl3_n_0\,
      Q => \^q\(21),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][22]_srl3_n_0\,
      Q => \^q\(22),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][23]_srl3_n_0\,
      Q => \^q\(23),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][24]_srl3_n_0\,
      Q => \^q\(24),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][25]_srl3_n_0\,
      Q => \^q\(25),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][26]_srl3_n_0\,
      Q => \^q\(26),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][27]_srl3_n_0\,
      Q => \^q\(27),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][28]_srl3_n_0\,
      Q => \^q\(28),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][29]_srl3_n_0\,
      Q => \^q\(29),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][2]_srl3_n_0\,
      Q => \^q\(2),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][30]_srl3_n_0\,
      Q => \^q\(30),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][31]_srl3_n_0\,
      Q => \^q\(31),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][32]_srl3_n_0\,
      Q => \^q\(32),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][33]_srl3_n_0\,
      Q => \^q\(33),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][34]_srl3_n_0\,
      Q => \^q\(34),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][35]_srl3_n_0\,
      Q => \^q\(35),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][36]_srl3_n_0\,
      Q => \^q\(36),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][37]_srl3_n_0\,
      Q => \^q\(37),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][38]_srl3_n_0\,
      Q => \^q\(38),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][39]_srl3_n_0\,
      Q => \^q\(39),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][3]_srl3_n_0\,
      Q => \^q\(3),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][40]_srl3_n_0\,
      Q => \^q\(40),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][41]_srl3_n_0\,
      Q => \^q\(41),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][42]_srl3_n_0\,
      Q => \^q\(42),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][43]_srl3_n_0\,
      Q => \^q\(43),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][44]_srl3_n_0\,
      Q => \^q\(44),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][45]_srl3_n_0\,
      Q => \^q\(45),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][46]_srl3_n_0\,
      Q => \^q\(46),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][47]_srl3_n_0\,
      Q => \^q\(47),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][48]_srl3_n_0\,
      Q => \^q\(48),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][49]_srl3_n_0\,
      Q => \^q\(49),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][4]_srl3_n_0\,
      Q => \^q\(4),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][50]_srl3_n_0\,
      Q => \^q\(50),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][51]_srl3_n_0\,
      Q => \^q\(51),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][52]_srl3_n_0\,
      Q => \^q\(52),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][53]_srl3_n_0\,
      Q => \^q\(53),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][54]_srl3_n_0\,
      Q => \^q\(54),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][55]_srl3_n_0\,
      Q => \^q\(55),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][56]_srl3_n_0\,
      Q => \^q\(56),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][57]_srl3_n_0\,
      Q => \^q\(57),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][58]_srl3_n_0\,
      Q => \^q\(58),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][59]_srl3_n_0\,
      Q => \^q\(59),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][5]_srl3_n_0\,
      Q => \^q\(5),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][60]_srl3_n_0\,
      Q => \^q\(60),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][61]_srl3_n_0\,
      Q => \^q\(61),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][62]_srl3_n_0\,
      Q => \^q\(62),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][63]_srl3_n_0\,
      Q => \^q\(63),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][66]_srl3_n_0\,
      Q => \^q\(64),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][6]_srl3_n_0\,
      Q => \^q\(6),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][73]_srl3_n_0\,
      Q => \^q\(65),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][74]_srl3_n_0\,
      Q => \^q\(66),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][75]_srl3_n_0\,
      Q => \^q\(67),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][76]_srl3_n_0\,
      Q => \^q\(68),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][77]_srl3_n_0\,
      Q => \^q\(69),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][7]_srl3_n_0\,
      Q => \^q\(7),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][8]_srl3_n_0\,
      Q => \^q\(8),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[2][9]_srl3_n_0\,
      Q => \^q\(9),
      R => \fifo_depth_gt1_gen.dout_reg[77]_2\
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(64),
      I1 => \^q\(65),
      I2 => \^q\(69),
      I3 => \^q\(66),
      I4 => \^q\(67),
      I5 => \^q\(68),
      O => \fifo_depth_gt1_gen.dout_reg[66]_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \fifo_depth_gt1_gen.mem_reg[2][0]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter21,
      I1 => first_iter_0_reg_476_pp0_iter20_reg,
      I2 => \fifo_depth_gt1_gen.dout_reg[77]_1\,
      I3 => I_CH0_AWREADY,
      O => \^we_1\
    );
\fifo_depth_gt1_gen.mem_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \fifo_depth_gt1_gen.mem_reg[2][10]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \fifo_depth_gt1_gen.mem_reg[2][11]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \fifo_depth_gt1_gen.mem_reg[2][12]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \fifo_depth_gt1_gen.mem_reg[2][13]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \fifo_depth_gt1_gen.mem_reg[2][14]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \fifo_depth_gt1_gen.mem_reg[2][15]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][16]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(16),
      Q => \fifo_depth_gt1_gen.mem_reg[2][16]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][17]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(17),
      Q => \fifo_depth_gt1_gen.mem_reg[2][17]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][18]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(18),
      Q => \fifo_depth_gt1_gen.mem_reg[2][18]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][19]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(19),
      Q => \fifo_depth_gt1_gen.mem_reg[2][19]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \fifo_depth_gt1_gen.mem_reg[2][1]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][20]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(20),
      Q => \fifo_depth_gt1_gen.mem_reg[2][20]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][21]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(21),
      Q => \fifo_depth_gt1_gen.mem_reg[2][21]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][22]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(22),
      Q => \fifo_depth_gt1_gen.mem_reg[2][22]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][23]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(23),
      Q => \fifo_depth_gt1_gen.mem_reg[2][23]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][24]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(24),
      Q => \fifo_depth_gt1_gen.mem_reg[2][24]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][25]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(25),
      Q => \fifo_depth_gt1_gen.mem_reg[2][25]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][26]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(26),
      Q => \fifo_depth_gt1_gen.mem_reg[2][26]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][27]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(27),
      Q => \fifo_depth_gt1_gen.mem_reg[2][27]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][28]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(28),
      Q => \fifo_depth_gt1_gen.mem_reg[2][28]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][29]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(29),
      Q => \fifo_depth_gt1_gen.mem_reg[2][29]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \fifo_depth_gt1_gen.mem_reg[2][2]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][30]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(30),
      Q => \fifo_depth_gt1_gen.mem_reg[2][30]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][31]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(31),
      Q => \fifo_depth_gt1_gen.mem_reg[2][31]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][32]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(32),
      Q => \fifo_depth_gt1_gen.mem_reg[2][32]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][33]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(33),
      Q => \fifo_depth_gt1_gen.mem_reg[2][33]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][34]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(34),
      Q => \fifo_depth_gt1_gen.mem_reg[2][34]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][35]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(35),
      Q => \fifo_depth_gt1_gen.mem_reg[2][35]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][36]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(36),
      Q => \fifo_depth_gt1_gen.mem_reg[2][36]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][37]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(37),
      Q => \fifo_depth_gt1_gen.mem_reg[2][37]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][38]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(38),
      Q => \fifo_depth_gt1_gen.mem_reg[2][38]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][39]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(39),
      Q => \fifo_depth_gt1_gen.mem_reg[2][39]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \fifo_depth_gt1_gen.mem_reg[2][3]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][40]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(40),
      Q => \fifo_depth_gt1_gen.mem_reg[2][40]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][41]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(41),
      Q => \fifo_depth_gt1_gen.mem_reg[2][41]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][42]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(42),
      Q => \fifo_depth_gt1_gen.mem_reg[2][42]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][43]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(43),
      Q => \fifo_depth_gt1_gen.mem_reg[2][43]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][44]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(44),
      Q => \fifo_depth_gt1_gen.mem_reg[2][44]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][45]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(45),
      Q => \fifo_depth_gt1_gen.mem_reg[2][45]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][46]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(46),
      Q => \fifo_depth_gt1_gen.mem_reg[2][46]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][47]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(47),
      Q => \fifo_depth_gt1_gen.mem_reg[2][47]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][48]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(48),
      Q => \fifo_depth_gt1_gen.mem_reg[2][48]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][49]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(49),
      Q => \fifo_depth_gt1_gen.mem_reg[2][49]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \fifo_depth_gt1_gen.mem_reg[2][4]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][50]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(50),
      Q => \fifo_depth_gt1_gen.mem_reg[2][50]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][51]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(51),
      Q => \fifo_depth_gt1_gen.mem_reg[2][51]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][52]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(52),
      Q => \fifo_depth_gt1_gen.mem_reg[2][52]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][53]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(53),
      Q => \fifo_depth_gt1_gen.mem_reg[2][53]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][54]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(54),
      Q => \fifo_depth_gt1_gen.mem_reg[2][54]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][55]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(55),
      Q => \fifo_depth_gt1_gen.mem_reg[2][55]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][56]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(56),
      Q => \fifo_depth_gt1_gen.mem_reg[2][56]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][57]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(57),
      Q => \fifo_depth_gt1_gen.mem_reg[2][57]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][58]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(58),
      Q => \fifo_depth_gt1_gen.mem_reg[2][58]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][59]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(59),
      Q => \fifo_depth_gt1_gen.mem_reg[2][59]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \fifo_depth_gt1_gen.mem_reg[2][5]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][60]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(60),
      Q => \fifo_depth_gt1_gen.mem_reg[2][60]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][61]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(61),
      Q => \fifo_depth_gt1_gen.mem_reg[2][61]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][62]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(62),
      Q => \fifo_depth_gt1_gen.mem_reg[2][62]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][63]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(63),
      Q => \fifo_depth_gt1_gen.mem_reg[2][63]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][66]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => '1',
      Q => \fifo_depth_gt1_gen.mem_reg[2][66]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \fifo_depth_gt1_gen.mem_reg[2][6]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][73]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => '1',
      Q => \fifo_depth_gt1_gen.mem_reg[2][73]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][74]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => '1',
      Q => \fifo_depth_gt1_gen.mem_reg[2][74]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][75]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => '1',
      Q => \fifo_depth_gt1_gen.mem_reg[2][75]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][76]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => '1',
      Q => \fifo_depth_gt1_gen.mem_reg[2][76]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][77]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => '1',
      Q => \fifo_depth_gt1_gen.mem_reg[2][77]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \fifo_depth_gt1_gen.mem_reg[2][7]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \fifo_depth_gt1_gen.mem_reg[2][8]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => \^we_1\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \fifo_depth_gt1_gen.mem_reg[2][9]_srl3_n_0\
    );
\minusOp_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(69),
      O => \fifo_depth_gt1_gen.dout_reg[77]_0\(0)
    );
minusOp_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(68),
      O => S(3)
    );
minusOp_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(67),
      O => S(2)
    );
minusOp_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(66),
      O => S(1)
    );
minusOp_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(65),
      O => S(0)
    );
\tmp_len[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(64),
      O => D(0)
    );
\tmp_valid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75F530F030F030F0"
    )
        port map (
      I0 => tmp_valid_i_2_n_0,
      I1 => tmp_valid_reg,
      I2 => tmp_valid_reg_0,
      I3 => AWREADY_Dummy,
      I4 => \fifo_depth_gt1_gen.dout_reg[0]_1\,
      I5 => wrsp_ready,
      O => \fifo_depth_gt1_gen.full_n_reg\
    );
tmp_valid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(68),
      I1 => \^q\(67),
      I2 => \^q\(66),
      I3 => \^q\(69),
      I4 => \^q\(65),
      I5 => \^q\(64),
      O => tmp_valid_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized11\ is
  port (
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \len_cnt_reg[2]\ : out STD_LOGIC;
    full_n0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_srl_gen.raddr_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg\ : in STD_LOGIC;
    we : in STD_LOGIC;
    \fifo_srl_gen.raddr_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dout_vld_reg_0 : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[3]_0\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \fifo_depth_gt1_gen.dout_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized11\ : entity is "conv2d_edge_gmem1_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized11\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fifo_depth_gt1_gen.dout[3]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.dout[3]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.dout_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.dout_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.dout_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.dout_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal \^len_cnt_reg[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_vld_i_1__9\ : label is "soft_lutpair165";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][1]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][1]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 ";
  attribute SOFT_HLUTNM of \len_cnt[7]_i_1\ : label is "soft_lutpair165";
begin
  E(0) <= \^e\(0);
  \len_cnt_reg[2]\ <= \^len_cnt_reg[2]\;
\dout_vld_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[3]_0\,
      I1 => \^len_cnt_reg[2]\,
      I2 => dout_vld_reg_0,
      O => dout_vld_reg
    );
\fifo_depth_gt1_gen.dout[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => dout_vld_reg_0,
      I1 => \^len_cnt_reg[2]\,
      I2 => \fifo_depth_gt1_gen.dout_reg[3]_0\,
      O => \^e\(0)
    );
\fifo_depth_gt1_gen.dout[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000000"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout[3]_i_3_n_0\,
      I1 => \fifo_depth_gt1_gen.dout[3]_i_2_0\(2),
      I2 => \fifo_depth_gt1_gen.dout_reg_n_0_[2]\,
      I3 => \fifo_depth_gt1_gen.dout[3]_i_4_n_0\,
      I4 => \fifo_depth_gt1_gen.dout_reg[3]_1\(0),
      O => \^len_cnt_reg[2]\
    );
\fifo_depth_gt1_gen.dout[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFE"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout[3]_i_2_0\(4),
      I1 => \fifo_depth_gt1_gen.dout[3]_i_2_0\(5),
      I2 => \fifo_depth_gt1_gen.dout[3]_i_2_0\(6),
      I3 => \fifo_depth_gt1_gen.dout[3]_i_2_0\(7),
      I4 => \fifo_depth_gt1_gen.dout_reg_n_0_[0]\,
      I5 => \fifo_depth_gt1_gen.dout[3]_i_2_0\(0),
      O => \fifo_depth_gt1_gen.dout[3]_i_3_n_0\
    );
\fifo_depth_gt1_gen.dout[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg_n_0_[1]\,
      I1 => \fifo_depth_gt1_gen.dout[3]_i_2_0\(1),
      I2 => \fifo_depth_gt1_gen.dout_reg_n_0_[3]\,
      I3 => \fifo_depth_gt1_gen.dout[3]_i_2_0\(3),
      O => \fifo_depth_gt1_gen.dout[3]_i_4_n_0\
    );
\fifo_depth_gt1_gen.dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg_n_0_[0]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg_n_0_[1]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg_n_0_[2]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg_n_0_[3]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.full_n_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.full_n_reg\,
      I1 => we,
      I2 => \^e\(0),
      O => full_n0
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => we,
      CLK => ap_clk,
      D => \in\(0),
      Q => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => we,
      CLK => ap_clk,
      D => \in\(1),
      Q => \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => we,
      CLK => ap_clk,
      D => \in\(2),
      Q => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => we,
      CLK => ap_clk,
      D => \in\(3),
      Q => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\
    );
\fifo_srl_gen.raddr[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FDFF0000FD0000"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg[0]\,
      I1 => Q(3),
      I2 => Q(2),
      I3 => we,
      I4 => \^e\(0),
      I5 => dout_vld_reg_0,
      O => \fifo_srl_gen.raddr_reg[3]\(0)
    );
\len_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^len_cnt_reg[2]\,
      I1 => ap_rst_n,
      O => ap_rst_n_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized13\ is
  port (
    re : out STD_LOGIC;
    we : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[67]_0\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    \fifo_depth_gt1_gen.dout_reg[2]_0\ : in STD_LOGIC;
    \aggressive_gen.rs_req_ready\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[2]_1\ : in STD_LOGIC;
    if_empty_n_0 : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[67]_1\ : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 65 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized13\ : entity is "conv2d_edge_gmem1_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized13\ is
  signal \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0\ : STD_LOGIC;
  signal \^re\ : STD_LOGIC;
  signal \^we\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][10]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][10]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][10]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][11]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][11]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][11]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][12]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][12]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][12]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][13]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][13]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][13]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][14]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][14]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][14]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][15]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][15]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][15]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][16]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][16]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][16]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][17]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][17]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][18]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][18]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][18]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][19]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][19]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][19]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][20]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][20]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][20]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][21]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][21]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][21]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][22]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][22]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][22]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][23]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][23]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][23]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][24]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][24]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][24]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][25]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][25]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][26]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][26]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][26]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][27]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][27]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][27]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][28]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][28]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][28]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][29]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][29]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][29]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][30]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][30]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][30]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][31]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][31]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][31]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][32]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][32]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][32]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][33]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][33]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][33]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][34]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][34]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][34]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][35]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][35]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][35]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][36]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][36]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][36]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][37]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][37]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][37]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][38]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][38]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][38]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][39]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][39]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][39]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][40]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][40]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][40]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][41]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][41]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][41]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][42]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][42]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][42]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][43]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][43]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][43]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][44]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][44]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][44]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][45]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][45]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][45]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][46]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][46]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][46]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][47]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][47]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][47]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][48]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][48]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][48]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][49]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][49]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][49]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][4]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][4]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][4]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][50]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][50]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][50]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][51]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][51]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][51]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][52]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][52]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][52]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][53]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][53]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][53]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][54]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][54]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][54]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][55]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][55]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][55]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][56]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][56]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][56]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][57]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][57]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][57]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][58]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][58]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][58]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][59]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][59]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][59]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][5]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][5]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][5]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][60]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][60]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][60]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][61]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][61]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][61]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][62]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][62]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][62]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][63]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][63]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][63]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][64]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][64]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][64]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][65]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][65]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][65]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][66]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][66]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][66]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][67]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][67]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][67]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][6]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][6]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][7]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][7]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][7]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][8]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][8]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][8]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][9]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][9]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][9]_srl15 ";
begin
  re <= \^re\;
  we <= \^we\;
\fifo_depth_gt1_gen.dout[67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[2]_0\,
      I1 => \aggressive_gen.rs_req_ready\,
      I2 => \fifo_depth_gt1_gen.dout_reg[2]_1\,
      I3 => if_empty_n_0,
      O => \^re\
    );
\fifo_depth_gt1_gen.dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(8),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(9),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(10),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(11),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(12),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(13),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(14),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(15),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(16),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(17),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(18),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(19),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(20),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(21),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(22),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(23),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(24),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(25),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(26),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(27),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(0),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(28),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(29),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(30),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(31),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(32),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(33),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(34),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(35),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(36),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(37),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(1),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(38),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(39),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(40),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(41),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(42),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(43),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(44),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(45),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(46),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(47),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(2),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(48),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(49),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(50),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(51),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(52),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(53),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(54),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(55),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(56),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(57),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(3),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(58),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(59),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(60),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(61),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(62),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(63),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(64),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(65),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(4),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(5),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(6),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(7),
      R => SR(0)
    );
\fifo_depth_gt1_gen.mem_reg[14][10]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][11]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][12]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][13]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][14]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][15]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][16]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][17]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][18]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(16),
      Q => \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][19]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(17),
      Q => \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][20]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(18),
      Q => \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][21]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(19),
      Q => \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][22]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(20),
      Q => \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][23]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(21),
      Q => \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][24]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(22),
      Q => \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][25]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(23),
      Q => \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][26]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(24),
      Q => \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][27]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(25),
      Q => \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][28]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(26),
      Q => \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][29]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(27),
      Q => \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[67]_1\,
      I1 => AWVALID_Dummy,
      O => \^we\
    );
\fifo_depth_gt1_gen.mem_reg[14][30]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(28),
      Q => \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][31]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(29),
      Q => \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][32]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(30),
      Q => \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][33]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(31),
      Q => \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][34]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(32),
      Q => \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][35]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(33),
      Q => \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][36]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(34),
      Q => \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][37]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(35),
      Q => \fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][38]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(36),
      Q => \fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][39]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(37),
      Q => \fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][40]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(38),
      Q => \fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][41]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(39),
      Q => \fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][42]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(40),
      Q => \fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][43]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(41),
      Q => \fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][44]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(42),
      Q => \fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][45]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(43),
      Q => \fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][46]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(44),
      Q => \fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][47]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(45),
      Q => \fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][48]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(46),
      Q => \fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][49]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(47),
      Q => \fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][4]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][50]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(48),
      Q => \fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][51]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(49),
      Q => \fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][52]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(50),
      Q => \fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][53]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(51),
      Q => \fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][54]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(52),
      Q => \fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][55]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(53),
      Q => \fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][56]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(54),
      Q => \fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][57]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(55),
      Q => \fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][58]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(56),
      Q => \fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][59]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(57),
      Q => \fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][5]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][60]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(58),
      Q => \fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][61]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(59),
      Q => \fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][62]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(60),
      Q => \fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][63]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(61),
      Q => \fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][64]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(62),
      Q => \fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][65]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(63),
      Q => \fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][66]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(64),
      Q => \fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][67]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(65),
      Q => \fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][6]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][7]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][8]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][9]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized15\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \aggressive_gen.last_cnt_reg[3]\ : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[36]_0\ : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.dout_reg[36]_1\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    re : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    we : out STD_LOGIC;
    WVALID_Dummy_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \strb_buf_reg[0]\ : in STD_LOGIC;
    \strb_buf_reg[0]_0\ : in STD_LOGIC;
    if_empty_n : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \aggressive_gen.flying_req_reg\ : in STD_LOGIC;
    if_empty_n_0 : in STD_LOGIC;
    \aggressive_gen.rs_req_ready\ : in STD_LOGIC;
    \aggressive_gen.fifo_valid\ : in STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    \data_p2_reg[2]\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_0\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[36]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized15\ : entity is "conv2d_edge_gmem1_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized15\ is
  signal \aggressive_gen.last_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \aggressive_gen.last_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \^aggressive_gen.last_cnt_reg[3]\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.dout_reg[36]_0\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.dout_reg[36]_1\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0\ : STD_LOGIC;
  signal \^re\ : STD_LOGIC;
  signal \^we\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \aggressive_gen.flying_req_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \aggressive_gen.last_cnt[4]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \aggressive_gen.last_cnt[4]_i_4\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \data_p2[67]_i_1\ : label is "soft_lutpair213";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][10]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][10]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][10]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][11]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][11]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][11]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][12]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][12]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][12]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][13]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][13]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][13]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][14]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][14]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][14]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][15]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][15]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][15]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][16]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][16]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][16]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][17]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][17]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][18]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][18]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][18]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][19]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][19]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][19]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][1]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][1]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][20]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][20]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][20]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][21]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][21]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][21]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][22]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][22]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][22]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][23]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][23]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][23]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][24]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][24]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][24]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][25]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][25]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][26]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][26]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][26]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][27]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][27]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][27]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][28]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][28]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][28]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][29]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][29]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][29]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][30]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][30]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][30]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][31]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][31]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][31]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][32]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][32]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][32]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][33]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][33]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][33]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][34]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][34]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][34]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][35]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][35]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][35]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][36]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][36]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][36]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][4]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][4]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][4]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][5]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][5]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][5]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][6]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][6]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][7]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][7]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][7]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][8]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][8]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][8]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][9]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][9]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][9]_srl15 ";
begin
  \aggressive_gen.last_cnt_reg[3]\ <= \^aggressive_gen.last_cnt_reg[3]\;
  \fifo_depth_gt1_gen.dout_reg[36]_0\ <= \^fifo_depth_gt1_gen.dout_reg[36]_0\;
  \fifo_depth_gt1_gen.dout_reg[36]_1\(36 downto 0) <= \^fifo_depth_gt1_gen.dout_reg[36]_1\(36 downto 0);
  re <= \^re\;
  we <= \^we\;
\aggressive_gen.flying_req_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.dout_reg[36]_0\,
      I1 => if_empty_n_0,
      I2 => \aggressive_gen.rs_req_ready\,
      I3 => \aggressive_gen.last_cnt[4]_i_3_n_0\,
      I4 => \aggressive_gen.flying_req_reg\,
      O => dout_vld_reg
    );
\aggressive_gen.last_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA65555555"
    )
        port map (
      I0 => Q(0),
      I1 => \aggressive_gen.last_cnt[4]_i_3_n_0\,
      I2 => \strb_buf_reg[0]\,
      I3 => \strb_buf_reg[0]_0\,
      I4 => \in\(36),
      I5 => Q(1),
      O => D(0)
    );
\aggressive_gen.last_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF2000BAAA4555"
    )
        port map (
      I0 => Q(0),
      I1 => \aggressive_gen.last_cnt[4]_i_3_n_0\,
      I2 => \^we\,
      I3 => \in\(36),
      I4 => Q(2),
      I5 => Q(1),
      O => D(1)
    );
\aggressive_gen.last_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF20FB04"
    )
        port map (
      I0 => Q(0),
      I1 => \aggressive_gen.last_cnt[4]_i_4_n_0\,
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(2),
      O => D(2)
    );
\aggressive_gen.last_cnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \aggressive_gen.last_cnt[4]_i_3_n_0\,
      I1 => \strb_buf_reg[0]\,
      I2 => \strb_buf_reg[0]_0\,
      I3 => \in\(36),
      O => WVALID_Dummy_reg(0)
    );
\aggressive_gen.last_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAA9AA"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(0),
      I3 => \aggressive_gen.last_cnt[4]_i_4_n_0\,
      I4 => Q(1),
      I5 => Q(2),
      O => D(3)
    );
\aggressive_gen.last_cnt[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.dout_reg[36]_1\(36),
      I1 => \aggressive_gen.fifo_valid\,
      I2 => \^aggressive_gen.last_cnt_reg[3]\,
      I3 => m_axi_gmem1_WREADY,
      O => \aggressive_gen.last_cnt[4]_i_3_n_0\
    );
\aggressive_gen.last_cnt[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \aggressive_gen.last_cnt[4]_i_3_n_0\,
      I1 => \strb_buf_reg[0]\,
      I2 => \strb_buf_reg[0]_0\,
      I3 => \in\(36),
      O => \aggressive_gen.last_cnt[4]_i_4_n_0\
    );
\data_buf[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \strb_buf_reg[0]\,
      I1 => \strb_buf_reg[0]_0\,
      I2 => if_empty_n,
      I3 => WVALID_Dummy,
      O => E(0)
    );
\data_p2[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.dout_reg[36]_0\,
      I1 => if_empty_n_0,
      I2 => \aggressive_gen.rs_req_ready\,
      O => dout_vld_reg_0(0)
    );
\fifo_depth_gt1_gen.dout[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20AA"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[0]_0\,
      I1 => \^aggressive_gen.last_cnt_reg[3]\,
      I2 => m_axi_gmem1_WREADY,
      I3 => \aggressive_gen.fifo_valid\,
      O => \^re\
    );
\fifo_depth_gt1_gen.dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(10),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(11),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(12),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(13),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(14),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(15),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(16),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(17),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(18),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(19),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(20),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(21),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(22),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(23),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(24),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(25),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(26),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(27),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(28),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(29),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(30),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(31),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(32),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(33),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(34),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(35),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(36),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(4),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(5),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(6),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(7),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(8),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_1\(9),
      R => SR(0)
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \strb_buf_reg[0]\,
      I1 => \strb_buf_reg[0]_0\,
      O => \^we\
    );
\fifo_depth_gt1_gen.mem_reg[14][10]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][11]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][12]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][13]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][14]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][15]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][16]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(16),
      Q => \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][17]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(17),
      Q => \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][18]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(18),
      Q => \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][19]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(19),
      Q => \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][20]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(20),
      Q => \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][21]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(21),
      Q => \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][22]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(22),
      Q => \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][23]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(23),
      Q => \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][24]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(24),
      Q => \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][25]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(25),
      Q => \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][26]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(26),
      Q => \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][27]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(27),
      Q => \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][28]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(28),
      Q => \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][29]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(29),
      Q => \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][30]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(30),
      Q => \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][31]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(31),
      Q => \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][32]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(32),
      Q => \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][33]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(33),
      Q => \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][34]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(34),
      Q => \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][35]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(35),
      Q => \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][36]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(36),
      Q => \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][4]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][5]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][6]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][7]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][8]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][9]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_2\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0\
    );
m_axi_gmem1_WVALID_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \aggressive_gen.flying_req_reg\,
      O => \^aggressive_gen.last_cnt_reg[3]\
    );
\state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7FFFFF000000FF"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.dout_reg[36]_1\(36),
      I1 => \aggressive_gen.fifo_valid\,
      I2 => m_axi_gmem1_WREADY,
      I3 => Q(0),
      I4 => \data_p2_reg[2]\,
      I5 => \aggressive_gen.flying_req_reg\,
      O => \^fifo_depth_gt1_gen.dout_reg[36]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized3\ is
  port (
    we : out STD_LOGIC;
    re : out STD_LOGIC;
    \bus_wide_gen.last_beat_set_reg\ : out STD_LOGIC;
    \bus_wide_gen.offset_pack_reg_reg[32]\ : out STD_LOGIC;
    \bus_wide_gen.offset_valid_reg\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[33]_0\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    \tmp_len_reg[1]\ : in STD_LOGIC;
    \tmp_len_reg[1]_0\ : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    if_empty_n : in STD_LOGIC;
    wrsp_ready : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_0\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_1\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_2\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_3\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_4\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bus_wide_gen.data_gen[0].strb_buf_reg[0]\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[29]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \fifo_depth_gt1_gen.dout_reg[33]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \fifo_depth_gt1_gen.dout_reg[0]_6\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[33]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[33]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized3\ : entity is "conv2d_edge_gmem1_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized3\ is
  signal ARG : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_n_1\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_n_2\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_n_3\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1_n_1\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1_n_2\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1_n_3\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1_n_1\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1_n_2\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1_n_3\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1_n_1\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1_n_2\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1_n_3\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1_n_1\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1_n_2\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1_n_3\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_i_1_n_1\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_i_1_n_2\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_i_1_n_3\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__1_n_1\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__1_n_2\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__1_n_3\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1_n_1\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1_n_2\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1_n_3\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0\ : STD_LOGIC;
  signal if_din : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal \^re\ : STD_LOGIC;
  signal \NLW_fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_fifo_depth_gt1_gen.mem_reg[14][26]_srl15_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[0].data_buf[7]_i_3\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[2].data_buf[23]_i_3\ : label is "soft_lutpair232";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3\ : label is 35;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][10]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][10]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][10]_srl15 ";
  attribute ADDER_THRESHOLD of \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1\ : label is 35;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][11]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][11]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][11]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][12]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][12]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][12]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][13]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][13]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][13]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][14]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][14]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][14]_srl15 ";
  attribute ADDER_THRESHOLD of \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1\ : label is 35;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][15]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][15]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][15]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][16]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][16]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][16]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][17]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][17]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][18]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][18]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][18]_srl15 ";
  attribute ADDER_THRESHOLD of \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1\ : label is 35;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][19]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][19]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][19]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][1]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][1]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][20]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][20]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][20]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][21]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][21]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][21]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][22]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][22]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][22]_srl15 ";
  attribute ADDER_THRESHOLD of \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1\ : label is 35;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][23]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][23]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][23]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][24]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][24]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][24]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][25]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][25]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][26]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][26]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][26]_srl15 ";
  attribute ADDER_THRESHOLD of \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_i_1\ : label is 35;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][27]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][27]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][27]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][28]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][28]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][28]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][29]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][29]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][29]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 ";
  attribute ADDER_THRESHOLD of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__1\ : label is 35;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][30]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][30]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][30]_srl15 ";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_i_1\ : label is "soft_lutpair233";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][31]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][31]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][31]_srl15 ";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_i_1\ : label is "soft_lutpair233";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][32]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][32]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][32]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][33]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][33]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][33]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][4]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][4]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][4]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][5]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][5]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][5]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][6]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][6]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15 ";
  attribute ADDER_THRESHOLD of \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1\ : label is 35;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][7]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][7]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][7]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][8]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][8]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][8]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][9]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][9]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][9]_srl15 ";
begin
  re <= \^re\;
\bus_wide_gen.data_gen[0].data_buf[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[0]_4\,
      I1 => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\,
      O => \bus_wide_gen.offset_valid_reg\
    );
\bus_wide_gen.data_gen[2].data_buf[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \fifo_depth_gt1_gen.dout_reg[0]_4\,
      I3 => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\,
      O => \bus_wide_gen.offset_pack_reg_reg[32]\
    );
\bus_wide_gen.len_cnt_buf[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0E000"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[0]_2\,
      I1 => \fifo_depth_gt1_gen.dout_reg[0]_1\,
      I2 => \fifo_depth_gt1_gen.dout_reg[0]_4\,
      I3 => Q(0),
      I4 => Q(1),
      O => \bus_wide_gen.last_beat_set_reg\
    );
\fifo_depth_gt1_gen.dout[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800AAAAAAAAAAAA"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[0]_0\,
      I1 => \fifo_depth_gt1_gen.dout_reg[0]_1\,
      I2 => \fifo_depth_gt1_gen.dout_reg[0]_2\,
      I3 => \fifo_depth_gt1_gen.dout_reg[0]_3\,
      I4 => \fifo_depth_gt1_gen.dout_reg[0]_4\,
      I5 => \fifo_depth_gt1_gen.dout_reg[0]_5\,
      O => \^re\
    );
\fifo_depth_gt1_gen.dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(0),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(10),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(11),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(12),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(13),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(14),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(15),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(16),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(17),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(18),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(19),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(1),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(20),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(21),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(22),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(23),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(24),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(25),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(26),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(27),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(28),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(29),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(2),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(30),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(31),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(32),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(33),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(3),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(4),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(5),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(6),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(7),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(8),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[33]_0\(9),
      R => \fifo_depth_gt1_gen.dout_reg[33]_3\
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(2),
      Q => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B3000000"
    )
        port map (
      I0 => \tmp_len_reg[1]\,
      I1 => \tmp_len_reg[1]_0\,
      I2 => AWREADY_Dummy,
      I3 => if_empty_n,
      I4 => wrsp_ready,
      O => we
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_n_0\,
      CO(2) => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_n_1\,
      CO(1) => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_n_2\,
      CO(0) => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \fifo_depth_gt1_gen.dout_reg[29]_0\(0),
      DI(0) => \fifo_depth_gt1_gen.dout_reg[29]_0\(0),
      O(3 downto 2) => ARG(3 downto 2),
      O(1 downto 0) => \NLW_fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_O_UNCONNECTED\(1 downto 0),
      S(3) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(2) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(1 downto 0) => S(1 downto 0)
    );
\fifo_depth_gt1_gen.mem_reg[14][10]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(12),
      Q => \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1_n_0\,
      CO(3) => \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1_n_0\,
      CO(2) => \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1_n_1\,
      CO(1) => \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1_n_2\,
      CO(0) => \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG(15 downto 12),
      S(3) => \fifo_depth_gt1_gen.dout_reg[29]_0\(7),
      S(2 downto 0) => \fifo_depth_gt1_gen.dout_reg[29]_0\(7 downto 5)
    );
\fifo_depth_gt1_gen.mem_reg[14][11]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(13),
      Q => \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][12]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(14),
      Q => \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][13]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(15),
      Q => \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][14]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(16),
      Q => \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1_n_0\,
      CO(3) => \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1_n_0\,
      CO(2) => \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1_n_1\,
      CO(1) => \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1_n_2\,
      CO(0) => \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG(19 downto 16),
      S(3) => \fifo_depth_gt1_gen.dout_reg[29]_0\(7),
      S(2) => \fifo_depth_gt1_gen.dout_reg[29]_0\(7),
      S(1) => \fifo_depth_gt1_gen.dout_reg[29]_0\(7),
      S(0) => \fifo_depth_gt1_gen.dout_reg[29]_0\(7)
    );
\fifo_depth_gt1_gen.mem_reg[14][15]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(17),
      Q => \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][16]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(18),
      Q => \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][17]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(19),
      Q => \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][18]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(20),
      Q => \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1_n_0\,
      CO(3) => \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1_n_0\,
      CO(2) => \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1_n_1\,
      CO(1) => \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1_n_2\,
      CO(0) => \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG(23 downto 20),
      S(3) => \fifo_depth_gt1_gen.dout_reg[29]_0\(7),
      S(2) => \fifo_depth_gt1_gen.dout_reg[29]_0\(7),
      S(1) => \fifo_depth_gt1_gen.dout_reg[29]_0\(7),
      S(0) => \fifo_depth_gt1_gen.dout_reg[29]_0\(7)
    );
\fifo_depth_gt1_gen.mem_reg[14][19]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(21),
      Q => \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(3),
      Q => \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][20]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(22),
      Q => \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][21]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(23),
      Q => \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][22]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(24),
      Q => \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1_n_0\,
      CO(3) => \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1_n_0\,
      CO(2) => \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1_n_1\,
      CO(1) => \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1_n_2\,
      CO(0) => \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG(27 downto 24),
      S(3) => \fifo_depth_gt1_gen.dout_reg[29]_0\(7),
      S(2) => \fifo_depth_gt1_gen.dout_reg[29]_0\(7),
      S(1) => \fifo_depth_gt1_gen.dout_reg[29]_0\(7),
      S(0) => \fifo_depth_gt1_gen.dout_reg[29]_0\(7)
    );
\fifo_depth_gt1_gen.mem_reg[14][23]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(25),
      Q => \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][24]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(26),
      Q => \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][25]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(27),
      Q => \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][26]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(28),
      Q => \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1_n_0\,
      CO(3) => \NLW_fifo_depth_gt1_gen.mem_reg[14][26]_srl15_i_1_CO_UNCONNECTED\(3),
      CO(2) => \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_i_1_n_1\,
      CO(1) => \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_i_1_n_2\,
      CO(0) => \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG(31 downto 28),
      S(3) => \fifo_depth_gt1_gen.dout_reg[29]_0\(7),
      S(2) => \fifo_depth_gt1_gen.dout_reg[29]_0\(7),
      S(1) => \fifo_depth_gt1_gen.dout_reg[29]_0\(7),
      S(0) => \fifo_depth_gt1_gen.dout_reg[29]_0\(7)
    );
\fifo_depth_gt1_gen.mem_reg[14][27]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(29),
      Q => \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][28]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(30),
      Q => \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][29]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(31),
      Q => \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(4),
      Q => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_n_0\,
      CO(3) => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__1_n_0\,
      CO(2) => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__1_n_1\,
      CO(1) => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__1_n_2\,
      CO(0) => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG(7 downto 4),
      S(3) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(2) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(1) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(0) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1)
    );
\fifo_depth_gt1_gen.mem_reg[14][30]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => if_din(30),
      Q => \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[29]_0\(0),
      I1 => \fifo_depth_gt1_gen.dout_reg[33]_1\(0),
      O => if_din(30)
    );
\fifo_depth_gt1_gen.mem_reg[14][31]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => if_din(31),
      Q => \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[33]_1\(1),
      I1 => \fifo_depth_gt1_gen.dout_reg[29]_0\(0),
      I2 => \fifo_depth_gt1_gen.dout_reg[33]_1\(0),
      O => if_din(31)
    );
\fifo_depth_gt1_gen.mem_reg[14][32]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[33]_1\(0),
      Q => \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][33]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[33]_1\(1),
      Q => \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(5),
      Q => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][4]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(6),
      Q => \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][5]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(7),
      Q => \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][6]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(8),
      Q => \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__1_n_0\,
      CO(3) => \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1_n_0\,
      CO(2) => \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1_n_1\,
      CO(1) => \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1_n_2\,
      CO(0) => \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG(11 downto 8),
      S(3 downto 0) => \fifo_depth_gt1_gen.dout_reg[29]_0\(4 downto 1)
    );
\fifo_depth_gt1_gen.mem_reg[14][7]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(9),
      Q => \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][8]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(10),
      Q => \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][9]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[33]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[33]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[33]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[33]_2\(3),
      CE => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      CLK => ap_clk,
      D => ARG(11),
      Q => \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized5\ is
  port (
    \fifo_depth_gt1_gen.dout_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.mOutPtr_reg[3]\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[3]_0\ : out STD_LOGIC;
    \fifo_srl_gen.raddr_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \fifo_srl_gen.raddr_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg : out STD_LOGIC;
    we : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_2\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.empty_n_reg\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wrsp_ready : in STD_LOGIC;
    if_empty_n : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[0]\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg\ : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC;
    \fifo_srl_gen.raddr_reg[0]\ : in STD_LOGIC;
    dout_vld_reg_1 : in STD_LOGIC;
    dout_vld_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    last_resp : in STD_LOGIC;
    wrsp_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized5\ : entity is "conv2d_edge_gmem1_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized5\ is
  signal \^fifo_depth_gt1_gen.dout_reg[0]_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_3__1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal re : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_1__6\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[3]_i_1__4\ : label is "soft_lutpair248";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 ";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[1]_i_1__1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[2]_i_1__1\ : label is "soft_lutpair249";
begin
  \fifo_depth_gt1_gen.dout_reg[0]_0\ <= \^fifo_depth_gt1_gen.dout_reg[0]_0\;
\dout_vld_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2A00AAAA"
    )
        port map (
      I0 => wrsp_valid,
      I1 => last_resp,
      I2 => dout_vld_reg_2(0),
      I3 => \^fifo_depth_gt1_gen.dout_reg[0]_0\,
      I4 => dout_vld_reg_1,
      I5 => dout_vld_reg_0,
      O => dout_vld_reg
    );
\fifo_depth_gt1_gen.dout[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88080808AAAAAAAA"
    )
        port map (
      I0 => dout_vld_reg_0,
      I1 => dout_vld_reg_1,
      I2 => \^fifo_depth_gt1_gen.dout_reg[0]_0\,
      I3 => dout_vld_reg_2(0),
      I4 => last_resp,
      I5 => wrsp_valid,
      O => re
    );
\fifo_depth_gt1_gen.dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => re,
      D => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[0]_0\,
      R => \fifo_depth_gt1_gen.dout_reg[0]_2\
    );
\fifo_depth_gt1_gen.empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F77FF7780880088"
    )
        port map (
      I0 => wrsp_ready,
      I1 => if_empty_n,
      I2 => AWREADY_Dummy,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg[0]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      I5 => re,
      O => E(0)
    );
\fifo_depth_gt1_gen.empty_n_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_i_3__1_n_0\,
      I1 => \fifo_depth_gt1_gen.empty_n_reg\(3),
      I2 => \fifo_depth_gt1_gen.empty_n_reg\(1),
      I3 => \fifo_depth_gt1_gen.empty_n_reg\(2),
      I4 => \fifo_depth_gt1_gen.empty_n_reg\(4),
      I5 => \fifo_depth_gt1_gen.empty_n_reg\(0),
      O => \fifo_depth_gt1_gen.mOutPtr_reg[3]_0\
    );
\fifo_depth_gt1_gen.empty_n_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080880088"
    )
        port map (
      I0 => wrsp_ready,
      I1 => if_empty_n,
      I2 => AWREADY_Dummy,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg[0]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      I5 => re,
      O => \fifo_depth_gt1_gen.empty_n_i_3__1_n_0\
    );
\fifo_depth_gt1_gen.full_n_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.full_n_reg\,
      I1 => we,
      I2 => re,
      O => \fifo_depth_gt1_gen.mOutPtr_reg[3]\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_i_3__1_n_0\,
      I1 => \fifo_depth_gt1_gen.empty_n_reg\(0),
      I2 => \fifo_depth_gt1_gen.empty_n_reg\(1),
      O => D(0)
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg\(2),
      I1 => \fifo_depth_gt1_gen.empty_n_reg\(0),
      I2 => \fifo_depth_gt1_gen.empty_n_reg\(1),
      I3 => \fifo_depth_gt1_gen.empty_n_i_3__1_n_0\,
      O => D(1)
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg\(3),
      I1 => \fifo_depth_gt1_gen.empty_n_reg\(1),
      I2 => \fifo_depth_gt1_gen.empty_n_reg\(0),
      I3 => \fifo_depth_gt1_gen.empty_n_reg\(2),
      I4 => \fifo_depth_gt1_gen.empty_n_i_3__1_n_0\,
      O => D(2)
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg\(4),
      I1 => \fifo_depth_gt1_gen.empty_n_reg\(3),
      I2 => \fifo_depth_gt1_gen.empty_n_i_3__1_n_0\,
      I3 => \fifo_depth_gt1_gen.empty_n_reg\(2),
      I4 => \fifo_depth_gt1_gen.empty_n_reg\(0),
      I5 => \fifo_depth_gt1_gen.empty_n_reg\(1),
      O => D(3)
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => we,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[0]_1\,
      Q => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\
    );
\fifo_srl_gen.raddr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_i_3__1_n_0\,
      I1 => dout_vld_reg_0,
      I2 => Q(0),
      I3 => Q(1),
      O => \fifo_srl_gen.raddr_reg[3]\(0)
    );
\fifo_srl_gen.raddr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80EA15"
    )
        port map (
      I0 => Q(0),
      I1 => dout_vld_reg_0,
      I2 => \fifo_depth_gt1_gen.empty_n_i_3__1_n_0\,
      I3 => Q(2),
      I4 => Q(1),
      O => \fifo_srl_gen.raddr_reg[3]\(1)
    );
\fifo_srl_gen.raddr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FDFF0000FD0000"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg[0]\,
      I1 => Q(3),
      I2 => Q(2),
      I3 => we,
      I4 => re,
      I5 => dout_vld_reg_0,
      O => \fifo_srl_gen.raddr_reg[3]_0\(0)
    );
\fifo_srl_gen.raddr[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAA9A9A9"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => dout_vld_reg_0,
      I4 => \fifo_depth_gt1_gen.empty_n_i_3__1_n_0\,
      I5 => Q(2),
      O => \fifo_srl_gen.raddr_reg[3]\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized5_12\ is
  port (
    \fifo_depth_gt1_gen.dout_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.mOutPtr_reg[3]\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[3]_0\ : out STD_LOGIC;
    \fifo_srl_gen.raddr_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \fifo_srl_gen.raddr_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    we : in STD_LOGIC;
    ost_ctrl_info : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.mOutPtr_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ost_resp_ready : in STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[0]\ : in STD_LOGIC;
    if_full_n_0 : in STD_LOGIC;
    AWREADY_Dummy_1 : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg\ : in STD_LOGIC;
    dout_vld_reg_1 : in STD_LOGIC;
    \fifo_srl_gen.raddr_reg[0]\ : in STD_LOGIC;
    dout_vld_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrsp_type : in STD_LOGIC;
    ursp_ready : in STD_LOGIC;
    need_wrsp : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized5_12\ : entity is "conv2d_edge_gmem1_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized5_12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized5_12\ is
  signal \^fifo_depth_gt1_gen.dout_reg[0]_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_3__2_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal re : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_1__10\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[3]_i_1__10\ : label is "soft_lutpair170";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 ";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[1]_i_1__4\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[2]_i_1__4\ : label is "soft_lutpair171";
begin
  \fifo_depth_gt1_gen.dout_reg[0]_0\ <= \^fifo_depth_gt1_gen.dout_reg[0]_0\;
\dout_vld_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0888AAAA"
    )
        port map (
      I0 => need_wrsp,
      I1 => \^fifo_depth_gt1_gen.dout_reg[0]_0\,
      I2 => ursp_ready,
      I3 => wrsp_type,
      I4 => dout_vld_reg_2(0),
      I5 => dout_vld_reg_1,
      O => dout_vld_reg_0
    );
\fifo_depth_gt1_gen.dout[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008888AAAAAAAA"
    )
        port map (
      I0 => dout_vld_reg_1,
      I1 => dout_vld_reg_2(0),
      I2 => wrsp_type,
      I3 => ursp_ready,
      I4 => \^fifo_depth_gt1_gen.dout_reg[0]_0\,
      I5 => need_wrsp,
      O => re
    );
\fifo_depth_gt1_gen.dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => re,
      D => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[0]_0\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7F7F80008080"
    )
        port map (
      I0 => ost_resp_ready,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg[0]\,
      I2 => if_full_n_0,
      I3 => AWREADY_Dummy_1,
      I4 => AWVALID_Dummy,
      I5 => re,
      O => E(0)
    );
\fifo_depth_gt1_gen.empty_n_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_i_3__2_n_0\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg[4]\(3),
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg[4]\(1),
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg[4]\(2),
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg[4]\(4),
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg[4]\(0),
      O => \fifo_depth_gt1_gen.mOutPtr_reg[3]_0\
    );
\fifo_depth_gt1_gen.empty_n_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080008080"
    )
        port map (
      I0 => ost_resp_ready,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg[0]\,
      I2 => if_full_n_0,
      I3 => AWREADY_Dummy_1,
      I4 => AWVALID_Dummy,
      I5 => re,
      O => \fifo_depth_gt1_gen.empty_n_i_3__2_n_0\
    );
\fifo_depth_gt1_gen.full_n_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.full_n_reg\,
      I1 => we,
      I2 => re,
      O => \fifo_depth_gt1_gen.mOutPtr_reg[3]\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_i_3__2_n_0\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg[4]\(0),
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg[4]\(1),
      O => D(0)
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg[4]\(2),
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg[4]\(0),
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg[4]\(1),
      I3 => \fifo_depth_gt1_gen.empty_n_i_3__2_n_0\,
      O => D(1)
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg[4]\(3),
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg[4]\(1),
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg[4]\(0),
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg[4]\(2),
      I4 => \fifo_depth_gt1_gen.empty_n_i_3__2_n_0\,
      O => D(2)
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg[4]\(4),
      I1 => \fifo_depth_gt1_gen.empty_n_i_3__2_n_0\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg[4]\(2),
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg[4]\(0),
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg[4]\(1),
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg[4]\(3),
      O => D(3)
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => we,
      CLK => ap_clk,
      D => ost_ctrl_info,
      Q => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\
    );
\fifo_srl_gen.raddr[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_i_3__2_n_0\,
      I1 => dout_vld_reg_1,
      I2 => Q(0),
      I3 => Q(1),
      O => \fifo_srl_gen.raddr_reg[3]\(0)
    );
\fifo_srl_gen.raddr[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80EA15"
    )
        port map (
      I0 => Q(0),
      I1 => dout_vld_reg_1,
      I2 => \fifo_depth_gt1_gen.empty_n_i_3__2_n_0\,
      I3 => Q(2),
      I4 => Q(1),
      O => \fifo_srl_gen.raddr_reg[3]\(1)
    );
\fifo_srl_gen.raddr[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FDFF0000FD0000"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg[0]\,
      I1 => Q(3),
      I2 => Q(2),
      I3 => we,
      I4 => re,
      I5 => dout_vld_reg_1,
      O => \fifo_srl_gen.raddr_reg[3]_0\(0)
    );
\fifo_srl_gen.raddr[3]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAA9A9A9"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => dout_vld_reg_1,
      I4 => \fifo_depth_gt1_gen.empty_n_i_3__2_n_0\,
      I5 => Q(2),
      O => \fifo_srl_gen.raddr_reg[3]\(2)
    );
s_ready_t_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DDD"
    )
        port map (
      I0 => need_wrsp,
      I1 => \^fifo_depth_gt1_gen.dout_reg[0]_0\,
      I2 => ursp_ready,
      I3 => wrsp_type,
      O => dout_vld_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W is
  port (
    \linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4]\ : out STD_LOGIC;
    \linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5]\ : out STD_LOGIC;
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[6]_0\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    and_ln40_reg_1145_pp0_iter14_reg : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W is
  signal \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4]\ : STD_LOGIC;
  signal \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5]\ : STD_LOGIC;
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_2__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_3__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_4__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_5__4_n_0\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_0 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 344;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "linebuf_3_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 32;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 42;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__0\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__0\ : label is "linebuf_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__0\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__0\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__0\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__1\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__1\ : label is "linebuf_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__1\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__1\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__1\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__2\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__2\ : label is "linebuf_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__2\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__2\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__2\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__3\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__3\ : label is "linebuf_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__3\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__3\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__3\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__4\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__4\ : label is "linebuf_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__4\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__4\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__4\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__5\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__5\ : label is "linebuf_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__5\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__5\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__5\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__6\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__6\ : label is "linebuf_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__6\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__6\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__6\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 344;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "linebuf_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 31;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__0\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__0\ : label is "linebuf_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__0\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__0\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__1\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__1\ : label is "linebuf_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__1\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__1\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__1\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__2\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__2\ : label is "linebuf_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__2\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__2\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__2\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__3\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__3\ : label is "linebuf_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__3\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__3\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__3\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__4\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__4\ : label is "linebuf_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__4\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__4\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__4\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__5\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__5\ : label is "linebuf_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__5\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__5\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__5\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__6\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__6\ : label is "linebuf_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__6\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__6\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__6\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_31_0_0__6\ : label is 7;
begin
  \linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4]\ <= \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4]\;
  \linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5]\ <= \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5]\;
\q0[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => ram_reg_0_15_0_0_n_0,
      I1 => \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4]\,
      I2 => \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5]\,
      I3 => ram_reg_0_31_0_0_n_0,
      O => q00(0)
    );
\q0[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__0_n_0\,
      I1 => \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4]\,
      I2 => \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__0_n_0\,
      O => q00(1)
    );
\q0[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__1_n_0\,
      I1 => \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4]\,
      I2 => \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__1_n_0\,
      O => q00(2)
    );
\q0[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__2_n_0\,
      I1 => \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4]\,
      I2 => \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__2_n_0\,
      O => q00(3)
    );
\q0[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__3_n_0\,
      I1 => \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4]\,
      I2 => \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__3_n_0\,
      O => q00(4)
    );
\q0[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__4_n_0\,
      I1 => \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4]\,
      I2 => \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__4_n_0\,
      O => q00(5)
    );
\q0[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__5_n_0\,
      I1 => \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4]\,
      I2 => \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__5_n_0\,
      O => q00(6)
    );
\q0[7]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_n_0\,
      I1 => \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4]\,
      I2 => \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__6_n_0\,
      O => q00(7)
    );
\q0[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCAAAAAA0CAAAAA"
    )
        port map (
      I0 => \q0_reg[0]_0\(5),
      I1 => \q0_reg[0]_1\(5),
      I2 => \q0_reg[0]_2\(1),
      I3 => \q0_reg[0]_2\(0),
      I4 => and_ln40_reg_1145_pp0_iter14_reg,
      I5 => \q0_reg[0]_3\(5),
      O => \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5]\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => \q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => \q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => \q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => \q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => \q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => \q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => \q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => \q0_reg[7]_0\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__4_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__4_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__4_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__4_n_0\,
      A4 => '0',
      D => Q(0),
      O => ram_reg_0_15_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__4_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__4_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__4_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__4_n_0\,
      A4 => '0',
      D => Q(1),
      O => \ram_reg_0_15_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__4_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__4_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__4_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__4_n_0\,
      A4 => '0',
      D => Q(2),
      O => \ram_reg_0_15_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__4_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__4_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__4_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__4_n_0\,
      A4 => '0',
      D => Q(3),
      O => \ram_reg_0_15_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__4_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__4_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__4_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__4_n_0\,
      A4 => '0',
      D => Q(4),
      O => \ram_reg_0_15_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__4_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__4_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__4_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__4_n_0\,
      A4 => '0',
      D => Q(5),
      O => \ram_reg_0_15_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__4_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__4_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__4_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__4_n_0\,
      A4 => '0',
      D => Q(6),
      O => \ram_reg_0_15_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__4_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__4_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__4_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__4_n_0\,
      A4 => '0',
      D => Q(7),
      O => \ram_reg_0_15_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__4_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__4_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__4_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__4_n_0\,
      A4 => \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4]\,
      D => Q(0),
      O => ram_reg_0_31_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__4_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__4_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__4_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__4_n_0\,
      A4 => \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4]\,
      D => Q(1),
      O => \ram_reg_0_31_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__4_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__4_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__4_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__4_n_0\,
      A4 => \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4]\,
      D => Q(2),
      O => \ram_reg_0_31_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__4_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__4_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__4_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__4_n_0\,
      A4 => \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4]\,
      D => Q(3),
      O => \ram_reg_0_31_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__4_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__4_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__4_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__4_n_0\,
      A4 => \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4]\,
      D => Q(4),
      O => \ram_reg_0_31_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__4_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__4_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__4_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__4_n_0\,
      A4 => \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4]\,
      D => Q(5),
      O => \ram_reg_0_31_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__4_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__4_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__4_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__4_n_0\,
      A4 => \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4]\,
      D => Q(6),
      O => \ram_reg_0_31_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__4_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__4_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__4_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__4_n_0\,
      A4 => \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4]\,
      D => Q(7),
      O => \ram_reg_0_31_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_31_0_0_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCAAAAAA0CAAAAA"
    )
        port map (
      I0 => \q0_reg[0]_0\(0),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\(1),
      I3 => \q0_reg[0]_2\(0),
      I4 => and_ln40_reg_1145_pp0_iter14_reg,
      I5 => \q0_reg[0]_3\(0),
      O => \ram_reg_0_31_0_0_i_2__4_n_0\
    );
\ram_reg_0_31_0_0_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCAAAAAA0CAAAAA"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\(1),
      I2 => \q0_reg[0]_2\(1),
      I3 => \q0_reg[0]_2\(0),
      I4 => and_ln40_reg_1145_pp0_iter14_reg,
      I5 => \q0_reg[0]_3\(1),
      O => \ram_reg_0_31_0_0_i_3__4_n_0\
    );
\ram_reg_0_31_0_0_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCAAAAAA0CAAAAA"
    )
        port map (
      I0 => \q0_reg[0]_0\(2),
      I1 => \q0_reg[0]_1\(2),
      I2 => \q0_reg[0]_2\(1),
      I3 => \q0_reg[0]_2\(0),
      I4 => and_ln40_reg_1145_pp0_iter14_reg,
      I5 => \q0_reg[0]_3\(2),
      O => \ram_reg_0_31_0_0_i_4__4_n_0\
    );
\ram_reg_0_31_0_0_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCAAAAAA0CAAAAA"
    )
        port map (
      I0 => \q0_reg[0]_0\(3),
      I1 => \q0_reg[0]_1\(3),
      I2 => \q0_reg[0]_2\(1),
      I3 => \q0_reg[0]_2\(0),
      I4 => and_ln40_reg_1145_pp0_iter14_reg,
      I5 => \q0_reg[0]_3\(3),
      O => \ram_reg_0_31_0_0_i_5__4_n_0\
    );
\ram_reg_0_31_0_0_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCAAAAAA0CAAAAA"
    )
        port map (
      I0 => \q0_reg[0]_0\(4),
      I1 => \q0_reg[0]_1\(4),
      I2 => \q0_reg[0]_2\(1),
      I3 => \q0_reg[0]_2\(0),
      I4 => and_ln40_reg_1145_pp0_iter14_reg,
      I5 => \q0_reg[0]_3\(4),
      O => \^linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_1 is
  port (
    \zext_ln46_reg_1239_pp0_iter14_reg_reg[4]\ : out STD_LOGIC;
    \zext_ln46_reg_1239_pp0_iter14_reg_reg[5]\ : out STD_LOGIC;
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[6]_0\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    and_ln40_reg_1145_pp0_iter14_reg : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_1 : entity is "conv2d_edge_linebuf_3_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_1 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_2__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_3__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_4__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_5__2_n_0\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_0 : STD_LOGIC;
  signal \^zext_ln46_reg_1239_pp0_iter14_reg_reg[4]\ : STD_LOGIC;
  signal \^zext_ln46_reg_1239_pp0_iter14_reg_reg[5]\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 344;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "linebuf_4_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 32;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 42;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__0\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__0\ : label is "linebuf_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__0\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__0\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__0\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__1\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__1\ : label is "linebuf_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__1\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__1\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__1\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__2\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__2\ : label is "linebuf_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__2\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__2\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__2\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__3\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__3\ : label is "linebuf_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__3\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__3\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__3\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__4\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__4\ : label is "linebuf_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__4\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__4\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__4\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__5\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__5\ : label is "linebuf_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__5\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__5\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__5\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__6\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__6\ : label is "linebuf_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__6\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__6\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__6\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 344;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "linebuf_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 31;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__0\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__0\ : label is "linebuf_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__0\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__0\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__1\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__1\ : label is "linebuf_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__1\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__1\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__1\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__2\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__2\ : label is "linebuf_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__2\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__2\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__2\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__3\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__3\ : label is "linebuf_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__3\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__3\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__3\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__4\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__4\ : label is "linebuf_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__4\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__4\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__4\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__5\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__5\ : label is "linebuf_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__5\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__5\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__5\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__6\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__6\ : label is "linebuf_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__6\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__6\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__6\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_31_0_0__6\ : label is 7;
begin
  \zext_ln46_reg_1239_pp0_iter14_reg_reg[4]\ <= \^zext_ln46_reg_1239_pp0_iter14_reg_reg[4]\;
  \zext_ln46_reg_1239_pp0_iter14_reg_reg[5]\ <= \^zext_ln46_reg_1239_pp0_iter14_reg_reg[5]\;
\q0[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => ram_reg_0_15_0_0_n_0,
      I1 => \^zext_ln46_reg_1239_pp0_iter14_reg_reg[4]\,
      I2 => \^zext_ln46_reg_1239_pp0_iter14_reg_reg[5]\,
      I3 => ram_reg_0_31_0_0_n_0,
      O => q00(0)
    );
\q0[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__0_n_0\,
      I1 => \^zext_ln46_reg_1239_pp0_iter14_reg_reg[4]\,
      I2 => \^zext_ln46_reg_1239_pp0_iter14_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__0_n_0\,
      O => q00(1)
    );
\q0[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__1_n_0\,
      I1 => \^zext_ln46_reg_1239_pp0_iter14_reg_reg[4]\,
      I2 => \^zext_ln46_reg_1239_pp0_iter14_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__1_n_0\,
      O => q00(2)
    );
\q0[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__2_n_0\,
      I1 => \^zext_ln46_reg_1239_pp0_iter14_reg_reg[4]\,
      I2 => \^zext_ln46_reg_1239_pp0_iter14_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__2_n_0\,
      O => q00(3)
    );
\q0[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__3_n_0\,
      I1 => \^zext_ln46_reg_1239_pp0_iter14_reg_reg[4]\,
      I2 => \^zext_ln46_reg_1239_pp0_iter14_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__3_n_0\,
      O => q00(4)
    );
\q0[5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__4_n_0\,
      I1 => \^zext_ln46_reg_1239_pp0_iter14_reg_reg[4]\,
      I2 => \^zext_ln46_reg_1239_pp0_iter14_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__4_n_0\,
      O => q00(5)
    );
\q0[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__5_n_0\,
      I1 => \^zext_ln46_reg_1239_pp0_iter14_reg_reg[4]\,
      I2 => \^zext_ln46_reg_1239_pp0_iter14_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__5_n_0\,
      O => q00(6)
    );
\q0[7]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_n_0\,
      I1 => \^zext_ln46_reg_1239_pp0_iter14_reg_reg[4]\,
      I2 => \^zext_ln46_reg_1239_pp0_iter14_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__6_n_0\,
      O => q00(7)
    );
\q0[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCACCCCC0CACCCC"
    )
        port map (
      I0 => \q0_reg[0]_0\(5),
      I1 => \q0_reg[0]_1\(5),
      I2 => \q0_reg[0]_2\(0),
      I3 => \q0_reg[0]_2\(1),
      I4 => and_ln40_reg_1145_pp0_iter14_reg,
      I5 => \q0_reg[0]_3\(5),
      O => \^zext_ln46_reg_1239_pp0_iter14_reg_reg[5]\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => \q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => \q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => \q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => \q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => \q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => \q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => \q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => \q0_reg[7]_0\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__2_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__2_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__2_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__2_n_0\,
      A4 => '0',
      D => Q(0),
      O => ram_reg_0_15_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__2_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__2_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__2_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__2_n_0\,
      A4 => '0',
      D => Q(1),
      O => \ram_reg_0_15_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__2_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__2_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__2_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__2_n_0\,
      A4 => '0',
      D => Q(2),
      O => \ram_reg_0_15_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__2_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__2_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__2_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__2_n_0\,
      A4 => '0',
      D => Q(3),
      O => \ram_reg_0_15_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__2_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__2_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__2_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__2_n_0\,
      A4 => '0',
      D => Q(4),
      O => \ram_reg_0_15_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__2_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__2_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__2_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__2_n_0\,
      A4 => '0',
      D => Q(5),
      O => \ram_reg_0_15_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__2_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__2_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__2_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__2_n_0\,
      A4 => '0',
      D => Q(6),
      O => \ram_reg_0_15_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__2_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__2_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__2_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__2_n_0\,
      A4 => '0',
      D => Q(7),
      O => \ram_reg_0_15_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__2_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__2_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__2_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__2_n_0\,
      A4 => \^zext_ln46_reg_1239_pp0_iter14_reg_reg[4]\,
      D => Q(0),
      O => ram_reg_0_31_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__2_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__2_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__2_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__2_n_0\,
      A4 => \^zext_ln46_reg_1239_pp0_iter14_reg_reg[4]\,
      D => Q(1),
      O => \ram_reg_0_31_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__2_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__2_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__2_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__2_n_0\,
      A4 => \^zext_ln46_reg_1239_pp0_iter14_reg_reg[4]\,
      D => Q(2),
      O => \ram_reg_0_31_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__2_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__2_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__2_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__2_n_0\,
      A4 => \^zext_ln46_reg_1239_pp0_iter14_reg_reg[4]\,
      D => Q(3),
      O => \ram_reg_0_31_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__2_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__2_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__2_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__2_n_0\,
      A4 => \^zext_ln46_reg_1239_pp0_iter14_reg_reg[4]\,
      D => Q(4),
      O => \ram_reg_0_31_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__2_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__2_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__2_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__2_n_0\,
      A4 => \^zext_ln46_reg_1239_pp0_iter14_reg_reg[4]\,
      D => Q(5),
      O => \ram_reg_0_31_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__2_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__2_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__2_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__2_n_0\,
      A4 => \^zext_ln46_reg_1239_pp0_iter14_reg_reg[4]\,
      D => Q(6),
      O => \ram_reg_0_31_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__2_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__2_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__2_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__2_n_0\,
      A4 => \^zext_ln46_reg_1239_pp0_iter14_reg_reg[4]\,
      D => Q(7),
      O => \ram_reg_0_31_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_31_0_0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCACCCCC0CACCCC"
    )
        port map (
      I0 => \q0_reg[0]_0\(0),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\(0),
      I3 => \q0_reg[0]_2\(1),
      I4 => and_ln40_reg_1145_pp0_iter14_reg,
      I5 => \q0_reg[0]_3\(0),
      O => \ram_reg_0_31_0_0_i_2__2_n_0\
    );
\ram_reg_0_31_0_0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCACCCCC0CACCCC"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\(1),
      I2 => \q0_reg[0]_2\(0),
      I3 => \q0_reg[0]_2\(1),
      I4 => and_ln40_reg_1145_pp0_iter14_reg,
      I5 => \q0_reg[0]_3\(1),
      O => \ram_reg_0_31_0_0_i_3__2_n_0\
    );
\ram_reg_0_31_0_0_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCACCCCC0CACCCC"
    )
        port map (
      I0 => \q0_reg[0]_0\(2),
      I1 => \q0_reg[0]_1\(2),
      I2 => \q0_reg[0]_2\(0),
      I3 => \q0_reg[0]_2\(1),
      I4 => and_ln40_reg_1145_pp0_iter14_reg,
      I5 => \q0_reg[0]_3\(2),
      O => \ram_reg_0_31_0_0_i_4__2_n_0\
    );
\ram_reg_0_31_0_0_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCACCCCC0CACCCC"
    )
        port map (
      I0 => \q0_reg[0]_0\(3),
      I1 => \q0_reg[0]_1\(3),
      I2 => \q0_reg[0]_2\(0),
      I3 => \q0_reg[0]_2\(1),
      I4 => and_ln40_reg_1145_pp0_iter14_reg,
      I5 => \q0_reg[0]_3\(3),
      O => \ram_reg_0_31_0_0_i_5__2_n_0\
    );
\ram_reg_0_31_0_0_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCACCCCC0CACCCC"
    )
        port map (
      I0 => \q0_reg[0]_0\(4),
      I1 => \q0_reg[0]_1\(4),
      I2 => \q0_reg[0]_2\(0),
      I3 => \q0_reg[0]_2\(1),
      I4 => and_ln40_reg_1145_pp0_iter14_reg,
      I5 => \q0_reg[0]_3\(4),
      O => \^zext_ln46_reg_1239_pp0_iter14_reg_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_2 is
  port (
    ap_enable_reg_pp0_iter15_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter15_reg_0 : out STD_LOGIC;
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[6]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter15 : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ram_reg_0_31_0_0_i_2__3_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    and_ln40_reg_1145_pp0_iter14_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_2 : entity is "conv2d_edge_linebuf_3_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_2 is
  signal \^ap_enable_reg_pp0_iter15_reg\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter15_reg_0\ : STD_LOGIC;
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_2__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_3__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_4__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_5__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_i_7_n_0 : STD_LOGIC;
  signal ram_reg_0_31_0_0_i_8_n_0 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_0 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 344;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "linebuf_5_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 32;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 42;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__0\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__0\ : label is "linebuf_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__0\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__0\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__0\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__1\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__1\ : label is "linebuf_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__1\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__1\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__1\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__2\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__2\ : label is "linebuf_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__2\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__2\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__2\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__3\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__3\ : label is "linebuf_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__3\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__3\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__3\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__4\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__4\ : label is "linebuf_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__4\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__4\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__4\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__5\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__5\ : label is "linebuf_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__5\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__5\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__5\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__6\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__6\ : label is "linebuf_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__6\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__6\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__6\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 344;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "linebuf_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 31;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__0\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__0\ : label is "linebuf_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__0\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__0\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__1\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__1\ : label is "linebuf_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__1\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__1\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__1\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__2\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__2\ : label is "linebuf_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__2\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__2\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__2\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__3\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__3\ : label is "linebuf_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__3\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__3\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__3\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__4\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__4\ : label is "linebuf_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__4\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__4\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__4\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__5\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__5\ : label is "linebuf_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__5\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__5\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__5\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__6\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__6\ : label is "linebuf_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__6\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__6\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__6\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_31_0_0__6\ : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_0_31_0_0_i_7 : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of ram_reg_0_31_0_0_i_8 : label is "soft_lutpair256";
begin
  ap_enable_reg_pp0_iter15_reg <= \^ap_enable_reg_pp0_iter15_reg\;
  ap_enable_reg_pp0_iter15_reg_0 <= \^ap_enable_reg_pp0_iter15_reg_0\;
\q0[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => ram_reg_0_15_0_0_n_0,
      I1 => \^ap_enable_reg_pp0_iter15_reg\,
      I2 => \^ap_enable_reg_pp0_iter15_reg_0\,
      I3 => ram_reg_0_31_0_0_n_0,
      O => q00(0)
    );
\q0[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__0_n_0\,
      I1 => \^ap_enable_reg_pp0_iter15_reg\,
      I2 => \^ap_enable_reg_pp0_iter15_reg_0\,
      I3 => \ram_reg_0_31_0_0__0_n_0\,
      O => q00(1)
    );
\q0[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__1_n_0\,
      I1 => \^ap_enable_reg_pp0_iter15_reg\,
      I2 => \^ap_enable_reg_pp0_iter15_reg_0\,
      I3 => \ram_reg_0_31_0_0__1_n_0\,
      O => q00(2)
    );
\q0[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__2_n_0\,
      I1 => \^ap_enable_reg_pp0_iter15_reg\,
      I2 => \^ap_enable_reg_pp0_iter15_reg_0\,
      I3 => \ram_reg_0_31_0_0__2_n_0\,
      O => q00(3)
    );
\q0[4]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__3_n_0\,
      I1 => \^ap_enable_reg_pp0_iter15_reg\,
      I2 => \^ap_enable_reg_pp0_iter15_reg_0\,
      I3 => \ram_reg_0_31_0_0__3_n_0\,
      O => q00(4)
    );
\q0[5]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__4_n_0\,
      I1 => \^ap_enable_reg_pp0_iter15_reg\,
      I2 => \^ap_enable_reg_pp0_iter15_reg_0\,
      I3 => \ram_reg_0_31_0_0__4_n_0\,
      O => q00(5)
    );
\q0[6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__5_n_0\,
      I1 => \^ap_enable_reg_pp0_iter15_reg\,
      I2 => \^ap_enable_reg_pp0_iter15_reg_0\,
      I3 => \ram_reg_0_31_0_0__5_n_0\,
      O => q00(6)
    );
\q0[7]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_n_0\,
      I1 => \^ap_enable_reg_pp0_iter15_reg\,
      I2 => \^ap_enable_reg_pp0_iter15_reg_0\,
      I3 => \ram_reg_0_31_0_0__6_n_0\,
      O => q00(7)
    );
\q0[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter15,
      I1 => ram_reg_0_31_0_0_i_7_n_0,
      I2 => \q0_reg[0]_0\(5),
      I3 => \q0_reg[0]_1\(5),
      I4 => ram_reg_0_31_0_0_i_8_n_0,
      I5 => \q0_reg[0]_2\(5),
      O => \^ap_enable_reg_pp0_iter15_reg_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => \q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => \q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => \q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => \q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => \q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => \q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => \q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => \q0_reg[7]_0\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__3_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__3_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__3_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__3_n_0\,
      A4 => '0',
      D => Q(0),
      O => ram_reg_0_15_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__3_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__3_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__3_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__3_n_0\,
      A4 => '0',
      D => Q(1),
      O => \ram_reg_0_15_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__3_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__3_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__3_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__3_n_0\,
      A4 => '0',
      D => Q(2),
      O => \ram_reg_0_15_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__3_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__3_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__3_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__3_n_0\,
      A4 => '0',
      D => Q(3),
      O => \ram_reg_0_15_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__3_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__3_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__3_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__3_n_0\,
      A4 => '0',
      D => Q(4),
      O => \ram_reg_0_15_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__3_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__3_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__3_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__3_n_0\,
      A4 => '0',
      D => Q(5),
      O => \ram_reg_0_15_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__3_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__3_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__3_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__3_n_0\,
      A4 => '0',
      D => Q(6),
      O => \ram_reg_0_15_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__3_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__3_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__3_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__3_n_0\,
      A4 => '0',
      D => Q(7),
      O => \ram_reg_0_15_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__3_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__3_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__3_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__3_n_0\,
      A4 => \^ap_enable_reg_pp0_iter15_reg\,
      D => Q(0),
      O => ram_reg_0_31_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__3_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__3_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__3_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__3_n_0\,
      A4 => \^ap_enable_reg_pp0_iter15_reg\,
      D => Q(1),
      O => \ram_reg_0_31_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__3_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__3_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__3_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__3_n_0\,
      A4 => \^ap_enable_reg_pp0_iter15_reg\,
      D => Q(2),
      O => \ram_reg_0_31_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__3_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__3_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__3_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__3_n_0\,
      A4 => \^ap_enable_reg_pp0_iter15_reg\,
      D => Q(3),
      O => \ram_reg_0_31_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__3_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__3_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__3_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__3_n_0\,
      A4 => \^ap_enable_reg_pp0_iter15_reg\,
      D => Q(4),
      O => \ram_reg_0_31_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__3_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__3_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__3_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__3_n_0\,
      A4 => \^ap_enable_reg_pp0_iter15_reg\,
      D => Q(5),
      O => \ram_reg_0_31_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__3_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__3_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__3_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__3_n_0\,
      A4 => \^ap_enable_reg_pp0_iter15_reg\,
      D => Q(6),
      O => \ram_reg_0_31_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__3_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__3_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__3_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__3_n_0\,
      A4 => \^ap_enable_reg_pp0_iter15_reg\,
      D => Q(7),
      O => \ram_reg_0_31_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_31_0_0_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter15,
      I1 => ram_reg_0_31_0_0_i_7_n_0,
      I2 => \q0_reg[0]_0\(0),
      I3 => \q0_reg[0]_1\(0),
      I4 => ram_reg_0_31_0_0_i_8_n_0,
      I5 => \q0_reg[0]_2\(0),
      O => \ram_reg_0_31_0_0_i_2__3_n_0\
    );
\ram_reg_0_31_0_0_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter15,
      I1 => ram_reg_0_31_0_0_i_7_n_0,
      I2 => \q0_reg[0]_0\(1),
      I3 => \q0_reg[0]_1\(1),
      I4 => ram_reg_0_31_0_0_i_8_n_0,
      I5 => \q0_reg[0]_2\(1),
      O => \ram_reg_0_31_0_0_i_3__3_n_0\
    );
\ram_reg_0_31_0_0_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter15,
      I1 => ram_reg_0_31_0_0_i_7_n_0,
      I2 => \q0_reg[0]_0\(2),
      I3 => \q0_reg[0]_1\(2),
      I4 => ram_reg_0_31_0_0_i_8_n_0,
      I5 => \q0_reg[0]_2\(2),
      O => \ram_reg_0_31_0_0_i_4__3_n_0\
    );
\ram_reg_0_31_0_0_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter15,
      I1 => ram_reg_0_31_0_0_i_7_n_0,
      I2 => \q0_reg[0]_0\(3),
      I3 => \q0_reg[0]_1\(3),
      I4 => ram_reg_0_31_0_0_i_8_n_0,
      I5 => \q0_reg[0]_2\(3),
      O => \ram_reg_0_31_0_0_i_5__3_n_0\
    );
\ram_reg_0_31_0_0_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter15,
      I1 => ram_reg_0_31_0_0_i_7_n_0,
      I2 => \q0_reg[0]_0\(4),
      I3 => \q0_reg[0]_1\(4),
      I4 => ram_reg_0_31_0_0_i_8_n_0,
      I5 => \q0_reg[0]_2\(4),
      O => \^ap_enable_reg_pp0_iter15_reg\
    );
ram_reg_0_31_0_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ram_reg_0_31_0_0_i_2__3_0\(1),
      I1 => \ram_reg_0_31_0_0_i_2__3_0\(0),
      I2 => and_ln40_reg_1145_pp0_iter14_reg,
      O => ram_reg_0_31_0_0_i_7_n_0
    );
ram_reg_0_31_0_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter15,
      I1 => \ram_reg_0_31_0_0_i_2__3_0\(0),
      I2 => \ram_reg_0_31_0_0_i_2__3_0\(1),
      I3 => and_ln40_reg_1145_pp0_iter14_reg,
      O => ram_reg_0_31_0_0_i_8_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_3 is
  port (
    \tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0\ : out STD_LOGIC;
    \tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    gmem0_addr_read_reg_1154_pp0_iter12_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[6]_0\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_0\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 5 downto 0 );
    trunc_ln31_1_reg_1172 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    and_ln40_reg_1145_pp0_iter12_reg : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ram_reg_0_15_0_0__6_1\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_2\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_3\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_3 : entity is "conv2d_edge_linebuf_3_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_3 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_2__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_3__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_4__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_5__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_0 : STD_LOGIC;
  signal \^tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0\ : STD_LOGIC;
  signal \^tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 344;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "linebuf_6_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 32;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 42;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__0\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__0\ : label is "linebuf_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__0\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__0\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__0\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__1\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__1\ : label is "linebuf_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__1\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__1\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__1\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__2\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__2\ : label is "linebuf_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__2\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__2\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__2\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__3\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__3\ : label is "linebuf_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__3\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__3\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__3\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__4\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__4\ : label is "linebuf_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__4\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__4\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__4\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__5\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__5\ : label is "linebuf_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__5\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__5\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__5\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__6\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__6\ : label is "linebuf_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__6\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__6\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__6\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 344;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "linebuf_6_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 31;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__0\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__0\ : label is "linebuf_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__0\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__0\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__1\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__1\ : label is "linebuf_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__1\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__1\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__1\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__2\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__2\ : label is "linebuf_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__2\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__2\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__2\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__3\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__3\ : label is "linebuf_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__3\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__3\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__3\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__4\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__4\ : label is "linebuf_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__4\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__4\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__4\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__5\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__5\ : label is "linebuf_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__5\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__5\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__5\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__6\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__6\ : label is "linebuf_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__6\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__6\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__6\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_31_0_0__6\ : label is 7;
begin
  \tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0\ <= \^tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0\;
  \tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0\ <= \^tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0\;
\q0[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => ram_reg_0_15_0_0_n_0,
      I1 => \^tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0\,
      I2 => \^tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0\,
      I3 => ram_reg_0_31_0_0_n_0,
      O => q00(0)
    );
\q0[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__0_n_0\,
      I1 => \^tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0\,
      I2 => \^tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0\,
      I3 => \ram_reg_0_31_0_0__0_n_0\,
      O => q00(1)
    );
\q0[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__1_n_0\,
      I1 => \^tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0\,
      I2 => \^tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0\,
      I3 => \ram_reg_0_31_0_0__1_n_0\,
      O => q00(2)
    );
\q0[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__2_n_0\,
      I1 => \^tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0\,
      I2 => \^tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0\,
      I3 => \ram_reg_0_31_0_0__2_n_0\,
      O => q00(3)
    );
\q0[4]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__3_n_0\,
      I1 => \^tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0\,
      I2 => \^tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0\,
      I3 => \ram_reg_0_31_0_0__3_n_0\,
      O => q00(4)
    );
\q0[5]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__4_n_0\,
      I1 => \^tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0\,
      I2 => \^tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0\,
      I3 => \ram_reg_0_31_0_0__4_n_0\,
      O => q00(5)
    );
\q0[6]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__5_n_0\,
      I1 => \^tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0\,
      I2 => \^tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0\,
      I3 => \ram_reg_0_31_0_0__5_n_0\,
      O => q00(6)
    );
\q0[7]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_n_0\,
      I1 => \^tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0\,
      I2 => \^tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0\,
      I3 => \ram_reg_0_31_0_0__6_n_0\,
      O => q00(7)
    );
\q0[7]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCAAAAAA0CAAAAA"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => P(5),
      I2 => trunc_ln31_1_reg_1172(1),
      I3 => trunc_ln31_1_reg_1172(0),
      I4 => and_ln40_reg_1145_pp0_iter12_reg,
      I5 => \q0_reg[0]_0\(5),
      O => \^tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => Q(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => Q(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => Q(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => Q(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => Q(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => Q(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => Q(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => Q(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__5_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__5_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__5_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__5_n_0\,
      A4 => '0',
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(0),
      O => ram_reg_0_15_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__5_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__5_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__5_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__5_n_0\,
      A4 => '0',
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(1),
      O => \ram_reg_0_15_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__5_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__5_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__5_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__5_n_0\,
      A4 => '0',
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(2),
      O => \ram_reg_0_15_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__5_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__5_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__5_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__5_n_0\,
      A4 => '0',
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(3),
      O => \ram_reg_0_15_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__5_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__5_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__5_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__5_n_0\,
      A4 => '0',
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(4),
      O => \ram_reg_0_15_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__5_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__5_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__5_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__5_n_0\,
      A4 => '0',
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(5),
      O => \ram_reg_0_15_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__5_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__5_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__5_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__5_n_0\,
      A4 => '0',
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(6),
      O => \ram_reg_0_15_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__5_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__5_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__5_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__5_n_0\,
      A4 => '0',
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(7),
      O => \ram_reg_0_15_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__5_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__5_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__5_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__5_n_0\,
      A4 => \^tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0\,
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(0),
      O => ram_reg_0_31_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__5_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__5_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__5_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__5_n_0\,
      A4 => \^tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0\,
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(1),
      O => \ram_reg_0_31_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__5_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__5_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__5_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__5_n_0\,
      A4 => \^tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0\,
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(2),
      O => \ram_reg_0_31_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__5_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__5_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__5_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__5_n_0\,
      A4 => \^tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0\,
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(3),
      O => \ram_reg_0_31_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__5_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__5_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__5_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__5_n_0\,
      A4 => \^tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0\,
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(4),
      O => \ram_reg_0_31_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__5_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__5_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__5_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__5_n_0\,
      A4 => \^tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0\,
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(5),
      O => \ram_reg_0_31_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__5_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__5_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__5_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__5_n_0\,
      A4 => \^tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0\,
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(6),
      O => \ram_reg_0_31_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__5_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__5_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__5_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__5_n_0\,
      A4 => \^tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0\,
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(7),
      O => \ram_reg_0_31_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_31_0_0_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCAAAAAA0CAAAAA"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_0\,
      I1 => P(0),
      I2 => trunc_ln31_1_reg_1172(1),
      I3 => trunc_ln31_1_reg_1172(0),
      I4 => and_ln40_reg_1145_pp0_iter12_reg,
      I5 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_31_0_0_i_2__5_n_0\
    );
\ram_reg_0_31_0_0_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCAAAAAA0CAAAAA"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_1\,
      I1 => P(1),
      I2 => trunc_ln31_1_reg_1172(1),
      I3 => trunc_ln31_1_reg_1172(0),
      I4 => and_ln40_reg_1145_pp0_iter12_reg,
      I5 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_31_0_0_i_3__5_n_0\
    );
\ram_reg_0_31_0_0_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCAAAAAA0CAAAAA"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_2\,
      I1 => P(2),
      I2 => trunc_ln31_1_reg_1172(1),
      I3 => trunc_ln31_1_reg_1172(0),
      I4 => and_ln40_reg_1145_pp0_iter12_reg,
      I5 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_31_0_0_i_4__5_n_0\
    );
\ram_reg_0_31_0_0_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCAAAAAA0CAAAAA"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_3\,
      I1 => P(3),
      I2 => trunc_ln31_1_reg_1172(1),
      I3 => trunc_ln31_1_reg_1172(0),
      I4 => and_ln40_reg_1145_pp0_iter12_reg,
      I5 => \q0_reg[0]_0\(3),
      O => \ram_reg_0_31_0_0_i_5__5_n_0\
    );
\ram_reg_0_31_0_0_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCAAAAAA0CAAAAA"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => P(4),
      I2 => trunc_ln31_1_reg_1172(1),
      I3 => trunc_ln31_1_reg_1172(0),
      I4 => and_ln40_reg_1145_pp0_iter12_reg,
      I5 => \q0_reg[0]_0\(4),
      O => \^tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_4 is
  port (
    tmp_11_reg_1184_reg : out STD_LOGIC;
    tmp_11_reg_1184_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    gmem0_addr_read_reg_1154_pp0_iter12_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[6]_0\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ram_reg_0_15_0_0__6_0\ : in STD_LOGIC;
    trunc_ln31_1_reg_1172 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    and_ln40_reg_1145_pp0_iter12_reg : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ram_reg_0_15_0_0__6_1\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_2\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_3\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_4 : entity is "conv2d_edge_linebuf_3_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_4 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_2__7_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_3__7_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_4__7_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_5__7_n_0\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_0 : STD_LOGIC;
  signal \^tmp_11_reg_1184_reg\ : STD_LOGIC;
  signal \^tmp_11_reg_1184_reg_0\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 344;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "linebuf_7_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 32;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 42;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__0\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__0\ : label is "linebuf_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__0\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__0\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__0\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__1\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__1\ : label is "linebuf_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__1\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__1\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__1\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__2\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__2\ : label is "linebuf_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__2\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__2\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__2\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__3\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__3\ : label is "linebuf_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__3\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__3\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__3\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__4\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__4\ : label is "linebuf_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__4\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__4\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__4\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__5\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__5\ : label is "linebuf_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__5\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__5\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__5\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__6\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__6\ : label is "linebuf_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__6\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__6\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__6\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 344;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "linebuf_7_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 31;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__0\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__0\ : label is "linebuf_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__0\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__0\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__1\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__1\ : label is "linebuf_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__1\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__1\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__1\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__2\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__2\ : label is "linebuf_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__2\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__2\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__2\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__3\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__3\ : label is "linebuf_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__3\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__3\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__3\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__4\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__4\ : label is "linebuf_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__4\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__4\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__4\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__5\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__5\ : label is "linebuf_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__5\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__5\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__5\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__6\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__6\ : label is "linebuf_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__6\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__6\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__6\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_31_0_0__6\ : label is 7;
begin
  tmp_11_reg_1184_reg <= \^tmp_11_reg_1184_reg\;
  tmp_11_reg_1184_reg_0 <= \^tmp_11_reg_1184_reg_0\;
\q0[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => ram_reg_0_15_0_0_n_0,
      I1 => \^tmp_11_reg_1184_reg\,
      I2 => \^tmp_11_reg_1184_reg_0\,
      I3 => ram_reg_0_31_0_0_n_0,
      O => q00(0)
    );
\q0[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__0_n_0\,
      I1 => \^tmp_11_reg_1184_reg\,
      I2 => \^tmp_11_reg_1184_reg_0\,
      I3 => \ram_reg_0_31_0_0__0_n_0\,
      O => q00(1)
    );
\q0[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__1_n_0\,
      I1 => \^tmp_11_reg_1184_reg\,
      I2 => \^tmp_11_reg_1184_reg_0\,
      I3 => \ram_reg_0_31_0_0__1_n_0\,
      O => q00(2)
    );
\q0[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__2_n_0\,
      I1 => \^tmp_11_reg_1184_reg\,
      I2 => \^tmp_11_reg_1184_reg_0\,
      I3 => \ram_reg_0_31_0_0__2_n_0\,
      O => q00(3)
    );
\q0[4]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__3_n_0\,
      I1 => \^tmp_11_reg_1184_reg\,
      I2 => \^tmp_11_reg_1184_reg_0\,
      I3 => \ram_reg_0_31_0_0__3_n_0\,
      O => q00(4)
    );
\q0[5]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__4_n_0\,
      I1 => \^tmp_11_reg_1184_reg\,
      I2 => \^tmp_11_reg_1184_reg_0\,
      I3 => \ram_reg_0_31_0_0__4_n_0\,
      O => q00(5)
    );
\q0[6]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__5_n_0\,
      I1 => \^tmp_11_reg_1184_reg\,
      I2 => \^tmp_11_reg_1184_reg_0\,
      I3 => \ram_reg_0_31_0_0__5_n_0\,
      O => q00(6)
    );
\q0[7]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_n_0\,
      I1 => \^tmp_11_reg_1184_reg\,
      I2 => \^tmp_11_reg_1184_reg_0\,
      I3 => \ram_reg_0_31_0_0__6_n_0\,
      O => q00(7)
    );
\q0[7]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCACCCCC0CACCCC"
    )
        port map (
      I0 => P(5),
      I1 => \q0_reg[0]_2\,
      I2 => trunc_ln31_1_reg_1172(0),
      I3 => trunc_ln31_1_reg_1172(1),
      I4 => and_ln40_reg_1145_pp0_iter12_reg,
      I5 => \q0_reg[0]_0\(5),
      O => \^tmp_11_reg_1184_reg_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => Q(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => Q(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => Q(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => Q(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => Q(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => Q(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => Q(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => Q(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__7_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__7_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__7_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__7_n_0\,
      A4 => '0',
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(0),
      O => ram_reg_0_15_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__7_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__7_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__7_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__7_n_0\,
      A4 => '0',
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(1),
      O => \ram_reg_0_15_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__7_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__7_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__7_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__7_n_0\,
      A4 => '0',
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(2),
      O => \ram_reg_0_15_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__7_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__7_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__7_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__7_n_0\,
      A4 => '0',
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(3),
      O => \ram_reg_0_15_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__7_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__7_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__7_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__7_n_0\,
      A4 => '0',
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(4),
      O => \ram_reg_0_15_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__7_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__7_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__7_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__7_n_0\,
      A4 => '0',
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(5),
      O => \ram_reg_0_15_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__7_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__7_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__7_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__7_n_0\,
      A4 => '0',
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(6),
      O => \ram_reg_0_15_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__7_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__7_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__7_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__7_n_0\,
      A4 => '0',
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(7),
      O => \ram_reg_0_15_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__7_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__7_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__7_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__7_n_0\,
      A4 => \^tmp_11_reg_1184_reg\,
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(0),
      O => ram_reg_0_31_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__7_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__7_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__7_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__7_n_0\,
      A4 => \^tmp_11_reg_1184_reg\,
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(1),
      O => \ram_reg_0_31_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__7_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__7_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__7_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__7_n_0\,
      A4 => \^tmp_11_reg_1184_reg\,
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(2),
      O => \ram_reg_0_31_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__7_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__7_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__7_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__7_n_0\,
      A4 => \^tmp_11_reg_1184_reg\,
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(3),
      O => \ram_reg_0_31_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__7_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__7_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__7_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__7_n_0\,
      A4 => \^tmp_11_reg_1184_reg\,
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(4),
      O => \ram_reg_0_31_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__7_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__7_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__7_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__7_n_0\,
      A4 => \^tmp_11_reg_1184_reg\,
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(5),
      O => \ram_reg_0_31_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__7_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__7_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__7_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__7_n_0\,
      A4 => \^tmp_11_reg_1184_reg\,
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(6),
      O => \ram_reg_0_31_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__7_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__7_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__7_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__7_n_0\,
      A4 => \^tmp_11_reg_1184_reg\,
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(7),
      O => \ram_reg_0_31_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_31_0_0_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCACCCCC0CACCCC"
    )
        port map (
      I0 => P(0),
      I1 => \ram_reg_0_15_0_0__6_0\,
      I2 => trunc_ln31_1_reg_1172(0),
      I3 => trunc_ln31_1_reg_1172(1),
      I4 => and_ln40_reg_1145_pp0_iter12_reg,
      I5 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_31_0_0_i_2__7_n_0\
    );
\ram_reg_0_31_0_0_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCACCCCC0CACCCC"
    )
        port map (
      I0 => P(1),
      I1 => \ram_reg_0_15_0_0__6_1\,
      I2 => trunc_ln31_1_reg_1172(0),
      I3 => trunc_ln31_1_reg_1172(1),
      I4 => and_ln40_reg_1145_pp0_iter12_reg,
      I5 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_31_0_0_i_3__7_n_0\
    );
\ram_reg_0_31_0_0_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCACCCCC0CACCCC"
    )
        port map (
      I0 => P(2),
      I1 => \ram_reg_0_15_0_0__6_2\,
      I2 => trunc_ln31_1_reg_1172(0),
      I3 => trunc_ln31_1_reg_1172(1),
      I4 => and_ln40_reg_1145_pp0_iter12_reg,
      I5 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_31_0_0_i_4__7_n_0\
    );
\ram_reg_0_31_0_0_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCACCCCC0CACCCC"
    )
        port map (
      I0 => P(3),
      I1 => \ram_reg_0_15_0_0__6_3\,
      I2 => trunc_ln31_1_reg_1172(0),
      I3 => trunc_ln31_1_reg_1172(1),
      I4 => and_ln40_reg_1145_pp0_iter12_reg,
      I5 => \q0_reg[0]_0\(3),
      O => \ram_reg_0_31_0_0_i_5__7_n_0\
    );
\ram_reg_0_31_0_0_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCACCCCC0CACCCC"
    )
        port map (
      I0 => P(4),
      I1 => \q0_reg[0]_1\,
      I2 => trunc_ln31_1_reg_1172(0),
      I3 => trunc_ln31_1_reg_1172(1),
      I4 => and_ln40_reg_1145_pp0_iter12_reg,
      I5 => \q0_reg[0]_0\(4),
      O => \^tmp_11_reg_1184_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_5 is
  port (
    ap_enable_reg_pp0_iter13_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    gmem0_addr_read_reg_1154_pp0_iter12_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[6]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter13 : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ram_reg_0_15_0_0__6_0\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ram_reg_0_15_0_0__6_1\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_2\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_3\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    trunc_ln31_1_reg_1172 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    and_ln40_reg_1145_pp0_iter12_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_5 : entity is "conv2d_edge_linebuf_3_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_5 is
  signal address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ap_enable_reg_pp0_iter13_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_7__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_8__0_n_0\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_0 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 344;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "linebuf_8_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 32;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 42;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__0\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__0\ : label is "linebuf_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__0\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__0\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__0\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__1\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__1\ : label is "linebuf_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__1\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__1\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__1\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__2\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__2\ : label is "linebuf_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__2\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__2\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__2\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__3\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__3\ : label is "linebuf_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__3\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__3\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__3\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__4\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__4\ : label is "linebuf_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__4\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__4\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__4\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__5\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__5\ : label is "linebuf_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__5\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__5\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__5\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__6\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__6\ : label is "linebuf_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__6\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__6\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__6\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 344;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "linebuf_8_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 31;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__0\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__0\ : label is "linebuf_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__0\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__0\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__1\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__1\ : label is "linebuf_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__1\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__1\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__1\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__2\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__2\ : label is "linebuf_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__2\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__2\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__2\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__3\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__3\ : label is "linebuf_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__3\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__3\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__3\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__4\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__4\ : label is "linebuf_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__4\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__4\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__4\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__5\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__5\ : label is "linebuf_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__5\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__5\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__5\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__6\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__6\ : label is "linebuf_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__6\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__6\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__6\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_31_0_0__6\ : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_7__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__0\ : label is "soft_lutpair257";
begin
  ap_enable_reg_pp0_iter13_reg(1 downto 0) <= \^ap_enable_reg_pp0_iter13_reg\(1 downto 0);
\q0[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => ram_reg_0_15_0_0_n_0,
      I1 => \^ap_enable_reg_pp0_iter13_reg\(0),
      I2 => \^ap_enable_reg_pp0_iter13_reg\(1),
      I3 => ram_reg_0_31_0_0_n_0,
      O => q00(0)
    );
\q0[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__0_n_0\,
      I1 => \^ap_enable_reg_pp0_iter13_reg\(0),
      I2 => \^ap_enable_reg_pp0_iter13_reg\(1),
      I3 => \ram_reg_0_31_0_0__0_n_0\,
      O => q00(1)
    );
\q0[2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__1_n_0\,
      I1 => \^ap_enable_reg_pp0_iter13_reg\(0),
      I2 => \^ap_enable_reg_pp0_iter13_reg\(1),
      I3 => \ram_reg_0_31_0_0__1_n_0\,
      O => q00(2)
    );
\q0[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__2_n_0\,
      I1 => \^ap_enable_reg_pp0_iter13_reg\(0),
      I2 => \^ap_enable_reg_pp0_iter13_reg\(1),
      I3 => \ram_reg_0_31_0_0__2_n_0\,
      O => q00(3)
    );
\q0[4]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__3_n_0\,
      I1 => \^ap_enable_reg_pp0_iter13_reg\(0),
      I2 => \^ap_enable_reg_pp0_iter13_reg\(1),
      I3 => \ram_reg_0_31_0_0__3_n_0\,
      O => q00(4)
    );
\q0[5]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__4_n_0\,
      I1 => \^ap_enable_reg_pp0_iter13_reg\(0),
      I2 => \^ap_enable_reg_pp0_iter13_reg\(1),
      I3 => \ram_reg_0_31_0_0__4_n_0\,
      O => q00(5)
    );
\q0[6]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__5_n_0\,
      I1 => \^ap_enable_reg_pp0_iter13_reg\(0),
      I2 => \^ap_enable_reg_pp0_iter13_reg\(1),
      I3 => \ram_reg_0_31_0_0__5_n_0\,
      O => q00(6)
    );
\q0[7]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_n_0\,
      I1 => \^ap_enable_reg_pp0_iter13_reg\(0),
      I2 => \^ap_enable_reg_pp0_iter13_reg\(1),
      I3 => \ram_reg_0_31_0_0__6_n_0\,
      O => q00(7)
    );
\q0[7]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter13,
      I1 => \ram_reg_0_31_0_0_i_7__0_n_0\,
      I2 => P(5),
      I3 => \q0_reg[0]_2\,
      I4 => \ram_reg_0_31_0_0_i_8__0_n_0\,
      I5 => \q0_reg[0]_0\(5),
      O => \^ap_enable_reg_pp0_iter13_reg\(1)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => Q(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => Q(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => Q(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => Q(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => Q(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => Q(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => Q(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => Q(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(0),
      O => ram_reg_0_15_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(1),
      O => \ram_reg_0_15_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(2),
      O => \ram_reg_0_15_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(3),
      O => \ram_reg_0_15_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(4),
      O => \ram_reg_0_15_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(5),
      O => \ram_reg_0_15_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(6),
      O => \ram_reg_0_15_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(7),
      O => \ram_reg_0_15_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[6]_0\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1S
     port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => \^ap_enable_reg_pp0_iter13_reg\(0),
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(0),
      O => ram_reg_0_31_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => \^ap_enable_reg_pp0_iter13_reg\(0),
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(1),
      O => \ram_reg_0_31_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => \^ap_enable_reg_pp0_iter13_reg\(0),
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(2),
      O => \ram_reg_0_31_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => \^ap_enable_reg_pp0_iter13_reg\(0),
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(3),
      O => \ram_reg_0_31_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => \^ap_enable_reg_pp0_iter13_reg\(0),
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(4),
      O => \ram_reg_0_31_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => \^ap_enable_reg_pp0_iter13_reg\(0),
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(5),
      O => \ram_reg_0_31_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => \^ap_enable_reg_pp0_iter13_reg\(0),
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(6),
      O => \ram_reg_0_31_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => \^ap_enable_reg_pp0_iter13_reg\(0),
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(7),
      O => \ram_reg_0_31_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_31_0_0_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter13,
      I1 => \ram_reg_0_31_0_0_i_7__0_n_0\,
      I2 => P(0),
      I3 => \ram_reg_0_15_0_0__6_0\,
      I4 => \ram_reg_0_31_0_0_i_8__0_n_0\,
      I5 => \q0_reg[0]_0\(0),
      O => address0(0)
    );
\ram_reg_0_31_0_0_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter13,
      I1 => \ram_reg_0_31_0_0_i_7__0_n_0\,
      I2 => P(1),
      I3 => \ram_reg_0_15_0_0__6_1\,
      I4 => \ram_reg_0_31_0_0_i_8__0_n_0\,
      I5 => \q0_reg[0]_0\(1),
      O => address0(1)
    );
\ram_reg_0_31_0_0_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter13,
      I1 => \ram_reg_0_31_0_0_i_7__0_n_0\,
      I2 => P(2),
      I3 => \ram_reg_0_15_0_0__6_2\,
      I4 => \ram_reg_0_31_0_0_i_8__0_n_0\,
      I5 => \q0_reg[0]_0\(2),
      O => address0(2)
    );
\ram_reg_0_31_0_0_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter13,
      I1 => \ram_reg_0_31_0_0_i_7__0_n_0\,
      I2 => P(3),
      I3 => \ram_reg_0_15_0_0__6_3\,
      I4 => \ram_reg_0_31_0_0_i_8__0_n_0\,
      I5 => \q0_reg[0]_0\(3),
      O => address0(3)
    );
\ram_reg_0_31_0_0_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7800000F780"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter13,
      I1 => \ram_reg_0_31_0_0_i_7__0_n_0\,
      I2 => P(4),
      I3 => \q0_reg[0]_1\,
      I4 => \ram_reg_0_31_0_0_i_8__0_n_0\,
      I5 => \q0_reg[0]_0\(4),
      O => \^ap_enable_reg_pp0_iter13_reg\(0)
    );
\ram_reg_0_31_0_0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => trunc_ln31_1_reg_1172(1),
      I1 => trunc_ln31_1_reg_1172(0),
      I2 => and_ln40_reg_1145_pp0_iter12_reg,
      O => \ram_reg_0_31_0_0_i_7__0_n_0\
    );
\ram_reg_0_31_0_0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter13,
      I1 => and_ln40_reg_1145_pp0_iter12_reg,
      I2 => trunc_ln31_1_reg_1172(0),
      I3 => trunc_ln31_1_reg_1172(1),
      O => \ram_reg_0_31_0_0_i_8__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_RAM_AUTO_1R1W is
  port (
    \zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\ : out STD_LOGIC;
    \zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\ : out STD_LOGIC;
    \q1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    add_ln55_2_fu_883_p2 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_1\ : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q1_reg[6]_0\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    and_ln40_reg_1145_pp0_iter16_reg : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I164 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln55_2_reg_1385_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln55_2_reg_1385_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln55_2_reg_1385_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln55_2_reg_1385_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_RAM_AUTO_1R1W is
  signal \add_ln55_2_reg_1385[3]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1385[3]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1385[3]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1385[3]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1385[7]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1385[7]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1385[7]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1385[7]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1385_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1385_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_2_reg_1385_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_2_reg_1385_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_2_reg_1385_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1385_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_2_reg_1385_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_2_reg_1385_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_1\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_1\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_1\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_1\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_1\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_1\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_1\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_3__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_4__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_5__1_n_0\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_0 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_1 : STD_LOGIC;
  signal \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\ : STD_LOGIC;
  signal \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\ : STD_LOGIC;
  signal \NLW_add_ln55_2_reg_1385_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln55_2_reg_1385_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 344;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "linebuf_1_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 32;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 42;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__0\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__0\ : label is "linebuf_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__0\ : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__0\ : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__0\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__0\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__1\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__1\ : label is "linebuf_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__1\ : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__1\ : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__1\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__1\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__2\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__2\ : label is "linebuf_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__2\ : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__2\ : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__2\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__2\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__3\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__3\ : label is "linebuf_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__3\ : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__3\ : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__3\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__3\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__4\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__4\ : label is "linebuf_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__4\ : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__4\ : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__4\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__4\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__5\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__5\ : label is "linebuf_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__5\ : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__5\ : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__5\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__5\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__6\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__6\ : label is "linebuf_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__6\ : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__6\ : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__6\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__6\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 344;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "linebuf_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 31;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__0\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__0\ : label is "linebuf_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__0\ : label is "RAM_TDP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__0\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__0\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__1\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__1\ : label is "linebuf_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__1\ : label is "RAM_TDP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__1\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__1\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__2\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__2\ : label is "linebuf_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__2\ : label is "RAM_TDP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__2\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__2\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__3\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__3\ : label is "linebuf_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__3\ : label is "RAM_TDP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__3\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__3\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__4\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__4\ : label is "linebuf_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__4\ : label is "RAM_TDP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__4\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__4\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__5\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__5\ : label is "linebuf_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__5\ : label is "RAM_TDP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__5\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__5\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__6\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__6\ : label is "linebuf_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__6\ : label is "RAM_TDP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__6\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__6\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_31_0_0__6\ : label is 7;
begin
  \zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\ <= \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\;
  \zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\ <= \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\;
\add_ln55_2_reg_1385[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A655A6A5A65AA6AA"
    )
        port map (
      I0 => I164(3),
      I1 => \add_ln55_2_reg_1385_reg[7]\(3),
      I2 => \add_ln55_2_reg_1385_reg[3]\(1),
      I3 => \add_ln55_2_reg_1385_reg[3]\(0),
      I4 => \add_ln55_2_reg_1385_reg[7]_0\(3),
      I5 => \add_ln55_2_reg_1385_reg[7]_1\(3),
      O => \add_ln55_2_reg_1385[3]_i_6_n_0\
    );
\add_ln55_2_reg_1385[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A655A6A5A65AA6AA"
    )
        port map (
      I0 => I164(2),
      I1 => \add_ln55_2_reg_1385_reg[7]\(2),
      I2 => \add_ln55_2_reg_1385_reg[3]\(1),
      I3 => \add_ln55_2_reg_1385_reg[3]\(0),
      I4 => \add_ln55_2_reg_1385_reg[7]_0\(2),
      I5 => \add_ln55_2_reg_1385_reg[7]_1\(2),
      O => \add_ln55_2_reg_1385[3]_i_7_n_0\
    );
\add_ln55_2_reg_1385[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A655A6A5A65AA6AA"
    )
        port map (
      I0 => I164(1),
      I1 => \add_ln55_2_reg_1385_reg[7]\(1),
      I2 => \add_ln55_2_reg_1385_reg[3]\(1),
      I3 => \add_ln55_2_reg_1385_reg[3]\(0),
      I4 => \add_ln55_2_reg_1385_reg[7]_0\(1),
      I5 => \add_ln55_2_reg_1385_reg[7]_1\(1),
      O => \add_ln55_2_reg_1385[3]_i_8_n_0\
    );
\add_ln55_2_reg_1385[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A655A6A5A65AA6AA"
    )
        port map (
      I0 => I164(0),
      I1 => \add_ln55_2_reg_1385_reg[7]\(0),
      I2 => \add_ln55_2_reg_1385_reg[3]\(1),
      I3 => \add_ln55_2_reg_1385_reg[3]\(0),
      I4 => \add_ln55_2_reg_1385_reg[7]_0\(0),
      I5 => \add_ln55_2_reg_1385_reg[7]_1\(0),
      O => \add_ln55_2_reg_1385[3]_i_9_n_0\
    );
\add_ln55_2_reg_1385[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A655A6A5A65AA6AA"
    )
        port map (
      I0 => I164(7),
      I1 => \add_ln55_2_reg_1385_reg[7]\(7),
      I2 => \add_ln55_2_reg_1385_reg[3]\(1),
      I3 => \add_ln55_2_reg_1385_reg[3]\(0),
      I4 => \add_ln55_2_reg_1385_reg[7]_0\(7),
      I5 => \add_ln55_2_reg_1385_reg[7]_1\(7),
      O => \add_ln55_2_reg_1385[7]_i_6_n_0\
    );
\add_ln55_2_reg_1385[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A655A6A5A65AA6AA"
    )
        port map (
      I0 => I164(6),
      I1 => \add_ln55_2_reg_1385_reg[7]\(6),
      I2 => \add_ln55_2_reg_1385_reg[3]\(1),
      I3 => \add_ln55_2_reg_1385_reg[3]\(0),
      I4 => \add_ln55_2_reg_1385_reg[7]_0\(6),
      I5 => \add_ln55_2_reg_1385_reg[7]_1\(6),
      O => \add_ln55_2_reg_1385[7]_i_7_n_0\
    );
\add_ln55_2_reg_1385[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A655A6A5A65AA6AA"
    )
        port map (
      I0 => I164(5),
      I1 => \add_ln55_2_reg_1385_reg[7]\(5),
      I2 => \add_ln55_2_reg_1385_reg[3]\(1),
      I3 => \add_ln55_2_reg_1385_reg[3]\(0),
      I4 => \add_ln55_2_reg_1385_reg[7]_0\(5),
      I5 => \add_ln55_2_reg_1385_reg[7]_1\(5),
      O => \add_ln55_2_reg_1385[7]_i_8_n_0\
    );
\add_ln55_2_reg_1385[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A655A6A5A65AA6AA"
    )
        port map (
      I0 => I164(4),
      I1 => \add_ln55_2_reg_1385_reg[7]\(4),
      I2 => \add_ln55_2_reg_1385_reg[3]\(1),
      I3 => \add_ln55_2_reg_1385_reg[3]\(0),
      I4 => \add_ln55_2_reg_1385_reg[7]_0\(4),
      I5 => \add_ln55_2_reg_1385_reg[7]_1\(4),
      O => \add_ln55_2_reg_1385[7]_i_9_n_0\
    );
\add_ln55_2_reg_1385_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln55_2_reg_1385_reg[3]_i_1_n_0\,
      CO(2) => \add_ln55_2_reg_1385_reg[3]_i_1_n_1\,
      CO(1) => \add_ln55_2_reg_1385_reg[3]_i_1_n_2\,
      CO(0) => \add_ln55_2_reg_1385_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I164(3 downto 0),
      O(3 downto 0) => add_ln55_2_fu_883_p2(3 downto 0),
      S(3) => \add_ln55_2_reg_1385[3]_i_6_n_0\,
      S(2) => \add_ln55_2_reg_1385[3]_i_7_n_0\,
      S(1) => \add_ln55_2_reg_1385[3]_i_8_n_0\,
      S(0) => \add_ln55_2_reg_1385[3]_i_9_n_0\
    );
\add_ln55_2_reg_1385_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_2_reg_1385_reg[3]_i_1_n_0\,
      CO(3) => \add_ln55_2_reg_1385_reg[7]_i_1_n_0\,
      CO(2) => \add_ln55_2_reg_1385_reg[7]_i_1_n_1\,
      CO(1) => \add_ln55_2_reg_1385_reg[7]_i_1_n_2\,
      CO(0) => \add_ln55_2_reg_1385_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I164(7 downto 4),
      O(3 downto 0) => add_ln55_2_fu_883_p2(7 downto 4),
      S(3) => \add_ln55_2_reg_1385[7]_i_6_n_0\,
      S(2) => \add_ln55_2_reg_1385[7]_i_7_n_0\,
      S(1) => \add_ln55_2_reg_1385[7]_i_8_n_0\,
      S(0) => \add_ln55_2_reg_1385[7]_i_9_n_0\
    );
\add_ln55_2_reg_1385_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_2_reg_1385_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_add_ln55_2_reg_1385_reg[8]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => add_ln55_2_fu_883_p2(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_add_ln55_2_reg_1385_reg[8]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\q0[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => ram_reg_0_15_0_0_n_1,
      I1 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      I2 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\,
      I3 => ram_reg_0_31_0_0_n_1,
      O => q00(0)
    );
\q0[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__0_n_1\,
      I1 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      I2 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__0_n_1\,
      O => q00(1)
    );
\q0[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__1_n_1\,
      I1 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      I2 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__1_n_1\,
      O => q00(2)
    );
\q0[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__2_n_1\,
      I1 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      I2 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__2_n_1\,
      O => q00(3)
    );
\q0[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__3_n_1\,
      I1 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      I2 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__3_n_1\,
      O => q00(4)
    );
\q0[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__4_n_1\,
      I1 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      I2 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__4_n_1\,
      O => q00(5)
    );
\q0[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__5_n_1\,
      I1 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      I2 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__5_n_1\,
      O => q00(6)
    );
\q0[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_n_1\,
      I1 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      I2 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__6_n_1\,
      O => q00(7)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(0),
      Q => \q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(1),
      Q => \q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(2),
      Q => \q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(3),
      Q => \q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(4),
      Q => \q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(5),
      Q => \q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(6),
      Q => \q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(7),
      Q => \q0_reg[7]_0\(7),
      R => '0'
    );
\q1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => ram_reg_0_15_0_0_n_0,
      I1 => \q1_reg[0]_0\(4),
      I2 => \q1_reg[0]_0\(5),
      I3 => ram_reg_0_31_0_0_n_0,
      O => q10(0)
    );
\q1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__0_n_0\,
      I1 => \q1_reg[0]_0\(4),
      I2 => \q1_reg[0]_0\(5),
      I3 => \ram_reg_0_31_0_0__0_n_0\,
      O => q10(1)
    );
\q1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__1_n_0\,
      I1 => \q1_reg[0]_0\(4),
      I2 => \q1_reg[0]_0\(5),
      I3 => \ram_reg_0_31_0_0__1_n_0\,
      O => q10(2)
    );
\q1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__2_n_0\,
      I1 => \q1_reg[0]_0\(4),
      I2 => \q1_reg[0]_0\(5),
      I3 => \ram_reg_0_31_0_0__2_n_0\,
      O => q10(3)
    );
\q1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__3_n_0\,
      I1 => \q1_reg[0]_0\(4),
      I2 => \q1_reg[0]_0\(5),
      I3 => \ram_reg_0_31_0_0__3_n_0\,
      O => q10(4)
    );
\q1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__4_n_0\,
      I1 => \q1_reg[0]_0\(4),
      I2 => \q1_reg[0]_0\(5),
      I3 => \ram_reg_0_31_0_0__4_n_0\,
      O => q10(5)
    );
\q1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__5_n_0\,
      I1 => \q1_reg[0]_0\(4),
      I2 => \q1_reg[0]_0\(5),
      I3 => \ram_reg_0_31_0_0__5_n_0\,
      O => q10(6)
    );
\q1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_n_0\,
      I1 => \q1_reg[0]_0\(4),
      I2 => \q1_reg[0]_0\(5),
      I3 => \ram_reg_0_31_0_0__6_n_0\,
      O => q10(7)
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => \q1_reg[7]_0\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => \q1_reg[7]_0\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => \q1_reg[7]_0\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => \q1_reg[7]_0\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => \q1_reg[7]_0\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => \q1_reg[7]_0\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => \q1_reg[7]_0\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => \q1_reg[7]_0\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__1_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__1_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__1_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__1_n_0\,
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_0,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => \q1_reg[6]_0\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__1_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__1_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__1_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__1_n_0\,
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[6]_0\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__1_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__1_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__1_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__1_n_0\,
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[6]_0\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__1_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__1_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__1_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__1_n_0\,
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[6]_0\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__1_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__1_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__1_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__1_n_0\,
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[6]_0\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__1_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__1_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__1_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__1_n_0\,
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[6]_0\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__1_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__1_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__1_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__1_n_0\,
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[6]_0\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__1_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__1_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__1_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__1_n_0\,
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[6]_0\
    );
\ram_reg_0_15_0_0_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \q0_reg[0]_0\(5),
      I1 => \q0_reg[0]_1\(1),
      I2 => and_ln40_reg_1145_pp0_iter16_reg,
      I3 => \q0_reg[0]_1\(0),
      I4 => \q0_reg[0]_2\(5),
      O => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__1_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__1_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__1_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__1_n_0\,
      A4 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_0,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => \q1_reg[0]_0\(4),
      SPO => ram_reg_0_31_0_0_n_1,
      WCLK => ap_clk,
      WE => \q1_reg[7]_1\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__1_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__1_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__1_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__1_n_0\,
      A4 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => \q1_reg[0]_0\(4),
      SPO => \ram_reg_0_31_0_0__0_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[7]_1\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__1_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__1_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__1_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__1_n_0\,
      A4 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => \q1_reg[0]_0\(4),
      SPO => \ram_reg_0_31_0_0__1_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[7]_1\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__1_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__1_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__1_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__1_n_0\,
      A4 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => \q1_reg[0]_0\(4),
      SPO => \ram_reg_0_31_0_0__2_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[7]_1\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__1_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__1_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__1_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__1_n_0\,
      A4 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => \q1_reg[0]_0\(4),
      SPO => \ram_reg_0_31_0_0__3_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[7]_1\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__1_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__1_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__1_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__1_n_0\,
      A4 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => \q1_reg[0]_0\(4),
      SPO => \ram_reg_0_31_0_0__4_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[7]_1\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__1_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__1_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__1_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__1_n_0\,
      A4 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => \q1_reg[0]_0\(4),
      SPO => \ram_reg_0_31_0_0__5_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[7]_1\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__1_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__1_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__1_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__1_n_0\,
      A4 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => \q1_reg[0]_0\(4),
      SPO => \ram_reg_0_31_0_0__6_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[7]_1\
    );
\ram_reg_0_31_0_0_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \q0_reg[0]_0\(0),
      I1 => \q0_reg[0]_1\(1),
      I2 => and_ln40_reg_1145_pp0_iter16_reg,
      I3 => \q0_reg[0]_1\(0),
      I4 => \q0_reg[0]_2\(0),
      O => \ram_reg_0_31_0_0_i_2__1_n_0\
    );
\ram_reg_0_31_0_0_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\(1),
      I2 => and_ln40_reg_1145_pp0_iter16_reg,
      I3 => \q0_reg[0]_1\(0),
      I4 => \q0_reg[0]_2\(1),
      O => \ram_reg_0_31_0_0_i_3__1_n_0\
    );
\ram_reg_0_31_0_0_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \q0_reg[0]_0\(2),
      I1 => \q0_reg[0]_1\(1),
      I2 => and_ln40_reg_1145_pp0_iter16_reg,
      I3 => \q0_reg[0]_1\(0),
      I4 => \q0_reg[0]_2\(2),
      O => \ram_reg_0_31_0_0_i_4__1_n_0\
    );
\ram_reg_0_31_0_0_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \q0_reg[0]_0\(3),
      I1 => \q0_reg[0]_1\(1),
      I2 => and_ln40_reg_1145_pp0_iter16_reg,
      I3 => \q0_reg[0]_1\(0),
      I4 => \q0_reg[0]_2\(3),
      O => \ram_reg_0_31_0_0_i_5__1_n_0\
    );
\ram_reg_0_31_0_0_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \q0_reg[0]_0\(4),
      I1 => \q0_reg[0]_1\(1),
      I2 => and_ln40_reg_1145_pp0_iter16_reg,
      I3 => \q0_reg[0]_1\(0),
      I4 => \q0_reg[0]_2\(4),
      O => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_RAM_AUTO_1R1W_0 is
  port (
    \linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4]\ : out STD_LOGIC;
    \linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5]\ : out STD_LOGIC;
    \q1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_1\ : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q1_reg[6]_0\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    and_ln40_reg_1145_pp0_iter16_reg : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_RAM_AUTO_1R1W_0 : entity is "conv2d_edge_linebuf_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_RAM_AUTO_1R1W_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_RAM_AUTO_1R1W_0 is
  signal \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4]\ : STD_LOGIC;
  signal \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5]\ : STD_LOGIC;
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_1\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_1\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_1\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_1\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_1\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_1\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_1\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_3__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_4__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_5__0_n_0\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_0 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 344;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "linebuf_2_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 32;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 42;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__0\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__0\ : label is "linebuf_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__0\ : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__0\ : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__0\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__0\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__1\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__1\ : label is "linebuf_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__1\ : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__1\ : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__1\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__1\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__2\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__2\ : label is "linebuf_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__2\ : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__2\ : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__2\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__2\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__3\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__3\ : label is "linebuf_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__3\ : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__3\ : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__3\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__3\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__4\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__4\ : label is "linebuf_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__4\ : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__4\ : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__4\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__4\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__5\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__5\ : label is "linebuf_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__5\ : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__5\ : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__5\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__5\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__6\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__6\ : label is "linebuf_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__6\ : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__6\ : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__6\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__6\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 344;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "linebuf_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 31;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__0\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__0\ : label is "linebuf_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__0\ : label is "RAM_TDP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__0\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__0\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__1\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__1\ : label is "linebuf_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__1\ : label is "RAM_TDP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__1\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__1\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__2\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__2\ : label is "linebuf_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__2\ : label is "RAM_TDP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__2\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__2\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__3\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__3\ : label is "linebuf_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__3\ : label is "RAM_TDP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__3\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__3\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__4\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__4\ : label is "linebuf_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__4\ : label is "RAM_TDP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__4\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__4\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__5\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__5\ : label is "linebuf_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__5\ : label is "RAM_TDP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__5\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__5\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__6\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__6\ : label is "linebuf_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__6\ : label is "RAM_TDP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__6\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__6\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_31_0_0__6\ : label is 7;
begin
  \linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4]\ <= \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4]\;
  \linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5]\ <= \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5]\;
\q0[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => ram_reg_0_15_0_0_n_1,
      I1 => \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4]\,
      I2 => \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5]\,
      I3 => ram_reg_0_31_0_0_n_1,
      O => q00(0)
    );
\q0[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__0_n_1\,
      I1 => \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4]\,
      I2 => \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__0_n_1\,
      O => q00(1)
    );
\q0[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__1_n_1\,
      I1 => \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4]\,
      I2 => \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__1_n_1\,
      O => q00(2)
    );
\q0[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__2_n_1\,
      I1 => \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4]\,
      I2 => \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__2_n_1\,
      O => q00(3)
    );
\q0[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__3_n_1\,
      I1 => \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4]\,
      I2 => \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__3_n_1\,
      O => q00(4)
    );
\q0[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__4_n_1\,
      I1 => \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4]\,
      I2 => \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__4_n_1\,
      O => q00(5)
    );
\q0[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__5_n_1\,
      I1 => \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4]\,
      I2 => \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__5_n_1\,
      O => q00(6)
    );
\q0[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_n_1\,
      I1 => \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4]\,
      I2 => \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__6_n_1\,
      O => q00(7)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(0),
      Q => \q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(1),
      Q => \q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(2),
      Q => \q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(3),
      Q => \q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(4),
      Q => \q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(5),
      Q => \q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(6),
      Q => \q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(7),
      Q => \q0_reg[7]_0\(7),
      R => '0'
    );
\q1[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => ram_reg_0_15_0_0_n_0,
      I1 => \q1_reg[0]_0\(4),
      I2 => \q1_reg[0]_0\(5),
      I3 => ram_reg_0_31_0_0_n_0,
      O => q10(0)
    );
\q1[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__0_n_0\,
      I1 => \q1_reg[0]_0\(4),
      I2 => \q1_reg[0]_0\(5),
      I3 => \ram_reg_0_31_0_0__0_n_0\,
      O => q10(1)
    );
\q1[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__1_n_0\,
      I1 => \q1_reg[0]_0\(4),
      I2 => \q1_reg[0]_0\(5),
      I3 => \ram_reg_0_31_0_0__1_n_0\,
      O => q10(2)
    );
\q1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__2_n_0\,
      I1 => \q1_reg[0]_0\(4),
      I2 => \q1_reg[0]_0\(5),
      I3 => \ram_reg_0_31_0_0__2_n_0\,
      O => q10(3)
    );
\q1[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__3_n_0\,
      I1 => \q1_reg[0]_0\(4),
      I2 => \q1_reg[0]_0\(5),
      I3 => \ram_reg_0_31_0_0__3_n_0\,
      O => q10(4)
    );
\q1[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__4_n_0\,
      I1 => \q1_reg[0]_0\(4),
      I2 => \q1_reg[0]_0\(5),
      I3 => \ram_reg_0_31_0_0__4_n_0\,
      O => q10(5)
    );
\q1[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__5_n_0\,
      I1 => \q1_reg[0]_0\(4),
      I2 => \q1_reg[0]_0\(5),
      I3 => \ram_reg_0_31_0_0__5_n_0\,
      O => q10(6)
    );
\q1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_n_0\,
      I1 => \q1_reg[0]_0\(4),
      I2 => \q1_reg[0]_0\(5),
      I3 => \ram_reg_0_31_0_0__6_n_0\,
      O => q10(7)
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => \q1_reg[7]_0\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => \q1_reg[7]_0\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => \q1_reg[7]_0\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => \q1_reg[7]_0\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => \q1_reg[7]_0\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => \q1_reg[7]_0\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => \q1_reg[7]_0\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => \q1_reg[7]_0\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__0_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__0_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__0_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__0_n_0\,
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_0,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => \q1_reg[6]_0\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__0_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__0_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__0_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__0_n_0\,
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[6]_0\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__0_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__0_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__0_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__0_n_0\,
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[6]_0\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__0_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__0_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__0_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__0_n_0\,
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[6]_0\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__0_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__0_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__0_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__0_n_0\,
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[6]_0\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__0_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__0_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__0_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__0_n_0\,
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[6]_0\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__0_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__0_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__0_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__0_n_0\,
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[6]_0\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_31_0_0_i_2__0_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__0_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__0_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__0_n_0\,
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[6]_0\
    );
\ram_reg_0_15_0_0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => \q0_reg[0]_0\(5),
      I1 => \q0_reg[0]_1\(1),
      I2 => and_ln40_reg_1145_pp0_iter16_reg,
      I3 => \q0_reg[0]_1\(0),
      I4 => \q0_reg[0]_2\(5),
      O => \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__0_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__0_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__0_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__0_n_0\,
      A4 => \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4]\,
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_0,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => \q1_reg[0]_0\(4),
      SPO => ram_reg_0_31_0_0_n_1,
      WCLK => ap_clk,
      WE => \q1_reg[7]_1\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__0_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__0_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__0_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__0_n_0\,
      A4 => \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4]\,
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => \q1_reg[0]_0\(4),
      SPO => \ram_reg_0_31_0_0__0_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[7]_1\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__0_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__0_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__0_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__0_n_0\,
      A4 => \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4]\,
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => \q1_reg[0]_0\(4),
      SPO => \ram_reg_0_31_0_0__1_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[7]_1\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__0_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__0_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__0_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__0_n_0\,
      A4 => \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4]\,
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => \q1_reg[0]_0\(4),
      SPO => \ram_reg_0_31_0_0__2_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[7]_1\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__0_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__0_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__0_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__0_n_0\,
      A4 => \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4]\,
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => \q1_reg[0]_0\(4),
      SPO => \ram_reg_0_31_0_0__3_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[7]_1\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__0_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__0_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__0_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__0_n_0\,
      A4 => \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4]\,
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => \q1_reg[0]_0\(4),
      SPO => \ram_reg_0_31_0_0__4_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[7]_1\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__0_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__0_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__0_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__0_n_0\,
      A4 => \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4]\,
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => \q1_reg[0]_0\(4),
      SPO => \ram_reg_0_31_0_0__5_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[7]_1\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => \ram_reg_0_31_0_0_i_2__0_n_0\,
      A1 => \ram_reg_0_31_0_0_i_3__0_n_0\,
      A2 => \ram_reg_0_31_0_0_i_4__0_n_0\,
      A3 => \ram_reg_0_31_0_0_i_5__0_n_0\,
      A4 => \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4]\,
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => \q1_reg[0]_0\(4),
      SPO => \ram_reg_0_31_0_0__6_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[7]_1\
    );
\ram_reg_0_31_0_0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => \q0_reg[0]_0\(0),
      I1 => \q0_reg[0]_1\(1),
      I2 => and_ln40_reg_1145_pp0_iter16_reg,
      I3 => \q0_reg[0]_1\(0),
      I4 => \q0_reg[0]_2\(0),
      O => \ram_reg_0_31_0_0_i_2__0_n_0\
    );
\ram_reg_0_31_0_0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\(1),
      I2 => and_ln40_reg_1145_pp0_iter16_reg,
      I3 => \q0_reg[0]_1\(0),
      I4 => \q0_reg[0]_2\(1),
      O => \ram_reg_0_31_0_0_i_3__0_n_0\
    );
\ram_reg_0_31_0_0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => \q0_reg[0]_0\(2),
      I1 => \q0_reg[0]_1\(1),
      I2 => and_ln40_reg_1145_pp0_iter16_reg,
      I3 => \q0_reg[0]_1\(0),
      I4 => \q0_reg[0]_2\(2),
      O => \ram_reg_0_31_0_0_i_4__0_n_0\
    );
\ram_reg_0_31_0_0_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => \q0_reg[0]_0\(3),
      I1 => \q0_reg[0]_1\(1),
      I2 => and_ln40_reg_1145_pp0_iter16_reg,
      I3 => \q0_reg[0]_1\(0),
      I4 => \q0_reg[0]_2\(3),
      O => \ram_reg_0_31_0_0_i_5__0_n_0\
    );
\ram_reg_0_31_0_0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => \q0_reg[0]_0\(4),
      I1 => \q0_reg[0]_1\(1),
      I2 => and_ln40_reg_1145_pp0_iter16_reg,
      I3 => \q0_reg[0]_1\(0),
      I4 => \q0_reg[0]_2\(4),
      O => \^linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_RAM_AUTO_1R1W_6 is
  port (
    \zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\ : out STD_LOGIC;
    \zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\ : out STD_LOGIC;
    \q1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_1\ : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q1_reg[6]_0\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    and_ln40_reg_1145_pp0_iter16_reg : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_RAM_AUTO_1R1W_6 : entity is "conv2d_edge_linebuf_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_RAM_AUTO_1R1W_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_RAM_AUTO_1R1W_6 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_1\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_1\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_1\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_1\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_1\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_1\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_1\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_i_2_n_0 : STD_LOGIC;
  signal ram_reg_0_31_0_0_i_3_n_0 : STD_LOGIC;
  signal ram_reg_0_31_0_0_i_4_n_0 : STD_LOGIC;
  signal ram_reg_0_31_0_0_i_5_n_0 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_0 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_1 : STD_LOGIC;
  signal \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\ : STD_LOGIC;
  signal \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 344;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "linebuf_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 32;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 42;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__0\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__0\ : label is "linebuf_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__0\ : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__0\ : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__0\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__0\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__1\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__1\ : label is "linebuf_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__1\ : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__1\ : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__1\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__1\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__2\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__2\ : label is "linebuf_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__2\ : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__2\ : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__2\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__2\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__3\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__3\ : label is "linebuf_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__3\ : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__3\ : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__3\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__3\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__4\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__4\ : label is "linebuf_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__4\ : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__4\ : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__4\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__4\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__5\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__5\ : label is "linebuf_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__5\ : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__5\ : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__5\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__5\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__6\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__6\ : label is "linebuf_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__6\ : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__6\ : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__6\ : label is 32;
  attribute ram_addr_end of \ram_reg_0_15_0_0__6\ : label is 42;
  attribute ram_offset of \ram_reg_0_15_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 344;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "linebuf_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 31;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__0\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__0\ : label is "linebuf_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__0\ : label is "RAM_TDP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__0\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__0\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__1\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__1\ : label is "linebuf_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__1\ : label is "RAM_TDP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__1\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__1\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__2\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__2\ : label is "linebuf_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__2\ : label is "RAM_TDP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__2\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__2\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__3\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__3\ : label is "linebuf_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__3\ : label is "RAM_TDP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__3\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__3\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__4\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__4\ : label is "linebuf_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__4\ : label is "RAM_TDP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__4\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__4\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__5\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__5\ : label is "linebuf_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__5\ : label is "RAM_TDP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__5\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__5\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__6\ : label is 344;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__6\ : label is "linebuf_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__6\ : label is "RAM_TDP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__6\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_31_0_0__6\ : label is 31;
  attribute ram_offset of \ram_reg_0_31_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_31_0_0__6\ : label is 7;
begin
  \zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\ <= \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\;
  \zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\ <= \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\;
\q0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => ram_reg_0_15_0_0_n_1,
      I1 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      I2 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\,
      I3 => ram_reg_0_31_0_0_n_1,
      O => q00(0)
    );
\q0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__0_n_1\,
      I1 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      I2 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__0_n_1\,
      O => q00(1)
    );
\q0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__1_n_1\,
      I1 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      I2 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__1_n_1\,
      O => q00(2)
    );
\q0[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__2_n_1\,
      I1 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      I2 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__2_n_1\,
      O => q00(3)
    );
\q0[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__3_n_1\,
      I1 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      I2 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__3_n_1\,
      O => q00(4)
    );
\q0[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__4_n_1\,
      I1 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      I2 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__4_n_1\,
      O => q00(5)
    );
\q0[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__5_n_1\,
      I1 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      I2 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__5_n_1\,
      O => q00(6)
    );
\q0[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_n_1\,
      I1 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      I2 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\,
      I3 => \ram_reg_0_31_0_0__6_n_1\,
      O => q00(7)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(0),
      Q => \q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(1),
      Q => \q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(2),
      Q => \q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(3),
      Q => \q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(4),
      Q => \q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(5),
      Q => \q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(6),
      Q => \q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(7),
      Q => \q0_reg[7]_0\(7),
      R => '0'
    );
\q1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => ram_reg_0_15_0_0_n_0,
      I1 => \q1_reg[0]_0\(4),
      I2 => \q1_reg[0]_0\(5),
      I3 => ram_reg_0_31_0_0_n_0,
      O => q10(0)
    );
\q1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__0_n_0\,
      I1 => \q1_reg[0]_0\(4),
      I2 => \q1_reg[0]_0\(5),
      I3 => \ram_reg_0_31_0_0__0_n_0\,
      O => q10(1)
    );
\q1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__1_n_0\,
      I1 => \q1_reg[0]_0\(4),
      I2 => \q1_reg[0]_0\(5),
      I3 => \ram_reg_0_31_0_0__1_n_0\,
      O => q10(2)
    );
\q1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__2_n_0\,
      I1 => \q1_reg[0]_0\(4),
      I2 => \q1_reg[0]_0\(5),
      I3 => \ram_reg_0_31_0_0__2_n_0\,
      O => q10(3)
    );
\q1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__3_n_0\,
      I1 => \q1_reg[0]_0\(4),
      I2 => \q1_reg[0]_0\(5),
      I3 => \ram_reg_0_31_0_0__3_n_0\,
      O => q10(4)
    );
\q1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__4_n_0\,
      I1 => \q1_reg[0]_0\(4),
      I2 => \q1_reg[0]_0\(5),
      I3 => \ram_reg_0_31_0_0__4_n_0\,
      O => q10(5)
    );
\q1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__5_n_0\,
      I1 => \q1_reg[0]_0\(4),
      I2 => \q1_reg[0]_0\(5),
      I3 => \ram_reg_0_31_0_0__5_n_0\,
      O => q10(6)
    );
\q1[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_n_0\,
      I1 => \q1_reg[0]_0\(4),
      I2 => \q1_reg[0]_0\(5),
      I3 => \ram_reg_0_31_0_0__6_n_0\,
      O => q10(7)
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => \q1_reg[7]_0\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => \q1_reg[7]_0\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => \q1_reg[7]_0\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => \q1_reg[7]_0\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => \q1_reg[7]_0\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => \q1_reg[7]_0\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => \q1_reg[7]_0\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => \q1_reg[7]_0\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ram_reg_0_31_0_0_i_2_n_0,
      A1 => ram_reg_0_31_0_0_i_3_n_0,
      A2 => ram_reg_0_31_0_0_i_4_n_0,
      A3 => ram_reg_0_31_0_0_i_5_n_0,
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_0,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => \q1_reg[6]_0\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ram_reg_0_31_0_0_i_2_n_0,
      A1 => ram_reg_0_31_0_0_i_3_n_0,
      A2 => ram_reg_0_31_0_0_i_4_n_0,
      A3 => ram_reg_0_31_0_0_i_5_n_0,
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[6]_0\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ram_reg_0_31_0_0_i_2_n_0,
      A1 => ram_reg_0_31_0_0_i_3_n_0,
      A2 => ram_reg_0_31_0_0_i_4_n_0,
      A3 => ram_reg_0_31_0_0_i_5_n_0,
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[6]_0\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ram_reg_0_31_0_0_i_2_n_0,
      A1 => ram_reg_0_31_0_0_i_3_n_0,
      A2 => ram_reg_0_31_0_0_i_4_n_0,
      A3 => ram_reg_0_31_0_0_i_5_n_0,
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[6]_0\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ram_reg_0_31_0_0_i_2_n_0,
      A1 => ram_reg_0_31_0_0_i_3_n_0,
      A2 => ram_reg_0_31_0_0_i_4_n_0,
      A3 => ram_reg_0_31_0_0_i_5_n_0,
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[6]_0\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ram_reg_0_31_0_0_i_2_n_0,
      A1 => ram_reg_0_31_0_0_i_3_n_0,
      A2 => ram_reg_0_31_0_0_i_4_n_0,
      A3 => ram_reg_0_31_0_0_i_5_n_0,
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[6]_0\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ram_reg_0_31_0_0_i_2_n_0,
      A1 => ram_reg_0_31_0_0_i_3_n_0,
      A2 => ram_reg_0_31_0_0_i_4_n_0,
      A3 => ram_reg_0_31_0_0_i_5_n_0,
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[6]_0\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ram_reg_0_31_0_0_i_2_n_0,
      A1 => ram_reg_0_31_0_0_i_3_n_0,
      A2 => ram_reg_0_31_0_0_i_4_n_0,
      A3 => ram_reg_0_31_0_0_i_5_n_0,
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[6]_0\
    );
ram_reg_0_15_0_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \q0_reg[0]_0\(5),
      I1 => and_ln40_reg_1145_pp0_iter16_reg,
      I2 => \q0_reg[0]_1\(0),
      I3 => \q0_reg[0]_1\(1),
      I4 => \q0_reg[0]_2\(5),
      O => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ram_reg_0_31_0_0_i_2_n_0,
      A1 => ram_reg_0_31_0_0_i_3_n_0,
      A2 => ram_reg_0_31_0_0_i_4_n_0,
      A3 => ram_reg_0_31_0_0_i_5_n_0,
      A4 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_0,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => \q1_reg[0]_0\(4),
      SPO => ram_reg_0_31_0_0_n_1,
      WCLK => ap_clk,
      WE => \q1_reg[7]_1\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ram_reg_0_31_0_0_i_2_n_0,
      A1 => ram_reg_0_31_0_0_i_3_n_0,
      A2 => ram_reg_0_31_0_0_i_4_n_0,
      A3 => ram_reg_0_31_0_0_i_5_n_0,
      A4 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => \q1_reg[0]_0\(4),
      SPO => \ram_reg_0_31_0_0__0_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[7]_1\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ram_reg_0_31_0_0_i_2_n_0,
      A1 => ram_reg_0_31_0_0_i_3_n_0,
      A2 => ram_reg_0_31_0_0_i_4_n_0,
      A3 => ram_reg_0_31_0_0_i_5_n_0,
      A4 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => \q1_reg[0]_0\(4),
      SPO => \ram_reg_0_31_0_0__1_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[7]_1\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ram_reg_0_31_0_0_i_2_n_0,
      A1 => ram_reg_0_31_0_0_i_3_n_0,
      A2 => ram_reg_0_31_0_0_i_4_n_0,
      A3 => ram_reg_0_31_0_0_i_5_n_0,
      A4 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => \q1_reg[0]_0\(4),
      SPO => \ram_reg_0_31_0_0__2_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[7]_1\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ram_reg_0_31_0_0_i_2_n_0,
      A1 => ram_reg_0_31_0_0_i_3_n_0,
      A2 => ram_reg_0_31_0_0_i_4_n_0,
      A3 => ram_reg_0_31_0_0_i_5_n_0,
      A4 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => \q1_reg[0]_0\(4),
      SPO => \ram_reg_0_31_0_0__3_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[7]_1\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ram_reg_0_31_0_0_i_2_n_0,
      A1 => ram_reg_0_31_0_0_i_3_n_0,
      A2 => ram_reg_0_31_0_0_i_4_n_0,
      A3 => ram_reg_0_31_0_0_i_5_n_0,
      A4 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => \q1_reg[0]_0\(4),
      SPO => \ram_reg_0_31_0_0__4_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[7]_1\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ram_reg_0_31_0_0_i_2_n_0,
      A1 => ram_reg_0_31_0_0_i_3_n_0,
      A2 => ram_reg_0_31_0_0_i_4_n_0,
      A3 => ram_reg_0_31_0_0_i_5_n_0,
      A4 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => \q1_reg[0]_0\(4),
      SPO => \ram_reg_0_31_0_0__5_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[7]_1\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => ram_reg_0_31_0_0_i_2_n_0,
      A1 => ram_reg_0_31_0_0_i_3_n_0,
      A2 => ram_reg_0_31_0_0_i_4_n_0,
      A3 => ram_reg_0_31_0_0_i_5_n_0,
      A4 => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\,
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_0\,
      DPRA0 => \q1_reg[0]_0\(0),
      DPRA1 => \q1_reg[0]_0\(1),
      DPRA2 => \q1_reg[0]_0\(2),
      DPRA3 => \q1_reg[0]_0\(3),
      DPRA4 => \q1_reg[0]_0\(4),
      SPO => \ram_reg_0_31_0_0__6_n_1\,
      WCLK => ap_clk,
      WE => \q1_reg[7]_1\
    );
ram_reg_0_31_0_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \q0_reg[0]_0\(0),
      I1 => and_ln40_reg_1145_pp0_iter16_reg,
      I2 => \q0_reg[0]_1\(0),
      I3 => \q0_reg[0]_1\(1),
      I4 => \q0_reg[0]_2\(0),
      O => ram_reg_0_31_0_0_i_2_n_0
    );
ram_reg_0_31_0_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => and_ln40_reg_1145_pp0_iter16_reg,
      I2 => \q0_reg[0]_1\(0),
      I3 => \q0_reg[0]_1\(1),
      I4 => \q0_reg[0]_2\(1),
      O => ram_reg_0_31_0_0_i_3_n_0
    );
ram_reg_0_31_0_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \q0_reg[0]_0\(2),
      I1 => and_ln40_reg_1145_pp0_iter16_reg,
      I2 => \q0_reg[0]_1\(0),
      I3 => \q0_reg[0]_1\(1),
      I4 => \q0_reg[0]_2\(2),
      O => ram_reg_0_31_0_0_i_4_n_0
    );
ram_reg_0_31_0_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \q0_reg[0]_0\(3),
      I1 => and_ln40_reg_1145_pp0_iter16_reg,
      I2 => \q0_reg[0]_1\(0),
      I3 => \q0_reg[0]_1\(1),
      I4 => \q0_reg[0]_2\(3),
      O => ram_reg_0_31_0_0_i_5_n_0
    );
ram_reg_0_31_0_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \q0_reg[0]_0\(4),
      I1 => and_ln40_reg_1145_pp0_iter16_reg,
      I2 => \q0_reg[0]_1\(0),
      I3 => \q0_reg[0]_1\(1),
      I4 => \q0_reg[0]_2\(4),
      O => \^zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_reg_1289_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_reg_1289_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_1_reg_1289_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1 is
begin
\tmp_1_reg_1289[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_1_reg_1289_reg[7]\(0),
      I1 => \tmp_1_reg_1289_reg[7]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_1_reg_1289_reg[7]_1\(0),
      O => D(0)
    );
\tmp_1_reg_1289[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_1_reg_1289_reg[7]\(1),
      I1 => \tmp_1_reg_1289_reg[7]_0\(1),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_1_reg_1289_reg[7]_1\(1),
      O => D(1)
    );
\tmp_1_reg_1289[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_1_reg_1289_reg[7]\(2),
      I1 => \tmp_1_reg_1289_reg[7]_0\(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_1_reg_1289_reg[7]_1\(2),
      O => D(2)
    );
\tmp_1_reg_1289[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_1_reg_1289_reg[7]\(3),
      I1 => \tmp_1_reg_1289_reg[7]_0\(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_1_reg_1289_reg[7]_1\(3),
      O => D(3)
    );
\tmp_1_reg_1289[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_1_reg_1289_reg[7]\(4),
      I1 => \tmp_1_reg_1289_reg[7]_0\(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_1_reg_1289_reg[7]_1\(4),
      O => D(4)
    );
\tmp_1_reg_1289[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_1_reg_1289_reg[7]\(5),
      I1 => \tmp_1_reg_1289_reg[7]_0\(5),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_1_reg_1289_reg[7]_1\(5),
      O => D(5)
    );
\tmp_1_reg_1289[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_1_reg_1289_reg[7]\(6),
      I1 => \tmp_1_reg_1289_reg[7]_0\(6),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_1_reg_1289_reg[7]_1\(6),
      O => D(6)
    );
\tmp_1_reg_1289[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_1_reg_1289_reg[7]\(7),
      I1 => \tmp_1_reg_1289_reg[7]_0\(7),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_1_reg_1289_reg[7]_1\(7),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1_8 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_1327_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_1327_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_reg_1327_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1_8 : entity is "conv2d_edge_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1_8 is
begin
\tmp_reg_1327[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_reg_1327_reg[7]\(0),
      I1 => \tmp_reg_1327_reg[7]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_reg_1327_reg[7]_1\(0),
      O => D(0)
    );
\tmp_reg_1327[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_reg_1327_reg[7]\(1),
      I1 => \tmp_reg_1327_reg[7]_0\(1),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_reg_1327_reg[7]_1\(1),
      O => D(1)
    );
\tmp_reg_1327[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_reg_1327_reg[7]\(2),
      I1 => \tmp_reg_1327_reg[7]_0\(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_reg_1327_reg[7]_1\(2),
      O => D(2)
    );
\tmp_reg_1327[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_reg_1327_reg[7]\(3),
      I1 => \tmp_reg_1327_reg[7]_0\(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_reg_1327_reg[7]_1\(3),
      O => D(3)
    );
\tmp_reg_1327[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_reg_1327_reg[7]\(4),
      I1 => \tmp_reg_1327_reg[7]_0\(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_reg_1327_reg[7]_1\(4),
      O => D(4)
    );
\tmp_reg_1327[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_reg_1327_reg[7]\(5),
      I1 => \tmp_reg_1327_reg[7]_0\(5),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_reg_1327_reg[7]_1\(5),
      O => D(5)
    );
\tmp_reg_1327[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_reg_1327_reg[7]\(6),
      I1 => \tmp_reg_1327_reg[7]_0\(6),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_reg_1327_reg[7]_1\(6),
      O => D(6)
    );
\tmp_reg_1327[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_reg_1327_reg[7]\(7),
      I1 => \tmp_reg_1327_reg[7]_0\(7),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_reg_1327_reg[7]_1\(7),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_5_reg_1390_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_5_reg_1390_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_5_reg_1390_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized2\ : entity is "conv2d_edge_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized2\ is
begin
\tmp_5_reg_1390[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_5_reg_1390_reg[7]\(0),
      I2 => \tmp_5_reg_1390_reg[0]\(0),
      I3 => \tmp_5_reg_1390_reg[0]\(1),
      I4 => \tmp_5_reg_1390_reg[7]_0\(0),
      O => D(0)
    );
\tmp_5_reg_1390[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => Q(1),
      I1 => \tmp_5_reg_1390_reg[7]\(1),
      I2 => \tmp_5_reg_1390_reg[0]\(0),
      I3 => \tmp_5_reg_1390_reg[0]\(1),
      I4 => \tmp_5_reg_1390_reg[7]_0\(1),
      O => D(1)
    );
\tmp_5_reg_1390[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => Q(2),
      I1 => \tmp_5_reg_1390_reg[7]\(2),
      I2 => \tmp_5_reg_1390_reg[0]\(0),
      I3 => \tmp_5_reg_1390_reg[0]\(1),
      I4 => \tmp_5_reg_1390_reg[7]_0\(2),
      O => D(2)
    );
\tmp_5_reg_1390[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => Q(3),
      I1 => \tmp_5_reg_1390_reg[7]\(3),
      I2 => \tmp_5_reg_1390_reg[0]\(0),
      I3 => \tmp_5_reg_1390_reg[0]\(1),
      I4 => \tmp_5_reg_1390_reg[7]_0\(3),
      O => D(3)
    );
\tmp_5_reg_1390[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => Q(4),
      I1 => \tmp_5_reg_1390_reg[7]\(4),
      I2 => \tmp_5_reg_1390_reg[0]\(0),
      I3 => \tmp_5_reg_1390_reg[0]\(1),
      I4 => \tmp_5_reg_1390_reg[7]_0\(4),
      O => D(4)
    );
\tmp_5_reg_1390[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => Q(5),
      I1 => \tmp_5_reg_1390_reg[7]\(5),
      I2 => \tmp_5_reg_1390_reg[0]\(0),
      I3 => \tmp_5_reg_1390_reg[0]\(1),
      I4 => \tmp_5_reg_1390_reg[7]_0\(5),
      O => D(5)
    );
\tmp_5_reg_1390[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => Q(6),
      I1 => \tmp_5_reg_1390_reg[7]\(6),
      I2 => \tmp_5_reg_1390_reg[0]\(0),
      I3 => \tmp_5_reg_1390_reg[0]\(1),
      I4 => \tmp_5_reg_1390_reg[7]_0\(6),
      O => D(6)
    );
\tmp_5_reg_1390[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => Q(7),
      I1 => \tmp_5_reg_1390_reg[7]\(7),
      I2 => \tmp_5_reg_1390_reg[0]\(0),
      I3 => \tmp_5_reg_1390_reg[0]\(1),
      I4 => \tmp_5_reg_1390_reg[7]_0\(7),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized2_7\ is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg_503_pp0_iter19_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    reg_499_pp0_iter19_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    reg_507_pp0_iter19_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_13_reg_1405_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_13_reg_1405_reg[0]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \trunc_ln50_reg_1400_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized2_7\ : entity is "conv2d_edge_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized2_7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized2_7\ is
  signal \tmp_13_reg_1405[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_13_reg_1405[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_13_reg_1405[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_13_reg_1405[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_13_reg_1405[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_13_reg_1405[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_13_reg_1405[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_13_reg_1405[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_13_reg_1405[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_13_reg_1405[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_13_reg_1405_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_13_reg_1405_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_13_reg_1405_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal tmp_7_fu_969_p9 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \trunc_ln50_reg_1400[3]_i_10_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400[3]_i_12_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400[3]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400[3]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400[3]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400[3]_i_6_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400[3]_i_7_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400[3]_i_9_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400[7]_i_10_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400[7]_i_11_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400[7]_i_12_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400[7]_i_13_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400[7]_i_14_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400[7]_i_15_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400[7]_i_16_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400[7]_i_17_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400[7]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400[7]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400[7]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400[7]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400[7]_i_6_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400[7]_i_7_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400[7]_i_8_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400[7]_i_9_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln50_reg_1400_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_tmp_13_reg_1405_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \tmp_13_reg_1405[0]_i_4\ : label is "lutpair9";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \tmp_13_reg_1405_reg[0]_i_1\ : label is 35;
  attribute HLUTNM of \trunc_ln50_reg_1400[7]_i_2\ : label is "lutpair8";
  attribute HLUTNM of \trunc_ln50_reg_1400[7]_i_6\ : label is "lutpair9";
  attribute HLUTNM of \trunc_ln50_reg_1400[7]_i_7\ : label is "lutpair8";
  attribute ADDER_THRESHOLD of \trunc_ln50_reg_1400_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln50_reg_1400_reg[7]_i_1\ : label is 35;
begin
dout_tmp: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => reg_503_pp0_iter19_reg(2),
      I1 => reg_499_pp0_iter19_reg(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => reg_507_pp0_iter19_reg(2),
      O => tmp_7_fu_969_p9(2)
    );
\tmp_13_reg_1405[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55695A665569A599"
    )
        port map (
      I0 => \tmp_13_reg_1405_reg[0]_0\(7),
      I1 => reg_503_pp0_iter19_reg(7),
      I2 => reg_499_pp0_iter19_reg(7),
      I3 => Q(0),
      I4 => Q(1),
      I5 => reg_507_pp0_iter19_reg(7),
      O => \tmp_13_reg_1405[0]_i_10_n_0\
    );
\tmp_13_reg_1405[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F101F751F157F7F7"
    )
        port map (
      I0 => \tmp_13_reg_1405_reg[0]_0\(6),
      I1 => reg_507_pp0_iter19_reg(6),
      I2 => Q(1),
      I3 => Q(0),
      I4 => reg_499_pp0_iter19_reg(6),
      I5 => reg_503_pp0_iter19_reg(6),
      O => \tmp_13_reg_1405[0]_i_11_n_0\
    );
\tmp_13_reg_1405[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \tmp_13_reg_1405_reg[0]\(6),
      I1 => \tmp_13_reg_1405_reg[0]_0\(9),
      O => \tmp_13_reg_1405[0]_i_2_n_0\
    );
\tmp_13_reg_1405[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \tmp_13_reg_1405_reg[0]_0\(8),
      I1 => \tmp_13_reg_1405_reg[0]\(5),
      I2 => \tmp_13_reg_1405[0]_i_9_n_0\,
      O => \tmp_13_reg_1405[0]_i_3_n_0\
    );
\tmp_13_reg_1405[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_13_reg_1405_reg[0]\(4),
      I1 => \tmp_13_reg_1405[0]_i_10_n_0\,
      I2 => \tmp_13_reg_1405[0]_i_11_n_0\,
      O => \tmp_13_reg_1405[0]_i_4_n_0\
    );
\tmp_13_reg_1405[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \tmp_13_reg_1405_reg[0]\(7),
      I1 => \tmp_13_reg_1405_reg[0]_0\(10),
      O => \tmp_13_reg_1405[0]_i_5_n_0\
    );
\tmp_13_reg_1405[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \tmp_13_reg_1405_reg[0]_0\(9),
      I1 => \tmp_13_reg_1405_reg[0]\(6),
      I2 => \tmp_13_reg_1405_reg[0]_0\(10),
      I3 => \tmp_13_reg_1405_reg[0]\(7),
      O => \tmp_13_reg_1405[0]_i_6_n_0\
    );
\tmp_13_reg_1405[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E71718E"
    )
        port map (
      I0 => \tmp_13_reg_1405[0]_i_9_n_0\,
      I1 => \tmp_13_reg_1405_reg[0]\(5),
      I2 => \tmp_13_reg_1405_reg[0]_0\(8),
      I3 => \tmp_13_reg_1405_reg[0]_0\(9),
      I4 => \tmp_13_reg_1405_reg[0]\(6),
      O => \tmp_13_reg_1405[0]_i_7_n_0\
    );
\tmp_13_reg_1405[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \tmp_13_reg_1405[0]_i_4_n_0\,
      I1 => \tmp_13_reg_1405_reg[0]\(5),
      I2 => \tmp_13_reg_1405_reg[0]_0\(8),
      I3 => \tmp_13_reg_1405[0]_i_9_n_0\,
      O => \tmp_13_reg_1405[0]_i_8_n_0\
    );
\tmp_13_reg_1405[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F101F751F157F7F7"
    )
        port map (
      I0 => \tmp_13_reg_1405_reg[0]_0\(7),
      I1 => reg_507_pp0_iter19_reg(7),
      I2 => Q(1),
      I3 => Q(0),
      I4 => reg_499_pp0_iter19_reg(7),
      I5 => reg_503_pp0_iter19_reg(7),
      O => \tmp_13_reg_1405[0]_i_9_n_0\
    );
\tmp_13_reg_1405_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln50_reg_1400_reg[7]_i_1_n_0\,
      CO(3) => \NLW_tmp_13_reg_1405_reg[0]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_13_reg_1405_reg[0]_i_1_n_1\,
      CO(1) => \tmp_13_reg_1405_reg[0]_i_1_n_2\,
      CO(0) => \tmp_13_reg_1405_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_13_reg_1405[0]_i_2_n_0\,
      DI(1) => \tmp_13_reg_1405[0]_i_3_n_0\,
      DI(0) => \tmp_13_reg_1405[0]_i_4_n_0\,
      O(3) => O(0),
      O(2 downto 0) => D(10 downto 8),
      S(3) => \tmp_13_reg_1405[0]_i_5_n_0\,
      S(2) => \tmp_13_reg_1405[0]_i_6_n_0\,
      S(1) => \tmp_13_reg_1405[0]_i_7_n_0\,
      S(0) => \tmp_13_reg_1405[0]_i_8_n_0\
    );
\trunc_ln50_reg_1400[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DCD3DFFFFFFFFF"
    )
        port map (
      I0 => reg_507_pp0_iter19_reg(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => reg_499_pp0_iter19_reg(1),
      I4 => reg_503_pp0_iter19_reg(1),
      I5 => \tmp_13_reg_1405_reg[0]_0\(1),
      O => \trunc_ln50_reg_1400[3]_i_10_n_0\
    );
\trunc_ln50_reg_1400[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55695A665569A599"
    )
        port map (
      I0 => \tmp_13_reg_1405_reg[0]_0\(2),
      I1 => reg_503_pp0_iter19_reg(2),
      I2 => reg_499_pp0_iter19_reg(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => reg_507_pp0_iter19_reg(2),
      O => \trunc_ln50_reg_1400[3]_i_12_n_0\
    );
\trunc_ln50_reg_1400[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \trunc_ln50_reg_1400[7]_i_17_n_0\,
      I1 => \tmp_13_reg_1405_reg[0]\(0),
      I2 => \trunc_ln50_reg_1400[7]_i_16_n_0\,
      O => \trunc_ln50_reg_1400[3]_i_2_n_0\
    );
\trunc_ln50_reg_1400[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55210A0055210599"
    )
        port map (
      I0 => \tmp_13_reg_1405_reg[0]_0\(1),
      I1 => reg_503_pp0_iter19_reg(1),
      I2 => reg_499_pp0_iter19_reg(1),
      I3 => Q(0),
      I4 => Q(1),
      I5 => reg_507_pp0_iter19_reg(1),
      O => \trunc_ln50_reg_1400[3]_i_3_n_0\
    );
\trunc_ln50_reg_1400[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55A5AA9955A55599"
    )
        port map (
      I0 => \tmp_13_reg_1405_reg[0]_0\(0),
      I1 => reg_503_pp0_iter19_reg(0),
      I2 => reg_499_pp0_iter19_reg(0),
      I3 => Q(0),
      I4 => Q(1),
      I5 => reg_507_pp0_iter19_reg(0),
      O => \trunc_ln50_reg_1400[3]_i_5_n_0\
    );
\trunc_ln50_reg_1400[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696969996999969"
    )
        port map (
      I0 => \trunc_ln50_reg_1400[7]_i_16_n_0\,
      I1 => \tmp_13_reg_1405_reg[0]\(0),
      I2 => \trunc_ln50_reg_1400[3]_i_10_n_0\,
      I3 => tmp_7_fu_969_p9(2),
      I4 => \tmp_13_reg_1405_reg[0]_0\(2),
      I5 => \trunc_ln50_reg_1400_reg[3]\(0),
      O => \trunc_ln50_reg_1400[3]_i_6_n_0\
    );
\trunc_ln50_reg_1400[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \trunc_ln50_reg_1400[3]_i_3_n_0\,
      I1 => \trunc_ln50_reg_1400[3]_i_12_n_0\,
      I2 => \trunc_ln50_reg_1400[3]_i_10_n_0\,
      O => \trunc_ln50_reg_1400[3]_i_7_n_0\
    );
\trunc_ln50_reg_1400[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A659A956A6A6"
    )
        port map (
      I0 => \tmp_13_reg_1405_reg[0]_0\(0),
      I1 => reg_507_pp0_iter19_reg(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => reg_499_pp0_iter19_reg(0),
      I5 => reg_503_pp0_iter19_reg(0),
      O => \trunc_ln50_reg_1400[3]_i_9_n_0\
    );
\trunc_ln50_reg_1400[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55695A665569A599"
    )
        port map (
      I0 => \tmp_13_reg_1405_reg[0]_0\(6),
      I1 => reg_503_pp0_iter19_reg(6),
      I2 => reg_499_pp0_iter19_reg(6),
      I3 => Q(0),
      I4 => Q(1),
      I5 => reg_507_pp0_iter19_reg(6),
      O => \trunc_ln50_reg_1400[7]_i_10_n_0\
    );
\trunc_ln50_reg_1400[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F101F751F157F7F7"
    )
        port map (
      I0 => \tmp_13_reg_1405_reg[0]_0\(5),
      I1 => reg_507_pp0_iter19_reg(5),
      I2 => Q(1),
      I3 => Q(0),
      I4 => reg_499_pp0_iter19_reg(5),
      I5 => reg_503_pp0_iter19_reg(5),
      O => \trunc_ln50_reg_1400[7]_i_11_n_0\
    );
\trunc_ln50_reg_1400[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55695A665569A599"
    )
        port map (
      I0 => \tmp_13_reg_1405_reg[0]_0\(5),
      I1 => reg_503_pp0_iter19_reg(5),
      I2 => reg_499_pp0_iter19_reg(5),
      I3 => Q(0),
      I4 => Q(1),
      I5 => reg_507_pp0_iter19_reg(5),
      O => \trunc_ln50_reg_1400[7]_i_12_n_0\
    );
\trunc_ln50_reg_1400[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F101F751F157F7F7"
    )
        port map (
      I0 => \tmp_13_reg_1405_reg[0]_0\(4),
      I1 => reg_507_pp0_iter19_reg(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => reg_499_pp0_iter19_reg(4),
      I5 => reg_503_pp0_iter19_reg(4),
      O => \trunc_ln50_reg_1400[7]_i_13_n_0\
    );
\trunc_ln50_reg_1400[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55695A665569A599"
    )
        port map (
      I0 => \tmp_13_reg_1405_reg[0]_0\(4),
      I1 => reg_503_pp0_iter19_reg(4),
      I2 => reg_499_pp0_iter19_reg(4),
      I3 => Q(0),
      I4 => Q(1),
      I5 => reg_507_pp0_iter19_reg(4),
      O => \trunc_ln50_reg_1400[7]_i_14_n_0\
    );
\trunc_ln50_reg_1400[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F101F751F157F7F7"
    )
        port map (
      I0 => \tmp_13_reg_1405_reg[0]_0\(3),
      I1 => reg_507_pp0_iter19_reg(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => reg_499_pp0_iter19_reg(3),
      I5 => reg_503_pp0_iter19_reg(3),
      O => \trunc_ln50_reg_1400[7]_i_15_n_0\
    );
\trunc_ln50_reg_1400[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55695A665569A599"
    )
        port map (
      I0 => \tmp_13_reg_1405_reg[0]_0\(3),
      I1 => reg_503_pp0_iter19_reg(3),
      I2 => reg_499_pp0_iter19_reg(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => reg_507_pp0_iter19_reg(3),
      O => \trunc_ln50_reg_1400[7]_i_16_n_0\
    );
\trunc_ln50_reg_1400[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F101F751F157F7F7"
    )
        port map (
      I0 => \tmp_13_reg_1405_reg[0]_0\(2),
      I1 => reg_507_pp0_iter19_reg(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => reg_499_pp0_iter19_reg(2),
      I5 => reg_503_pp0_iter19_reg(2),
      O => \trunc_ln50_reg_1400[7]_i_17_n_0\
    );
\trunc_ln50_reg_1400[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_13_reg_1405_reg[0]\(3),
      I1 => \trunc_ln50_reg_1400[7]_i_10_n_0\,
      I2 => \trunc_ln50_reg_1400[7]_i_11_n_0\,
      O => \trunc_ln50_reg_1400[7]_i_2_n_0\
    );
\trunc_ln50_reg_1400[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_13_reg_1405_reg[0]\(2),
      I1 => \trunc_ln50_reg_1400[7]_i_12_n_0\,
      I2 => \trunc_ln50_reg_1400[7]_i_13_n_0\,
      O => \trunc_ln50_reg_1400[7]_i_3_n_0\
    );
\trunc_ln50_reg_1400[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_13_reg_1405_reg[0]\(1),
      I1 => \trunc_ln50_reg_1400[7]_i_14_n_0\,
      I2 => \trunc_ln50_reg_1400[7]_i_15_n_0\,
      O => \trunc_ln50_reg_1400[7]_i_4_n_0\
    );
\trunc_ln50_reg_1400[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_13_reg_1405_reg[0]\(0),
      I1 => \trunc_ln50_reg_1400[7]_i_16_n_0\,
      I2 => \trunc_ln50_reg_1400[7]_i_17_n_0\,
      O => \trunc_ln50_reg_1400[7]_i_5_n_0\
    );
\trunc_ln50_reg_1400[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_13_reg_1405_reg[0]\(4),
      I1 => \tmp_13_reg_1405[0]_i_10_n_0\,
      I2 => \tmp_13_reg_1405[0]_i_11_n_0\,
      I3 => \trunc_ln50_reg_1400[7]_i_2_n_0\,
      O => \trunc_ln50_reg_1400[7]_i_6_n_0\
    );
\trunc_ln50_reg_1400[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_13_reg_1405_reg[0]\(3),
      I1 => \trunc_ln50_reg_1400[7]_i_10_n_0\,
      I2 => \trunc_ln50_reg_1400[7]_i_11_n_0\,
      I3 => \trunc_ln50_reg_1400[7]_i_3_n_0\,
      O => \trunc_ln50_reg_1400[7]_i_7_n_0\
    );
\trunc_ln50_reg_1400[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_13_reg_1405_reg[0]\(2),
      I1 => \trunc_ln50_reg_1400[7]_i_12_n_0\,
      I2 => \trunc_ln50_reg_1400[7]_i_13_n_0\,
      I3 => \trunc_ln50_reg_1400[7]_i_4_n_0\,
      O => \trunc_ln50_reg_1400[7]_i_8_n_0\
    );
\trunc_ln50_reg_1400[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_13_reg_1405_reg[0]\(1),
      I1 => \trunc_ln50_reg_1400[7]_i_14_n_0\,
      I2 => \trunc_ln50_reg_1400[7]_i_15_n_0\,
      I3 => \trunc_ln50_reg_1400[7]_i_5_n_0\,
      O => \trunc_ln50_reg_1400[7]_i_9_n_0\
    );
\trunc_ln50_reg_1400_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln50_reg_1400_reg[3]_i_1_n_0\,
      CO(2) => \trunc_ln50_reg_1400_reg[3]_i_1_n_1\,
      CO(1) => \trunc_ln50_reg_1400_reg[3]_i_1_n_2\,
      CO(0) => \trunc_ln50_reg_1400_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \trunc_ln50_reg_1400[3]_i_2_n_0\,
      DI(2) => \trunc_ln50_reg_1400[3]_i_3_n_0\,
      DI(1) => DI(0),
      DI(0) => \trunc_ln50_reg_1400[3]_i_5_n_0\,
      O(3 downto 0) => D(3 downto 0),
      S(3) => \trunc_ln50_reg_1400[3]_i_6_n_0\,
      S(2) => \trunc_ln50_reg_1400[3]_i_7_n_0\,
      S(1) => S(0),
      S(0) => \trunc_ln50_reg_1400[3]_i_9_n_0\
    );
\trunc_ln50_reg_1400_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln50_reg_1400_reg[3]_i_1_n_0\,
      CO(3) => \trunc_ln50_reg_1400_reg[7]_i_1_n_0\,
      CO(2) => \trunc_ln50_reg_1400_reg[7]_i_1_n_1\,
      CO(1) => \trunc_ln50_reg_1400_reg[7]_i_1_n_2\,
      CO(0) => \trunc_ln50_reg_1400_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \trunc_ln50_reg_1400[7]_i_2_n_0\,
      DI(2) => \trunc_ln50_reg_1400[7]_i_3_n_0\,
      DI(1) => \trunc_ln50_reg_1400[7]_i_4_n_0\,
      DI(0) => \trunc_ln50_reg_1400[7]_i_5_n_0\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \trunc_ln50_reg_1400[7]_i_6_n_0\,
      S(2) => \trunc_ln50_reg_1400[7]_i_7_n_0\,
      S(1) => \trunc_ln50_reg_1400[7]_i_8_n_0\,
      S(0) => \trunc_ln50_reg_1400[7]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized2_9\ is
  port (
    I164 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln55_2_reg_1385_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln55_2_reg_1385_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln55_2_reg_1385_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized2_9\ : entity is "conv2d_edge_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized2_9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized2_9\ is
begin
\add_ln55_2_reg_1385[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \add_ln55_2_reg_1385_reg[7]\(3),
      I1 => \add_ln55_2_reg_1385_reg[7]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \add_ln55_2_reg_1385_reg[7]_1\(3),
      O => I164(3)
    );
\add_ln55_2_reg_1385[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \add_ln55_2_reg_1385_reg[7]\(2),
      I1 => \add_ln55_2_reg_1385_reg[7]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \add_ln55_2_reg_1385_reg[7]_1\(2),
      O => I164(2)
    );
\add_ln55_2_reg_1385[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \add_ln55_2_reg_1385_reg[7]\(1),
      I1 => \add_ln55_2_reg_1385_reg[7]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \add_ln55_2_reg_1385_reg[7]_1\(1),
      O => I164(1)
    );
\add_ln55_2_reg_1385[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \add_ln55_2_reg_1385_reg[7]\(0),
      I1 => \add_ln55_2_reg_1385_reg[7]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \add_ln55_2_reg_1385_reg[7]_1\(0),
      O => I164(0)
    );
\add_ln55_2_reg_1385[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \add_ln55_2_reg_1385_reg[7]\(7),
      I1 => \add_ln55_2_reg_1385_reg[7]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \add_ln55_2_reg_1385_reg[7]_1\(7),
      O => I164(7)
    );
\add_ln55_2_reg_1385[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \add_ln55_2_reg_1385_reg[7]\(6),
      I1 => \add_ln55_2_reg_1385_reg[7]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \add_ln55_2_reg_1385_reg[7]_1\(6),
      O => I164(6)
    );
\add_ln55_2_reg_1385[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \add_ln55_2_reg_1385_reg[7]\(5),
      I1 => \add_ln55_2_reg_1385_reg[7]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \add_ln55_2_reg_1385_reg[7]_1\(5),
      O => I164(5)
    );
\add_ln55_2_reg_1385[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \add_ln55_2_reg_1385_reg[7]\(4),
      I1 => \add_ln55_2_reg_1385_reg[7]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \add_ln55_2_reg_1385_reg[7]_1\(4),
      O => I164(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized4\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_503_pp0_iter19_reg_reg[2]__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    reg_507_pp0_iter19_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln50_reg_1400_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    reg_499_pp0_iter19_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    reg_503_pp0_iter19_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized4\ : entity is "conv2d_edge_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized4\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_6_fu_950_p9 : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  DI(0) <= \^di\(0);
\trunc_ln50_reg_1400[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => reg_503_pp0_iter19_reg(2),
      I1 => reg_499_pp0_iter19_reg(2),
      I2 => \trunc_ln50_reg_1400_reg[3]\(0),
      I3 => \trunc_ln50_reg_1400_reg[3]\(1),
      I4 => reg_507_pp0_iter19_reg(2),
      O => \reg_503_pp0_iter19_reg_reg[2]__0\(0)
    );
\trunc_ln50_reg_1400[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => reg_503_pp0_iter19_reg(0),
      I1 => reg_499_pp0_iter19_reg(0),
      I2 => \trunc_ln50_reg_1400_reg[3]\(0),
      I3 => \trunc_ln50_reg_1400_reg[3]\(1),
      I4 => reg_507_pp0_iter19_reg(0),
      O => tmp_6_fu_950_p9(0)
    );
\trunc_ln50_reg_1400[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A659A956A6A6"
    )
        port map (
      I0 => Q(1),
      I1 => reg_507_pp0_iter19_reg(1),
      I2 => \trunc_ln50_reg_1400_reg[3]\(1),
      I3 => \trunc_ln50_reg_1400_reg[3]\(0),
      I4 => reg_499_pp0_iter19_reg(1),
      I5 => reg_503_pp0_iter19_reg(1),
      O => \^di\(0)
    );
\trunc_ln50_reg_1400[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \^di\(0),
      I1 => Q(0),
      I2 => tmp_6_fu_950_p9(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized4_10\ is
  port (
    add_ln55_4_fu_944_p2 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln55_4_reg_1395[10]_i_4_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln55_4_reg_1395[10]_i_4_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln55_4_reg_1395[10]_i_4_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln55_4_reg_1395_reg[10]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \add_ln55_4_reg_1395_reg[10]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized4_10\ : entity is "conv2d_edge_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized4_10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized4_10\ is
  signal \add_ln55_4_reg_1395[10]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_4_reg_1395[10]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_4_reg_1395[10]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_4_reg_1395[3]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_4_reg_1395[3]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_4_reg_1395[3]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_4_reg_1395[3]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_4_reg_1395[3]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_4_reg_1395[3]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_4_reg_1395[3]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_4_reg_1395[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_4_reg_1395[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_4_reg_1395[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_4_reg_1395[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_4_reg_1395[7]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_4_reg_1395[7]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_4_reg_1395[7]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_4_reg_1395[7]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_4_reg_1395_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_4_reg_1395_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_4_reg_1395_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_4_reg_1395_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_4_reg_1395_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_4_reg_1395_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_4_reg_1395_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_4_reg_1395_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_4_reg_1395_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp_2_fu_889_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln55_4_reg_1395_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln55_4_reg_1395_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln55_4_reg_1395[7]_i_2\ : label is "lutpair7";
  attribute HLUTNM of \add_ln55_4_reg_1395[7]_i_7\ : label is "lutpair7";
begin
\add_ln55_4_reg_1395[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_2_fu_889_p9(7),
      I1 => \add_ln55_4_reg_1395_reg[10]\(7),
      I2 => \add_ln55_4_reg_1395_reg[10]_0\(7),
      O => \add_ln55_4_reg_1395[10]_i_2_n_0\
    );
\add_ln55_4_reg_1395[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln55_4_reg_1395_reg[10]_0\(8),
      I1 => \add_ln55_4_reg_1395_reg[10]\(8),
      I2 => \add_ln55_4_reg_1395_reg[10]\(9),
      O => \add_ln55_4_reg_1395[10]_i_3_n_0\
    );
\add_ln55_4_reg_1395[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \add_ln55_4_reg_1395_reg[10]_0\(7),
      I1 => \add_ln55_4_reg_1395_reg[10]\(7),
      I2 => tmp_2_fu_889_p9(7),
      I3 => \add_ln55_4_reg_1395_reg[10]\(8),
      I4 => \add_ln55_4_reg_1395_reg[10]_0\(8),
      O => \add_ln55_4_reg_1395[10]_i_4_n_0\
    );
\add_ln55_4_reg_1395[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => Q(7),
      I1 => \add_ln55_4_reg_1395[10]_i_4_0\(7),
      I2 => \add_ln55_4_reg_1395[10]_i_4_1\(0),
      I3 => \add_ln55_4_reg_1395[10]_i_4_1\(1),
      I4 => \add_ln55_4_reg_1395[10]_i_4_2\(7),
      O => tmp_2_fu_889_p9(7)
    );
\add_ln55_4_reg_1395[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => Q(1),
      I1 => \add_ln55_4_reg_1395[10]_i_4_0\(1),
      I2 => \add_ln55_4_reg_1395[10]_i_4_1\(0),
      I3 => \add_ln55_4_reg_1395[10]_i_4_1\(1),
      I4 => \add_ln55_4_reg_1395[10]_i_4_2\(1),
      O => tmp_2_fu_889_p9(1)
    );
\add_ln55_4_reg_1395[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln55_4_reg_1395[10]_i_4_0\(0),
      I2 => \add_ln55_4_reg_1395[10]_i_4_1\(0),
      I3 => \add_ln55_4_reg_1395[10]_i_4_1\(1),
      I4 => \add_ln55_4_reg_1395[10]_i_4_2\(0),
      O => tmp_2_fu_889_p9(0)
    );
\add_ln55_4_reg_1395[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_2_fu_889_p9(2),
      I1 => \add_ln55_4_reg_1395_reg[10]\(2),
      I2 => \add_ln55_4_reg_1395_reg[10]_0\(2),
      O => \add_ln55_4_reg_1395[3]_i_2_n_0\
    );
\add_ln55_4_reg_1395[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_2_fu_889_p9(1),
      I1 => \add_ln55_4_reg_1395_reg[10]\(1),
      I2 => \add_ln55_4_reg_1395_reg[10]_0\(1),
      O => \add_ln55_4_reg_1395[3]_i_3_n_0\
    );
\add_ln55_4_reg_1395[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_2_fu_889_p9(0),
      I1 => \add_ln55_4_reg_1395_reg[10]\(0),
      I2 => \add_ln55_4_reg_1395_reg[10]_0\(0),
      O => \add_ln55_4_reg_1395[3]_i_4_n_0\
    );
\add_ln55_4_reg_1395[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_2_fu_889_p9(3),
      I1 => \add_ln55_4_reg_1395_reg[10]\(3),
      I2 => \add_ln55_4_reg_1395_reg[10]_0\(3),
      I3 => \add_ln55_4_reg_1395[3]_i_2_n_0\,
      O => \add_ln55_4_reg_1395[3]_i_5_n_0\
    );
\add_ln55_4_reg_1395[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_2_fu_889_p9(2),
      I1 => \add_ln55_4_reg_1395_reg[10]\(2),
      I2 => \add_ln55_4_reg_1395_reg[10]_0\(2),
      I3 => \add_ln55_4_reg_1395[3]_i_3_n_0\,
      O => \add_ln55_4_reg_1395[3]_i_6_n_0\
    );
\add_ln55_4_reg_1395[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_2_fu_889_p9(1),
      I1 => \add_ln55_4_reg_1395_reg[10]\(1),
      I2 => \add_ln55_4_reg_1395_reg[10]_0\(1),
      I3 => \add_ln55_4_reg_1395[3]_i_4_n_0\,
      O => \add_ln55_4_reg_1395[3]_i_7_n_0\
    );
\add_ln55_4_reg_1395[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_2_fu_889_p9(0),
      I1 => \add_ln55_4_reg_1395_reg[10]\(0),
      I2 => \add_ln55_4_reg_1395_reg[10]_0\(0),
      O => \add_ln55_4_reg_1395[3]_i_8_n_0\
    );
\add_ln55_4_reg_1395[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => Q(2),
      I1 => \add_ln55_4_reg_1395[10]_i_4_0\(2),
      I2 => \add_ln55_4_reg_1395[10]_i_4_1\(0),
      I3 => \add_ln55_4_reg_1395[10]_i_4_1\(1),
      I4 => \add_ln55_4_reg_1395[10]_i_4_2\(2),
      O => tmp_2_fu_889_p9(2)
    );
\add_ln55_4_reg_1395[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => Q(6),
      I1 => \add_ln55_4_reg_1395[10]_i_4_0\(6),
      I2 => \add_ln55_4_reg_1395[10]_i_4_1\(0),
      I3 => \add_ln55_4_reg_1395[10]_i_4_1\(1),
      I4 => \add_ln55_4_reg_1395[10]_i_4_2\(6),
      O => tmp_2_fu_889_p9(6)
    );
\add_ln55_4_reg_1395[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => Q(5),
      I1 => \add_ln55_4_reg_1395[10]_i_4_0\(5),
      I2 => \add_ln55_4_reg_1395[10]_i_4_1\(0),
      I3 => \add_ln55_4_reg_1395[10]_i_4_1\(1),
      I4 => \add_ln55_4_reg_1395[10]_i_4_2\(5),
      O => tmp_2_fu_889_p9(5)
    );
\add_ln55_4_reg_1395[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => Q(4),
      I1 => \add_ln55_4_reg_1395[10]_i_4_0\(4),
      I2 => \add_ln55_4_reg_1395[10]_i_4_1\(0),
      I3 => \add_ln55_4_reg_1395[10]_i_4_1\(1),
      I4 => \add_ln55_4_reg_1395[10]_i_4_2\(4),
      O => tmp_2_fu_889_p9(4)
    );
\add_ln55_4_reg_1395[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => Q(3),
      I1 => \add_ln55_4_reg_1395[10]_i_4_0\(3),
      I2 => \add_ln55_4_reg_1395[10]_i_4_1\(0),
      I3 => \add_ln55_4_reg_1395[10]_i_4_1\(1),
      I4 => \add_ln55_4_reg_1395[10]_i_4_2\(3),
      O => tmp_2_fu_889_p9(3)
    );
\add_ln55_4_reg_1395[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_2_fu_889_p9(6),
      I1 => \add_ln55_4_reg_1395_reg[10]\(6),
      I2 => \add_ln55_4_reg_1395_reg[10]_0\(6),
      O => \add_ln55_4_reg_1395[7]_i_2_n_0\
    );
\add_ln55_4_reg_1395[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_2_fu_889_p9(5),
      I1 => \add_ln55_4_reg_1395_reg[10]\(5),
      I2 => \add_ln55_4_reg_1395_reg[10]_0\(5),
      O => \add_ln55_4_reg_1395[7]_i_3_n_0\
    );
\add_ln55_4_reg_1395[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_2_fu_889_p9(4),
      I1 => \add_ln55_4_reg_1395_reg[10]\(4),
      I2 => \add_ln55_4_reg_1395_reg[10]_0\(4),
      O => \add_ln55_4_reg_1395[7]_i_4_n_0\
    );
\add_ln55_4_reg_1395[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_2_fu_889_p9(3),
      I1 => \add_ln55_4_reg_1395_reg[10]\(3),
      I2 => \add_ln55_4_reg_1395_reg[10]_0\(3),
      O => \add_ln55_4_reg_1395[7]_i_5_n_0\
    );
\add_ln55_4_reg_1395[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln55_4_reg_1395[7]_i_2_n_0\,
      I1 => \add_ln55_4_reg_1395_reg[10]\(7),
      I2 => tmp_2_fu_889_p9(7),
      I3 => \add_ln55_4_reg_1395_reg[10]_0\(7),
      O => \add_ln55_4_reg_1395[7]_i_6_n_0\
    );
\add_ln55_4_reg_1395[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_2_fu_889_p9(6),
      I1 => \add_ln55_4_reg_1395_reg[10]\(6),
      I2 => \add_ln55_4_reg_1395_reg[10]_0\(6),
      I3 => \add_ln55_4_reg_1395[7]_i_3_n_0\,
      O => \add_ln55_4_reg_1395[7]_i_7_n_0\
    );
\add_ln55_4_reg_1395[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_2_fu_889_p9(5),
      I1 => \add_ln55_4_reg_1395_reg[10]\(5),
      I2 => \add_ln55_4_reg_1395_reg[10]_0\(5),
      I3 => \add_ln55_4_reg_1395[7]_i_4_n_0\,
      O => \add_ln55_4_reg_1395[7]_i_8_n_0\
    );
\add_ln55_4_reg_1395[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_2_fu_889_p9(4),
      I1 => \add_ln55_4_reg_1395_reg[10]\(4),
      I2 => \add_ln55_4_reg_1395_reg[10]_0\(4),
      I3 => \add_ln55_4_reg_1395[7]_i_5_n_0\,
      O => \add_ln55_4_reg_1395[7]_i_9_n_0\
    );
\add_ln55_4_reg_1395_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_4_reg_1395_reg[7]_i_1_n_0\,
      CO(3) => \NLW_add_ln55_4_reg_1395_reg[10]_i_1_CO_UNCONNECTED\(3),
      CO(2) => add_ln55_4_fu_944_p2(10),
      CO(1) => \NLW_add_ln55_4_reg_1395_reg[10]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \add_ln55_4_reg_1395_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln55_4_reg_1395_reg[10]\(9),
      DI(0) => \add_ln55_4_reg_1395[10]_i_2_n_0\,
      O(3 downto 2) => \NLW_add_ln55_4_reg_1395_reg[10]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln55_4_fu_944_p2(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \add_ln55_4_reg_1395[10]_i_3_n_0\,
      S(0) => \add_ln55_4_reg_1395[10]_i_4_n_0\
    );
\add_ln55_4_reg_1395_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln55_4_reg_1395_reg[3]_i_1_n_0\,
      CO(2) => \add_ln55_4_reg_1395_reg[3]_i_1_n_1\,
      CO(1) => \add_ln55_4_reg_1395_reg[3]_i_1_n_2\,
      CO(0) => \add_ln55_4_reg_1395_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_4_reg_1395[3]_i_2_n_0\,
      DI(2) => \add_ln55_4_reg_1395[3]_i_3_n_0\,
      DI(1) => \add_ln55_4_reg_1395[3]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => add_ln55_4_fu_944_p2(3 downto 0),
      S(3) => \add_ln55_4_reg_1395[3]_i_5_n_0\,
      S(2) => \add_ln55_4_reg_1395[3]_i_6_n_0\,
      S(1) => \add_ln55_4_reg_1395[3]_i_7_n_0\,
      S(0) => \add_ln55_4_reg_1395[3]_i_8_n_0\
    );
\add_ln55_4_reg_1395_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_4_reg_1395_reg[3]_i_1_n_0\,
      CO(3) => \add_ln55_4_reg_1395_reg[7]_i_1_n_0\,
      CO(2) => \add_ln55_4_reg_1395_reg[7]_i_1_n_1\,
      CO(1) => \add_ln55_4_reg_1395_reg[7]_i_1_n_2\,
      CO(0) => \add_ln55_4_reg_1395_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_4_reg_1395[7]_i_2_n_0\,
      DI(2) => \add_ln55_4_reg_1395[7]_i_3_n_0\,
      DI(1) => \add_ln55_4_reg_1395[7]_i_4_n_0\,
      DI(0) => \add_ln55_4_reg_1395[7]_i_5_n_0\,
      O(3 downto 0) => add_ln55_4_fu_944_p2(7 downto 4),
      S(3) => \add_ln55_4_reg_1395[7]_i_6_n_0\,
      S(2) => \add_ln55_4_reg_1395[7]_i_7_n_0\,
      S(1) => \add_ln55_4_reg_1395[7]_i_8_n_0\,
      S(0) => \add_ln55_4_reg_1395[7]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_urem_8ns_3ns_2_12_1_divider is
  port (
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    \run_proc[6].remd_tmp_reg[7][6]_0\ : out STD_LOGIC;
    \trunc_ln31_reg_1134_pp0_iter9_reg_reg[0]__0\ : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln31_reg_1149 : in STD_LOGIC;
    ap_loop_init_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln30_reg_1119_pp0_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    trunc_ln31_reg_1134_pp0_iter3_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln31_reg_1134_pp0_iter4_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln31_reg_1134_pp0_iter5_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln31_reg_1134_pp0_iter6_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln31_reg_1134_pp0_iter7_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln31_reg_1134_pp0_iter9_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln31_reg_1134_pp0_iter8_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_urem_8ns_3ns_2_12_1_divider;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_urem_8ns_3ns_2_12_1_divider is
  signal \^a\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \cal_tmp[6]__21\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \dividend_tmp_reg[0][7]_srl2_n_0\ : STD_LOGIC;
  signal \remd_reg[1]_srl2_i_2_n_0\ : STD_LOGIC;
  signal \run_proc[0].remd_tmp_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \run_proc[1].remd_tmp[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \run_proc[1].remd_tmp[2][1]_i_2_n_0\ : STD_LOGIC;
  signal \run_proc[1].remd_tmp_reg[2]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \run_proc[2].remd_tmp[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \run_proc[2].remd_tmp[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \run_proc[2].remd_tmp[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \run_proc[2].remd_tmp_reg[3]_2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \run_proc[3].remd_tmp[4][0]_i_1_n_0\ : STD_LOGIC;
  signal \run_proc[3].remd_tmp[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \run_proc[3].remd_tmp[4][2]_i_1_n_0\ : STD_LOGIC;
  signal \run_proc[3].remd_tmp[4][3]_i_1_n_0\ : STD_LOGIC;
  signal \run_proc[3].remd_tmp_reg[4]_3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \run_proc[4].remd_tmp[5][0]_i_1_n_0\ : STD_LOGIC;
  signal \run_proc[4].remd_tmp[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \run_proc[4].remd_tmp[5][2]_i_1_n_0\ : STD_LOGIC;
  signal \run_proc[4].remd_tmp[5][3]_i_1_n_0\ : STD_LOGIC;
  signal \run_proc[4].remd_tmp[5][4]_i_1_n_0\ : STD_LOGIC;
  signal \run_proc[4].remd_tmp_reg[5]_4\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \run_proc[5].remd_tmp[6][0]_i_1_n_0\ : STD_LOGIC;
  signal \run_proc[5].remd_tmp[6][1]_i_1_n_0\ : STD_LOGIC;
  signal \run_proc[5].remd_tmp[6][2]_i_1_n_0\ : STD_LOGIC;
  signal \run_proc[5].remd_tmp[6][3]_i_1_n_0\ : STD_LOGIC;
  signal \run_proc[5].remd_tmp[6][4]_i_1_n_0\ : STD_LOGIC;
  signal \run_proc[5].remd_tmp[6][5]_i_1_n_0\ : STD_LOGIC;
  signal \run_proc[5].remd_tmp_reg[6]_5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \run_proc[6].remd_tmp[7][0]_i_1_n_0\ : STD_LOGIC;
  signal \run_proc[6].remd_tmp[7][1]_i_1_n_0\ : STD_LOGIC;
  signal \run_proc[6].remd_tmp[7][2]_i_1_n_0\ : STD_LOGIC;
  signal \run_proc[6].remd_tmp[7][3]_i_1_n_0\ : STD_LOGIC;
  signal \run_proc[6].remd_tmp[7][4]_i_1_n_0\ : STD_LOGIC;
  signal \run_proc[6].remd_tmp[7][4]_i_3_n_0\ : STD_LOGIC;
  signal \run_proc[6].remd_tmp[7][5]_i_1_n_0\ : STD_LOGIC;
  signal \run_proc[6].remd_tmp[7][6]_i_1_n_0\ : STD_LOGIC;
  signal \run_proc[6].remd_tmp[7][6]_i_2_n_0\ : STD_LOGIC;
  signal \run_proc[6].remd_tmp_reg[7]_6\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \dividend_tmp_reg[0][7]_srl2\ : label is "U0/\urem_8ns_3ns_2_12_1_U2/conv2d_edge_urem_8ns_3ns_2_12_1_divider_u/dividend_tmp_reg[0] ";
  attribute srl_name : string;
  attribute srl_name of \dividend_tmp_reg[0][7]_srl2\ : label is "U0/\urem_8ns_3ns_2_12_1_U2/conv2d_edge_urem_8ns_3ns_2_12_1_divider_u/dividend_tmp_reg[0][7]_srl2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \remd_reg[0]_srl2_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \remd_reg[1]_srl2_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \run_proc[1].remd_tmp[2][0]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \run_proc[1].remd_tmp[2][1]_i_2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \run_proc[2].remd_tmp[3][0]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \run_proc[2].remd_tmp[3][1]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \run_proc[3].remd_tmp[4][0]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \run_proc[3].remd_tmp[4][1]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \run_proc[3].remd_tmp[4][2]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \run_proc[3].remd_tmp[4][3]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \run_proc[4].remd_tmp[5][0]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \run_proc[4].remd_tmp[5][1]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \run_proc[4].remd_tmp[5][3]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \run_proc[4].remd_tmp[5][4]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \run_proc[6].remd_tmp[7][1]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \run_proc[6].remd_tmp[7][2]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \run_proc[6].remd_tmp[7][3]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \run_proc[6].remd_tmp[7][4]_i_2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \run_proc[6].remd_tmp[7][4]_i_3\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \run_proc[6].remd_tmp[7][6]_i_1\ : label is "soft_lutpair262";
begin
  A(0) <= \^a\(0);
\dividend_tmp_reg[0][7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^a\(0),
      Q => \dividend_tmp_reg[0][7]_srl2_n_0\
    );
\remd_reg[0]_srl2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \run_proc[6].remd_tmp_reg[7]_6\(6),
      I1 => \remd_reg[1]_srl2_i_2_n_0\,
      I2 => \run_proc[6].remd_tmp_reg[7]_6\(5),
      I3 => trunc_ln31_reg_1134_pp0_iter9_reg(0),
      O => \run_proc[6].remd_tmp_reg[7][6]_0\
    );
\remd_reg[1]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5557AAA8"
    )
        port map (
      I0 => trunc_ln31_reg_1134_pp0_iter9_reg(0),
      I1 => \run_proc[6].remd_tmp_reg[7]_6\(5),
      I2 => \remd_reg[1]_srl2_i_2_n_0\,
      I3 => \run_proc[6].remd_tmp_reg[7]_6\(6),
      I4 => \run_proc[6].remd_tmp_reg[7]_6\(0),
      O => \trunc_ln31_reg_1134_pp0_iter9_reg_reg[0]__0\
    );
\remd_reg[1]_srl2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \run_proc[6].remd_tmp_reg[7]_6\(3),
      I1 => trunc_ln31_reg_1134_pp0_iter9_reg(0),
      I2 => \run_proc[6].remd_tmp_reg[7]_6\(0),
      I3 => \run_proc[6].remd_tmp_reg[7]_6\(1),
      I4 => \run_proc[6].remd_tmp_reg[7]_6\(2),
      I5 => \run_proc[6].remd_tmp_reg[7]_6\(4),
      O => \remd_reg[1]_srl2_i_2_n_0\
    );
\run_proc[0].remd_tmp_reg[1][0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \dividend_tmp_reg[0][7]_srl2_n_0\,
      Q => \run_proc[0].remd_tmp_reg[1]_0\(0),
      R => '0'
    );
\run_proc[1].remd_tmp[2][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \run_proc[0].remd_tmp_reg[1]_0\(0),
      I1 => trunc_ln31_reg_1134_pp0_iter3_reg(0),
      O => \run_proc[1].remd_tmp[2][0]_i_1_n_0\
    );
\run_proc[1].remd_tmp[2][1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \run_proc[0].remd_tmp_reg[1]_0\(0),
      I1 => trunc_ln31_reg_1134_pp0_iter3_reg(0),
      O => \run_proc[1].remd_tmp[2][1]_i_2_n_0\
    );
\run_proc[1].remd_tmp_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \run_proc[1].remd_tmp[2][0]_i_1_n_0\,
      Q => \run_proc[1].remd_tmp_reg[2]_1\(0),
      R => '0'
    );
\run_proc[1].remd_tmp_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \run_proc[1].remd_tmp[2][1]_i_2_n_0\,
      Q => \run_proc[1].remd_tmp_reg[2]_1\(1),
      R => '0'
    );
\run_proc[2].remd_tmp[3][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1C"
    )
        port map (
      I0 => \run_proc[1].remd_tmp_reg[2]_1\(0),
      I1 => \run_proc[1].remd_tmp_reg[2]_1\(1),
      I2 => trunc_ln31_reg_1134_pp0_iter4_reg(0),
      O => \run_proc[2].remd_tmp[3][0]_i_1_n_0\
    );
\run_proc[2].remd_tmp[3][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => \run_proc[1].remd_tmp_reg[2]_1\(1),
      I1 => \run_proc[1].remd_tmp_reg[2]_1\(0),
      I2 => trunc_ln31_reg_1134_pp0_iter4_reg(0),
      O => \run_proc[2].remd_tmp[3][1]_i_1_n_0\
    );
\run_proc[2].remd_tmp[3][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \run_proc[1].remd_tmp_reg[2]_1\(1),
      I1 => \run_proc[1].remd_tmp_reg[2]_1\(0),
      I2 => trunc_ln31_reg_1134_pp0_iter4_reg(0),
      O => \run_proc[2].remd_tmp[3][2]_i_1_n_0\
    );
\run_proc[2].remd_tmp_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \run_proc[2].remd_tmp[3][0]_i_1_n_0\,
      Q => \run_proc[2].remd_tmp_reg[3]_2\(0),
      R => '0'
    );
\run_proc[2].remd_tmp_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \run_proc[2].remd_tmp[3][1]_i_1_n_0\,
      Q => \run_proc[2].remd_tmp_reg[3]_2\(1),
      R => '0'
    );
\run_proc[2].remd_tmp_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \run_proc[2].remd_tmp[3][2]_i_1_n_0\,
      Q => \run_proc[2].remd_tmp_reg[3]_2\(2),
      R => '0'
    );
\run_proc[3].remd_tmp[4][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01EE"
    )
        port map (
      I0 => \run_proc[2].remd_tmp_reg[3]_2\(2),
      I1 => \run_proc[2].remd_tmp_reg[3]_2\(1),
      I2 => \run_proc[2].remd_tmp_reg[3]_2\(0),
      I3 => trunc_ln31_reg_1134_pp0_iter5_reg(0),
      O => \run_proc[3].remd_tmp[4][0]_i_1_n_0\
    );
\run_proc[3].remd_tmp[4][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6664"
    )
        port map (
      I0 => trunc_ln31_reg_1134_pp0_iter5_reg(0),
      I1 => \run_proc[2].remd_tmp_reg[3]_2\(0),
      I2 => \run_proc[2].remd_tmp_reg[3]_2\(1),
      I3 => \run_proc[2].remd_tmp_reg[3]_2\(2),
      O => \run_proc[3].remd_tmp[4][1]_i_1_n_0\
    );
\run_proc[3].remd_tmp[4][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8780"
    )
        port map (
      I0 => trunc_ln31_reg_1134_pp0_iter5_reg(0),
      I1 => \run_proc[2].remd_tmp_reg[3]_2\(0),
      I2 => \run_proc[2].remd_tmp_reg[3]_2\(1),
      I3 => \run_proc[2].remd_tmp_reg[3]_2\(2),
      O => \run_proc[3].remd_tmp[4][2]_i_1_n_0\
    );
\run_proc[3].remd_tmp[4][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => trunc_ln31_reg_1134_pp0_iter5_reg(0),
      I1 => \run_proc[2].remd_tmp_reg[3]_2\(0),
      I2 => \run_proc[2].remd_tmp_reg[3]_2\(1),
      I3 => \run_proc[2].remd_tmp_reg[3]_2\(2),
      O => \run_proc[3].remd_tmp[4][3]_i_1_n_0\
    );
\run_proc[3].remd_tmp_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \run_proc[3].remd_tmp[4][0]_i_1_n_0\,
      Q => \run_proc[3].remd_tmp_reg[4]_3\(0),
      R => '0'
    );
\run_proc[3].remd_tmp_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \run_proc[3].remd_tmp[4][1]_i_1_n_0\,
      Q => \run_proc[3].remd_tmp_reg[4]_3\(1),
      R => '0'
    );
\run_proc[3].remd_tmp_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \run_proc[3].remd_tmp[4][2]_i_1_n_0\,
      Q => \run_proc[3].remd_tmp_reg[4]_3\(2),
      R => '0'
    );
\run_proc[3].remd_tmp_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \run_proc[3].remd_tmp[4][3]_i_1_n_0\,
      Q => \run_proc[3].remd_tmp_reg[4]_3\(3),
      R => '0'
    );
\run_proc[4].remd_tmp[5][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFA"
    )
        port map (
      I0 => \run_proc[3].remd_tmp_reg[4]_3\(3),
      I1 => \run_proc[3].remd_tmp_reg[4]_3\(0),
      I2 => \run_proc[3].remd_tmp_reg[4]_3\(1),
      I3 => \run_proc[3].remd_tmp_reg[4]_3\(2),
      I4 => trunc_ln31_reg_1134_pp0_iter6_reg(0),
      O => \run_proc[4].remd_tmp[5][0]_i_1_n_0\
    );
\run_proc[4].remd_tmp[5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF00EF0"
    )
        port map (
      I0 => \run_proc[3].remd_tmp_reg[4]_3\(2),
      I1 => \run_proc[3].remd_tmp_reg[4]_3\(1),
      I2 => \run_proc[3].remd_tmp_reg[4]_3\(0),
      I3 => trunc_ln31_reg_1134_pp0_iter6_reg(0),
      I4 => \run_proc[3].remd_tmp_reg[4]_3\(3),
      O => \run_proc[4].remd_tmp[5][1]_i_1_n_0\
    );
\run_proc[4].remd_tmp[5][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C333C222"
    )
        port map (
      I0 => \run_proc[3].remd_tmp_reg[4]_3\(2),
      I1 => \run_proc[3].remd_tmp_reg[4]_3\(1),
      I2 => \run_proc[3].remd_tmp_reg[4]_3\(0),
      I3 => trunc_ln31_reg_1134_pp0_iter6_reg(0),
      I4 => \run_proc[3].remd_tmp_reg[4]_3\(3),
      O => \run_proc[4].remd_tmp[5][2]_i_1_n_0\
    );
\run_proc[4].remd_tmp[5][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A999A888"
    )
        port map (
      I0 => \run_proc[3].remd_tmp_reg[4]_3\(2),
      I1 => \run_proc[3].remd_tmp_reg[4]_3\(1),
      I2 => \run_proc[3].remd_tmp_reg[4]_3\(0),
      I3 => trunc_ln31_reg_1134_pp0_iter6_reg(0),
      I4 => \run_proc[3].remd_tmp_reg[4]_3\(3),
      O => \run_proc[4].remd_tmp[5][3]_i_1_n_0\
    );
\run_proc[4].remd_tmp[5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0000"
    )
        port map (
      I0 => \run_proc[3].remd_tmp_reg[4]_3\(2),
      I1 => \run_proc[3].remd_tmp_reg[4]_3\(1),
      I2 => \run_proc[3].remd_tmp_reg[4]_3\(0),
      I3 => trunc_ln31_reg_1134_pp0_iter6_reg(0),
      I4 => \run_proc[3].remd_tmp_reg[4]_3\(3),
      O => \run_proc[4].remd_tmp[5][4]_i_1_n_0\
    );
\run_proc[4].remd_tmp_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \run_proc[4].remd_tmp[5][0]_i_1_n_0\,
      Q => \run_proc[4].remd_tmp_reg[5]_4\(0),
      R => '0'
    );
\run_proc[4].remd_tmp_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \run_proc[4].remd_tmp[5][1]_i_1_n_0\,
      Q => \run_proc[4].remd_tmp_reg[5]_4\(1),
      R => '0'
    );
\run_proc[4].remd_tmp_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \run_proc[4].remd_tmp[5][2]_i_1_n_0\,
      Q => \run_proc[4].remd_tmp_reg[5]_4\(2),
      R => '0'
    );
\run_proc[4].remd_tmp_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \run_proc[4].remd_tmp[5][3]_i_1_n_0\,
      Q => \run_proc[4].remd_tmp_reg[5]_4\(3),
      R => '0'
    );
\run_proc[4].remd_tmp_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \run_proc[4].remd_tmp[5][4]_i_1_n_0\,
      Q => \run_proc[4].remd_tmp_reg[5]_4\(4),
      R => '0'
    );
\run_proc[5].remd_tmp[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFEFE"
    )
        port map (
      I0 => \run_proc[4].remd_tmp_reg[5]_4\(4),
      I1 => \run_proc[4].remd_tmp_reg[5]_4\(2),
      I2 => \run_proc[4].remd_tmp_reg[5]_4\(1),
      I3 => \run_proc[4].remd_tmp_reg[5]_4\(0),
      I4 => \run_proc[4].remd_tmp_reg[5]_4\(3),
      I5 => trunc_ln31_reg_1134_pp0_iter7_reg(0),
      O => \run_proc[5].remd_tmp[6][0]_i_1_n_0\
    );
\run_proc[5].remd_tmp[6][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C3C3C3C3C3C38"
    )
        port map (
      I0 => \run_proc[4].remd_tmp_reg[5]_4\(3),
      I1 => trunc_ln31_reg_1134_pp0_iter7_reg(0),
      I2 => \run_proc[4].remd_tmp_reg[5]_4\(0),
      I3 => \run_proc[4].remd_tmp_reg[5]_4\(1),
      I4 => \run_proc[4].remd_tmp_reg[5]_4\(2),
      I5 => \run_proc[4].remd_tmp_reg[5]_4\(4),
      O => \run_proc[5].remd_tmp[6][1]_i_1_n_0\
    );
\run_proc[5].remd_tmp[6][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C03FC03FC03FC02A"
    )
        port map (
      I0 => \run_proc[4].remd_tmp_reg[5]_4\(3),
      I1 => trunc_ln31_reg_1134_pp0_iter7_reg(0),
      I2 => \run_proc[4].remd_tmp_reg[5]_4\(0),
      I3 => \run_proc[4].remd_tmp_reg[5]_4\(1),
      I4 => \run_proc[4].remd_tmp_reg[5]_4\(2),
      I5 => \run_proc[4].remd_tmp_reg[5]_4\(4),
      O => \run_proc[5].remd_tmp[6][2]_i_1_n_0\
    );
\run_proc[5].remd_tmp[6][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0003FFFC0002A"
    )
        port map (
      I0 => \run_proc[4].remd_tmp_reg[5]_4\(3),
      I1 => trunc_ln31_reg_1134_pp0_iter7_reg(0),
      I2 => \run_proc[4].remd_tmp_reg[5]_4\(0),
      I3 => \run_proc[4].remd_tmp_reg[5]_4\(1),
      I4 => \run_proc[4].remd_tmp_reg[5]_4\(2),
      I5 => \run_proc[4].remd_tmp_reg[5]_4\(4),
      O => \run_proc[5].remd_tmp[6][3]_i_1_n_0\
    );
\run_proc[5].remd_tmp[6][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA95AAAAAA80"
    )
        port map (
      I0 => \run_proc[4].remd_tmp_reg[5]_4\(3),
      I1 => trunc_ln31_reg_1134_pp0_iter7_reg(0),
      I2 => \run_proc[4].remd_tmp_reg[5]_4\(0),
      I3 => \run_proc[4].remd_tmp_reg[5]_4\(1),
      I4 => \run_proc[4].remd_tmp_reg[5]_4\(2),
      I5 => \run_proc[4].remd_tmp_reg[5]_4\(4),
      O => \run_proc[5].remd_tmp[6][4]_i_1_n_0\
    );
\run_proc[5].remd_tmp[6][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEA00000000"
    )
        port map (
      I0 => \run_proc[4].remd_tmp_reg[5]_4\(3),
      I1 => trunc_ln31_reg_1134_pp0_iter7_reg(0),
      I2 => \run_proc[4].remd_tmp_reg[5]_4\(0),
      I3 => \run_proc[4].remd_tmp_reg[5]_4\(1),
      I4 => \run_proc[4].remd_tmp_reg[5]_4\(2),
      I5 => \run_proc[4].remd_tmp_reg[5]_4\(4),
      O => \run_proc[5].remd_tmp[6][5]_i_1_n_0\
    );
\run_proc[5].remd_tmp_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \run_proc[5].remd_tmp[6][0]_i_1_n_0\,
      Q => \run_proc[5].remd_tmp_reg[6]_5\(0),
      R => '0'
    );
\run_proc[5].remd_tmp_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \run_proc[5].remd_tmp[6][1]_i_1_n_0\,
      Q => \run_proc[5].remd_tmp_reg[6]_5\(1),
      R => '0'
    );
\run_proc[5].remd_tmp_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \run_proc[5].remd_tmp[6][2]_i_1_n_0\,
      Q => \run_proc[5].remd_tmp_reg[6]_5\(2),
      R => '0'
    );
\run_proc[5].remd_tmp_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \run_proc[5].remd_tmp[6][3]_i_1_n_0\,
      Q => \run_proc[5].remd_tmp_reg[6]_5\(3),
      R => '0'
    );
\run_proc[5].remd_tmp_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \run_proc[5].remd_tmp[6][4]_i_1_n_0\,
      Q => \run_proc[5].remd_tmp_reg[6]_5\(4),
      R => '0'
    );
\run_proc[5].remd_tmp_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \run_proc[5].remd_tmp[6][5]_i_1_n_0\,
      Q => \run_proc[5].remd_tmp_reg[6]_5\(5),
      R => '0'
    );
\run_proc[6].remd_tmp[7][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cal_tmp[6]__21\(8),
      I1 => trunc_ln31_reg_1134_pp0_iter8_reg(0),
      O => \run_proc[6].remd_tmp[7][0]_i_1_n_0\
    );
\run_proc[6].remd_tmp[7][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => trunc_ln31_reg_1134_pp0_iter8_reg(0),
      I1 => \cal_tmp[6]__21\(8),
      I2 => \run_proc[5].remd_tmp_reg[6]_5\(0),
      O => \run_proc[6].remd_tmp[7][1]_i_1_n_0\
    );
\run_proc[6].remd_tmp[7][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A999"
    )
        port map (
      I0 => \run_proc[5].remd_tmp_reg[6]_5\(1),
      I1 => \cal_tmp[6]__21\(8),
      I2 => trunc_ln31_reg_1134_pp0_iter8_reg(0),
      I3 => \run_proc[5].remd_tmp_reg[6]_5\(0),
      O => \run_proc[6].remd_tmp[7][2]_i_1_n_0\
    );
\run_proc[6].remd_tmp[7][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0111"
    )
        port map (
      I0 => \run_proc[5].remd_tmp_reg[6]_5\(1),
      I1 => \cal_tmp[6]__21\(8),
      I2 => trunc_ln31_reg_1134_pp0_iter8_reg(0),
      I3 => \run_proc[5].remd_tmp_reg[6]_5\(0),
      I4 => \run_proc[5].remd_tmp_reg[6]_5\(2),
      O => \run_proc[6].remd_tmp[7][3]_i_1_n_0\
    );
\run_proc[6].remd_tmp[7][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA999"
    )
        port map (
      I0 => \run_proc[5].remd_tmp_reg[6]_5\(3),
      I1 => \cal_tmp[6]__21\(8),
      I2 => \run_proc[5].remd_tmp_reg[6]_5\(0),
      I3 => trunc_ln31_reg_1134_pp0_iter8_reg(0),
      I4 => \run_proc[5].remd_tmp_reg[6]_5\(2),
      I5 => \run_proc[5].remd_tmp_reg[6]_5\(1),
      O => \run_proc[6].remd_tmp[7][4]_i_1_n_0\
    );
\run_proc[6].remd_tmp[7][4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \run_proc[5].remd_tmp_reg[6]_5\(3),
      I1 => \run_proc[5].remd_tmp_reg[6]_5\(4),
      I2 => \run_proc[5].remd_tmp_reg[6]_5\(5),
      I3 => \run_proc[6].remd_tmp[7][4]_i_3_n_0\,
      O => \cal_tmp[6]__21\(8)
    );
\run_proc[6].remd_tmp[7][4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \run_proc[5].remd_tmp_reg[6]_5\(1),
      I1 => \run_proc[5].remd_tmp_reg[6]_5\(2),
      I2 => trunc_ln31_reg_1134_pp0_iter8_reg(0),
      I3 => \run_proc[5].remd_tmp_reg[6]_5\(0),
      O => \run_proc[6].remd_tmp[7][4]_i_3_n_0\
    );
\run_proc[6].remd_tmp[7][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \run_proc[5].remd_tmp_reg[6]_5\(4),
      I1 => \run_proc[6].remd_tmp[7][6]_i_2_n_0\,
      O => \run_proc[6].remd_tmp[7][5]_i_1_n_0\
    );
\run_proc[6].remd_tmp[7][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \run_proc[5].remd_tmp_reg[6]_5\(4),
      I1 => \run_proc[6].remd_tmp[7][6]_i_2_n_0\,
      I2 => \run_proc[5].remd_tmp_reg[6]_5\(5),
      O => \run_proc[6].remd_tmp[7][6]_i_1_n_0\
    );
\run_proc[6].remd_tmp[7][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \run_proc[5].remd_tmp_reg[6]_5\(1),
      I1 => \run_proc[5].remd_tmp_reg[6]_5\(2),
      I2 => trunc_ln31_reg_1134_pp0_iter8_reg(0),
      I3 => \run_proc[5].remd_tmp_reg[6]_5\(0),
      I4 => \cal_tmp[6]__21\(8),
      I5 => \run_proc[5].remd_tmp_reg[6]_5\(3),
      O => \run_proc[6].remd_tmp[7][6]_i_2_n_0\
    );
\run_proc[6].remd_tmp_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \run_proc[6].remd_tmp[7][0]_i_1_n_0\,
      Q => \run_proc[6].remd_tmp_reg[7]_6\(0),
      R => '0'
    );
\run_proc[6].remd_tmp_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \run_proc[6].remd_tmp[7][1]_i_1_n_0\,
      Q => \run_proc[6].remd_tmp_reg[7]_6\(1),
      R => '0'
    );
\run_proc[6].remd_tmp_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \run_proc[6].remd_tmp[7][2]_i_1_n_0\,
      Q => \run_proc[6].remd_tmp_reg[7]_6\(2),
      R => '0'
    );
\run_proc[6].remd_tmp_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \run_proc[6].remd_tmp[7][3]_i_1_n_0\,
      Q => \run_proc[6].remd_tmp_reg[7]_6\(3),
      R => '0'
    );
\run_proc[6].remd_tmp_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \run_proc[6].remd_tmp[7][4]_i_1_n_0\,
      Q => \run_proc[6].remd_tmp_reg[7]_6\(4),
      R => '0'
    );
\run_proc[6].remd_tmp_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \run_proc[6].remd_tmp[7][5]_i_1_n_0\,
      Q => \run_proc[6].remd_tmp_reg[7]_6\(5),
      R => '0'
    );
\run_proc[6].remd_tmp_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \run_proc[6].remd_tmp[7][6]_i_1_n_0\,
      Q => \run_proc[6].remd_tmp_reg[7]_6\(6),
      R => '0'
    );
tmp_9_reg_1140_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A222A2A2"
    )
        port map (
      I0 => Q(0),
      I1 => icmp_ln31_reg_1149,
      I2 => ap_loop_init_pp0_iter1_reg,
      I3 => icmp_ln30_reg_1119_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      O => \^a\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_burst_converter is
  port (
    s_ready_t_reg : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg_0\ : out STD_LOGIC;
    m_axi_gmem0_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    ost_ctrl_valid : out STD_LOGIC;
    we : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    m_axi_gmem0_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    if_full_n : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 65 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_burst_converter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_burst_converter is
  signal SHIFT_RIGHT : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal beat_len : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \could_multi_bursts.addr_buf[13]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[13]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[13]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[13]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[17]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[17]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[17]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[17]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[21]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[21]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[21]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[21]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[25]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[25]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[25]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[25]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[29]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[29]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[29]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[29]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[33]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[33]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[33]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[33]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[37]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[37]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[37]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[37]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[41]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[41]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[41]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[41]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[45]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[45]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[45]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[45]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[49]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[49]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[49]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[49]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[53]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[53]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[53]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[53]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[57]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[57]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[57]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[57]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_8_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_9_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[61]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[61]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[61]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[61]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[63]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[63]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[9]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[9]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[9]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[9]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[9]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[63]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[63]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[63]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step\ : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \could_multi_bursts.addr_step[2]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step[3]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step[4]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step[5]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step[6]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_valid_i_2_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.burst_valid_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.first_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_8_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_reg_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.len_tmp\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.loop_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_0\ : STD_LOGIC;
  signal end_from_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal first_sect : STD_LOGIC;
  signal first_sect_reg_n_0 : STD_LOGIC;
  signal last_sect_buf : STD_LOGIC;
  signal \last_sect_i_10__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_11__0_n_0\ : STD_LOGIC;
  signal last_sect_i_12_n_0 : STD_LOGIC;
  signal last_sect_i_13_n_0 : STD_LOGIC;
  signal last_sect_i_2_n_0 : STD_LOGIC;
  signal last_sect_i_3_n_0 : STD_LOGIC;
  signal last_sect_i_4_n_0 : STD_LOGIC;
  signal last_sect_i_5_n_0 : STD_LOGIC;
  signal last_sect_i_6_n_0 : STD_LOGIC;
  signal last_sect_i_7_n_0 : STD_LOGIC;
  signal last_sect_i_8_n_0 : STD_LOGIC;
  signal \last_sect_i_9__0_n_0\ : STD_LOGIC;
  signal last_sect_reg_n_0 : STD_LOGIC;
  signal last_sect_tmp : STD_LOGIC;
  signal \^m_axi_gmem0_araddr\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal next_req : STD_LOGIC;
  signal \^ost_ctrl_valid\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_16_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__10_n_0\ : STD_LOGIC;
  signal \plusOp_carry__10_n_1\ : STD_LOGIC;
  signal \plusOp_carry__10_n_2\ : STD_LOGIC;
  signal \plusOp_carry__10_n_3\ : STD_LOGIC;
  signal \plusOp_carry__11_n_2\ : STD_LOGIC;
  signal \plusOp_carry__11_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_carry__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_n_1\ : STD_LOGIC;
  signal \plusOp_carry__4_n_2\ : STD_LOGIC;
  signal \plusOp_carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_carry__5_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_n_1\ : STD_LOGIC;
  signal \plusOp_carry__5_n_2\ : STD_LOGIC;
  signal \plusOp_carry__5_n_3\ : STD_LOGIC;
  signal \plusOp_carry__6_n_0\ : STD_LOGIC;
  signal \plusOp_carry__6_n_1\ : STD_LOGIC;
  signal \plusOp_carry__6_n_2\ : STD_LOGIC;
  signal \plusOp_carry__6_n_3\ : STD_LOGIC;
  signal \plusOp_carry__7_n_0\ : STD_LOGIC;
  signal \plusOp_carry__7_n_1\ : STD_LOGIC;
  signal \plusOp_carry__7_n_2\ : STD_LOGIC;
  signal \plusOp_carry__7_n_3\ : STD_LOGIC;
  signal \plusOp_carry__8_n_0\ : STD_LOGIC;
  signal \plusOp_carry__8_n_1\ : STD_LOGIC;
  signal \plusOp_carry__8_n_2\ : STD_LOGIC;
  signal \plusOp_carry__8_n_3\ : STD_LOGIC;
  signal \plusOp_carry__9_n_0\ : STD_LOGIC;
  signal \plusOp_carry__9_n_1\ : STD_LOGIC;
  signal \plusOp_carry__9_n_2\ : STD_LOGIC;
  signal \plusOp_carry__9_n_3\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal req_handling_reg_n_0 : STD_LOGIC;
  signal rs_req_n_1 : STD_LOGIC;
  signal rs_req_n_10 : STD_LOGIC;
  signal rs_req_n_100 : STD_LOGIC;
  signal rs_req_n_101 : STD_LOGIC;
  signal rs_req_n_102 : STD_LOGIC;
  signal rs_req_n_103 : STD_LOGIC;
  signal rs_req_n_104 : STD_LOGIC;
  signal rs_req_n_105 : STD_LOGIC;
  signal rs_req_n_106 : STD_LOGIC;
  signal rs_req_n_107 : STD_LOGIC;
  signal rs_req_n_108 : STD_LOGIC;
  signal rs_req_n_109 : STD_LOGIC;
  signal rs_req_n_11 : STD_LOGIC;
  signal rs_req_n_110 : STD_LOGIC;
  signal rs_req_n_111 : STD_LOGIC;
  signal rs_req_n_112 : STD_LOGIC;
  signal rs_req_n_113 : STD_LOGIC;
  signal rs_req_n_114 : STD_LOGIC;
  signal rs_req_n_115 : STD_LOGIC;
  signal rs_req_n_116 : STD_LOGIC;
  signal rs_req_n_117 : STD_LOGIC;
  signal rs_req_n_118 : STD_LOGIC;
  signal rs_req_n_119 : STD_LOGIC;
  signal rs_req_n_12 : STD_LOGIC;
  signal rs_req_n_120 : STD_LOGIC;
  signal rs_req_n_13 : STD_LOGIC;
  signal rs_req_n_14 : STD_LOGIC;
  signal rs_req_n_141 : STD_LOGIC;
  signal rs_req_n_142 : STD_LOGIC;
  signal rs_req_n_143 : STD_LOGIC;
  signal rs_req_n_144 : STD_LOGIC;
  signal rs_req_n_145 : STD_LOGIC;
  signal rs_req_n_146 : STD_LOGIC;
  signal rs_req_n_147 : STD_LOGIC;
  signal rs_req_n_148 : STD_LOGIC;
  signal rs_req_n_149 : STD_LOGIC;
  signal rs_req_n_15 : STD_LOGIC;
  signal rs_req_n_150 : STD_LOGIC;
  signal rs_req_n_151 : STD_LOGIC;
  signal rs_req_n_152 : STD_LOGIC;
  signal rs_req_n_153 : STD_LOGIC;
  signal rs_req_n_154 : STD_LOGIC;
  signal rs_req_n_155 : STD_LOGIC;
  signal rs_req_n_156 : STD_LOGIC;
  signal rs_req_n_157 : STD_LOGIC;
  signal rs_req_n_158 : STD_LOGIC;
  signal rs_req_n_159 : STD_LOGIC;
  signal rs_req_n_16 : STD_LOGIC;
  signal rs_req_n_160 : STD_LOGIC;
  signal rs_req_n_17 : STD_LOGIC;
  signal rs_req_n_18 : STD_LOGIC;
  signal rs_req_n_19 : STD_LOGIC;
  signal rs_req_n_20 : STD_LOGIC;
  signal rs_req_n_21 : STD_LOGIC;
  signal rs_req_n_22 : STD_LOGIC;
  signal rs_req_n_23 : STD_LOGIC;
  signal rs_req_n_24 : STD_LOGIC;
  signal rs_req_n_25 : STD_LOGIC;
  signal rs_req_n_26 : STD_LOGIC;
  signal rs_req_n_27 : STD_LOGIC;
  signal rs_req_n_28 : STD_LOGIC;
  signal rs_req_n_29 : STD_LOGIC;
  signal rs_req_n_30 : STD_LOGIC;
  signal rs_req_n_31 : STD_LOGIC;
  signal rs_req_n_32 : STD_LOGIC;
  signal rs_req_n_33 : STD_LOGIC;
  signal rs_req_n_34 : STD_LOGIC;
  signal rs_req_n_35 : STD_LOGIC;
  signal rs_req_n_36 : STD_LOGIC;
  signal rs_req_n_37 : STD_LOGIC;
  signal rs_req_n_38 : STD_LOGIC;
  signal rs_req_n_39 : STD_LOGIC;
  signal rs_req_n_40 : STD_LOGIC;
  signal rs_req_n_41 : STD_LOGIC;
  signal rs_req_n_42 : STD_LOGIC;
  signal rs_req_n_43 : STD_LOGIC;
  signal rs_req_n_44 : STD_LOGIC;
  signal rs_req_n_45 : STD_LOGIC;
  signal rs_req_n_46 : STD_LOGIC;
  signal rs_req_n_47 : STD_LOGIC;
  signal rs_req_n_48 : STD_LOGIC;
  signal rs_req_n_49 : STD_LOGIC;
  signal rs_req_n_5 : STD_LOGIC;
  signal rs_req_n_50 : STD_LOGIC;
  signal rs_req_n_51 : STD_LOGIC;
  signal rs_req_n_52 : STD_LOGIC;
  signal rs_req_n_53 : STD_LOGIC;
  signal rs_req_n_54 : STD_LOGIC;
  signal rs_req_n_55 : STD_LOGIC;
  signal rs_req_n_56 : STD_LOGIC;
  signal rs_req_n_57 : STD_LOGIC;
  signal rs_req_n_58 : STD_LOGIC;
  signal rs_req_n_59 : STD_LOGIC;
  signal rs_req_n_60 : STD_LOGIC;
  signal rs_req_n_61 : STD_LOGIC;
  signal rs_req_n_62 : STD_LOGIC;
  signal rs_req_n_63 : STD_LOGIC;
  signal rs_req_n_64 : STD_LOGIC;
  signal rs_req_n_65 : STD_LOGIC;
  signal rs_req_n_66 : STD_LOGIC;
  signal rs_req_n_67 : STD_LOGIC;
  signal rs_req_n_68 : STD_LOGIC;
  signal rs_req_n_69 : STD_LOGIC;
  signal rs_req_n_7 : STD_LOGIC;
  signal rs_req_n_70 : STD_LOGIC;
  signal rs_req_n_71 : STD_LOGIC;
  signal rs_req_n_72 : STD_LOGIC;
  signal rs_req_n_73 : STD_LOGIC;
  signal rs_req_n_74 : STD_LOGIC;
  signal rs_req_n_75 : STD_LOGIC;
  signal rs_req_n_76 : STD_LOGIC;
  signal rs_req_n_77 : STD_LOGIC;
  signal rs_req_n_78 : STD_LOGIC;
  signal rs_req_n_79 : STD_LOGIC;
  signal rs_req_n_8 : STD_LOGIC;
  signal rs_req_n_80 : STD_LOGIC;
  signal rs_req_n_81 : STD_LOGIC;
  signal rs_req_n_82 : STD_LOGIC;
  signal rs_req_n_83 : STD_LOGIC;
  signal rs_req_n_84 : STD_LOGIC;
  signal rs_req_n_85 : STD_LOGIC;
  signal rs_req_n_86 : STD_LOGIC;
  signal rs_req_n_87 : STD_LOGIC;
  signal rs_req_n_88 : STD_LOGIC;
  signal rs_req_n_89 : STD_LOGIC;
  signal rs_req_n_9 : STD_LOGIC;
  signal rs_req_n_90 : STD_LOGIC;
  signal rs_req_n_91 : STD_LOGIC;
  signal rs_req_n_92 : STD_LOGIC;
  signal rs_req_n_93 : STD_LOGIC;
  signal rs_req_n_94 : STD_LOGIC;
  signal rs_req_n_95 : STD_LOGIC;
  signal rs_req_n_96 : STD_LOGIC;
  signal rs_req_n_97 : STD_LOGIC;
  signal rs_req_n_98 : STD_LOGIC;
  signal rs_req_n_99 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal sect_addr_buf : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \sect_addr_buf[11]_i_1_n_0\ : STD_LOGIC;
  signal sect_cnt : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \sect_len_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal sect_total : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_total_buf[0]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_5_n_0\ : STD_LOGIC;
  signal sect_total_buf_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_total_buf_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \single_sect__18\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[32]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[33]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[34]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[35]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[36]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[37]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[38]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[39]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[40]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[41]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[42]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[43]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[44]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[45]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[46]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[47]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[48]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[49]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[50]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[51]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[52]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[53]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[54]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[55]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[56]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[57]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[58]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[59]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[60]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[61]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[62]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[63]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal start_to_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal start_to_4k0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_could_multi_bursts.addr_buf_reg[63]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_could_multi_bursts.addr_buf_reg[63]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[13]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[17]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[21]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[25]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[29]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[33]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[37]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[41]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[45]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[49]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[53]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[57]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[5]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[61]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[63]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[9]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[3]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[4]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[5]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[6]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_valid_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_loop_i_5\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_loop_i_6\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_loop_i_7\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_loop_i_8\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \could_multi_bursts.len_buf[0]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \could_multi_bursts.len_buf[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \could_multi_bursts.len_buf[2]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \could_multi_bursts.len_buf[3]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[0]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of last_sect_i_12 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of last_sect_i_13 : label is "soft_lutpair112";
  attribute ADDER_THRESHOLD of plusOp_carry : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__9\ : label is 35;
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair109";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[8]_i_1\ : label is 11;
begin
  \could_multi_bursts.burst_valid_reg_0\ <= \^could_multi_bursts.burst_valid_reg_0\;
  m_axi_gmem0_ARADDR(61 downto 0) <= \^m_axi_gmem0_araddr\(61 downto 0);
  ost_ctrl_valid <= \^ost_ctrl_valid\;
\beat_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_160,
      Q => beat_len(0),
      R => reset
    );
\beat_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_159,
      Q => beat_len(1),
      R => reset
    );
\beat_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_158,
      Q => beat_len(2),
      R => reset
    );
\beat_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_157,
      Q => beat_len(3),
      R => reset
    );
\beat_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_156,
      Q => beat_len(4),
      R => reset
    );
\beat_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_155,
      Q => beat_len(5),
      R => reset
    );
\beat_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_154,
      Q => beat_len(6),
      R => reset
    );
\beat_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_153,
      Q => beat_len(7),
      R => reset
    );
\beat_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_152,
      Q => beat_len(8),
      R => reset
    );
\beat_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_151,
      Q => beat_len(9),
      R => reset
    );
\could_multi_bursts.addr_buf[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(13),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(11),
      O => \could_multi_bursts.addr_buf[13]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(12),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(10),
      O => \could_multi_bursts.addr_buf[13]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(11),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(9),
      O => \could_multi_bursts.addr_buf[13]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[13]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(10),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(8),
      O => \could_multi_bursts.addr_buf[13]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(17),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(15),
      O => \could_multi_bursts.addr_buf[17]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(16),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(14),
      O => \could_multi_bursts.addr_buf[17]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(15),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(13),
      O => \could_multi_bursts.addr_buf[17]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[17]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(14),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(12),
      O => \could_multi_bursts.addr_buf[17]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(21),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(19),
      O => \could_multi_bursts.addr_buf[21]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[21]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(20),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(18),
      O => \could_multi_bursts.addr_buf[21]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(19),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(17),
      O => \could_multi_bursts.addr_buf[21]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[21]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(18),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(16),
      O => \could_multi_bursts.addr_buf[21]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(25),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(23),
      O => \could_multi_bursts.addr_buf[25]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(24),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(22),
      O => \could_multi_bursts.addr_buf[25]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(23),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(21),
      O => \could_multi_bursts.addr_buf[25]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[25]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(22),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(20),
      O => \could_multi_bursts.addr_buf[25]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(29),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(27),
      O => \could_multi_bursts.addr_buf[29]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[29]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(28),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(26),
      O => \could_multi_bursts.addr_buf[29]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[29]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(27),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(25),
      O => \could_multi_bursts.addr_buf[29]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[29]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(26),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(24),
      O => \could_multi_bursts.addr_buf[29]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[33]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(33),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(31),
      O => \could_multi_bursts.addr_buf[33]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[33]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(32),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(30),
      O => \could_multi_bursts.addr_buf[33]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[33]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(31),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(29),
      O => \could_multi_bursts.addr_buf[33]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[33]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(30),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(28),
      O => \could_multi_bursts.addr_buf[33]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[37]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(37),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(35),
      O => \could_multi_bursts.addr_buf[37]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[37]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(36),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(34),
      O => \could_multi_bursts.addr_buf[37]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[37]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(35),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(33),
      O => \could_multi_bursts.addr_buf[37]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[37]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(34),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(32),
      O => \could_multi_bursts.addr_buf[37]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[41]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(41),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(39),
      O => \could_multi_bursts.addr_buf[41]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[41]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(40),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(38),
      O => \could_multi_bursts.addr_buf[41]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[41]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(39),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(37),
      O => \could_multi_bursts.addr_buf[41]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[41]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(38),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(36),
      O => \could_multi_bursts.addr_buf[41]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[45]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(45),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(43),
      O => \could_multi_bursts.addr_buf[45]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[45]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(44),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(42),
      O => \could_multi_bursts.addr_buf[45]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[45]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(43),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(41),
      O => \could_multi_bursts.addr_buf[45]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[45]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(42),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(40),
      O => \could_multi_bursts.addr_buf[45]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[49]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(49),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(47),
      O => \could_multi_bursts.addr_buf[49]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[49]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(48),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(46),
      O => \could_multi_bursts.addr_buf[49]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[49]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(47),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(45),
      O => \could_multi_bursts.addr_buf[49]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[49]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(46),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(44),
      O => \could_multi_bursts.addr_buf[49]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[53]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(53),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(51),
      O => \could_multi_bursts.addr_buf[53]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[53]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(52),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(50),
      O => \could_multi_bursts.addr_buf[53]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[53]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(51),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(49),
      O => \could_multi_bursts.addr_buf[53]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[53]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(50),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(48),
      O => \could_multi_bursts.addr_buf[53]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[57]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(57),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(55),
      O => \could_multi_bursts.addr_buf[57]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[57]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(56),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(54),
      O => \could_multi_bursts.addr_buf[57]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[57]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(55),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(53),
      O => \could_multi_bursts.addr_buf[57]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[57]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(54),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(52),
      O => \could_multi_bursts.addr_buf[57]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(5),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[5]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(4),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[5]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(3),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[5]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(2),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[5]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(5),
      I1 => \^m_axi_gmem0_araddr\(3),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(5),
      O => \could_multi_bursts.addr_buf[5]_i_6_n_0\
    );
\could_multi_bursts.addr_buf[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(4),
      I1 => \^m_axi_gmem0_araddr\(2),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(4),
      O => \could_multi_bursts.addr_buf[5]_i_7_n_0\
    );
\could_multi_bursts.addr_buf[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(3),
      I1 => \^m_axi_gmem0_araddr\(1),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(3),
      O => \could_multi_bursts.addr_buf[5]_i_8_n_0\
    );
\could_multi_bursts.addr_buf[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(2),
      I1 => \^m_axi_gmem0_araddr\(0),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(2),
      O => \could_multi_bursts.addr_buf[5]_i_9_n_0\
    );
\could_multi_bursts.addr_buf[61]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(61),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(59),
      O => \could_multi_bursts.addr_buf[61]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[61]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(60),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(58),
      O => \could_multi_bursts.addr_buf[61]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[61]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(59),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(57),
      O => \could_multi_bursts.addr_buf[61]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[61]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(58),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(56),
      O => \could_multi_bursts.addr_buf[61]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => ost_ctrl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_n_0\,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => m_axi_gmem0_ARREADY,
      O => \^ost_ctrl_valid\
    );
\could_multi_bursts.addr_buf[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(63),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(61),
      O => \could_multi_bursts.addr_buf[63]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[63]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(62),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(60),
      O => \could_multi_bursts.addr_buf[63]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(6),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[9]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(9),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(7),
      O => \could_multi_bursts.addr_buf[9]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(8),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(6),
      O => \could_multi_bursts.addr_buf[9]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(7),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem0_araddr\(5),
      O => \could_multi_bursts.addr_buf[9]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(6),
      I1 => \^m_axi_gmem0_araddr\(4),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(6),
      O => \could_multi_bursts.addr_buf[9]_i_6_n_0\
    );
\could_multi_bursts.addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[13]_i_1_n_7\,
      Q => \^m_axi_gmem0_araddr\(8),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[13]_i_1_n_6\,
      Q => \^m_axi_gmem0_araddr\(9),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[13]_i_1_n_5\,
      Q => \^m_axi_gmem0_araddr\(10),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[13]_i_1_n_4\,
      Q => \^m_axi_gmem0_araddr\(11),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[9]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[13]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[13]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[13]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[13]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[17]_i_1_n_7\,
      Q => \^m_axi_gmem0_araddr\(12),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[17]_i_1_n_6\,
      Q => \^m_axi_gmem0_araddr\(13),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[17]_i_1_n_5\,
      Q => \^m_axi_gmem0_araddr\(14),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[17]_i_1_n_4\,
      Q => \^m_axi_gmem0_araddr\(15),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[13]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[17]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[17]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[17]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[17]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[21]_i_1_n_7\,
      Q => \^m_axi_gmem0_araddr\(16),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[21]_i_1_n_6\,
      Q => \^m_axi_gmem0_araddr\(17),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[21]_i_1_n_5\,
      Q => \^m_axi_gmem0_araddr\(18),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[21]_i_1_n_4\,
      Q => \^m_axi_gmem0_araddr\(19),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[17]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[21]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[21]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[21]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[21]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[25]_i_1_n_7\,
      Q => \^m_axi_gmem0_araddr\(20),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[25]_i_1_n_6\,
      Q => \^m_axi_gmem0_araddr\(21),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[25]_i_1_n_5\,
      Q => \^m_axi_gmem0_araddr\(22),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[25]_i_1_n_4\,
      Q => \^m_axi_gmem0_araddr\(23),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[21]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[25]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[25]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[25]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[25]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[29]_i_1_n_7\,
      Q => \^m_axi_gmem0_araddr\(24),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[29]_i_1_n_6\,
      Q => \^m_axi_gmem0_araddr\(25),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[29]_i_1_n_5\,
      Q => \^m_axi_gmem0_araddr\(26),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[29]_i_1_n_4\,
      Q => \^m_axi_gmem0_araddr\(27),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[25]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[29]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[29]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[29]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[29]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[5]_i_1_n_7\,
      Q => \^m_axi_gmem0_araddr\(0),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[33]_i_1_n_7\,
      Q => \^m_axi_gmem0_araddr\(28),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[33]_i_1_n_6\,
      Q => \^m_axi_gmem0_araddr\(29),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[33]_i_1_n_5\,
      Q => \^m_axi_gmem0_araddr\(30),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[33]_i_1_n_4\,
      Q => \^m_axi_gmem0_araddr\(31),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[33]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[29]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[33]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[33]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[33]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[33]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[37]_i_1_n_7\,
      Q => \^m_axi_gmem0_araddr\(32),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[37]_i_1_n_6\,
      Q => \^m_axi_gmem0_araddr\(33),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[37]_i_1_n_5\,
      Q => \^m_axi_gmem0_araddr\(34),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[37]_i_1_n_4\,
      Q => \^m_axi_gmem0_araddr\(35),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[37]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[33]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[37]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[37]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[37]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[37]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[41]_i_1_n_7\,
      Q => \^m_axi_gmem0_araddr\(36),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[41]_i_1_n_6\,
      Q => \^m_axi_gmem0_araddr\(37),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[5]_i_1_n_6\,
      Q => \^m_axi_gmem0_araddr\(1),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[41]_i_1_n_5\,
      Q => \^m_axi_gmem0_araddr\(38),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[41]_i_1_n_4\,
      Q => \^m_axi_gmem0_araddr\(39),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[41]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[37]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[41]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[41]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[41]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[41]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[45]_i_1_n_7\,
      Q => \^m_axi_gmem0_araddr\(40),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[45]_i_1_n_6\,
      Q => \^m_axi_gmem0_araddr\(41),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[45]_i_1_n_5\,
      Q => \^m_axi_gmem0_araddr\(42),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[45]_i_1_n_4\,
      Q => \^m_axi_gmem0_araddr\(43),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[45]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[41]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[45]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[45]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[45]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[45]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[49]_i_1_n_7\,
      Q => \^m_axi_gmem0_araddr\(44),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[49]_i_1_n_6\,
      Q => \^m_axi_gmem0_araddr\(45),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[49]_i_1_n_5\,
      Q => \^m_axi_gmem0_araddr\(46),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[49]_i_1_n_4\,
      Q => \^m_axi_gmem0_araddr\(47),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[49]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[45]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[49]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[49]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[49]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[49]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[5]_i_1_n_5\,
      Q => \^m_axi_gmem0_araddr\(2),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[53]_i_1_n_7\,
      Q => \^m_axi_gmem0_araddr\(48),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[53]_i_1_n_6\,
      Q => \^m_axi_gmem0_araddr\(49),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[53]_i_1_n_5\,
      Q => \^m_axi_gmem0_araddr\(50),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[53]_i_1_n_4\,
      Q => \^m_axi_gmem0_araddr\(51),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[53]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[49]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[53]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[53]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[53]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[53]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[57]_i_1_n_7\,
      Q => \^m_axi_gmem0_araddr\(52),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[57]_i_1_n_6\,
      Q => \^m_axi_gmem0_araddr\(53),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[57]_i_1_n_5\,
      Q => \^m_axi_gmem0_araddr\(54),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[57]_i_1_n_4\,
      Q => \^m_axi_gmem0_araddr\(55),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[57]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[53]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[57]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[57]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[57]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[57]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[61]_i_1_n_7\,
      Q => \^m_axi_gmem0_araddr\(56),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[61]_i_1_n_6\,
      Q => \^m_axi_gmem0_araddr\(57),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[5]_i_1_n_4\,
      Q => \^m_axi_gmem0_araddr\(3),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \could_multi_bursts.addr_buf[5]_i_2_n_0\,
      DI(2) => \could_multi_bursts.addr_buf[5]_i_3_n_0\,
      DI(1) => \could_multi_bursts.addr_buf[5]_i_4_n_0\,
      DI(0) => \could_multi_bursts.addr_buf[5]_i_5_n_0\,
      O(3) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[5]_i_6_n_0\,
      S(2) => \could_multi_bursts.addr_buf[5]_i_7_n_0\,
      S(1) => \could_multi_bursts.addr_buf[5]_i_8_n_0\,
      S(0) => \could_multi_bursts.addr_buf[5]_i_9_n_0\
    );
\could_multi_bursts.addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[61]_i_1_n_5\,
      Q => \^m_axi_gmem0_araddr\(58),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[61]_i_1_n_4\,
      Q => \^m_axi_gmem0_araddr\(59),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[61]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[57]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[61]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[61]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[61]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[61]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[63]_i_2_n_7\,
      Q => \^m_axi_gmem0_araddr\(60),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[63]_i_2_n_6\,
      Q => \^m_axi_gmem0_araddr\(61),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[63]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[61]_i_1_n_0\,
      CO(3 downto 1) => \NLW_could_multi_bursts.addr_buf_reg[63]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \could_multi_bursts.addr_buf_reg[63]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_could_multi_bursts.addr_buf_reg[63]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \could_multi_bursts.addr_buf_reg[63]_i_2_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[63]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \could_multi_bursts.addr_buf[63]_i_3_n_0\,
      S(0) => \could_multi_bursts.addr_buf[63]_i_4_n_0\
    );
\could_multi_bursts.addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[9]_i_1_n_7\,
      Q => \^m_axi_gmem0_araddr\(4),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[9]_i_1_n_6\,
      Q => \^m_axi_gmem0_araddr\(5),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[9]_i_1_n_5\,
      Q => \^m_axi_gmem0_araddr\(6),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[9]_i_1_n_4\,
      Q => \^m_axi_gmem0_araddr\(7),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[5]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \could_multi_bursts.addr_buf[9]_i_2_n_0\,
      O(3) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[9]_i_3_n_0\,
      S(2) => \could_multi_bursts.addr_buf[9]_i_4_n_0\,
      S(1) => \could_multi_bursts.addr_buf[9]_i_5_n_0\,
      S(0) => \could_multi_bursts.addr_buf[9]_i_6_n_0\
    );
\could_multi_bursts.addr_step[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_reg_n_0\,
      I1 => \sect_len_buf_reg_n_0_[0]\,
      O => \could_multi_bursts.addr_step[2]_i_1_n_0\
    );
\could_multi_bursts.addr_step[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \sect_len_buf_reg_n_0_[1]\,
      O => \could_multi_bursts.addr_step[3]_i_1_n_0\
    );
\could_multi_bursts.addr_step[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \sect_len_buf_reg_n_0_[1]\,
      I2 => \could_multi_bursts.last_loop_reg_n_0\,
      I3 => \sect_len_buf_reg_n_0_[2]\,
      O => \could_multi_bursts.addr_step[4]_i_1_n_0\
    );
\could_multi_bursts.addr_step[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[1]\,
      I1 => \sect_len_buf_reg_n_0_[0]\,
      I2 => \sect_len_buf_reg_n_0_[2]\,
      I3 => \could_multi_bursts.last_loop_reg_n_0\,
      I4 => \sect_len_buf_reg_n_0_[3]\,
      O => \could_multi_bursts.addr_step[5]_i_1_n_0\
    );
\could_multi_bursts.addr_step[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0F0F0F"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[3]\,
      I1 => \sect_len_buf_reg_n_0_[1]\,
      I2 => \could_multi_bursts.last_loop_reg_n_0\,
      I3 => \sect_len_buf_reg_n_0_[0]\,
      I4 => \sect_len_buf_reg_n_0_[2]\,
      O => \could_multi_bursts.addr_step[6]_i_1_n_0\
    );
\could_multi_bursts.addr_step_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step[2]_i_1_n_0\,
      Q => \could_multi_bursts.addr_step\(2),
      R => reset
    );
\could_multi_bursts.addr_step_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step[3]_i_1_n_0\,
      Q => \could_multi_bursts.addr_step\(3),
      R => reset
    );
\could_multi_bursts.addr_step_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step[4]_i_1_n_0\,
      Q => \could_multi_bursts.addr_step\(4),
      R => reset
    );
\could_multi_bursts.addr_step_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step[5]_i_1_n_0\,
      Q => \could_multi_bursts.addr_step\(5),
      R => reset
    );
\could_multi_bursts.addr_step_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step[6]_i_1_n_0\,
      Q => \could_multi_bursts.addr_step\(6),
      R => reset
    );
\could_multi_bursts.burst_valid_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0EA"
    )
        port map (
      I0 => \^could_multi_bursts.burst_valid_reg_0\,
      I1 => \could_multi_bursts.sect_handling_reg_n_0\,
      I2 => ost_ctrl_ready,
      I3 => m_axi_gmem0_ARREADY,
      O => \could_multi_bursts.burst_valid_i_2_n_0\
    );
\could_multi_bursts.burst_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.burst_valid_i_2_n_0\,
      Q => \^could_multi_bursts.burst_valid_reg_0\,
      R => reset
    );
\could_multi_bursts.first_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => p_16_in,
      Q => \could_multi_bursts.first_loop\,
      R => reset
    );
\could_multi_bursts.last_loop_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000000"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(3),
      I3 => \could_multi_bursts.last_loop_i_3_n_0\,
      I4 => p_16_in,
      I5 => \could_multi_bursts.last_loop_i_4_n_0\,
      O => \could_multi_bursts.last_loop_i_1_n_0\
    );
\could_multi_bursts.last_loop_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_i_5_n_0\,
      I1 => beat_len(6),
      I2 => \could_multi_bursts.last_loop_i_6_n_0\,
      I3 => \single_sect__18\,
      I4 => beat_len(4),
      O => \could_multi_bursts.last_loop_i_2_n_0\
    );
\could_multi_bursts.last_loop_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_i_7_n_0\,
      I1 => beat_len(5),
      I2 => \could_multi_bursts.last_loop_i_8_n_0\,
      I3 => \single_sect__18\,
      I4 => beat_len(8),
      O => \could_multi_bursts.last_loop_i_3_n_0\
    );
\could_multi_bursts.last_loop_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      I5 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      O => \could_multi_bursts.last_loop_i_4_n_0\
    );
\could_multi_bursts.last_loop_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE3"
    )
        port map (
      I0 => end_from_4k(6),
      I1 => first_sect_reg_n_0,
      I2 => last_sect_reg_n_0,
      I3 => start_to_4k(6),
      O => \could_multi_bursts.last_loop_i_5_n_0\
    );
\could_multi_bursts.last_loop_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE3"
    )
        port map (
      I0 => end_from_4k(4),
      I1 => first_sect_reg_n_0,
      I2 => last_sect_reg_n_0,
      I3 => start_to_4k(4),
      O => \could_multi_bursts.last_loop_i_6_n_0\
    );
\could_multi_bursts.last_loop_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE3"
    )
        port map (
      I0 => end_from_4k(5),
      I1 => first_sect_reg_n_0,
      I2 => last_sect_reg_n_0,
      I3 => start_to_4k(5),
      O => \could_multi_bursts.last_loop_i_7_n_0\
    );
\could_multi_bursts.last_loop_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE3"
    )
        port map (
      I0 => end_from_4k(8),
      I1 => first_sect_reg_n_0,
      I2 => last_sect_reg_n_0,
      I3 => start_to_4k(8),
      O => \could_multi_bursts.last_loop_i_8_n_0\
    );
\could_multi_bursts.last_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.last_loop_i_1_n_0\,
      Q => \could_multi_bursts.last_loop_reg_n_0\,
      R => reset
    );
\could_multi_bursts.len_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.len_tmp\(0)
    );
\could_multi_bursts.len_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[1]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.len_tmp\(1)
    );
\could_multi_bursts.len_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[2]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.len_tmp\(2)
    );
\could_multi_bursts.len_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[3]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.len_tmp\(3)
    );
\could_multi_bursts.len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.len_tmp\(0),
      Q => m_axi_gmem0_ARLEN(0),
      R => reset
    );
\could_multi_bursts.len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.len_tmp\(1),
      Q => m_axi_gmem0_ARLEN(1),
      R => reset
    );
\could_multi_bursts.len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.len_tmp\(2),
      Q => m_axi_gmem0_ARLEN(2),
      R => reset
    );
\could_multi_bursts.len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.len_tmp\(3),
      Q => m_axi_gmem0_ARLEN(3),
      R => reset
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_16_in,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      O => \could_multi_bursts.loop_cnt[0]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(4),
      I1 => \single_sect__18\,
      I2 => end_from_4k(4),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(4),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => p_16_in,
      I3 => p_0_in(1),
      O => \could_multi_bursts.loop_cnt[1]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(5),
      I1 => \single_sect__18\,
      I2 => end_from_4k(5),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(5),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA900A9"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I3 => p_16_in,
      I4 => p_0_in(2),
      O => \could_multi_bursts.loop_cnt[2]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(6),
      I1 => \single_sect__18\,
      I2 => end_from_4k(6),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(6),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA90000AAA9"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I4 => p_16_in,
      I5 => p_0_in(3),
      O => \could_multi_bursts.loop_cnt[3]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(7),
      I1 => \single_sect__18\,
      I2 => end_from_4k(7),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(7),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      I1 => \could_multi_bursts.loop_cnt[4]_i_2_n_0\,
      I2 => p_16_in,
      I3 => p_0_in(4),
      O => \could_multi_bursts.loop_cnt[4]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      O => \could_multi_bursts.loop_cnt[4]_i_2_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(8),
      I1 => \single_sect__18\,
      I2 => end_from_4k(8),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(8),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFAA00AA"
    )
        port map (
      I0 => req_handling_reg_n_0,
      I1 => m_axi_gmem0_ARREADY,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => \could_multi_bursts.sect_handling_reg_n_0\,
      I4 => ost_ctrl_ready,
      O => \could_multi_bursts.last_loop\
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      I1 => \could_multi_bursts.loop_cnt[5]_i_3_n_0\,
      I2 => p_16_in,
      I3 => p_0_in(5),
      O => \could_multi_bursts.loop_cnt[5]_i_2_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      O => \could_multi_bursts.loop_cnt[5]_i_3_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(9),
      I1 => \single_sect__18\,
      I2 => end_from_4k(9),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(9),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[0]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      R => reset
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[1]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      R => reset
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[2]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      R => reset
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[3]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      R => reset
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[4]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      R => reset
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[5]_i_2_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      R => reset
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44C4CCCC"
    )
        port map (
      I0 => ost_ctrl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_n_0\,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => m_axi_gmem0_ARREADY,
      I4 => \could_multi_bursts.last_loop_reg_n_0\,
      I5 => req_handling_reg_n_0,
      O => \could_multi_bursts.sect_handling_i_1_n_0\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.sect_handling_i_1_n_0\,
      Q => \could_multi_bursts.sect_handling_reg_n_0\,
      R => reset
    );
\end_from_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_150,
      Q => end_from_4k(0),
      R => reset
    );
\end_from_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_149,
      Q => end_from_4k(1),
      R => reset
    );
\end_from_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_148,
      Q => end_from_4k(2),
      R => reset
    );
\end_from_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_147,
      Q => end_from_4k(3),
      R => reset
    );
\end_from_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_146,
      Q => end_from_4k(4),
      R => reset
    );
\end_from_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_145,
      Q => end_from_4k(5),
      R => reset
    );
\end_from_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_144,
      Q => end_from_4k(6),
      R => reset
    );
\end_from_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_143,
      Q => end_from_4k(7),
      R => reset
    );
\end_from_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_142,
      Q => end_from_4k(8),
      R => reset
    );
\end_from_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_141,
      Q => end_from_4k(9),
      R => reset
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A000000"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[0]\,
      I1 => m_axi_gmem0_ARREADY,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => \could_multi_bursts.sect_handling_reg_n_0\,
      I4 => ost_ctrl_ready,
      O => we
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => last_sect_buf,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => ost_ctrl_info
    );
first_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => next_req,
      Q => first_sect_reg_n_0,
      R => reset
    );
last_sect_buf_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \single_sect__18\,
      I1 => last_sect_reg_n_0,
      O => last_sect_tmp
    );
last_sect_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => last_sect_tmp,
      Q => last_sect_buf,
      R => reset
    );
\last_sect_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => sect_total(10),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(10),
      I3 => sect_total(11),
      I4 => sect_total_buf_reg(11),
      I5 => last_sect_i_13_n_0,
      O => \last_sect_i_10__0_n_0\
    );
\last_sect_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sect_total_buf_reg(4),
      I1 => sect_total(4),
      I2 => sect_total_buf_reg(3),
      I3 => first_sect_reg_n_0,
      I4 => sect_total(3),
      O => \last_sect_i_11__0_n_0\
    );
last_sect_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(15),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(15),
      O => last_sect_i_12_n_0
    );
last_sect_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(13),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(13),
      O => last_sect_i_13_n_0
    );
last_sect_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => last_sect_i_3_n_0,
      I1 => last_sect_i_4_n_0,
      I2 => last_sect_i_5_n_0,
      I3 => last_sect_i_6_n_0,
      I4 => p_16_in,
      I5 => last_sect_reg_n_0,
      O => last_sect_i_2_n_0
    );
last_sect_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => sect_total_buf_reg(6),
      I1 => sect_total_buf_reg(7),
      I2 => sect_total_buf_reg(2),
      I3 => sect_total_buf_reg(1),
      I4 => first_sect_reg_n_0,
      I5 => last_sect_i_7_n_0,
      O => last_sect_i_3_n_0
    );
last_sect_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002020000A202A"
    )
        port map (
      I0 => last_sect_i_8_n_0,
      I1 => sect_total(8),
      I2 => first_sect_reg_n_0,
      I3 => sect_total_buf_reg(8),
      I4 => sect_total(9),
      I5 => sect_total_buf_reg(9),
      O => last_sect_i_4_n_0
    );
last_sect_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02000200020002AA"
    )
        port map (
      I0 => \last_sect_i_9__0_n_0\,
      I1 => sect_total(17),
      I2 => sect_total(16),
      I3 => first_sect_reg_n_0,
      I4 => sect_total_buf_reg(17),
      I5 => sect_total_buf_reg(16),
      O => last_sect_i_5_n_0
    );
last_sect_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02000200020002AA"
    )
        port map (
      I0 => \last_sect_i_10__0_n_0\,
      I1 => sect_total(14),
      I2 => sect_total(12),
      I3 => first_sect_reg_n_0,
      I4 => sect_total_buf_reg(14),
      I5 => sect_total_buf_reg(12),
      O => last_sect_i_6_n_0
    );
last_sect_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => sect_total(1),
      I2 => sect_total(2),
      I3 => sect_total(7),
      I4 => sect_total(6),
      O => last_sect_i_7_n_0
    );
last_sect_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008830B800000000"
    )
        port map (
      I0 => sect_total(0),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(0),
      I3 => sect_total(5),
      I4 => sect_total_buf_reg(5),
      I5 => \last_sect_i_11__0_n_0\,
      O => last_sect_i_8_n_0
    );
\last_sect_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => sect_total(19),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(19),
      I3 => sect_total(18),
      I4 => sect_total_buf_reg(18),
      I5 => last_sect_i_12_n_0,
      O => \last_sect_i_9__0_n_0\
    );
last_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_5,
      Q => last_sect_reg_n_0,
      R => '0'
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => sect_cnt(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(4 downto 1),
      S(3 downto 0) => sect_cnt(4 downto 1)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(8 downto 5),
      S(3 downto 0) => sect_cnt(8 downto 5)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(12 downto 9),
      S(3 downto 0) => sect_cnt(12 downto 9)
    );
\plusOp_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__9_n_0\,
      CO(3) => \plusOp_carry__10_n_0\,
      CO(2) => \plusOp_carry__10_n_1\,
      CO(1) => \plusOp_carry__10_n_2\,
      CO(0) => \plusOp_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(48 downto 45),
      S(3 downto 0) => sect_cnt(48 downto 45)
    );
\plusOp_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__10_n_0\,
      CO(3 downto 2) => \NLW_plusOp_carry__11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_carry__11_n_2\,
      CO(0) => \plusOp_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_plusOp_carry__11_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(51 downto 49),
      S(3) => '0',
      S(2 downto 0) => sect_cnt(51 downto 49)
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \plusOp_carry__2_n_1\,
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(16 downto 13),
      S(3 downto 0) => sect_cnt(16 downto 13)
    );
\plusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__2_n_0\,
      CO(3) => \plusOp_carry__3_n_0\,
      CO(2) => \plusOp_carry__3_n_1\,
      CO(1) => \plusOp_carry__3_n_2\,
      CO(0) => \plusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(20 downto 17),
      S(3 downto 0) => sect_cnt(20 downto 17)
    );
\plusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__3_n_0\,
      CO(3) => \plusOp_carry__4_n_0\,
      CO(2) => \plusOp_carry__4_n_1\,
      CO(1) => \plusOp_carry__4_n_2\,
      CO(0) => \plusOp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(24 downto 21),
      S(3 downto 0) => sect_cnt(24 downto 21)
    );
\plusOp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__4_n_0\,
      CO(3) => \plusOp_carry__5_n_0\,
      CO(2) => \plusOp_carry__5_n_1\,
      CO(1) => \plusOp_carry__5_n_2\,
      CO(0) => \plusOp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(28 downto 25),
      S(3 downto 0) => sect_cnt(28 downto 25)
    );
\plusOp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__5_n_0\,
      CO(3) => \plusOp_carry__6_n_0\,
      CO(2) => \plusOp_carry__6_n_1\,
      CO(1) => \plusOp_carry__6_n_2\,
      CO(0) => \plusOp_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(32 downto 29),
      S(3 downto 0) => sect_cnt(32 downto 29)
    );
\plusOp_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__6_n_0\,
      CO(3) => \plusOp_carry__7_n_0\,
      CO(2) => \plusOp_carry__7_n_1\,
      CO(1) => \plusOp_carry__7_n_2\,
      CO(0) => \plusOp_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(36 downto 33),
      S(3 downto 0) => sect_cnt(36 downto 33)
    );
\plusOp_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__7_n_0\,
      CO(3) => \plusOp_carry__8_n_0\,
      CO(2) => \plusOp_carry__8_n_1\,
      CO(1) => \plusOp_carry__8_n_2\,
      CO(0) => \plusOp_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(40 downto 37),
      S(3 downto 0) => sect_cnt(40 downto 37)
    );
\plusOp_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__8_n_0\,
      CO(3) => \plusOp_carry__9_n_0\,
      CO(2) => \plusOp_carry__9_n_1\,
      CO(1) => \plusOp_carry__9_n_2\,
      CO(0) => \plusOp_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(44 downto 41),
      S(3 downto 0) => sect_cnt(44 downto 41)
    );
req_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_1,
      Q => req_handling_reg_n_0,
      R => reset
    );
rs_req: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_reg_slice__parameterized1\
     port map (
      D(51) => rs_req_n_7,
      D(50) => rs_req_n_8,
      D(49) => rs_req_n_9,
      D(48) => rs_req_n_10,
      D(47) => rs_req_n_11,
      D(46) => rs_req_n_12,
      D(45) => rs_req_n_13,
      D(44) => rs_req_n_14,
      D(43) => rs_req_n_15,
      D(42) => rs_req_n_16,
      D(41) => rs_req_n_17,
      D(40) => rs_req_n_18,
      D(39) => rs_req_n_19,
      D(38) => rs_req_n_20,
      D(37) => rs_req_n_21,
      D(36) => rs_req_n_22,
      D(35) => rs_req_n_23,
      D(34) => rs_req_n_24,
      D(33) => rs_req_n_25,
      D(32) => rs_req_n_26,
      D(31) => rs_req_n_27,
      D(30) => rs_req_n_28,
      D(29) => rs_req_n_29,
      D(28) => rs_req_n_30,
      D(27) => rs_req_n_31,
      D(26) => rs_req_n_32,
      D(25) => rs_req_n_33,
      D(24) => rs_req_n_34,
      D(23) => rs_req_n_35,
      D(22) => rs_req_n_36,
      D(21) => rs_req_n_37,
      D(20) => rs_req_n_38,
      D(19) => rs_req_n_39,
      D(18) => rs_req_n_40,
      D(17) => rs_req_n_41,
      D(16) => rs_req_n_42,
      D(15) => rs_req_n_43,
      D(14) => rs_req_n_44,
      D(13) => rs_req_n_45,
      D(12) => rs_req_n_46,
      D(11) => rs_req_n_47,
      D(10) => rs_req_n_48,
      D(9) => rs_req_n_49,
      D(8) => rs_req_n_50,
      D(7) => rs_req_n_51,
      D(6) => rs_req_n_52,
      D(5) => rs_req_n_53,
      D(4) => rs_req_n_54,
      D(3) => rs_req_n_55,
      D(2) => rs_req_n_56,
      D(1) => rs_req_n_57,
      D(0) => rs_req_n_58,
      E(0) => first_sect,
      Q(61) => rs_req_n_59,
      Q(60) => rs_req_n_60,
      Q(59) => rs_req_n_61,
      Q(58) => rs_req_n_62,
      Q(57) => rs_req_n_63,
      Q(56) => rs_req_n_64,
      Q(55) => rs_req_n_65,
      Q(54) => rs_req_n_66,
      Q(53) => rs_req_n_67,
      Q(52) => rs_req_n_68,
      Q(51) => rs_req_n_69,
      Q(50) => rs_req_n_70,
      Q(49) => rs_req_n_71,
      Q(48) => rs_req_n_72,
      Q(47) => rs_req_n_73,
      Q(46) => rs_req_n_74,
      Q(45) => rs_req_n_75,
      Q(44) => rs_req_n_76,
      Q(43) => rs_req_n_77,
      Q(42) => rs_req_n_78,
      Q(41) => rs_req_n_79,
      Q(40) => rs_req_n_80,
      Q(39) => rs_req_n_81,
      Q(38) => rs_req_n_82,
      Q(37) => rs_req_n_83,
      Q(36) => rs_req_n_84,
      Q(35) => rs_req_n_85,
      Q(34) => rs_req_n_86,
      Q(33) => rs_req_n_87,
      Q(32) => rs_req_n_88,
      Q(31) => rs_req_n_89,
      Q(30) => rs_req_n_90,
      Q(29) => rs_req_n_91,
      Q(28) => rs_req_n_92,
      Q(27) => rs_req_n_93,
      Q(26) => rs_req_n_94,
      Q(25) => rs_req_n_95,
      Q(24) => rs_req_n_96,
      Q(23) => rs_req_n_97,
      Q(22) => rs_req_n_98,
      Q(21) => rs_req_n_99,
      Q(20) => rs_req_n_100,
      Q(19) => rs_req_n_101,
      Q(18) => rs_req_n_102,
      Q(17) => rs_req_n_103,
      Q(16) => rs_req_n_104,
      Q(15) => rs_req_n_105,
      Q(14) => rs_req_n_106,
      Q(13) => rs_req_n_107,
      Q(12) => rs_req_n_108,
      Q(11) => rs_req_n_109,
      Q(10) => rs_req_n_110,
      Q(9) => rs_req_n_111,
      Q(8) => rs_req_n_112,
      Q(7) => rs_req_n_113,
      Q(6) => rs_req_n_114,
      Q(5) => rs_req_n_115,
      Q(4) => rs_req_n_116,
      Q(3) => rs_req_n_117,
      Q(2) => rs_req_n_118,
      Q(1) => rs_req_n_119,
      Q(0) => rs_req_n_120,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => rs_req_n_5,
      \data_p1_reg[77]_0\(9) => rs_req_n_141,
      \data_p1_reg[77]_0\(8) => rs_req_n_142,
      \data_p1_reg[77]_0\(7) => rs_req_n_143,
      \data_p1_reg[77]_0\(6) => rs_req_n_144,
      \data_p1_reg[77]_0\(5) => rs_req_n_145,
      \data_p1_reg[77]_0\(4) => rs_req_n_146,
      \data_p1_reg[77]_0\(3) => rs_req_n_147,
      \data_p1_reg[77]_0\(2) => rs_req_n_148,
      \data_p1_reg[77]_0\(1) => rs_req_n_149,
      \data_p1_reg[77]_0\(0) => rs_req_n_150,
      \data_p1_reg[77]_1\(9) => rs_req_n_151,
      \data_p1_reg[77]_1\(8) => rs_req_n_152,
      \data_p1_reg[77]_1\(7) => rs_req_n_153,
      \data_p1_reg[77]_1\(6) => rs_req_n_154,
      \data_p1_reg[77]_1\(5) => rs_req_n_155,
      \data_p1_reg[77]_1\(4) => rs_req_n_156,
      \data_p1_reg[77]_1\(3) => rs_req_n_157,
      \data_p1_reg[77]_1\(2) => rs_req_n_158,
      \data_p1_reg[77]_1\(1) => rs_req_n_159,
      \data_p1_reg[77]_1\(0) => rs_req_n_160,
      \data_p1_reg[81]_0\(19 downto 0) => SHIFT_RIGHT(19 downto 0),
      \data_p2_reg[81]_0\(65 downto 0) => D(65 downto 0),
      \data_p2_reg[81]_1\(0) => E(0),
      if_full_n => if_full_n,
      last_sect_reg => rs_req_n_1,
      last_sect_reg_0 => last_sect_i_2_n_0,
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      next_req => next_req,
      ost_ctrl_ready => ost_ctrl_ready,
      p_16_in => p_16_in,
      plusOp(50 downto 0) => plusOp(51 downto 1),
      req_handling_reg => last_sect_reg_n_0,
      req_handling_reg_0 => req_handling_reg_n_0,
      reset => reset,
      s_ready_t_reg_0 => s_ready_t_reg,
      s_ready_t_reg_1 => s_ready_t_reg_0,
      \sect_cnt_reg[0]\(0) => sect_cnt(0),
      \sect_total[19]_i_5_0\(19 downto 0) => sect_total(19 downto 0),
      \sect_total_buf_reg[0]\ => \^could_multi_bursts.burst_valid_reg_0\,
      \sect_total_buf_reg[0]_0\ => \could_multi_bursts.last_loop_reg_n_0\,
      \sect_total_buf_reg[0]_1\ => \could_multi_bursts.sect_handling_reg_n_0\,
      \single_sect__18\ => \single_sect__18\
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => p_16_in,
      I2 => ap_rst_n,
      O => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[12]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(0),
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[13]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(1),
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[14]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(2),
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[15]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(3),
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[16]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(4),
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[17]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(5),
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[18]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(6),
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[19]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(7),
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[20]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(8),
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[21]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(9),
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[22]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(10),
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[23]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(11),
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[24]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(12),
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[25]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(13),
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[26]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(14),
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[27]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(15),
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[28]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(16),
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[29]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(17),
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[30]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(18),
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[31]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(19),
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[32]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(20),
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[33]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(21),
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[34]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(22),
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[35]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(23),
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[36]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(24),
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[37]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(25),
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[38]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(26),
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[39]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(27),
      O => sect_addr(39)
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[40]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(28),
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[41]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(29),
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[42]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(30),
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[43]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(31),
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[44]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(32),
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[45]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(33),
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[46]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(34),
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[47]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(35),
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[48]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(36),
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[49]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(37),
      O => sect_addr(49)
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[50]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(38),
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[51]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(39),
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[52]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(40),
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[53]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(41),
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[54]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(42),
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[55]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(43),
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[56]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(44),
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[57]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(45),
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[58]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(46),
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[59]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(47),
      O => sect_addr(59)
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[60]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(48),
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[61]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(49),
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[62]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(50),
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[63]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(51),
      O => sect_addr(63)
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(10),
      Q => sect_addr_buf(10),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(11),
      Q => sect_addr_buf(11),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(12),
      Q => sect_addr_buf(12),
      R => reset
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(13),
      Q => sect_addr_buf(13),
      R => reset
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(14),
      Q => sect_addr_buf(14),
      R => reset
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(15),
      Q => sect_addr_buf(15),
      R => reset
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(16),
      Q => sect_addr_buf(16),
      R => reset
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(17),
      Q => sect_addr_buf(17),
      R => reset
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(18),
      Q => sect_addr_buf(18),
      R => reset
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(19),
      Q => sect_addr_buf(19),
      R => reset
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(20),
      Q => sect_addr_buf(20),
      R => reset
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(21),
      Q => sect_addr_buf(21),
      R => reset
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(22),
      Q => sect_addr_buf(22),
      R => reset
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(23),
      Q => sect_addr_buf(23),
      R => reset
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(24),
      Q => sect_addr_buf(24),
      R => reset
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(25),
      Q => sect_addr_buf(25),
      R => reset
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(26),
      Q => sect_addr_buf(26),
      R => reset
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(27),
      Q => sect_addr_buf(27),
      R => reset
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(28),
      Q => sect_addr_buf(28),
      R => reset
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(29),
      Q => sect_addr_buf(29),
      R => reset
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(2),
      Q => sect_addr_buf(2),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(30),
      Q => sect_addr_buf(30),
      R => reset
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(31),
      Q => sect_addr_buf(31),
      R => reset
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(32),
      Q => sect_addr_buf(32),
      R => reset
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(33),
      Q => sect_addr_buf(33),
      R => reset
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(34),
      Q => sect_addr_buf(34),
      R => reset
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(35),
      Q => sect_addr_buf(35),
      R => reset
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(36),
      Q => sect_addr_buf(36),
      R => reset
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(37),
      Q => sect_addr_buf(37),
      R => reset
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(38),
      Q => sect_addr_buf(38),
      R => reset
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(39),
      Q => sect_addr_buf(39),
      R => reset
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(3),
      Q => sect_addr_buf(3),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(40),
      Q => sect_addr_buf(40),
      R => reset
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(41),
      Q => sect_addr_buf(41),
      R => reset
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(42),
      Q => sect_addr_buf(42),
      R => reset
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(43),
      Q => sect_addr_buf(43),
      R => reset
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(44),
      Q => sect_addr_buf(44),
      R => reset
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(45),
      Q => sect_addr_buf(45),
      R => reset
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(46),
      Q => sect_addr_buf(46),
      R => reset
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(47),
      Q => sect_addr_buf(47),
      R => reset
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(48),
      Q => sect_addr_buf(48),
      R => reset
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(49),
      Q => sect_addr_buf(49),
      R => reset
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(4),
      Q => sect_addr_buf(4),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(50),
      Q => sect_addr_buf(50),
      R => reset
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(51),
      Q => sect_addr_buf(51),
      R => reset
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(52),
      Q => sect_addr_buf(52),
      R => reset
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(53),
      Q => sect_addr_buf(53),
      R => reset
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(54),
      Q => sect_addr_buf(54),
      R => reset
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(55),
      Q => sect_addr_buf(55),
      R => reset
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(56),
      Q => sect_addr_buf(56),
      R => reset
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(57),
      Q => sect_addr_buf(57),
      R => reset
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(58),
      Q => sect_addr_buf(58),
      R => reset
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(59),
      Q => sect_addr_buf(59),
      R => reset
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(5),
      Q => sect_addr_buf(5),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(60),
      Q => sect_addr_buf(60),
      R => reset
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(61),
      Q => sect_addr_buf(61),
      R => reset
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(62),
      Q => sect_addr_buf(62),
      R => reset
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(63),
      Q => sect_addr_buf(63),
      R => reset
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(6),
      Q => sect_addr_buf(6),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(7),
      Q => sect_addr_buf(7),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(8),
      Q => sect_addr_buf(8),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(9),
      Q => sect_addr_buf(9),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_58,
      Q => sect_cnt(0),
      R => reset
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_48,
      Q => sect_cnt(10),
      R => reset
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_47,
      Q => sect_cnt(11),
      R => reset
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_46,
      Q => sect_cnt(12),
      R => reset
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_45,
      Q => sect_cnt(13),
      R => reset
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_44,
      Q => sect_cnt(14),
      R => reset
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_43,
      Q => sect_cnt(15),
      R => reset
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_42,
      Q => sect_cnt(16),
      R => reset
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_41,
      Q => sect_cnt(17),
      R => reset
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_40,
      Q => sect_cnt(18),
      R => reset
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_39,
      Q => sect_cnt(19),
      R => reset
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_57,
      Q => sect_cnt(1),
      R => reset
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_38,
      Q => sect_cnt(20),
      R => reset
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_37,
      Q => sect_cnt(21),
      R => reset
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_36,
      Q => sect_cnt(22),
      R => reset
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_35,
      Q => sect_cnt(23),
      R => reset
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_34,
      Q => sect_cnt(24),
      R => reset
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_33,
      Q => sect_cnt(25),
      R => reset
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_32,
      Q => sect_cnt(26),
      R => reset
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_31,
      Q => sect_cnt(27),
      R => reset
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_30,
      Q => sect_cnt(28),
      R => reset
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_29,
      Q => sect_cnt(29),
      R => reset
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_56,
      Q => sect_cnt(2),
      R => reset
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_28,
      Q => sect_cnt(30),
      R => reset
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_27,
      Q => sect_cnt(31),
      R => reset
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_26,
      Q => sect_cnt(32),
      R => reset
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_25,
      Q => sect_cnt(33),
      R => reset
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_24,
      Q => sect_cnt(34),
      R => reset
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_23,
      Q => sect_cnt(35),
      R => reset
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_22,
      Q => sect_cnt(36),
      R => reset
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_21,
      Q => sect_cnt(37),
      R => reset
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_20,
      Q => sect_cnt(38),
      R => reset
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_19,
      Q => sect_cnt(39),
      R => reset
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_55,
      Q => sect_cnt(3),
      R => reset
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_18,
      Q => sect_cnt(40),
      R => reset
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_17,
      Q => sect_cnt(41),
      R => reset
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_16,
      Q => sect_cnt(42),
      R => reset
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_15,
      Q => sect_cnt(43),
      R => reset
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_14,
      Q => sect_cnt(44),
      R => reset
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_13,
      Q => sect_cnt(45),
      R => reset
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_12,
      Q => sect_cnt(46),
      R => reset
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_11,
      Q => sect_cnt(47),
      R => reset
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_10,
      Q => sect_cnt(48),
      R => reset
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_9,
      Q => sect_cnt(49),
      R => reset
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_54,
      Q => sect_cnt(4),
      R => reset
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_8,
      Q => sect_cnt(50),
      R => reset
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_7,
      Q => sect_cnt(51),
      R => reset
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_53,
      Q => sect_cnt(5),
      R => reset
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_52,
      Q => sect_cnt(6),
      R => reset
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_51,
      Q => sect_cnt(7),
      R => reset
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_50,
      Q => sect_cnt(8),
      R => reset
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_49,
      Q => sect_cnt(9),
      R => reset
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(0),
      I1 => \single_sect__18\,
      I2 => end_from_4k(0),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(0),
      O => \sect_len_buf[0]_i_1_n_0\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(1),
      I1 => \single_sect__18\,
      I2 => end_from_4k(1),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(1),
      O => \sect_len_buf[1]_i_1_n_0\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(2),
      I1 => \single_sect__18\,
      I2 => end_from_4k(2),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(2),
      O => \sect_len_buf[2]_i_1_n_0\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(3),
      I1 => \single_sect__18\,
      I2 => end_from_4k(3),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(3),
      O => \sect_len_buf[3]_i_1_n_0\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_len_buf[0]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[0]\,
      R => reset
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_len_buf[1]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[1]\,
      R => reset
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_len_buf[2]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[2]\,
      R => reset
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_len_buf[3]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[3]\,
      R => reset
    );
\sect_total_buf[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(3),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(3),
      O => \sect_total_buf[0]_i_2_n_0\
    );
\sect_total_buf[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(2),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(2),
      O => \sect_total_buf[0]_i_3_n_0\
    );
\sect_total_buf[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(1),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(1),
      O => \sect_total_buf[0]_i_4_n_0\
    );
\sect_total_buf[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(0),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(0),
      O => \sect_total_buf[0]_i_5_n_0\
    );
\sect_total_buf[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(15),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(15),
      O => \sect_total_buf[12]_i_2_n_0\
    );
\sect_total_buf[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(14),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(14),
      O => \sect_total_buf[12]_i_3_n_0\
    );
\sect_total_buf[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(13),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(13),
      O => \sect_total_buf[12]_i_4_n_0\
    );
\sect_total_buf[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(12),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(12),
      O => \sect_total_buf[12]_i_5_n_0\
    );
\sect_total_buf[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(19),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(19),
      O => \sect_total_buf[16]_i_2_n_0\
    );
\sect_total_buf[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(18),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(18),
      O => \sect_total_buf[16]_i_3_n_0\
    );
\sect_total_buf[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(17),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(17),
      O => \sect_total_buf[16]_i_4_n_0\
    );
\sect_total_buf[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(16),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(16),
      O => \sect_total_buf[16]_i_5_n_0\
    );
\sect_total_buf[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(7),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(7),
      O => \sect_total_buf[4]_i_2_n_0\
    );
\sect_total_buf[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(6),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(6),
      O => \sect_total_buf[4]_i_3_n_0\
    );
\sect_total_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(5),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(5),
      O => \sect_total_buf[4]_i_4_n_0\
    );
\sect_total_buf[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(4),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(4),
      O => \sect_total_buf[4]_i_5_n_0\
    );
\sect_total_buf[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(11),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(11),
      O => \sect_total_buf[8]_i_2_n_0\
    );
\sect_total_buf[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(10),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(10),
      O => \sect_total_buf[8]_i_3_n_0\
    );
\sect_total_buf[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(9),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(9),
      O => \sect_total_buf[8]_i_4_n_0\
    );
\sect_total_buf[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(8),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(8),
      O => \sect_total_buf[8]_i_5_n_0\
    );
\sect_total_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[0]_i_1_n_7\,
      Q => sect_total_buf_reg(0),
      R => reset
    );
\sect_total_buf_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_total_buf_reg[0]_i_1_n_0\,
      CO(2) => \sect_total_buf_reg[0]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[0]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[0]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[0]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[0]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[0]_i_1_n_7\,
      S(3) => \sect_total_buf[0]_i_2_n_0\,
      S(2) => \sect_total_buf[0]_i_3_n_0\,
      S(1) => \sect_total_buf[0]_i_4_n_0\,
      S(0) => \sect_total_buf[0]_i_5_n_0\
    );
\sect_total_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[8]_i_1_n_5\,
      Q => sect_total_buf_reg(10),
      R => reset
    );
\sect_total_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[8]_i_1_n_4\,
      Q => sect_total_buf_reg(11),
      R => reset
    );
\sect_total_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[12]_i_1_n_7\,
      Q => sect_total_buf_reg(12),
      R => reset
    );
\sect_total_buf_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[8]_i_1_n_0\,
      CO(3) => \sect_total_buf_reg[12]_i_1_n_0\,
      CO(2) => \sect_total_buf_reg[12]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[12]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[12]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[12]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[12]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[12]_i_1_n_7\,
      S(3) => \sect_total_buf[12]_i_2_n_0\,
      S(2) => \sect_total_buf[12]_i_3_n_0\,
      S(1) => \sect_total_buf[12]_i_4_n_0\,
      S(0) => \sect_total_buf[12]_i_5_n_0\
    );
\sect_total_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[12]_i_1_n_6\,
      Q => sect_total_buf_reg(13),
      R => reset
    );
\sect_total_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[12]_i_1_n_5\,
      Q => sect_total_buf_reg(14),
      R => reset
    );
\sect_total_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[12]_i_1_n_4\,
      Q => sect_total_buf_reg(15),
      R => reset
    );
\sect_total_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[16]_i_1_n_7\,
      Q => sect_total_buf_reg(16),
      R => reset
    );
\sect_total_buf_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[12]_i_1_n_0\,
      CO(3) => \NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sect_total_buf_reg[16]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[16]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \sect_total_buf_reg[16]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[16]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[16]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[16]_i_1_n_7\,
      S(3) => \sect_total_buf[16]_i_2_n_0\,
      S(2) => \sect_total_buf[16]_i_3_n_0\,
      S(1) => \sect_total_buf[16]_i_4_n_0\,
      S(0) => \sect_total_buf[16]_i_5_n_0\
    );
\sect_total_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[16]_i_1_n_6\,
      Q => sect_total_buf_reg(17),
      R => reset
    );
\sect_total_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[16]_i_1_n_5\,
      Q => sect_total_buf_reg(18),
      R => reset
    );
\sect_total_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[16]_i_1_n_4\,
      Q => sect_total_buf_reg(19),
      R => reset
    );
\sect_total_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[0]_i_1_n_6\,
      Q => sect_total_buf_reg(1),
      R => reset
    );
\sect_total_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[0]_i_1_n_5\,
      Q => sect_total_buf_reg(2),
      R => reset
    );
\sect_total_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[0]_i_1_n_4\,
      Q => sect_total_buf_reg(3),
      R => reset
    );
\sect_total_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[4]_i_1_n_7\,
      Q => sect_total_buf_reg(4),
      R => reset
    );
\sect_total_buf_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[0]_i_1_n_0\,
      CO(3) => \sect_total_buf_reg[4]_i_1_n_0\,
      CO(2) => \sect_total_buf_reg[4]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[4]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[4]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[4]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[4]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[4]_i_1_n_7\,
      S(3) => \sect_total_buf[4]_i_2_n_0\,
      S(2) => \sect_total_buf[4]_i_3_n_0\,
      S(1) => \sect_total_buf[4]_i_4_n_0\,
      S(0) => \sect_total_buf[4]_i_5_n_0\
    );
\sect_total_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[4]_i_1_n_6\,
      Q => sect_total_buf_reg(5),
      R => reset
    );
\sect_total_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[4]_i_1_n_5\,
      Q => sect_total_buf_reg(6),
      R => reset
    );
\sect_total_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[4]_i_1_n_4\,
      Q => sect_total_buf_reg(7),
      R => reset
    );
\sect_total_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[8]_i_1_n_7\,
      Q => sect_total_buf_reg(8),
      R => reset
    );
\sect_total_buf_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[4]_i_1_n_0\,
      CO(3) => \sect_total_buf_reg[8]_i_1_n_0\,
      CO(2) => \sect_total_buf_reg[8]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[8]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[8]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[8]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[8]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[8]_i_1_n_7\,
      S(3) => \sect_total_buf[8]_i_2_n_0\,
      S(2) => \sect_total_buf[8]_i_3_n_0\,
      S(1) => \sect_total_buf[8]_i_4_n_0\,
      S(0) => \sect_total_buf[8]_i_5_n_0\
    );
\sect_total_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[8]_i_1_n_6\,
      Q => sect_total_buf_reg(9),
      R => reset
    );
\sect_total_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(0),
      Q => sect_total(0),
      R => reset
    );
\sect_total_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(10),
      Q => sect_total(10),
      R => reset
    );
\sect_total_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(11),
      Q => sect_total(11),
      R => reset
    );
\sect_total_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(12),
      Q => sect_total(12),
      R => reset
    );
\sect_total_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(13),
      Q => sect_total(13),
      R => reset
    );
\sect_total_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(14),
      Q => sect_total(14),
      R => reset
    );
\sect_total_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(15),
      Q => sect_total(15),
      R => reset
    );
\sect_total_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(16),
      Q => sect_total(16),
      R => reset
    );
\sect_total_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(17),
      Q => sect_total(17),
      R => reset
    );
\sect_total_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(18),
      Q => sect_total(18),
      R => reset
    );
\sect_total_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(19),
      Q => sect_total(19),
      R => reset
    );
\sect_total_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(1),
      Q => sect_total(1),
      R => reset
    );
\sect_total_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(2),
      Q => sect_total(2),
      R => reset
    );
\sect_total_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(3),
      Q => sect_total(3),
      R => reset
    );
\sect_total_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(4),
      Q => sect_total(4),
      R => reset
    );
\sect_total_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(5),
      Q => sect_total(5),
      R => reset
    );
\sect_total_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(6),
      Q => sect_total(6),
      R => reset
    );
\sect_total_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(7),
      Q => sect_total(7),
      R => reset
    );
\sect_total_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(8),
      Q => sect_total(8),
      R => reset
    );
\sect_total_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(9),
      Q => sect_total(9),
      R => reset
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_112,
      Q => \start_addr_reg_n_0_[10]\,
      R => reset
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_111,
      Q => \start_addr_reg_n_0_[11]\,
      R => reset
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_110,
      Q => \start_addr_reg_n_0_[12]\,
      R => reset
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_109,
      Q => \start_addr_reg_n_0_[13]\,
      R => reset
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_108,
      Q => \start_addr_reg_n_0_[14]\,
      R => reset
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_107,
      Q => \start_addr_reg_n_0_[15]\,
      R => reset
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_106,
      Q => \start_addr_reg_n_0_[16]\,
      R => reset
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_105,
      Q => \start_addr_reg_n_0_[17]\,
      R => reset
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_104,
      Q => \start_addr_reg_n_0_[18]\,
      R => reset
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_103,
      Q => \start_addr_reg_n_0_[19]\,
      R => reset
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_102,
      Q => \start_addr_reg_n_0_[20]\,
      R => reset
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_101,
      Q => \start_addr_reg_n_0_[21]\,
      R => reset
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_100,
      Q => \start_addr_reg_n_0_[22]\,
      R => reset
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_99,
      Q => \start_addr_reg_n_0_[23]\,
      R => reset
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_98,
      Q => \start_addr_reg_n_0_[24]\,
      R => reset
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_97,
      Q => \start_addr_reg_n_0_[25]\,
      R => reset
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_96,
      Q => \start_addr_reg_n_0_[26]\,
      R => reset
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_95,
      Q => \start_addr_reg_n_0_[27]\,
      R => reset
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_94,
      Q => \start_addr_reg_n_0_[28]\,
      R => reset
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_93,
      Q => \start_addr_reg_n_0_[29]\,
      R => reset
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_120,
      Q => \start_addr_reg_n_0_[2]\,
      R => reset
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_92,
      Q => \start_addr_reg_n_0_[30]\,
      R => reset
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_91,
      Q => \start_addr_reg_n_0_[31]\,
      R => reset
    );
\start_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_90,
      Q => \start_addr_reg_n_0_[32]\,
      R => reset
    );
\start_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_89,
      Q => \start_addr_reg_n_0_[33]\,
      R => reset
    );
\start_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_88,
      Q => \start_addr_reg_n_0_[34]\,
      R => reset
    );
\start_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_87,
      Q => \start_addr_reg_n_0_[35]\,
      R => reset
    );
\start_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_86,
      Q => \start_addr_reg_n_0_[36]\,
      R => reset
    );
\start_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_85,
      Q => \start_addr_reg_n_0_[37]\,
      R => reset
    );
\start_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_84,
      Q => \start_addr_reg_n_0_[38]\,
      R => reset
    );
\start_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_83,
      Q => \start_addr_reg_n_0_[39]\,
      R => reset
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_119,
      Q => \start_addr_reg_n_0_[3]\,
      R => reset
    );
\start_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_82,
      Q => \start_addr_reg_n_0_[40]\,
      R => reset
    );
\start_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_81,
      Q => \start_addr_reg_n_0_[41]\,
      R => reset
    );
\start_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_80,
      Q => \start_addr_reg_n_0_[42]\,
      R => reset
    );
\start_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_79,
      Q => \start_addr_reg_n_0_[43]\,
      R => reset
    );
\start_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_78,
      Q => \start_addr_reg_n_0_[44]\,
      R => reset
    );
\start_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_77,
      Q => \start_addr_reg_n_0_[45]\,
      R => reset
    );
\start_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_76,
      Q => \start_addr_reg_n_0_[46]\,
      R => reset
    );
\start_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_75,
      Q => \start_addr_reg_n_0_[47]\,
      R => reset
    );
\start_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_74,
      Q => \start_addr_reg_n_0_[48]\,
      R => reset
    );
\start_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_73,
      Q => \start_addr_reg_n_0_[49]\,
      R => reset
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_118,
      Q => \start_addr_reg_n_0_[4]\,
      R => reset
    );
\start_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_72,
      Q => \start_addr_reg_n_0_[50]\,
      R => reset
    );
\start_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_71,
      Q => \start_addr_reg_n_0_[51]\,
      R => reset
    );
\start_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_70,
      Q => \start_addr_reg_n_0_[52]\,
      R => reset
    );
\start_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_69,
      Q => \start_addr_reg_n_0_[53]\,
      R => reset
    );
\start_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_68,
      Q => \start_addr_reg_n_0_[54]\,
      R => reset
    );
\start_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_67,
      Q => \start_addr_reg_n_0_[55]\,
      R => reset
    );
\start_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_66,
      Q => \start_addr_reg_n_0_[56]\,
      R => reset
    );
\start_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_65,
      Q => \start_addr_reg_n_0_[57]\,
      R => reset
    );
\start_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_64,
      Q => \start_addr_reg_n_0_[58]\,
      R => reset
    );
\start_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_63,
      Q => \start_addr_reg_n_0_[59]\,
      R => reset
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_117,
      Q => \start_addr_reg_n_0_[5]\,
      R => reset
    );
\start_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_62,
      Q => \start_addr_reg_n_0_[60]\,
      R => reset
    );
\start_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_61,
      Q => \start_addr_reg_n_0_[61]\,
      R => reset
    );
\start_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_60,
      Q => \start_addr_reg_n_0_[62]\,
      R => reset
    );
\start_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_59,
      Q => \start_addr_reg_n_0_[63]\,
      R => reset
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_116,
      Q => \start_addr_reg_n_0_[6]\,
      R => reset
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_115,
      Q => \start_addr_reg_n_0_[7]\,
      R => reset
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_114,
      Q => \start_addr_reg_n_0_[8]\,
      R => reset
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_113,
      Q => \start_addr_reg_n_0_[9]\,
      R => reset
    );
\start_to_4k[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_120,
      O => start_to_4k0(0)
    );
\start_to_4k[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_119,
      O => start_to_4k0(1)
    );
\start_to_4k[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_118,
      O => start_to_4k0(2)
    );
\start_to_4k[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_117,
      O => start_to_4k0(3)
    );
\start_to_4k[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_116,
      O => start_to_4k0(4)
    );
\start_to_4k[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_115,
      O => start_to_4k0(5)
    );
\start_to_4k[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_114,
      O => start_to_4k0(6)
    );
\start_to_4k[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_113,
      O => start_to_4k0(7)
    );
\start_to_4k[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_112,
      O => start_to_4k0(8)
    );
\start_to_4k[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_111,
      O => start_to_4k0(9)
    );
\start_to_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(0),
      Q => start_to_4k(0),
      R => reset
    );
\start_to_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(1),
      Q => start_to_4k(1),
      R => reset
    );
\start_to_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(2),
      Q => start_to_4k(2),
      R => reset
    );
\start_to_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(3),
      Q => start_to_4k(3),
      R => reset
    );
\start_to_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(4),
      Q => start_to_4k(4),
      R => reset
    );
\start_to_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(5),
      Q => start_to_4k(5),
      R => reset
    );
\start_to_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(6),
      Q => start_to_4k(6),
      R => reset
    );
\start_to_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(7),
      Q => start_to_4k(7),
      R => reset
    );
\start_to_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(8),
      Q => start_to_4k(8),
      R => reset
    );
\start_to_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(9),
      Q => start_to_4k(9),
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo is
  port (
    I_CH0_ARREADY : out STD_LOGIC;
    if_empty_n : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[78]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    tmp_valid_reg_0 : in STD_LOGIC;
    ARREADY_Dummy : in STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo is
  signal \^i_ch0_arready\ : STD_LOGIC;
  signal dout_vld_i_1_n_0 : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal empty_n_0 : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \fifo_srl_gen.raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal full_n0_in : STD_LOGIC;
  signal \^if_empty_n\ : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal raddr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal re : STD_LOGIC;
  signal we : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[1]_i_1__11\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_1\ : label is "soft_lutpair163";
begin
  I_CH0_ARREADY <= \^i_ch0_arready\;
  if_empty_n <= \^if_empty_n\;
dout_vld_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAEAEA"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I1 => \^if_empty_n\,
      I2 => tmp_valid_reg,
      I3 => tmp_valid_reg_0,
      I4 => ARREADY_Dummy,
      O => dout_vld_i_1_n_0
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_vld_i_1_n_0,
      Q => \^if_empty_n\,
      R => reset
    );
\fifo_depth_gt1_gen.empty_n_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => \^i_ch0_arready\,
      I4 => re,
      O => empty_n_0
    );
\fifo_depth_gt1_gen.empty_n_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFFFDFD"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg\(3),
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg\(2),
      I3 => re,
      I4 => we,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      O => empty_n
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => empty_n,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => reset
    );
\fifo_depth_gt1_gen.full_n_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666266666"
    )
        port map (
      I0 => re,
      I1 => we,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg\(2),
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg\(3),
      O => full_n0_in
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => full_n0_in,
      Q => \^i_ch0_arready\,
      S => reset
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      O => minusOp(0)
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => we,
      I1 => re,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      O => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__11_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE7E1181"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      I2 => we,
      I3 => re,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg\(2),
      O => p_0_in(2)
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE7FFE01018001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg\(2),
      I3 => we,
      I4 => re,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg\(3),
      O => p_0_in(3)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => minusOp(0),
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__11_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => p_0_in(2),
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(2),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => p_0_in(3),
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(3),
      R => reset
    );
\fifo_srl_gen.U_ffo_srl\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_srl
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      D(0) => D(0),
      I_CH0_ARREADY => \^i_ch0_arready\,
      Q(63 downto 0) => Q(63 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \fifo_depth_gt1_gen.dout_reg[0]_0\ => \^if_empty_n\,
      \fifo_depth_gt1_gen.dout_reg[0]_1\ => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      \fifo_depth_gt1_gen.dout_reg[63]_0\(63 downto 0) => \fifo_depth_gt1_gen.dout_reg[63]\(63 downto 0),
      \fifo_depth_gt1_gen.dout_reg[78]_0\ => \fifo_depth_gt1_gen.dout_reg[78]\,
      \fifo_depth_gt1_gen.dout_reg[78]_1\ => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      raddr(2 downto 0) => raddr(2 downto 0),
      re => re,
      reset => reset,
      tmp_valid_reg => tmp_valid_reg_0,
      tmp_valid_reg_0 => tmp_valid_reg,
      we => we
    );
\fifo_srl_gen.raddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7C7C7C738383808"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I1 => we,
      I2 => re,
      I3 => raddr(1),
      I4 => raddr(2),
      I5 => raddr(0),
      O => \fifo_srl_gen.raddr[0]_i_1_n_0\
    );
\fifo_srl_gen.raddr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC3CC2CCCCCCC2CC"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => re,
      I4 => we,
      I5 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      O => \fifo_srl_gen.raddr[1]_i_1_n_0\
    );
\fifo_srl_gen.raddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AA8AAAAAAA8AA"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => re,
      I4 => we,
      I5 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      O => \fifo_srl_gen.raddr[2]_i_1_n_0\
    );
\fifo_srl_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \fifo_srl_gen.raddr[0]_i_1_n_0\,
      Q => raddr(0),
      R => reset
    );
\fifo_srl_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \fifo_srl_gen.raddr[1]_i_1_n_0\,
      Q => raddr(1),
      R => reset
    );
\fifo_srl_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \fifo_srl_gen.raddr[2]_i_1_n_0\,
      Q => raddr(2),
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo__parameterized1\ is
  port (
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_for_outstanding : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 32 downto 0 );
    dout_vld_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    next_beat : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo__parameterized1\ : entity is "conv2d_edge_gmem0_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_vld_i_1__0_n_0\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal empty_n0 : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_2__0_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_2__0_n_0\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.full_n_reg_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[4]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[5]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[5]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[5]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[6]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[7]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[8]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[8]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[8]_i_5_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[8]\ : STD_LOGIC;
  signal \fifo_mem_gen.raddr\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \fifo_mem_gen.waddr[1]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_mem_gen.waddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_mem_gen.waddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_mem_gen.wnext\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal full_n0 : STD_LOGIC;
  signal mOutPtr13_out : STD_LOGIC;
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal re : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_vld_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__3\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[3]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[5]_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[5]_i_3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[8]_i_4\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \fifo_mem_gen.waddr[1]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \fifo_mem_gen.waddr[2]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \fifo_mem_gen.waddr[3]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \fifo_mem_gen.waddr[7]_i_2\ : label is "soft_lutpair152";
begin
  E(0) <= \^e\(0);
  beat_valid <= \^beat_valid\;
  \fifo_depth_gt1_gen.full_n_reg_0\ <= \^fifo_depth_gt1_gen.full_n_reg_0\;
\data_p2[32]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => next_beat,
      O => dout_vld_reg_0(0)
    );
\dout_vld_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I1 => \^beat_valid\,
      I2 => next_beat,
      O => \dout_vld_i_1__0_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__0_n_0\,
      Q => \^beat_valid\,
      R => reset
    );
\fifo_depth_gt1_gen.empty_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_i_2__0_n_0\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => empty_n0
    );
\fifo_depth_gt1_gen.empty_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[8]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6]\,
      I4 => mOutPtr13_out,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      O => \fifo_depth_gt1_gen.empty_n_i_2__0_n_0\
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => empty_n0,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => reset
    );
\fifo_depth_gt1_gen.full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF00FF00F700FF0"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7]\,
      I2 => \^e\(0),
      I3 => re,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I5 => \fifo_depth_gt1_gen.full_n_i_2__0_n_0\,
      O => full_n0
    );
\fifo_depth_gt1_gen.full_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[8]\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.full_n_i_2__0_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => full_n0,
      Q => \^fifo_depth_gt1_gen.full_n_reg_0\,
      S => reset
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__3_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9969666699999999"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \^beat_valid\,
      I3 => next_beat,
      I4 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I5 => \^e\(0),
      O => \fifo_depth_gt1_gen.mOutPtr[1]_i_1_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7EEEEEE18111111"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => re,
      I3 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I4 => mem_reg(0),
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__0_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I3 => mOutPtr13_out,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      O => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__0_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I4 => mOutPtr13_out,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.mOutPtr[4]_i_1_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAABAAA75554555"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr[5]_i_2_n_0\,
      I1 => re,
      I2 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I3 => mem_reg(0),
      I4 => \fifo_depth_gt1_gen.mOutPtr[5]_i_3_n_0\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\,
      O => \fifo_depth_gt1_gen.mOutPtr[5]_i_1_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.mOutPtr[5]_i_2_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      O => \fifo_depth_gt1_gen.mOutPtr[5]_i_3_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAABAAA75554555"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr[8]_i_3_n_0\,
      I1 => re,
      I2 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I3 => mem_reg(0),
      I4 => \fifo_depth_gt1_gen.mOutPtr[8]_i_5_n_0\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6]\,
      O => \fifo_depth_gt1_gen.mOutPtr[6]_i_1_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3EFEC101"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr[8]_i_3_n_0\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6]\,
      I2 => mOutPtr13_out,
      I3 => \fifo_depth_gt1_gen.mOutPtr[8]_i_5_n_0\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7]\,
      O => \fifo_depth_gt1_gen.mOutPtr[7]_i_1_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FD0D0D0"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => next_beat,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I3 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I4 => mem_reg(0),
      O => empty_n
    );
\fifo_depth_gt1_gen.mOutPtr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFEFFFEA0010001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr[8]_i_3_n_0\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6]\,
      I3 => mOutPtr13_out,
      I4 => \fifo_depth_gt1_gen.mOutPtr[8]_i_5_n_0\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[8]\,
      O => \fifo_depth_gt1_gen.mOutPtr[8]_i_2_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\,
      O => \fifo_depth_gt1_gen.mOutPtr[8]_i_3_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880808"
    )
        port map (
      I0 => mem_reg(0),
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I3 => next_beat,
      I4 => \^beat_valid\,
      O => mOutPtr13_out
    );
\fifo_depth_gt1_gen.mOutPtr[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.mOutPtr[8]_i_5_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__3_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[1]_i_1_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__0_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__0_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[4]_i_1_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[5]_i_1_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[6]_i_1_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[7]_i_1_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[8]_i_2_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[8]\,
      R => reset
    );
\fifo_mem_gen.U_ffo_mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_mem
     port map (
      Q(7 downto 0) => waddr(7 downto 0),
      WEBWE(0) => \^e\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      din(33 downto 0) => din(33 downto 0),
      dout(32 downto 0) => dout(32 downto 0),
      \fifo_mem_gen.raddr\(7 downto 0) => \fifo_mem_gen.raddr\(7 downto 0),
      mem_reg_0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      mem_reg_1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      mem_reg_2(0) => mem_reg(0),
      next_beat => next_beat,
      raddr(7 downto 0) => raddr(7 downto 0),
      re => re,
      ready_for_outstanding => ready_for_outstanding,
      ready_for_outstanding_reg => \^beat_valid\,
      reset => reset
    );
\fifo_mem_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(0),
      Q => \fifo_mem_gen.raddr\(0),
      R => reset
    );
\fifo_mem_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(1),
      Q => \fifo_mem_gen.raddr\(1),
      R => reset
    );
\fifo_mem_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(2),
      Q => \fifo_mem_gen.raddr\(2),
      R => reset
    );
\fifo_mem_gen.raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(3),
      Q => \fifo_mem_gen.raddr\(3),
      R => reset
    );
\fifo_mem_gen.raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(4),
      Q => \fifo_mem_gen.raddr\(4),
      R => reset
    );
\fifo_mem_gen.raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(5),
      Q => \fifo_mem_gen.raddr\(5),
      R => reset
    );
\fifo_mem_gen.raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(6),
      Q => \fifo_mem_gen.raddr\(6),
      R => reset
    );
\fifo_mem_gen.raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(7),
      Q => \fifo_mem_gen.raddr\(7),
      R => reset
    );
\fifo_mem_gen.waddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2333333333333333"
    )
        port map (
      I0 => \fifo_mem_gen.waddr[7]_i_2_n_0\,
      I1 => waddr(0),
      I2 => waddr(5),
      I3 => waddr(4),
      I4 => waddr(7),
      I5 => waddr(6),
      O => \fifo_mem_gen.wnext\(0)
    );
\fifo_mem_gen.waddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFBF00"
    )
        port map (
      I0 => \fifo_mem_gen.waddr[1]_i_2_n_0\,
      I1 => waddr(3),
      I2 => waddr(2),
      I3 => waddr(1),
      I4 => waddr(0),
      O => \fifo_mem_gen.wnext\(1)
    );
\fifo_mem_gen.waddr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(4),
      I2 => waddr(7),
      I3 => waddr(6),
      O => \fifo_mem_gen.waddr[1]_i_2_n_0\
    );
\fifo_mem_gen.waddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC011C0"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      I4 => \fifo_mem_gen.waddr[3]_i_2_n_0\,
      O => \fifo_mem_gen.wnext\(2)
    );
\fifo_mem_gen.waddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF805580"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(1),
      I2 => waddr(0),
      I3 => waddr(3),
      I4 => \fifo_mem_gen.waddr[3]_i_2_n_0\,
      O => \fifo_mem_gen.wnext\(3)
    );
\fifo_mem_gen.waddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555FFFFFFFF"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(5),
      I2 => waddr(4),
      I3 => waddr(7),
      I4 => waddr(6),
      I5 => waddr(1),
      O => \fifo_mem_gen.waddr[3]_i_2_n_0\
    );
\fifo_mem_gen.waddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF7F00FF0000"
    )
        port map (
      I0 => waddr(7),
      I1 => waddr(6),
      I2 => waddr(5),
      I3 => \fifo_mem_gen.waddr[7]_i_2_n_0\,
      I4 => waddr(0),
      I5 => waddr(4),
      O => \fifo_mem_gen.wnext\(4)
    );
\fifo_mem_gen.waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFFFF55000000"
    )
        port map (
      I0 => \fifo_mem_gen.waddr[7]_i_2_n_0\,
      I1 => waddr(7),
      I2 => waddr(6),
      I3 => waddr(0),
      I4 => waddr(4),
      I5 => waddr(5),
      O => \fifo_mem_gen.wnext\(5)
    );
\fifo_mem_gen.waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F01CF0F0F0F0F0F0"
    )
        port map (
      I0 => waddr(7),
      I1 => waddr(0),
      I2 => waddr(6),
      I3 => \fifo_mem_gen.waddr[7]_i_2_n_0\,
      I4 => waddr(5),
      I5 => waddr(4),
      O => \fifo_mem_gen.wnext\(6)
    );
\fifo_mem_gen.waddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FF08000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(5),
      I2 => \fifo_mem_gen.waddr[7]_i_2_n_0\,
      I3 => waddr(6),
      I4 => waddr(0),
      I5 => waddr(7),
      O => \fifo_mem_gen.wnext\(7)
    );
\fifo_mem_gen.waddr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(2),
      I2 => waddr(1),
      O => \fifo_mem_gen.waddr[7]_i_2_n_0\
    );
\fifo_mem_gen.waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_mem_gen.wnext\(0),
      Q => waddr(0),
      R => reset
    );
\fifo_mem_gen.waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_mem_gen.wnext\(1),
      Q => waddr(1),
      R => reset
    );
\fifo_mem_gen.waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_mem_gen.wnext\(2),
      Q => waddr(2),
      R => reset
    );
\fifo_mem_gen.waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_mem_gen.wnext\(3),
      Q => waddr(3),
      R => reset
    );
\fifo_mem_gen.waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_mem_gen.wnext\(4),
      Q => waddr(4),
      R => reset
    );
\fifo_mem_gen.waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_mem_gen.wnext\(5),
      Q => waddr(5),
      R => reset
    );
\fifo_mem_gen.waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_mem_gen.wnext\(6),
      Q => waddr(6),
      R => reset
    );
\fifo_mem_gen.waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_mem_gen.wnext\(7),
      Q => waddr(7),
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo__parameterized14\ is
  port (
    \fifo_depth_gt1_gen.empty_n_reg_0\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    \fifo_srl_gen.raddr_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    re : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RREADY_Dummy : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    ost_ctrl_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo__parameterized14\ : entity is "conv2d_edge_gmem0_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo__parameterized14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo__parameterized14\ is
  signal \dout_vld_i_1__3_n_0\ : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_2__1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_3_n_0\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.empty_n_reg_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_1__12_n_0\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.full_n_reg_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_4_n_0\ : STD_LOGIC;
  signal \^fifo_srl_gen.raddr_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \sel0__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[1]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_1__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[3]_i_1__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[1]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[2]_i_1\ : label is "soft_lutpair71";
begin
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  \fifo_depth_gt1_gen.empty_n_reg_0\ <= \^fifo_depth_gt1_gen.empty_n_reg_0\;
  \fifo_depth_gt1_gen.full_n_reg_0\ <= \^fifo_depth_gt1_gen.full_n_reg_0\;
  \fifo_srl_gen.raddr_reg[3]_0\(3 downto 0) <= \^fifo_srl_gen.raddr_reg[3]_0\(3 downto 0);
\dout_vld_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEEEEE"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.empty_n_reg_0\,
      I1 => \^dout_vld_reg_0\,
      I2 => Q(0),
      I3 => dout_vld_reg_1(0),
      I4 => RREADY_Dummy,
      O => \dout_vld_i_1__3_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__3_n_0\,
      Q => \^dout_vld_reg_0\,
      R => reset
    );
\fifo_depth_gt1_gen.empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70FF8F008F008F00"
    )
        port map (
      I0 => we_0,
      I1 => Q(0),
      I2 => \^dout_vld_reg_0\,
      I3 => \^fifo_depth_gt1_gen.empty_n_reg_0\,
      I4 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I5 => ost_ctrl_valid,
      O => \fifo_depth_gt1_gen.empty_n_i_1__1_n_0\
    );
\fifo_depth_gt1_gen.empty_n_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \sel0__1\(1),
      I1 => \sel0__1\(0),
      I2 => \sel0__1\(3),
      I3 => \sel0__1\(2),
      I4 => \fifo_depth_gt1_gen.empty_n_i_3_n_0\,
      I5 => \sel0__1\(4),
      O => \fifo_depth_gt1_gen.empty_n_i_2__1_n_0\
    );
\fifo_depth_gt1_gen.empty_n_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808880888088808"
    )
        port map (
      I0 => ost_ctrl_valid,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => \^fifo_depth_gt1_gen.empty_n_reg_0\,
      I3 => \^dout_vld_reg_0\,
      I4 => Q(0),
      I5 => we_0,
      O => \fifo_depth_gt1_gen.empty_n_i_3_n_0\
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_depth_gt1_gen.empty_n_i_1__1_n_0\,
      D => \fifo_depth_gt1_gen.empty_n_i_2__1_n_0\,
      Q => \^fifo_depth_gt1_gen.empty_n_reg_0\,
      R => reset
    );
\fifo_depth_gt1_gen.full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sel0__1\(0),
      I1 => \sel0__1\(4),
      I2 => \sel0__1\(2),
      I3 => \sel0__1\(3),
      I4 => \fifo_depth_gt1_gen.empty_n_i_3_n_0\,
      I5 => \sel0__1\(1),
      O => \fifo_depth_gt1_gen.full_n_i_1__12_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \fifo_depth_gt1_gen.empty_n_i_1__1_n_0\,
      D => \fifo_depth_gt1_gen.full_n_i_1__12_n_0\,
      Q => \^fifo_depth_gt1_gen.full_n_reg_0\,
      S => reset
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__1\(0),
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__1_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_i_3_n_0\,
      I1 => \sel0__1\(1),
      I2 => \sel0__1\(0),
      O => \p_0_in__1\(1)
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \sel0__1\(0),
      I1 => \sel0__1\(1),
      I2 => \fifo_depth_gt1_gen.empty_n_i_3_n_0\,
      I3 => \sel0__1\(2),
      O => \p_0_in__1\(2)
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \sel0__1\(1),
      I1 => \sel0__1\(0),
      I2 => \sel0__1\(2),
      I3 => \fifo_depth_gt1_gen.empty_n_i_3_n_0\,
      I4 => \sel0__1\(3),
      O => \p_0_in__1\(3)
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \sel0__1\(3),
      I1 => \sel0__1\(1),
      I2 => \sel0__1\(0),
      I3 => \sel0__1\(2),
      I4 => \fifo_depth_gt1_gen.empty_n_i_3_n_0\,
      I5 => \sel0__1\(4),
      O => \p_0_in__1\(4)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_depth_gt1_gen.empty_n_i_1__1_n_0\,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__1_n_0\,
      Q => \sel0__1\(0),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_depth_gt1_gen.empty_n_i_1__1_n_0\,
      D => \p_0_in__1\(1),
      Q => \sel0__1\(1),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_depth_gt1_gen.empty_n_i_1__1_n_0\,
      D => \p_0_in__1\(2),
      Q => \sel0__1\(2),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_depth_gt1_gen.empty_n_i_1__1_n_0\,
      D => \p_0_in__1\(3),
      Q => \sel0__1\(3),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_depth_gt1_gen.empty_n_i_1__1_n_0\,
      D => \p_0_in__1\(4),
      Q => \sel0__1\(4),
      R => reset
    );
\fifo_srl_gen.U_ffo_srl\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_srl__parameterized9\
     port map (
      Q(0) => Q(0),
      ap_clk => ap_clk,
      din(0) => din(0),
      \fifo_depth_gt1_gen.dout_reg[0]_0\ => \fifo_depth_gt1_gen.dout_reg[0]\,
      mem_reg => \^dout_vld_reg_0\,
      re => re,
      reset => reset
    );
\fifo_srl_gen.raddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fifo_srl_gen.raddr_reg[3]_0\(0),
      O => \fifo_srl_gen.raddr[0]_i_1__0_n_0\
    );
\fifo_srl_gen.raddr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => \^fifo_srl_gen.raddr_reg[3]_0\(0),
      I1 => \^fifo_depth_gt1_gen.empty_n_reg_0\,
      I2 => \fifo_depth_gt1_gen.empty_n_i_3_n_0\,
      I3 => \^fifo_srl_gen.raddr_reg[3]_0\(1),
      O => \fifo_srl_gen.raddr[1]_i_1_n_0\
    );
\fifo_srl_gen.raddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80F807"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_i_3_n_0\,
      I1 => \^fifo_depth_gt1_gen.empty_n_reg_0\,
      I2 => \^fifo_srl_gen.raddr_reg[3]_0\(0),
      I3 => \^fifo_srl_gen.raddr_reg[3]_0\(2),
      I4 => \^fifo_srl_gen.raddr_reg[3]_0\(1),
      O => \fifo_srl_gen.raddr[2]_i_1_n_0\
    );
\fifo_srl_gen.raddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => \^fifo_srl_gen.raddr_reg[3]_0\(0),
      I1 => \^fifo_srl_gen.raddr_reg[3]_0\(1),
      I2 => \^fifo_srl_gen.raddr_reg[3]_0\(3),
      I3 => \^fifo_srl_gen.raddr_reg[3]_0\(2),
      I4 => \fifo_srl_gen.raddr[3]_i_3_n_0\,
      I5 => \fifo_srl_gen.raddr[3]_i_4_n_0\,
      O => \fifo_srl_gen.raddr[3]_i_1_n_0\
    );
\fifo_srl_gen.raddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => \^fifo_srl_gen.raddr_reg[3]_0\(1),
      I1 => \fifo_depth_gt1_gen.empty_n_i_3_n_0\,
      I2 => \^fifo_depth_gt1_gen.empty_n_reg_0\,
      I3 => \^fifo_srl_gen.raddr_reg[3]_0\(0),
      I4 => \^fifo_srl_gen.raddr_reg[3]_0\(3),
      I5 => \^fifo_srl_gen.raddr_reg[3]_0\(2),
      O => \fifo_srl_gen.raddr[3]_i_2_n_0\
    );
\fifo_srl_gen.raddr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A222A222A222"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.empty_n_reg_0\,
      I1 => \^dout_vld_reg_0\,
      I2 => Q(0),
      I3 => we_0,
      I4 => ost_ctrl_valid,
      I5 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      O => \fifo_srl_gen.raddr[3]_i_3_n_0\
    );
\fifo_srl_gen.raddr[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000000000000000"
    )
        port map (
      I0 => we_0,
      I1 => Q(0),
      I2 => \^dout_vld_reg_0\,
      I3 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I4 => ost_ctrl_valid,
      I5 => \^fifo_depth_gt1_gen.empty_n_reg_0\,
      O => \fifo_srl_gen.raddr[3]_i_4_n_0\
    );
\fifo_srl_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1_n_0\,
      D => \fifo_srl_gen.raddr[0]_i_1__0_n_0\,
      Q => \^fifo_srl_gen.raddr_reg[3]_0\(0),
      R => reset
    );
\fifo_srl_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1_n_0\,
      D => \fifo_srl_gen.raddr[1]_i_1_n_0\,
      Q => \^fifo_srl_gen.raddr_reg[3]_0\(1),
      R => reset
    );
\fifo_srl_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1_n_0\,
      D => \fifo_srl_gen.raddr[2]_i_1_n_0\,
      Q => \^fifo_srl_gen.raddr_reg[3]_0\(2),
      R => reset
    );
\fifo_srl_gen.raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1_n_0\,
      D => \fifo_srl_gen.raddr[3]_i_2_n_0\,
      Q => \^fifo_srl_gen.raddr_reg[3]_0\(3),
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo__parameterized3\ is
  port (
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC;
    \bus_wide_gen.offset_valid\ : out STD_LOGIC;
    p_19_in : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_valid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_wide_gen.split_cnt_buf_reg[0]\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.split_cnt_buf_reg[1]\ : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_0\ : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : out STD_LOGIC;
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \fifo_depth_gt1_gen.dout_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ARREADY_Dummy : in STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ : in STD_LOGIC;
    if_empty_n : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[16]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[17]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[18]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[19]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[20]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[21]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[22]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[23]\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_1\ : in STD_LOGIC;
    p_10_in : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_2\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_1\ : in STD_LOGIC;
    \bus_wide_gen.data_buf1__0\ : in STD_LOGIC;
    p_16_in : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[23]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[3]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \fifo_depth_gt1_gen.dout_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo__parameterized3\ : entity is "conv2d_edge_gmem0_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo__parameterized3\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus_wide_gen.offset_valid\ : STD_LOGIC;
  signal \^bus_wide_gen.split_cnt_buf_reg[0]\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_2__1_n_0\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.full_n_reg_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_14\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_15\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_16\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_17\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_18\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_19\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_20\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_21\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_22\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_23\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr1__0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_p2[81]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.full_n_i_2__1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[0]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[3]_i_3__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \tmp_addr[63]_i_1\ : label is "soft_lutpair158";
begin
  E(0) <= \^e\(0);
  \bus_wide_gen.offset_valid\ <= \^bus_wide_gen.offset_valid\;
  \bus_wide_gen.split_cnt_buf_reg[0]\ <= \^bus_wide_gen.split_cnt_buf_reg[0]\;
  \fifo_depth_gt1_gen.full_n_reg_0\ <= \^fifo_depth_gt1_gen.full_n_reg_0\;
\bus_wide_gen.data_buf[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010101010101010"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[1]_2\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]_1\,
      I2 => \^e\(0),
      I3 => \^bus_wide_gen.offset_valid\,
      I4 => \fifo_depth_gt1_gen.dout_reg[3]_0\(0),
      I5 => \bus_wide_gen.split_cnt_buf_reg[1]_1\,
      O => \bus_wide_gen.split_cnt_buf_reg[1]\
    );
\bus_wide_gen.data_buf[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080808"
    )
        port map (
      I0 => \^bus_wide_gen.offset_valid\,
      I1 => \fifo_depth_gt1_gen.dout_reg[3]_0\(0),
      I2 => \bus_wide_gen.data_buf_reg[23]_0\,
      I3 => ap_enable_reg_pp0_iter9,
      I4 => ap_block_pp0_stage0_subdone,
      O => \^e\(0)
    );
\bus_wide_gen.data_buf[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^e\(0),
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]_1\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]_2\,
      O => \^bus_wide_gen.split_cnt_buf_reg[0]\
    );
\data_p2[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => ARREADY_Dummy,
      O => tmp_valid_reg(0)
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \fifo_srl_gen.U_ffo_srl_n_0\,
      Q => \^bus_wide_gen.offset_valid\,
      R => reset
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_srl_gen.U_ffo_srl_n_15\,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => reset
    );
\fifo_depth_gt1_gen.full_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.full_n_i_2__1_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_srl_gen.U_ffo_srl_n_14\,
      Q => \^fifo_depth_gt1_gen.full_n_reg_0\,
      S => reset
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__2_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__2_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_srl_gen.U_ffo_srl_n_19\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_srl_gen.U_ffo_srl_n_18\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_srl_gen.U_ffo_srl_n_17\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_srl_gen.U_ffo_srl_n_16\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      R => reset
    );
\fifo_srl_gen.U_ffo_srl\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_srl__parameterized1\
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      D(7 downto 0) => D(7 downto 0),
      E(0) => empty_n,
      Q(16 downto 0) => Q(16 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.data_buf1__0\ => \bus_wide_gen.data_buf1__0\,
      \bus_wide_gen.data_buf_reg[16]\ => \bus_wide_gen.data_buf_reg[16]\,
      \bus_wide_gen.data_buf_reg[17]\ => \bus_wide_gen.data_buf_reg[17]\,
      \bus_wide_gen.data_buf_reg[18]\ => \bus_wide_gen.data_buf_reg[18]\,
      \bus_wide_gen.data_buf_reg[19]\ => \bus_wide_gen.data_buf_reg[19]\,
      \bus_wide_gen.data_buf_reg[20]\ => \bus_wide_gen.data_buf_reg[20]\,
      \bus_wide_gen.data_buf_reg[21]\ => \bus_wide_gen.data_buf_reg[21]\,
      \bus_wide_gen.data_buf_reg[22]\ => \bus_wide_gen.data_buf_reg[22]\,
      \bus_wide_gen.data_buf_reg[23]\ => \^bus_wide_gen.split_cnt_buf_reg[0]\,
      \bus_wide_gen.data_buf_reg[23]_0\ => \bus_wide_gen.data_buf_reg[23]\,
      \bus_wide_gen.data_buf_reg[31]\ => \^e\(0),
      \bus_wide_gen.data_valid_reg\ => p_19_in,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => \bus_wide_gen.split_cnt_buf_reg[0]_1\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      \bus_wide_gen.split_cnt_buf_reg[1]_0\ => \bus_wide_gen.split_cnt_buf_reg[1]_1\,
      \bus_wide_gen.split_cnt_buf_reg[1]_1\ => \bus_wide_gen.split_cnt_buf_reg[1]_2\,
      dout_vld_reg => dout_vld_reg_0,
      dout_vld_reg_0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      \fifo_depth_gt1_gen.dout_reg[1]_0\(0) => \fifo_depth_gt1_gen.dout_reg[1]\(0),
      \fifo_depth_gt1_gen.dout_reg[3]_0\(1 downto 0) => \fifo_depth_gt1_gen.dout_reg[3]\(1 downto 0),
      \fifo_depth_gt1_gen.dout_reg[3]_1\ => \^bus_wide_gen.offset_valid\,
      \fifo_depth_gt1_gen.dout_reg[3]_2\(0) => \fifo_depth_gt1_gen.dout_reg[3]_0\(0),
      \fifo_depth_gt1_gen.dout_reg[3]_3\(3 downto 0) => \fifo_srl_gen.raddr_reg\(3 downto 0),
      \fifo_depth_gt1_gen.dout_reg[3]_4\ => \bus_wide_gen.data_buf_reg[23]_0\,
      \fifo_depth_gt1_gen.dout_reg[3]_5\(1 downto 0) => \fifo_depth_gt1_gen.dout_reg[3]_1\(1 downto 0),
      \fifo_depth_gt1_gen.empty_n_reg\ => \fifo_srl_gen.U_ffo_srl_n_0\,
      \fifo_depth_gt1_gen.empty_n_reg_0\(0) => \fifo_srl_gen.U_ffo_srl_n_23\,
      \fifo_depth_gt1_gen.empty_n_reg_1\(4) => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      \fifo_depth_gt1_gen.empty_n_reg_1\(3) => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      \fifo_depth_gt1_gen.empty_n_reg_1\(2) => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      \fifo_depth_gt1_gen.empty_n_reg_1\(1) => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      \fifo_depth_gt1_gen.empty_n_reg_1\(0) => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      \fifo_depth_gt1_gen.full_n_reg\ => \fifo_depth_gt1_gen.full_n_i_2__1_n_0\,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]\ => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ => \^fifo_depth_gt1_gen.full_n_reg_0\,
      \fifo_depth_gt1_gen.mOutPtr_reg[1]\ => \fifo_srl_gen.U_ffo_srl_n_14\,
      \fifo_depth_gt1_gen.mOutPtr_reg[1]_0\ => \fifo_srl_gen.U_ffo_srl_n_15\,
      \fifo_depth_gt1_gen.mOutPtr_reg[3]\(3) => \fifo_srl_gen.U_ffo_srl_n_16\,
      \fifo_depth_gt1_gen.mOutPtr_reg[3]\(2) => \fifo_srl_gen.U_ffo_srl_n_17\,
      \fifo_depth_gt1_gen.mOutPtr_reg[3]\(1) => \fifo_srl_gen.U_ffo_srl_n_18\,
      \fifo_depth_gt1_gen.mOutPtr_reg[3]\(0) => \fifo_srl_gen.U_ffo_srl_n_19\,
      \fifo_srl_gen.raddr1__0\ => \fifo_srl_gen.raddr1__0\,
      \fifo_srl_gen.raddr_reg[1]\(2) => \fifo_srl_gen.U_ffo_srl_n_20\,
      \fifo_srl_gen.raddr_reg[1]\(1) => \fifo_srl_gen.U_ffo_srl_n_21\,
      \fifo_srl_gen.raddr_reg[1]\(0) => \fifo_srl_gen.U_ffo_srl_n_22\,
      p_10_in => p_10_in,
      p_16_in => p_16_in,
      reset => reset
    );
\fifo_srl_gen.raddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      O => \fifo_srl_gen.raddr[0]_i_1_n_0\
    );
\fifo_srl_gen.raddr[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      I1 => \fifo_srl_gen.raddr_reg\(1),
      I2 => \fifo_srl_gen.raddr_reg\(3),
      I3 => \fifo_srl_gen.raddr_reg\(2),
      O => \fifo_srl_gen.raddr1__0\
    );
\fifo_srl_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_23\,
      D => \fifo_srl_gen.raddr[0]_i_1_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(0),
      R => reset
    );
\fifo_srl_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_23\,
      D => \fifo_srl_gen.U_ffo_srl_n_22\,
      Q => \fifo_srl_gen.raddr_reg\(1),
      R => reset
    );
\fifo_srl_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_23\,
      D => \fifo_srl_gen.U_ffo_srl_n_21\,
      Q => \fifo_srl_gen.raddr_reg\(2),
      R => reset
    );
\fifo_srl_gen.raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_23\,
      D => \fifo_srl_gen.U_ffo_srl_n_20\,
      Q => \fifo_srl_gen.raddr_reg\(3),
      R => reset
    );
\tmp_addr[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => ARREADY_Dummy,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      I3 => if_empty_n,
      O => s_ready_t_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_write is
  port (
    m_axi_gmem0_BREADY : out STD_LOGIC;
    m_axi_gmem0_BVALID : in STD_LOGIC;
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_write;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_write is
begin
rs_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_reg_slice__parameterized6\
     port map (
      ap_clk => ap_clk,
      m_axi_gmem0_BREADY => m_axi_gmem0_BREADY,
      m_axi_gmem0_BVALID => m_axi_gmem0_BVALID,
      reset => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_burst_converter is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    we : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    AWVALID_Dummy : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.full_n_reg\ : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    \sect_len_buf_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    if_full_n : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    ost_resp_ready : in STD_LOGIC;
    if_full_n_0 : in STD_LOGIC;
    AWREADY_Dummy_1 : in STD_LOGIC;
    re : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 71 downto 0 );
    load_p2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_burst_converter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_burst_converter is
  signal \^awvalid_dummy\ : STD_LOGIC;
  signal SHIFT_RIGHT : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal beat_len : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \could_multi_bursts.addr_buf[10]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[10]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[10]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[10]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[14]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[14]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[14]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[14]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[18]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[18]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[18]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[18]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[22]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[22]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[22]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[22]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[26]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[26]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[26]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[26]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_8_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_9_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[30]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[30]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[30]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[30]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[34]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[34]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[34]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[34]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[38]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[38]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[38]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[38]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[42]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[42]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[42]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[42]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[46]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[46]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[46]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[46]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[50]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[50]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[50]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[50]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[54]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[54]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[54]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[54]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[58]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[58]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[58]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[58]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[62]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[62]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[6]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[6]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[6]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[6]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[6]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[62]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[62]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[62]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step\ : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \could_multi_bursts.addr_step[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_valid_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.first_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_reg_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_reg_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_i_1__0_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.sect_handling_reg_0\ : STD_LOGIC;
  signal end_from_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal first_sect : STD_LOGIC;
  signal first_sect_reg_n_0 : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal last_sect_buf : STD_LOGIC;
  signal last_sect_i_10_n_0 : STD_LOGIC;
  signal last_sect_i_11_n_0 : STD_LOGIC;
  signal \last_sect_i_12__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_2__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_3__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_4__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_5__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_6__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_7__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_8__0_n_0\ : STD_LOGIC;
  signal last_sect_i_9_n_0 : STD_LOGIC;
  signal last_sect_reg_n_0 : STD_LOGIC;
  signal last_sect_tmp : STD_LOGIC;
  signal next_req : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__10_n_0\ : STD_LOGIC;
  signal \plusOp_carry__10_n_1\ : STD_LOGIC;
  signal \plusOp_carry__10_n_2\ : STD_LOGIC;
  signal \plusOp_carry__10_n_3\ : STD_LOGIC;
  signal \plusOp_carry__10_n_4\ : STD_LOGIC;
  signal \plusOp_carry__10_n_5\ : STD_LOGIC;
  signal \plusOp_carry__10_n_6\ : STD_LOGIC;
  signal \plusOp_carry__10_n_7\ : STD_LOGIC;
  signal \plusOp_carry__11_n_2\ : STD_LOGIC;
  signal \plusOp_carry__11_n_3\ : STD_LOGIC;
  signal \plusOp_carry__11_n_5\ : STD_LOGIC;
  signal \plusOp_carry__11_n_6\ : STD_LOGIC;
  signal \plusOp_carry__11_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_4\ : STD_LOGIC;
  signal \plusOp_carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_carry__3_n_4\ : STD_LOGIC;
  signal \plusOp_carry__3_n_5\ : STD_LOGIC;
  signal \plusOp_carry__3_n_6\ : STD_LOGIC;
  signal \plusOp_carry__3_n_7\ : STD_LOGIC;
  signal \plusOp_carry__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_n_1\ : STD_LOGIC;
  signal \plusOp_carry__4_n_2\ : STD_LOGIC;
  signal \plusOp_carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_carry__4_n_4\ : STD_LOGIC;
  signal \plusOp_carry__4_n_5\ : STD_LOGIC;
  signal \plusOp_carry__4_n_6\ : STD_LOGIC;
  signal \plusOp_carry__4_n_7\ : STD_LOGIC;
  signal \plusOp_carry__5_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_n_1\ : STD_LOGIC;
  signal \plusOp_carry__5_n_2\ : STD_LOGIC;
  signal \plusOp_carry__5_n_3\ : STD_LOGIC;
  signal \plusOp_carry__5_n_4\ : STD_LOGIC;
  signal \plusOp_carry__5_n_5\ : STD_LOGIC;
  signal \plusOp_carry__5_n_6\ : STD_LOGIC;
  signal \plusOp_carry__5_n_7\ : STD_LOGIC;
  signal \plusOp_carry__6_n_0\ : STD_LOGIC;
  signal \plusOp_carry__6_n_1\ : STD_LOGIC;
  signal \plusOp_carry__6_n_2\ : STD_LOGIC;
  signal \plusOp_carry__6_n_3\ : STD_LOGIC;
  signal \plusOp_carry__6_n_4\ : STD_LOGIC;
  signal \plusOp_carry__6_n_5\ : STD_LOGIC;
  signal \plusOp_carry__6_n_6\ : STD_LOGIC;
  signal \plusOp_carry__6_n_7\ : STD_LOGIC;
  signal \plusOp_carry__7_n_0\ : STD_LOGIC;
  signal \plusOp_carry__7_n_1\ : STD_LOGIC;
  signal \plusOp_carry__7_n_2\ : STD_LOGIC;
  signal \plusOp_carry__7_n_3\ : STD_LOGIC;
  signal \plusOp_carry__7_n_4\ : STD_LOGIC;
  signal \plusOp_carry__7_n_5\ : STD_LOGIC;
  signal \plusOp_carry__7_n_6\ : STD_LOGIC;
  signal \plusOp_carry__7_n_7\ : STD_LOGIC;
  signal \plusOp_carry__8_n_0\ : STD_LOGIC;
  signal \plusOp_carry__8_n_1\ : STD_LOGIC;
  signal \plusOp_carry__8_n_2\ : STD_LOGIC;
  signal \plusOp_carry__8_n_3\ : STD_LOGIC;
  signal \plusOp_carry__8_n_4\ : STD_LOGIC;
  signal \plusOp_carry__8_n_5\ : STD_LOGIC;
  signal \plusOp_carry__8_n_6\ : STD_LOGIC;
  signal \plusOp_carry__8_n_7\ : STD_LOGIC;
  signal \plusOp_carry__9_n_0\ : STD_LOGIC;
  signal \plusOp_carry__9_n_1\ : STD_LOGIC;
  signal \plusOp_carry__9_n_2\ : STD_LOGIC;
  signal \plusOp_carry__9_n_3\ : STD_LOGIC;
  signal \plusOp_carry__9_n_4\ : STD_LOGIC;
  signal \plusOp_carry__9_n_5\ : STD_LOGIC;
  signal \plusOp_carry__9_n_6\ : STD_LOGIC;
  signal \plusOp_carry__9_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal req_handling_reg_n_0 : STD_LOGIC;
  signal rs_req_n_10 : STD_LOGIC;
  signal rs_req_n_100 : STD_LOGIC;
  signal rs_req_n_101 : STD_LOGIC;
  signal rs_req_n_102 : STD_LOGIC;
  signal rs_req_n_103 : STD_LOGIC;
  signal rs_req_n_104 : STD_LOGIC;
  signal rs_req_n_105 : STD_LOGIC;
  signal rs_req_n_106 : STD_LOGIC;
  signal rs_req_n_107 : STD_LOGIC;
  signal rs_req_n_108 : STD_LOGIC;
  signal rs_req_n_109 : STD_LOGIC;
  signal rs_req_n_11 : STD_LOGIC;
  signal rs_req_n_110 : STD_LOGIC;
  signal rs_req_n_111 : STD_LOGIC;
  signal rs_req_n_112 : STD_LOGIC;
  signal rs_req_n_113 : STD_LOGIC;
  signal rs_req_n_114 : STD_LOGIC;
  signal rs_req_n_115 : STD_LOGIC;
  signal rs_req_n_116 : STD_LOGIC;
  signal rs_req_n_117 : STD_LOGIC;
  signal rs_req_n_119 : STD_LOGIC;
  signal rs_req_n_12 : STD_LOGIC;
  signal rs_req_n_13 : STD_LOGIC;
  signal rs_req_n_14 : STD_LOGIC;
  signal rs_req_n_143 : STD_LOGIC;
  signal rs_req_n_144 : STD_LOGIC;
  signal rs_req_n_145 : STD_LOGIC;
  signal rs_req_n_146 : STD_LOGIC;
  signal rs_req_n_147 : STD_LOGIC;
  signal rs_req_n_148 : STD_LOGIC;
  signal rs_req_n_149 : STD_LOGIC;
  signal rs_req_n_15 : STD_LOGIC;
  signal rs_req_n_150 : STD_LOGIC;
  signal rs_req_n_151 : STD_LOGIC;
  signal rs_req_n_152 : STD_LOGIC;
  signal rs_req_n_153 : STD_LOGIC;
  signal rs_req_n_154 : STD_LOGIC;
  signal rs_req_n_155 : STD_LOGIC;
  signal rs_req_n_156 : STD_LOGIC;
  signal rs_req_n_157 : STD_LOGIC;
  signal rs_req_n_158 : STD_LOGIC;
  signal rs_req_n_159 : STD_LOGIC;
  signal rs_req_n_16 : STD_LOGIC;
  signal rs_req_n_160 : STD_LOGIC;
  signal rs_req_n_161 : STD_LOGIC;
  signal rs_req_n_162 : STD_LOGIC;
  signal rs_req_n_17 : STD_LOGIC;
  signal rs_req_n_18 : STD_LOGIC;
  signal rs_req_n_19 : STD_LOGIC;
  signal rs_req_n_2 : STD_LOGIC;
  signal rs_req_n_20 : STD_LOGIC;
  signal rs_req_n_21 : STD_LOGIC;
  signal rs_req_n_22 : STD_LOGIC;
  signal rs_req_n_23 : STD_LOGIC;
  signal rs_req_n_24 : STD_LOGIC;
  signal rs_req_n_25 : STD_LOGIC;
  signal rs_req_n_26 : STD_LOGIC;
  signal rs_req_n_27 : STD_LOGIC;
  signal rs_req_n_28 : STD_LOGIC;
  signal rs_req_n_29 : STD_LOGIC;
  signal rs_req_n_3 : STD_LOGIC;
  signal rs_req_n_30 : STD_LOGIC;
  signal rs_req_n_31 : STD_LOGIC;
  signal rs_req_n_32 : STD_LOGIC;
  signal rs_req_n_33 : STD_LOGIC;
  signal rs_req_n_34 : STD_LOGIC;
  signal rs_req_n_35 : STD_LOGIC;
  signal rs_req_n_36 : STD_LOGIC;
  signal rs_req_n_37 : STD_LOGIC;
  signal rs_req_n_38 : STD_LOGIC;
  signal rs_req_n_39 : STD_LOGIC;
  signal rs_req_n_4 : STD_LOGIC;
  signal rs_req_n_40 : STD_LOGIC;
  signal rs_req_n_41 : STD_LOGIC;
  signal rs_req_n_42 : STD_LOGIC;
  signal rs_req_n_43 : STD_LOGIC;
  signal rs_req_n_44 : STD_LOGIC;
  signal rs_req_n_45 : STD_LOGIC;
  signal rs_req_n_46 : STD_LOGIC;
  signal rs_req_n_47 : STD_LOGIC;
  signal rs_req_n_48 : STD_LOGIC;
  signal rs_req_n_49 : STD_LOGIC;
  signal rs_req_n_5 : STD_LOGIC;
  signal rs_req_n_50 : STD_LOGIC;
  signal rs_req_n_51 : STD_LOGIC;
  signal rs_req_n_52 : STD_LOGIC;
  signal rs_req_n_53 : STD_LOGIC;
  signal rs_req_n_54 : STD_LOGIC;
  signal rs_req_n_55 : STD_LOGIC;
  signal rs_req_n_56 : STD_LOGIC;
  signal rs_req_n_57 : STD_LOGIC;
  signal rs_req_n_58 : STD_LOGIC;
  signal rs_req_n_59 : STD_LOGIC;
  signal rs_req_n_6 : STD_LOGIC;
  signal rs_req_n_60 : STD_LOGIC;
  signal rs_req_n_61 : STD_LOGIC;
  signal rs_req_n_62 : STD_LOGIC;
  signal rs_req_n_63 : STD_LOGIC;
  signal rs_req_n_64 : STD_LOGIC;
  signal rs_req_n_65 : STD_LOGIC;
  signal rs_req_n_66 : STD_LOGIC;
  signal rs_req_n_67 : STD_LOGIC;
  signal rs_req_n_68 : STD_LOGIC;
  signal rs_req_n_69 : STD_LOGIC;
  signal rs_req_n_7 : STD_LOGIC;
  signal rs_req_n_70 : STD_LOGIC;
  signal rs_req_n_71 : STD_LOGIC;
  signal rs_req_n_72 : STD_LOGIC;
  signal rs_req_n_73 : STD_LOGIC;
  signal rs_req_n_74 : STD_LOGIC;
  signal rs_req_n_75 : STD_LOGIC;
  signal rs_req_n_76 : STD_LOGIC;
  signal rs_req_n_77 : STD_LOGIC;
  signal rs_req_n_78 : STD_LOGIC;
  signal rs_req_n_79 : STD_LOGIC;
  signal rs_req_n_8 : STD_LOGIC;
  signal rs_req_n_80 : STD_LOGIC;
  signal rs_req_n_81 : STD_LOGIC;
  signal rs_req_n_82 : STD_LOGIC;
  signal rs_req_n_83 : STD_LOGIC;
  signal rs_req_n_84 : STD_LOGIC;
  signal rs_req_n_85 : STD_LOGIC;
  signal rs_req_n_86 : STD_LOGIC;
  signal rs_req_n_87 : STD_LOGIC;
  signal rs_req_n_88 : STD_LOGIC;
  signal rs_req_n_89 : STD_LOGIC;
  signal rs_req_n_9 : STD_LOGIC;
  signal rs_req_n_90 : STD_LOGIC;
  signal rs_req_n_91 : STD_LOGIC;
  signal rs_req_n_92 : STD_LOGIC;
  signal rs_req_n_93 : STD_LOGIC;
  signal rs_req_n_94 : STD_LOGIC;
  signal rs_req_n_95 : STD_LOGIC;
  signal rs_req_n_96 : STD_LOGIC;
  signal rs_req_n_97 : STD_LOGIC;
  signal rs_req_n_98 : STD_LOGIC;
  signal rs_req_n_99 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal sect_addr_buf : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \sect_addr_buf[11]_i_1__0_n_0\ : STD_LOGIC;
  signal sect_cnt : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \sect_len_buf[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_2_n_0\ : STD_LOGIC;
  signal \^sect_len_buf_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sect_len_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal sect_total : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_total_buf[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_5__0_n_0\ : STD_LOGIC;
  signal sect_total_buf_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_total_buf_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[32]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[33]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[34]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[35]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[36]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[37]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[38]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[39]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[40]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[41]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[42]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[43]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[44]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[45]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[46]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[47]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[48]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[49]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[50]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[51]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[52]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[53]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[54]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[55]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[56]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[57]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[58]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[59]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[60]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[61]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[62]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[63]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal start_to_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal start_to_4k0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^we\ : STD_LOGIC;
  signal \NLW_could_multi_bursts.addr_buf_reg[62]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_could_multi_bursts.addr_buf_reg[62]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[10]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[14]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[18]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[22]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[26]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[2]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[30]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[34]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[38]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[42]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[46]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[50]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[54]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[58]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[62]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[6]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[2]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[3]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[4]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[5]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[6]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[0]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__4\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__2\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1\ : label is "soft_lutpair207";
  attribute ADDER_THRESHOLD of plusOp_carry : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__9\ : label is 35;
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__0\ : label is "soft_lutpair209";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[0]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[8]_i_1__0\ : label is 11;
begin
  AWVALID_Dummy <= \^awvalid_dummy\;
  SR(0) <= \^sr\(0);
  \could_multi_bursts.sect_handling_reg_0\ <= \^could_multi_bursts.sect_handling_reg_0\;
  \in\(65 downto 0) <= \^in\(65 downto 0);
  \sect_len_buf_reg[3]_0\(3 downto 0) <= \^sect_len_buf_reg[3]_0\(3 downto 0);
  we <= \^we\;
\beat_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_162,
      Q => beat_len(0),
      R => \^sr\(0)
    );
\beat_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_161,
      Q => beat_len(1),
      R => \^sr\(0)
    );
\beat_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_160,
      Q => beat_len(2),
      R => \^sr\(0)
    );
\beat_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_159,
      Q => beat_len(3),
      R => \^sr\(0)
    );
\beat_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_158,
      Q => beat_len(4),
      R => \^sr\(0)
    );
\beat_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_157,
      Q => beat_len(5),
      R => \^sr\(0)
    );
\beat_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_156,
      Q => beat_len(6),
      R => \^sr\(0)
    );
\beat_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_155,
      Q => beat_len(7),
      R => \^sr\(0)
    );
\beat_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_154,
      Q => beat_len(8),
      R => \^sr\(0)
    );
\beat_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_153,
      Q => beat_len(9),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(13),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(11),
      O => \could_multi_bursts.addr_buf[10]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(12),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(10),
      O => \could_multi_bursts.addr_buf[10]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(11),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(9),
      O => \could_multi_bursts.addr_buf[10]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(10),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(8),
      O => \could_multi_bursts.addr_buf[10]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(17),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(15),
      O => \could_multi_bursts.addr_buf[14]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(16),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(14),
      O => \could_multi_bursts.addr_buf[14]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(15),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(13),
      O => \could_multi_bursts.addr_buf[14]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(14),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(12),
      O => \could_multi_bursts.addr_buf[14]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(21),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(19),
      O => \could_multi_bursts.addr_buf[18]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[18]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(20),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(18),
      O => \could_multi_bursts.addr_buf[18]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[18]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(19),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(17),
      O => \could_multi_bursts.addr_buf[18]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[18]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(18),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(16),
      O => \could_multi_bursts.addr_buf[18]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(25),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(23),
      O => \could_multi_bursts.addr_buf[22]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(24),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(22),
      O => \could_multi_bursts.addr_buf[22]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(23),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(21),
      O => \could_multi_bursts.addr_buf[22]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[22]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(22),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(20),
      O => \could_multi_bursts.addr_buf[22]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(29),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(27),
      O => \could_multi_bursts.addr_buf[26]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[26]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(28),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(26),
      O => \could_multi_bursts.addr_buf[26]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[26]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(27),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(25),
      O => \could_multi_bursts.addr_buf[26]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[26]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(26),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(24),
      O => \could_multi_bursts.addr_buf[26]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(5),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[2]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(4),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[2]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(3),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[2]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(2),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[2]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(5),
      I1 => \^in\(3),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(5),
      O => \could_multi_bursts.addr_buf[2]_i_6_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(4),
      I1 => \^in\(2),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(4),
      O => \could_multi_bursts.addr_buf[2]_i_7_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(3),
      I1 => \^in\(1),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(3),
      O => \could_multi_bursts.addr_buf[2]_i_8_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(2),
      I1 => \^in\(0),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(2),
      O => \could_multi_bursts.addr_buf[2]_i_9_n_0\
    );
\could_multi_bursts.addr_buf[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(33),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(31),
      O => \could_multi_bursts.addr_buf[30]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(32),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(30),
      O => \could_multi_bursts.addr_buf[30]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(31),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(29),
      O => \could_multi_bursts.addr_buf[30]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[30]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(30),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(28),
      O => \could_multi_bursts.addr_buf[30]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(37),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(35),
      O => \could_multi_bursts.addr_buf[34]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[34]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(36),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(34),
      O => \could_multi_bursts.addr_buf[34]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[34]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(35),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(33),
      O => \could_multi_bursts.addr_buf[34]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[34]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(34),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(32),
      O => \could_multi_bursts.addr_buf[34]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[38]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(41),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(39),
      O => \could_multi_bursts.addr_buf[38]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[38]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(40),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(38),
      O => \could_multi_bursts.addr_buf[38]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[38]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(39),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(37),
      O => \could_multi_bursts.addr_buf[38]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[38]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(38),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(36),
      O => \could_multi_bursts.addr_buf[38]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[42]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(45),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(43),
      O => \could_multi_bursts.addr_buf[42]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[42]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(44),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(42),
      O => \could_multi_bursts.addr_buf[42]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[42]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(43),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(41),
      O => \could_multi_bursts.addr_buf[42]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[42]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(42),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(40),
      O => \could_multi_bursts.addr_buf[42]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[46]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(49),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(47),
      O => \could_multi_bursts.addr_buf[46]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[46]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(48),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(46),
      O => \could_multi_bursts.addr_buf[46]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[46]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(47),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(45),
      O => \could_multi_bursts.addr_buf[46]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[46]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(46),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(44),
      O => \could_multi_bursts.addr_buf[46]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[50]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(53),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(51),
      O => \could_multi_bursts.addr_buf[50]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[50]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(52),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(50),
      O => \could_multi_bursts.addr_buf[50]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[50]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(51),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(49),
      O => \could_multi_bursts.addr_buf[50]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[50]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(50),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(48),
      O => \could_multi_bursts.addr_buf[50]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[54]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(57),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(55),
      O => \could_multi_bursts.addr_buf[54]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[54]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(56),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(54),
      O => \could_multi_bursts.addr_buf[54]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[54]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(55),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(53),
      O => \could_multi_bursts.addr_buf[54]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[54]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(54),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(52),
      O => \could_multi_bursts.addr_buf[54]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(61),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(59),
      O => \could_multi_bursts.addr_buf[58]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[58]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(60),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(58),
      O => \could_multi_bursts.addr_buf[58]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[58]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(59),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(57),
      O => \could_multi_bursts.addr_buf[58]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[58]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(58),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(56),
      O => \could_multi_bursts.addr_buf[58]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[62]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(63),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(61),
      O => \could_multi_bursts.addr_buf[62]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[62]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(62),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(60),
      O => \could_multi_bursts.addr_buf[62]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(6),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[6]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(9),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(7),
      O => \could_multi_bursts.addr_buf[6]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(8),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(6),
      O => \could_multi_bursts.addr_buf[6]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(7),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(5),
      O => \could_multi_bursts.addr_buf[6]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(6),
      I1 => \^in\(4),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(6),
      O => \could_multi_bursts.addr_buf[6]_i_6_n_0\
    );
\could_multi_bursts.addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[10]_i_1_n_7\,
      Q => \^in\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[6]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[10]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[10]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[10]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[10]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[10]_i_1_n_6\,
      Q => \^in\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[10]_i_1_n_5\,
      Q => \^in\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[10]_i_1_n_4\,
      Q => \^in\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[14]_i_1_n_7\,
      Q => \^in\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[10]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[14]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[14]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[14]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[14]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[14]_i_1_n_6\,
      Q => \^in\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[14]_i_1_n_5\,
      Q => \^in\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[14]_i_1_n_4\,
      Q => \^in\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[18]_i_1_n_7\,
      Q => \^in\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[14]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[18]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[18]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[18]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[18]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[18]_i_1_n_6\,
      Q => \^in\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[18]_i_1_n_5\,
      Q => \^in\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[18]_i_1_n_4\,
      Q => \^in\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[22]_i_1_n_7\,
      Q => \^in\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[18]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[22]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[22]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[22]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[22]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[22]_i_1_n_6\,
      Q => \^in\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[22]_i_1_n_5\,
      Q => \^in\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[22]_i_1_n_4\,
      Q => \^in\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[26]_i_1_n_7\,
      Q => \^in\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[22]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[26]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[26]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[26]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[26]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[26]_i_1_n_6\,
      Q => \^in\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[26]_i_1_n_5\,
      Q => \^in\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[26]_i_1_n_4\,
      Q => \^in\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[2]_i_1_n_7\,
      Q => \^in\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.addr_buf_reg[2]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[2]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[2]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \could_multi_bursts.addr_buf[2]_i_2_n_0\,
      DI(2) => \could_multi_bursts.addr_buf[2]_i_3_n_0\,
      DI(1) => \could_multi_bursts.addr_buf[2]_i_4_n_0\,
      DI(0) => \could_multi_bursts.addr_buf[2]_i_5_n_0\,
      O(3) => \could_multi_bursts.addr_buf_reg[2]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[2]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[2]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[2]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[2]_i_6_n_0\,
      S(2) => \could_multi_bursts.addr_buf[2]_i_7_n_0\,
      S(1) => \could_multi_bursts.addr_buf[2]_i_8_n_0\,
      S(0) => \could_multi_bursts.addr_buf[2]_i_9_n_0\
    );
\could_multi_bursts.addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[30]_i_1_n_7\,
      Q => \^in\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[26]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[30]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[30]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[30]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[30]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[30]_i_1_n_6\,
      Q => \^in\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[30]_i_1_n_5\,
      Q => \^in\(30),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[30]_i_1_n_4\,
      Q => \^in\(31),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[34]_i_1_n_7\,
      Q => \^in\(32),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[34]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[30]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[34]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[34]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[34]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[34]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[34]_i_1_n_6\,
      Q => \^in\(33),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[34]_i_1_n_5\,
      Q => \^in\(34),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[34]_i_1_n_4\,
      Q => \^in\(35),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[38]_i_1_n_7\,
      Q => \^in\(36),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[38]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[34]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[38]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[38]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[38]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[38]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[38]_i_1_n_6\,
      Q => \^in\(37),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[2]_i_1_n_6\,
      Q => \^in\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[38]_i_1_n_5\,
      Q => \^in\(38),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[38]_i_1_n_4\,
      Q => \^in\(39),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[42]_i_1_n_7\,
      Q => \^in\(40),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[42]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[38]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[42]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[42]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[42]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[42]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[42]_i_1_n_6\,
      Q => \^in\(41),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[42]_i_1_n_5\,
      Q => \^in\(42),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[42]_i_1_n_4\,
      Q => \^in\(43),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[46]_i_1_n_7\,
      Q => \^in\(44),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[46]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[42]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[46]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[46]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[46]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[46]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[46]_i_1_n_6\,
      Q => \^in\(45),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[46]_i_1_n_5\,
      Q => \^in\(46),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[46]_i_1_n_4\,
      Q => \^in\(47),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[2]_i_1_n_5\,
      Q => \^in\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[50]_i_1_n_7\,
      Q => \^in\(48),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[50]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[46]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[50]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[50]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[50]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[50]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[50]_i_1_n_6\,
      Q => \^in\(49),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[50]_i_1_n_5\,
      Q => \^in\(50),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[50]_i_1_n_4\,
      Q => \^in\(51),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[54]_i_1_n_7\,
      Q => \^in\(52),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[54]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[50]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[54]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[54]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[54]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[54]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[54]_i_1_n_6\,
      Q => \^in\(53),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[54]_i_1_n_5\,
      Q => \^in\(54),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[54]_i_1_n_4\,
      Q => \^in\(55),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[58]_i_1_n_7\,
      Q => \^in\(56),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[58]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[54]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[58]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[58]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[58]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[58]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[58]_i_1_n_6\,
      Q => \^in\(57),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[2]_i_1_n_4\,
      Q => \^in\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[58]_i_1_n_5\,
      Q => \^in\(58),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[58]_i_1_n_4\,
      Q => \^in\(59),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[62]_i_1_n_7\,
      Q => \^in\(60),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[62]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[58]_i_1_n_0\,
      CO(3 downto 1) => \NLW_could_multi_bursts.addr_buf_reg[62]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \could_multi_bursts.addr_buf_reg[62]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_could_multi_bursts.addr_buf_reg[62]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \could_multi_bursts.addr_buf_reg[62]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[62]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \could_multi_bursts.addr_buf[62]_i_2_n_0\,
      S(0) => \could_multi_bursts.addr_buf[62]_i_3_n_0\
    );
\could_multi_bursts.addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[62]_i_1_n_6\,
      Q => \^in\(61),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[6]_i_1_n_7\,
      Q => \^in\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[2]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \could_multi_bursts.addr_buf[6]_i_2_n_0\,
      O(3) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[6]_i_3_n_0\,
      S(2) => \could_multi_bursts.addr_buf[6]_i_4_n_0\,
      S(1) => \could_multi_bursts.addr_buf[6]_i_5_n_0\,
      S(0) => \could_multi_bursts.addr_buf[6]_i_6_n_0\
    );
\could_multi_bursts.addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[6]_i_1_n_6\,
      Q => \^in\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[6]_i_1_n_5\,
      Q => \^in\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_buf_reg[6]_i_1_n_4\,
      Q => \^in\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_step[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_reg_n_0\,
      I1 => \sect_len_buf_reg_n_0_[0]\,
      O => \could_multi_bursts.addr_step[2]_i_1__0_n_0\
    );
\could_multi_bursts.addr_step[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \sect_len_buf_reg_n_0_[1]\,
      I2 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.addr_step[3]_i_1__0_n_0\
    );
\could_multi_bursts.addr_step[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4888"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[2]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \sect_len_buf_reg_n_0_[1]\,
      I3 => \sect_len_buf_reg_n_0_[0]\,
      O => \could_multi_bursts.addr_step[4]_i_1__0_n_0\
    );
\could_multi_bursts.addr_step[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"48888888"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[3]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \sect_len_buf_reg_n_0_[2]\,
      I3 => \sect_len_buf_reg_n_0_[0]\,
      I4 => \sect_len_buf_reg_n_0_[1]\,
      O => \could_multi_bursts.addr_step[5]_i_1__0_n_0\
    );
\could_multi_bursts.addr_step[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B3333333"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[3]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \sect_len_buf_reg_n_0_[2]\,
      I3 => \sect_len_buf_reg_n_0_[0]\,
      I4 => \sect_len_buf_reg_n_0_[1]\,
      O => \could_multi_bursts.addr_step[6]_i_1__0_n_0\
    );
\could_multi_bursts.addr_step_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_step[2]_i_1__0_n_0\,
      Q => \could_multi_bursts.addr_step\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_step_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_step[3]_i_1__0_n_0\,
      Q => \could_multi_bursts.addr_step\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_step_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_step[4]_i_1__0_n_0\,
      Q => \could_multi_bursts.addr_step\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_step_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_step[5]_i_1__0_n_0\,
      Q => \could_multi_bursts.addr_step\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_step_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \could_multi_bursts.addr_step[6]_i_1__0_n_0\,
      Q => \could_multi_bursts.addr_step\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_valid_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => ost_resp_ready,
      I1 => \^could_multi_bursts.sect_handling_reg_0\,
      I2 => if_full_n_0,
      I3 => AWREADY_Dummy_1,
      I4 => \^awvalid_dummy\,
      O => \could_multi_bursts.burst_valid_i_1_n_0\
    );
\could_multi_bursts.burst_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.burst_valid_i_1_n_0\,
      Q => \^awvalid_dummy\,
      R => \^sr\(0)
    );
\could_multi_bursts.first_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => p_16_in,
      Q => \could_multi_bursts.first_loop\,
      R => \^sr\(0)
    );
\could_multi_bursts.last_loop_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      I5 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      O => \could_multi_bursts.last_loop_i_2__0_n_0\
    );
\could_multi_bursts.last_loop_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[2]_i_2__0_n_0\,
      I1 => \could_multi_bursts.loop_cnt[1]_i_2__0_n_0\,
      I2 => \could_multi_bursts.loop_cnt[0]_i_2__0_n_0\,
      I3 => \could_multi_bursts.loop_cnt[5]_i_3__0_n_0\,
      I4 => \could_multi_bursts.loop_cnt[3]_i_2__0_n_0\,
      I5 => \could_multi_bursts.loop_cnt[4]_i_2__0_n_0\,
      O => \could_multi_bursts.last_loop_i_3__0_n_0\
    );
\could_multi_bursts.last_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.last_loop_reg_i_1_n_0\,
      Q => \could_multi_bursts.last_loop_reg_n_0\,
      R => \^sr\(0)
    );
\could_multi_bursts.last_loop_reg_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \could_multi_bursts.last_loop_i_2__0_n_0\,
      I1 => \could_multi_bursts.last_loop_i_3__0_n_0\,
      O => \could_multi_bursts.last_loop_reg_i_1_n_0\,
      S => p_16_in
    );
\could_multi_bursts.len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \^sect_len_buf_reg[3]_0\(0),
      Q => \^in\(62),
      R => \^sr\(0)
    );
\could_multi_bursts.len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \^sect_len_buf_reg[3]_0\(1),
      Q => \^in\(63),
      R => \^sr\(0)
    );
\could_multi_bursts.len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \^sect_len_buf_reg[3]_0\(2),
      Q => \^in\(64),
      R => \^sr\(0)
    );
\could_multi_bursts.len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^we\,
      D => \^sect_len_buf_reg[3]_0\(3),
      Q => \^in\(65),
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[0]_i_2__0_n_0\,
      I1 => p_16_in,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      O => \could_multi_bursts.loop_cnt[0]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(4),
      I1 => rs_req_n_117,
      I2 => end_from_4k(4),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(4),
      O => \could_multi_bursts.loop_cnt[0]_i_2__0_n_0\
    );
\could_multi_bursts.loop_cnt[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[1]_i_2__0_n_0\,
      I1 => p_16_in,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      O => \could_multi_bursts.loop_cnt[1]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(5),
      I1 => rs_req_n_117,
      I2 => end_from_4k(5),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(5),
      O => \could_multi_bursts.loop_cnt[1]_i_2__0_n_0\
    );
\could_multi_bursts.loop_cnt[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[2]_i_2__0_n_0\,
      I1 => p_16_in,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      O => \could_multi_bursts.loop_cnt[2]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(6),
      I1 => rs_req_n_117,
      I2 => end_from_4k(6),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(6),
      O => \could_multi_bursts.loop_cnt[2]_i_2__0_n_0\
    );
\could_multi_bursts.loop_cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[3]_i_2__0_n_0\,
      I1 => p_16_in,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I5 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      O => \could_multi_bursts.loop_cnt[3]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(7),
      I1 => rs_req_n_117,
      I2 => end_from_4k(7),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(7),
      O => \could_multi_bursts.loop_cnt[3]_i_2__0_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[4]_i_2__0_n_0\,
      I1 => p_16_in,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      I3 => \could_multi_bursts.loop_cnt[5]_i_4__0_n_0\,
      O => \could_multi_bursts.loop_cnt[4]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(8),
      I1 => rs_req_n_117,
      I2 => end_from_4k(8),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(8),
      O => \could_multi_bursts.loop_cnt[4]_i_2__0_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088FFFF80880000"
    )
        port map (
      I0 => ost_resp_ready,
      I1 => if_full_n_0,
      I2 => AWREADY_Dummy_1,
      I3 => \^awvalid_dummy\,
      I4 => \^could_multi_bursts.sect_handling_reg_0\,
      I5 => req_handling_reg_n_0,
      O => \could_multi_bursts.last_loop\
    );
\could_multi_bursts.loop_cnt[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[5]_i_3__0_n_0\,
      I1 => p_16_in,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      I4 => \could_multi_bursts.loop_cnt[5]_i_4__0_n_0\,
      O => \could_multi_bursts.loop_cnt[5]_i_2__0_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(9),
      I1 => rs_req_n_117,
      I2 => end_from_4k(9),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(9),
      O => \could_multi_bursts.loop_cnt[5]_i_3__0_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      O => \could_multi_bursts.loop_cnt[5]_i_4__0_n_0\
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[0]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[1]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[2]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[3]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[4]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[5]_i_2__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\could_multi_bursts.sect_handling_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CEEE"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg_0\,
      I1 => req_handling_reg_n_0,
      I2 => \could_multi_bursts.last_loop_reg_n_0\,
      I3 => \^we\,
      O => \could_multi_bursts.sect_handling_i_1__0_n_0\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.sect_handling_i_1__0_n_0\,
      Q => \^could_multi_bursts.sect_handling_reg_0\,
      R => \^sr\(0)
    );
\end_from_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_152,
      Q => end_from_4k(0),
      R => \^sr\(0)
    );
\end_from_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_151,
      Q => end_from_4k(1),
      R => \^sr\(0)
    );
\end_from_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_150,
      Q => end_from_4k(2),
      R => \^sr\(0)
    );
\end_from_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_149,
      Q => end_from_4k(3),
      R => \^sr\(0)
    );
\end_from_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_148,
      Q => end_from_4k(4),
      R => \^sr\(0)
    );
\end_from_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_147,
      Q => end_from_4k(5),
      R => \^sr\(0)
    );
\end_from_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_146,
      Q => end_from_4k(6),
      R => \^sr\(0)
    );
\end_from_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_145,
      Q => end_from_4k(7),
      R => \^sr\(0)
    );
\end_from_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_144,
      Q => end_from_4k(8),
      R => \^sr\(0)
    );
\end_from_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_143,
      Q => end_from_4k(9),
      R => \^sr\(0)
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7F7F80008080"
    )
        port map (
      I0 => ost_resp_ready,
      I1 => \^could_multi_bursts.sect_handling_reg_0\,
      I2 => if_full_n_0,
      I3 => AWREADY_Dummy_1,
      I4 => \^awvalid_dummy\,
      I5 => re,
      O => E(0)
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080008080"
    )
        port map (
      I0 => ost_resp_ready,
      I1 => \^could_multi_bursts.sect_handling_reg_0\,
      I2 => if_full_n_0,
      I3 => AWREADY_Dummy_1,
      I4 => \^awvalid_dummy\,
      I5 => re,
      O => \fifo_depth_gt1_gen.full_n_reg\
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_reg_n_0\,
      I1 => last_sect_buf,
      O => ost_ctrl_info
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \^sect_len_buf_reg[3]_0\(0)
    );
\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[1]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \^sect_len_buf_reg[3]_0\(1)
    );
\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[2]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \^sect_len_buf_reg[3]_0\(2)
    );
\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[3]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \^sect_len_buf_reg[3]_0\(3)
    );
first_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => next_req,
      Q => first_sect_reg_n_0,
      R => \^sr\(0)
    );
\last_sect_buf_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rs_req_n_117,
      I1 => last_sect_reg_n_0,
      O => last_sect_tmp
    );
last_sect_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => last_sect_tmp,
      Q => last_sect_buf,
      R => \^sr\(0)
    );
last_sect_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => sect_total_buf_reg(1),
      I1 => sect_total(1),
      I2 => sect_total_buf_reg(9),
      I3 => first_sect_reg_n_0,
      I4 => sect_total(9),
      O => last_sect_i_10_n_0
    );
last_sect_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => sect_total_buf_reg(7),
      I1 => sect_total(7),
      I2 => sect_total_buf_reg(11),
      I3 => first_sect_reg_n_0,
      I4 => sect_total(11),
      O => last_sect_i_11_n_0
    );
\last_sect_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => sect_total_buf_reg(2),
      I1 => sect_total(2),
      I2 => sect_total_buf_reg(0),
      I3 => first_sect_reg_n_0,
      I4 => sect_total(0),
      O => \last_sect_i_12__0_n_0\
    );
\last_sect_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \last_sect_i_3__0_n_0\,
      I1 => \last_sect_i_4__0_n_0\,
      I2 => \last_sect_i_5__0_n_0\,
      I3 => \last_sect_i_6__0_n_0\,
      I4 => \last_sect_i_7__0_n_0\,
      O => \last_sect_i_2__0_n_0\
    );
\last_sect_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => sect_total(8),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(8),
      I3 => sect_total(3),
      I4 => sect_total_buf_reg(3),
      I5 => \last_sect_i_8__0_n_0\,
      O => \last_sect_i_3__0_n_0\
    );
\last_sect_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => sect_total(14),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(14),
      I3 => sect_total(12),
      I4 => sect_total_buf_reg(12),
      I5 => last_sect_i_9_n_0,
      O => \last_sect_i_4__0_n_0\
    );
\last_sect_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => sect_total(17),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(17),
      I3 => sect_total(10),
      I4 => sect_total_buf_reg(10),
      I5 => last_sect_i_10_n_0,
      O => \last_sect_i_5__0_n_0\
    );
\last_sect_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => sect_total(18),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(18),
      I3 => sect_total(13),
      I4 => sect_total_buf_reg(13),
      I5 => last_sect_i_11_n_0,
      O => \last_sect_i_6__0_n_0\
    );
\last_sect_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => sect_total(19),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(19),
      I3 => sect_total(6),
      I4 => sect_total_buf_reg(6),
      I5 => \last_sect_i_12__0_n_0\,
      O => \last_sect_i_7__0_n_0\
    );
\last_sect_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => sect_total_buf_reg(5),
      I1 => sect_total(5),
      I2 => sect_total_buf_reg(16),
      I3 => first_sect_reg_n_0,
      I4 => sect_total(16),
      O => \last_sect_i_8__0_n_0\
    );
last_sect_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => sect_total_buf_reg(4),
      I1 => sect_total(4),
      I2 => sect_total_buf_reg(15),
      I3 => first_sect_reg_n_0,
      I4 => sect_total(15),
      O => last_sect_i_9_n_0
    );
last_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_119,
      Q => last_sect_reg_n_0,
      R => '0'
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => sect_cnt(0),
      DI(3 downto 0) => B"0000",
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3 downto 0) => sect_cnt(4 downto 1)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3 downto 0) => sect_cnt(8 downto 5)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3 downto 0) => sect_cnt(12 downto 9)
    );
\plusOp_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__9_n_0\,
      CO(3) => \plusOp_carry__10_n_0\,
      CO(2) => \plusOp_carry__10_n_1\,
      CO(1) => \plusOp_carry__10_n_2\,
      CO(0) => \plusOp_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__10_n_4\,
      O(2) => \plusOp_carry__10_n_5\,
      O(1) => \plusOp_carry__10_n_6\,
      O(0) => \plusOp_carry__10_n_7\,
      S(3 downto 0) => sect_cnt(48 downto 45)
    );
\plusOp_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__10_n_0\,
      CO(3 downto 2) => \NLW_plusOp_carry__11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_carry__11_n_2\,
      CO(0) => \plusOp_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_plusOp_carry__11_O_UNCONNECTED\(3),
      O(2) => \plusOp_carry__11_n_5\,
      O(1) => \plusOp_carry__11_n_6\,
      O(0) => \plusOp_carry__11_n_7\,
      S(3) => '0',
      S(2 downto 0) => sect_cnt(51 downto 49)
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \plusOp_carry__2_n_1\,
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__2_n_4\,
      O(2) => \plusOp_carry__2_n_5\,
      O(1) => \plusOp_carry__2_n_6\,
      O(0) => \plusOp_carry__2_n_7\,
      S(3 downto 0) => sect_cnt(16 downto 13)
    );
\plusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__2_n_0\,
      CO(3) => \plusOp_carry__3_n_0\,
      CO(2) => \plusOp_carry__3_n_1\,
      CO(1) => \plusOp_carry__3_n_2\,
      CO(0) => \plusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__3_n_4\,
      O(2) => \plusOp_carry__3_n_5\,
      O(1) => \plusOp_carry__3_n_6\,
      O(0) => \plusOp_carry__3_n_7\,
      S(3 downto 0) => sect_cnt(20 downto 17)
    );
\plusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__3_n_0\,
      CO(3) => \plusOp_carry__4_n_0\,
      CO(2) => \plusOp_carry__4_n_1\,
      CO(1) => \plusOp_carry__4_n_2\,
      CO(0) => \plusOp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__4_n_4\,
      O(2) => \plusOp_carry__4_n_5\,
      O(1) => \plusOp_carry__4_n_6\,
      O(0) => \plusOp_carry__4_n_7\,
      S(3 downto 0) => sect_cnt(24 downto 21)
    );
\plusOp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__4_n_0\,
      CO(3) => \plusOp_carry__5_n_0\,
      CO(2) => \plusOp_carry__5_n_1\,
      CO(1) => \plusOp_carry__5_n_2\,
      CO(0) => \plusOp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__5_n_4\,
      O(2) => \plusOp_carry__5_n_5\,
      O(1) => \plusOp_carry__5_n_6\,
      O(0) => \plusOp_carry__5_n_7\,
      S(3 downto 0) => sect_cnt(28 downto 25)
    );
\plusOp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__5_n_0\,
      CO(3) => \plusOp_carry__6_n_0\,
      CO(2) => \plusOp_carry__6_n_1\,
      CO(1) => \plusOp_carry__6_n_2\,
      CO(0) => \plusOp_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__6_n_4\,
      O(2) => \plusOp_carry__6_n_5\,
      O(1) => \plusOp_carry__6_n_6\,
      O(0) => \plusOp_carry__6_n_7\,
      S(3 downto 0) => sect_cnt(32 downto 29)
    );
\plusOp_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__6_n_0\,
      CO(3) => \plusOp_carry__7_n_0\,
      CO(2) => \plusOp_carry__7_n_1\,
      CO(1) => \plusOp_carry__7_n_2\,
      CO(0) => \plusOp_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__7_n_4\,
      O(2) => \plusOp_carry__7_n_5\,
      O(1) => \plusOp_carry__7_n_6\,
      O(0) => \plusOp_carry__7_n_7\,
      S(3 downto 0) => sect_cnt(36 downto 33)
    );
\plusOp_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__7_n_0\,
      CO(3) => \plusOp_carry__8_n_0\,
      CO(2) => \plusOp_carry__8_n_1\,
      CO(1) => \plusOp_carry__8_n_2\,
      CO(0) => \plusOp_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__8_n_4\,
      O(2) => \plusOp_carry__8_n_5\,
      O(1) => \plusOp_carry__8_n_6\,
      O(0) => \plusOp_carry__8_n_7\,
      S(3 downto 0) => sect_cnt(40 downto 37)
    );
\plusOp_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__8_n_0\,
      CO(3) => \plusOp_carry__9_n_0\,
      CO(2) => \plusOp_carry__9_n_1\,
      CO(1) => \plusOp_carry__9_n_2\,
      CO(0) => \plusOp_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__9_n_4\,
      O(2) => \plusOp_carry__9_n_5\,
      O(1) => \plusOp_carry__9_n_6\,
      O(0) => \plusOp_carry__9_n_7\,
      S(3 downto 0) => sect_cnt(44 downto 41)
    );
req_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_116,
      Q => req_handling_reg_n_0,
      R => \^sr\(0)
    );
rs_req: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_reg_slice__parameterized1\
     port map (
      AWREADY_Dummy_1 => AWREADY_Dummy_1,
      D(51) => rs_req_n_2,
      D(50) => rs_req_n_3,
      D(49) => rs_req_n_4,
      D(48) => rs_req_n_5,
      D(47) => rs_req_n_6,
      D(46) => rs_req_n_7,
      D(45) => rs_req_n_8,
      D(44) => rs_req_n_9,
      D(43) => rs_req_n_10,
      D(42) => rs_req_n_11,
      D(41) => rs_req_n_12,
      D(40) => rs_req_n_13,
      D(39) => rs_req_n_14,
      D(38) => rs_req_n_15,
      D(37) => rs_req_n_16,
      D(36) => rs_req_n_17,
      D(35) => rs_req_n_18,
      D(34) => rs_req_n_19,
      D(33) => rs_req_n_20,
      D(32) => rs_req_n_21,
      D(31) => rs_req_n_22,
      D(30) => rs_req_n_23,
      D(29) => rs_req_n_24,
      D(28) => rs_req_n_25,
      D(27) => rs_req_n_26,
      D(26) => rs_req_n_27,
      D(25) => rs_req_n_28,
      D(24) => rs_req_n_29,
      D(23) => rs_req_n_30,
      D(22) => rs_req_n_31,
      D(21) => rs_req_n_32,
      D(20) => rs_req_n_33,
      D(19) => rs_req_n_34,
      D(18) => rs_req_n_35,
      D(17) => rs_req_n_36,
      D(16) => rs_req_n_37,
      D(15) => rs_req_n_38,
      D(14) => rs_req_n_39,
      D(13) => rs_req_n_40,
      D(12) => rs_req_n_41,
      D(11) => rs_req_n_42,
      D(10) => rs_req_n_43,
      D(9) => rs_req_n_44,
      D(8) => rs_req_n_45,
      D(7) => rs_req_n_46,
      D(6) => rs_req_n_47,
      D(5) => rs_req_n_48,
      D(4) => rs_req_n_49,
      D(3) => rs_req_n_50,
      D(2) => rs_req_n_51,
      D(1) => rs_req_n_52,
      D(0) => rs_req_n_53,
      E(0) => first_sect,
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      Q(61) => rs_req_n_54,
      Q(60) => rs_req_n_55,
      Q(59) => rs_req_n_56,
      Q(58) => rs_req_n_57,
      Q(57) => rs_req_n_58,
      Q(56) => rs_req_n_59,
      Q(55) => rs_req_n_60,
      Q(54) => rs_req_n_61,
      Q(53) => rs_req_n_62,
      Q(52) => rs_req_n_63,
      Q(51) => rs_req_n_64,
      Q(50) => rs_req_n_65,
      Q(49) => rs_req_n_66,
      Q(48) => rs_req_n_67,
      Q(47) => rs_req_n_68,
      Q(46) => rs_req_n_69,
      Q(45) => rs_req_n_70,
      Q(44) => rs_req_n_71,
      Q(43) => rs_req_n_72,
      Q(42) => rs_req_n_73,
      Q(41) => rs_req_n_74,
      Q(40) => rs_req_n_75,
      Q(39) => rs_req_n_76,
      Q(38) => rs_req_n_77,
      Q(37) => rs_req_n_78,
      Q(36) => rs_req_n_79,
      Q(35) => rs_req_n_80,
      Q(34) => rs_req_n_81,
      Q(33) => rs_req_n_82,
      Q(32) => rs_req_n_83,
      Q(31) => rs_req_n_84,
      Q(30) => rs_req_n_85,
      Q(29) => rs_req_n_86,
      Q(28) => rs_req_n_87,
      Q(27) => rs_req_n_88,
      Q(26) => rs_req_n_89,
      Q(25) => rs_req_n_90,
      Q(24) => rs_req_n_91,
      Q(23) => rs_req_n_92,
      Q(22) => rs_req_n_93,
      Q(21) => rs_req_n_94,
      Q(20) => rs_req_n_95,
      Q(19) => rs_req_n_96,
      Q(18) => rs_req_n_97,
      Q(17) => rs_req_n_98,
      Q(16) => rs_req_n_99,
      Q(15) => rs_req_n_100,
      Q(14) => rs_req_n_101,
      Q(13) => rs_req_n_102,
      Q(12) => rs_req_n_103,
      Q(11) => rs_req_n_104,
      Q(10) => rs_req_n_105,
      Q(9) => rs_req_n_106,
      Q(8) => rs_req_n_107,
      Q(7) => rs_req_n_108,
      Q(6) => rs_req_n_109,
      Q(5) => rs_req_n_110,
      Q(4) => rs_req_n_111,
      Q(3) => rs_req_n_112,
      Q(2) => rs_req_n_113,
      Q(1) => rs_req_n_114,
      Q(0) => rs_req_n_115,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.addr_buf_reg[63]\ => \^could_multi_bursts.sect_handling_reg_0\,
      \could_multi_bursts.addr_buf_reg[63]_0\ => \^awvalid_dummy\,
      \could_multi_bursts.burst_valid_reg\ => \^we\,
      \data_p1_reg[74]_0\(9) => rs_req_n_143,
      \data_p1_reg[74]_0\(8) => rs_req_n_144,
      \data_p1_reg[74]_0\(7) => rs_req_n_145,
      \data_p1_reg[74]_0\(6) => rs_req_n_146,
      \data_p1_reg[74]_0\(5) => rs_req_n_147,
      \data_p1_reg[74]_0\(4) => rs_req_n_148,
      \data_p1_reg[74]_0\(3) => rs_req_n_149,
      \data_p1_reg[74]_0\(2) => rs_req_n_150,
      \data_p1_reg[74]_0\(1) => rs_req_n_151,
      \data_p1_reg[74]_0\(0) => rs_req_n_152,
      \data_p1_reg[75]_0\(9) => rs_req_n_153,
      \data_p1_reg[75]_0\(8) => rs_req_n_154,
      \data_p1_reg[75]_0\(7) => rs_req_n_155,
      \data_p1_reg[75]_0\(6) => rs_req_n_156,
      \data_p1_reg[75]_0\(5) => rs_req_n_157,
      \data_p1_reg[75]_0\(4) => rs_req_n_158,
      \data_p1_reg[75]_0\(3) => rs_req_n_159,
      \data_p1_reg[75]_0\(2) => rs_req_n_160,
      \data_p1_reg[75]_0\(1) => rs_req_n_161,
      \data_p1_reg[75]_0\(0) => rs_req_n_162,
      \data_p1_reg[81]_0\(19 downto 0) => SHIFT_RIGHT(19 downto 0),
      \data_p2_reg[81]_0\(71 downto 0) => D(71 downto 0),
      first_sect_reg => req_handling_reg_n_0,
      if_full_n => if_full_n,
      if_full_n_0 => if_full_n_0,
      last_sect_reg => \last_sect_i_2__0_n_0\,
      load_p2 => load_p2,
      ost_resp_ready => ost_resp_ready,
      p_16_in => p_16_in,
      req_handling_reg => last_sect_reg_n_0,
      s_ready_t_reg_0 => s_ready_t_reg,
      s_ready_t_reg_1 => s_ready_t_reg_0,
      \sect_cnt_reg[0]\(0) => sect_cnt(0),
      \sect_cnt_reg[12]\(3) => \plusOp_carry__1_n_4\,
      \sect_cnt_reg[12]\(2) => \plusOp_carry__1_n_5\,
      \sect_cnt_reg[12]\(1) => \plusOp_carry__1_n_6\,
      \sect_cnt_reg[12]\(0) => \plusOp_carry__1_n_7\,
      \sect_cnt_reg[16]\(3) => \plusOp_carry__2_n_4\,
      \sect_cnt_reg[16]\(2) => \plusOp_carry__2_n_5\,
      \sect_cnt_reg[16]\(1) => \plusOp_carry__2_n_6\,
      \sect_cnt_reg[16]\(0) => \plusOp_carry__2_n_7\,
      \sect_cnt_reg[20]\(3) => \plusOp_carry__3_n_4\,
      \sect_cnt_reg[20]\(2) => \plusOp_carry__3_n_5\,
      \sect_cnt_reg[20]\(1) => \plusOp_carry__3_n_6\,
      \sect_cnt_reg[20]\(0) => \plusOp_carry__3_n_7\,
      \sect_cnt_reg[24]\(3) => \plusOp_carry__4_n_4\,
      \sect_cnt_reg[24]\(2) => \plusOp_carry__4_n_5\,
      \sect_cnt_reg[24]\(1) => \plusOp_carry__4_n_6\,
      \sect_cnt_reg[24]\(0) => \plusOp_carry__4_n_7\,
      \sect_cnt_reg[28]\(3) => \plusOp_carry__5_n_4\,
      \sect_cnt_reg[28]\(2) => \plusOp_carry__5_n_5\,
      \sect_cnt_reg[28]\(1) => \plusOp_carry__5_n_6\,
      \sect_cnt_reg[28]\(0) => \plusOp_carry__5_n_7\,
      \sect_cnt_reg[32]\(3) => \plusOp_carry__6_n_4\,
      \sect_cnt_reg[32]\(2) => \plusOp_carry__6_n_5\,
      \sect_cnt_reg[32]\(1) => \plusOp_carry__6_n_6\,
      \sect_cnt_reg[32]\(0) => \plusOp_carry__6_n_7\,
      \sect_cnt_reg[36]\(3) => \plusOp_carry__7_n_4\,
      \sect_cnt_reg[36]\(2) => \plusOp_carry__7_n_5\,
      \sect_cnt_reg[36]\(1) => \plusOp_carry__7_n_6\,
      \sect_cnt_reg[36]\(0) => \plusOp_carry__7_n_7\,
      \sect_cnt_reg[40]\(3) => \plusOp_carry__8_n_4\,
      \sect_cnt_reg[40]\(2) => \plusOp_carry__8_n_5\,
      \sect_cnt_reg[40]\(1) => \plusOp_carry__8_n_6\,
      \sect_cnt_reg[40]\(0) => \plusOp_carry__8_n_7\,
      \sect_cnt_reg[44]\(3) => \plusOp_carry__9_n_4\,
      \sect_cnt_reg[44]\(2) => \plusOp_carry__9_n_5\,
      \sect_cnt_reg[44]\(1) => \plusOp_carry__9_n_6\,
      \sect_cnt_reg[44]\(0) => \plusOp_carry__9_n_7\,
      \sect_cnt_reg[48]\(3) => \plusOp_carry__10_n_4\,
      \sect_cnt_reg[48]\(2) => \plusOp_carry__10_n_5\,
      \sect_cnt_reg[48]\(1) => \plusOp_carry__10_n_6\,
      \sect_cnt_reg[48]\(0) => \plusOp_carry__10_n_7\,
      \sect_cnt_reg[51]\(2) => \plusOp_carry__11_n_5\,
      \sect_cnt_reg[51]\(1) => \plusOp_carry__11_n_6\,
      \sect_cnt_reg[51]\(0) => \plusOp_carry__11_n_7\,
      \sect_cnt_reg[8]\(3) => \plusOp_carry__0_n_4\,
      \sect_cnt_reg[8]\(2) => \plusOp_carry__0_n_5\,
      \sect_cnt_reg[8]\(1) => \plusOp_carry__0_n_6\,
      \sect_cnt_reg[8]\(0) => \plusOp_carry__0_n_7\,
      \sect_len_buf[3]_i_3_0\(19 downto 0) => sect_total(19 downto 0),
      \sect_total_buf_reg[0]\ => \could_multi_bursts.last_loop_reg_n_0\,
      \sect_total_reg[16]\ => rs_req_n_117,
      \state_reg[0]_0\ => rs_req_n_116,
      \state_reg[0]_1\ => rs_req_n_119,
      \state_reg[0]_2\(0) => next_req
    );
\sect_addr_buf[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => p_16_in,
      I2 => ap_rst_n,
      O => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[12]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(0),
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[13]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(1),
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[14]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(2),
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[15]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(3),
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[16]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(4),
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[17]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(5),
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[18]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(6),
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[19]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(7),
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[20]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(8),
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[21]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(9),
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[22]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(10),
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[23]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(11),
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[24]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(12),
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[25]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(13),
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[26]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(14),
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[27]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(15),
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[28]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(16),
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[29]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(17),
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[30]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(18),
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[31]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(19),
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[32]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(20),
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[33]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(21),
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[34]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(22),
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[35]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(23),
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[36]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(24),
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[37]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(25),
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[38]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(26),
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[39]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(27),
      O => sect_addr(39)
    );
\sect_addr_buf[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[40]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(28),
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[41]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(29),
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[42]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(30),
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[43]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(31),
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[44]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(32),
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[45]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(33),
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[46]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(34),
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[47]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(35),
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[48]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(36),
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[49]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(37),
      O => sect_addr(49)
    );
\sect_addr_buf[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[50]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(38),
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[51]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(39),
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[52]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(40),
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[53]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(41),
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[54]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(42),
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[55]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(43),
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[56]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(44),
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[57]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(45),
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[58]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(46),
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[59]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(47),
      O => sect_addr(59)
    );
\sect_addr_buf[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[60]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(48),
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[61]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(49),
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[62]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(50),
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[63]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(51),
      O => sect_addr(63)
    );
\sect_addr_buf[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(10),
      Q => sect_addr_buf(10),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(11),
      Q => sect_addr_buf(11),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(12),
      Q => sect_addr_buf(12),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(13),
      Q => sect_addr_buf(13),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(14),
      Q => sect_addr_buf(14),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(15),
      Q => sect_addr_buf(15),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(16),
      Q => sect_addr_buf(16),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(17),
      Q => sect_addr_buf(17),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(18),
      Q => sect_addr_buf(18),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(19),
      Q => sect_addr_buf(19),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(20),
      Q => sect_addr_buf(20),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(21),
      Q => sect_addr_buf(21),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(22),
      Q => sect_addr_buf(22),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(23),
      Q => sect_addr_buf(23),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(24),
      Q => sect_addr_buf(24),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(25),
      Q => sect_addr_buf(25),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(26),
      Q => sect_addr_buf(26),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(27),
      Q => sect_addr_buf(27),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(28),
      Q => sect_addr_buf(28),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(29),
      Q => sect_addr_buf(29),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(2),
      Q => sect_addr_buf(2),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(30),
      Q => sect_addr_buf(30),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(31),
      Q => sect_addr_buf(31),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(32),
      Q => sect_addr_buf(32),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(33),
      Q => sect_addr_buf(33),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(34),
      Q => sect_addr_buf(34),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(35),
      Q => sect_addr_buf(35),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(36),
      Q => sect_addr_buf(36),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(37),
      Q => sect_addr_buf(37),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(38),
      Q => sect_addr_buf(38),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(39),
      Q => sect_addr_buf(39),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(3),
      Q => sect_addr_buf(3),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(40),
      Q => sect_addr_buf(40),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(41),
      Q => sect_addr_buf(41),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(42),
      Q => sect_addr_buf(42),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(43),
      Q => sect_addr_buf(43),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(44),
      Q => sect_addr_buf(44),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(45),
      Q => sect_addr_buf(45),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(46),
      Q => sect_addr_buf(46),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(47),
      Q => sect_addr_buf(47),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(48),
      Q => sect_addr_buf(48),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(49),
      Q => sect_addr_buf(49),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(4),
      Q => sect_addr_buf(4),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(50),
      Q => sect_addr_buf(50),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(51),
      Q => sect_addr_buf(51),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(52),
      Q => sect_addr_buf(52),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(53),
      Q => sect_addr_buf(53),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(54),
      Q => sect_addr_buf(54),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(55),
      Q => sect_addr_buf(55),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(56),
      Q => sect_addr_buf(56),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(57),
      Q => sect_addr_buf(57),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(58),
      Q => sect_addr_buf(58),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(59),
      Q => sect_addr_buf(59),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(5),
      Q => sect_addr_buf(5),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(60),
      Q => sect_addr_buf(60),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(61),
      Q => sect_addr_buf(61),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(62),
      Q => sect_addr_buf(62),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(63),
      Q => sect_addr_buf(63),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(6),
      Q => sect_addr_buf(6),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(7),
      Q => sect_addr_buf(7),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(8),
      Q => sect_addr_buf(8),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(9),
      Q => sect_addr_buf(9),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_53,
      Q => sect_cnt(0),
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_43,
      Q => sect_cnt(10),
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_42,
      Q => sect_cnt(11),
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_41,
      Q => sect_cnt(12),
      R => \^sr\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_40,
      Q => sect_cnt(13),
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_39,
      Q => sect_cnt(14),
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_38,
      Q => sect_cnt(15),
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_37,
      Q => sect_cnt(16),
      R => \^sr\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_36,
      Q => sect_cnt(17),
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_35,
      Q => sect_cnt(18),
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_34,
      Q => sect_cnt(19),
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_52,
      Q => sect_cnt(1),
      R => \^sr\(0)
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_33,
      Q => sect_cnt(20),
      R => \^sr\(0)
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_32,
      Q => sect_cnt(21),
      R => \^sr\(0)
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_31,
      Q => sect_cnt(22),
      R => \^sr\(0)
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_30,
      Q => sect_cnt(23),
      R => \^sr\(0)
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_29,
      Q => sect_cnt(24),
      R => \^sr\(0)
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_28,
      Q => sect_cnt(25),
      R => \^sr\(0)
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_27,
      Q => sect_cnt(26),
      R => \^sr\(0)
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_26,
      Q => sect_cnt(27),
      R => \^sr\(0)
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_25,
      Q => sect_cnt(28),
      R => \^sr\(0)
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_24,
      Q => sect_cnt(29),
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_51,
      Q => sect_cnt(2),
      R => \^sr\(0)
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_23,
      Q => sect_cnt(30),
      R => \^sr\(0)
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_22,
      Q => sect_cnt(31),
      R => \^sr\(0)
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_21,
      Q => sect_cnt(32),
      R => \^sr\(0)
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_20,
      Q => sect_cnt(33),
      R => \^sr\(0)
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_19,
      Q => sect_cnt(34),
      R => \^sr\(0)
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_18,
      Q => sect_cnt(35),
      R => \^sr\(0)
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_17,
      Q => sect_cnt(36),
      R => \^sr\(0)
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_16,
      Q => sect_cnt(37),
      R => \^sr\(0)
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_15,
      Q => sect_cnt(38),
      R => \^sr\(0)
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_14,
      Q => sect_cnt(39),
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_50,
      Q => sect_cnt(3),
      R => \^sr\(0)
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_13,
      Q => sect_cnt(40),
      R => \^sr\(0)
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_12,
      Q => sect_cnt(41),
      R => \^sr\(0)
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_11,
      Q => sect_cnt(42),
      R => \^sr\(0)
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_10,
      Q => sect_cnt(43),
      R => \^sr\(0)
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_9,
      Q => sect_cnt(44),
      R => \^sr\(0)
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_8,
      Q => sect_cnt(45),
      R => \^sr\(0)
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_7,
      Q => sect_cnt(46),
      R => \^sr\(0)
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_6,
      Q => sect_cnt(47),
      R => \^sr\(0)
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_5,
      Q => sect_cnt(48),
      R => \^sr\(0)
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_4,
      Q => sect_cnt(49),
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_49,
      Q => sect_cnt(4),
      R => \^sr\(0)
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_3,
      Q => sect_cnt(50),
      R => \^sr\(0)
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_2,
      Q => sect_cnt(51),
      R => \^sr\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_48,
      Q => sect_cnt(5),
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_47,
      Q => sect_cnt(6),
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_46,
      Q => sect_cnt(7),
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_45,
      Q => sect_cnt(8),
      R => \^sr\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_44,
      Q => sect_cnt(9),
      R => \^sr\(0)
    );
\sect_len_buf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(0),
      I1 => rs_req_n_117,
      I2 => end_from_4k(0),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(0),
      O => \sect_len_buf[0]_i_1__0_n_0\
    );
\sect_len_buf[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(1),
      I1 => rs_req_n_117,
      I2 => end_from_4k(1),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(1),
      O => \sect_len_buf[1]_i_1__0_n_0\
    );
\sect_len_buf[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(2),
      I1 => rs_req_n_117,
      I2 => end_from_4k(2),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(2),
      O => \sect_len_buf[2]_i_1__0_n_0\
    );
\sect_len_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(3),
      I1 => rs_req_n_117,
      I2 => end_from_4k(3),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(3),
      O => \sect_len_buf[3]_i_2_n_0\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_len_buf[0]_i_1__0_n_0\,
      Q => \sect_len_buf_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_len_buf[1]_i_1__0_n_0\,
      Q => \sect_len_buf_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_len_buf[2]_i_1__0_n_0\,
      Q => \sect_len_buf_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_len_buf[3]_i_2_n_0\,
      Q => \sect_len_buf_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\sect_total_buf[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(3),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(3),
      O => \sect_total_buf[0]_i_2__0_n_0\
    );
\sect_total_buf[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(2),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(2),
      O => \sect_total_buf[0]_i_3__0_n_0\
    );
\sect_total_buf[0]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(1),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(1),
      O => \sect_total_buf[0]_i_4__0_n_0\
    );
\sect_total_buf[0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(0),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(0),
      O => \sect_total_buf[0]_i_5__0_n_0\
    );
\sect_total_buf[12]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(15),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(15),
      O => \sect_total_buf[12]_i_2__0_n_0\
    );
\sect_total_buf[12]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(14),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(14),
      O => \sect_total_buf[12]_i_3__0_n_0\
    );
\sect_total_buf[12]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(13),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(13),
      O => \sect_total_buf[12]_i_4__0_n_0\
    );
\sect_total_buf[12]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(12),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(12),
      O => \sect_total_buf[12]_i_5__0_n_0\
    );
\sect_total_buf[16]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(19),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(19),
      O => \sect_total_buf[16]_i_2__0_n_0\
    );
\sect_total_buf[16]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(18),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(18),
      O => \sect_total_buf[16]_i_3__0_n_0\
    );
\sect_total_buf[16]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(17),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(17),
      O => \sect_total_buf[16]_i_4__0_n_0\
    );
\sect_total_buf[16]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(16),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(16),
      O => \sect_total_buf[16]_i_5__0_n_0\
    );
\sect_total_buf[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(7),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(7),
      O => \sect_total_buf[4]_i_2__0_n_0\
    );
\sect_total_buf[4]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(6),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(6),
      O => \sect_total_buf[4]_i_3__0_n_0\
    );
\sect_total_buf[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(5),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(5),
      O => \sect_total_buf[4]_i_4__0_n_0\
    );
\sect_total_buf[4]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(4),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(4),
      O => \sect_total_buf[4]_i_5__0_n_0\
    );
\sect_total_buf[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(11),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(11),
      O => \sect_total_buf[8]_i_2__0_n_0\
    );
\sect_total_buf[8]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(10),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(10),
      O => \sect_total_buf[8]_i_3__0_n_0\
    );
\sect_total_buf[8]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(9),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(9),
      O => \sect_total_buf[8]_i_4__0_n_0\
    );
\sect_total_buf[8]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(8),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(8),
      O => \sect_total_buf[8]_i_5__0_n_0\
    );
\sect_total_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[0]_i_1__0_n_7\,
      Q => sect_total_buf_reg(0),
      R => \^sr\(0)
    );
\sect_total_buf_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_total_buf_reg[0]_i_1__0_n_0\,
      CO(2) => \sect_total_buf_reg[0]_i_1__0_n_1\,
      CO(1) => \sect_total_buf_reg[0]_i_1__0_n_2\,
      CO(0) => \sect_total_buf_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[0]_i_1__0_n_4\,
      O(2) => \sect_total_buf_reg[0]_i_1__0_n_5\,
      O(1) => \sect_total_buf_reg[0]_i_1__0_n_6\,
      O(0) => \sect_total_buf_reg[0]_i_1__0_n_7\,
      S(3) => \sect_total_buf[0]_i_2__0_n_0\,
      S(2) => \sect_total_buf[0]_i_3__0_n_0\,
      S(1) => \sect_total_buf[0]_i_4__0_n_0\,
      S(0) => \sect_total_buf[0]_i_5__0_n_0\
    );
\sect_total_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[8]_i_1__0_n_5\,
      Q => sect_total_buf_reg(10),
      R => \^sr\(0)
    );
\sect_total_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[8]_i_1__0_n_4\,
      Q => sect_total_buf_reg(11),
      R => \^sr\(0)
    );
\sect_total_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[12]_i_1__0_n_7\,
      Q => sect_total_buf_reg(12),
      R => \^sr\(0)
    );
\sect_total_buf_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[8]_i_1__0_n_0\,
      CO(3) => \sect_total_buf_reg[12]_i_1__0_n_0\,
      CO(2) => \sect_total_buf_reg[12]_i_1__0_n_1\,
      CO(1) => \sect_total_buf_reg[12]_i_1__0_n_2\,
      CO(0) => \sect_total_buf_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[12]_i_1__0_n_4\,
      O(2) => \sect_total_buf_reg[12]_i_1__0_n_5\,
      O(1) => \sect_total_buf_reg[12]_i_1__0_n_6\,
      O(0) => \sect_total_buf_reg[12]_i_1__0_n_7\,
      S(3) => \sect_total_buf[12]_i_2__0_n_0\,
      S(2) => \sect_total_buf[12]_i_3__0_n_0\,
      S(1) => \sect_total_buf[12]_i_4__0_n_0\,
      S(0) => \sect_total_buf[12]_i_5__0_n_0\
    );
\sect_total_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[12]_i_1__0_n_6\,
      Q => sect_total_buf_reg(13),
      R => \^sr\(0)
    );
\sect_total_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[12]_i_1__0_n_5\,
      Q => sect_total_buf_reg(14),
      R => \^sr\(0)
    );
\sect_total_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[12]_i_1__0_n_4\,
      Q => sect_total_buf_reg(15),
      R => \^sr\(0)
    );
\sect_total_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[16]_i_1__0_n_7\,
      Q => sect_total_buf_reg(16),
      R => \^sr\(0)
    );
\sect_total_buf_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[12]_i_1__0_n_0\,
      CO(3) => \NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \sect_total_buf_reg[16]_i_1__0_n_1\,
      CO(1) => \sect_total_buf_reg[16]_i_1__0_n_2\,
      CO(0) => \sect_total_buf_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \sect_total_buf_reg[16]_i_1__0_n_4\,
      O(2) => \sect_total_buf_reg[16]_i_1__0_n_5\,
      O(1) => \sect_total_buf_reg[16]_i_1__0_n_6\,
      O(0) => \sect_total_buf_reg[16]_i_1__0_n_7\,
      S(3) => \sect_total_buf[16]_i_2__0_n_0\,
      S(2) => \sect_total_buf[16]_i_3__0_n_0\,
      S(1) => \sect_total_buf[16]_i_4__0_n_0\,
      S(0) => \sect_total_buf[16]_i_5__0_n_0\
    );
\sect_total_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[16]_i_1__0_n_6\,
      Q => sect_total_buf_reg(17),
      R => \^sr\(0)
    );
\sect_total_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[16]_i_1__0_n_5\,
      Q => sect_total_buf_reg(18),
      R => \^sr\(0)
    );
\sect_total_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[16]_i_1__0_n_4\,
      Q => sect_total_buf_reg(19),
      R => \^sr\(0)
    );
\sect_total_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[0]_i_1__0_n_6\,
      Q => sect_total_buf_reg(1),
      R => \^sr\(0)
    );
\sect_total_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[0]_i_1__0_n_5\,
      Q => sect_total_buf_reg(2),
      R => \^sr\(0)
    );
\sect_total_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[0]_i_1__0_n_4\,
      Q => sect_total_buf_reg(3),
      R => \^sr\(0)
    );
\sect_total_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[4]_i_1__0_n_7\,
      Q => sect_total_buf_reg(4),
      R => \^sr\(0)
    );
\sect_total_buf_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[0]_i_1__0_n_0\,
      CO(3) => \sect_total_buf_reg[4]_i_1__0_n_0\,
      CO(2) => \sect_total_buf_reg[4]_i_1__0_n_1\,
      CO(1) => \sect_total_buf_reg[4]_i_1__0_n_2\,
      CO(0) => \sect_total_buf_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[4]_i_1__0_n_4\,
      O(2) => \sect_total_buf_reg[4]_i_1__0_n_5\,
      O(1) => \sect_total_buf_reg[4]_i_1__0_n_6\,
      O(0) => \sect_total_buf_reg[4]_i_1__0_n_7\,
      S(3) => \sect_total_buf[4]_i_2__0_n_0\,
      S(2) => \sect_total_buf[4]_i_3__0_n_0\,
      S(1) => \sect_total_buf[4]_i_4__0_n_0\,
      S(0) => \sect_total_buf[4]_i_5__0_n_0\
    );
\sect_total_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[4]_i_1__0_n_6\,
      Q => sect_total_buf_reg(5),
      R => \^sr\(0)
    );
\sect_total_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[4]_i_1__0_n_5\,
      Q => sect_total_buf_reg(6),
      R => \^sr\(0)
    );
\sect_total_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[4]_i_1__0_n_4\,
      Q => sect_total_buf_reg(7),
      R => \^sr\(0)
    );
\sect_total_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[8]_i_1__0_n_7\,
      Q => sect_total_buf_reg(8),
      R => \^sr\(0)
    );
\sect_total_buf_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[4]_i_1__0_n_0\,
      CO(3) => \sect_total_buf_reg[8]_i_1__0_n_0\,
      CO(2) => \sect_total_buf_reg[8]_i_1__0_n_1\,
      CO(1) => \sect_total_buf_reg[8]_i_1__0_n_2\,
      CO(0) => \sect_total_buf_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[8]_i_1__0_n_4\,
      O(2) => \sect_total_buf_reg[8]_i_1__0_n_5\,
      O(1) => \sect_total_buf_reg[8]_i_1__0_n_6\,
      O(0) => \sect_total_buf_reg[8]_i_1__0_n_7\,
      S(3) => \sect_total_buf[8]_i_2__0_n_0\,
      S(2) => \sect_total_buf[8]_i_3__0_n_0\,
      S(1) => \sect_total_buf[8]_i_4__0_n_0\,
      S(0) => \sect_total_buf[8]_i_5__0_n_0\
    );
\sect_total_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[8]_i_1__0_n_6\,
      Q => sect_total_buf_reg(9),
      R => \^sr\(0)
    );
\sect_total_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(0),
      Q => sect_total(0),
      R => \^sr\(0)
    );
\sect_total_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(10),
      Q => sect_total(10),
      R => \^sr\(0)
    );
\sect_total_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(11),
      Q => sect_total(11),
      R => \^sr\(0)
    );
\sect_total_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(12),
      Q => sect_total(12),
      R => \^sr\(0)
    );
\sect_total_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(13),
      Q => sect_total(13),
      R => \^sr\(0)
    );
\sect_total_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(14),
      Q => sect_total(14),
      R => \^sr\(0)
    );
\sect_total_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(15),
      Q => sect_total(15),
      R => \^sr\(0)
    );
\sect_total_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(16),
      Q => sect_total(16),
      R => \^sr\(0)
    );
\sect_total_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(17),
      Q => sect_total(17),
      R => \^sr\(0)
    );
\sect_total_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(18),
      Q => sect_total(18),
      R => \^sr\(0)
    );
\sect_total_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(19),
      Q => sect_total(19),
      R => \^sr\(0)
    );
\sect_total_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(1),
      Q => sect_total(1),
      R => \^sr\(0)
    );
\sect_total_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(2),
      Q => sect_total(2),
      R => \^sr\(0)
    );
\sect_total_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(3),
      Q => sect_total(3),
      R => \^sr\(0)
    );
\sect_total_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(4),
      Q => sect_total(4),
      R => \^sr\(0)
    );
\sect_total_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(5),
      Q => sect_total(5),
      R => \^sr\(0)
    );
\sect_total_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(6),
      Q => sect_total(6),
      R => \^sr\(0)
    );
\sect_total_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(7),
      Q => sect_total(7),
      R => \^sr\(0)
    );
\sect_total_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(8),
      Q => sect_total(8),
      R => \^sr\(0)
    );
\sect_total_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(9),
      Q => sect_total(9),
      R => \^sr\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_107,
      Q => \start_addr_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_106,
      Q => \start_addr_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_105,
      Q => \start_addr_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_104,
      Q => \start_addr_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_103,
      Q => \start_addr_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_102,
      Q => \start_addr_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_101,
      Q => \start_addr_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_100,
      Q => \start_addr_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_99,
      Q => \start_addr_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_98,
      Q => \start_addr_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_97,
      Q => \start_addr_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_96,
      Q => \start_addr_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_95,
      Q => \start_addr_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_94,
      Q => \start_addr_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_93,
      Q => \start_addr_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_92,
      Q => \start_addr_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_91,
      Q => \start_addr_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_90,
      Q => \start_addr_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_89,
      Q => \start_addr_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_88,
      Q => \start_addr_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_115,
      Q => \start_addr_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_87,
      Q => \start_addr_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_86,
      Q => \start_addr_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\start_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_85,
      Q => \start_addr_reg_n_0_[32]\,
      R => \^sr\(0)
    );
\start_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_84,
      Q => \start_addr_reg_n_0_[33]\,
      R => \^sr\(0)
    );
\start_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_83,
      Q => \start_addr_reg_n_0_[34]\,
      R => \^sr\(0)
    );
\start_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_82,
      Q => \start_addr_reg_n_0_[35]\,
      R => \^sr\(0)
    );
\start_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_81,
      Q => \start_addr_reg_n_0_[36]\,
      R => \^sr\(0)
    );
\start_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_80,
      Q => \start_addr_reg_n_0_[37]\,
      R => \^sr\(0)
    );
\start_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_79,
      Q => \start_addr_reg_n_0_[38]\,
      R => \^sr\(0)
    );
\start_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_78,
      Q => \start_addr_reg_n_0_[39]\,
      R => \^sr\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_114,
      Q => \start_addr_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\start_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_77,
      Q => \start_addr_reg_n_0_[40]\,
      R => \^sr\(0)
    );
\start_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_76,
      Q => \start_addr_reg_n_0_[41]\,
      R => \^sr\(0)
    );
\start_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_75,
      Q => \start_addr_reg_n_0_[42]\,
      R => \^sr\(0)
    );
\start_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_74,
      Q => \start_addr_reg_n_0_[43]\,
      R => \^sr\(0)
    );
\start_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_73,
      Q => \start_addr_reg_n_0_[44]\,
      R => \^sr\(0)
    );
\start_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_72,
      Q => \start_addr_reg_n_0_[45]\,
      R => \^sr\(0)
    );
\start_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_71,
      Q => \start_addr_reg_n_0_[46]\,
      R => \^sr\(0)
    );
\start_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_70,
      Q => \start_addr_reg_n_0_[47]\,
      R => \^sr\(0)
    );
\start_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_69,
      Q => \start_addr_reg_n_0_[48]\,
      R => \^sr\(0)
    );
\start_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_68,
      Q => \start_addr_reg_n_0_[49]\,
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_113,
      Q => \start_addr_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_67,
      Q => \start_addr_reg_n_0_[50]\,
      R => \^sr\(0)
    );
\start_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_66,
      Q => \start_addr_reg_n_0_[51]\,
      R => \^sr\(0)
    );
\start_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_65,
      Q => \start_addr_reg_n_0_[52]\,
      R => \^sr\(0)
    );
\start_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_64,
      Q => \start_addr_reg_n_0_[53]\,
      R => \^sr\(0)
    );
\start_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_63,
      Q => \start_addr_reg_n_0_[54]\,
      R => \^sr\(0)
    );
\start_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_62,
      Q => \start_addr_reg_n_0_[55]\,
      R => \^sr\(0)
    );
\start_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_61,
      Q => \start_addr_reg_n_0_[56]\,
      R => \^sr\(0)
    );
\start_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_60,
      Q => \start_addr_reg_n_0_[57]\,
      R => \^sr\(0)
    );
\start_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_59,
      Q => \start_addr_reg_n_0_[58]\,
      R => \^sr\(0)
    );
\start_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_58,
      Q => \start_addr_reg_n_0_[59]\,
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_112,
      Q => \start_addr_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_57,
      Q => \start_addr_reg_n_0_[60]\,
      R => \^sr\(0)
    );
\start_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_56,
      Q => \start_addr_reg_n_0_[61]\,
      R => \^sr\(0)
    );
\start_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_55,
      Q => \start_addr_reg_n_0_[62]\,
      R => \^sr\(0)
    );
\start_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_54,
      Q => \start_addr_reg_n_0_[63]\,
      R => \^sr\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_111,
      Q => \start_addr_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_110,
      Q => \start_addr_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_109,
      Q => \start_addr_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_108,
      Q => \start_addr_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\start_to_4k[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_115,
      O => start_to_4k0(0)
    );
\start_to_4k[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_114,
      O => start_to_4k0(1)
    );
\start_to_4k[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_113,
      O => start_to_4k0(2)
    );
\start_to_4k[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_112,
      O => start_to_4k0(3)
    );
\start_to_4k[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_111,
      O => start_to_4k0(4)
    );
\start_to_4k[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_110,
      O => start_to_4k0(5)
    );
\start_to_4k[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_109,
      O => start_to_4k0(6)
    );
\start_to_4k[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_108,
      O => start_to_4k0(7)
    );
\start_to_4k[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_107,
      O => start_to_4k0(8)
    );
\start_to_4k[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_106,
      O => start_to_4k0(9)
    );
\start_to_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(0),
      Q => start_to_4k(0),
      R => \^sr\(0)
    );
\start_to_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(1),
      Q => start_to_4k(1),
      R => \^sr\(0)
    );
\start_to_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(2),
      Q => start_to_4k(2),
      R => \^sr\(0)
    );
\start_to_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(3),
      Q => start_to_4k(3),
      R => \^sr\(0)
    );
\start_to_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(4),
      Q => start_to_4k(4),
      R => \^sr\(0)
    );
\start_to_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(5),
      Q => start_to_4k(5),
      R => \^sr\(0)
    );
\start_to_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(6),
      Q => start_to_4k(6),
      R => \^sr\(0)
    );
\start_to_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(7),
      Q => start_to_4k(7),
      R => \^sr\(0)
    );
\start_to_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(8),
      Q => start_to_4k(8),
      R => \^sr\(0)
    );
\start_to_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(9),
      Q => start_to_4k(9),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo is
  port (
    if_empty_n : out STD_LOGIC;
    \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]\ : out STD_LOGIC;
    \first_iter_0_reg_476_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter17_reg : out STD_LOGIC;
    \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_0\ : out STD_LOGIC;
    \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]\ : out STD_LOGIC;
    \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_0\ : out STD_LOGIC;
    \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_1\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg : out STD_LOGIC;
    \trunc_ln31_1_reg_1172_reg[1]__0\ : out STD_LOGIC;
    \trunc_ln31_1_reg_1172_reg[1]__0_0\ : out STD_LOGIC;
    \ap_loop_exit_ready_pp0_iter26_reg_reg__0\ : out STD_LOGIC;
    int_ap_start_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln40_reg_1145_pp0_iter16_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter17_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter16_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln31_1_reg_1172_pp0_iter15_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln40_reg_1145_pp0_iter15_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter16_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln40_reg_1145_pp0_iter13_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln40_reg_1145_pp0_iter13_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln40_reg_1145_pp0_iter13_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln40_reg_1145_pp0_iter14_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter15_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter13_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter13_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \col9_fu_152_reg[2]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln31_1_reg_1172_reg[1]__0_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \col9_fu_152_reg[7]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter15_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter15_reg_1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter15_reg_2 : out STD_LOGIC;
    \trunc_ln31_1_reg_1172_reg[0]__0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_2 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_3 : out STD_LOGIC;
    ap_enable_reg_pp0_iter17_reg_1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter17_reg_2 : out STD_LOGIC;
    ap_enable_reg_pp0_iter17_reg_3 : out STD_LOGIC;
    we : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[66]\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[77]\ : out STD_LOGIC_VECTOR ( 69 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.dout_reg[77]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[77]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ram_reg_0_15_0_0__6\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter17 : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_1\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_2\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_3\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_4\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_5\ : in STD_LOGIC;
    \ram_reg_0_31_0_0__5\ : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter15 : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_6\ : in STD_LOGIC;
    \ram_reg_0_31_0_0__5_0\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_7\ : in STD_LOGIC;
    \ram_reg_0_31_0_0__5_1\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_8\ : in STD_LOGIC;
    \ram_reg_0_31_0_0__5_2\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter13 : in STD_LOGIC;
    trunc_ln31_1_reg_1172 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_0_15_0_0__6_9\ : in STD_LOGIC;
    \ram_reg_0_31_0_0__5_3\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter26_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter27_reg : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    rewind_ap_ready_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    icmp_ln30_reg_1119 : in STD_LOGIC;
    ap_loop_init : in STD_LOGIC;
    \first_iter_0_reg_476_reg[0]_0\ : in STD_LOGIC;
    and_ln40_reg_1145_pp0_iter16_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter16 : in STD_LOGIC;
    \reg_519_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    and_ln40_reg_1145_pp0_iter15_reg : in STD_LOGIC;
    and_ln40_reg_1145_pp0_iter13_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter14 : in STD_LOGIC;
    \reg_499_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    and_ln40_reg_1145_pp0_iter14_reg : in STD_LOGIC;
    and_ln40_reg_1145_pp0_iter12_reg : in STD_LOGIC;
    I_CH0_ARREADY : in STD_LOGIC;
    \run_proc[0].remd_tmp_reg[1][0]__0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter21 : in STD_LOGIC;
    first_iter_0_reg_476_pp0_iter20_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    I_CH0_RVALID : in STD_LOGIC;
    \icmp_ln31_reg_1149_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    icmp_ln30_reg_1119_pp0_iter1_reg : in STD_LOGIC;
    ap_loop_init_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln31_reg_1149 : in STD_LOGIC;
    \ram_reg_0_31_0_0__5_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    we_0 : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    tmp_valid_reg_0 : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    wrsp_ready : in STD_LOGIC;
    and_ln40_reg_1145_pp0_iter21_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter22 : in STD_LOGIC;
    I_CH0_WREADY : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo is
  signal I_CH0_AWREADY : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg\ : STD_LOGIC;
  signal \^col9_fu_152_reg[2]\ : STD_LOGIC;
  signal \dout_vld_i_1__4_n_0\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal empty_n_0 : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[2]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \^first_iter_0_reg_476_reg[0]\ : STD_LOGIC;
  signal full_n0_in : STD_LOGIC;
  signal \icmp_ln31_reg_1149[0]_i_2_n_0\ : STD_LOGIC;
  signal \^if_empty_n\ : STD_LOGIC;
  signal raddr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal re : STD_LOGIC;
  signal \run_proc[1].remd_tmp[2][1]_i_3_n_0\ : STD_LOGIC;
  signal we_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter27_reg_i_1 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \col9_fu_152[7]_i_2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.empty_n_i_1__4\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \first_iter_0_reg_476[0]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \indvar_flatten7_fu_144[13]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \linebuf_load_reg_1350[7]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \q0[7]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \q0[7]_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \q0[7]_i_1__1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \q0[7]_i_1__2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \q0[7]_i_1__3\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \q0[7]_i_1__4\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \q0[7]_i_1__5\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \q1[7]_i_1__1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \reg_499[7]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \reg_503[7]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \reg_511[7]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \reg_515[7]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \reg_519[7]_i_1\ : label is "soft_lutpair240";
begin
  ap_enable_reg_pp0_iter2_reg <= \^ap_enable_reg_pp0_iter2_reg\;
  \col9_fu_152_reg[2]\ <= \^col9_fu_152_reg[2]\;
  \first_iter_0_reg_476_reg[0]\ <= \^first_iter_0_reg_476_reg[0]\;
  if_empty_n <= \^if_empty_n\;
ap_loop_exit_ready_pp0_iter27_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter26_reg,
      I1 => \^first_iter_0_reg_476_reg[0]\,
      I2 => ap_loop_exit_ready_pp0_iter27_reg,
      O => \ap_loop_exit_ready_pp0_iter26_reg_reg__0\
    );
\col9_fu_152[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^first_iter_0_reg_476_reg[0]\,
      O => ap_enable_reg_pp0_iter1_reg_0(0)
    );
\col9_fu_152[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => icmp_ln30_reg_1119_pp0_iter1_reg,
      I2 => ap_loop_init_pp0_iter1_reg,
      I3 => icmp_ln31_reg_1149,
      O => \^ap_enable_reg_pp0_iter2_reg\
    );
\col9_fu_152[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \icmp_ln31_reg_1149_reg[0]\(2),
      I1 => \icmp_ln31_reg_1149_reg[0]\(3),
      I2 => \icmp_ln31_reg_1149_reg[0]\(1),
      I3 => \^ap_enable_reg_pp0_iter2_reg\,
      I4 => \icmp_ln31_reg_1149_reg[0]\(0),
      O => \^col9_fu_152_reg[2]\
    );
\dout_vld_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4C44CC44"
    )
        port map (
      I0 => wrsp_ready,
      I1 => \^if_empty_n\,
      I2 => AWREADY_Dummy,
      I3 => tmp_valid_reg_0,
      I4 => tmp_valid_reg,
      I5 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      O => \dout_vld_i_1__4_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__4_n_0\,
      Q => \^if_empty_n\,
      R => \fifo_depth_gt1_gen.dout_reg[77]_1\
    );
\fifo_depth_gt1_gen.empty_n_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4FF"
    )
        port map (
      I0 => re,
      I1 => we_1,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => empty_n
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => empty_n,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => \fifo_depth_gt1_gen.dout_reg[77]_1\
    );
\fifo_depth_gt1_gen.full_n_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFFD00"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => we_1,
      I4 => re,
      O => full_n0_in
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => full_n0_in,
      Q => I_CH0_AWREADY,
      S => \fifo_depth_gt1_gen.dout_reg[77]_1\
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__11_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFF750075008AFF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I1 => we_0,
      I2 => \^if_empty_n\,
      I3 => we_1,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      O => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__3_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => re,
      I1 => I_CH0_AWREADY,
      I2 => \^first_iter_0_reg_476_reg[0]\,
      I3 => first_iter_0_reg_476_pp0_iter20_reg,
      I4 => ap_enable_reg_pp0_iter21,
      O => empty_n_0
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A96AA9A9"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I3 => re,
      I4 => we_1,
      O => \fifo_depth_gt1_gen.mOutPtr[2]_i_2_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__11_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      R => \fifo_depth_gt1_gen.dout_reg[77]_1\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__3_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      R => \fifo_depth_gt1_gen.dout_reg[77]_1\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => \fifo_depth_gt1_gen.mOutPtr[2]_i_2_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      R => \fifo_depth_gt1_gen.dout_reg[77]_1\
    );
\fifo_srl_gen.U_ffo_srl\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(0) => D(0),
      I_CH0_AWREADY => I_CH0_AWREADY,
      Q(69 downto 0) => \fifo_depth_gt1_gen.dout_reg[77]\(69 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter21 => ap_enable_reg_pp0_iter21,
      \fifo_depth_gt1_gen.dout_reg[0]_0\ => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      \fifo_depth_gt1_gen.dout_reg[0]_1\ => \^if_empty_n\,
      \fifo_depth_gt1_gen.dout_reg[66]_0\ => \fifo_depth_gt1_gen.dout_reg[66]\,
      \fifo_depth_gt1_gen.dout_reg[77]_0\(0) => \fifo_depth_gt1_gen.dout_reg[77]_0\(0),
      \fifo_depth_gt1_gen.dout_reg[77]_1\ => \^first_iter_0_reg_476_reg[0]\,
      \fifo_depth_gt1_gen.dout_reg[77]_2\ => \fifo_depth_gt1_gen.dout_reg[77]_1\,
      \fifo_depth_gt1_gen.full_n_reg\ => \fifo_depth_gt1_gen.full_n_reg_0\,
      first_iter_0_reg_476_pp0_iter20_reg => first_iter_0_reg_476_pp0_iter20_reg,
      \in\(63 downto 0) => \in\(63 downto 0),
      raddr(1 downto 0) => raddr(1 downto 0),
      re => re,
      tmp_valid_reg => tmp_valid_reg,
      tmp_valid_reg_0 => tmp_valid_reg_0,
      we_1 => we_1,
      wrsp_ready => wrsp_ready
    );
\fifo_srl_gen.raddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF75DF75208A2000"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I1 => we_0,
      I2 => \^if_empty_n\,
      I3 => we_1,
      I4 => raddr(1),
      I5 => raddr(0),
      O => \fifo_srl_gen.raddr[0]_i_1_n_0\
    );
\fifo_srl_gen.raddr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A86AA8AAAAAAAA"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => we_1,
      I3 => \^if_empty_n\,
      I4 => we_0,
      I5 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      O => \fifo_srl_gen.raddr[1]_i_1_n_0\
    );
\fifo_srl_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \fifo_srl_gen.raddr[0]_i_1_n_0\,
      Q => raddr(0),
      R => \fifo_depth_gt1_gen.dout_reg[77]_1\
    );
\fifo_srl_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \fifo_srl_gen.raddr[1]_i_1_n_0\,
      Q => raddr(1),
      R => \fifo_depth_gt1_gen.dout_reg[77]_1\
    );
\first_iter_0_reg_476[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFD000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => icmp_ln30_reg_1119,
      I2 => \^first_iter_0_reg_476_reg[0]\,
      I3 => ap_loop_init,
      I4 => \first_iter_0_reg_476_reg[0]_0\,
      O => ap_enable_reg_pp0_iter1_reg
    );
\icmp_ln31_reg_1149[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFFFFFF8A000000"
    )
        port map (
      I0 => \icmp_ln31_reg_1149[0]_i_2_n_0\,
      I1 => \^ap_enable_reg_pp0_iter2_reg\,
      I2 => \icmp_ln31_reg_1149_reg[0]\(7),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \^first_iter_0_reg_476_reg[0]\,
      I5 => icmp_ln31_reg_1149,
      O => \col9_fu_152_reg[7]\
    );
\icmp_ln31_reg_1149[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \icmp_ln31_reg_1149_reg[0]\(6),
      I1 => \icmp_ln31_reg_1149_reg[0]\(4),
      I2 => \^col9_fu_152_reg[2]\,
      I3 => \icmp_ln31_reg_1149_reg[0]\(5),
      I4 => \^ap_enable_reg_pp0_iter2_reg\,
      O => \icmp_ln31_reg_1149[0]_i_2_n_0\
    );
\indvar_flatten7_fu_144[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^first_iter_0_reg_476_reg[0]\,
      I1 => ap_start,
      I2 => rewind_ap_ready_reg,
      O => int_ap_start_reg(0)
    );
\linebuf_load_reg_1350[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter17,
      I1 => \^first_iter_0_reg_476_reg[0]\,
      O => ap_enable_reg_pp0_iter17_reg_0(0)
    );
mem_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^first_iter_0_reg_476_reg[0]\,
      I1 => and_ln40_reg_1145_pp0_iter21_reg,
      I2 => ap_enable_reg_pp0_iter22,
      I3 => I_CH0_WREADY,
      O => we
    );
\q0[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000000"
    )
        port map (
      I0 => and_ln40_reg_1145_pp0_iter16_reg,
      I1 => Q(0),
      I2 => Q(1),
      I3 => ap_enable_reg_pp0_iter17,
      I4 => \^first_iter_0_reg_476_reg[0]\,
      O => \and_ln40_reg_1145_pp0_iter16_reg_reg[0]\(0)
    );
\q0[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"58000000"
    )
        port map (
      I0 => Q(1),
      I1 => and_ln40_reg_1145_pp0_iter16_reg,
      I2 => Q(0),
      I3 => ap_enable_reg_pp0_iter17,
      I4 => \^first_iter_0_reg_476_reg[0]\,
      O => \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_1\(0)
    );
\q0[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4000000"
    )
        port map (
      I0 => Q(0),
      I1 => and_ln40_reg_1145_pp0_iter16_reg,
      I2 => Q(1),
      I3 => ap_enable_reg_pp0_iter17,
      I4 => \^first_iter_0_reg_476_reg[0]\,
      O => \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[0]\(0)
    );
\q0[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080C080"
    )
        port map (
      I0 => and_ln40_reg_1145_pp0_iter14_reg,
      I1 => ap_enable_reg_pp0_iter15,
      I2 => \^first_iter_0_reg_476_reg[0]\,
      I3 => \q0_reg[7]\(0),
      I4 => \q0_reg[7]\(1),
      O => \and_ln40_reg_1145_pp0_iter14_reg_reg[0]\(0)
    );
\q0[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880008"
    )
        port map (
      I0 => \^first_iter_0_reg_476_reg[0]\,
      I1 => ap_enable_reg_pp0_iter15,
      I2 => \q0_reg[7]\(0),
      I3 => \q0_reg[7]\(1),
      I4 => and_ln40_reg_1145_pp0_iter14_reg,
      O => ap_enable_reg_pp0_iter15_reg(0)
    );
\q0[7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"088A0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter13,
      I1 => and_ln40_reg_1145_pp0_iter12_reg,
      I2 => trunc_ln31_1_reg_1172(0),
      I3 => trunc_ln31_1_reg_1172(1),
      I4 => \^first_iter_0_reg_476_reg[0]\,
      O => ap_enable_reg_pp0_iter13_reg_0(0)
    );
\q0[7]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808880"
    )
        port map (
      I0 => \^first_iter_0_reg_476_reg[0]\,
      I1 => ap_enable_reg_pp0_iter13,
      I2 => and_ln40_reg_1145_pp0_iter12_reg,
      I3 => trunc_ln31_1_reg_1172(0),
      I4 => trunc_ln31_1_reg_1172(1),
      O => ap_enable_reg_pp0_iter13_reg_1(0)
    );
\q0[7]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \^first_iter_0_reg_476_reg[0]\,
      I1 => \q0_reg[7]\(1),
      I2 => and_ln40_reg_1145_pp0_iter14_reg,
      I3 => ap_enable_reg_pp0_iter15,
      O => \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_2\(0)
    );
\q0[7]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \^first_iter_0_reg_476_reg[0]\,
      I1 => trunc_ln31_1_reg_1172(1),
      I2 => and_ln40_reg_1145_pp0_iter12_reg,
      I3 => ap_enable_reg_pp0_iter13,
      O => \trunc_ln31_1_reg_1172_reg[1]__0_1\(0)
    );
\q1[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_iter_0_reg_476_reg[0]\,
      I1 => ap_enable_reg_pp0_iter16,
      O => ap_enable_reg_pp0_iter16_reg(0)
    );
ram_reg_0_15_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6\,
      I1 => \ram_reg_0_15_0_0__6_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \^first_iter_0_reg_476_reg[0]\,
      I5 => ap_enable_reg_pp0_iter17,
      O => \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]\
    );
\ram_reg_0_15_0_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_1\,
      I1 => \ram_reg_0_15_0_0__6_2\,
      I2 => \^first_iter_0_reg_476_reg[0]\,
      I3 => ap_enable_reg_pp0_iter17,
      I4 => Q(0),
      I5 => Q(1),
      O => ap_enable_reg_pp0_iter17_reg
    );
\ram_reg_0_15_0_0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_3\,
      I1 => \ram_reg_0_15_0_0__6_4\,
      I2 => Q(1),
      I3 => \^first_iter_0_reg_476_reg[0]\,
      I4 => ap_enable_reg_pp0_iter17,
      O => \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_0\
    );
\ram_reg_0_15_0_0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_5\,
      I1 => \ram_reg_0_31_0_0__5\,
      I2 => \q0_reg[7]\(1),
      I3 => \q0_reg[7]\(0),
      I4 => \^first_iter_0_reg_476_reg[0]\,
      I5 => ap_enable_reg_pp0_iter15,
      O => \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]\
    );
\ram_reg_0_15_0_0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_6\,
      I1 => \ram_reg_0_31_0_0__5_0\,
      I2 => \q0_reg[7]\(1),
      I3 => \q0_reg[7]\(0),
      I4 => \^first_iter_0_reg_476_reg[0]\,
      I5 => ap_enable_reg_pp0_iter15,
      O => \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_0\
    );
\ram_reg_0_15_0_0_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_7\,
      I1 => \ram_reg_0_31_0_0__5_1\,
      I2 => \q0_reg[7]\(1),
      I3 => \^first_iter_0_reg_476_reg[0]\,
      I4 => ap_enable_reg_pp0_iter15,
      O => \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_1\
    );
\ram_reg_0_15_0_0_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_8\,
      I1 => \ram_reg_0_31_0_0__5_2\,
      I2 => \^first_iter_0_reg_476_reg[0]\,
      I3 => ap_enable_reg_pp0_iter13,
      I4 => trunc_ln31_1_reg_1172(1),
      I5 => trunc_ln31_1_reg_1172(0),
      O => ap_enable_reg_pp0_iter13_reg
    );
\ram_reg_0_15_0_0_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_9\,
      I1 => \ram_reg_0_31_0_0__5_3\,
      I2 => trunc_ln31_1_reg_1172(1),
      I3 => trunc_ln31_1_reg_1172(0),
      I4 => \^first_iter_0_reg_476_reg[0]\,
      I5 => ap_enable_reg_pp0_iter13,
      O => \trunc_ln31_1_reg_1172_reg[1]__0\
    );
\ram_reg_0_15_0_0_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => address0(0),
      I1 => address0(1),
      I2 => trunc_ln31_1_reg_1172(1),
      I3 => \^first_iter_0_reg_476_reg[0]\,
      I4 => ap_enable_reg_pp0_iter13,
      O => \trunc_ln31_1_reg_1172_reg[1]__0_0\
    );
ram_reg_0_31_0_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter15,
      I1 => \^first_iter_0_reg_476_reg[0]\,
      I2 => \q0_reg[7]\(1),
      I3 => \ram_reg_0_31_0_0__5_1\,
      O => ap_enable_reg_pp0_iter15_reg_0
    );
\ram_reg_0_31_0_0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter15,
      I1 => \^first_iter_0_reg_476_reg[0]\,
      I2 => \q0_reg[7]\(0),
      I3 => \q0_reg[7]\(1),
      I4 => \ram_reg_0_31_0_0__5_0\,
      O => ap_enable_reg_pp0_iter15_reg_1
    );
\ram_reg_0_31_0_0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter15,
      I1 => \^first_iter_0_reg_476_reg[0]\,
      I2 => \q0_reg[7]\(0),
      I3 => \q0_reg[7]\(1),
      I4 => \ram_reg_0_31_0_0__5\,
      O => ap_enable_reg_pp0_iter15_reg_2
    );
\ram_reg_0_31_0_0_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => trunc_ln31_1_reg_1172(0),
      I1 => trunc_ln31_1_reg_1172(1),
      I2 => ap_enable_reg_pp0_iter13,
      I3 => \^first_iter_0_reg_476_reg[0]\,
      I4 => \ram_reg_0_31_0_0__5_2\,
      O => \trunc_ln31_1_reg_1172_reg[0]__0\
    );
\ram_reg_0_31_0_0_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter13,
      I1 => \^first_iter_0_reg_476_reg[0]\,
      I2 => trunc_ln31_1_reg_1172(1),
      I3 => address0(1),
      O => ap_enable_reg_pp0_iter13_reg_2
    );
\ram_reg_0_31_0_0_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter13,
      I1 => \^first_iter_0_reg_476_reg[0]\,
      I2 => trunc_ln31_1_reg_1172(0),
      I3 => trunc_ln31_1_reg_1172(1),
      I4 => \ram_reg_0_31_0_0__5_3\,
      O => ap_enable_reg_pp0_iter13_reg_3
    );
\ram_reg_0_31_0_0_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter17,
      I1 => \^first_iter_0_reg_476_reg[0]\,
      I2 => Q(1),
      I3 => \ram_reg_0_31_0_0__5_4\(0),
      O => ap_enable_reg_pp0_iter17_reg_1
    );
\ram_reg_0_31_0_0_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter17,
      I1 => \^first_iter_0_reg_476_reg[0]\,
      I2 => \ram_reg_0_31_0_0__5_4\(0),
      I3 => Q(1),
      I4 => Q(0),
      O => ap_enable_reg_pp0_iter17_reg_2
    );
\ram_reg_0_31_0_0_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter17,
      I1 => \^first_iter_0_reg_476_reg[0]\,
      I2 => \ram_reg_0_31_0_0__5_4\(0),
      I3 => Q(0),
      I4 => Q(1),
      O => ap_enable_reg_pp0_iter17_reg_3
    );
\reg_499[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08008000"
    )
        port map (
      I0 => and_ln40_reg_1145_pp0_iter13_reg,
      I1 => ap_enable_reg_pp0_iter14,
      I2 => \reg_499_reg[0]\(0),
      I3 => \^first_iter_0_reg_476_reg[0]\,
      I4 => \reg_499_reg[0]\(1),
      O => \and_ln40_reg_1145_pp0_iter13_reg_reg[0]\(0)
    );
\reg_503[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => and_ln40_reg_1145_pp0_iter13_reg,
      I1 => ap_enable_reg_pp0_iter14,
      I2 => \reg_499_reg[0]\(0),
      I3 => \^first_iter_0_reg_476_reg[0]\,
      O => \and_ln40_reg_1145_pp0_iter13_reg_reg[0]_0\(0)
    );
\reg_507[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => and_ln40_reg_1145_pp0_iter13_reg,
      I1 => ap_enable_reg_pp0_iter14,
      I2 => \reg_499_reg[0]\(1),
      I3 => \^first_iter_0_reg_476_reg[0]\,
      O => \and_ln40_reg_1145_pp0_iter13_reg_reg[0]_1\(0)
    );
\reg_511[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => \^first_iter_0_reg_476_reg[0]\,
      I1 => ap_enable_reg_pp0_iter16,
      I2 => and_ln40_reg_1145_pp0_iter15_reg,
      I3 => \reg_519_reg[0]\(1),
      I4 => \reg_519_reg[0]\(0),
      O => ap_enable_reg_pp0_iter16_reg_0(0)
    );
\reg_515[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => and_ln40_reg_1145_pp0_iter15_reg,
      I1 => ap_enable_reg_pp0_iter16,
      I2 => \^first_iter_0_reg_476_reg[0]\,
      I3 => \reg_519_reg[0]\(0),
      O => \and_ln40_reg_1145_pp0_iter15_reg_reg[0]\(0)
    );
\reg_519[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \reg_519_reg[0]\(1),
      I1 => and_ln40_reg_1145_pp0_iter15_reg,
      I2 => ap_enable_reg_pp0_iter16,
      I3 => \^first_iter_0_reg_476_reg[0]\,
      O => \trunc_ln31_1_reg_1172_pp0_iter15_reg_reg[1]\(0)
    );
\run_proc[1].remd_tmp[2][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA2A"
    )
        port map (
      I0 => \run_proc[1].remd_tmp[2][1]_i_3_n_0\,
      I1 => \first_iter_0_reg_476_reg[0]_0\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => I_CH0_ARREADY,
      I4 => \run_proc[0].remd_tmp_reg[1][0]__0\,
      O => \^first_iter_0_reg_476_reg[0]\
    );
\run_proc[1].remd_tmp[2][1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBF00BF"
    )
        port map (
      I0 => I_CH0_AWREADY,
      I1 => ap_enable_reg_pp0_iter21,
      I2 => first_iter_0_reg_476_pp0_iter20_reg,
      I3 => ap_enable_reg_pp0_iter9,
      I4 => I_CH0_RVALID,
      O => \run_proc[1].remd_tmp[2][1]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized10\ is
  port (
    \fifo_depth_gt1_gen.dout_reg[0]\ : out STD_LOGIC;
    wrsp_ready : out STD_LOGIC;
    wrsp_valid : out STD_LOGIC;
    we : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_1\ : in STD_LOGIC;
    if_empty_n : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_1\ : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC;
    dout_vld_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    last_resp : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized10\ : entity is "conv2d_edge_gmem1_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized10\ is
  signal empty_n : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_2__4_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \fifo_srl_gen.U_ffo_srl_n_10\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_11\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_12\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_3\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_6\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_7\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_8\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_9\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^wrsp_ready\ : STD_LOGIC;
  signal \^wrsp_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.full_n_i_2__4\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__4\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[0]_i_1__2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[3]_i_3__2\ : label is "soft_lutpair251";
begin
  wrsp_ready <= \^wrsp_ready\;
  wrsp_valid <= \^wrsp_valid\;
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \fifo_srl_gen.U_ffo_srl_n_12\,
      Q => \^wrsp_valid\,
      R => \fifo_depth_gt1_gen.dout_reg[0]_1\
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_srl_gen.U_ffo_srl_n_7\,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => \fifo_depth_gt1_gen.dout_reg[0]_1\
    );
\fifo_depth_gt1_gen.full_n_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg\(3),
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg\(4),
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg\(2),
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      O => \fifo_depth_gt1_gen.full_n_i_2__4_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_srl_gen.U_ffo_srl_n_6\,
      Q => \^wrsp_ready\,
      S => \fifo_depth_gt1_gen.dout_reg[0]_1\
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__4_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__4_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      R => \fifo_depth_gt1_gen.dout_reg[0]_1\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => p_0_in(1),
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      R => \fifo_depth_gt1_gen.dout_reg[0]_1\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_srl_gen.U_ffo_srl_n_3\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(2),
      R => \fifo_depth_gt1_gen.dout_reg[0]_1\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => p_0_in(3),
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(3),
      R => \fifo_depth_gt1_gen.dout_reg[0]_1\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => p_0_in(4),
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(4),
      R => \fifo_depth_gt1_gen.dout_reg[0]_1\
    );
\fifo_srl_gen.U_ffo_srl\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized5\
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(3 downto 2) => p_0_in(4 downto 3),
      D(1) => \fifo_srl_gen.U_ffo_srl_n_3\,
      D(0) => p_0_in(1),
      E(0) => empty_n,
      Q(3 downto 0) => \fifo_srl_gen.raddr_reg\(3 downto 0),
      ap_clk => ap_clk,
      dout_vld_reg => \fifo_srl_gen.U_ffo_srl_n_12\,
      dout_vld_reg_0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      dout_vld_reg_1 => dout_vld_reg_0,
      dout_vld_reg_2(0) => dout_vld_reg_1(0),
      \fifo_depth_gt1_gen.dout_reg[0]_0\ => \fifo_depth_gt1_gen.dout_reg[0]\,
      \fifo_depth_gt1_gen.dout_reg[0]_1\ => \fifo_depth_gt1_gen.dout_reg[0]_0\,
      \fifo_depth_gt1_gen.dout_reg[0]_2\ => \fifo_depth_gt1_gen.dout_reg[0]_1\,
      \fifo_depth_gt1_gen.empty_n_reg\(4 downto 0) => \fifo_depth_gt1_gen.mOutPtr_reg\(4 downto 0),
      \fifo_depth_gt1_gen.full_n_reg\ => \fifo_depth_gt1_gen.full_n_i_2__4_n_0\,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]\ => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ => \fifo_depth_gt1_gen.mOutPtr_reg[0]_1\,
      \fifo_depth_gt1_gen.mOutPtr_reg[3]\ => \fifo_srl_gen.U_ffo_srl_n_6\,
      \fifo_depth_gt1_gen.mOutPtr_reg[3]_0\ => \fifo_srl_gen.U_ffo_srl_n_7\,
      \fifo_srl_gen.raddr_reg[0]\ => \fifo_srl_gen.raddr[3]_i_3__2_n_0\,
      \fifo_srl_gen.raddr_reg[3]\(2) => \fifo_srl_gen.U_ffo_srl_n_8\,
      \fifo_srl_gen.raddr_reg[3]\(1) => \fifo_srl_gen.U_ffo_srl_n_9\,
      \fifo_srl_gen.raddr_reg[3]\(0) => \fifo_srl_gen.U_ffo_srl_n_10\,
      \fifo_srl_gen.raddr_reg[3]_0\(0) => \fifo_srl_gen.U_ffo_srl_n_11\,
      if_empty_n => if_empty_n,
      last_resp => last_resp,
      we => we,
      wrsp_ready => \^wrsp_ready\,
      wrsp_valid => \^wrsp_valid\
    );
\fifo_srl_gen.raddr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      O => \fifo_srl_gen.raddr[0]_i_1__2_n_0\
    );
\fifo_srl_gen.raddr[3]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(1),
      I1 => \fifo_srl_gen.raddr_reg\(0),
      O => \fifo_srl_gen.raddr[3]_i_3__2_n_0\
    );
\fifo_srl_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_11\,
      D => \fifo_srl_gen.raddr[0]_i_1__2_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(0),
      R => \fifo_depth_gt1_gen.dout_reg[0]_1\
    );
\fifo_srl_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_11\,
      D => \fifo_srl_gen.U_ffo_srl_n_10\,
      Q => \fifo_srl_gen.raddr_reg\(1),
      R => \fifo_depth_gt1_gen.dout_reg[0]_1\
    );
\fifo_srl_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_11\,
      D => \fifo_srl_gen.U_ffo_srl_n_9\,
      Q => \fifo_srl_gen.raddr_reg\(2),
      R => \fifo_depth_gt1_gen.dout_reg[0]_1\
    );
\fifo_srl_gen.raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_11\,
      D => \fifo_srl_gen.U_ffo_srl_n_8\,
      Q => \fifo_srl_gen.raddr_reg\(3),
      R => \fifo_depth_gt1_gen.dout_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized10_11\ is
  port (
    \fifo_depth_gt1_gen.dout_reg[0]\ : out STD_LOGIC;
    ost_resp_ready : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    we : in STD_LOGIC;
    ost_ctrl_info : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ : in STD_LOGIC;
    if_full_n_0 : in STD_LOGIC;
    AWREADY_Dummy_1 : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrsp_type : in STD_LOGIC;
    ursp_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized10_11\ : entity is "conv2d_edge_gmem1_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized10_11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized10_11\ is
  signal empty_n : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_2__8_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \fifo_srl_gen.U_ffo_srl_n_10\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_11\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_13\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_2\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_3\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_6\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_7\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_8\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_9\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_3__6_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal need_wrsp : STD_LOGIC;
  signal \^ost_resp_ready\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.full_n_i_2__8\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__5\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[0]_i_1__6\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[3]_i_3__6\ : label is "soft_lutpair173";
begin
  ost_resp_ready <= \^ost_resp_ready\;
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \fifo_srl_gen.U_ffo_srl_n_13\,
      Q => need_wrsp,
      R => SR(0)
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_srl_gen.U_ffo_srl_n_7\,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.full_n_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg\(3),
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg\(4),
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg\(2),
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      O => \fifo_depth_gt1_gen.full_n_i_2__8_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_srl_gen.U_ffo_srl_n_6\,
      Q => \^ost_resp_ready\,
      S => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__5_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__5_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \p_0_in__0\(1),
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_srl_gen.U_ffo_srl_n_3\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(2),
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_srl_gen.U_ffo_srl_n_2\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(3),
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \p_0_in__0\(4),
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(4),
      R => SR(0)
    );
\fifo_srl_gen.U_ffo_srl\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized5_12\
     port map (
      AWREADY_Dummy_1 => AWREADY_Dummy_1,
      AWVALID_Dummy => AWVALID_Dummy,
      D(3) => \p_0_in__0\(4),
      D(2) => \fifo_srl_gen.U_ffo_srl_n_2\,
      D(1) => \fifo_srl_gen.U_ffo_srl_n_3\,
      D(0) => \p_0_in__0\(1),
      E(0) => empty_n,
      Q(3 downto 0) => \fifo_srl_gen.raddr_reg\(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      dout_vld_reg => dout_vld_reg_0,
      dout_vld_reg_0 => \fifo_srl_gen.U_ffo_srl_n_13\,
      dout_vld_reg_1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      dout_vld_reg_2(0) => Q(0),
      \fifo_depth_gt1_gen.dout_reg[0]_0\ => \fifo_depth_gt1_gen.dout_reg[0]\,
      \fifo_depth_gt1_gen.full_n_reg\ => \fifo_depth_gt1_gen.full_n_i_2__8_n_0\,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]\ => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      \fifo_depth_gt1_gen.mOutPtr_reg[3]\ => \fifo_srl_gen.U_ffo_srl_n_6\,
      \fifo_depth_gt1_gen.mOutPtr_reg[3]_0\ => \fifo_srl_gen.U_ffo_srl_n_7\,
      \fifo_depth_gt1_gen.mOutPtr_reg[4]\(4 downto 0) => \fifo_depth_gt1_gen.mOutPtr_reg\(4 downto 0),
      \fifo_srl_gen.raddr_reg[0]\ => \fifo_srl_gen.raddr[3]_i_3__6_n_0\,
      \fifo_srl_gen.raddr_reg[3]\(2) => \fifo_srl_gen.U_ffo_srl_n_8\,
      \fifo_srl_gen.raddr_reg[3]\(1) => \fifo_srl_gen.U_ffo_srl_n_9\,
      \fifo_srl_gen.raddr_reg[3]\(0) => \fifo_srl_gen.U_ffo_srl_n_10\,
      \fifo_srl_gen.raddr_reg[3]_0\(0) => \fifo_srl_gen.U_ffo_srl_n_11\,
      if_full_n_0 => if_full_n_0,
      need_wrsp => need_wrsp,
      ost_ctrl_info => ost_ctrl_info,
      ost_resp_ready => \^ost_resp_ready\,
      ursp_ready => ursp_ready,
      we => we,
      wrsp_type => wrsp_type
    );
\fifo_srl_gen.raddr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      O => \fifo_srl_gen.raddr[0]_i_1__6_n_0\
    );
\fifo_srl_gen.raddr[3]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(1),
      I1 => \fifo_srl_gen.raddr_reg\(0),
      O => \fifo_srl_gen.raddr[3]_i_3__6_n_0\
    );
\fifo_srl_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_11\,
      D => \fifo_srl_gen.raddr[0]_i_1__6_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(0),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_11\,
      D => \fifo_srl_gen.U_ffo_srl_n_10\,
      Q => \fifo_srl_gen.raddr_reg\(1),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_11\,
      D => \fifo_srl_gen.U_ffo_srl_n_9\,
      Q => \fifo_srl_gen.raddr_reg\(2),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_11\,
      D => \fifo_srl_gen.U_ffo_srl_n_8\,
      Q => \fifo_srl_gen.raddr_reg\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized16\ is
  port (
    if_full_n_0 : out STD_LOGIC;
    if_empty_n : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    if_read6_out : out STD_LOGIC;
    \bus_wide_gen.data_valid_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_valid_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_valid_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.offset_valid_reg\ : out STD_LOGIC;
    re : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[4]_0\ : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    out_TOP_WREADY : in STD_LOGIC;
    \bus_wide_gen.data_gen[3].data_buf_reg[31]\ : in STD_LOGIC;
    \bus_wide_gen.data_gen[3].data_buf_reg[31]_0\ : in STD_LOGIC;
    p_0_in26_in : in STD_LOGIC;
    \bus_wide_gen.data_gen[1].data_buf_reg[15]\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_buf[0]_i_4\ : in STD_LOGIC;
    we : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \fifo_depth_gt1_gen.dout_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized16\ : entity is "conv2d_edge_gmem1_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized16\ is
  signal empty_n : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_2__5_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_4\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_5\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_3__3_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal full_n0 : STD_LOGIC;
  signal \^if_empty_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.full_n_i_2__5\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__10\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_1__9\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[3]_i_1__9\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[0]_i_1__3\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[1]_i_1__3\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[2]_i_1__3\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[3]_i_3__3\ : label is "soft_lutpair169";
begin
  if_empty_n <= \^if_empty_n\;
\bus_wide_gen.data_gen[1].data_buf[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D5DD"
    )
        port map (
      I0 => WVALID_Dummy,
      I1 => \^if_empty_n\,
      I2 => out_TOP_WREADY,
      I3 => \bus_wide_gen.data_gen[3].data_buf_reg[31]\,
      I4 => \bus_wide_gen.data_gen[1].data_buf_reg[15]\,
      O => \bus_wide_gen.data_valid_reg_1\(0)
    );
\bus_wide_gen.data_gen[2].data_buf[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5DD0000"
    )
        port map (
      I0 => WVALID_Dummy,
      I1 => \^if_empty_n\,
      I2 => out_TOP_WREADY,
      I3 => \bus_wide_gen.data_gen[3].data_buf_reg[31]\,
      I4 => p_0_in26_in,
      O => \bus_wide_gen.data_valid_reg_0\(0)
    );
\bus_wide_gen.data_gen[3].data_buf[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D5DD"
    )
        port map (
      I0 => WVALID_Dummy,
      I1 => \^if_empty_n\,
      I2 => out_TOP_WREADY,
      I3 => \bus_wide_gen.data_gen[3].data_buf_reg[31]\,
      I4 => \bus_wide_gen.data_gen[3].data_buf_reg[31]_0\,
      O => \bus_wide_gen.data_valid_reg\(0)
    );
\bus_wide_gen.len_cnt_buf[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DDD5D5D"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_buf[0]_i_4\,
      I1 => WVALID_Dummy,
      I2 => \^if_empty_n\,
      I3 => out_TOP_WREADY,
      I4 => \bus_wide_gen.data_gen[3].data_buf_reg[31]\,
      O => \bus_wide_gen.offset_valid_reg\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \fifo_srl_gen.U_ffo_srl_n_5\,
      Q => \^if_empty_n\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg[4]_0\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => empty_n
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => empty_n,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.full_n_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      O => \fifo_depth_gt1_gen.full_n_i_2__5_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => full_n0,
      Q => if_full_n_0,
      S => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__10_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg[4]_0\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__6_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg[4]_0\,
      O => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__9_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg[4]_0\,
      O => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__9_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg[4]_0\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      O => \fifo_depth_gt1_gen.mOutPtr[4]_i_2__1_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__10_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__6_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__9_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__9_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \fifo_depth_gt1_gen.mOutPtr[4]_i_2__1_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\fifo_srl_gen.U_ffo_srl\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized11\
     port map (
      E(0) => re,
      Q(3 downto 0) => \fifo_srl_gen.raddr_reg\(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => ap_rst_n_0(0),
      dout_vld_reg => \fifo_srl_gen.U_ffo_srl_n_5\,
      dout_vld_reg_0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      \fifo_depth_gt1_gen.dout[3]_i_2_0\(7 downto 0) => Q(7 downto 0),
      \fifo_depth_gt1_gen.dout_reg[3]_0\ => \^if_empty_n\,
      \fifo_depth_gt1_gen.dout_reg[3]_1\(0) => \fifo_depth_gt1_gen.dout_reg[3]\(0),
      \fifo_depth_gt1_gen.full_n_reg\ => \fifo_depth_gt1_gen.full_n_i_2__5_n_0\,
      \fifo_srl_gen.raddr_reg[0]\ => \fifo_srl_gen.raddr[3]_i_3__3_n_0\,
      \fifo_srl_gen.raddr_reg[3]\(0) => \fifo_srl_gen.U_ffo_srl_n_4\,
      full_n0 => full_n0,
      \in\(3 downto 0) => \in\(3 downto 0),
      \len_cnt_reg[2]\ => if_read6_out,
      we => we
    );
\fifo_srl_gen.raddr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      O => \fifo_srl_gen.raddr[0]_i_1__3_n_0\
    );
\fifo_srl_gen.raddr[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg[4]_0\,
      I1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I2 => \fifo_srl_gen.raddr_reg\(0),
      I3 => \fifo_srl_gen.raddr_reg\(1),
      O => \fifo_srl_gen.raddr[1]_i_1__3_n_0\
    );
\fifo_srl_gen.raddr[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80EA15"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      I1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg[4]_0\,
      I3 => \fifo_srl_gen.raddr_reg\(2),
      I4 => \fifo_srl_gen.raddr_reg\(1),
      O => \fifo_srl_gen.raddr[2]_i_1__3_n_0\
    );
\fifo_srl_gen.raddr[3]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAA9A9A9"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(3),
      I1 => \fifo_srl_gen.raddr_reg\(1),
      I2 => \fifo_srl_gen.raddr_reg\(0),
      I3 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg[4]_0\,
      I5 => \fifo_srl_gen.raddr_reg\(2),
      O => \fifo_srl_gen.raddr[3]_i_2__3_n_0\
    );
\fifo_srl_gen.raddr[3]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(1),
      I1 => \fifo_srl_gen.raddr_reg\(0),
      O => \fifo_srl_gen.raddr[3]_i_3__3_n_0\
    );
\fifo_srl_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_4\,
      D => \fifo_srl_gen.raddr[0]_i_1__3_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(0),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_4\,
      D => \fifo_srl_gen.raddr[1]_i_1__3_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(1),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_4\,
      D => \fifo_srl_gen.raddr[2]_i_1__3_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(2),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_4\,
      D => \fifo_srl_gen.raddr[3]_i_2__3_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized18\ is
  port (
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC;
    if_empty_n_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 65 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    \aggressive_gen.rs_req_ready\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[2]\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 65 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized18\ : entity is "conv2d_edge_gmem1_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized18\ is
  signal \dout_vld_i_1__10_n_0\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_1__11_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_1__9_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_2__6_n_0\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.full_n_reg_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_2__5_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_3__4_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^if_empty_n_0\ : STD_LOGIC;
  signal re : STD_LOGIC;
  signal we : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.full_n_i_2__6\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__9\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[1]_i_1__9\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[4]_i_3__2\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[0]_i_1__4\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[3]_i_3__4\ : label is "soft_lutpair222";
begin
  \fifo_depth_gt1_gen.full_n_reg_0\ <= \^fifo_depth_gt1_gen.full_n_reg_0\;
  if_empty_n_0 <= \^if_empty_n_0\;
\dout_vld_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => \^if_empty_n_0\,
      I1 => \fifo_depth_gt1_gen.dout_reg[2]\,
      I2 => \aggressive_gen.rs_req_ready\,
      I3 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      O => \dout_vld_i_1__10_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__10_n_0\,
      Q => \^if_empty_n_0\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr[4]_i_3__2_n_0\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.empty_n_i_1__11_n_0\
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.empty_n_i_1__11_n_0\,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.full_n_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F40"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.full_n_i_2__6_n_0\,
      I1 => AWVALID_Dummy,
      I2 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I3 => re,
      O => \fifo_depth_gt1_gen.full_n_i_1__9_n_0\
    );
\fifo_depth_gt1_gen.full_n_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      O => \fifo_depth_gt1_gen.full_n_i_2__6_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.full_n_i_1__9_n_0\,
      Q => \^fifo_depth_gt1_gen.full_n_reg_0\,
      S => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__9_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF4040BF"
    )
        port map (
      I0 => re,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => AWVALID_Dummy,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__9_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A96AA9A9A9A9A9A9"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => re,
      I4 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I5 => AWVALID_Dummy,
      O => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__11_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA96AAAAAA9AAA9"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => re,
      I5 => we,
      O => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__7_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => re,
      I1 => AWVALID_Dummy,
      I2 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      O => empty_n
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr[4]_i_3__2_n_0\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[4]_i_2__2_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => re,
      O => \fifo_depth_gt1_gen.mOutPtr[4]_i_3__2_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__9_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__9_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__11_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__7_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[4]_i_2__2_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\fifo_srl_gen.U_ffo_srl\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized13\
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      Q(3 downto 0) => \fifo_srl_gen.raddr_reg\(3 downto 0),
      SR(0) => SR(0),
      \aggressive_gen.rs_req_ready\ => \aggressive_gen.rs_req_ready\,
      ap_clk => ap_clk,
      \fifo_depth_gt1_gen.dout_reg[2]_0\ => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      \fifo_depth_gt1_gen.dout_reg[2]_1\ => \fifo_depth_gt1_gen.dout_reg[2]\,
      \fifo_depth_gt1_gen.dout_reg[67]_0\(65 downto 0) => Q(65 downto 0),
      \fifo_depth_gt1_gen.dout_reg[67]_1\ => \^fifo_depth_gt1_gen.full_n_reg_0\,
      if_empty_n_0 => \^if_empty_n_0\,
      \in\(65 downto 0) => \in\(65 downto 0),
      re => re,
      we => we
    );
\fifo_srl_gen.raddr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      O => \fifo_srl_gen.raddr[0]_i_1__4_n_0\
    );
\fifo_srl_gen.raddr[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF08000800F7FF"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => re,
      I3 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I4 => \fifo_srl_gen.raddr_reg\(0),
      I5 => \fifo_srl_gen.raddr_reg\(1),
      O => \fifo_srl_gen.raddr[1]_i_1__5_n_0\
    );
\fifo_srl_gen.raddr[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAA5955"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(2),
      I1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I2 => re,
      I3 => we,
      I4 => \fifo_srl_gen.raddr_reg\(1),
      I5 => \fifo_srl_gen.raddr_reg\(0),
      O => \fifo_srl_gen.raddr[2]_i_1__5_n_0\
    );
\fifo_srl_gen.raddr[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FDFF0000FD0000"
    )
        port map (
      I0 => \fifo_srl_gen.raddr[3]_i_3__4_n_0\,
      I1 => \fifo_srl_gen.raddr_reg\(3),
      I2 => \fifo_srl_gen.raddr_reg\(2),
      I3 => we,
      I4 => re,
      I5 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      O => \fifo_srl_gen.raddr[3]_i_1__5_n_0\
    );
\fifo_srl_gen.raddr[3]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAA95"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(3),
      I1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I2 => \fifo_depth_gt1_gen.mOutPtr[4]_i_3__2_n_0\,
      I3 => \fifo_srl_gen.raddr_reg\(1),
      I4 => \fifo_srl_gen.raddr_reg\(0),
      I5 => \fifo_srl_gen.raddr_reg\(2),
      O => \fifo_srl_gen.raddr[3]_i_2__5_n_0\
    );
\fifo_srl_gen.raddr[3]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(1),
      I1 => \fifo_srl_gen.raddr_reg\(0),
      O => \fifo_srl_gen.raddr[3]_i_3__4_n_0\
    );
\fifo_srl_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__5_n_0\,
      D => \fifo_srl_gen.raddr[0]_i_1__4_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(0),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__5_n_0\,
      D => \fifo_srl_gen.raddr[1]_i_1__5_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(1),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__5_n_0\,
      D => \fifo_srl_gen.raddr[2]_i_1__5_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(2),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__5_n_0\,
      D => \fifo_srl_gen.raddr[3]_i_2__5_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized20\ is
  port (
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC;
    WVALID_Dummy_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_0 : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[36]\ : out STD_LOGIC;
    dout_vld_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.dout_reg[36]_0\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WVALID_Dummy_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_WVALID : out STD_LOGIC;
    WVALID_Dummy_reg_1 : out STD_LOGIC;
    WVALID_Dummy_reg_2 : out STD_LOGIC;
    WLAST_Dummy_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \strb_buf_reg[0]\ : in STD_LOGIC;
    if_empty_n : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \aggressive_gen.flying_req_reg\ : in STD_LOGIC;
    if_empty_n_0 : in STD_LOGIC;
    \aggressive_gen.rs_req_ready\ : in STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    \data_p2_reg[2]\ : in STD_LOGIC;
    \bus_wide_gen.first_pad\ : in STD_LOGIC;
    if_read6_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized20\ : entity is "conv2d_edge_gmem1_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized20\ is
  signal \aggressive_gen.fifo_valid\ : STD_LOGIC;
  signal \dout_vld_i_1__11_n_0\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_1__12_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_1__10_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_2__7_n_0\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.full_n_reg_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_1\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_2__6_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_3__5_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal re : STD_LOGIC;
  signal we : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_valid_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \dout_vld_i_1__11\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.full_n_i_2__7\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__6\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[1]_i_1__10\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[4]_i_3__3\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \fifo_mem_gen.raddr[5]_i_3\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[0]_i_1__5\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[3]_i_3__5\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of m_axi_gmem1_WVALID_INST_0 : label is "soft_lutpair218";
begin
  \fifo_depth_gt1_gen.full_n_reg_0\ <= \^fifo_depth_gt1_gen.full_n_reg_0\;
WLAST_Dummy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \in\(36),
      I1 => \strb_buf_reg[0]\,
      I2 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I3 => if_read6_out,
      O => WLAST_Dummy_reg
    );
WVALID_Dummy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \strb_buf_reg[0]\,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => if_empty_n,
      I3 => WVALID_Dummy,
      O => WVALID_Dummy_reg_2
    );
\bus_wide_gen.data_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAAAA"
    )
        port map (
      I0 => \bus_wide_gen.first_pad\,
      I1 => \strb_buf_reg[0]\,
      I2 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I3 => if_empty_n,
      I4 => WVALID_Dummy,
      O => WVALID_Dummy_reg_1
    );
\dout_vld_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EECE"
    )
        port map (
      I0 => \aggressive_gen.fifo_valid\,
      I1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I2 => m_axi_gmem1_WREADY,
      I3 => \fifo_srl_gen.U_ffo_srl_n_1\,
      O => \dout_vld_i_1__11_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__11_n_0\,
      Q => \aggressive_gen.fifo_valid\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.empty_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr[4]_i_3__3_n_0\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.empty_n_i_1__12_n_0\
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.empty_n_i_1__12_n_0\,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.full_n_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F40"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.full_n_i_2__7_n_0\,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => \strb_buf_reg[0]\,
      I3 => re,
      O => \fifo_depth_gt1_gen.full_n_i_1__10_n_0\
    );
\fifo_depth_gt1_gen.full_n_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      O => \fifo_depth_gt1_gen.full_n_i_2__7_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.full_n_i_1__10_n_0\,
      Q => \^fifo_depth_gt1_gen.full_n_reg_0\,
      S => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__6_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF4040BF"
    )
        port map (
      I0 => re,
      I1 => \strb_buf_reg[0]\,
      I2 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__10_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A96AA9A9A9A9A9A9"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => re,
      I4 => \strb_buf_reg[0]\,
      I5 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      O => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__12_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA96AAAAAA9AAA9"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => re,
      I5 => we,
      O => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__8_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => re,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => \strb_buf_reg[0]\,
      O => empty_n
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr[4]_i_3__3_n_0\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[4]_i_2__3_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I1 => \strb_buf_reg[0]\,
      I2 => re,
      O => \fifo_depth_gt1_gen.mOutPtr[4]_i_3__3_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__6_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__10_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__12_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__8_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[4]_i_2__3_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\fifo_mem_gen.raddr[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \strb_buf_reg[0]\,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => if_empty_n,
      I3 => WVALID_Dummy,
      O => WVALID_Dummy_reg
    );
\fifo_srl_gen.U_ffo_srl\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized15\
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(4 downto 0) => Q(4 downto 0),
      SR(0) => SR(0),
      WVALID_Dummy => WVALID_Dummy,
      WVALID_Dummy_reg(0) => WVALID_Dummy_reg_0(0),
      \aggressive_gen.fifo_valid\ => \aggressive_gen.fifo_valid\,
      \aggressive_gen.flying_req_reg\ => \aggressive_gen.flying_req_reg\,
      \aggressive_gen.last_cnt_reg[3]\ => \fifo_srl_gen.U_ffo_srl_n_1\,
      \aggressive_gen.rs_req_ready\ => \aggressive_gen.rs_req_ready\,
      ap_clk => ap_clk,
      \data_p2_reg[2]\ => \data_p2_reg[2]\,
      dout_vld_reg => dout_vld_reg_0,
      dout_vld_reg_0(0) => dout_vld_reg_1(0),
      \fifo_depth_gt1_gen.dout_reg[0]_0\ => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      \fifo_depth_gt1_gen.dout_reg[36]_0\ => \fifo_depth_gt1_gen.dout_reg[36]\,
      \fifo_depth_gt1_gen.dout_reg[36]_1\(36 downto 0) => \fifo_depth_gt1_gen.dout_reg[36]_0\(36 downto 0),
      \fifo_depth_gt1_gen.dout_reg[36]_2\(3 downto 0) => \fifo_srl_gen.raddr_reg\(3 downto 0),
      if_empty_n => if_empty_n,
      if_empty_n_0 => if_empty_n_0,
      \in\(36 downto 0) => \in\(36 downto 0),
      m_axi_gmem1_WREADY => m_axi_gmem1_WREADY,
      re => re,
      \strb_buf_reg[0]\ => \strb_buf_reg[0]\,
      \strb_buf_reg[0]_0\ => \^fifo_depth_gt1_gen.full_n_reg_0\,
      we => we
    );
\fifo_srl_gen.raddr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      O => \fifo_srl_gen.raddr[0]_i_1__5_n_0\
    );
\fifo_srl_gen.raddr[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF08000800F7FF"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I1 => \strb_buf_reg[0]\,
      I2 => re,
      I3 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I4 => \fifo_srl_gen.raddr_reg\(0),
      I5 => \fifo_srl_gen.raddr_reg\(1),
      O => \fifo_srl_gen.raddr[1]_i_1__6_n_0\
    );
\fifo_srl_gen.raddr[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800AEAA5155"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      I1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I2 => re,
      I3 => we,
      I4 => \fifo_srl_gen.raddr_reg\(2),
      I5 => \fifo_srl_gen.raddr_reg\(1),
      O => \fifo_srl_gen.raddr[2]_i_1__6_n_0\
    );
\fifo_srl_gen.raddr[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FDFF0000FD0000"
    )
        port map (
      I0 => \fifo_srl_gen.raddr[3]_i_3__5_n_0\,
      I1 => \fifo_srl_gen.raddr_reg\(3),
      I2 => \fifo_srl_gen.raddr_reg\(2),
      I3 => we,
      I4 => re,
      I5 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      O => \fifo_srl_gen.raddr[3]_i_1__6_n_0\
    );
\fifo_srl_gen.raddr[3]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAA9A9A9"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(3),
      I1 => \fifo_srl_gen.raddr_reg\(1),
      I2 => \fifo_srl_gen.raddr_reg\(0),
      I3 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I4 => \fifo_depth_gt1_gen.mOutPtr[4]_i_3__3_n_0\,
      I5 => \fifo_srl_gen.raddr_reg\(2),
      O => \fifo_srl_gen.raddr[3]_i_2__6_n_0\
    );
\fifo_srl_gen.raddr[3]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(1),
      I1 => \fifo_srl_gen.raddr_reg\(0),
      O => \fifo_srl_gen.raddr[3]_i_3__5_n_0\
    );
\fifo_srl_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__6_n_0\,
      D => \fifo_srl_gen.raddr[0]_i_1__5_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(0),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__6_n_0\,
      D => \fifo_srl_gen.raddr[1]_i_1__6_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(1),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__6_n_0\,
      D => \fifo_srl_gen.raddr[2]_i_1__6_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(2),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__6_n_0\,
      D => \fifo_srl_gen.raddr[3]_i_2__6_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(3),
      R => SR(0)
    );
m_axi_gmem1_WVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \aggressive_gen.fifo_valid\,
      I1 => \fifo_srl_gen.U_ffo_srl_n_1\,
      O => m_axi_gmem1_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized6\ is
  port (
    I_CH0_WREADY : out STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC;
    \bus_wide_gen.first_pad_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.offset_pack_reg_reg[30]\ : out STD_LOGIC;
    p_0_in26_in : out STD_LOGIC;
    \bus_wide_gen.offset_pack_reg_reg[32]\ : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    \bus_wide_gen.single_beat_reg\ : out STD_LOGIC;
    \bus_wide_gen.first_beat_set_reg\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    dout_vld_reg_1 : out STD_LOGIC;
    dout_vld_reg_2 : out STD_LOGIC;
    dout_vld_reg_3 : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    and_ln40_reg_1145_pp0_iter21_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter22 : in STD_LOGIC;
    I_CH0_BVALID : in STD_LOGIC;
    ap_enable_reg_pp0_iter27 : in STD_LOGIC;
    icmp_ln30_reg_1119_pp0_iter26_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bus_wide_gen.offset_valid_reg\ : in STD_LOGIC;
    \bus_wide_gen.offset_valid_reg_0\ : in STD_LOGIC;
    \fifo_mem_gen.raddr_reg[5]_0\ : in STD_LOGIC;
    \bus_wide_gen.data_gen[0].strb_buf_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.first_pad_reg_0\ : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[1]\ : in STD_LOGIC;
    \fifo_mem_gen.raddr_reg[5]_1\ : in STD_LOGIC;
    we : in STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_buf_reg[29]\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_buf_reg[29]_0\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_buf_reg[29]_1\ : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[3]\ : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[2]\ : in STD_LOGIC;
    \bus_wide_gen.first_beat_set_reg_0\ : in STD_LOGIC;
    \bus_wide_gen.offset_empty_n\ : in STD_LOGIC;
    \bus_wide_gen.last_beat_set\ : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized6\ : entity is "conv2d_edge_gmem1_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized6\ is
  signal \^i_ch0_wready\ : STD_LOGIC;
  signal \^bus_wide_gen.first_pad_reg\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[0]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[0]_i_4_n_0\ : STD_LOGIC;
  signal \^bus_wide_gen.offset_pack_reg_reg[30]\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \dout_vld_i_1__5_n_0\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal empty_n0 : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_2__5_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_2__2_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[6]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[6]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[6]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[6]_i_5_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6]\ : STD_LOGIC;
  signal \fifo_mem_gen.U_ffo_mem_n_1\ : STD_LOGIC;
  signal \fifo_mem_gen.U_ffo_mem_n_2\ : STD_LOGIC;
  signal \fifo_mem_gen.raddr\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \fifo_mem_gen.raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_mem_gen.raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_mem_gen.raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_mem_gen.raddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_mem_gen.waddr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo_mem_gen.wnext\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal full_n0 : STD_LOGIC;
  signal \^p_0_in26_in\ : STD_LOGIC;
  signal re : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wdata_valid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.empty_n_i_1__7\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.full_n_i_2__2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__7\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[1]_i_1__5\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_1__8\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[3]_i_1__6\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[6]_i_3\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[6]_i_5\ : label is "soft_lutpair230";
begin
  I_CH0_WREADY <= \^i_ch0_wready\;
  \bus_wide_gen.first_pad_reg\ <= \^bus_wide_gen.first_pad_reg\;
  \bus_wide_gen.offset_pack_reg_reg[30]\ <= \^bus_wide_gen.offset_pack_reg_reg[30]\;
  p_0_in26_in <= \^p_0_in26_in\;
\bus_wide_gen.data_gen[0].data_buf[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080008080"
    )
        port map (
      I0 => \fifo_mem_gen.raddr_reg[5]_1\,
      I1 => wdata_valid,
      I2 => \bus_wide_gen.first_pad_reg_0\,
      I3 => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\,
      I4 => Q(3),
      I5 => Q(2),
      O => E(0)
    );
\bus_wide_gen.data_gen[3].data_buf[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF00FFF7FFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\,
      I3 => wdata_valid,
      I4 => \bus_wide_gen.first_pad_reg_0\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[3]\,
      O => \bus_wide_gen.offset_pack_reg_reg[32]\
    );
\bus_wide_gen.first_beat_set_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFB3B3B3B3B3B"
    )
        port map (
      I0 => \bus_wide_gen.first_beat_set_reg_0\,
      I1 => ap_rst_n,
      I2 => \^bus_wide_gen.offset_pack_reg_reg[30]\,
      I3 => \bus_wide_gen.offset_valid_reg\,
      I4 => \bus_wide_gen.offset_valid_reg_0\,
      I5 => \fifo_mem_gen.raddr_reg[5]_0\,
      O => \bus_wide_gen.first_beat_set_reg\
    );
\bus_wide_gen.first_pad_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \^bus_wide_gen.offset_pack_reg_reg[30]\,
      I1 => wdata_valid,
      I2 => \fifo_mem_gen.raddr_reg[5]_1\,
      I3 => \fifo_mem_gen.raddr_reg[5]_0\,
      I4 => \bus_wide_gen.first_pad_reg_0\,
      O => dout_vld_reg_0
    );
\bus_wide_gen.last_beat_set_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000C808C808C80"
    )
        port map (
      I0 => \bus_wide_gen.last_beat_set\,
      I1 => ap_rst_n,
      I2 => \^bus_wide_gen.offset_pack_reg_reg[30]\,
      I3 => \bus_wide_gen.offset_valid_reg\,
      I4 => \bus_wide_gen.offset_valid_reg_0\,
      I5 => \fifo_mem_gen.raddr_reg[5]_0\,
      O => ap_rst_n_0
    );
\bus_wide_gen.len_cnt_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F1F1FFF3"
    )
        port map (
      I0 => \^bus_wide_gen.first_pad_reg\,
      I1 => Q(0),
      I2 => \bus_wide_gen.len_cnt_buf[0]_i_3_n_0\,
      I3 => \^p_0_in26_in\,
      I4 => Q(1),
      I5 => \bus_wide_gen.len_cnt_buf[0]_i_4_n_0\,
      O => \^bus_wide_gen.offset_pack_reg_reg[30]\
    );
\bus_wide_gen.len_cnt_buf[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080FFFFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \bus_wide_gen.pad_oh_reg[1]_i_2_n_0\,
      I3 => \bus_wide_gen.offset_valid_reg\,
      I4 => \bus_wide_gen.offset_valid_reg_0\,
      I5 => \fifo_mem_gen.raddr_reg[5]_0\,
      O => \bus_wide_gen.len_cnt_buf[0]_i_3_n_0\
    );
\bus_wide_gen.len_cnt_buf[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBAABBABBBBBBB"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_buf_reg[29]\,
      I1 => \bus_wide_gen.len_cnt_buf_reg[29]_0\,
      I2 => \bus_wide_gen.len_cnt_buf_reg[29]_1\,
      I3 => wdata_valid,
      I4 => \bus_wide_gen.first_pad_reg_0\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[3]\,
      O => \bus_wide_gen.len_cnt_buf[0]_i_4_n_0\
    );
\bus_wide_gen.offset_valid_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1F00"
    )
        port map (
      I0 => \bus_wide_gen.offset_valid_reg_0\,
      I1 => \bus_wide_gen.offset_valid_reg\,
      I2 => \^bus_wide_gen.offset_pack_reg_reg[30]\,
      I3 => \fifo_mem_gen.raddr_reg[5]_0\,
      I4 => \bus_wide_gen.offset_empty_n\,
      O => \bus_wide_gen.single_beat_reg\
    );
\bus_wide_gen.pad_oh_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \bus_wide_gen.pad_oh_reg[1]_i_2_n_0\,
      I1 => wdata_valid,
      I2 => \fifo_mem_gen.raddr_reg[5]_1\,
      I3 => \fifo_mem_gen.raddr_reg[5]_0\,
      I4 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      O => dout_vld_reg_3
    );
\bus_wide_gen.pad_oh_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFF000000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \fifo_mem_gen.raddr_reg[5]_0\,
      I3 => \bus_wide_gen.first_beat_set_reg_0\,
      I4 => \bus_wide_gen.first_pad_reg_0\,
      I5 => wdata_valid,
      O => \bus_wide_gen.pad_oh_reg[1]_i_2_n_0\
    );
\bus_wide_gen.pad_oh_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF4000"
    )
        port map (
      I0 => \^bus_wide_gen.first_pad_reg\,
      I1 => wdata_valid,
      I2 => \fifo_mem_gen.raddr_reg[5]_1\,
      I3 => \fifo_mem_gen.raddr_reg[5]_0\,
      I4 => \bus_wide_gen.pad_oh_reg_reg[2]\,
      O => dout_vld_reg_2
    );
\bus_wide_gen.pad_oh_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC8CFFBFFFFFFFFF"
    )
        port map (
      I0 => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\,
      I1 => \bus_wide_gen.first_pad_reg_0\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      I5 => wdata_valid,
      O => \^bus_wide_gen.first_pad_reg\
    );
\bus_wide_gen.pad_oh_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \^p_0_in26_in\,
      I1 => wdata_valid,
      I2 => \fifo_mem_gen.raddr_reg[5]_1\,
      I3 => \fifo_mem_gen.raddr_reg[5]_0\,
      I4 => \bus_wide_gen.pad_oh_reg_reg[3]\,
      O => dout_vld_reg_1
    );
\bus_wide_gen.pad_oh_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A2A0A00002000"
    )
        port map (
      I0 => wdata_valid,
      I1 => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\,
      I2 => \bus_wide_gen.first_pad_reg_0\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => \bus_wide_gen.pad_oh_reg_reg[2]\,
      O => \^p_0_in26_in\
    );
\dout_vld_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \fifo_mem_gen.raddr_reg[5]_1\,
      I1 => \fifo_mem_gen.raddr_reg[5]_0\,
      I2 => wdata_valid,
      I3 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      O => \dout_vld_i_1__5_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__5_n_0\,
      Q => wdata_valid,
      R => mem_reg
    );
\fifo_depth_gt1_gen.empty_n_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr[6]_i_4_n_0\,
      I1 => \fifo_depth_gt1_gen.empty_n_i_2__5_n_0\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      O => empty_n0
    );
\fifo_depth_gt1_gen.empty_n_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.empty_n_i_2__5_n_0\
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => empty_n0,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => mem_reg
    );
\fifo_depth_gt1_gen.full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F700FF00FF00FF0"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I2 => we,
      I3 => re,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I5 => \fifo_depth_gt1_gen.full_n_i_2__2_n_0\,
      O => full_n0
    );
\fifo_depth_gt1_gen.full_n_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.full_n_i_2__2_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => full_n0,
      Q => \^i_ch0_wready\,
      S => mem_reg
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__7_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr[6]_i_4_n_0\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__5_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr[6]_i_4_n_0\,
      O => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__8_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6CCCCCC9"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr[6]_i_4_n_0\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__6_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I5 => \fifo_depth_gt1_gen.mOutPtr[6]_i_4_n_0\,
      O => \fifo_depth_gt1_gen.mOutPtr[4]_i_1__5_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"784B7878"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr[6]_i_5_n_0\,
      I1 => \fifo_depth_gt1_gen.mOutPtr[6]_i_4_n_0\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr[6]_i_3_n_0\,
      O => \fifo_depth_gt1_gen.mOutPtr[5]_i_1__0_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => re,
      I1 => \^i_ch0_wready\,
      I2 => ap_enable_reg_pp0_iter22,
      I3 => and_ln40_reg_1145_pp0_iter21_reg,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      O => empty_n
    );
\fifo_depth_gt1_gen.mOutPtr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5AA9AAAAAAA9AA"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr[6]_i_3_n_0\,
      I4 => \fifo_depth_gt1_gen.mOutPtr[6]_i_4_n_0\,
      I5 => \fifo_depth_gt1_gen.mOutPtr[6]_i_5_n_0\,
      O => \fifo_depth_gt1_gen.mOutPtr[6]_i_2_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.mOutPtr[6]_i_3_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^i_ch0_wready\,
      I1 => ap_enable_reg_pp0_iter22,
      I2 => and_ln40_reg_1145_pp0_iter21_reg,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      I4 => re,
      O => \fifo_depth_gt1_gen.mOutPtr[6]_i_4_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      O => \fifo_depth_gt1_gen.mOutPtr[6]_i_5_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__7_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      R => mem_reg
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__5_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      R => mem_reg
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__8_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      R => mem_reg
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__6_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      R => mem_reg
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[4]_i_1__5_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      R => mem_reg
    );
\fifo_depth_gt1_gen.mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[5]_i_1__0_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\,
      R => mem_reg
    );
\fifo_depth_gt1_gen.mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[6]_i_2_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6]\,
      R => mem_reg
    );
\fifo_mem_gen.U_ffo_mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_mem
     port map (
      Q(5 downto 0) => waddr(5 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      dout(8 downto 0) => dout(8 downto 0),
      \fifo_mem_gen.raddr\(5 downto 0) => \fifo_mem_gen.raddr\(5 downto 0),
      \fifo_mem_gen.raddr_reg[3]\ => \fifo_mem_gen.U_ffo_mem_n_1\,
      \fifo_mem_gen.raddr_reg[3]_0\ => \fifo_mem_gen.U_ffo_mem_n_2\,
      \fifo_mem_gen.raddr_reg[5]\ => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      \fifo_mem_gen.raddr_reg[5]_0\ => \fifo_mem_gen.raddr_reg[5]_0\,
      \fifo_mem_gen.raddr_reg[5]_1\ => \fifo_mem_gen.raddr_reg[5]_1\,
      mem_reg_0 => mem_reg,
      mem_reg_1(7 downto 0) => mem_reg_0(7 downto 0),
      re => re,
      wdata_valid => wdata_valid,
      we => we
    );
\fifo_mem_gen.raddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F00FF00FF00FF"
    )
        port map (
      I0 => \fifo_mem_gen.raddr\(3),
      I1 => \fifo_mem_gen.raddr\(2),
      I2 => \fifo_mem_gen.raddr\(1),
      I3 => \fifo_mem_gen.raddr\(0),
      I4 => \fifo_mem_gen.raddr\(4),
      I5 => \fifo_mem_gen.raddr\(5),
      O => \fifo_mem_gen.raddr[0]_i_1_n_0\
    );
\fifo_mem_gen.raddr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F700FF00FF00FF0"
    )
        port map (
      I0 => \fifo_mem_gen.raddr\(3),
      I1 => \fifo_mem_gen.raddr\(2),
      I2 => \fifo_mem_gen.raddr\(1),
      I3 => \fifo_mem_gen.raddr\(0),
      I4 => \fifo_mem_gen.raddr\(4),
      I5 => \fifo_mem_gen.raddr\(5),
      O => \fifo_mem_gen.raddr[1]_i_1_n_0\
    );
\fifo_mem_gen.raddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C4C3CCC3CCC3CCC"
    )
        port map (
      I0 => \fifo_mem_gen.raddr\(3),
      I1 => \fifo_mem_gen.raddr\(2),
      I2 => \fifo_mem_gen.raddr\(1),
      I3 => \fifo_mem_gen.raddr\(0),
      I4 => \fifo_mem_gen.raddr\(4),
      I5 => \fifo_mem_gen.raddr\(5),
      O => \fifo_mem_gen.raddr[2]_i_1_n_0\
    );
\fifo_mem_gen.raddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A2A6AAA6AAA6AAA"
    )
        port map (
      I0 => \fifo_mem_gen.raddr\(3),
      I1 => \fifo_mem_gen.raddr\(2),
      I2 => \fifo_mem_gen.raddr\(1),
      I3 => \fifo_mem_gen.raddr\(0),
      I4 => \fifo_mem_gen.raddr\(4),
      I5 => \fifo_mem_gen.raddr\(5),
      O => \fifo_mem_gen.raddr[3]_i_1_n_0\
    );
\fifo_mem_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => re,
      D => \fifo_mem_gen.raddr[0]_i_1_n_0\,
      Q => \fifo_mem_gen.raddr\(0),
      R => mem_reg
    );
\fifo_mem_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => re,
      D => \fifo_mem_gen.raddr[1]_i_1_n_0\,
      Q => \fifo_mem_gen.raddr\(1),
      R => mem_reg
    );
\fifo_mem_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => re,
      D => \fifo_mem_gen.raddr[2]_i_1_n_0\,
      Q => \fifo_mem_gen.raddr\(2),
      R => mem_reg
    );
\fifo_mem_gen.raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => re,
      D => \fifo_mem_gen.raddr[3]_i_1_n_0\,
      Q => \fifo_mem_gen.raddr\(3),
      R => mem_reg
    );
\fifo_mem_gen.raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => re,
      D => \fifo_mem_gen.U_ffo_mem_n_2\,
      Q => \fifo_mem_gen.raddr\(4),
      R => mem_reg
    );
\fifo_mem_gen.raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => re,
      D => \fifo_mem_gen.U_ffo_mem_n_1\,
      Q => \fifo_mem_gen.raddr\(5),
      R => mem_reg
    );
\fifo_mem_gen.waddr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFFFFFF"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(3),
      I2 => waddr(1),
      I3 => waddr(4),
      I4 => waddr(5),
      I5 => waddr(0),
      O => \fifo_mem_gen.waddr[0]_i_1__0_n_0\
    );
\fifo_mem_gen.waddr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F700FF00FF00FF0"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(3),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(4),
      I5 => waddr(5),
      O => \fifo_mem_gen.wnext\(1)
    );
\fifo_mem_gen.waddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A2A5AAA5AAA5AAA"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(3),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(4),
      I5 => waddr(5),
      O => \fifo_mem_gen.wnext\(2)
    );
\fifo_mem_gen.waddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C4C6CCC6CCC6CCC"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(3),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(4),
      I5 => waddr(5),
      O => \fifo_mem_gen.wnext\(3)
    );
\fifo_mem_gen.waddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F80007FFF8000"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(3),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(4),
      I5 => waddr(5),
      O => \fifo_mem_gen.wnext\(4)
    );
\fifo_mem_gen.waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7FFFFF80000000"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(3),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(4),
      I5 => waddr(5),
      O => \fifo_mem_gen.wnext\(5)
    );
\fifo_mem_gen.waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => we,
      D => \fifo_mem_gen.waddr[0]_i_1__0_n_0\,
      Q => waddr(0),
      R => mem_reg
    );
\fifo_mem_gen.waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => we,
      D => \fifo_mem_gen.wnext\(1),
      Q => waddr(1),
      R => mem_reg
    );
\fifo_mem_gen.waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => we,
      D => \fifo_mem_gen.wnext\(2),
      Q => waddr(2),
      R => mem_reg
    );
\fifo_mem_gen.waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => we,
      D => \fifo_mem_gen.wnext\(3),
      Q => waddr(3),
      R => mem_reg
    );
\fifo_mem_gen.waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => we,
      D => \fifo_mem_gen.wnext\(4),
      Q => waddr(4),
      R => mem_reg
    );
\fifo_mem_gen.waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => we,
      D => \fifo_mem_gen.wnext\(5),
      Q => waddr(5),
      R => mem_reg
    );
\run_proc[1].remd_tmp[2][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \^i_ch0_wready\,
      I1 => and_ln40_reg_1145_pp0_iter21_reg,
      I2 => ap_enable_reg_pp0_iter22,
      I3 => I_CH0_BVALID,
      I4 => ap_enable_reg_pp0_iter27,
      I5 => icmp_ln30_reg_1119_pp0_iter26_reg,
      O => \fifo_depth_gt1_gen.full_n_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized8\ is
  port (
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC;
    \bus_wide_gen.offset_empty_n\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg_1\ : out STD_LOGIC;
    we : out STD_LOGIC;
    \bus_wide_gen.offset_valid_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.last_beat_set_reg\ : out STD_LOGIC;
    \bus_wide_gen.offset_pack_reg_reg[32]\ : out STD_LOGIC;
    \bus_wide_gen.offset_valid_reg_0\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[33]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    \fifo_depth_gt1_gen.dout_reg[33]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    \tmp_len_reg[1]\ : in STD_LOGIC;
    if_empty_n : in STD_LOGIC;
    wrsp_ready : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_0\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_1\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bus_wide_gen.data_gen[0].strb_buf_reg[0]\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[29]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \fifo_depth_gt1_gen.dout_reg[33]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized8\ : entity is "conv2d_edge_gmem1_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized8\ is
  signal \^bus_wide_gen.offset_empty_n\ : STD_LOGIC;
  signal \^bus_wide_gen.offset_valid_reg\ : STD_LOGIC;
  signal \dout_vld_i_1__6_n_0\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_1__6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_1__5_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_2__3_n_0\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.full_n_reg_0\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.full_n_reg_1\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal re : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[1].data_buf[15]_i_4\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \bus_wide_gen.offset_pack_reg[33]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.full_n_i_1__5\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__8\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_1__7\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__2\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[1]_i_1__2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[3]_i_3__1\ : label is "soft_lutpair237";
begin
  \bus_wide_gen.offset_empty_n\ <= \^bus_wide_gen.offset_empty_n\;
  \bus_wide_gen.offset_valid_reg\ <= \^bus_wide_gen.offset_valid_reg\;
  \fifo_depth_gt1_gen.full_n_reg_0\ <= \^fifo_depth_gt1_gen.full_n_reg_0\;
  \fifo_depth_gt1_gen.full_n_reg_1\ <= \^fifo_depth_gt1_gen.full_n_reg_1\;
\bus_wide_gen.data_gen[1].data_buf[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[0]\,
      I1 => \fifo_depth_gt1_gen.dout_reg[0]_2\,
      I2 => \fifo_depth_gt1_gen.dout_reg[0]_1\,
      O => \^bus_wide_gen.offset_valid_reg\
    );
\bus_wide_gen.offset_pack_reg[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A2A222"
    )
        port map (
      I0 => \^bus_wide_gen.offset_empty_n\,
      I1 => \fifo_depth_gt1_gen.dout_reg[0]\,
      I2 => \fifo_depth_gt1_gen.dout_reg[0]_0\,
      I3 => \fifo_depth_gt1_gen.dout_reg[0]_1\,
      I4 => \fifo_depth_gt1_gen.dout_reg[0]_2\,
      O => E(0)
    );
\dout_vld_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08080888"
    )
        port map (
      I0 => \^bus_wide_gen.offset_empty_n\,
      I1 => \fifo_depth_gt1_gen.dout_reg[0]\,
      I2 => \fifo_depth_gt1_gen.dout_reg[0]_0\,
      I3 => \fifo_depth_gt1_gen.dout_reg[0]_1\,
      I4 => \fifo_depth_gt1_gen.dout_reg[0]_2\,
      I5 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      O => \dout_vld_i_1__6_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__6_n_0\,
      Q => \^bus_wide_gen.offset_empty_n\,
      R => \fifo_depth_gt1_gen.dout_reg[33]_0\
    );
\fifo_depth_gt1_gen.empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr[4]_i_3__0_n_0\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.empty_n_i_1__6_n_0\
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.empty_n_i_1__6_n_0\,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => \fifo_depth_gt1_gen.dout_reg[33]_0\
    );
\fifo_depth_gt1_gen.full_n_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFF4000"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.full_n_i_2__3_n_0\,
      I1 => \tmp_len_reg[1]\,
      I2 => AWREADY_Dummy,
      I3 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I4 => re,
      O => \fifo_depth_gt1_gen.full_n_i_1__5_n_0\
    );
\fifo_depth_gt1_gen.full_n_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      O => \fifo_depth_gt1_gen.full_n_i_2__3_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.full_n_i_1__5_n_0\,
      Q => \^fifo_depth_gt1_gen.full_n_reg_0\,
      S => \fifo_depth_gt1_gen.dout_reg[33]_0\
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__8_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF40004000BFFF"
    )
        port map (
      I0 => re,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => AWREADY_Dummy,
      I3 => \tmp_len_reg[1]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__12_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A96AA9A9"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => re,
      I4 => \^fifo_depth_gt1_gen.full_n_reg_1\,
      O => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__7_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA96AAAAAA9AAA9"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => re,
      I5 => \^fifo_depth_gt1_gen.full_n_reg_1\,
      O => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__5_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => re,
      I1 => \tmp_len_reg[1]\,
      I2 => AWREADY_Dummy,
      I3 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      O => empty_n
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr[4]_i_3__0_n_0\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[4]_i_2__0_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00808080AAAAAAAA"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.full_n_reg_1\,
      I1 => \^bus_wide_gen.offset_empty_n\,
      I2 => \fifo_depth_gt1_gen.dout_reg[0]\,
      I3 => \fifo_depth_gt1_gen.dout_reg[0]_0\,
      I4 => \^bus_wide_gen.offset_valid_reg\,
      I5 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      O => \fifo_depth_gt1_gen.mOutPtr[4]_i_3__0_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__8_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      R => \fifo_depth_gt1_gen.dout_reg[33]_0\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__12_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      R => \fifo_depth_gt1_gen.dout_reg[33]_0\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__7_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      R => \fifo_depth_gt1_gen.dout_reg[33]_0\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__5_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      R => \fifo_depth_gt1_gen.dout_reg[33]_0\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[4]_i_2__0_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      R => \fifo_depth_gt1_gen.dout_reg[33]_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I1 => AWREADY_Dummy,
      I2 => \tmp_len_reg[1]\,
      O => \^fifo_depth_gt1_gen.full_n_reg_1\
    );
\fifo_srl_gen.U_ffo_srl\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized3\
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      Q(3 downto 0) => Q(3 downto 0),
      S(1 downto 0) => S(1 downto 0),
      ap_clk => ap_clk,
      \bus_wide_gen.data_gen[0].strb_buf_reg[0]\ => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\,
      \bus_wide_gen.last_beat_set_reg\ => \bus_wide_gen.last_beat_set_reg\,
      \bus_wide_gen.offset_pack_reg_reg[32]\ => \bus_wide_gen.offset_pack_reg_reg[32]\,
      \bus_wide_gen.offset_valid_reg\ => \bus_wide_gen.offset_valid_reg_0\,
      \fifo_depth_gt1_gen.dout_reg[0]_0\ => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      \fifo_depth_gt1_gen.dout_reg[0]_1\ => \fifo_depth_gt1_gen.dout_reg[0]_2\,
      \fifo_depth_gt1_gen.dout_reg[0]_2\ => \fifo_depth_gt1_gen.dout_reg[0]_1\,
      \fifo_depth_gt1_gen.dout_reg[0]_3\ => \fifo_depth_gt1_gen.dout_reg[0]_0\,
      \fifo_depth_gt1_gen.dout_reg[0]_4\ => \fifo_depth_gt1_gen.dout_reg[0]\,
      \fifo_depth_gt1_gen.dout_reg[0]_5\ => \^bus_wide_gen.offset_empty_n\,
      \fifo_depth_gt1_gen.dout_reg[0]_6\ => \^fifo_depth_gt1_gen.full_n_reg_1\,
      \fifo_depth_gt1_gen.dout_reg[29]_0\(7 downto 0) => \fifo_depth_gt1_gen.dout_reg[29]\(7 downto 0),
      \fifo_depth_gt1_gen.dout_reg[33]_0\(33 downto 0) => \fifo_depth_gt1_gen.dout_reg[33]\(33 downto 0),
      \fifo_depth_gt1_gen.dout_reg[33]_1\(1 downto 0) => \fifo_depth_gt1_gen.dout_reg[33]_1\(1 downto 0),
      \fifo_depth_gt1_gen.dout_reg[33]_2\(3 downto 0) => \fifo_srl_gen.raddr_reg\(3 downto 0),
      \fifo_depth_gt1_gen.dout_reg[33]_3\ => \fifo_depth_gt1_gen.dout_reg[33]_0\,
      if_empty_n => if_empty_n,
      re => re,
      \tmp_len_reg[1]\ => \^fifo_depth_gt1_gen.full_n_reg_0\,
      \tmp_len_reg[1]_0\ => \tmp_len_reg[1]\,
      we => we,
      wrsp_ready => wrsp_ready
    );
\fifo_srl_gen.raddr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      O => \fifo_srl_gen.raddr[0]_i_1__1_n_0\
    );
\fifo_srl_gen.raddr[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF2020DF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I1 => re,
      I2 => \^fifo_depth_gt1_gen.full_n_reg_1\,
      I3 => \fifo_srl_gen.raddr_reg\(0),
      I4 => \fifo_srl_gen.raddr_reg\(1),
      O => \fifo_srl_gen.raddr[1]_i_1__2_n_0\
    );
\fifo_srl_gen.raddr[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800AEAA5155"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      I1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I2 => re,
      I3 => \^fifo_depth_gt1_gen.full_n_reg_1\,
      I4 => \fifo_srl_gen.raddr_reg\(2),
      I5 => \fifo_srl_gen.raddr_reg\(1),
      O => \fifo_srl_gen.raddr[2]_i_1__2_n_0\
    );
\fifo_srl_gen.raddr[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FDFF0000FD0000"
    )
        port map (
      I0 => \fifo_srl_gen.raddr[3]_i_3__1_n_0\,
      I1 => \fifo_srl_gen.raddr_reg\(3),
      I2 => \fifo_srl_gen.raddr_reg\(2),
      I3 => \^fifo_depth_gt1_gen.full_n_reg_1\,
      I4 => re,
      I5 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      O => \fifo_srl_gen.raddr[3]_i_1__2_n_0\
    );
\fifo_srl_gen.raddr[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAA95"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(3),
      I1 => \fifo_depth_gt1_gen.mOutPtr[4]_i_3__0_n_0\,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I3 => \fifo_srl_gen.raddr_reg\(1),
      I4 => \fifo_srl_gen.raddr_reg\(0),
      I5 => \fifo_srl_gen.raddr_reg\(2),
      O => \fifo_srl_gen.raddr[3]_i_2__2_n_0\
    );
\fifo_srl_gen.raddr[3]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(1),
      I1 => \fifo_srl_gen.raddr_reg\(0),
      O => \fifo_srl_gen.raddr[3]_i_3__1_n_0\
    );
\fifo_srl_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__2_n_0\,
      D => \fifo_srl_gen.raddr[0]_i_1__1_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(0),
      R => \fifo_depth_gt1_gen.dout_reg[33]_0\
    );
\fifo_srl_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__2_n_0\,
      D => \fifo_srl_gen.raddr[1]_i_1__2_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(1),
      R => \fifo_depth_gt1_gen.dout_reg[33]_0\
    );
\fifo_srl_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__2_n_0\,
      D => \fifo_srl_gen.raddr[2]_i_1__2_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(2),
      R => \fifo_depth_gt1_gen.dout_reg[33]_0\
    );
\fifo_srl_gen.raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__2_n_0\,
      D => \fifo_srl_gen.raddr[3]_i_2__2_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(3),
      R => \fifo_depth_gt1_gen.dout_reg[33]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_read is
  port (
    m_axi_gmem1_RREADY : out STD_LOGIC;
    m_axi_gmem1_RVALID : in STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_read is
begin
rs_rdata: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_reg_slice
     port map (
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state_reg[0]\,
      ap_clk => ap_clk,
      m_axi_gmem1_RREADY => m_axi_gmem1_RREADY,
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_urem_8ns_3ns_2_12_1 is
  port (
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk_0 : out STD_LOGIC;
    ap_clk_1 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln31_reg_1149 : in STD_LOGIC;
    ap_loop_init_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln30_reg_1119_pp0_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    trunc_ln31_reg_1134_pp0_iter3_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln31_reg_1134_pp0_iter4_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln31_reg_1134_pp0_iter5_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln31_reg_1134_pp0_iter6_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln31_reg_1134_pp0_iter7_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln31_reg_1134_pp0_iter9_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln31_reg_1134_pp0_iter8_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_urem_8ns_3ns_2_12_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_urem_8ns_3ns_2_12_1 is
  signal conv2d_edge_urem_8ns_3ns_2_12_1_divider_u_n_1 : STD_LOGIC;
  signal conv2d_edge_urem_8ns_3ns_2_12_1_divider_u_n_2 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \remd_reg[0]_srl2\ : label is "U0/\urem_8ns_3ns_2_12_1_U2/remd_reg ";
  attribute srl_name : string;
  attribute srl_name of \remd_reg[0]_srl2\ : label is "U0/\urem_8ns_3ns_2_12_1_U2/remd_reg[0]_srl2 ";
  attribute srl_bus_name of \remd_reg[1]_srl2\ : label is "U0/\urem_8ns_3ns_2_12_1_U2/remd_reg ";
  attribute srl_name of \remd_reg[1]_srl2\ : label is "U0/\urem_8ns_3ns_2_12_1_U2/remd_reg[1]_srl2 ";
begin
conv2d_edge_urem_8ns_3ns_2_12_1_divider_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_urem_8ns_3ns_2_12_1_divider
     port map (
      A(0) => A(0),
      Q(0) => Q(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_loop_init_pp0_iter1_reg => ap_loop_init_pp0_iter1_reg,
      icmp_ln30_reg_1119_pp0_iter1_reg => icmp_ln30_reg_1119_pp0_iter1_reg,
      icmp_ln31_reg_1149 => icmp_ln31_reg_1149,
      \run_proc[6].remd_tmp_reg[7][6]_0\ => conv2d_edge_urem_8ns_3ns_2_12_1_divider_u_n_1,
      trunc_ln31_reg_1134_pp0_iter3_reg(0) => trunc_ln31_reg_1134_pp0_iter3_reg(0),
      trunc_ln31_reg_1134_pp0_iter4_reg(0) => trunc_ln31_reg_1134_pp0_iter4_reg(0),
      trunc_ln31_reg_1134_pp0_iter5_reg(0) => trunc_ln31_reg_1134_pp0_iter5_reg(0),
      trunc_ln31_reg_1134_pp0_iter6_reg(0) => trunc_ln31_reg_1134_pp0_iter6_reg(0),
      trunc_ln31_reg_1134_pp0_iter7_reg(0) => trunc_ln31_reg_1134_pp0_iter7_reg(0),
      trunc_ln31_reg_1134_pp0_iter8_reg(0) => trunc_ln31_reg_1134_pp0_iter8_reg(0),
      trunc_ln31_reg_1134_pp0_iter9_reg(0) => trunc_ln31_reg_1134_pp0_iter9_reg(0),
      \trunc_ln31_reg_1134_pp0_iter9_reg_reg[0]__0\ => conv2d_edge_urem_8ns_3ns_2_12_1_divider_u_n_2
    );
\remd_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => conv2d_edge_urem_8ns_3ns_2_12_1_divider_u_n_1,
      Q => ap_clk_1
    );
\remd_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => conv2d_edge_urem_8ns_3ns_2_12_1_divider_u_n_2,
      Q => ap_clk_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_load is
  port (
    I_CH0_ARREADY : out STD_LOGIC;
    RREADY_Dummy : out STD_LOGIC;
    if_full_n : out STD_LOGIC;
    tmp_valid_reg_0 : out STD_LOGIC;
    RBURST_READY_Dummy : out STD_LOGIC;
    \bus_wide_gen.data_valid_reg_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \tmp_len_reg[17]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.data_buf_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ARREADY_Dummy : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.dout_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    din : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_load;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_load is
  signal COUNT : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \^q\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal beat_pack : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal beat_valid : STD_LOGIC;
  signal \bus_wide_gen.data_buf1__0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[7]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \^bus_wide_gen.data_valid_reg_0\ : STD_LOGIC;
  signal \bus_wide_gen.first_beat_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.offset_valid\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_10\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_11\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_18\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_20\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_9\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_10\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_11\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_18\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_22\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_23\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_24\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_25\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_27\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_29\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_30\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_31\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_32\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_33\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_34\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_35\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_36\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_37\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_38\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_9\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.tmp_rdata_pack\ : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \bus_wide_gen.tmp_rvalid\ : STD_LOGIC;
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_2 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_3 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_4 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_47 : STD_LOGIC;
  signal fifo_rreq_n_48 : STD_LOGIC;
  signal fifo_rreq_n_49 : STD_LOGIC;
  signal fifo_rreq_n_5 : STD_LOGIC;
  signal fifo_rreq_n_50 : STD_LOGIC;
  signal fifo_rreq_n_51 : STD_LOGIC;
  signal fifo_rreq_n_52 : STD_LOGIC;
  signal fifo_rreq_n_53 : STD_LOGIC;
  signal fifo_rreq_n_54 : STD_LOGIC;
  signal fifo_rreq_n_55 : STD_LOGIC;
  signal fifo_rreq_n_56 : STD_LOGIC;
  signal fifo_rreq_n_57 : STD_LOGIC;
  signal fifo_rreq_n_58 : STD_LOGIC;
  signal fifo_rreq_n_59 : STD_LOGIC;
  signal fifo_rreq_n_6 : STD_LOGIC;
  signal fifo_rreq_n_60 : STD_LOGIC;
  signal fifo_rreq_n_61 : STD_LOGIC;
  signal fifo_rreq_n_62 : STD_LOGIC;
  signal fifo_rreq_n_63 : STD_LOGIC;
  signal fifo_rreq_n_64 : STD_LOGIC;
  signal fifo_rreq_n_65 : STD_LOGIC;
  signal fifo_rreq_n_66 : STD_LOGIC;
  signal fifo_rreq_n_67 : STD_LOGIC;
  signal fifo_rreq_n_7 : STD_LOGIC;
  signal fifo_rreq_n_8 : STD_LOGIC;
  signal fifo_rreq_n_9 : STD_LOGIC;
  signal if_empty_n : STD_LOGIC;
  signal \^if_full_n\ : STD_LOGIC;
  signal if_read13_out : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal next_beat : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal ready_for_outstanding : STD_LOGIC;
  signal \^tmp_len_reg[17]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^tmp_valid_reg_0\ : STD_LOGIC;
begin
  Q(63 downto 0) <= \^q\(63 downto 0);
  \bus_wide_gen.data_valid_reg_0\ <= \^bus_wide_gen.data_valid_reg_0\;
  if_full_n <= \^if_full_n\;
  \tmp_len_reg[17]_0\(1 downto 0) <= \^tmp_len_reg[17]_0\(1 downto 0);
  tmp_valid_reg_0 <= \^tmp_valid_reg_0\;
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo__parameterized1\
     port map (
      E(0) => we,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      din(33 downto 0) => din(33 downto 0),
      dout(32 downto 0) => beat_pack(32 downto 0),
      dout_vld_reg_0(0) => load_p2,
      \fifo_depth_gt1_gen.full_n_reg_0\ => RREADY_Dummy,
      mem_reg(0) => mem_reg(0),
      next_beat => next_beat,
      ready_for_outstanding => ready_for_outstanding,
      reset => reset
    );
\bus_wide_gen.data_buf[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\,
      O => \bus_wide_gen.data_buf[7]_i_4_n_0\
    );
\bus_wide_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_19\,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(0),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_9\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[10]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_8\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[11]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_7\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[12]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_6\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[13]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_5\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[14]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_4\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[15]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rreq_offset_n_14\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[16]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rreq_offset_n_13\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[17]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rreq_offset_n_12\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[18]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rreq_offset_n_11\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[19]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_18\,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(1),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rreq_offset_n_10\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[20]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rreq_offset_n_9\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[21]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rreq_offset_n_8\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[22]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rreq_offset_n_7\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[23]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_29\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[24]\,
      R => \bus_wide_gen.rreq_offset_n_3\
    );
\bus_wide_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_28\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[25]\,
      R => \bus_wide_gen.rreq_offset_n_3\
    );
\bus_wide_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_27\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[26]\,
      R => \bus_wide_gen.rreq_offset_n_3\
    );
\bus_wide_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_26\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[27]\,
      R => \bus_wide_gen.rreq_offset_n_3\
    );
\bus_wide_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_25\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[28]\,
      R => \bus_wide_gen.rreq_offset_n_3\
    );
\bus_wide_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_24\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[29]\,
      R => \bus_wide_gen.rreq_offset_n_3\
    );
\bus_wide_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_17\,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(2),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_23\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[30]\,
      R => \bus_wide_gen.rreq_offset_n_3\
    );
\bus_wide_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_22\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[31]\,
      R => \bus_wide_gen.rreq_offset_n_3\
    );
\bus_wide_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_16\,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(3),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_15\,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(4),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_14\,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(5),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_13\,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(6),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_12\,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(7),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_11\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[8]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_10\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[9]\,
      R => '0'
    );
\bus_wide_gen.data_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.rs_tmp_rdata_n_1\,
      Q => \^bus_wide_gen.data_valid_reg_0\,
      R => reset
    );
\bus_wide_gen.first_beat_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.rs_tmp_rdata_n_38\,
      Q => \bus_wide_gen.first_beat_reg_n_0\,
      R => '0'
    );
\bus_wide_gen.rreq_offset\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo__parameterized3\
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      D(7) => \bus_wide_gen.rreq_offset_n_7\,
      D(6) => \bus_wide_gen.rreq_offset_n_8\,
      D(5) => \bus_wide_gen.rreq_offset_n_9\,
      D(4) => \bus_wide_gen.rreq_offset_n_10\,
      D(3) => \bus_wide_gen.rreq_offset_n_11\,
      D(2) => \bus_wide_gen.rreq_offset_n_12\,
      D(1) => \bus_wide_gen.rreq_offset_n_13\,
      D(0) => \bus_wide_gen.rreq_offset_n_14\,
      E(0) => p_18_in,
      Q(16) => \bus_wide_gen.tmp_rdata_pack\(32),
      Q(15) => \bus_wide_gen.rs_tmp_rdata_n_22\,
      Q(14) => \bus_wide_gen.rs_tmp_rdata_n_23\,
      Q(13) => \bus_wide_gen.rs_tmp_rdata_n_24\,
      Q(12) => \bus_wide_gen.rs_tmp_rdata_n_25\,
      Q(11) => \bus_wide_gen.rs_tmp_rdata_n_26\,
      Q(10) => \bus_wide_gen.rs_tmp_rdata_n_27\,
      Q(9) => \bus_wide_gen.rs_tmp_rdata_n_28\,
      Q(8) => \bus_wide_gen.rs_tmp_rdata_n_29\,
      Q(7) => \bus_wide_gen.rs_tmp_rdata_n_30\,
      Q(6) => \bus_wide_gen.rs_tmp_rdata_n_31\,
      Q(5) => \bus_wide_gen.rs_tmp_rdata_n_32\,
      Q(4) => \bus_wide_gen.rs_tmp_rdata_n_33\,
      Q(3) => \bus_wide_gen.rs_tmp_rdata_n_34\,
      Q(2) => \bus_wide_gen.rs_tmp_rdata_n_35\,
      Q(1) => \bus_wide_gen.rs_tmp_rdata_n_36\,
      Q(0) => \bus_wide_gen.rs_tmp_rdata_n_37\,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.data_buf1__0\ => \bus_wide_gen.data_buf1__0\,
      \bus_wide_gen.data_buf_reg[16]\ => \bus_wide_gen.data_buf_reg_n_0_[24]\,
      \bus_wide_gen.data_buf_reg[17]\ => \bus_wide_gen.data_buf_reg_n_0_[25]\,
      \bus_wide_gen.data_buf_reg[18]\ => \bus_wide_gen.data_buf_reg_n_0_[26]\,
      \bus_wide_gen.data_buf_reg[19]\ => \bus_wide_gen.data_buf_reg_n_0_[27]\,
      \bus_wide_gen.data_buf_reg[20]\ => \bus_wide_gen.data_buf_reg_n_0_[28]\,
      \bus_wide_gen.data_buf_reg[21]\ => \bus_wide_gen.data_buf_reg_n_0_[29]\,
      \bus_wide_gen.data_buf_reg[22]\ => \bus_wide_gen.data_buf_reg_n_0_[30]\,
      \bus_wide_gen.data_buf_reg[23]\ => \bus_wide_gen.data_buf_reg_n_0_[31]\,
      \bus_wide_gen.data_buf_reg[23]_0\ => \^bus_wide_gen.data_valid_reg_0\,
      \bus_wide_gen.offset_valid\ => \bus_wide_gen.offset_valid\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.rreq_offset_n_15\,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => \bus_wide_gen.rreq_offset_n_20\,
      \bus_wide_gen.split_cnt_buf_reg[0]_1\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => \bus_wide_gen.rreq_offset_n_18\,
      \bus_wide_gen.split_cnt_buf_reg[1]_0\ => \bus_wide_gen.rreq_offset_n_19\,
      \bus_wide_gen.split_cnt_buf_reg[1]_1\ => \bus_wide_gen.first_beat_reg_n_0\,
      \bus_wide_gen.split_cnt_buf_reg[1]_2\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\,
      dout_vld_reg_0 => \bus_wide_gen.rreq_offset_n_3\,
      \fifo_depth_gt1_gen.dout_reg[1]\(0) => \^tmp_len_reg[17]_0\(0),
      \fifo_depth_gt1_gen.dout_reg[3]\(1 downto 0) => COUNT(4 downto 3),
      \fifo_depth_gt1_gen.dout_reg[3]_0\(0) => \bus_wide_gen.tmp_rvalid\,
      \fifo_depth_gt1_gen.dout_reg[3]_1\(1 downto 0) => \^q\(1 downto 0),
      \fifo_depth_gt1_gen.full_n_reg_0\ => \^if_full_n\,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ => \^tmp_valid_reg_0\,
      if_empty_n => if_empty_n,
      p_10_in => p_10_in,
      p_16_in => p_16_in,
      p_19_in => p_19_in,
      reset => reset,
      s_ready_t_reg(0) => if_read13_out,
      tmp_valid_reg(0) => E(0)
    );
\bus_wide_gen.rs_tmp_rdata\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_reg_slice
     port map (
      D(15) => \bus_wide_gen.rs_tmp_rdata_n_4\,
      D(14) => \bus_wide_gen.rs_tmp_rdata_n_5\,
      D(13) => \bus_wide_gen.rs_tmp_rdata_n_6\,
      D(12) => \bus_wide_gen.rs_tmp_rdata_n_7\,
      D(11) => \bus_wide_gen.rs_tmp_rdata_n_8\,
      D(10) => \bus_wide_gen.rs_tmp_rdata_n_9\,
      D(9) => \bus_wide_gen.rs_tmp_rdata_n_10\,
      D(8) => \bus_wide_gen.rs_tmp_rdata_n_11\,
      D(7) => \bus_wide_gen.rs_tmp_rdata_n_12\,
      D(6) => \bus_wide_gen.rs_tmp_rdata_n_13\,
      D(5) => \bus_wide_gen.rs_tmp_rdata_n_14\,
      D(4) => \bus_wide_gen.rs_tmp_rdata_n_15\,
      D(3) => \bus_wide_gen.rs_tmp_rdata_n_16\,
      D(2) => \bus_wide_gen.rs_tmp_rdata_n_17\,
      D(1) => \bus_wide_gen.rs_tmp_rdata_n_18\,
      D(0) => \bus_wide_gen.rs_tmp_rdata_n_19\,
      E(0) => load_p2,
      Q(0) => \bus_wide_gen.tmp_rvalid\,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \bus_wide_gen.rs_tmp_rdata_n_38\,
      beat_valid => beat_valid,
      \bus_wide_gen.data_buf1__0\ => \bus_wide_gen.data_buf1__0\,
      \bus_wide_gen.data_buf_reg[0]\ => \bus_wide_gen.rreq_offset_n_15\,
      \bus_wide_gen.data_buf_reg[0]_0\ => \bus_wide_gen.rreq_offset_n_18\,
      \bus_wide_gen.data_buf_reg[0]_1\ => \bus_wide_gen.data_buf[7]_i_4_n_0\,
      \bus_wide_gen.data_buf_reg[15]\(15) => \bus_wide_gen.data_buf_reg_n_0_[23]\,
      \bus_wide_gen.data_buf_reg[15]\(14) => \bus_wide_gen.data_buf_reg_n_0_[22]\,
      \bus_wide_gen.data_buf_reg[15]\(13) => \bus_wide_gen.data_buf_reg_n_0_[21]\,
      \bus_wide_gen.data_buf_reg[15]\(12) => \bus_wide_gen.data_buf_reg_n_0_[20]\,
      \bus_wide_gen.data_buf_reg[15]\(11) => \bus_wide_gen.data_buf_reg_n_0_[19]\,
      \bus_wide_gen.data_buf_reg[15]\(10) => \bus_wide_gen.data_buf_reg_n_0_[18]\,
      \bus_wide_gen.data_buf_reg[15]\(9) => \bus_wide_gen.data_buf_reg_n_0_[17]\,
      \bus_wide_gen.data_buf_reg[15]\(8) => \bus_wide_gen.data_buf_reg_n_0_[16]\,
      \bus_wide_gen.data_buf_reg[15]\(7) => \bus_wide_gen.data_buf_reg_n_0_[15]\,
      \bus_wide_gen.data_buf_reg[15]\(6) => \bus_wide_gen.data_buf_reg_n_0_[14]\,
      \bus_wide_gen.data_buf_reg[15]\(5) => \bus_wide_gen.data_buf_reg_n_0_[13]\,
      \bus_wide_gen.data_buf_reg[15]\(4) => \bus_wide_gen.data_buf_reg_n_0_[12]\,
      \bus_wide_gen.data_buf_reg[15]\(3) => \bus_wide_gen.data_buf_reg_n_0_[11]\,
      \bus_wide_gen.data_buf_reg[15]\(2) => \bus_wide_gen.data_buf_reg_n_0_[10]\,
      \bus_wide_gen.data_buf_reg[15]\(1) => \bus_wide_gen.data_buf_reg_n_0_[9]\,
      \bus_wide_gen.data_buf_reg[15]\(0) => \bus_wide_gen.data_buf_reg_n_0_[8]\,
      \bus_wide_gen.data_buf_reg[8]\(1 downto 0) => COUNT(4 downto 3),
      \bus_wide_gen.data_valid_reg\ => \bus_wide_gen.rs_tmp_rdata_n_1\,
      \bus_wide_gen.data_valid_reg_0\ => \^bus_wide_gen.data_valid_reg_0\,
      \bus_wide_gen.data_valid_reg_1\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      \bus_wide_gen.data_valid_reg_2\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\,
      \bus_wide_gen.first_beat_reg\ => \bus_wide_gen.first_beat_reg_n_0\,
      \bus_wide_gen.offset_valid\ => \bus_wide_gen.offset_valid\,
      \data_p1_reg[32]_0\(16) => \bus_wide_gen.tmp_rdata_pack\(32),
      \data_p1_reg[32]_0\(15) => \bus_wide_gen.rs_tmp_rdata_n_22\,
      \data_p1_reg[32]_0\(14) => \bus_wide_gen.rs_tmp_rdata_n_23\,
      \data_p1_reg[32]_0\(13) => \bus_wide_gen.rs_tmp_rdata_n_24\,
      \data_p1_reg[32]_0\(12) => \bus_wide_gen.rs_tmp_rdata_n_25\,
      \data_p1_reg[32]_0\(11) => \bus_wide_gen.rs_tmp_rdata_n_26\,
      \data_p1_reg[32]_0\(10) => \bus_wide_gen.rs_tmp_rdata_n_27\,
      \data_p1_reg[32]_0\(9) => \bus_wide_gen.rs_tmp_rdata_n_28\,
      \data_p1_reg[32]_0\(8) => \bus_wide_gen.rs_tmp_rdata_n_29\,
      \data_p1_reg[32]_0\(7) => \bus_wide_gen.rs_tmp_rdata_n_30\,
      \data_p1_reg[32]_0\(6) => \bus_wide_gen.rs_tmp_rdata_n_31\,
      \data_p1_reg[32]_0\(5) => \bus_wide_gen.rs_tmp_rdata_n_32\,
      \data_p1_reg[32]_0\(4) => \bus_wide_gen.rs_tmp_rdata_n_33\,
      \data_p1_reg[32]_0\(3) => \bus_wide_gen.rs_tmp_rdata_n_34\,
      \data_p1_reg[32]_0\(2) => \bus_wide_gen.rs_tmp_rdata_n_35\,
      \data_p1_reg[32]_0\(1) => \bus_wide_gen.rs_tmp_rdata_n_36\,
      \data_p1_reg[32]_0\(0) => \bus_wide_gen.rs_tmp_rdata_n_37\,
      \data_p2_reg[32]_0\(32 downto 0) => beat_pack(32 downto 0),
      next_beat => next_beat,
      p_10_in => p_10_in,
      p_16_in => p_16_in,
      p_19_in => p_19_in,
      reset => reset
    );
\bus_wide_gen.split_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.rreq_offset_n_20\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      R => '0'
    );
\bus_wide_gen.split_cnt_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.rreq_offset_n_19\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\,
      R => '0'
    );
fifo_rreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      D(0) => fifo_rreq_n_3,
      I_CH0_ARREADY => I_CH0_ARREADY,
      Q(63) => fifo_rreq_n_4,
      Q(62) => fifo_rreq_n_5,
      Q(61) => fifo_rreq_n_6,
      Q(60) => fifo_rreq_n_7,
      Q(59) => fifo_rreq_n_8,
      Q(58) => fifo_rreq_n_9,
      Q(57) => fifo_rreq_n_10,
      Q(56) => fifo_rreq_n_11,
      Q(55) => fifo_rreq_n_12,
      Q(54) => fifo_rreq_n_13,
      Q(53) => fifo_rreq_n_14,
      Q(52) => fifo_rreq_n_15,
      Q(51) => fifo_rreq_n_16,
      Q(50) => fifo_rreq_n_17,
      Q(49) => fifo_rreq_n_18,
      Q(48) => fifo_rreq_n_19,
      Q(47) => fifo_rreq_n_20,
      Q(46) => fifo_rreq_n_21,
      Q(45) => fifo_rreq_n_22,
      Q(44) => fifo_rreq_n_23,
      Q(43) => fifo_rreq_n_24,
      Q(42) => fifo_rreq_n_25,
      Q(41) => fifo_rreq_n_26,
      Q(40) => fifo_rreq_n_27,
      Q(39) => fifo_rreq_n_28,
      Q(38) => fifo_rreq_n_29,
      Q(37) => fifo_rreq_n_30,
      Q(36) => fifo_rreq_n_31,
      Q(35) => fifo_rreq_n_32,
      Q(34) => fifo_rreq_n_33,
      Q(33) => fifo_rreq_n_34,
      Q(32) => fifo_rreq_n_35,
      Q(31) => fifo_rreq_n_36,
      Q(30) => fifo_rreq_n_37,
      Q(29) => fifo_rreq_n_38,
      Q(28) => fifo_rreq_n_39,
      Q(27) => fifo_rreq_n_40,
      Q(26) => fifo_rreq_n_41,
      Q(25) => fifo_rreq_n_42,
      Q(24) => fifo_rreq_n_43,
      Q(23) => fifo_rreq_n_44,
      Q(22) => fifo_rreq_n_45,
      Q(21) => fifo_rreq_n_46,
      Q(20) => fifo_rreq_n_47,
      Q(19) => fifo_rreq_n_48,
      Q(18) => fifo_rreq_n_49,
      Q(17) => fifo_rreq_n_50,
      Q(16) => fifo_rreq_n_51,
      Q(15) => fifo_rreq_n_52,
      Q(14) => fifo_rreq_n_53,
      Q(13) => fifo_rreq_n_54,
      Q(12) => fifo_rreq_n_55,
      Q(11) => fifo_rreq_n_56,
      Q(10) => fifo_rreq_n_57,
      Q(9) => fifo_rreq_n_58,
      Q(8) => fifo_rreq_n_59,
      Q(7) => fifo_rreq_n_60,
      Q(6) => fifo_rreq_n_61,
      Q(5) => fifo_rreq_n_62,
      Q(4) => fifo_rreq_n_63,
      Q(3) => fifo_rreq_n_64,
      Q(2) => fifo_rreq_n_65,
      Q(1) => fifo_rreq_n_66,
      Q(0) => fifo_rreq_n_67,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \fifo_depth_gt1_gen.dout_reg[63]\(63 downto 0) => \fifo_depth_gt1_gen.dout_reg[63]\(63 downto 0),
      \fifo_depth_gt1_gen.dout_reg[78]\ => fifo_rreq_n_2,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ => \fifo_depth_gt1_gen.mOutPtr_reg[0]\,
      if_empty_n => if_empty_n,
      reset => reset,
      tmp_valid_reg => \^tmp_valid_reg_0\,
      tmp_valid_reg_0 => \^if_full_n\
    );
ready_for_outstanding_reg: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => ready_for_outstanding,
      Q => RBURST_READY_Dummy,
      S => reset
    );
\tmp_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_67,
      Q => \^q\(0),
      R => reset
    );
\tmp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_57,
      Q => \^q\(10),
      R => reset
    );
\tmp_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_56,
      Q => \^q\(11),
      R => reset
    );
\tmp_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_55,
      Q => \^q\(12),
      R => reset
    );
\tmp_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_54,
      Q => \^q\(13),
      R => reset
    );
\tmp_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_53,
      Q => \^q\(14),
      R => reset
    );
\tmp_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_52,
      Q => \^q\(15),
      R => reset
    );
\tmp_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_51,
      Q => \^q\(16),
      R => reset
    );
\tmp_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_50,
      Q => \^q\(17),
      R => reset
    );
\tmp_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_49,
      Q => \^q\(18),
      R => reset
    );
\tmp_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_48,
      Q => \^q\(19),
      R => reset
    );
\tmp_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_66,
      Q => \^q\(1),
      R => reset
    );
\tmp_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_47,
      Q => \^q\(20),
      R => reset
    );
\tmp_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_46,
      Q => \^q\(21),
      R => reset
    );
\tmp_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_45,
      Q => \^q\(22),
      R => reset
    );
\tmp_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_44,
      Q => \^q\(23),
      R => reset
    );
\tmp_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_43,
      Q => \^q\(24),
      R => reset
    );
\tmp_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_42,
      Q => \^q\(25),
      R => reset
    );
\tmp_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_41,
      Q => \^q\(26),
      R => reset
    );
\tmp_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_40,
      Q => \^q\(27),
      R => reset
    );
\tmp_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_39,
      Q => \^q\(28),
      R => reset
    );
\tmp_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_38,
      Q => \^q\(29),
      R => reset
    );
\tmp_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_65,
      Q => \^q\(2),
      R => reset
    );
\tmp_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_37,
      Q => \^q\(30),
      R => reset
    );
\tmp_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_36,
      Q => \^q\(31),
      R => reset
    );
\tmp_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_35,
      Q => \^q\(32),
      R => reset
    );
\tmp_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_34,
      Q => \^q\(33),
      R => reset
    );
\tmp_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_33,
      Q => \^q\(34),
      R => reset
    );
\tmp_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_32,
      Q => \^q\(35),
      R => reset
    );
\tmp_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_31,
      Q => \^q\(36),
      R => reset
    );
\tmp_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_30,
      Q => \^q\(37),
      R => reset
    );
\tmp_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_29,
      Q => \^q\(38),
      R => reset
    );
\tmp_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_28,
      Q => \^q\(39),
      R => reset
    );
\tmp_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_64,
      Q => \^q\(3),
      R => reset
    );
\tmp_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_27,
      Q => \^q\(40),
      R => reset
    );
\tmp_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_26,
      Q => \^q\(41),
      R => reset
    );
\tmp_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_25,
      Q => \^q\(42),
      R => reset
    );
\tmp_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_24,
      Q => \^q\(43),
      R => reset
    );
\tmp_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_23,
      Q => \^q\(44),
      R => reset
    );
\tmp_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_22,
      Q => \^q\(45),
      R => reset
    );
\tmp_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_21,
      Q => \^q\(46),
      R => reset
    );
\tmp_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_20,
      Q => \^q\(47),
      R => reset
    );
\tmp_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_19,
      Q => \^q\(48),
      R => reset
    );
\tmp_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_18,
      Q => \^q\(49),
      R => reset
    );
\tmp_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_63,
      Q => \^q\(4),
      R => reset
    );
\tmp_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_17,
      Q => \^q\(50),
      R => reset
    );
\tmp_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_16,
      Q => \^q\(51),
      R => reset
    );
\tmp_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_15,
      Q => \^q\(52),
      R => reset
    );
\tmp_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_14,
      Q => \^q\(53),
      R => reset
    );
\tmp_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_13,
      Q => \^q\(54),
      R => reset
    );
\tmp_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_12,
      Q => \^q\(55),
      R => reset
    );
\tmp_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_11,
      Q => \^q\(56),
      R => reset
    );
\tmp_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_10,
      Q => \^q\(57),
      R => reset
    );
\tmp_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_9,
      Q => \^q\(58),
      R => reset
    );
\tmp_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_8,
      Q => \^q\(59),
      R => reset
    );
\tmp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_62,
      Q => \^q\(5),
      R => reset
    );
\tmp_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_7,
      Q => \^q\(60),
      R => reset
    );
\tmp_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_6,
      Q => \^q\(61),
      R => reset
    );
\tmp_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_5,
      Q => \^q\(62),
      R => reset
    );
\tmp_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_4,
      Q => \^q\(63),
      R => reset
    );
\tmp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_61,
      Q => \^q\(6),
      R => reset
    );
\tmp_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_60,
      Q => \^q\(7),
      R => reset
    );
\tmp_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_59,
      Q => \^q\(8),
      R => reset
    );
\tmp_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_58,
      Q => \^q\(9),
      R => reset
    );
\tmp_len_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => '1',
      Q => \^tmp_len_reg[17]_0\(0),
      R => reset
    );
\tmp_len_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_3,
      Q => \^tmp_len_reg[17]_0\(1),
      R => reset
    );
tmp_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rreq_n_2,
      Q => \^tmp_valid_reg_0\,
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_read is
  port (
    ARREADY_Dummy : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg\ : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    m_axi_gmem0_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_srl_gen.raddr_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    we : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]\ : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    if_full_n : in STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    m_axi_gmem0_RVALID : in STD_LOGIC;
    RREADY_Dummy : in STD_LOGIC;
    RBURST_READY_Dummy : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    \data_p2_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \data_p2_reg[81]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_read is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal fifo_burst_n_0 : STD_LOGIC;
  signal fifo_burst_n_1 : STD_LOGIC;
  signal fifo_burst_n_2 : STD_LOGIC;
  signal ost_ctrl_ready : STD_LOGIC;
  signal ost_ctrl_valid : STD_LOGIC;
  signal re : STD_LOGIC;
  signal \^state_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
  \state_reg[0]\(0) <= \^state_reg[0]\(0);
fifo_burst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo__parameterized14\
     port map (
      Q(0) => \^q\(32),
      RREADY_Dummy => RREADY_Dummy,
      ap_clk => ap_clk,
      din(0) => din(0),
      dout_vld_reg_0 => fifo_burst_n_2,
      dout_vld_reg_1(0) => \^state_reg[0]\(0),
      \fifo_depth_gt1_gen.dout_reg[0]\ => \fifo_depth_gt1_gen.dout_reg[0]\,
      \fifo_depth_gt1_gen.empty_n_reg_0\ => fifo_burst_n_0,
      \fifo_depth_gt1_gen.full_n_reg_0\ => fifo_burst_n_1,
      \fifo_srl_gen.raddr_reg[3]_0\(3 downto 0) => \fifo_srl_gen.raddr_reg[3]\(3 downto 0),
      ost_ctrl_valid => ost_ctrl_valid,
      re => re,
      reset => reset,
      we_0 => we_0
    );
fifo_rctl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo__parameterized14_13\
     port map (
      RBURST_READY_Dummy => RBURST_READY_Dummy,
      ap_clk => ap_clk,
      ost_ctrl_ready => ost_ctrl_ready,
      ost_ctrl_valid => ost_ctrl_valid,
      reset => reset
    );
rreq_burst_conv: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_burst_converter
     port map (
      D(65 downto 64) => \data_p2_reg[81]\(1 downto 0),
      D(63 downto 0) => \data_p2_reg[63]\(63 downto 0),
      E(0) => E(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.burst_valid_reg_0\ => \could_multi_bursts.burst_valid_reg\,
      \fifo_depth_gt1_gen.dout_reg[0]\ => fifo_burst_n_1,
      if_full_n => if_full_n,
      m_axi_gmem0_ARADDR(61 downto 0) => m_axi_gmem0_ARADDR(61 downto 0),
      m_axi_gmem0_ARLEN(3 downto 0) => m_axi_gmem0_ARLEN(3 downto 0),
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_ready => ost_ctrl_ready,
      ost_ctrl_valid => ost_ctrl_valid,
      reset => reset,
      s_ready_t_reg => ARREADY_Dummy,
      s_ready_t_reg_0 => s_ready_t_reg_0,
      we => we
    );
rs_rdata: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_reg_slice_14
     port map (
      D(32 downto 0) => D(32 downto 0),
      Q(0) => \^state_reg[0]\(0),
      RREADY_Dummy => RREADY_Dummy,
      ap_clk => ap_clk,
      \data_p1_reg[32]_0\(32 downto 0) => \^q\(32 downto 0),
      \fifo_depth_gt1_gen.dout_reg[0]\ => fifo_burst_n_2,
      \fifo_depth_gt1_gen.dout_reg[0]_0\ => fifo_burst_n_0,
      m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
      re => re,
      reset => reset,
      s_ready_t_reg_0 => s_ready_t_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_store is
  port (
    if_full_n : out STD_LOGIC;
    wrsp_type : out STD_LOGIC;
    ursp_ready : out STD_LOGIC;
    \bus_wide_gen.data_gen[3].strb_buf_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bus_wide_gen.first_pad\ : out STD_LOGIC;
    tmp_valid_reg_0 : out STD_LOGIC;
    WVALID_Dummy : out STD_LOGIC;
    \bus_wide_gen.offset_valid_reg_0\ : out STD_LOGIC;
    \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]\ : out STD_LOGIC;
    \first_iter_0_reg_476_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter17_reg : out STD_LOGIC;
    \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_0\ : out STD_LOGIC;
    \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]\ : out STD_LOGIC;
    \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_0\ : out STD_LOGIC;
    \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_1\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg : out STD_LOGIC;
    \trunc_ln31_1_reg_1172_reg[1]__0\ : out STD_LOGIC;
    \trunc_ln31_1_reg_1172_reg[1]__0_0\ : out STD_LOGIC;
    \ap_loop_exit_ready_pp0_iter26_reg_reg__0\ : out STD_LOGIC;
    int_ap_start_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln40_reg_1145_pp0_iter16_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter17_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter16_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln31_1_reg_1172_pp0_iter15_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln40_reg_1145_pp0_iter15_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter16_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln40_reg_1145_pp0_iter13_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln40_reg_1145_pp0_iter13_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln40_reg_1145_pp0_iter13_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln40_reg_1145_pp0_iter14_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter15_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter13_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter13_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \col9_fu_152_reg[2]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln31_1_reg_1172_reg[1]__0_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    load_p2 : out STD_LOGIC;
    \bus_wide_gen.first_pad_reg_0\ : out STD_LOGIC;
    \col9_fu_152_reg[7]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter15_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter15_reg_1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter15_reg_2 : out STD_LOGIC;
    \trunc_ln31_1_reg_1172_reg[0]__0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_2 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_3 : out STD_LOGIC;
    ap_enable_reg_pp0_iter17_reg_1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter17_reg_2 : out STD_LOGIC;
    ap_enable_reg_pp0_iter17_reg_3 : out STD_LOGIC;
    p_0_in26_in : out STD_LOGIC;
    \bus_wide_gen.offset_pack_reg_reg[32]_0\ : out STD_LOGIC;
    \tmp_len_reg[17]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_addr_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_gen[2].data_buf_reg[23]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_gen[3].data_buf_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_valid_reg_0\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter17 : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_1\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_2\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_3\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_4\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_5\ : in STD_LOGIC;
    \ram_reg_0_31_0_0__5\ : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter15 : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_6\ : in STD_LOGIC;
    \ram_reg_0_31_0_0__5_0\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_7\ : in STD_LOGIC;
    \ram_reg_0_31_0_0__5_1\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_8\ : in STD_LOGIC;
    \ram_reg_0_31_0_0__5_2\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter13 : in STD_LOGIC;
    trunc_ln31_1_reg_1172 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_0_15_0_0__6_9\ : in STD_LOGIC;
    \ram_reg_0_31_0_0__5_3\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter26_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter27_reg : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    rewind_ap_ready_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    icmp_ln30_reg_1119 : in STD_LOGIC;
    ap_loop_init : in STD_LOGIC;
    \first_iter_0_reg_476_reg[0]_0\ : in STD_LOGIC;
    and_ln40_reg_1145_pp0_iter16_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter16 : in STD_LOGIC;
    \reg_519_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    and_ln40_reg_1145_pp0_iter15_reg : in STD_LOGIC;
    and_ln40_reg_1145_pp0_iter13_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter14 : in STD_LOGIC;
    \reg_499_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    and_ln40_reg_1145_pp0_iter14_reg : in STD_LOGIC;
    and_ln40_reg_1145_pp0_iter12_reg : in STD_LOGIC;
    I_CH0_ARREADY : in STD_LOGIC;
    and_ln40_reg_1145_pp0_iter21_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter22 : in STD_LOGIC;
    ap_enable_reg_pp0_iter27 : in STD_LOGIC;
    icmp_ln30_reg_1119_pp0_iter26_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter21 : in STD_LOGIC;
    first_iter_0_reg_476_pp0_iter20_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    I_CH0_RVALID : in STD_LOGIC;
    \icmp_ln31_reg_1149_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    icmp_ln30_reg_1119_pp0_iter1_reg : in STD_LOGIC;
    ap_loop_init_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln31_reg_1149 : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    \fifo_mem_gen.raddr_reg[5]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ram_reg_0_31_0_0__5_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.len_cnt_buf_reg[29]_0\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    last_resp : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    mem_reg : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_store;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_store is
  signal I_CH0_BVALID : STD_LOGIC;
  signal I_CH0_WREADY : STD_LOGIC;
  signal SHIFT_LEFT9 : STD_LOGIC_VECTOR ( 13 downto 2 );
  signal buff_wdata_n_1 : STD_LOGIC;
  signal buff_wdata_n_10 : STD_LOGIC;
  signal buff_wdata_n_11 : STD_LOGIC;
  signal buff_wdata_n_12 : STD_LOGIC;
  signal buff_wdata_n_13 : STD_LOGIC;
  signal buff_wdata_n_7 : STD_LOGIC;
  signal buff_wdata_n_8 : STD_LOGIC;
  signal buff_wdata_n_9 : STD_LOGIC;
  signal \bus_wide_gen.data_buf049_out\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[1].data_buf[15]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.first_beat_set_reg_n_0\ : STD_LOGIC;
  signal \^bus_wide_gen.first_pad\ : STD_LOGIC;
  signal \bus_wide_gen.first_pad_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.head_offset\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus_wide_gen.last_beat_set\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_10_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_11_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_12_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_13_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_14_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_15_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_16_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_17_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_18_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_6_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_7_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_8_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_9_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[0]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[0]_i_6_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[0]_i_7_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[0]_i_8_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[12]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[12]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[12]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[12]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[16]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[16]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[16]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[16]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[20]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[20]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[20]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[20]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[24]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[24]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[24]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[24]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[28]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[28]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[4]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[4]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[4]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[4]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[8]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[8]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[8]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[8]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.offset_empty_n\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \^bus_wide_gen.offset_valid_reg_0\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat0\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_6_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_10\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_11\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_18\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_20\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_21\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_22\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_23\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_24\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_25\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_27\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_29\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_30\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_31\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_32\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_33\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_34\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_35\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_36\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_37\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_38\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_39\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_40\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_41\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_42\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_9\ : STD_LOGIC;
  signal din : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4_n_0\ : STD_LOGIC;
  signal fifo_wreq_n_100 : STD_LOGIC;
  signal fifo_wreq_n_101 : STD_LOGIC;
  signal fifo_wreq_n_102 : STD_LOGIC;
  signal fifo_wreq_n_103 : STD_LOGIC;
  signal fifo_wreq_n_104 : STD_LOGIC;
  signal fifo_wreq_n_105 : STD_LOGIC;
  signal fifo_wreq_n_106 : STD_LOGIC;
  signal fifo_wreq_n_107 : STD_LOGIC;
  signal fifo_wreq_n_108 : STD_LOGIC;
  signal fifo_wreq_n_109 : STD_LOGIC;
  signal fifo_wreq_n_110 : STD_LOGIC;
  signal fifo_wreq_n_111 : STD_LOGIC;
  signal fifo_wreq_n_112 : STD_LOGIC;
  signal fifo_wreq_n_113 : STD_LOGIC;
  signal fifo_wreq_n_114 : STD_LOGIC;
  signal fifo_wreq_n_115 : STD_LOGIC;
  signal fifo_wreq_n_116 : STD_LOGIC;
  signal fifo_wreq_n_117 : STD_LOGIC;
  signal fifo_wreq_n_118 : STD_LOGIC;
  signal fifo_wreq_n_119 : STD_LOGIC;
  signal fifo_wreq_n_120 : STD_LOGIC;
  signal fifo_wreq_n_121 : STD_LOGIC;
  signal fifo_wreq_n_122 : STD_LOGIC;
  signal fifo_wreq_n_45 : STD_LOGIC;
  signal fifo_wreq_n_52 : STD_LOGIC;
  signal fifo_wreq_n_53 : STD_LOGIC;
  signal fifo_wreq_n_54 : STD_LOGIC;
  signal fifo_wreq_n_55 : STD_LOGIC;
  signal fifo_wreq_n_56 : STD_LOGIC;
  signal fifo_wreq_n_57 : STD_LOGIC;
  signal fifo_wreq_n_58 : STD_LOGIC;
  signal fifo_wreq_n_59 : STD_LOGIC;
  signal fifo_wreq_n_60 : STD_LOGIC;
  signal fifo_wreq_n_61 : STD_LOGIC;
  signal fifo_wreq_n_62 : STD_LOGIC;
  signal fifo_wreq_n_63 : STD_LOGIC;
  signal fifo_wreq_n_64 : STD_LOGIC;
  signal fifo_wreq_n_65 : STD_LOGIC;
  signal fifo_wreq_n_66 : STD_LOGIC;
  signal fifo_wreq_n_67 : STD_LOGIC;
  signal fifo_wreq_n_68 : STD_LOGIC;
  signal fifo_wreq_n_69 : STD_LOGIC;
  signal fifo_wreq_n_70 : STD_LOGIC;
  signal fifo_wreq_n_71 : STD_LOGIC;
  signal fifo_wreq_n_72 : STD_LOGIC;
  signal fifo_wreq_n_73 : STD_LOGIC;
  signal fifo_wreq_n_74 : STD_LOGIC;
  signal fifo_wreq_n_75 : STD_LOGIC;
  signal fifo_wreq_n_76 : STD_LOGIC;
  signal fifo_wreq_n_77 : STD_LOGIC;
  signal fifo_wreq_n_78 : STD_LOGIC;
  signal fifo_wreq_n_79 : STD_LOGIC;
  signal fifo_wreq_n_80 : STD_LOGIC;
  signal fifo_wreq_n_81 : STD_LOGIC;
  signal fifo_wreq_n_82 : STD_LOGIC;
  signal fifo_wreq_n_83 : STD_LOGIC;
  signal fifo_wreq_n_84 : STD_LOGIC;
  signal fifo_wreq_n_85 : STD_LOGIC;
  signal fifo_wreq_n_86 : STD_LOGIC;
  signal fifo_wreq_n_87 : STD_LOGIC;
  signal fifo_wreq_n_88 : STD_LOGIC;
  signal fifo_wreq_n_89 : STD_LOGIC;
  signal fifo_wreq_n_90 : STD_LOGIC;
  signal fifo_wreq_n_91 : STD_LOGIC;
  signal fifo_wreq_n_92 : STD_LOGIC;
  signal fifo_wreq_n_93 : STD_LOGIC;
  signal fifo_wreq_n_94 : STD_LOGIC;
  signal fifo_wreq_n_95 : STD_LOGIC;
  signal fifo_wreq_n_96 : STD_LOGIC;
  signal fifo_wreq_n_97 : STD_LOGIC;
  signal fifo_wreq_n_98 : STD_LOGIC;
  signal fifo_wreq_n_99 : STD_LOGIC;
  signal \^first_iter_0_reg_476_reg[0]\ : STD_LOGIC;
  signal if_empty_n : STD_LOGIC;
  signal \^if_full_n\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_carry__0_n_7\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal \^tmp_addr_reg[63]_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^tmp_len_reg[17]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^tmp_valid_reg_0\ : STD_LOGIC;
  signal \^ursp_ready\ : STD_LOGIC;
  signal wdata_pack : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal we : STD_LOGIC;
  signal we_0 : STD_LOGIC;
  signal wrsp_ready : STD_LOGIC;
  signal \^wrsp_type\ : STD_LOGIC;
  signal wrsp_valid : STD_LOGIC;
  signal \NLW_bus_wide_gen.len_cnt_buf_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bus_wide_gen.len_cnt_buf_reg[28]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_minusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_minusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[1].data_buf[15]_i_3\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \bus_wide_gen.last_beat_set_i_14\ : label is "soft_lutpair255";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_buf_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_buf_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_buf_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_buf_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_buf_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_buf_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_buf_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_buf_reg[8]_i_1\ : label is 11;
begin
  \bus_wide_gen.first_pad\ <= \^bus_wide_gen.first_pad\;
  \bus_wide_gen.offset_valid_reg_0\ <= \^bus_wide_gen.offset_valid_reg_0\;
  \first_iter_0_reg_476_reg[0]\ <= \^first_iter_0_reg_476_reg[0]\;
  if_full_n <= \^if_full_n\;
  \tmp_addr_reg[63]_0\(63 downto 0) <= \^tmp_addr_reg[63]_0\(63 downto 0);
  \tmp_len_reg[17]_0\(7 downto 0) <= \^tmp_len_reg[17]_0\(7 downto 0);
  tmp_valid_reg_0 <= \^tmp_valid_reg_0\;
  ursp_ready <= \^ursp_ready\;
  wrsp_type <= \^wrsp_type\;
buff_wdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized6\
     port map (
      E(0) => \bus_wide_gen.data_buf049_out\,
      I_CH0_BVALID => I_CH0_BVALID,
      I_CH0_WREADY => I_CH0_WREADY,
      Q(3 downto 2) => \bus_wide_gen.head_offset\(1 downto 0),
      Q(1 downto 0) => din(1 downto 0),
      and_ln40_reg_1145_pp0_iter21_reg => and_ln40_reg_1145_pp0_iter21_reg,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter22 => ap_enable_reg_pp0_iter22,
      ap_enable_reg_pp0_iter27 => ap_enable_reg_pp0_iter27,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => buff_wdata_n_10,
      \bus_wide_gen.data_gen[0].strb_buf_reg[0]\ => \bus_wide_gen.wreq_offset_n_8\,
      \bus_wide_gen.first_beat_set_reg\ => buff_wdata_n_9,
      \bus_wide_gen.first_beat_set_reg_0\ => \bus_wide_gen.first_beat_set_reg_n_0\,
      \bus_wide_gen.first_pad_reg\ => \bus_wide_gen.first_pad_reg_0\,
      \bus_wide_gen.first_pad_reg_0\ => \bus_wide_gen.first_pad_reg_n_0\,
      \bus_wide_gen.last_beat_set\ => \bus_wide_gen.last_beat_set\,
      \bus_wide_gen.len_cnt_buf_reg[29]\ => \bus_wide_gen.len_cnt_buf_reg[29]_0\,
      \bus_wide_gen.len_cnt_buf_reg[29]_0\ => \bus_wide_gen.wreq_offset_n_6\,
      \bus_wide_gen.len_cnt_buf_reg[29]_1\ => \bus_wide_gen.wreq_offset_n_7\,
      \bus_wide_gen.offset_empty_n\ => \bus_wide_gen.offset_empty_n\,
      \bus_wide_gen.offset_pack_reg_reg[30]\ => \^bus_wide_gen.first_pad\,
      \bus_wide_gen.offset_pack_reg_reg[32]\ => \bus_wide_gen.offset_pack_reg_reg[32]_0\,
      \bus_wide_gen.offset_valid_reg\ => \bus_wide_gen.last_beat_set_reg_n_0\,
      \bus_wide_gen.offset_valid_reg_0\ => \bus_wide_gen.single_beat_reg_n_0\,
      \bus_wide_gen.pad_oh_reg_reg[1]\ => \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\,
      \bus_wide_gen.pad_oh_reg_reg[2]\ => \bus_wide_gen.pad_oh_reg_reg_n_0_[2]\,
      \bus_wide_gen.pad_oh_reg_reg[3]\ => \bus_wide_gen.pad_oh_reg_reg_n_0_[3]\,
      \bus_wide_gen.single_beat_reg\ => buff_wdata_n_8,
      dout(8 downto 0) => wdata_pack(8 downto 0),
      dout_vld_reg_0 => buff_wdata_n_7,
      dout_vld_reg_1 => buff_wdata_n_11,
      dout_vld_reg_2 => buff_wdata_n_12,
      dout_vld_reg_3 => buff_wdata_n_13,
      \fifo_depth_gt1_gen.full_n_reg_0\ => buff_wdata_n_1,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ => \^first_iter_0_reg_476_reg[0]\,
      \fifo_mem_gen.raddr_reg[5]_0\ => \^bus_wide_gen.offset_valid_reg_0\,
      \fifo_mem_gen.raddr_reg[5]_1\ => \fifo_mem_gen.raddr_reg[5]\,
      icmp_ln30_reg_1119_pp0_iter26_reg => icmp_ln30_reg_1119_pp0_iter26_reg,
      mem_reg => \fifo_depth_gt1_gen.full_n_reg\,
      mem_reg_0(7 downto 0) => mem_reg(7 downto 0),
      p_0_in26_in => p_0_in26_in,
      we => we_0
    );
\bus_wide_gen.data_gen[0].data_buf[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800000FFFFFFFF"
    )
        port map (
      I0 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I1 => \^bus_wide_gen.offset_valid_reg_0\,
      I2 => \bus_wide_gen.head_offset\(1),
      I3 => \bus_wide_gen.head_offset\(0),
      I4 => \fifo_mem_gen.raddr_reg[5]\,
      I5 => ap_rst_n,
      O => \bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf049_out\,
      D => wdata_pack(0),
      Q => D(0),
      R => \bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf049_out\,
      D => wdata_pack(1),
      Q => D(1),
      R => \bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf049_out\,
      D => wdata_pack(2),
      Q => D(2),
      R => \bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf049_out\,
      D => wdata_pack(3),
      Q => D(3),
      R => \bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf049_out\,
      D => wdata_pack(4),
      Q => D(4),
      R => \bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf049_out\,
      D => wdata_pack(5),
      Q => D(5),
      R => \bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf049_out\,
      D => wdata_pack(6),
      Q => D(6),
      R => \bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf049_out\,
      D => wdata_pack(7),
      Q => D(7),
      R => \bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0\
    );
\bus_wide_gen.data_gen[0].strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf049_out\,
      D => wdata_pack(8),
      Q => \bus_wide_gen.data_gen[3].strb_buf_reg[3]_0\(0),
      R => \bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5550000FFFFFFFF"
    )
        port map (
      I0 => \bus_wide_gen.data_gen[1].data_buf[15]_i_3_n_0\,
      I1 => din(1),
      I2 => din(0),
      I3 => \bus_wide_gen.wreq_offset_n_4\,
      I4 => \fifo_mem_gen.raddr_reg[5]\,
      I5 => ap_rst_n,
      O => \bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I1 => \^bus_wide_gen.offset_valid_reg_0\,
      I2 => \bus_wide_gen.head_offset\(1),
      O => \bus_wide_gen.data_gen[1].data_buf[15]_i_3_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => wdata_pack(2),
      Q => D(10),
      R => \bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => wdata_pack(3),
      Q => D(11),
      R => \bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => wdata_pack(4),
      Q => D(12),
      R => \bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => wdata_pack(5),
      Q => D(13),
      R => \bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => wdata_pack(6),
      Q => D(14),
      R => \bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => wdata_pack(7),
      Q => D(15),
      R => \bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => wdata_pack(0),
      Q => D(8),
      R => \bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => wdata_pack(1),
      Q => D(9),
      R => \bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => wdata_pack(8),
      Q => \bus_wide_gen.data_gen[3].strb_buf_reg[3]_0\(1),
      R => \bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[2].data_buf[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F800FFFF"
    )
        port map (
      I0 => \bus_wide_gen.wreq_offset_n_4\,
      I1 => din(1),
      I2 => \bus_wide_gen.wreq_offset_n_7\,
      I3 => \fifo_mem_gen.raddr_reg[5]\,
      I4 => ap_rst_n,
      O => \bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0\
    );
\bus_wide_gen.data_gen[2].data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_gen[2].data_buf_reg[23]_0\(0),
      D => wdata_pack(0),
      Q => D(16),
      R => \bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0\
    );
\bus_wide_gen.data_gen[2].data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_gen[2].data_buf_reg[23]_0\(0),
      D => wdata_pack(1),
      Q => D(17),
      R => \bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0\
    );
\bus_wide_gen.data_gen[2].data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_gen[2].data_buf_reg[23]_0\(0),
      D => wdata_pack(2),
      Q => D(18),
      R => \bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0\
    );
\bus_wide_gen.data_gen[2].data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_gen[2].data_buf_reg[23]_0\(0),
      D => wdata_pack(3),
      Q => D(19),
      R => \bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0\
    );
\bus_wide_gen.data_gen[2].data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_gen[2].data_buf_reg[23]_0\(0),
      D => wdata_pack(4),
      Q => D(20),
      R => \bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0\
    );
\bus_wide_gen.data_gen[2].data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_gen[2].data_buf_reg[23]_0\(0),
      D => wdata_pack(5),
      Q => D(21),
      R => \bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0\
    );
\bus_wide_gen.data_gen[2].data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_gen[2].data_buf_reg[23]_0\(0),
      D => wdata_pack(6),
      Q => D(22),
      R => \bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0\
    );
\bus_wide_gen.data_gen[2].data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_gen[2].data_buf_reg[23]_0\(0),
      D => wdata_pack(7),
      Q => D(23),
      R => \bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0\
    );
\bus_wide_gen.data_gen[2].strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_gen[2].data_buf_reg[23]_0\(0),
      D => wdata_pack(8),
      Q => \bus_wide_gen.data_gen[3].strb_buf_reg[3]_0\(2),
      R => \bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0\
    );
\bus_wide_gen.data_gen[3].data_buf[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A800FFFF"
    )
        port map (
      I0 => \bus_wide_gen.wreq_offset_n_4\,
      I1 => din(0),
      I2 => din(1),
      I3 => \fifo_mem_gen.raddr_reg[5]\,
      I4 => ap_rst_n,
      O => \bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_gen[3].data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_gen[3].data_buf_reg[31]_0\(0),
      D => wdata_pack(0),
      Q => D(24),
      R => \bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_gen[3].data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_gen[3].data_buf_reg[31]_0\(0),
      D => wdata_pack(1),
      Q => D(25),
      R => \bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_gen[3].data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_gen[3].data_buf_reg[31]_0\(0),
      D => wdata_pack(2),
      Q => D(26),
      R => \bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_gen[3].data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_gen[3].data_buf_reg[31]_0\(0),
      D => wdata_pack(3),
      Q => D(27),
      R => \bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_gen[3].data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_gen[3].data_buf_reg[31]_0\(0),
      D => wdata_pack(4),
      Q => D(28),
      R => \bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_gen[3].data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_gen[3].data_buf_reg[31]_0\(0),
      D => wdata_pack(5),
      Q => D(29),
      R => \bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_gen[3].data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_gen[3].data_buf_reg[31]_0\(0),
      D => wdata_pack(6),
      Q => D(30),
      R => \bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_gen[3].data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_gen[3].data_buf_reg[31]_0\(0),
      D => wdata_pack(7),
      Q => D(31),
      R => \bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_gen[3].strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_gen[3].data_buf_reg[31]_0\(0),
      D => wdata_pack(8),
      Q => \bus_wide_gen.data_gen[3].strb_buf_reg[3]_0\(3),
      R => \bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.data_valid_reg_0\,
      Q => WVALID_Dummy,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.first_beat_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_9,
      Q => \bus_wide_gen.first_beat_set_reg_n_0\,
      R => '0'
    );
\bus_wide_gen.first_pad_reg\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_7,
      Q => \bus_wide_gen.first_pad_reg_n_0\,
      S => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.last_beat_set_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFFFFFACCCCCC"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[3]\,
      I1 => \bus_wide_gen.len_cnt_buf_reg\(3),
      I2 => \bus_wide_gen.offset_pack_reg_reg_n_0_[15]\,
      I3 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I4 => \^bus_wide_gen.offset_valid_reg_0\,
      I5 => \bus_wide_gen.len_cnt_buf_reg\(15),
      O => \bus_wide_gen.last_beat_set_i_10_n_0\
    );
\bus_wide_gen.last_beat_set_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFFFFFACCCCCC"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[8]\,
      I1 => \bus_wide_gen.len_cnt_buf_reg\(8),
      I2 => \bus_wide_gen.offset_pack_reg_reg_n_0_[28]\,
      I3 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I4 => \^bus_wide_gen.offset_valid_reg_0\,
      I5 => \bus_wide_gen.len_cnt_buf_reg\(28),
      O => \bus_wide_gen.last_beat_set_i_11_n_0\
    );
\bus_wide_gen.last_beat_set_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFFFFFACCCCCC"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[20]\,
      I1 => \bus_wide_gen.len_cnt_buf_reg\(20),
      I2 => \bus_wide_gen.offset_pack_reg_reg_n_0_[24]\,
      I3 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I4 => \^bus_wide_gen.offset_valid_reg_0\,
      I5 => \bus_wide_gen.len_cnt_buf_reg\(24),
      O => \bus_wide_gen.last_beat_set_i_12_n_0\
    );
\bus_wide_gen.last_beat_set_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFFFFFACCCCCC"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[21]\,
      I1 => \bus_wide_gen.len_cnt_buf_reg\(21),
      I2 => \bus_wide_gen.offset_pack_reg_reg_n_0_[29]\,
      I3 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I4 => \^bus_wide_gen.offset_valid_reg_0\,
      I5 => \bus_wide_gen.len_cnt_buf_reg\(29),
      O => \bus_wide_gen.last_beat_set_i_13_n_0\
    );
\bus_wide_gen.last_beat_set_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_buf_reg\(16),
      I1 => \^bus_wide_gen.offset_valid_reg_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_reg_reg_n_0_[16]\,
      O => \bus_wide_gen.last_beat_set_i_14_n_0\
    );
\bus_wide_gen.last_beat_set_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_buf_reg\(17),
      I1 => \bus_wide_gen.wreq_offset_n_8\,
      I2 => \bus_wide_gen.offset_pack_reg_reg_n_0_[17]\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(4),
      I4 => \bus_wide_gen.offset_pack_reg_reg_n_0_[4]\,
      I5 => \bus_wide_gen.last_beat_set_i_17_n_0\,
      O => \bus_wide_gen.last_beat_set_i_15_n_0\
    );
\bus_wide_gen.last_beat_set_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_buf_reg\(26),
      I1 => \bus_wide_gen.wreq_offset_n_8\,
      I2 => \bus_wide_gen.offset_pack_reg_reg_n_0_[26]\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(25),
      I4 => \bus_wide_gen.offset_pack_reg_reg_n_0_[25]\,
      I5 => \bus_wide_gen.last_beat_set_i_18_n_0\,
      O => \bus_wide_gen.last_beat_set_i_16_n_0\
    );
\bus_wide_gen.last_beat_set_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFFFFFACCCCCC"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[1]\,
      I1 => \bus_wide_gen.len_cnt_buf_reg\(1),
      I2 => \bus_wide_gen.offset_pack_reg_reg_n_0_[6]\,
      I3 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I4 => \^bus_wide_gen.offset_valid_reg_0\,
      I5 => \bus_wide_gen.len_cnt_buf_reg\(6),
      O => \bus_wide_gen.last_beat_set_i_17_n_0\
    );
\bus_wide_gen.last_beat_set_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFFFFFACCCCCC"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[10]\,
      I1 => \bus_wide_gen.len_cnt_buf_reg\(10),
      I2 => \bus_wide_gen.offset_pack_reg_reg_n_0_[13]\,
      I3 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I4 => \^bus_wide_gen.offset_valid_reg_0\,
      I5 => \bus_wide_gen.len_cnt_buf_reg\(13),
      O => \bus_wide_gen.last_beat_set_i_18_n_0\
    );
\bus_wide_gen.last_beat_set_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \bus_wide_gen.last_beat_set_i_3_n_0\,
      I1 => \bus_wide_gen.last_beat_set_i_4_n_0\,
      I2 => \bus_wide_gen.last_beat_set_i_5_n_0\,
      I3 => \bus_wide_gen.last_beat_set_i_6_n_0\,
      I4 => \bus_wide_gen.last_beat_set_i_7_n_0\,
      I5 => \bus_wide_gen.last_beat_set_i_8_n_0\,
      O => \bus_wide_gen.last_beat_set\
    );
\bus_wide_gen.last_beat_set_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_buf_reg\(5),
      I1 => \bus_wide_gen.wreq_offset_n_8\,
      I2 => \bus_wide_gen.offset_pack_reg_reg_n_0_[5]\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(2),
      I4 => \bus_wide_gen.offset_pack_reg_reg_n_0_[2]\,
      I5 => \bus_wide_gen.last_beat_set_i_9_n_0\,
      O => \bus_wide_gen.last_beat_set_i_3_n_0\
    );
\bus_wide_gen.last_beat_set_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_buf_reg\(23),
      I1 => \bus_wide_gen.wreq_offset_n_8\,
      I2 => \bus_wide_gen.offset_pack_reg_reg_n_0_[23]\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(19),
      I4 => \bus_wide_gen.offset_pack_reg_reg_n_0_[19]\,
      I5 => \bus_wide_gen.last_beat_set_i_10_n_0\,
      O => \bus_wide_gen.last_beat_set_i_4_n_0\
    );
\bus_wide_gen.last_beat_set_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_buf_reg\(18),
      I1 => \bus_wide_gen.wreq_offset_n_8\,
      I2 => \bus_wide_gen.offset_pack_reg_reg_n_0_[18]\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(9),
      I4 => \bus_wide_gen.offset_pack_reg_reg_n_0_[9]\,
      I5 => \bus_wide_gen.last_beat_set_i_11_n_0\,
      O => \bus_wide_gen.last_beat_set_i_5_n_0\
    );
\bus_wide_gen.last_beat_set_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_buf_reg\(27),
      I1 => \bus_wide_gen.wreq_offset_n_8\,
      I2 => \bus_wide_gen.offset_pack_reg_reg_n_0_[27]\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(22),
      I4 => \bus_wide_gen.offset_pack_reg_reg_n_0_[22]\,
      I5 => \bus_wide_gen.last_beat_set_i_12_n_0\,
      O => \bus_wide_gen.last_beat_set_i_6_n_0\
    );
\bus_wide_gen.last_beat_set_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEAE"
    )
        port map (
      I0 => \bus_wide_gen.last_beat_set_i_13_n_0\,
      I1 => \bus_wide_gen.offset_pack_reg_reg_n_0_[12]\,
      I2 => \bus_wide_gen.wreq_offset_n_8\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(12),
      I4 => \bus_wide_gen.last_beat_set_i_14_n_0\,
      I5 => \bus_wide_gen.last_beat_set_i_15_n_0\,
      O => \bus_wide_gen.last_beat_set_i_7_n_0\
    );
\bus_wide_gen.last_beat_set_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB8FCBBFF"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_buf_reg\(11),
      I1 => \bus_wide_gen.wreq_offset_n_8\,
      I2 => \bus_wide_gen.offset_pack_reg_reg_n_0_[11]\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(0),
      I4 => \bus_wide_gen.offset_pack_reg_reg_n_0_[0]\,
      I5 => \bus_wide_gen.last_beat_set_i_16_n_0\,
      O => \bus_wide_gen.last_beat_set_i_8_n_0\
    );
\bus_wide_gen.last_beat_set_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFFFFFACCCCCC"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[7]\,
      I1 => \bus_wide_gen.len_cnt_buf_reg\(7),
      I2 => \bus_wide_gen.offset_pack_reg_reg_n_0_[14]\,
      I3 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I4 => \^bus_wide_gen.offset_valid_reg_0\,
      I5 => \bus_wide_gen.len_cnt_buf_reg\(14),
      O => \bus_wide_gen.last_beat_set_i_9_n_0\
    );
\bus_wide_gen.last_beat_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_10,
      Q => \bus_wide_gen.last_beat_set_reg_n_0\,
      R => '0'
    );
\bus_wide_gen.len_cnt_buf[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[3]\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(3),
      O => \bus_wide_gen.len_cnt_buf[0]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_buf[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[2]\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(2),
      O => \bus_wide_gen.len_cnt_buf[0]_i_6_n_0\
    );
\bus_wide_gen.len_cnt_buf[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[1]\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(1),
      O => \bus_wide_gen.len_cnt_buf[0]_i_7_n_0\
    );
\bus_wide_gen.len_cnt_buf[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_buf_reg\(0),
      I1 => \^bus_wide_gen.offset_valid_reg_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_reg_reg_n_0_[0]\,
      O => \bus_wide_gen.len_cnt_buf[0]_i_8_n_0\
    );
\bus_wide_gen.len_cnt_buf[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[15]\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(15),
      O => \bus_wide_gen.len_cnt_buf[12]_i_2_n_0\
    );
\bus_wide_gen.len_cnt_buf[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[14]\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(14),
      O => \bus_wide_gen.len_cnt_buf[12]_i_3_n_0\
    );
\bus_wide_gen.len_cnt_buf[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[13]\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(13),
      O => \bus_wide_gen.len_cnt_buf[12]_i_4_n_0\
    );
\bus_wide_gen.len_cnt_buf[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[12]\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(12),
      O => \bus_wide_gen.len_cnt_buf[12]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_buf[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[19]\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(19),
      O => \bus_wide_gen.len_cnt_buf[16]_i_2_n_0\
    );
\bus_wide_gen.len_cnt_buf[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[18]\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(18),
      O => \bus_wide_gen.len_cnt_buf[16]_i_3_n_0\
    );
\bus_wide_gen.len_cnt_buf[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[17]\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(17),
      O => \bus_wide_gen.len_cnt_buf[16]_i_4_n_0\
    );
\bus_wide_gen.len_cnt_buf[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[16]\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(16),
      O => \bus_wide_gen.len_cnt_buf[16]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_buf[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[23]\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(23),
      O => \bus_wide_gen.len_cnt_buf[20]_i_2_n_0\
    );
\bus_wide_gen.len_cnt_buf[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[22]\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(22),
      O => \bus_wide_gen.len_cnt_buf[20]_i_3_n_0\
    );
\bus_wide_gen.len_cnt_buf[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[21]\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(21),
      O => \bus_wide_gen.len_cnt_buf[20]_i_4_n_0\
    );
\bus_wide_gen.len_cnt_buf[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[20]\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(20),
      O => \bus_wide_gen.len_cnt_buf[20]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_buf[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[27]\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(27),
      O => \bus_wide_gen.len_cnt_buf[24]_i_2_n_0\
    );
\bus_wide_gen.len_cnt_buf[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[26]\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(26),
      O => \bus_wide_gen.len_cnt_buf[24]_i_3_n_0\
    );
\bus_wide_gen.len_cnt_buf[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[25]\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(25),
      O => \bus_wide_gen.len_cnt_buf[24]_i_4_n_0\
    );
\bus_wide_gen.len_cnt_buf[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[24]\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(24),
      O => \bus_wide_gen.len_cnt_buf[24]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_buf[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[29]\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(29),
      O => \bus_wide_gen.len_cnt_buf[28]_i_2_n_0\
    );
\bus_wide_gen.len_cnt_buf[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[28]\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(28),
      O => \bus_wide_gen.len_cnt_buf[28]_i_3_n_0\
    );
\bus_wide_gen.len_cnt_buf[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[7]\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(7),
      O => \bus_wide_gen.len_cnt_buf[4]_i_2_n_0\
    );
\bus_wide_gen.len_cnt_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[6]\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(6),
      O => \bus_wide_gen.len_cnt_buf[4]_i_3_n_0\
    );
\bus_wide_gen.len_cnt_buf[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[5]\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(5),
      O => \bus_wide_gen.len_cnt_buf[4]_i_4_n_0\
    );
\bus_wide_gen.len_cnt_buf[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[4]\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(4),
      O => \bus_wide_gen.len_cnt_buf[4]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_buf[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[11]\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(11),
      O => \bus_wide_gen.len_cnt_buf[8]_i_2_n_0\
    );
\bus_wide_gen.len_cnt_buf[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[10]\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(10),
      O => \bus_wide_gen.len_cnt_buf[8]_i_3_n_0\
    );
\bus_wide_gen.len_cnt_buf[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_buf_reg\(9),
      I1 => \^bus_wide_gen.offset_valid_reg_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.offset_pack_reg_reg_n_0_[9]\,
      O => \bus_wide_gen.len_cnt_buf[8]_i_4_n_0\
    );
\bus_wide_gen.len_cnt_buf[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[8]\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(8),
      O => \bus_wide_gen.len_cnt_buf[8]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_7\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(0),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_0\,
      CO(2) => \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_1\,
      CO(1) => \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_2\,
      CO(0) => \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_4\,
      O(2) => \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_5\,
      O(1) => \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_6\,
      O(0) => \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_7\,
      S(3) => \bus_wide_gen.len_cnt_buf[0]_i_5_n_0\,
      S(2) => \bus_wide_gen.len_cnt_buf[0]_i_6_n_0\,
      S(1) => \bus_wide_gen.len_cnt_buf[0]_i_7_n_0\,
      S(0) => \bus_wide_gen.len_cnt_buf[0]_i_8_n_0\
    );
\bus_wide_gen.len_cnt_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_5\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(10),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_4\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(11),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_7\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(12),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_0\,
      CO(3) => \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_0\,
      CO(2) => \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_1\,
      CO(1) => \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_2\,
      CO(0) => \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_4\,
      O(2) => \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_5\,
      O(1) => \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_6\,
      O(0) => \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_7\,
      S(3) => \bus_wide_gen.len_cnt_buf[12]_i_2_n_0\,
      S(2) => \bus_wide_gen.len_cnt_buf[12]_i_3_n_0\,
      S(1) => \bus_wide_gen.len_cnt_buf[12]_i_4_n_0\,
      S(0) => \bus_wide_gen.len_cnt_buf[12]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_6\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(13),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_5\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(14),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_4\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(15),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_7\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(16),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_0\,
      CO(3) => \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_0\,
      CO(2) => \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_1\,
      CO(1) => \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_2\,
      CO(0) => \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_4\,
      O(2) => \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_5\,
      O(1) => \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_6\,
      O(0) => \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_7\,
      S(3) => \bus_wide_gen.len_cnt_buf[16]_i_2_n_0\,
      S(2) => \bus_wide_gen.len_cnt_buf[16]_i_3_n_0\,
      S(1) => \bus_wide_gen.len_cnt_buf[16]_i_4_n_0\,
      S(0) => \bus_wide_gen.len_cnt_buf[16]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_6\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(17),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_5\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(18),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_4\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(19),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_6\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(1),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_7\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(20),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_0\,
      CO(3) => \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_0\,
      CO(2) => \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_1\,
      CO(1) => \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_2\,
      CO(0) => \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_4\,
      O(2) => \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_5\,
      O(1) => \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_6\,
      O(0) => \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_7\,
      S(3) => \bus_wide_gen.len_cnt_buf[20]_i_2_n_0\,
      S(2) => \bus_wide_gen.len_cnt_buf[20]_i_3_n_0\,
      S(1) => \bus_wide_gen.len_cnt_buf[20]_i_4_n_0\,
      S(0) => \bus_wide_gen.len_cnt_buf[20]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_6\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(21),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_5\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(22),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_4\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(23),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_7\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(24),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_0\,
      CO(3) => \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_0\,
      CO(2) => \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_1\,
      CO(1) => \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_2\,
      CO(0) => \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_4\,
      O(2) => \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_5\,
      O(1) => \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_6\,
      O(0) => \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_7\,
      S(3) => \bus_wide_gen.len_cnt_buf[24]_i_2_n_0\,
      S(2) => \bus_wide_gen.len_cnt_buf[24]_i_3_n_0\,
      S(1) => \bus_wide_gen.len_cnt_buf[24]_i_4_n_0\,
      S(0) => \bus_wide_gen.len_cnt_buf[24]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_6\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(25),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_5\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(26),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_4\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(27),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_7\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(28),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_0\,
      CO(3 downto 1) => \NLW_bus_wide_gen.len_cnt_buf_reg[28]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 2) => \NLW_bus_wide_gen.len_cnt_buf_reg[28]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_6\,
      O(0) => \bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \bus_wide_gen.len_cnt_buf[28]_i_2_n_0\,
      S(0) => \bus_wide_gen.len_cnt_buf[28]_i_3_n_0\
    );
\bus_wide_gen.len_cnt_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_6\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(29),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_5\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(2),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_4\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(3),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_7\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(4),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_0\,
      CO(3) => \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_0\,
      CO(2) => \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_1\,
      CO(1) => \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_2\,
      CO(0) => \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_4\,
      O(2) => \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_5\,
      O(1) => \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_6\,
      O(0) => \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_7\,
      S(3) => \bus_wide_gen.len_cnt_buf[4]_i_2_n_0\,
      S(2) => \bus_wide_gen.len_cnt_buf[4]_i_3_n_0\,
      S(1) => \bus_wide_gen.len_cnt_buf[4]_i_4_n_0\,
      S(0) => \bus_wide_gen.len_cnt_buf[4]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_6\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(5),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_5\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(6),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_4\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(7),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_7\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(8),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.len_cnt_buf_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_0\,
      CO(3) => \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_0\,
      CO(2) => \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_1\,
      CO(1) => \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_2\,
      CO(0) => \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_4\,
      O(2) => \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_5\,
      O(1) => \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_6\,
      O(0) => \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_7\,
      S(3) => \bus_wide_gen.len_cnt_buf[8]_i_2_n_0\,
      S(2) => \bus_wide_gen.len_cnt_buf[8]_i_3_n_0\,
      S(1) => \bus_wide_gen.len_cnt_buf[8]_i_4_n_0\,
      S(0) => \bus_wide_gen.len_cnt_buf[8]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^bus_wide_gen.first_pad\,
      D => \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_6\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(9),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_42\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[0]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_32\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[10]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_31\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[11]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_30\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[12]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_29\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[13]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_28\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[14]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_27\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[15]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_26\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[16]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_25\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[17]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_24\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[18]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_23\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[19]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_41\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[1]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_22\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[20]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_21\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[21]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_20\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[22]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_19\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[23]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_18\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[24]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_17\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[25]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_16\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[26]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_15\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[27]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_14\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[28]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_13\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[29]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_40\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[2]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_12\,
      Q => din(0),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_11\,
      Q => din(1),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_10\,
      Q => \bus_wide_gen.head_offset\(0),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_9\,
      Q => \bus_wide_gen.head_offset\(1),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_39\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[3]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_38\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[4]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_37\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[5]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_36\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[6]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_35\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[7]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_34\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[8]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_pack_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_33\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[9]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.offset_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_8,
      Q => \^bus_wide_gen.offset_valid_reg_0\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.pad_oh_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_13,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.pad_oh_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_12,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_0_[2]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.pad_oh_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_11,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_0_[3]\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_2_n_0\,
      I1 => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_3_n_0\,
      I2 => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_4_n_0\,
      I3 => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_5_n_0\,
      I4 => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_6_n_0\,
      O => \bus_wide_gen.single_beat\
    );
\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \bus_wide_gen.wreq_offset_n_40\,
      I1 => \bus_wide_gen.wreq_offset_n_39\,
      I2 => \bus_wide_gen.wreq_offset_n_42\,
      I3 => \bus_wide_gen.wreq_offset_n_41\,
      I4 => \bus_wide_gen.wreq_offset_n_37\,
      I5 => \bus_wide_gen.wreq_offset_n_38\,
      O => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_2_n_0\
    );
\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \bus_wide_gen.wreq_offset_n_22\,
      I1 => \bus_wide_gen.wreq_offset_n_21\,
      I2 => \bus_wide_gen.wreq_offset_n_24\,
      I3 => \bus_wide_gen.wreq_offset_n_23\,
      I4 => \bus_wide_gen.wreq_offset_n_19\,
      I5 => \bus_wide_gen.wreq_offset_n_20\,
      O => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_3_n_0\
    );
\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \bus_wide_gen.wreq_offset_n_16\,
      I1 => \bus_wide_gen.wreq_offset_n_15\,
      I2 => \bus_wide_gen.wreq_offset_n_18\,
      I3 => \bus_wide_gen.wreq_offset_n_17\,
      I4 => \bus_wide_gen.wreq_offset_n_13\,
      I5 => \bus_wide_gen.wreq_offset_n_14\,
      O => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_4_n_0\
    );
\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \bus_wide_gen.wreq_offset_n_34\,
      I1 => \bus_wide_gen.wreq_offset_n_33\,
      I2 => \bus_wide_gen.wreq_offset_n_36\,
      I3 => \bus_wide_gen.wreq_offset_n_35\,
      I4 => \bus_wide_gen.wreq_offset_n_31\,
      I5 => \bus_wide_gen.wreq_offset_n_32\,
      O => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_5_n_0\
    );
\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \bus_wide_gen.wreq_offset_n_28\,
      I1 => \bus_wide_gen.wreq_offset_n_27\,
      I2 => \bus_wide_gen.wreq_offset_n_30\,
      I3 => \bus_wide_gen.wreq_offset_n_29\,
      I4 => \bus_wide_gen.wreq_offset_n_25\,
      I5 => \bus_wide_gen.wreq_offset_n_26\,
      O => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_6_n_0\
    );
\bus_wide_gen.single_beat_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.single_beat\,
      Q => \bus_wide_gen.single_beat_reg_n_0\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\bus_wide_gen.wreq_offset\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized8\
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      E(0) => \bus_wide_gen.single_beat0\,
      Q(3 downto 2) => \bus_wide_gen.head_offset\(1 downto 0),
      Q(1 downto 0) => din(1 downto 0),
      S(1) => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3_n_0\,
      S(0) => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4_n_0\,
      ap_clk => ap_clk,
      \bus_wide_gen.data_gen[0].strb_buf_reg[0]\ => \bus_wide_gen.first_beat_set_reg_n_0\,
      \bus_wide_gen.last_beat_set_reg\ => \bus_wide_gen.wreq_offset_n_6\,
      \bus_wide_gen.offset_empty_n\ => \bus_wide_gen.offset_empty_n\,
      \bus_wide_gen.offset_pack_reg_reg[32]\ => \bus_wide_gen.wreq_offset_n_7\,
      \bus_wide_gen.offset_valid_reg\ => \bus_wide_gen.wreq_offset_n_4\,
      \bus_wide_gen.offset_valid_reg_0\ => \bus_wide_gen.wreq_offset_n_8\,
      \fifo_depth_gt1_gen.dout_reg[0]\ => \^bus_wide_gen.offset_valid_reg_0\,
      \fifo_depth_gt1_gen.dout_reg[0]_0\ => \^bus_wide_gen.first_pad\,
      \fifo_depth_gt1_gen.dout_reg[0]_1\ => \bus_wide_gen.last_beat_set_reg_n_0\,
      \fifo_depth_gt1_gen.dout_reg[0]_2\ => \bus_wide_gen.single_beat_reg_n_0\,
      \fifo_depth_gt1_gen.dout_reg[29]\(7 downto 0) => \^tmp_len_reg[17]_0\(7 downto 0),
      \fifo_depth_gt1_gen.dout_reg[33]\(33) => \bus_wide_gen.wreq_offset_n_9\,
      \fifo_depth_gt1_gen.dout_reg[33]\(32) => \bus_wide_gen.wreq_offset_n_10\,
      \fifo_depth_gt1_gen.dout_reg[33]\(31) => \bus_wide_gen.wreq_offset_n_11\,
      \fifo_depth_gt1_gen.dout_reg[33]\(30) => \bus_wide_gen.wreq_offset_n_12\,
      \fifo_depth_gt1_gen.dout_reg[33]\(29) => \bus_wide_gen.wreq_offset_n_13\,
      \fifo_depth_gt1_gen.dout_reg[33]\(28) => \bus_wide_gen.wreq_offset_n_14\,
      \fifo_depth_gt1_gen.dout_reg[33]\(27) => \bus_wide_gen.wreq_offset_n_15\,
      \fifo_depth_gt1_gen.dout_reg[33]\(26) => \bus_wide_gen.wreq_offset_n_16\,
      \fifo_depth_gt1_gen.dout_reg[33]\(25) => \bus_wide_gen.wreq_offset_n_17\,
      \fifo_depth_gt1_gen.dout_reg[33]\(24) => \bus_wide_gen.wreq_offset_n_18\,
      \fifo_depth_gt1_gen.dout_reg[33]\(23) => \bus_wide_gen.wreq_offset_n_19\,
      \fifo_depth_gt1_gen.dout_reg[33]\(22) => \bus_wide_gen.wreq_offset_n_20\,
      \fifo_depth_gt1_gen.dout_reg[33]\(21) => \bus_wide_gen.wreq_offset_n_21\,
      \fifo_depth_gt1_gen.dout_reg[33]\(20) => \bus_wide_gen.wreq_offset_n_22\,
      \fifo_depth_gt1_gen.dout_reg[33]\(19) => \bus_wide_gen.wreq_offset_n_23\,
      \fifo_depth_gt1_gen.dout_reg[33]\(18) => \bus_wide_gen.wreq_offset_n_24\,
      \fifo_depth_gt1_gen.dout_reg[33]\(17) => \bus_wide_gen.wreq_offset_n_25\,
      \fifo_depth_gt1_gen.dout_reg[33]\(16) => \bus_wide_gen.wreq_offset_n_26\,
      \fifo_depth_gt1_gen.dout_reg[33]\(15) => \bus_wide_gen.wreq_offset_n_27\,
      \fifo_depth_gt1_gen.dout_reg[33]\(14) => \bus_wide_gen.wreq_offset_n_28\,
      \fifo_depth_gt1_gen.dout_reg[33]\(13) => \bus_wide_gen.wreq_offset_n_29\,
      \fifo_depth_gt1_gen.dout_reg[33]\(12) => \bus_wide_gen.wreq_offset_n_30\,
      \fifo_depth_gt1_gen.dout_reg[33]\(11) => \bus_wide_gen.wreq_offset_n_31\,
      \fifo_depth_gt1_gen.dout_reg[33]\(10) => \bus_wide_gen.wreq_offset_n_32\,
      \fifo_depth_gt1_gen.dout_reg[33]\(9) => \bus_wide_gen.wreq_offset_n_33\,
      \fifo_depth_gt1_gen.dout_reg[33]\(8) => \bus_wide_gen.wreq_offset_n_34\,
      \fifo_depth_gt1_gen.dout_reg[33]\(7) => \bus_wide_gen.wreq_offset_n_35\,
      \fifo_depth_gt1_gen.dout_reg[33]\(6) => \bus_wide_gen.wreq_offset_n_36\,
      \fifo_depth_gt1_gen.dout_reg[33]\(5) => \bus_wide_gen.wreq_offset_n_37\,
      \fifo_depth_gt1_gen.dout_reg[33]\(4) => \bus_wide_gen.wreq_offset_n_38\,
      \fifo_depth_gt1_gen.dout_reg[33]\(3) => \bus_wide_gen.wreq_offset_n_39\,
      \fifo_depth_gt1_gen.dout_reg[33]\(2) => \bus_wide_gen.wreq_offset_n_40\,
      \fifo_depth_gt1_gen.dout_reg[33]\(1) => \bus_wide_gen.wreq_offset_n_41\,
      \fifo_depth_gt1_gen.dout_reg[33]\(0) => \bus_wide_gen.wreq_offset_n_42\,
      \fifo_depth_gt1_gen.dout_reg[33]_0\ => \fifo_depth_gt1_gen.full_n_reg\,
      \fifo_depth_gt1_gen.dout_reg[33]_1\(1 downto 0) => \^tmp_addr_reg[63]_0\(1 downto 0),
      \fifo_depth_gt1_gen.full_n_reg_0\ => \^if_full_n\,
      \fifo_depth_gt1_gen.full_n_reg_1\ => load_p2,
      if_empty_n => if_empty_n,
      \tmp_len_reg[1]\ => \^tmp_valid_reg_0\,
      we => we,
      wrsp_ready => wrsp_ready
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_len_reg[17]_0\(0),
      I1 => \^tmp_addr_reg[63]_0\(1),
      O => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_len_reg[17]_0\(0),
      I1 => \^tmp_addr_reg[63]_0\(0),
      O => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4_n_0\
    );
fifo_wreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(0) => fifo_wreq_n_120,
      I_CH0_ARREADY => I_CH0_ARREADY,
      I_CH0_RVALID => I_CH0_RVALID,
      I_CH0_WREADY => I_CH0_WREADY,
      Q(1 downto 0) => Q(1 downto 0),
      S(3) => fifo_wreq_n_116,
      S(2) => fifo_wreq_n_117,
      S(1) => fifo_wreq_n_118,
      S(0) => fifo_wreq_n_119,
      address0(1 downto 0) => address0(1 downto 0),
      and_ln40_reg_1145_pp0_iter12_reg => and_ln40_reg_1145_pp0_iter12_reg,
      and_ln40_reg_1145_pp0_iter13_reg => and_ln40_reg_1145_pp0_iter13_reg,
      \and_ln40_reg_1145_pp0_iter13_reg_reg[0]\(0) => \and_ln40_reg_1145_pp0_iter13_reg_reg[0]\(0),
      \and_ln40_reg_1145_pp0_iter13_reg_reg[0]_0\(0) => \and_ln40_reg_1145_pp0_iter13_reg_reg[0]_0\(0),
      \and_ln40_reg_1145_pp0_iter13_reg_reg[0]_1\(0) => \and_ln40_reg_1145_pp0_iter13_reg_reg[0]_1\(0),
      and_ln40_reg_1145_pp0_iter14_reg => and_ln40_reg_1145_pp0_iter14_reg,
      \and_ln40_reg_1145_pp0_iter14_reg_reg[0]\(0) => \and_ln40_reg_1145_pp0_iter14_reg_reg[0]\(0),
      and_ln40_reg_1145_pp0_iter15_reg => and_ln40_reg_1145_pp0_iter15_reg,
      \and_ln40_reg_1145_pp0_iter15_reg_reg[0]\(0) => \and_ln40_reg_1145_pp0_iter15_reg_reg[0]\(0),
      and_ln40_reg_1145_pp0_iter16_reg => and_ln40_reg_1145_pp0_iter16_reg,
      \and_ln40_reg_1145_pp0_iter16_reg_reg[0]\(0) => \and_ln40_reg_1145_pp0_iter16_reg_reg[0]\(0),
      and_ln40_reg_1145_pp0_iter21_reg => and_ln40_reg_1145_pp0_iter21_reg,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter13 => ap_enable_reg_pp0_iter13,
      ap_enable_reg_pp0_iter13_reg => ap_enable_reg_pp0_iter13_reg,
      ap_enable_reg_pp0_iter13_reg_0(0) => ap_enable_reg_pp0_iter13_reg_0(0),
      ap_enable_reg_pp0_iter13_reg_1(0) => ap_enable_reg_pp0_iter13_reg_1(0),
      ap_enable_reg_pp0_iter13_reg_2 => ap_enable_reg_pp0_iter13_reg_2,
      ap_enable_reg_pp0_iter13_reg_3 => ap_enable_reg_pp0_iter13_reg_3,
      ap_enable_reg_pp0_iter14 => ap_enable_reg_pp0_iter14,
      ap_enable_reg_pp0_iter15 => ap_enable_reg_pp0_iter15,
      ap_enable_reg_pp0_iter15_reg(0) => ap_enable_reg_pp0_iter15_reg(0),
      ap_enable_reg_pp0_iter15_reg_0 => ap_enable_reg_pp0_iter15_reg_0,
      ap_enable_reg_pp0_iter15_reg_1 => ap_enable_reg_pp0_iter15_reg_1,
      ap_enable_reg_pp0_iter15_reg_2 => ap_enable_reg_pp0_iter15_reg_2,
      ap_enable_reg_pp0_iter16 => ap_enable_reg_pp0_iter16,
      ap_enable_reg_pp0_iter16_reg(0) => ap_enable_reg_pp0_iter16_reg(0),
      ap_enable_reg_pp0_iter16_reg_0(0) => ap_enable_reg_pp0_iter16_reg_0(0),
      ap_enable_reg_pp0_iter17 => ap_enable_reg_pp0_iter17,
      ap_enable_reg_pp0_iter17_reg => ap_enable_reg_pp0_iter17_reg,
      ap_enable_reg_pp0_iter17_reg_0(0) => ap_enable_reg_pp0_iter17_reg_0(0),
      ap_enable_reg_pp0_iter17_reg_1 => ap_enable_reg_pp0_iter17_reg_1,
      ap_enable_reg_pp0_iter17_reg_2 => ap_enable_reg_pp0_iter17_reg_2,
      ap_enable_reg_pp0_iter17_reg_3 => ap_enable_reg_pp0_iter17_reg_3,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter1_reg_0(0) => ap_enable_reg_pp0_iter1_reg_0(0),
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter21 => ap_enable_reg_pp0_iter21,
      ap_enable_reg_pp0_iter22 => ap_enable_reg_pp0_iter22,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_loop_exit_ready_pp0_iter26_reg => ap_loop_exit_ready_pp0_iter26_reg,
      \ap_loop_exit_ready_pp0_iter26_reg_reg__0\ => \ap_loop_exit_ready_pp0_iter26_reg_reg__0\,
      ap_loop_exit_ready_pp0_iter27_reg => ap_loop_exit_ready_pp0_iter27_reg,
      ap_loop_init => ap_loop_init,
      ap_loop_init_pp0_iter1_reg => ap_loop_init_pp0_iter1_reg,
      ap_start => ap_start,
      \col9_fu_152_reg[2]\ => \col9_fu_152_reg[2]\,
      \col9_fu_152_reg[7]\ => \col9_fu_152_reg[7]\,
      \fifo_depth_gt1_gen.dout_reg[66]\ => fifo_wreq_n_45,
      \fifo_depth_gt1_gen.dout_reg[77]\(69 downto 65) => SHIFT_LEFT9(13 downto 9),
      \fifo_depth_gt1_gen.dout_reg[77]\(64) => SHIFT_LEFT9(2),
      \fifo_depth_gt1_gen.dout_reg[77]\(63) => fifo_wreq_n_52,
      \fifo_depth_gt1_gen.dout_reg[77]\(62) => fifo_wreq_n_53,
      \fifo_depth_gt1_gen.dout_reg[77]\(61) => fifo_wreq_n_54,
      \fifo_depth_gt1_gen.dout_reg[77]\(60) => fifo_wreq_n_55,
      \fifo_depth_gt1_gen.dout_reg[77]\(59) => fifo_wreq_n_56,
      \fifo_depth_gt1_gen.dout_reg[77]\(58) => fifo_wreq_n_57,
      \fifo_depth_gt1_gen.dout_reg[77]\(57) => fifo_wreq_n_58,
      \fifo_depth_gt1_gen.dout_reg[77]\(56) => fifo_wreq_n_59,
      \fifo_depth_gt1_gen.dout_reg[77]\(55) => fifo_wreq_n_60,
      \fifo_depth_gt1_gen.dout_reg[77]\(54) => fifo_wreq_n_61,
      \fifo_depth_gt1_gen.dout_reg[77]\(53) => fifo_wreq_n_62,
      \fifo_depth_gt1_gen.dout_reg[77]\(52) => fifo_wreq_n_63,
      \fifo_depth_gt1_gen.dout_reg[77]\(51) => fifo_wreq_n_64,
      \fifo_depth_gt1_gen.dout_reg[77]\(50) => fifo_wreq_n_65,
      \fifo_depth_gt1_gen.dout_reg[77]\(49) => fifo_wreq_n_66,
      \fifo_depth_gt1_gen.dout_reg[77]\(48) => fifo_wreq_n_67,
      \fifo_depth_gt1_gen.dout_reg[77]\(47) => fifo_wreq_n_68,
      \fifo_depth_gt1_gen.dout_reg[77]\(46) => fifo_wreq_n_69,
      \fifo_depth_gt1_gen.dout_reg[77]\(45) => fifo_wreq_n_70,
      \fifo_depth_gt1_gen.dout_reg[77]\(44) => fifo_wreq_n_71,
      \fifo_depth_gt1_gen.dout_reg[77]\(43) => fifo_wreq_n_72,
      \fifo_depth_gt1_gen.dout_reg[77]\(42) => fifo_wreq_n_73,
      \fifo_depth_gt1_gen.dout_reg[77]\(41) => fifo_wreq_n_74,
      \fifo_depth_gt1_gen.dout_reg[77]\(40) => fifo_wreq_n_75,
      \fifo_depth_gt1_gen.dout_reg[77]\(39) => fifo_wreq_n_76,
      \fifo_depth_gt1_gen.dout_reg[77]\(38) => fifo_wreq_n_77,
      \fifo_depth_gt1_gen.dout_reg[77]\(37) => fifo_wreq_n_78,
      \fifo_depth_gt1_gen.dout_reg[77]\(36) => fifo_wreq_n_79,
      \fifo_depth_gt1_gen.dout_reg[77]\(35) => fifo_wreq_n_80,
      \fifo_depth_gt1_gen.dout_reg[77]\(34) => fifo_wreq_n_81,
      \fifo_depth_gt1_gen.dout_reg[77]\(33) => fifo_wreq_n_82,
      \fifo_depth_gt1_gen.dout_reg[77]\(32) => fifo_wreq_n_83,
      \fifo_depth_gt1_gen.dout_reg[77]\(31) => fifo_wreq_n_84,
      \fifo_depth_gt1_gen.dout_reg[77]\(30) => fifo_wreq_n_85,
      \fifo_depth_gt1_gen.dout_reg[77]\(29) => fifo_wreq_n_86,
      \fifo_depth_gt1_gen.dout_reg[77]\(28) => fifo_wreq_n_87,
      \fifo_depth_gt1_gen.dout_reg[77]\(27) => fifo_wreq_n_88,
      \fifo_depth_gt1_gen.dout_reg[77]\(26) => fifo_wreq_n_89,
      \fifo_depth_gt1_gen.dout_reg[77]\(25) => fifo_wreq_n_90,
      \fifo_depth_gt1_gen.dout_reg[77]\(24) => fifo_wreq_n_91,
      \fifo_depth_gt1_gen.dout_reg[77]\(23) => fifo_wreq_n_92,
      \fifo_depth_gt1_gen.dout_reg[77]\(22) => fifo_wreq_n_93,
      \fifo_depth_gt1_gen.dout_reg[77]\(21) => fifo_wreq_n_94,
      \fifo_depth_gt1_gen.dout_reg[77]\(20) => fifo_wreq_n_95,
      \fifo_depth_gt1_gen.dout_reg[77]\(19) => fifo_wreq_n_96,
      \fifo_depth_gt1_gen.dout_reg[77]\(18) => fifo_wreq_n_97,
      \fifo_depth_gt1_gen.dout_reg[77]\(17) => fifo_wreq_n_98,
      \fifo_depth_gt1_gen.dout_reg[77]\(16) => fifo_wreq_n_99,
      \fifo_depth_gt1_gen.dout_reg[77]\(15) => fifo_wreq_n_100,
      \fifo_depth_gt1_gen.dout_reg[77]\(14) => fifo_wreq_n_101,
      \fifo_depth_gt1_gen.dout_reg[77]\(13) => fifo_wreq_n_102,
      \fifo_depth_gt1_gen.dout_reg[77]\(12) => fifo_wreq_n_103,
      \fifo_depth_gt1_gen.dout_reg[77]\(11) => fifo_wreq_n_104,
      \fifo_depth_gt1_gen.dout_reg[77]\(10) => fifo_wreq_n_105,
      \fifo_depth_gt1_gen.dout_reg[77]\(9) => fifo_wreq_n_106,
      \fifo_depth_gt1_gen.dout_reg[77]\(8) => fifo_wreq_n_107,
      \fifo_depth_gt1_gen.dout_reg[77]\(7) => fifo_wreq_n_108,
      \fifo_depth_gt1_gen.dout_reg[77]\(6) => fifo_wreq_n_109,
      \fifo_depth_gt1_gen.dout_reg[77]\(5) => fifo_wreq_n_110,
      \fifo_depth_gt1_gen.dout_reg[77]\(4) => fifo_wreq_n_111,
      \fifo_depth_gt1_gen.dout_reg[77]\(3) => fifo_wreq_n_112,
      \fifo_depth_gt1_gen.dout_reg[77]\(2) => fifo_wreq_n_113,
      \fifo_depth_gt1_gen.dout_reg[77]\(1) => fifo_wreq_n_114,
      \fifo_depth_gt1_gen.dout_reg[77]\(0) => fifo_wreq_n_115,
      \fifo_depth_gt1_gen.dout_reg[77]_0\(0) => fifo_wreq_n_121,
      \fifo_depth_gt1_gen.dout_reg[77]_1\ => \fifo_depth_gt1_gen.full_n_reg\,
      \fifo_depth_gt1_gen.full_n_reg_0\ => fifo_wreq_n_122,
      first_iter_0_reg_476_pp0_iter20_reg => first_iter_0_reg_476_pp0_iter20_reg,
      \first_iter_0_reg_476_reg[0]\ => \^first_iter_0_reg_476_reg[0]\,
      \first_iter_0_reg_476_reg[0]_0\ => \first_iter_0_reg_476_reg[0]_0\,
      icmp_ln30_reg_1119 => icmp_ln30_reg_1119,
      icmp_ln30_reg_1119_pp0_iter1_reg => icmp_ln30_reg_1119_pp0_iter1_reg,
      icmp_ln31_reg_1149 => icmp_ln31_reg_1149,
      \icmp_ln31_reg_1149_reg[0]\(7 downto 0) => \icmp_ln31_reg_1149_reg[0]\(7 downto 0),
      if_empty_n => if_empty_n,
      \in\(63 downto 0) => \in\(63 downto 0),
      int_ap_start_reg(0) => int_ap_start_reg(0),
      \q0_reg[7]\(1 downto 0) => \q0_reg[7]\(1 downto 0),
      \ram_reg_0_15_0_0__6\ => \ram_reg_0_15_0_0__6\,
      \ram_reg_0_15_0_0__6_0\ => \ram_reg_0_15_0_0__6_0\,
      \ram_reg_0_15_0_0__6_1\ => \ram_reg_0_15_0_0__6_1\,
      \ram_reg_0_15_0_0__6_2\ => \ram_reg_0_15_0_0__6_2\,
      \ram_reg_0_15_0_0__6_3\ => \ram_reg_0_15_0_0__6_3\,
      \ram_reg_0_15_0_0__6_4\ => \ram_reg_0_15_0_0__6_4\,
      \ram_reg_0_15_0_0__6_5\ => \ram_reg_0_15_0_0__6_5\,
      \ram_reg_0_15_0_0__6_6\ => \ram_reg_0_15_0_0__6_6\,
      \ram_reg_0_15_0_0__6_7\ => \ram_reg_0_15_0_0__6_7\,
      \ram_reg_0_15_0_0__6_8\ => \ram_reg_0_15_0_0__6_8\,
      \ram_reg_0_15_0_0__6_9\ => \ram_reg_0_15_0_0__6_9\,
      \ram_reg_0_31_0_0__5\ => \ram_reg_0_31_0_0__5\,
      \ram_reg_0_31_0_0__5_0\ => \ram_reg_0_31_0_0__5_0\,
      \ram_reg_0_31_0_0__5_1\ => \ram_reg_0_31_0_0__5_1\,
      \ram_reg_0_31_0_0__5_2\ => \ram_reg_0_31_0_0__5_2\,
      \ram_reg_0_31_0_0__5_3\ => \ram_reg_0_31_0_0__5_3\,
      \ram_reg_0_31_0_0__5_4\(0) => \ram_reg_0_31_0_0__5_4\(0),
      \reg_499_reg[0]\(1 downto 0) => \reg_499_reg[0]\(1 downto 0),
      \reg_519_reg[0]\(1 downto 0) => \reg_519_reg[0]\(1 downto 0),
      rewind_ap_ready_reg => rewind_ap_ready_reg,
      \run_proc[0].remd_tmp_reg[1][0]__0\ => buff_wdata_n_1,
      tmp_valid_reg => \^if_full_n\,
      tmp_valid_reg_0 => \^tmp_valid_reg_0\,
      trunc_ln31_1_reg_1172(1 downto 0) => trunc_ln31_1_reg_1172(1 downto 0),
      \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]\ => \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]\,
      \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_0\ => \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_0\,
      \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_1\ => \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_1\,
      \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_2\(0) => \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_2\(0),
      \trunc_ln31_1_reg_1172_pp0_iter15_reg_reg[1]\(0) => \trunc_ln31_1_reg_1172_pp0_iter15_reg_reg[1]\(0),
      \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[0]\(0) => \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[0]\(0),
      \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]\ => \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]\,
      \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_0\ => \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_0\,
      \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_1\(0) => \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_1\(0),
      \trunc_ln31_1_reg_1172_reg[0]__0\ => \trunc_ln31_1_reg_1172_reg[0]__0\,
      \trunc_ln31_1_reg_1172_reg[1]__0\ => \trunc_ln31_1_reg_1172_reg[1]__0\,
      \trunc_ln31_1_reg_1172_reg[1]__0_0\ => \trunc_ln31_1_reg_1172_reg[1]__0_0\,
      \trunc_ln31_1_reg_1172_reg[1]__0_1\(0) => \trunc_ln31_1_reg_1172_reg[1]__0_1\(0),
      we => we_0,
      we_0 => we,
      wrsp_ready => wrsp_ready
    );
fifo_wrsp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized10\
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      ap_clk => ap_clk,
      dout_vld_reg_0 => \^ursp_ready\,
      dout_vld_reg_1(0) => \fifo_depth_gt1_gen.mOutPtr_reg[0]\(0),
      \fifo_depth_gt1_gen.dout_reg[0]\ => \^wrsp_type\,
      \fifo_depth_gt1_gen.dout_reg[0]_0\ => fifo_wreq_n_45,
      \fifo_depth_gt1_gen.dout_reg[0]_1\ => \fifo_depth_gt1_gen.full_n_reg\,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ => \^tmp_valid_reg_0\,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]_1\ => \^if_full_n\,
      if_empty_n => if_empty_n,
      last_resp => last_resp,
      we => we,
      wrsp_ready => wrsp_ready,
      wrsp_valid => wrsp_valid
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => SHIFT_LEFT9(2),
      DI(3 downto 0) => SHIFT_LEFT9(12 downto 9),
      O(3) => minusOp_carry_n_4,
      O(2) => minusOp_carry_n_5,
      O(1) => minusOp_carry_n_6,
      O(0) => minusOp_carry_n_7,
      S(3) => fifo_wreq_n_116,
      S(2) => fifo_wreq_n_117,
      S(1) => fifo_wreq_n_118,
      S(0) => fifo_wreq_n_119
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3 downto 1) => \NLW_minusOp_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => SHIFT_LEFT9(13),
      O(3 downto 2) => \NLW_minusOp_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \minusOp_carry__0_n_6\,
      O(0) => \minusOp_carry__0_n_7\,
      S(3 downto 1) => B"001",
      S(0) => fifo_wreq_n_121
    );
\tmp_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_115,
      Q => \^tmp_addr_reg[63]_0\(0),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_105,
      Q => \^tmp_addr_reg[63]_0\(10),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_104,
      Q => \^tmp_addr_reg[63]_0\(11),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_103,
      Q => \^tmp_addr_reg[63]_0\(12),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_102,
      Q => \^tmp_addr_reg[63]_0\(13),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_101,
      Q => \^tmp_addr_reg[63]_0\(14),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_100,
      Q => \^tmp_addr_reg[63]_0\(15),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_99,
      Q => \^tmp_addr_reg[63]_0\(16),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_98,
      Q => \^tmp_addr_reg[63]_0\(17),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_97,
      Q => \^tmp_addr_reg[63]_0\(18),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_96,
      Q => \^tmp_addr_reg[63]_0\(19),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_114,
      Q => \^tmp_addr_reg[63]_0\(1),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_95,
      Q => \^tmp_addr_reg[63]_0\(20),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_94,
      Q => \^tmp_addr_reg[63]_0\(21),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_93,
      Q => \^tmp_addr_reg[63]_0\(22),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_92,
      Q => \^tmp_addr_reg[63]_0\(23),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_91,
      Q => \^tmp_addr_reg[63]_0\(24),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_90,
      Q => \^tmp_addr_reg[63]_0\(25),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_89,
      Q => \^tmp_addr_reg[63]_0\(26),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_88,
      Q => \^tmp_addr_reg[63]_0\(27),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_87,
      Q => \^tmp_addr_reg[63]_0\(28),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_86,
      Q => \^tmp_addr_reg[63]_0\(29),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_113,
      Q => \^tmp_addr_reg[63]_0\(2),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_85,
      Q => \^tmp_addr_reg[63]_0\(30),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_84,
      Q => \^tmp_addr_reg[63]_0\(31),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_83,
      Q => \^tmp_addr_reg[63]_0\(32),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_82,
      Q => \^tmp_addr_reg[63]_0\(33),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_81,
      Q => \^tmp_addr_reg[63]_0\(34),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_80,
      Q => \^tmp_addr_reg[63]_0\(35),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_79,
      Q => \^tmp_addr_reg[63]_0\(36),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_78,
      Q => \^tmp_addr_reg[63]_0\(37),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_77,
      Q => \^tmp_addr_reg[63]_0\(38),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_76,
      Q => \^tmp_addr_reg[63]_0\(39),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_112,
      Q => \^tmp_addr_reg[63]_0\(3),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_75,
      Q => \^tmp_addr_reg[63]_0\(40),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_74,
      Q => \^tmp_addr_reg[63]_0\(41),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_73,
      Q => \^tmp_addr_reg[63]_0\(42),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_72,
      Q => \^tmp_addr_reg[63]_0\(43),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_71,
      Q => \^tmp_addr_reg[63]_0\(44),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_70,
      Q => \^tmp_addr_reg[63]_0\(45),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_69,
      Q => \^tmp_addr_reg[63]_0\(46),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_68,
      Q => \^tmp_addr_reg[63]_0\(47),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_67,
      Q => \^tmp_addr_reg[63]_0\(48),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_66,
      Q => \^tmp_addr_reg[63]_0\(49),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_111,
      Q => \^tmp_addr_reg[63]_0\(4),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_65,
      Q => \^tmp_addr_reg[63]_0\(50),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_64,
      Q => \^tmp_addr_reg[63]_0\(51),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_63,
      Q => \^tmp_addr_reg[63]_0\(52),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_62,
      Q => \^tmp_addr_reg[63]_0\(53),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_61,
      Q => \^tmp_addr_reg[63]_0\(54),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_60,
      Q => \^tmp_addr_reg[63]_0\(55),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_59,
      Q => \^tmp_addr_reg[63]_0\(56),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_58,
      Q => \^tmp_addr_reg[63]_0\(57),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_57,
      Q => \^tmp_addr_reg[63]_0\(58),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_56,
      Q => \^tmp_addr_reg[63]_0\(59),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_110,
      Q => \^tmp_addr_reg[63]_0\(5),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_55,
      Q => \^tmp_addr_reg[63]_0\(60),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_54,
      Q => \^tmp_addr_reg[63]_0\(61),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_53,
      Q => \^tmp_addr_reg[63]_0\(62),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_52,
      Q => \^tmp_addr_reg[63]_0\(63),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_109,
      Q => \^tmp_addr_reg[63]_0\(6),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_108,
      Q => \^tmp_addr_reg[63]_0\(7),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_107,
      Q => \^tmp_addr_reg[63]_0\(8),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_106,
      Q => \^tmp_addr_reg[63]_0\(9),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_len_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => minusOp_carry_n_6,
      Q => \^tmp_len_reg[17]_0\(3),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_len_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => minusOp_carry_n_5,
      Q => \^tmp_len_reg[17]_0\(4),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_len_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => minusOp_carry_n_4,
      Q => \^tmp_len_reg[17]_0\(5),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_len_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => \minusOp_carry__0_n_7\,
      Q => \^tmp_len_reg[17]_0\(6),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_len_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => \minusOp_carry__0_n_6\,
      Q => \^tmp_len_reg[17]_0\(7),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => '1',
      Q => \^tmp_len_reg[17]_0\(0),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => fifo_wreq_n_120,
      Q => \^tmp_len_reg[17]_0\(1),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
\tmp_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we,
      D => minusOp_carry_n_7,
      Q => \^tmp_len_reg[17]_0\(2),
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
tmp_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_wreq_n_122,
      Q => \^tmp_valid_reg_0\,
      R => \fifo_depth_gt1_gen.full_n_reg\
    );
user_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized12\
     port map (
      I_CH0_BVALID => I_CH0_BVALID,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter27 => ap_enable_reg_pp0_iter27,
      dout_vld_reg_0 => \^first_iter_0_reg_476_reg[0]\,
      \fifo_depth_gt1_gen.full_n_reg_0\ => \^ursp_ready\,
      \fifo_depth_gt1_gen.full_n_reg_1\ => \fifo_depth_gt1_gen.full_n_reg\,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\(0) => \fifo_depth_gt1_gen.mOutPtr_reg[0]\(0),
      icmp_ln30_reg_1119_pp0_iter26_reg => icmp_ln30_reg_1119_pp0_iter26_reg,
      last_resp => last_resp,
      wrsp_type => \^wrsp_type\,
      wrsp_valid => wrsp_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_throttle is
  port (
    AWREADY_Dummy_1 : out STD_LOGIC;
    out_TOP_WREADY : out STD_LOGIC;
    WVALID_Dummy_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 36 downto 0 );
    m_axi_gmem1_WVALID : out STD_LOGIC;
    WVALID_Dummy_reg_0 : out STD_LOGIC;
    WVALID_Dummy_reg_1 : out STD_LOGIC;
    WLAST_Dummy_reg : out STD_LOGIC;
    \data_p1_reg[67]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \strb_buf_reg[0]\ : in STD_LOGIC;
    if_empty_n : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[36]\ : in STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    \bus_wide_gen.first_pad\ : in STD_LOGIC;
    if_read6_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 65 downto 0 );
    \fifo_depth_gt1_gen.dout_reg[35]\ : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_throttle;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_throttle is
  signal \aggressive_gen.data_fifo_n_3\ : STD_LOGIC;
  signal \aggressive_gen.data_fifo_n_4\ : STD_LOGIC;
  signal \aggressive_gen.data_fifo_n_43\ : STD_LOGIC;
  signal \aggressive_gen.data_fifo_n_44\ : STD_LOGIC;
  signal \aggressive_gen.data_fifo_n_45\ : STD_LOGIC;
  signal \aggressive_gen.data_fifo_n_46\ : STD_LOGIC;
  signal \aggressive_gen.data_fifo_n_47\ : STD_LOGIC;
  signal \aggressive_gen.flying_req0\ : STD_LOGIC;
  signal \aggressive_gen.flying_req_reg_n_0\ : STD_LOGIC;
  signal \aggressive_gen.last_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \aggressive_gen.last_cnt_reg\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \aggressive_gen.last_cnt_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \aggressive_gen.req_fifo_n_10\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_11\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_12\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_13\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_14\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_15\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_16\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_17\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_18\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_19\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_2\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_20\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_21\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_22\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_23\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_24\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_25\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_26\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_27\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_28\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_29\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_3\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_30\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_31\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_32\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_33\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_34\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_35\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_36\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_37\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_38\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_39\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_4\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_40\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_41\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_42\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_43\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_44\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_45\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_46\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_47\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_48\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_49\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_5\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_50\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_51\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_52\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_53\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_54\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_55\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_56\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_57\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_58\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_59\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_6\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_60\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_61\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_62\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_63\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_64\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_65\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_66\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_67\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_7\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_8\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_9\ : STD_LOGIC;
  signal \aggressive_gen.rs_req_n_2\ : STD_LOGIC;
  signal \aggressive_gen.rs_req_ready\ : STD_LOGIC;
  signal if_empty_n_0 : STD_LOGIC;
begin
\aggressive_gen.data_fifo\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized20\
     port map (
      D(3) => \aggressive_gen.data_fifo_n_43\,
      D(2) => \aggressive_gen.data_fifo_n_44\,
      D(1) => \aggressive_gen.data_fifo_n_45\,
      D(0) => \aggressive_gen.data_fifo_n_46\,
      E(0) => E(0),
      Q(4 downto 1) => \aggressive_gen.last_cnt_reg\(4 downto 1),
      Q(0) => \aggressive_gen.last_cnt_reg__0\(0),
      SR(0) => SR(0),
      WLAST_Dummy_reg => WLAST_Dummy_reg,
      WVALID_Dummy => WVALID_Dummy,
      WVALID_Dummy_reg => WVALID_Dummy_reg,
      WVALID_Dummy_reg_0(0) => \aggressive_gen.data_fifo_n_47\,
      WVALID_Dummy_reg_1 => WVALID_Dummy_reg_0,
      WVALID_Dummy_reg_2 => WVALID_Dummy_reg_1,
      \aggressive_gen.flying_req_reg\ => \aggressive_gen.flying_req_reg_n_0\,
      \aggressive_gen.rs_req_ready\ => \aggressive_gen.rs_req_ready\,
      ap_clk => ap_clk,
      \bus_wide_gen.first_pad\ => \bus_wide_gen.first_pad\,
      \data_p2_reg[2]\ => \aggressive_gen.rs_req_n_2\,
      dout_vld_reg_0 => \aggressive_gen.data_fifo_n_3\,
      dout_vld_reg_1(0) => \aggressive_gen.flying_req0\,
      \fifo_depth_gt1_gen.dout_reg[36]\ => \aggressive_gen.data_fifo_n_4\,
      \fifo_depth_gt1_gen.dout_reg[36]_0\(36 downto 0) => Q(36 downto 0),
      \fifo_depth_gt1_gen.full_n_reg_0\ => out_TOP_WREADY,
      if_empty_n => if_empty_n,
      if_empty_n_0 => if_empty_n_0,
      if_read6_out => if_read6_out,
      \in\(36) => \fifo_depth_gt1_gen.dout_reg[36]\,
      \in\(35 downto 0) => \fifo_depth_gt1_gen.dout_reg[35]\(35 downto 0),
      m_axi_gmem1_WREADY => m_axi_gmem1_WREADY,
      m_axi_gmem1_WVALID => m_axi_gmem1_WVALID,
      \strb_buf_reg[0]\ => \strb_buf_reg[0]\
    );
\aggressive_gen.flying_req_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \aggressive_gen.data_fifo_n_3\,
      Q => \aggressive_gen.flying_req_reg_n_0\,
      R => SR(0)
    );
\aggressive_gen.last_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \aggressive_gen.last_cnt_reg__0\(0),
      O => \aggressive_gen.last_cnt[0]_i_1_n_0\
    );
\aggressive_gen.last_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \aggressive_gen.data_fifo_n_47\,
      D => \aggressive_gen.last_cnt[0]_i_1_n_0\,
      Q => \aggressive_gen.last_cnt_reg__0\(0),
      R => SR(0)
    );
\aggressive_gen.last_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \aggressive_gen.data_fifo_n_47\,
      D => \aggressive_gen.data_fifo_n_46\,
      Q => \aggressive_gen.last_cnt_reg\(1),
      R => SR(0)
    );
\aggressive_gen.last_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \aggressive_gen.data_fifo_n_47\,
      D => \aggressive_gen.data_fifo_n_45\,
      Q => \aggressive_gen.last_cnt_reg\(2),
      R => SR(0)
    );
\aggressive_gen.last_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \aggressive_gen.data_fifo_n_47\,
      D => \aggressive_gen.data_fifo_n_44\,
      Q => \aggressive_gen.last_cnt_reg\(3),
      R => SR(0)
    );
\aggressive_gen.last_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \aggressive_gen.data_fifo_n_47\,
      D => \aggressive_gen.data_fifo_n_43\,
      Q => \aggressive_gen.last_cnt_reg\(4),
      R => SR(0)
    );
\aggressive_gen.req_fifo\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized18\
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      Q(65) => \aggressive_gen.req_fifo_n_2\,
      Q(64) => \aggressive_gen.req_fifo_n_3\,
      Q(63) => \aggressive_gen.req_fifo_n_4\,
      Q(62) => \aggressive_gen.req_fifo_n_5\,
      Q(61) => \aggressive_gen.req_fifo_n_6\,
      Q(60) => \aggressive_gen.req_fifo_n_7\,
      Q(59) => \aggressive_gen.req_fifo_n_8\,
      Q(58) => \aggressive_gen.req_fifo_n_9\,
      Q(57) => \aggressive_gen.req_fifo_n_10\,
      Q(56) => \aggressive_gen.req_fifo_n_11\,
      Q(55) => \aggressive_gen.req_fifo_n_12\,
      Q(54) => \aggressive_gen.req_fifo_n_13\,
      Q(53) => \aggressive_gen.req_fifo_n_14\,
      Q(52) => \aggressive_gen.req_fifo_n_15\,
      Q(51) => \aggressive_gen.req_fifo_n_16\,
      Q(50) => \aggressive_gen.req_fifo_n_17\,
      Q(49) => \aggressive_gen.req_fifo_n_18\,
      Q(48) => \aggressive_gen.req_fifo_n_19\,
      Q(47) => \aggressive_gen.req_fifo_n_20\,
      Q(46) => \aggressive_gen.req_fifo_n_21\,
      Q(45) => \aggressive_gen.req_fifo_n_22\,
      Q(44) => \aggressive_gen.req_fifo_n_23\,
      Q(43) => \aggressive_gen.req_fifo_n_24\,
      Q(42) => \aggressive_gen.req_fifo_n_25\,
      Q(41) => \aggressive_gen.req_fifo_n_26\,
      Q(40) => \aggressive_gen.req_fifo_n_27\,
      Q(39) => \aggressive_gen.req_fifo_n_28\,
      Q(38) => \aggressive_gen.req_fifo_n_29\,
      Q(37) => \aggressive_gen.req_fifo_n_30\,
      Q(36) => \aggressive_gen.req_fifo_n_31\,
      Q(35) => \aggressive_gen.req_fifo_n_32\,
      Q(34) => \aggressive_gen.req_fifo_n_33\,
      Q(33) => \aggressive_gen.req_fifo_n_34\,
      Q(32) => \aggressive_gen.req_fifo_n_35\,
      Q(31) => \aggressive_gen.req_fifo_n_36\,
      Q(30) => \aggressive_gen.req_fifo_n_37\,
      Q(29) => \aggressive_gen.req_fifo_n_38\,
      Q(28) => \aggressive_gen.req_fifo_n_39\,
      Q(27) => \aggressive_gen.req_fifo_n_40\,
      Q(26) => \aggressive_gen.req_fifo_n_41\,
      Q(25) => \aggressive_gen.req_fifo_n_42\,
      Q(24) => \aggressive_gen.req_fifo_n_43\,
      Q(23) => \aggressive_gen.req_fifo_n_44\,
      Q(22) => \aggressive_gen.req_fifo_n_45\,
      Q(21) => \aggressive_gen.req_fifo_n_46\,
      Q(20) => \aggressive_gen.req_fifo_n_47\,
      Q(19) => \aggressive_gen.req_fifo_n_48\,
      Q(18) => \aggressive_gen.req_fifo_n_49\,
      Q(17) => \aggressive_gen.req_fifo_n_50\,
      Q(16) => \aggressive_gen.req_fifo_n_51\,
      Q(15) => \aggressive_gen.req_fifo_n_52\,
      Q(14) => \aggressive_gen.req_fifo_n_53\,
      Q(13) => \aggressive_gen.req_fifo_n_54\,
      Q(12) => \aggressive_gen.req_fifo_n_55\,
      Q(11) => \aggressive_gen.req_fifo_n_56\,
      Q(10) => \aggressive_gen.req_fifo_n_57\,
      Q(9) => \aggressive_gen.req_fifo_n_58\,
      Q(8) => \aggressive_gen.req_fifo_n_59\,
      Q(7) => \aggressive_gen.req_fifo_n_60\,
      Q(6) => \aggressive_gen.req_fifo_n_61\,
      Q(5) => \aggressive_gen.req_fifo_n_62\,
      Q(4) => \aggressive_gen.req_fifo_n_63\,
      Q(3) => \aggressive_gen.req_fifo_n_64\,
      Q(2) => \aggressive_gen.req_fifo_n_65\,
      Q(1) => \aggressive_gen.req_fifo_n_66\,
      Q(0) => \aggressive_gen.req_fifo_n_67\,
      SR(0) => SR(0),
      \aggressive_gen.rs_req_ready\ => \aggressive_gen.rs_req_ready\,
      ap_clk => ap_clk,
      \fifo_depth_gt1_gen.dout_reg[2]\ => \aggressive_gen.data_fifo_n_4\,
      \fifo_depth_gt1_gen.full_n_reg_0\ => AWREADY_Dummy_1,
      if_empty_n_0 => if_empty_n_0,
      \in\(65 downto 0) => \in\(65 downto 0)
    );
\aggressive_gen.rs_req\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_reg_slice__parameterized4\
     port map (
      D(65) => \aggressive_gen.req_fifo_n_2\,
      D(64) => \aggressive_gen.req_fifo_n_3\,
      D(63) => \aggressive_gen.req_fifo_n_4\,
      D(62) => \aggressive_gen.req_fifo_n_5\,
      D(61) => \aggressive_gen.req_fifo_n_6\,
      D(60) => \aggressive_gen.req_fifo_n_7\,
      D(59) => \aggressive_gen.req_fifo_n_8\,
      D(58) => \aggressive_gen.req_fifo_n_9\,
      D(57) => \aggressive_gen.req_fifo_n_10\,
      D(56) => \aggressive_gen.req_fifo_n_11\,
      D(55) => \aggressive_gen.req_fifo_n_12\,
      D(54) => \aggressive_gen.req_fifo_n_13\,
      D(53) => \aggressive_gen.req_fifo_n_14\,
      D(52) => \aggressive_gen.req_fifo_n_15\,
      D(51) => \aggressive_gen.req_fifo_n_16\,
      D(50) => \aggressive_gen.req_fifo_n_17\,
      D(49) => \aggressive_gen.req_fifo_n_18\,
      D(48) => \aggressive_gen.req_fifo_n_19\,
      D(47) => \aggressive_gen.req_fifo_n_20\,
      D(46) => \aggressive_gen.req_fifo_n_21\,
      D(45) => \aggressive_gen.req_fifo_n_22\,
      D(44) => \aggressive_gen.req_fifo_n_23\,
      D(43) => \aggressive_gen.req_fifo_n_24\,
      D(42) => \aggressive_gen.req_fifo_n_25\,
      D(41) => \aggressive_gen.req_fifo_n_26\,
      D(40) => \aggressive_gen.req_fifo_n_27\,
      D(39) => \aggressive_gen.req_fifo_n_28\,
      D(38) => \aggressive_gen.req_fifo_n_29\,
      D(37) => \aggressive_gen.req_fifo_n_30\,
      D(36) => \aggressive_gen.req_fifo_n_31\,
      D(35) => \aggressive_gen.req_fifo_n_32\,
      D(34) => \aggressive_gen.req_fifo_n_33\,
      D(33) => \aggressive_gen.req_fifo_n_34\,
      D(32) => \aggressive_gen.req_fifo_n_35\,
      D(31) => \aggressive_gen.req_fifo_n_36\,
      D(30) => \aggressive_gen.req_fifo_n_37\,
      D(29) => \aggressive_gen.req_fifo_n_38\,
      D(28) => \aggressive_gen.req_fifo_n_39\,
      D(27) => \aggressive_gen.req_fifo_n_40\,
      D(26) => \aggressive_gen.req_fifo_n_41\,
      D(25) => \aggressive_gen.req_fifo_n_42\,
      D(24) => \aggressive_gen.req_fifo_n_43\,
      D(23) => \aggressive_gen.req_fifo_n_44\,
      D(22) => \aggressive_gen.req_fifo_n_45\,
      D(21) => \aggressive_gen.req_fifo_n_46\,
      D(20) => \aggressive_gen.req_fifo_n_47\,
      D(19) => \aggressive_gen.req_fifo_n_48\,
      D(18) => \aggressive_gen.req_fifo_n_49\,
      D(17) => \aggressive_gen.req_fifo_n_50\,
      D(16) => \aggressive_gen.req_fifo_n_51\,
      D(15) => \aggressive_gen.req_fifo_n_52\,
      D(14) => \aggressive_gen.req_fifo_n_53\,
      D(13) => \aggressive_gen.req_fifo_n_54\,
      D(12) => \aggressive_gen.req_fifo_n_55\,
      D(11) => \aggressive_gen.req_fifo_n_56\,
      D(10) => \aggressive_gen.req_fifo_n_57\,
      D(9) => \aggressive_gen.req_fifo_n_58\,
      D(8) => \aggressive_gen.req_fifo_n_59\,
      D(7) => \aggressive_gen.req_fifo_n_60\,
      D(6) => \aggressive_gen.req_fifo_n_61\,
      D(5) => \aggressive_gen.req_fifo_n_62\,
      D(4) => \aggressive_gen.req_fifo_n_63\,
      D(3) => \aggressive_gen.req_fifo_n_64\,
      D(2) => \aggressive_gen.req_fifo_n_65\,
      D(1) => \aggressive_gen.req_fifo_n_66\,
      D(0) => \aggressive_gen.req_fifo_n_67\,
      E(0) => \aggressive_gen.flying_req0\,
      \FSM_sequential_state_reg[0]_0\ => \aggressive_gen.data_fifo_n_4\,
      Q(3 downto 0) => \aggressive_gen.last_cnt_reg\(4 downto 1),
      SR(0) => SR(0),
      \aggressive_gen.last_cnt_reg[3]\ => \aggressive_gen.rs_req_n_2\,
      \aggressive_gen.rs_req_ready\ => \aggressive_gen.rs_req_ready\,
      ap_clk => ap_clk,
      \data_p1_reg[67]_0\(65 downto 0) => \data_p1_reg[67]\(65 downto 0),
      if_empty_n_0 => if_empty_n_0,
      m_axi_gmem1_AWREADY => m_axi_gmem1_AWREADY,
      m_axi_gmem1_AWVALID => m_axi_gmem1_AWVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi is
  port (
    I_CH0_ARREADY : out STD_LOGIC;
    I_CH0_RVALID : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg\ : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    m_axi_gmem0_BREADY : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    O281 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    we : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    m_axi_gmem0_RVALID : in STD_LOGIC;
    m_axi_gmem0_BVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \fifo_depth_gt1_gen.mOutPtr_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi is
  signal ARADDR_Dummy : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal ARLEN_Dummy : STD_LOGIC_VECTOR ( 17 downto 13 );
  signal ARREADY_Dummy : STD_LOGIC;
  signal RBURST_READY_Dummy : STD_LOGIC;
  signal RDATA_Dummy : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal RLAST_Dummy : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RREADY_Dummy : STD_LOGIC;
  signal RVALID_Dummy : STD_LOGIC;
  signal \buff_rdata/we\ : STD_LOGIC;
  signal data_pack : STD_LOGIC_VECTOR ( 32 to 32 );
  signal if_full_n : STD_LOGIC;
  signal load_unit_n_3 : STD_LOGIC;
  signal \rreq_burst_conv/rs_req/load_p2\ : STD_LOGIC;
begin
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_read
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      D(32 downto 0) => D(32 downto 0),
      E(0) => \rreq_burst_conv/rs_req/load_p2\,
      Q(32) => data_pack(32),
      Q(31 downto 0) => RDATA_Dummy(31 downto 0),
      RBURST_READY_Dummy => RBURST_READY_Dummy,
      RREADY_Dummy => RREADY_Dummy,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.burst_valid_reg\ => \could_multi_bursts.burst_valid_reg\,
      \data_p2_reg[63]\(63 downto 0) => ARADDR_Dummy(63 downto 0),
      \data_p2_reg[81]\(1) => ARLEN_Dummy(17),
      \data_p2_reg[81]\(0) => ARLEN_Dummy(13),
      din(0) => RLAST_Dummy(0),
      \fifo_depth_gt1_gen.dout_reg[0]\ => \fifo_depth_gt1_gen.dout_reg[0]\,
      \fifo_srl_gen.raddr_reg[3]\(3 downto 0) => O281(3 downto 0),
      if_full_n => if_full_n,
      m_axi_gmem0_ARADDR(61 downto 0) => m_axi_gmem0_ARADDR(61 downto 0),
      m_axi_gmem0_ARLEN(3 downto 0) => m_axi_gmem0_ARLEN(3 downto 0),
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
      ost_ctrl_info => ost_ctrl_info,
      reset => reset,
      s_ready_t_reg => s_ready_t_reg,
      s_ready_t_reg_0 => load_unit_n_3,
      \state_reg[0]\(0) => RVALID_Dummy,
      we => we,
      we_0 => \buff_rdata/we\
    );
bus_write: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_write
     port map (
      ap_clk => ap_clk,
      m_axi_gmem0_BREADY => m_axi_gmem0_BREADY,
      m_axi_gmem0_BVALID => m_axi_gmem0_BVALID,
      reset => reset
    );
load_unit: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_load
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      E(0) => \rreq_burst_conv/rs_req/load_p2\,
      I_CH0_ARREADY => I_CH0_ARREADY,
      Q(63 downto 0) => ARADDR_Dummy(63 downto 0),
      RBURST_READY_Dummy => RBURST_READY_Dummy,
      RREADY_Dummy => RREADY_Dummy,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.data_buf_reg[7]_0\(7 downto 0) => \bus_wide_gen.data_buf_reg[7]\(7 downto 0),
      \bus_wide_gen.data_valid_reg_0\ => I_CH0_RVALID,
      din(33) => data_pack(32),
      din(32) => RLAST_Dummy(0),
      din(31 downto 0) => RDATA_Dummy(31 downto 0),
      \fifo_depth_gt1_gen.dout_reg[63]\(63 downto 0) => Q(63 downto 0),
      \fifo_depth_gt1_gen.mOutPtr_reg[0]\ => \fifo_depth_gt1_gen.mOutPtr_reg[0]\,
      if_full_n => if_full_n,
      mem_reg(0) => RVALID_Dummy,
      reset => reset,
      \tmp_len_reg[17]_0\(1) => ARLEN_Dummy(17),
      \tmp_len_reg[17]_0\(0) => ARLEN_Dummy(13),
      tmp_valid_reg_0 => load_unit_n_3,
      we => \buff_rdata/we\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_write is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    last_resp : out STD_LOGIC;
    AWREADY_Dummy : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    WVALID_Dummy_reg_0 : out STD_LOGIC;
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_valid_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_valid_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.offset_valid_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 36 downto 0 );
    m_axi_gmem1_WVALID : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    WVALID_Dummy_reg_1 : out STD_LOGIC;
    \data_p1_reg[67]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    if_full_n : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    \bus_wide_gen.data_gen[3].data_buf_reg[31]\ : in STD_LOGIC;
    p_0_in26_in : in STD_LOGIC;
    \bus_wide_gen.data_gen[1].data_buf_reg[15]\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_buf[0]_i_4\ : in STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    m_axi_gmem1_BVALID : in STD_LOGIC;
    wrsp_type : in STD_LOGIC;
    ursp_ready : in STD_LOGIC;
    \data_p2_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \data_p2_reg[81]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_wide_gen.first_pad\ : in STD_LOGIC;
    load_p2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \strb_buf_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_write;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_write is
  signal AWADDR_Dummy : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal AWLEN_Dummy : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AWREADY_Dummy_1 : STD_LOGIC;
  signal AWVALID_Dummy : STD_LOGIC;
  signal WLAST_Dummy_reg_n_0 : STD_LOGIC;
  signal WVALID_Dummy_reg_n_0 : STD_LOGIC;
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal fifo_burst_n_2 : STD_LOGIC;
  signal fifo_resp_n_2 : STD_LOGIC;
  signal if_empty_n : STD_LOGIC;
  signal if_full_n_0 : STD_LOGIC;
  signal if_read6_out : STD_LOGIC;
  signal \len_cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal len_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ost_ctrl_info : STD_LOGIC;
  signal ost_ctrl_len : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ost_resp_ready : STD_LOGIC;
  signal out_TOP_WREADY : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal re : STD_LOGIC;
  signal \^state_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal strb_buf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal we : STD_LOGIC;
  signal wreq_burst_conv_n_70 : STD_LOGIC;
  signal wreq_burst_conv_n_72 : STD_LOGIC;
  signal wreq_throttl_n_3 : STD_LOGIC;
  signal wreq_throttl_n_44 : STD_LOGIC;
  signal wreq_throttl_n_45 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \len_cnt[1]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \len_cnt[2]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \len_cnt[3]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \len_cnt[4]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \len_cnt[6]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \len_cnt[7]_i_2\ : label is "soft_lutpair224";
begin
  ap_rst_n_0 <= \^ap_rst_n_0\;
  \state_reg[0]\(0) <= \^state_reg[0]\(0);
WLAST_Dummy_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => wreq_throttl_n_45,
      Q => WLAST_Dummy_reg_n_0,
      R => \^ap_rst_n_0\
    );
WVALID_Dummy_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => wreq_throttl_n_44,
      Q => WVALID_Dummy_reg_n_0,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(0),
      Q => \data_buf_reg_n_0_[0]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(10),
      Q => \data_buf_reg_n_0_[10]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(11),
      Q => \data_buf_reg_n_0_[11]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(12),
      Q => \data_buf_reg_n_0_[12]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(13),
      Q => \data_buf_reg_n_0_[13]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(14),
      Q => \data_buf_reg_n_0_[14]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(15),
      Q => \data_buf_reg_n_0_[15]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(16),
      Q => \data_buf_reg_n_0_[16]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(17),
      Q => \data_buf_reg_n_0_[17]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(18),
      Q => \data_buf_reg_n_0_[18]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(19),
      Q => \data_buf_reg_n_0_[19]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(1),
      Q => \data_buf_reg_n_0_[1]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(20),
      Q => \data_buf_reg_n_0_[20]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(21),
      Q => \data_buf_reg_n_0_[21]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(22),
      Q => \data_buf_reg_n_0_[22]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(23),
      Q => \data_buf_reg_n_0_[23]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(24),
      Q => \data_buf_reg_n_0_[24]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(25),
      Q => \data_buf_reg_n_0_[25]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(26),
      Q => \data_buf_reg_n_0_[26]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(27),
      Q => \data_buf_reg_n_0_[27]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(28),
      Q => \data_buf_reg_n_0_[28]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(29),
      Q => \data_buf_reg_n_0_[29]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(2),
      Q => \data_buf_reg_n_0_[2]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(30),
      Q => \data_buf_reg_n_0_[30]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(31),
      Q => \data_buf_reg_n_0_[31]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(3),
      Q => \data_buf_reg_n_0_[3]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(4),
      Q => \data_buf_reg_n_0_[4]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(5),
      Q => \data_buf_reg_n_0_[5]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(6),
      Q => \data_buf_reg_n_0_[6]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(7),
      Q => \data_buf_reg_n_0_[7]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(8),
      Q => \data_buf_reg_n_0_[8]\,
      R => \^ap_rst_n_0\
    );
\data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => D(9),
      Q => \data_buf_reg_n_0_[9]\,
      R => \^ap_rst_n_0\
    );
fifo_burst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized16\
     port map (
      E(0) => empty_n,
      Q(7 downto 0) => len_cnt_reg(7 downto 0),
      SR(0) => \^ap_rst_n_0\,
      WVALID_Dummy => WVALID_Dummy,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => fifo_burst_n_2,
      \bus_wide_gen.data_gen[1].data_buf_reg[15]\ => \bus_wide_gen.data_gen[1].data_buf_reg[15]\,
      \bus_wide_gen.data_gen[3].data_buf_reg[31]\ => WVALID_Dummy_reg_n_0,
      \bus_wide_gen.data_gen[3].data_buf_reg[31]_0\ => \bus_wide_gen.data_gen[3].data_buf_reg[31]\,
      \bus_wide_gen.data_valid_reg\(0) => E(0),
      \bus_wide_gen.data_valid_reg_0\(0) => \bus_wide_gen.data_valid_reg\(0),
      \bus_wide_gen.data_valid_reg_1\(0) => \bus_wide_gen.data_valid_reg_0\(0),
      \bus_wide_gen.len_cnt_buf[0]_i_4\ => \bus_wide_gen.len_cnt_buf[0]_i_4\,
      \bus_wide_gen.offset_valid_reg\ => \bus_wide_gen.offset_valid_reg\,
      \fifo_depth_gt1_gen.dout_reg[3]\(0) => wreq_throttl_n_3,
      \fifo_depth_gt1_gen.mOutPtr_reg[4]_0\ => wreq_burst_conv_n_72,
      if_empty_n => if_empty_n,
      if_full_n_0 => if_full_n_0,
      if_read6_out => if_read6_out,
      \in\(3 downto 0) => ost_ctrl_len(3 downto 0),
      out_TOP_WREADY => out_TOP_WREADY,
      p_0_in26_in => p_0_in26_in,
      re => re,
      we => we
    );
fifo_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized10_11\
     port map (
      AWREADY_Dummy_1 => AWREADY_Dummy_1,
      AWVALID_Dummy => AWVALID_Dummy,
      Q(0) => \^state_reg[0]\(0),
      SR(0) => \^ap_rst_n_0\,
      ap_clk => ap_clk,
      dout_vld_reg_0 => fifo_resp_n_2,
      \fifo_depth_gt1_gen.dout_reg[0]\ => last_resp,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ => wreq_burst_conv_n_70,
      if_full_n_0 => if_full_n_0,
      ost_ctrl_info => ost_ctrl_info,
      ost_resp_ready => ost_resp_ready,
      ursp_ready => ursp_ready,
      we => we,
      wrsp_type => wrsp_type
    );
\len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => len_cnt_reg(0),
      O => plusOp(0)
    );
\len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => len_cnt_reg(0),
      I1 => len_cnt_reg(1),
      O => plusOp(1)
    );
\len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => len_cnt_reg(2),
      I1 => len_cnt_reg(1),
      I2 => len_cnt_reg(0),
      O => plusOp(2)
    );
\len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => len_cnt_reg(3),
      I1 => len_cnt_reg(2),
      I2 => len_cnt_reg(0),
      I3 => len_cnt_reg(1),
      O => plusOp(3)
    );
\len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => len_cnt_reg(4),
      I1 => len_cnt_reg(1),
      I2 => len_cnt_reg(0),
      I3 => len_cnt_reg(2),
      I4 => len_cnt_reg(3),
      O => plusOp(4)
    );
\len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => len_cnt_reg(5),
      I1 => len_cnt_reg(3),
      I2 => len_cnt_reg(2),
      I3 => len_cnt_reg(0),
      I4 => len_cnt_reg(1),
      I5 => len_cnt_reg(4),
      O => plusOp(5)
    );
\len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => len_cnt_reg(6),
      I1 => \len_cnt[7]_i_3_n_0\,
      O => plusOp(6)
    );
\len_cnt[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => len_cnt_reg(7),
      I1 => \len_cnt[7]_i_3_n_0\,
      I2 => len_cnt_reg(6),
      O => plusOp(7)
    );
\len_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => len_cnt_reg(5),
      I1 => len_cnt_reg(3),
      I2 => len_cnt_reg(2),
      I3 => len_cnt_reg(0),
      I4 => len_cnt_reg(1),
      I5 => len_cnt_reg(4),
      O => \len_cnt[7]_i_3_n_0\
    );
\len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => plusOp(0),
      Q => len_cnt_reg(0),
      R => fifo_burst_n_2
    );
\len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => plusOp(1),
      Q => len_cnt_reg(1),
      R => fifo_burst_n_2
    );
\len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => plusOp(2),
      Q => len_cnt_reg(2),
      R => fifo_burst_n_2
    );
\len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => plusOp(3),
      Q => len_cnt_reg(3),
      R => fifo_burst_n_2
    );
\len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => plusOp(4),
      Q => len_cnt_reg(4),
      R => fifo_burst_n_2
    );
\len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => plusOp(5),
      Q => len_cnt_reg(5),
      R => fifo_burst_n_2
    );
\len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => plusOp(6),
      Q => len_cnt_reg(6),
      R => fifo_burst_n_2
    );
\len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => plusOp(7),
      Q => len_cnt_reg(7),
      R => fifo_burst_n_2
    );
rs_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_reg_slice__parameterized6\
     port map (
      Q(0) => \^state_reg[0]\(0),
      SR(0) => \^ap_rst_n_0\,
      ap_clk => ap_clk,
      m_axi_gmem1_BVALID => m_axi_gmem1_BVALID,
      s_ready_t_reg_0 => s_ready_t_reg,
      s_ready_t_reg_1 => fifo_resp_n_2
    );
\strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => \strb_buf_reg[3]_0\(0),
      Q => strb_buf(0),
      R => \^ap_rst_n_0\
    );
\strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => \strb_buf_reg[3]_0\(1),
      Q => strb_buf(1),
      R => \^ap_rst_n_0\
    );
\strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => \strb_buf_reg[3]_0\(2),
      Q => strb_buf(2),
      R => \^ap_rst_n_0\
    );
\strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttl_n_3,
      D => \strb_buf_reg[3]_0\(3),
      Q => strb_buf(3),
      R => \^ap_rst_n_0\
    );
wreq_burst_conv: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_burst_converter
     port map (
      AWREADY_Dummy_1 => AWREADY_Dummy_1,
      AWVALID_Dummy => AWVALID_Dummy,
      D(71 downto 64) => \data_p2_reg[81]\(7 downto 0),
      D(63 downto 0) => \data_p2_reg[63]\(63 downto 0),
      E(0) => empty_n,
      SR(0) => \^ap_rst_n_0\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.sect_handling_reg_0\ => wreq_burst_conv_n_70,
      \fifo_depth_gt1_gen.full_n_reg\ => wreq_burst_conv_n_72,
      if_full_n => if_full_n,
      if_full_n_0 => if_full_n_0,
      \in\(65 downto 62) => AWLEN_Dummy(3 downto 0),
      \in\(61 downto 0) => AWADDR_Dummy(63 downto 2),
      load_p2 => load_p2,
      ost_ctrl_info => ost_ctrl_info,
      ost_resp_ready => ost_resp_ready,
      re => re,
      s_ready_t_reg => AWREADY_Dummy,
      s_ready_t_reg_0 => s_ready_t_reg_0,
      \sect_len_buf_reg[3]_0\(3 downto 0) => ost_ctrl_len(3 downto 0),
      we => we
    );
wreq_throttl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_throttle
     port map (
      AWREADY_Dummy_1 => AWREADY_Dummy_1,
      AWVALID_Dummy => AWVALID_Dummy,
      E(0) => wreq_throttl_n_3,
      Q(36 downto 0) => Q(36 downto 0),
      SR(0) => \^ap_rst_n_0\,
      WLAST_Dummy_reg => wreq_throttl_n_45,
      WVALID_Dummy => WVALID_Dummy,
      WVALID_Dummy_reg => WVALID_Dummy_reg_0,
      WVALID_Dummy_reg_0 => WVALID_Dummy_reg_1,
      WVALID_Dummy_reg_1 => wreq_throttl_n_44,
      ap_clk => ap_clk,
      \bus_wide_gen.first_pad\ => \bus_wide_gen.first_pad\,
      \data_p1_reg[67]\(65 downto 0) => \data_p1_reg[67]\(65 downto 0),
      \fifo_depth_gt1_gen.dout_reg[35]\(35 downto 32) => strb_buf(3 downto 0),
      \fifo_depth_gt1_gen.dout_reg[35]\(31) => \data_buf_reg_n_0_[31]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(30) => \data_buf_reg_n_0_[30]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(29) => \data_buf_reg_n_0_[29]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(28) => \data_buf_reg_n_0_[28]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(27) => \data_buf_reg_n_0_[27]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(26) => \data_buf_reg_n_0_[26]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(25) => \data_buf_reg_n_0_[25]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(24) => \data_buf_reg_n_0_[24]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(23) => \data_buf_reg_n_0_[23]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(22) => \data_buf_reg_n_0_[22]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(21) => \data_buf_reg_n_0_[21]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(20) => \data_buf_reg_n_0_[20]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(19) => \data_buf_reg_n_0_[19]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(18) => \data_buf_reg_n_0_[18]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(17) => \data_buf_reg_n_0_[17]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(16) => \data_buf_reg_n_0_[16]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(15) => \data_buf_reg_n_0_[15]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(14) => \data_buf_reg_n_0_[14]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(13) => \data_buf_reg_n_0_[13]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(12) => \data_buf_reg_n_0_[12]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(11) => \data_buf_reg_n_0_[11]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(10) => \data_buf_reg_n_0_[10]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(9) => \data_buf_reg_n_0_[9]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(8) => \data_buf_reg_n_0_[8]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(7) => \data_buf_reg_n_0_[7]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(6) => \data_buf_reg_n_0_[6]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(5) => \data_buf_reg_n_0_[5]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(4) => \data_buf_reg_n_0_[4]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(3) => \data_buf_reg_n_0_[3]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(2) => \data_buf_reg_n_0_[2]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(1) => \data_buf_reg_n_0_[1]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(0) => \data_buf_reg_n_0_[0]\,
      \fifo_depth_gt1_gen.dout_reg[36]\ => WLAST_Dummy_reg_n_0,
      if_empty_n => if_empty_n,
      if_read6_out => if_read6_out,
      \in\(65 downto 62) => AWLEN_Dummy(3 downto 0),
      \in\(61 downto 0) => AWADDR_Dummy(63 downto 2),
      m_axi_gmem1_AWREADY => m_axi_gmem1_AWREADY,
      m_axi_gmem1_AWVALID => m_axi_gmem1_AWVALID,
      m_axi_gmem1_WREADY => m_axi_gmem1_WREADY,
      m_axi_gmem1_WVALID => m_axi_gmem1_WVALID,
      out_TOP_WREADY => out_TOP_WREADY,
      \strb_buf_reg[0]\ => WVALID_Dummy_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi is
  port (
    \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]\ : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    ap_enable_reg_pp0_iter17_reg : out STD_LOGIC;
    \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_0\ : out STD_LOGIC;
    \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]\ : out STD_LOGIC;
    \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_0\ : out STD_LOGIC;
    \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_1\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg : out STD_LOGIC;
    \trunc_ln31_1_reg_1172_reg[1]__0\ : out STD_LOGIC;
    \trunc_ln31_1_reg_1172_reg[1]__0_0\ : out STD_LOGIC;
    \ap_loop_exit_ready_pp0_iter26_reg_reg__0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln40_reg_1145_pp0_iter16_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter17_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter16_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln31_1_reg_1172_pp0_iter15_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln40_reg_1145_pp0_iter15_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter16_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln40_reg_1145_pp0_iter13_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln40_reg_1145_pp0_iter13_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln40_reg_1145_pp0_iter13_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln40_reg_1145_pp0_iter14_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter15_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter13_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter13_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset : out STD_LOGIC;
    \col9_fu_152_reg[2]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln31_1_reg_1172_reg[1]__0_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RREADY : out STD_LOGIC;
    \col9_fu_152_reg[7]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter15_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter15_reg_1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter15_reg_2 : out STD_LOGIC;
    \trunc_ln31_1_reg_1172_reg[0]__0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_2 : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_3 : out STD_LOGIC;
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    ap_enable_reg_pp0_iter17_reg_1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter17_reg_2 : out STD_LOGIC;
    ap_enable_reg_pp0_iter17_reg_3 : out STD_LOGIC;
    m_axi_gmem1_AWLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    m_axi_gmem1_WLAST : out STD_LOGIC;
    m_axi_gmem1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_WVALID : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    \ram_reg_0_15_0_0__6\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter17 : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_1\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_2\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_3\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_4\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_5\ : in STD_LOGIC;
    \ram_reg_0_31_0_0__5\ : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter15 : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_6\ : in STD_LOGIC;
    \ram_reg_0_31_0_0__5_0\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_7\ : in STD_LOGIC;
    \ram_reg_0_31_0_0__5_1\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_8\ : in STD_LOGIC;
    \ram_reg_0_31_0_0__5_2\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter13 : in STD_LOGIC;
    trunc_ln31_1_reg_1172 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_0_15_0_0__6_9\ : in STD_LOGIC;
    \ram_reg_0_31_0_0__5_3\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter26_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter27_reg : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    rewind_ap_ready_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    icmp_ln30_reg_1119 : in STD_LOGIC;
    ap_loop_init : in STD_LOGIC;
    \first_iter_0_reg_476_reg[0]\ : in STD_LOGIC;
    and_ln40_reg_1145_pp0_iter16_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter16 : in STD_LOGIC;
    \reg_519_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    and_ln40_reg_1145_pp0_iter15_reg : in STD_LOGIC;
    and_ln40_reg_1145_pp0_iter13_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter14 : in STD_LOGIC;
    \reg_499_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    and_ln40_reg_1145_pp0_iter14_reg : in STD_LOGIC;
    and_ln40_reg_1145_pp0_iter12_reg : in STD_LOGIC;
    I_CH0_ARREADY : in STD_LOGIC;
    and_ln40_reg_1145_pp0_iter21_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter22 : in STD_LOGIC;
    ap_enable_reg_pp0_iter27 : in STD_LOGIC;
    icmp_ln30_reg_1119_pp0_iter26_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter21 : in STD_LOGIC;
    first_iter_0_reg_476_pp0_iter20_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    I_CH0_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \icmp_ln31_reg_1149_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    icmp_ln30_reg_1119_pp0_iter1_reg : in STD_LOGIC;
    ap_loop_init_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln31_reg_1149 : in STD_LOGIC;
    m_axi_gmem1_RVALID : in STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    \ram_reg_0_31_0_0__5_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_clk : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_WREADY : in STD_LOGIC;
    m_axi_gmem1_BVALID : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi is
  signal AWADDR_Dummy : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal AWLEN_Dummy : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal AWREADY_Dummy : STD_LOGIC;
  signal WDATA_Dummy : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal WSTRB_Dummy : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal WVALID_Dummy : STD_LOGIC;
  signal \bus_wide_gen.data_buf023_out\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf027_out\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf031_out\ : STD_LOGIC;
  signal \bus_wide_gen.first_pad\ : STD_LOGIC;
  signal bus_write_n_4 : STD_LOGIC;
  signal bus_write_n_49 : STD_LOGIC;
  signal bus_write_n_9 : STD_LOGIC;
  signal if_full_n : STD_LOGIC;
  signal last_resp : STD_LOGIC;
  signal p_0_in26_in : STD_LOGIC;
  signal \^reset\ : STD_LOGIC;
  signal resp_valid : STD_LOGIC;
  signal store_unit_n_10 : STD_LOGIC;
  signal store_unit_n_45 : STD_LOGIC;
  signal store_unit_n_57 : STD_LOGIC;
  signal store_unit_n_8 : STD_LOGIC;
  signal ursp_ready : STD_LOGIC;
  signal \wreq_burst_conv/rs_req/load_p2\ : STD_LOGIC;
  signal wrsp_type : STD_LOGIC;
begin
  reset <= \^reset\;
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_read
     port map (
      \FSM_sequential_state_reg[0]\ => \^reset\,
      ap_clk => ap_clk,
      m_axi_gmem1_RREADY => m_axi_gmem1_RREADY,
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID
    );
bus_write: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_write
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(31 downto 0) => WDATA_Dummy(31 downto 0),
      E(0) => \bus_wide_gen.data_buf023_out\,
      Q(36) => m_axi_gmem1_WLAST,
      Q(35 downto 32) => m_axi_gmem1_WSTRB(3 downto 0),
      Q(31 downto 0) => m_axi_gmem1_WDATA(31 downto 0),
      WVALID_Dummy => WVALID_Dummy,
      WVALID_Dummy_reg_0 => bus_write_n_4,
      WVALID_Dummy_reg_1 => bus_write_n_49,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^reset\,
      \bus_wide_gen.data_gen[1].data_buf_reg[15]\ => store_unit_n_45,
      \bus_wide_gen.data_gen[3].data_buf_reg[31]\ => store_unit_n_57,
      \bus_wide_gen.data_valid_reg\(0) => \bus_wide_gen.data_buf027_out\,
      \bus_wide_gen.data_valid_reg_0\(0) => \bus_wide_gen.data_buf031_out\,
      \bus_wide_gen.first_pad\ => \bus_wide_gen.first_pad\,
      \bus_wide_gen.len_cnt_buf[0]_i_4\ => store_unit_n_10,
      \bus_wide_gen.offset_valid_reg\ => bus_write_n_9,
      \data_p1_reg[67]\(65 downto 62) => m_axi_gmem1_AWLEN(3 downto 0),
      \data_p1_reg[67]\(61 downto 0) => m_axi_gmem1_AWADDR(61 downto 0),
      \data_p2_reg[63]\(63 downto 0) => AWADDR_Dummy(63 downto 0),
      \data_p2_reg[81]\(7) => AWLEN_Dummy(17),
      \data_p2_reg[81]\(6 downto 1) => AWLEN_Dummy(13 downto 8),
      \data_p2_reg[81]\(0) => AWLEN_Dummy(1),
      if_full_n => if_full_n,
      last_resp => last_resp,
      load_p2 => \wreq_burst_conv/rs_req/load_p2\,
      m_axi_gmem1_AWREADY => m_axi_gmem1_AWREADY,
      m_axi_gmem1_AWVALID => m_axi_gmem1_AWVALID,
      m_axi_gmem1_BVALID => m_axi_gmem1_BVALID,
      m_axi_gmem1_WREADY => m_axi_gmem1_WREADY,
      m_axi_gmem1_WVALID => m_axi_gmem1_WVALID,
      p_0_in26_in => p_0_in26_in,
      s_ready_t_reg => s_ready_t_reg,
      s_ready_t_reg_0 => store_unit_n_8,
      \state_reg[0]\(0) => resp_valid,
      \strb_buf_reg[3]_0\(3 downto 0) => WSTRB_Dummy(3 downto 0),
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
store_unit: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_store
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(31 downto 0) => WDATA_Dummy(31 downto 0),
      E(0) => \bus_wide_gen.data_buf031_out\,
      I_CH0_ARREADY => I_CH0_ARREADY,
      I_CH0_RVALID => I_CH0_RVALID,
      Q(1 downto 0) => Q(1 downto 0),
      WVALID_Dummy => WVALID_Dummy,
      address0(1 downto 0) => address0(1 downto 0),
      and_ln40_reg_1145_pp0_iter12_reg => and_ln40_reg_1145_pp0_iter12_reg,
      and_ln40_reg_1145_pp0_iter13_reg => and_ln40_reg_1145_pp0_iter13_reg,
      \and_ln40_reg_1145_pp0_iter13_reg_reg[0]\(0) => \and_ln40_reg_1145_pp0_iter13_reg_reg[0]\(0),
      \and_ln40_reg_1145_pp0_iter13_reg_reg[0]_0\(0) => \and_ln40_reg_1145_pp0_iter13_reg_reg[0]_0\(0),
      \and_ln40_reg_1145_pp0_iter13_reg_reg[0]_1\(0) => \and_ln40_reg_1145_pp0_iter13_reg_reg[0]_1\(0),
      and_ln40_reg_1145_pp0_iter14_reg => and_ln40_reg_1145_pp0_iter14_reg,
      \and_ln40_reg_1145_pp0_iter14_reg_reg[0]\(0) => \and_ln40_reg_1145_pp0_iter14_reg_reg[0]\(0),
      and_ln40_reg_1145_pp0_iter15_reg => and_ln40_reg_1145_pp0_iter15_reg,
      \and_ln40_reg_1145_pp0_iter15_reg_reg[0]\(0) => \and_ln40_reg_1145_pp0_iter15_reg_reg[0]\(0),
      and_ln40_reg_1145_pp0_iter16_reg => and_ln40_reg_1145_pp0_iter16_reg,
      \and_ln40_reg_1145_pp0_iter16_reg_reg[0]\(0) => \and_ln40_reg_1145_pp0_iter16_reg_reg[0]\(0),
      and_ln40_reg_1145_pp0_iter21_reg => and_ln40_reg_1145_pp0_iter21_reg,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter13 => ap_enable_reg_pp0_iter13,
      ap_enable_reg_pp0_iter13_reg => ap_enable_reg_pp0_iter13_reg,
      ap_enable_reg_pp0_iter13_reg_0(0) => ap_enable_reg_pp0_iter13_reg_0(0),
      ap_enable_reg_pp0_iter13_reg_1(0) => ap_enable_reg_pp0_iter13_reg_1(0),
      ap_enable_reg_pp0_iter13_reg_2 => ap_enable_reg_pp0_iter13_reg_2,
      ap_enable_reg_pp0_iter13_reg_3 => ap_enable_reg_pp0_iter13_reg_3,
      ap_enable_reg_pp0_iter14 => ap_enable_reg_pp0_iter14,
      ap_enable_reg_pp0_iter15 => ap_enable_reg_pp0_iter15,
      ap_enable_reg_pp0_iter15_reg(0) => ap_enable_reg_pp0_iter15_reg(0),
      ap_enable_reg_pp0_iter15_reg_0 => ap_enable_reg_pp0_iter15_reg_0,
      ap_enable_reg_pp0_iter15_reg_1 => ap_enable_reg_pp0_iter15_reg_1,
      ap_enable_reg_pp0_iter15_reg_2 => ap_enable_reg_pp0_iter15_reg_2,
      ap_enable_reg_pp0_iter16 => ap_enable_reg_pp0_iter16,
      ap_enable_reg_pp0_iter16_reg(0) => ap_enable_reg_pp0_iter16_reg(0),
      ap_enable_reg_pp0_iter16_reg_0(0) => ap_enable_reg_pp0_iter16_reg_0(0),
      ap_enable_reg_pp0_iter17 => ap_enable_reg_pp0_iter17,
      ap_enable_reg_pp0_iter17_reg => ap_enable_reg_pp0_iter17_reg,
      ap_enable_reg_pp0_iter17_reg_0(0) => ap_enable_reg_pp0_iter17_reg_0(0),
      ap_enable_reg_pp0_iter17_reg_1 => ap_enable_reg_pp0_iter17_reg_1,
      ap_enable_reg_pp0_iter17_reg_2 => ap_enable_reg_pp0_iter17_reg_2,
      ap_enable_reg_pp0_iter17_reg_3 => ap_enable_reg_pp0_iter17_reg_3,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter1_reg_0(0) => ap_enable_reg_pp0_iter1_reg_0(0),
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter21 => ap_enable_reg_pp0_iter21,
      ap_enable_reg_pp0_iter22 => ap_enable_reg_pp0_iter22,
      ap_enable_reg_pp0_iter27 => ap_enable_reg_pp0_iter27,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_loop_exit_ready_pp0_iter26_reg => ap_loop_exit_ready_pp0_iter26_reg,
      \ap_loop_exit_ready_pp0_iter26_reg_reg__0\ => \ap_loop_exit_ready_pp0_iter26_reg_reg__0\,
      ap_loop_exit_ready_pp0_iter27_reg => ap_loop_exit_ready_pp0_iter27_reg,
      ap_loop_init => ap_loop_init,
      ap_loop_init_pp0_iter1_reg => ap_loop_init_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      \bus_wide_gen.data_gen[2].data_buf_reg[23]_0\(0) => \bus_wide_gen.data_buf027_out\,
      \bus_wide_gen.data_gen[3].data_buf_reg[31]_0\(0) => \bus_wide_gen.data_buf023_out\,
      \bus_wide_gen.data_gen[3].strb_buf_reg[3]_0\(3 downto 0) => WSTRB_Dummy(3 downto 0),
      \bus_wide_gen.data_valid_reg_0\ => bus_write_n_49,
      \bus_wide_gen.first_pad\ => \bus_wide_gen.first_pad\,
      \bus_wide_gen.first_pad_reg_0\ => store_unit_n_45,
      \bus_wide_gen.len_cnt_buf_reg[29]_0\ => bus_write_n_9,
      \bus_wide_gen.offset_pack_reg_reg[32]_0\ => store_unit_n_57,
      \bus_wide_gen.offset_valid_reg_0\ => store_unit_n_10,
      \col9_fu_152_reg[2]\ => \col9_fu_152_reg[2]\,
      \col9_fu_152_reg[7]\ => \col9_fu_152_reg[7]\,
      \fifo_depth_gt1_gen.full_n_reg\ => \^reset\,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]\(0) => resp_valid,
      \fifo_mem_gen.raddr_reg[5]\ => bus_write_n_4,
      first_iter_0_reg_476_pp0_iter20_reg => first_iter_0_reg_476_pp0_iter20_reg,
      \first_iter_0_reg_476_reg[0]\ => ap_block_pp0_stage0_subdone,
      \first_iter_0_reg_476_reg[0]_0\ => \first_iter_0_reg_476_reg[0]\,
      icmp_ln30_reg_1119 => icmp_ln30_reg_1119,
      icmp_ln30_reg_1119_pp0_iter1_reg => icmp_ln30_reg_1119_pp0_iter1_reg,
      icmp_ln30_reg_1119_pp0_iter26_reg => icmp_ln30_reg_1119_pp0_iter26_reg,
      icmp_ln31_reg_1149 => icmp_ln31_reg_1149,
      \icmp_ln31_reg_1149_reg[0]\(7 downto 0) => \icmp_ln31_reg_1149_reg[0]\(7 downto 0),
      if_full_n => if_full_n,
      \in\(63 downto 0) => \in\(63 downto 0),
      int_ap_start_reg(0) => E(0),
      last_resp => last_resp,
      load_p2 => \wreq_burst_conv/rs_req/load_p2\,
      mem_reg(7 downto 0) => mem_reg(7 downto 0),
      p_0_in26_in => p_0_in26_in,
      \q0_reg[7]\(1 downto 0) => \q0_reg[7]\(1 downto 0),
      \ram_reg_0_15_0_0__6\ => \ram_reg_0_15_0_0__6\,
      \ram_reg_0_15_0_0__6_0\ => \ram_reg_0_15_0_0__6_0\,
      \ram_reg_0_15_0_0__6_1\ => \ram_reg_0_15_0_0__6_1\,
      \ram_reg_0_15_0_0__6_2\ => \ram_reg_0_15_0_0__6_2\,
      \ram_reg_0_15_0_0__6_3\ => \ram_reg_0_15_0_0__6_3\,
      \ram_reg_0_15_0_0__6_4\ => \ram_reg_0_15_0_0__6_4\,
      \ram_reg_0_15_0_0__6_5\ => \ram_reg_0_15_0_0__6_5\,
      \ram_reg_0_15_0_0__6_6\ => \ram_reg_0_15_0_0__6_6\,
      \ram_reg_0_15_0_0__6_7\ => \ram_reg_0_15_0_0__6_7\,
      \ram_reg_0_15_0_0__6_8\ => \ram_reg_0_15_0_0__6_8\,
      \ram_reg_0_15_0_0__6_9\ => \ram_reg_0_15_0_0__6_9\,
      \ram_reg_0_31_0_0__5\ => \ram_reg_0_31_0_0__5\,
      \ram_reg_0_31_0_0__5_0\ => \ram_reg_0_31_0_0__5_0\,
      \ram_reg_0_31_0_0__5_1\ => \ram_reg_0_31_0_0__5_1\,
      \ram_reg_0_31_0_0__5_2\ => \ram_reg_0_31_0_0__5_2\,
      \ram_reg_0_31_0_0__5_3\ => \ram_reg_0_31_0_0__5_3\,
      \ram_reg_0_31_0_0__5_4\(0) => \ram_reg_0_31_0_0__5_4\(0),
      \reg_499_reg[0]\(1 downto 0) => \reg_499_reg[0]\(1 downto 0),
      \reg_519_reg[0]\(1 downto 0) => \reg_519_reg[0]\(1 downto 0),
      rewind_ap_ready_reg => rewind_ap_ready_reg,
      \tmp_addr_reg[63]_0\(63 downto 0) => AWADDR_Dummy(63 downto 0),
      \tmp_len_reg[17]_0\(7) => AWLEN_Dummy(17),
      \tmp_len_reg[17]_0\(6 downto 1) => AWLEN_Dummy(13 downto 8),
      \tmp_len_reg[17]_0\(0) => AWLEN_Dummy(1),
      tmp_valid_reg_0 => store_unit_n_8,
      trunc_ln31_1_reg_1172(1 downto 0) => trunc_ln31_1_reg_1172(1 downto 0),
      \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]\ => \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]\,
      \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_0\ => \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_0\,
      \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_1\ => \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_1\,
      \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_2\(0) => \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_2\(0),
      \trunc_ln31_1_reg_1172_pp0_iter15_reg_reg[1]\(0) => \trunc_ln31_1_reg_1172_pp0_iter15_reg_reg[1]\(0),
      \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[0]\(0) => \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[0]\(0),
      \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]\ => \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]\,
      \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_0\ => \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_0\,
      \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_1\(0) => \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_1\(0),
      \trunc_ln31_1_reg_1172_reg[0]__0\ => \trunc_ln31_1_reg_1172_reg[0]__0\,
      \trunc_ln31_1_reg_1172_reg[1]__0\ => \trunc_ln31_1_reg_1172_reg[1]__0\,
      \trunc_ln31_1_reg_1172_reg[1]__0_0\ => \trunc_ln31_1_reg_1172_reg[1]__0_0\,
      \trunc_ln31_1_reg_1172_reg[1]__0_1\(0) => \trunc_ln31_1_reg_1172_reg[1]__0_1\(0),
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem0_AWVALID : out STD_LOGIC;
    m_axi_gmem0_AWREADY : in STD_LOGIC;
    m_axi_gmem0_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem0_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_WVALID : out STD_LOGIC;
    m_axi_gmem0_WREADY : in STD_LOGIC;
    m_axi_gmem0_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_WLAST : out STD_LOGIC;
    m_axi_gmem0_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_ARVALID : out STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    m_axi_gmem0_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem0_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_RVALID : in STD_LOGIC;
    m_axi_gmem0_RREADY : out STD_LOGIC;
    m_axi_gmem0_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_RLAST : in STD_LOGIC;
    m_axi_gmem0_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_BVALID : in STD_LOGIC;
    m_axi_gmem0_BREADY : out STD_LOGIC;
    m_axi_gmem0_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    m_axi_gmem1_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem1_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_WVALID : out STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    m_axi_gmem1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_WLAST : out STD_LOGIC;
    m_axi_gmem1_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_ARVALID : out STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem1_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RVALID : in STD_LOGIC;
    m_axi_gmem1_RREADY : out STD_LOGIC;
    m_axi_gmem1_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_RLAST : in STD_LOGIC;
    m_axi_gmem1_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_BVALID : in STD_LOGIC;
    m_axi_gmem1_BREADY : out STD_LOGIC;
    m_axi_gmem1_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_M_AXI_GMEM0_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge : entity is 64;
  attribute C_M_AXI_GMEM0_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge : entity is 1;
  attribute C_M_AXI_GMEM0_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge : entity is 1;
  attribute C_M_AXI_GMEM0_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge : entity is 1;
  attribute C_M_AXI_GMEM0_CACHE_VALUE : integer;
  attribute C_M_AXI_GMEM0_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge : entity is 3;
  attribute C_M_AXI_GMEM0_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM0_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge : entity is 32;
  attribute C_M_AXI_GMEM0_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge : entity is 1;
  attribute C_M_AXI_GMEM0_PROT_VALUE : integer;
  attribute C_M_AXI_GMEM0_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge : entity is 0;
  attribute C_M_AXI_GMEM0_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge : entity is 1;
  attribute C_M_AXI_GMEM0_USER_VALUE : integer;
  attribute C_M_AXI_GMEM0_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge : entity is 0;
  attribute C_M_AXI_GMEM0_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge : entity is 1;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge : entity is 64;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge : entity is 1;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge : entity is 1;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge : entity is 1;
  attribute C_M_AXI_GMEM1_CACHE_VALUE : integer;
  attribute C_M_AXI_GMEM1_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge : entity is 3;
  attribute C_M_AXI_GMEM1_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM1_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge : entity is 32;
  attribute C_M_AXI_GMEM1_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge : entity is 1;
  attribute C_M_AXI_GMEM1_PROT_VALUE : integer;
  attribute C_M_AXI_GMEM1_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge : entity is 0;
  attribute C_M_AXI_GMEM1_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge : entity is 1;
  attribute C_M_AXI_GMEM1_USER_VALUE : integer;
  attribute C_M_AXI_GMEM1_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge : entity is 0;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge : entity is 1;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge : entity is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge : entity is 32;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge is
  signal \<const0>\ : STD_LOGIC;
  signal I_CH0_ARREADY : STD_LOGIC;
  signal I_CH0_RVALID : STD_LOGIC;
  signal \add_ln3011_fu_156[4]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln3011_fu_156[6]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln3011_fu_156[7]_i_2_n_0\ : STD_LOGIC;
  signal add_ln3011_fu_156_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln30_1_fu_546_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln30_fu_677_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln46_1_fu_703_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln46_fu_698_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln55_1_fu_831_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln55_1_reg_1380 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \add_ln55_1_reg_1380[3]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_1_reg_1380[3]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_1_reg_1380[3]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_1_reg_1380[3]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_1_reg_1380[3]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_1_reg_1380[3]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_1_reg_1380[3]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_1_reg_1380[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_1_reg_1380[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_1_reg_1380[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_1_reg_1380[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_1_reg_1380[7]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_1_reg_1380[7]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_1_reg_1380[7]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_1_reg_1380[7]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_1_reg_1380[9]_i_2_n_0\ : STD_LOGIC;
  signal add_ln55_1_reg_1380_pp0_iter18_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \add_ln55_1_reg_1380_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_1_reg_1380_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_1_reg_1380_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_1_reg_1380_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_1_reg_1380_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_1_reg_1380_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_1_reg_1380_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_1_reg_1380_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal add_ln55_2_fu_883_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln55_2_reg_1385 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln55_4_fu_944_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln55_4_reg_1395 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal address0 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal and_ln40_fu_659_p2 : STD_LOGIC;
  signal \and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_2_n_0\ : STD_LOGIC;
  signal \and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_3_n_0\ : STD_LOGIC;
  signal \and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_4_n_0\ : STD_LOGIC;
  signal \and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_5_n_0\ : STD_LOGIC;
  signal \and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_n_0\ : STD_LOGIC;
  signal and_ln40_reg_1145_pp0_iter12_reg : STD_LOGIC;
  signal and_ln40_reg_1145_pp0_iter13_reg : STD_LOGIC;
  signal and_ln40_reg_1145_pp0_iter14_reg : STD_LOGIC;
  signal and_ln40_reg_1145_pp0_iter15_reg : STD_LOGIC;
  signal and_ln40_reg_1145_pp0_iter16_reg : STD_LOGIC;
  signal \and_ln40_reg_1145_pp0_iter20_reg_reg[0]_srl4_n_0\ : STD_LOGIC;
  signal and_ln40_reg_1145_pp0_iter21_reg : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter12 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter13 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter14 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter15 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter16 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter17 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter18 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter19 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter20 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter21 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter22 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter23 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter24 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter25 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter26 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter27 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_loop_exit_ready : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter25_reg_reg_srl24_n_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter26_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter27_reg : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_pp0_iter1_reg : STD_LOGIC;
  signal ap_ready_int : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal \bus_read/fifo_burst/fifo_srl_gen.raddr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \bus_read/fifo_burst/we\ : STD_LOGIC;
  signal \bus_read/ost_ctrl_info\ : STD_LOGIC;
  signal ce0 : STD_LOGIC;
  signal ce00_out : STD_LOGIC;
  signal ce01_out : STD_LOGIC;
  signal ce02_out : STD_LOGIC;
  signal ce03_out : STD_LOGIC;
  signal ce04_out : STD_LOGIC;
  signal ce05_out : STD_LOGIC;
  signal ce06_out : STD_LOGIC;
  signal ce07_out : STD_LOGIC;
  signal ce1 : STD_LOGIC;
  signal col9_fu_152 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_fu_665_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \first_iter_0_reg_476_pp0_iter19_reg_reg[0]_srl19_n_0\ : STD_LOGIC;
  signal first_iter_0_reg_476_pp0_iter20_reg : STD_LOGIC;
  signal \first_iter_0_reg_476_reg_n_0_[0]\ : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_17 : STD_LOGIC;
  signal gmem0_RDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[4]_srl3_n_0\ : STD_LOGIC;
  signal \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[5]_srl3_n_0\ : STD_LOGIC;
  signal \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[6]_srl3_n_0\ : STD_LOGIC;
  signal \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[7]_srl3_n_0\ : STD_LOGIC;
  signal gmem0_addr_read_reg_1154_pp0_iter12_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[4]_srl3_n_0\ : STD_LOGIC;
  signal \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[5]_srl3_n_0\ : STD_LOGIC;
  signal \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[6]_srl3_n_0\ : STD_LOGIC;
  signal \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[7]_srl3_n_0\ : STD_LOGIC;
  signal gmem0_addr_read_reg_1154_pp0_iter16_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmem1_m_axi_U_n_0 : STD_LOGIC;
  signal gmem1_m_axi_U_n_10 : STD_LOGIC;
  signal gmem1_m_axi_U_n_12 : STD_LOGIC;
  signal gmem1_m_axi_U_n_2 : STD_LOGIC;
  signal gmem1_m_axi_U_n_3 : STD_LOGIC;
  signal gmem1_m_axi_U_n_30 : STD_LOGIC;
  signal gmem1_m_axi_U_n_31 : STD_LOGIC;
  signal gmem1_m_axi_U_n_35 : STD_LOGIC;
  signal gmem1_m_axi_U_n_36 : STD_LOGIC;
  signal gmem1_m_axi_U_n_37 : STD_LOGIC;
  signal gmem1_m_axi_U_n_38 : STD_LOGIC;
  signal gmem1_m_axi_U_n_39 : STD_LOGIC;
  signal gmem1_m_axi_U_n_4 : STD_LOGIC;
  signal gmem1_m_axi_U_n_40 : STD_LOGIC;
  signal gmem1_m_axi_U_n_41 : STD_LOGIC;
  signal gmem1_m_axi_U_n_43 : STD_LOGIC;
  signal gmem1_m_axi_U_n_44 : STD_LOGIC;
  signal gmem1_m_axi_U_n_45 : STD_LOGIC;
  signal gmem1_m_axi_U_n_5 : STD_LOGIC;
  signal gmem1_m_axi_U_n_6 : STD_LOGIC;
  signal gmem1_m_axi_U_n_7 : STD_LOGIC;
  signal gmem1_m_axi_U_n_8 : STD_LOGIC;
  signal gmem1_m_axi_U_n_9 : STD_LOGIC;
  signal icmp_ln30_fu_555_p2 : STD_LOGIC;
  signal icmp_ln30_reg_1119 : STD_LOGIC;
  signal icmp_ln30_reg_1119_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln30_reg_1119_pp0_iter25_reg_reg[0]_srl24_n_0\ : STD_LOGIC;
  signal icmp_ln30_reg_1119_pp0_iter26_reg : STD_LOGIC;
  signal icmp_ln31_reg_1149 : STD_LOGIC;
  signal indvar_flatten7_fu_144 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal input_r : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal input_r_read_reg_1114 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal linebuf_1_U_n_0 : STD_LOGIC;
  signal linebuf_1_U_n_1 : STD_LOGIC;
  signal linebuf_1_U_n_2 : STD_LOGIC;
  signal linebuf_1_U_n_3 : STD_LOGIC;
  signal linebuf_1_U_n_4 : STD_LOGIC;
  signal linebuf_1_U_n_5 : STD_LOGIC;
  signal linebuf_1_U_n_6 : STD_LOGIC;
  signal linebuf_1_U_n_7 : STD_LOGIC;
  signal linebuf_1_U_n_8 : STD_LOGIC;
  signal linebuf_1_U_n_9 : STD_LOGIC;
  signal linebuf_1_load_reg_1355 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_1_load_reg_13550 : STD_LOGIC;
  signal linebuf_1_load_reg_1355_pp0_iter18_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_1_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_2_U_n_0 : STD_LOGIC;
  signal linebuf_2_U_n_1 : STD_LOGIC;
  signal linebuf_2_U_n_2 : STD_LOGIC;
  signal linebuf_2_U_n_3 : STD_LOGIC;
  signal linebuf_2_U_n_4 : STD_LOGIC;
  signal linebuf_2_U_n_5 : STD_LOGIC;
  signal linebuf_2_U_n_6 : STD_LOGIC;
  signal linebuf_2_U_n_7 : STD_LOGIC;
  signal linebuf_2_U_n_8 : STD_LOGIC;
  signal linebuf_2_U_n_9 : STD_LOGIC;
  signal linebuf_2_load_reg_1360 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_2_load_reg_1360_pp0_iter18_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_2_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_3_U_n_0 : STD_LOGIC;
  signal linebuf_3_U_n_1 : STD_LOGIC;
  signal linebuf_3_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_4_U_n_0 : STD_LOGIC;
  signal linebuf_4_U_n_1 : STD_LOGIC;
  signal linebuf_4_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_5_U_n_0 : STD_LOGIC;
  signal linebuf_5_U_n_1 : STD_LOGIC;
  signal linebuf_5_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_6_U_n_0 : STD_LOGIC;
  signal linebuf_6_U_n_1 : STD_LOGIC;
  signal linebuf_6_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_7_U_n_0 : STD_LOGIC;
  signal linebuf_7_U_n_1 : STD_LOGIC;
  signal linebuf_7_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_8_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_U_n_0 : STD_LOGIC;
  signal linebuf_U_n_1 : STD_LOGIC;
  signal linebuf_addr_reg_1209 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal linebuf_addr_reg_1209_pp0_iter14_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal linebuf_addr_reg_1209_pp0_iter15_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal linebuf_addr_reg_1209_pp0_iter16_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal linebuf_load_reg_1350 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_load_reg_1350_pp0_iter18_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^m_axi_gmem0_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem0_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem1_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem1_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal output_r : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[0]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[10]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[11]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[12]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[13]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[14]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[15]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[16]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[17]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[18]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[19]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[1]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[20]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[21]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[22]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[23]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[24]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[25]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[26]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[27]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[28]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[29]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[2]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[30]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[31]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[32]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[33]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[34]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[35]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[36]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[37]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[38]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[39]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[3]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[40]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[41]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[42]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[43]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[44]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[45]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[46]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[47]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[48]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[49]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[4]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[50]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[51]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[52]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[53]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[54]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[55]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[56]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[57]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[58]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[59]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[5]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[60]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[61]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[62]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[63]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[6]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[7]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[8]_srl20_n_0\ : STD_LOGIC;
  signal \output_r_read_reg_1109_pp0_iter19_reg_reg[9]_srl20_n_0\ : STD_LOGIC;
  signal output_r_read_reg_1109_pp0_iter20_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC;
  signal p_61_in : STD_LOGIC;
  signal q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_499 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_4990 : STD_LOGIC;
  signal \reg_499_pp0_iter18_reg_reg[0]_srl4_n_0\ : STD_LOGIC;
  signal \reg_499_pp0_iter18_reg_reg[1]_srl4_n_0\ : STD_LOGIC;
  signal \reg_499_pp0_iter18_reg_reg[2]_srl4_n_0\ : STD_LOGIC;
  signal \reg_499_pp0_iter18_reg_reg[3]_srl4_n_0\ : STD_LOGIC;
  signal \reg_499_pp0_iter18_reg_reg[4]_srl4_n_0\ : STD_LOGIC;
  signal \reg_499_pp0_iter18_reg_reg[5]_srl4_n_0\ : STD_LOGIC;
  signal \reg_499_pp0_iter18_reg_reg[6]_srl4_n_0\ : STD_LOGIC;
  signal \reg_499_pp0_iter18_reg_reg[7]_srl4_n_0\ : STD_LOGIC;
  signal reg_499_pp0_iter19_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_503 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_5030 : STD_LOGIC;
  signal \reg_503_pp0_iter18_reg_reg[0]_srl4_n_0\ : STD_LOGIC;
  signal \reg_503_pp0_iter18_reg_reg[1]_srl4_n_0\ : STD_LOGIC;
  signal \reg_503_pp0_iter18_reg_reg[2]_srl4_n_0\ : STD_LOGIC;
  signal \reg_503_pp0_iter18_reg_reg[3]_srl4_n_0\ : STD_LOGIC;
  signal \reg_503_pp0_iter18_reg_reg[4]_srl4_n_0\ : STD_LOGIC;
  signal \reg_503_pp0_iter18_reg_reg[5]_srl4_n_0\ : STD_LOGIC;
  signal \reg_503_pp0_iter18_reg_reg[6]_srl4_n_0\ : STD_LOGIC;
  signal \reg_503_pp0_iter18_reg_reg[7]_srl4_n_0\ : STD_LOGIC;
  signal reg_503_pp0_iter19_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_507 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_5070 : STD_LOGIC;
  signal \reg_507_pp0_iter18_reg_reg[0]_srl4_n_0\ : STD_LOGIC;
  signal \reg_507_pp0_iter18_reg_reg[1]_srl4_n_0\ : STD_LOGIC;
  signal \reg_507_pp0_iter18_reg_reg[2]_srl4_n_0\ : STD_LOGIC;
  signal \reg_507_pp0_iter18_reg_reg[3]_srl4_n_0\ : STD_LOGIC;
  signal \reg_507_pp0_iter18_reg_reg[4]_srl4_n_0\ : STD_LOGIC;
  signal \reg_507_pp0_iter18_reg_reg[5]_srl4_n_0\ : STD_LOGIC;
  signal \reg_507_pp0_iter18_reg_reg[6]_srl4_n_0\ : STD_LOGIC;
  signal \reg_507_pp0_iter18_reg_reg[7]_srl4_n_0\ : STD_LOGIC;
  signal reg_507_pp0_iter19_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_511 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_5110 : STD_LOGIC;
  signal reg_511_pp0_iter17_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_511_pp0_iter18_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_515 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_5150 : STD_LOGIC;
  signal reg_515_pp0_iter17_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_515_pp0_iter18_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_519 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_5190 : STD_LOGIC;
  signal reg_519_pp0_iter17_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_519_pp0_iter18_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reset : STD_LOGIC;
  signal rewind_ap_ready_reg : STD_LOGIC;
  signal row8_fu_148 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \row8_fu_148[0]_i_1_n_0\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \select_ln63_reg_1416[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln63_reg_1416[1]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln63_reg_1416[2]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln63_reg_1416[3]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln63_reg_1416[4]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln63_reg_1416[5]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln63_reg_1416[6]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln63_reg_1416[7]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln63_reg_1416_reg_n_0_[0]\ : STD_LOGIC;
  signal \select_ln63_reg_1416_reg_n_0_[1]\ : STD_LOGIC;
  signal \select_ln63_reg_1416_reg_n_0_[2]\ : STD_LOGIC;
  signal \select_ln63_reg_1416_reg_n_0_[3]\ : STD_LOGIC;
  signal \select_ln63_reg_1416_reg_n_0_[4]\ : STD_LOGIC;
  signal \select_ln63_reg_1416_reg_n_0_[5]\ : STD_LOGIC;
  signal \select_ln63_reg_1416_reg_n_0_[6]\ : STD_LOGIC;
  signal \select_ln63_reg_1416_reg_n_0_[7]\ : STD_LOGIC;
  signal shl_ln_fu_996_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal sparsemux_7_2_8_1_1_U11_n_0 : STD_LOGIC;
  signal sparsemux_7_2_8_1_1_U11_n_1 : STD_LOGIC;
  signal sparsemux_7_2_8_1_1_U12_n_0 : STD_LOGIC;
  signal sparsemux_7_2_8_1_1_U12_n_1 : STD_LOGIC;
  signal sparsemux_7_2_8_1_1_U12_n_10 : STD_LOGIC;
  signal sparsemux_7_2_8_1_1_U12_n_2 : STD_LOGIC;
  signal sparsemux_7_2_8_1_1_U12_n_3 : STD_LOGIC;
  signal sparsemux_7_2_8_1_1_U12_n_4 : STD_LOGIC;
  signal sparsemux_7_2_8_1_1_U12_n_5 : STD_LOGIC;
  signal sparsemux_7_2_8_1_1_U12_n_6 : STD_LOGIC;
  signal sparsemux_7_2_8_1_1_U12_n_7 : STD_LOGIC;
  signal sparsemux_7_2_8_1_1_U12_n_8 : STD_LOGIC;
  signal sparsemux_7_2_8_1_1_U12_n_9 : STD_LOGIC;
  signal tmp_10_fu_643_p4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_11_reg_1184_reg_i_1_n_0 : STD_LOGIC;
  signal tmp_11_reg_1184_reg_i_2_n_0 : STD_LOGIC;
  signal tmp_11_reg_1184_reg_i_3_n_0 : STD_LOGIC;
  signal tmp_11_reg_1184_reg_i_4_n_0 : STD_LOGIC;
  signal tmp_11_reg_1184_reg_i_5_n_0 : STD_LOGIC;
  signal tmp_11_reg_1184_reg_n_100 : STD_LOGIC;
  signal tmp_11_reg_1184_reg_n_101 : STD_LOGIC;
  signal tmp_11_reg_1184_reg_n_102 : STD_LOGIC;
  signal tmp_11_reg_1184_reg_n_103 : STD_LOGIC;
  signal tmp_11_reg_1184_reg_n_104 : STD_LOGIC;
  signal tmp_11_reg_1184_reg_n_105 : STD_LOGIC;
  signal tmp_11_reg_1184_reg_n_91 : STD_LOGIC;
  signal tmp_11_reg_1184_reg_n_92 : STD_LOGIC;
  signal tmp_11_reg_1184_reg_n_93 : STD_LOGIC;
  signal tmp_11_reg_1184_reg_n_94 : STD_LOGIC;
  signal tmp_11_reg_1184_reg_n_95 : STD_LOGIC;
  signal tmp_11_reg_1184_reg_n_96 : STD_LOGIC;
  signal tmp_11_reg_1184_reg_n_97 : STD_LOGIC;
  signal tmp_11_reg_1184_reg_n_98 : STD_LOGIC;
  signal tmp_11_reg_1184_reg_n_99 : STD_LOGIC;
  signal tmp_12_reg_1189_reg_i_1_n_0 : STD_LOGIC;
  signal tmp_12_reg_1189_reg_i_2_n_0 : STD_LOGIC;
  signal tmp_12_reg_1189_reg_i_3_n_0 : STD_LOGIC;
  signal tmp_12_reg_1189_reg_i_4_n_0 : STD_LOGIC;
  signal tmp_12_reg_1189_reg_i_5_n_0 : STD_LOGIC;
  signal tmp_12_reg_1189_reg_i_6_n_0 : STD_LOGIC;
  signal tmp_12_reg_1189_reg_i_8_n_0 : STD_LOGIC;
  signal tmp_12_reg_1189_reg_n_100 : STD_LOGIC;
  signal tmp_12_reg_1189_reg_n_101 : STD_LOGIC;
  signal tmp_12_reg_1189_reg_n_102 : STD_LOGIC;
  signal tmp_12_reg_1189_reg_n_103 : STD_LOGIC;
  signal tmp_12_reg_1189_reg_n_104 : STD_LOGIC;
  signal tmp_12_reg_1189_reg_n_105 : STD_LOGIC;
  signal tmp_12_reg_1189_reg_n_91 : STD_LOGIC;
  signal tmp_12_reg_1189_reg_n_92 : STD_LOGIC;
  signal tmp_12_reg_1189_reg_n_93 : STD_LOGIC;
  signal tmp_12_reg_1189_reg_n_94 : STD_LOGIC;
  signal tmp_12_reg_1189_reg_n_95 : STD_LOGIC;
  signal tmp_12_reg_1189_reg_n_96 : STD_LOGIC;
  signal tmp_12_reg_1189_reg_n_97 : STD_LOGIC;
  signal tmp_12_reg_1189_reg_n_98 : STD_LOGIC;
  signal tmp_12_reg_1189_reg_n_99 : STD_LOGIC;
  signal tmp_13_reg_1405 : STD_LOGIC;
  signal tmp_1_fu_774_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_1_reg_1289 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_1_reg_1289_pp0_iter15_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_1_reg_1289_pp0_iter16_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_3_fu_837_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_5_fu_905_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_6_fu_950_p9 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \tmp_9_reg_1140_pp0_iter11_reg_reg[0]_srl9_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_1140_pp0_iter11_reg_reg[1]_srl9_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_1140_pp0_iter11_reg_reg[2]_srl9_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_1140_pp0_iter11_reg_reg[3]_srl9_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_1140_pp0_iter11_reg_reg[4]_srl9_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_1140_pp0_iter11_reg_reg[5]_srl9_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_1140_pp0_iter12_reg_reg[0]__0_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_1140_pp0_iter12_reg_reg[1]__0_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_1140_pp0_iter12_reg_reg[2]__0_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_1140_pp0_iter12_reg_reg[3]__0_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0_n_0\ : STD_LOGIC;
  signal tmp_9_reg_1140_pp0_iter2_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tmp_9_reg_1140_reg_i_8_n_0 : STD_LOGIC;
  signal tmp_9_reg_1140_reg_n_100 : STD_LOGIC;
  signal tmp_9_reg_1140_reg_n_101 : STD_LOGIC;
  signal tmp_9_reg_1140_reg_n_102 : STD_LOGIC;
  signal tmp_9_reg_1140_reg_n_103 : STD_LOGIC;
  signal tmp_9_reg_1140_reg_n_104 : STD_LOGIC;
  signal tmp_9_reg_1140_reg_n_105 : STD_LOGIC;
  signal tmp_9_reg_1140_reg_n_96 : STD_LOGIC;
  signal tmp_9_reg_1140_reg_n_97 : STD_LOGIC;
  signal tmp_9_reg_1140_reg_n_98 : STD_LOGIC;
  signal tmp_9_reg_1140_reg_n_99 : STD_LOGIC;
  signal tmp_fu_793_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_reg_1327 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln31_1_reg_1172 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln31_1_reg_1172_pp0_iter13_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln31_1_reg_1172_pp0_iter14_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln31_1_reg_1172_pp0_iter15_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln31_1_reg_1172_pp0_iter16_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln31_1_reg_1172_pp0_iter17_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln31_1_reg_1172_pp0_iter18_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln31_1_reg_1172_pp0_iter19_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln31_reg_1134_pp0_iter10_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \trunc_ln31_reg_1134_pp0_iter2_reg_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal trunc_ln31_reg_1134_pp0_iter3_reg : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \trunc_ln31_reg_1134_pp0_iter3_reg_reg[5]_srl3_n_0\ : STD_LOGIC;
  signal trunc_ln31_reg_1134_pp0_iter4_reg : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \trunc_ln31_reg_1134_pp0_iter4_reg_reg[4]_srl4_n_0\ : STD_LOGIC;
  signal trunc_ln31_reg_1134_pp0_iter5_reg : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \trunc_ln31_reg_1134_pp0_iter5_reg_reg[3]_srl5_n_0\ : STD_LOGIC;
  signal trunc_ln31_reg_1134_pp0_iter6_reg : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \trunc_ln31_reg_1134_pp0_iter6_reg_reg[2]_srl6_n_0\ : STD_LOGIC;
  signal trunc_ln31_reg_1134_pp0_iter7_reg : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \trunc_ln31_reg_1134_pp0_iter7_reg_reg[1]_srl7_n_0\ : STD_LOGIC;
  signal trunc_ln31_reg_1134_pp0_iter8_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \trunc_ln31_reg_1134_pp0_iter8_reg_reg[0]_srl8_n_0\ : STD_LOGIC;
  signal trunc_ln31_reg_1134_pp0_iter9_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \trunc_ln31_reg_1134_pp0_iter9_reg_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \trunc_ln31_reg_1134_pp0_iter9_reg_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \trunc_ln31_reg_1134_pp0_iter9_reg_reg[4]_srl4_n_0\ : STD_LOGIC;
  signal \trunc_ln31_reg_1134_pp0_iter9_reg_reg[5]_srl5_n_0\ : STD_LOGIC;
  signal \trunc_ln31_reg_1134_pp0_iter9_reg_reg[6]_srl6_n_0\ : STD_LOGIC;
  signal trunc_ln50_reg_1400 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal urem_8ns_3ns_2_12_1_U2_n_1 : STD_LOGIC;
  signal urem_8ns_3ns_2_12_1_U2_n_2 : STD_LOGIC;
  signal zext_ln46_1_reg_1249 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal zext_ln46_1_reg_1249_pp0_iter14_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal zext_ln46_1_reg_1249_pp0_iter15_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal zext_ln46_1_reg_1249_pp0_iter16_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal zext_ln46_reg_1239 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal zext_ln46_reg_1239_pp0_iter14_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal zext_ln46_reg_1239_pp0_iter15_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_add_ln55_1_reg_1380_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln55_1_reg_1380_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ap_loop_exit_ready_pp0_iter25_reg_reg_srl24_Q31_UNCONNECTED : STD_LOGIC;
  signal \NLW_first_iter_0_reg_476_pp0_iter19_reg_reg[0]_srl19_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_icmp_ln30_reg_1119_pp0_iter25_reg_reg[0]_srl24_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[0]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[10]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[11]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[12]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[13]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[14]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[15]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[16]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[17]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[18]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[19]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[1]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[20]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[21]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[22]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[23]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[24]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[25]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[26]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[27]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[28]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[29]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[2]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[30]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[31]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[32]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[33]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[34]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[35]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[36]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[37]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[38]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[39]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[3]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[40]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[41]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[42]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[43]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[44]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[45]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[46]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[47]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[48]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[49]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[4]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[50]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[51]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[52]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[53]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[54]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[55]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[56]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[57]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[58]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[59]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[5]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[60]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[61]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[62]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[63]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[6]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[7]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[8]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[9]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal NLW_tmp_11_reg_1184_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_11_reg_1184_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_11_reg_1184_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_11_reg_1184_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_11_reg_1184_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_11_reg_1184_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_11_reg_1184_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_11_reg_1184_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_11_reg_1184_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_11_reg_1184_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_tmp_11_reg_1184_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_12_reg_1189_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_12_reg_1189_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_12_reg_1189_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_12_reg_1189_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_12_reg_1189_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_12_reg_1189_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_12_reg_1189_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_12_reg_1189_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_12_reg_1189_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_12_reg_1189_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_tmp_12_reg_1189_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_9_reg_1140_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_9_reg_1140_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_9_reg_1140_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_9_reg_1140_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_9_reg_1140_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_9_reg_1140_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_9_reg_1140_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_9_reg_1140_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_9_reg_1140_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_9_reg_1140_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_tmp_9_reg_1140_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln3011_fu_156[5]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \add_ln3011_fu_156[7]_i_2\ : label is "soft_lutpair270";
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln55_1_reg_1380[3]_i_2\ : label is "lutpair2";
  attribute HLUTNM of \add_ln55_1_reg_1380[3]_i_3\ : label is "lutpair1";
  attribute HLUTNM of \add_ln55_1_reg_1380[3]_i_4\ : label is "lutpair0";
  attribute HLUTNM of \add_ln55_1_reg_1380[3]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \add_ln55_1_reg_1380[3]_i_6\ : label is "lutpair2";
  attribute HLUTNM of \add_ln55_1_reg_1380[3]_i_7\ : label is "lutpair1";
  attribute HLUTNM of \add_ln55_1_reg_1380[3]_i_8\ : label is "lutpair0";
  attribute HLUTNM of \add_ln55_1_reg_1380[7]_i_2\ : label is "lutpair6";
  attribute HLUTNM of \add_ln55_1_reg_1380[7]_i_3\ : label is "lutpair5";
  attribute HLUTNM of \add_ln55_1_reg_1380[7]_i_4\ : label is "lutpair4";
  attribute HLUTNM of \add_ln55_1_reg_1380[7]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \add_ln55_1_reg_1380[7]_i_7\ : label is "lutpair6";
  attribute HLUTNM of \add_ln55_1_reg_1380[7]_i_8\ : label is "lutpair5";
  attribute HLUTNM of \add_ln55_1_reg_1380[7]_i_9\ : label is "lutpair4";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11\ : label is "U0/\and_ln40_reg_1145_pp0_iter11_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11\ : label is "U0/\and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11 ";
  attribute srl_bus_name of \and_ln40_reg_1145_pp0_iter20_reg_reg[0]_srl4\ : label is "U0/\and_ln40_reg_1145_pp0_iter20_reg_reg ";
  attribute srl_name of \and_ln40_reg_1145_pp0_iter20_reg_reg[0]_srl4\ : label is "U0/\and_ln40_reg_1145_pp0_iter20_reg_reg[0]_srl4 ";
  attribute srl_name of ap_loop_exit_ready_pp0_iter25_reg_reg_srl24 : label is "U0/ap_loop_exit_ready_pp0_iter25_reg_reg_srl24";
  attribute SOFT_HLUTNM of \col9_fu_152[2]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \col9_fu_152[3]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \col9_fu_152[5]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \col9_fu_152[6]_i_1\ : label is "soft_lutpair268";
  attribute srl_bus_name of \fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \first_iter_0_reg_476_pp0_iter19_reg_reg[0]_srl19\ : label is "U0/\first_iter_0_reg_476_pp0_iter19_reg_reg ";
  attribute srl_name of \first_iter_0_reg_476_pp0_iter19_reg_reg[0]_srl19\ : label is "U0/\first_iter_0_reg_476_pp0_iter19_reg_reg[0]_srl19 ";
  attribute srl_bus_name of \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[0]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg ";
  attribute srl_name of \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[0]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[1]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg ";
  attribute srl_name of \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[1]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[2]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg ";
  attribute srl_name of \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[2]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[3]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg ";
  attribute srl_name of \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[3]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[4]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg ";
  attribute srl_name of \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[4]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[5]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg ";
  attribute srl_name of \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[5]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[6]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg ";
  attribute srl_name of \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[6]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[7]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg ";
  attribute srl_name of \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[7]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[0]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg ";
  attribute srl_name of \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[0]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[1]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg ";
  attribute srl_name of \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[1]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[2]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg ";
  attribute srl_name of \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[2]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[3]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg ";
  attribute srl_name of \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[3]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[4]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg ";
  attribute srl_name of \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[4]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[5]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg ";
  attribute srl_name of \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[5]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[6]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg ";
  attribute srl_name of \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[6]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[7]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg ";
  attribute srl_name of \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[7]_srl3\ : label is "U0/\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \icmp_ln30_reg_1119_pp0_iter25_reg_reg[0]_srl24\ : label is "U0/\icmp_ln30_reg_1119_pp0_iter25_reg_reg ";
  attribute srl_name of \icmp_ln30_reg_1119_pp0_iter25_reg_reg[0]_srl24\ : label is "U0/\icmp_ln30_reg_1119_pp0_iter25_reg_reg[0]_srl24 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[0]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[0]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[0]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[10]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[10]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[10]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[11]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[11]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[11]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[12]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[12]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[12]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[13]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[13]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[13]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[14]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[14]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[14]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[15]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[15]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[15]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[16]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[16]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[16]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[17]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[17]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[17]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[18]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[18]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[18]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[19]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[19]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[19]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[1]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[1]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[1]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[20]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[20]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[20]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[21]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[21]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[21]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[22]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[22]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[22]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[23]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[23]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[23]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[24]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[24]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[24]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[25]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[25]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[25]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[26]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[26]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[26]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[27]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[27]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[27]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[28]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[28]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[28]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[29]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[29]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[29]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[2]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[2]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[2]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[30]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[30]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[30]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[31]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[31]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[31]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[32]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[32]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[32]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[33]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[33]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[33]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[34]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[34]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[34]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[35]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[35]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[35]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[36]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[36]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[36]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[37]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[37]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[37]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[38]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[38]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[38]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[39]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[39]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[39]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[3]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[3]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[3]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[40]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[40]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[40]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[41]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[41]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[41]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[42]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[42]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[42]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[43]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[43]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[43]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[44]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[44]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[44]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[45]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[45]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[45]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[46]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[46]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[46]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[47]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[47]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[47]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[48]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[48]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[48]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[49]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[49]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[49]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[4]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[4]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[4]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[50]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[50]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[50]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[51]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[51]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[51]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[52]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[52]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[52]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[53]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[53]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[53]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[54]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[54]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[54]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[55]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[55]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[55]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[56]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[56]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[56]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[57]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[57]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[57]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[58]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[58]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[58]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[59]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[59]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[59]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[5]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[5]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[5]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[60]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[60]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[60]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[61]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[61]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[61]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[62]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[62]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[62]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[63]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[63]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[63]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[6]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[6]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[6]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[7]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[7]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[7]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[8]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[8]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[8]_srl20 ";
  attribute srl_bus_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[9]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg ";
  attribute srl_name of \output_r_read_reg_1109_pp0_iter19_reg_reg[9]_srl20\ : label is "U0/\output_r_read_reg_1109_pp0_iter19_reg_reg[9]_srl20 ";
  attribute srl_bus_name of \reg_499_pp0_iter18_reg_reg[0]_srl4\ : label is "U0/\reg_499_pp0_iter18_reg_reg ";
  attribute srl_name of \reg_499_pp0_iter18_reg_reg[0]_srl4\ : label is "U0/\reg_499_pp0_iter18_reg_reg[0]_srl4 ";
  attribute srl_bus_name of \reg_499_pp0_iter18_reg_reg[1]_srl4\ : label is "U0/\reg_499_pp0_iter18_reg_reg ";
  attribute srl_name of \reg_499_pp0_iter18_reg_reg[1]_srl4\ : label is "U0/\reg_499_pp0_iter18_reg_reg[1]_srl4 ";
  attribute srl_bus_name of \reg_499_pp0_iter18_reg_reg[2]_srl4\ : label is "U0/\reg_499_pp0_iter18_reg_reg ";
  attribute srl_name of \reg_499_pp0_iter18_reg_reg[2]_srl4\ : label is "U0/\reg_499_pp0_iter18_reg_reg[2]_srl4 ";
  attribute srl_bus_name of \reg_499_pp0_iter18_reg_reg[3]_srl4\ : label is "U0/\reg_499_pp0_iter18_reg_reg ";
  attribute srl_name of \reg_499_pp0_iter18_reg_reg[3]_srl4\ : label is "U0/\reg_499_pp0_iter18_reg_reg[3]_srl4 ";
  attribute srl_bus_name of \reg_499_pp0_iter18_reg_reg[4]_srl4\ : label is "U0/\reg_499_pp0_iter18_reg_reg ";
  attribute srl_name of \reg_499_pp0_iter18_reg_reg[4]_srl4\ : label is "U0/\reg_499_pp0_iter18_reg_reg[4]_srl4 ";
  attribute srl_bus_name of \reg_499_pp0_iter18_reg_reg[5]_srl4\ : label is "U0/\reg_499_pp0_iter18_reg_reg ";
  attribute srl_name of \reg_499_pp0_iter18_reg_reg[5]_srl4\ : label is "U0/\reg_499_pp0_iter18_reg_reg[5]_srl4 ";
  attribute srl_bus_name of \reg_499_pp0_iter18_reg_reg[6]_srl4\ : label is "U0/\reg_499_pp0_iter18_reg_reg ";
  attribute srl_name of \reg_499_pp0_iter18_reg_reg[6]_srl4\ : label is "U0/\reg_499_pp0_iter18_reg_reg[6]_srl4 ";
  attribute srl_bus_name of \reg_499_pp0_iter18_reg_reg[7]_srl4\ : label is "U0/\reg_499_pp0_iter18_reg_reg ";
  attribute srl_name of \reg_499_pp0_iter18_reg_reg[7]_srl4\ : label is "U0/\reg_499_pp0_iter18_reg_reg[7]_srl4 ";
  attribute srl_bus_name of \reg_503_pp0_iter18_reg_reg[0]_srl4\ : label is "U0/\reg_503_pp0_iter18_reg_reg ";
  attribute srl_name of \reg_503_pp0_iter18_reg_reg[0]_srl4\ : label is "U0/\reg_503_pp0_iter18_reg_reg[0]_srl4 ";
  attribute srl_bus_name of \reg_503_pp0_iter18_reg_reg[1]_srl4\ : label is "U0/\reg_503_pp0_iter18_reg_reg ";
  attribute srl_name of \reg_503_pp0_iter18_reg_reg[1]_srl4\ : label is "U0/\reg_503_pp0_iter18_reg_reg[1]_srl4 ";
  attribute srl_bus_name of \reg_503_pp0_iter18_reg_reg[2]_srl4\ : label is "U0/\reg_503_pp0_iter18_reg_reg ";
  attribute srl_name of \reg_503_pp0_iter18_reg_reg[2]_srl4\ : label is "U0/\reg_503_pp0_iter18_reg_reg[2]_srl4 ";
  attribute srl_bus_name of \reg_503_pp0_iter18_reg_reg[3]_srl4\ : label is "U0/\reg_503_pp0_iter18_reg_reg ";
  attribute srl_name of \reg_503_pp0_iter18_reg_reg[3]_srl4\ : label is "U0/\reg_503_pp0_iter18_reg_reg[3]_srl4 ";
  attribute srl_bus_name of \reg_503_pp0_iter18_reg_reg[4]_srl4\ : label is "U0/\reg_503_pp0_iter18_reg_reg ";
  attribute srl_name of \reg_503_pp0_iter18_reg_reg[4]_srl4\ : label is "U0/\reg_503_pp0_iter18_reg_reg[4]_srl4 ";
  attribute srl_bus_name of \reg_503_pp0_iter18_reg_reg[5]_srl4\ : label is "U0/\reg_503_pp0_iter18_reg_reg ";
  attribute srl_name of \reg_503_pp0_iter18_reg_reg[5]_srl4\ : label is "U0/\reg_503_pp0_iter18_reg_reg[5]_srl4 ";
  attribute srl_bus_name of \reg_503_pp0_iter18_reg_reg[6]_srl4\ : label is "U0/\reg_503_pp0_iter18_reg_reg ";
  attribute srl_name of \reg_503_pp0_iter18_reg_reg[6]_srl4\ : label is "U0/\reg_503_pp0_iter18_reg_reg[6]_srl4 ";
  attribute srl_bus_name of \reg_503_pp0_iter18_reg_reg[7]_srl4\ : label is "U0/\reg_503_pp0_iter18_reg_reg ";
  attribute srl_name of \reg_503_pp0_iter18_reg_reg[7]_srl4\ : label is "U0/\reg_503_pp0_iter18_reg_reg[7]_srl4 ";
  attribute srl_bus_name of \reg_507_pp0_iter18_reg_reg[0]_srl4\ : label is "U0/\reg_507_pp0_iter18_reg_reg ";
  attribute srl_name of \reg_507_pp0_iter18_reg_reg[0]_srl4\ : label is "U0/\reg_507_pp0_iter18_reg_reg[0]_srl4 ";
  attribute srl_bus_name of \reg_507_pp0_iter18_reg_reg[1]_srl4\ : label is "U0/\reg_507_pp0_iter18_reg_reg ";
  attribute srl_name of \reg_507_pp0_iter18_reg_reg[1]_srl4\ : label is "U0/\reg_507_pp0_iter18_reg_reg[1]_srl4 ";
  attribute srl_bus_name of \reg_507_pp0_iter18_reg_reg[2]_srl4\ : label is "U0/\reg_507_pp0_iter18_reg_reg ";
  attribute srl_name of \reg_507_pp0_iter18_reg_reg[2]_srl4\ : label is "U0/\reg_507_pp0_iter18_reg_reg[2]_srl4 ";
  attribute srl_bus_name of \reg_507_pp0_iter18_reg_reg[3]_srl4\ : label is "U0/\reg_507_pp0_iter18_reg_reg ";
  attribute srl_name of \reg_507_pp0_iter18_reg_reg[3]_srl4\ : label is "U0/\reg_507_pp0_iter18_reg_reg[3]_srl4 ";
  attribute srl_bus_name of \reg_507_pp0_iter18_reg_reg[4]_srl4\ : label is "U0/\reg_507_pp0_iter18_reg_reg ";
  attribute srl_name of \reg_507_pp0_iter18_reg_reg[4]_srl4\ : label is "U0/\reg_507_pp0_iter18_reg_reg[4]_srl4 ";
  attribute srl_bus_name of \reg_507_pp0_iter18_reg_reg[5]_srl4\ : label is "U0/\reg_507_pp0_iter18_reg_reg ";
  attribute srl_name of \reg_507_pp0_iter18_reg_reg[5]_srl4\ : label is "U0/\reg_507_pp0_iter18_reg_reg[5]_srl4 ";
  attribute srl_bus_name of \reg_507_pp0_iter18_reg_reg[6]_srl4\ : label is "U0/\reg_507_pp0_iter18_reg_reg ";
  attribute srl_name of \reg_507_pp0_iter18_reg_reg[6]_srl4\ : label is "U0/\reg_507_pp0_iter18_reg_reg[6]_srl4 ";
  attribute srl_bus_name of \reg_507_pp0_iter18_reg_reg[7]_srl4\ : label is "U0/\reg_507_pp0_iter18_reg_reg ";
  attribute srl_name of \reg_507_pp0_iter18_reg_reg[7]_srl4\ : label is "U0/\reg_507_pp0_iter18_reg_reg[7]_srl4 ";
  attribute srl_bus_name of \tmp_9_reg_1140_pp0_iter11_reg_reg[0]_srl9\ : label is "U0/\tmp_9_reg_1140_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_9_reg_1140_pp0_iter11_reg_reg[0]_srl9\ : label is "U0/\tmp_9_reg_1140_pp0_iter11_reg_reg[0]_srl9 ";
  attribute srl_bus_name of \tmp_9_reg_1140_pp0_iter11_reg_reg[1]_srl9\ : label is "U0/\tmp_9_reg_1140_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_9_reg_1140_pp0_iter11_reg_reg[1]_srl9\ : label is "U0/\tmp_9_reg_1140_pp0_iter11_reg_reg[1]_srl9 ";
  attribute srl_bus_name of \tmp_9_reg_1140_pp0_iter11_reg_reg[2]_srl9\ : label is "U0/\tmp_9_reg_1140_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_9_reg_1140_pp0_iter11_reg_reg[2]_srl9\ : label is "U0/\tmp_9_reg_1140_pp0_iter11_reg_reg[2]_srl9 ";
  attribute srl_bus_name of \tmp_9_reg_1140_pp0_iter11_reg_reg[3]_srl9\ : label is "U0/\tmp_9_reg_1140_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_9_reg_1140_pp0_iter11_reg_reg[3]_srl9\ : label is "U0/\tmp_9_reg_1140_pp0_iter11_reg_reg[3]_srl9 ";
  attribute srl_bus_name of \tmp_9_reg_1140_pp0_iter11_reg_reg[4]_srl9\ : label is "U0/\tmp_9_reg_1140_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_9_reg_1140_pp0_iter11_reg_reg[4]_srl9\ : label is "U0/\tmp_9_reg_1140_pp0_iter11_reg_reg[4]_srl9 ";
  attribute srl_bus_name of \tmp_9_reg_1140_pp0_iter11_reg_reg[5]_srl9\ : label is "U0/\tmp_9_reg_1140_pp0_iter11_reg_reg ";
  attribute srl_name of \tmp_9_reg_1140_pp0_iter11_reg_reg[5]_srl9\ : label is "U0/\tmp_9_reg_1140_pp0_iter11_reg_reg[5]_srl9 ";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_9_reg_1140_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute srl_bus_name of \trunc_ln31_reg_1134_pp0_iter2_reg_reg[6]_srl2\ : label is "U0/\trunc_ln31_reg_1134_pp0_iter2_reg_reg ";
  attribute srl_name of \trunc_ln31_reg_1134_pp0_iter2_reg_reg[6]_srl2\ : label is "U0/\trunc_ln31_reg_1134_pp0_iter2_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \trunc_ln31_reg_1134_pp0_iter3_reg_reg[5]_srl3\ : label is "U0/\trunc_ln31_reg_1134_pp0_iter3_reg_reg ";
  attribute srl_name of \trunc_ln31_reg_1134_pp0_iter3_reg_reg[5]_srl3\ : label is "U0/\trunc_ln31_reg_1134_pp0_iter3_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \trunc_ln31_reg_1134_pp0_iter4_reg_reg[4]_srl4\ : label is "U0/\trunc_ln31_reg_1134_pp0_iter4_reg_reg ";
  attribute srl_name of \trunc_ln31_reg_1134_pp0_iter4_reg_reg[4]_srl4\ : label is "U0/\trunc_ln31_reg_1134_pp0_iter4_reg_reg[4]_srl4 ";
  attribute srl_bus_name of \trunc_ln31_reg_1134_pp0_iter5_reg_reg[3]_srl5\ : label is "U0/\trunc_ln31_reg_1134_pp0_iter5_reg_reg ";
  attribute srl_name of \trunc_ln31_reg_1134_pp0_iter5_reg_reg[3]_srl5\ : label is "U0/\trunc_ln31_reg_1134_pp0_iter5_reg_reg[3]_srl5 ";
  attribute srl_bus_name of \trunc_ln31_reg_1134_pp0_iter6_reg_reg[2]_srl6\ : label is "U0/\trunc_ln31_reg_1134_pp0_iter6_reg_reg ";
  attribute srl_name of \trunc_ln31_reg_1134_pp0_iter6_reg_reg[2]_srl6\ : label is "U0/\trunc_ln31_reg_1134_pp0_iter6_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \trunc_ln31_reg_1134_pp0_iter7_reg_reg[1]_srl7\ : label is "U0/\trunc_ln31_reg_1134_pp0_iter7_reg_reg ";
  attribute srl_name of \trunc_ln31_reg_1134_pp0_iter7_reg_reg[1]_srl7\ : label is "U0/\trunc_ln31_reg_1134_pp0_iter7_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \trunc_ln31_reg_1134_pp0_iter8_reg_reg[0]_srl8\ : label is "U0/\trunc_ln31_reg_1134_pp0_iter8_reg_reg ";
  attribute srl_name of \trunc_ln31_reg_1134_pp0_iter8_reg_reg[0]_srl8\ : label is "U0/\trunc_ln31_reg_1134_pp0_iter8_reg_reg[0]_srl8 ";
  attribute srl_bus_name of \trunc_ln31_reg_1134_pp0_iter9_reg_reg[2]_srl2\ : label is "U0/\trunc_ln31_reg_1134_pp0_iter9_reg_reg ";
  attribute srl_name of \trunc_ln31_reg_1134_pp0_iter9_reg_reg[2]_srl2\ : label is "U0/\trunc_ln31_reg_1134_pp0_iter9_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \trunc_ln31_reg_1134_pp0_iter9_reg_reg[3]_srl3\ : label is "U0/\trunc_ln31_reg_1134_pp0_iter9_reg_reg ";
  attribute srl_name of \trunc_ln31_reg_1134_pp0_iter9_reg_reg[3]_srl3\ : label is "U0/\trunc_ln31_reg_1134_pp0_iter9_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \trunc_ln31_reg_1134_pp0_iter9_reg_reg[4]_srl4\ : label is "U0/\trunc_ln31_reg_1134_pp0_iter9_reg_reg ";
  attribute srl_name of \trunc_ln31_reg_1134_pp0_iter9_reg_reg[4]_srl4\ : label is "U0/\trunc_ln31_reg_1134_pp0_iter9_reg_reg[4]_srl4 ";
  attribute srl_bus_name of \trunc_ln31_reg_1134_pp0_iter9_reg_reg[5]_srl5\ : label is "U0/\trunc_ln31_reg_1134_pp0_iter9_reg_reg ";
  attribute srl_name of \trunc_ln31_reg_1134_pp0_iter9_reg_reg[5]_srl5\ : label is "U0/\trunc_ln31_reg_1134_pp0_iter9_reg_reg[5]_srl5 ";
  attribute srl_bus_name of \trunc_ln31_reg_1134_pp0_iter9_reg_reg[6]_srl6\ : label is "U0/\trunc_ln31_reg_1134_pp0_iter9_reg_reg ";
  attribute srl_name of \trunc_ln31_reg_1134_pp0_iter9_reg_reg[6]_srl6\ : label is "U0/\trunc_ln31_reg_1134_pp0_iter9_reg_reg[6]_srl6 ";
begin
  m_axi_gmem0_ARADDR(63 downto 2) <= \^m_axi_gmem0_araddr\(63 downto 2);
  m_axi_gmem0_ARADDR(1) <= \<const0>\;
  m_axi_gmem0_ARADDR(0) <= \<const0>\;
  m_axi_gmem0_ARBURST(1) <= \<const0>\;
  m_axi_gmem0_ARBURST(0) <= \<const0>\;
  m_axi_gmem0_ARCACHE(3) <= \<const0>\;
  m_axi_gmem0_ARCACHE(2) <= \<const0>\;
  m_axi_gmem0_ARCACHE(1) <= \<const0>\;
  m_axi_gmem0_ARCACHE(0) <= \<const0>\;
  m_axi_gmem0_ARID(0) <= \<const0>\;
  m_axi_gmem0_ARLEN(7) <= \<const0>\;
  m_axi_gmem0_ARLEN(6) <= \<const0>\;
  m_axi_gmem0_ARLEN(5) <= \<const0>\;
  m_axi_gmem0_ARLEN(4) <= \<const0>\;
  m_axi_gmem0_ARLEN(3 downto 0) <= \^m_axi_gmem0_arlen\(3 downto 0);
  m_axi_gmem0_ARLOCK(1) <= \<const0>\;
  m_axi_gmem0_ARLOCK(0) <= \<const0>\;
  m_axi_gmem0_ARPROT(2) <= \<const0>\;
  m_axi_gmem0_ARPROT(1) <= \<const0>\;
  m_axi_gmem0_ARPROT(0) <= \<const0>\;
  m_axi_gmem0_ARQOS(3) <= \<const0>\;
  m_axi_gmem0_ARQOS(2) <= \<const0>\;
  m_axi_gmem0_ARQOS(1) <= \<const0>\;
  m_axi_gmem0_ARQOS(0) <= \<const0>\;
  m_axi_gmem0_ARREGION(3) <= \<const0>\;
  m_axi_gmem0_ARREGION(2) <= \<const0>\;
  m_axi_gmem0_ARREGION(1) <= \<const0>\;
  m_axi_gmem0_ARREGION(0) <= \<const0>\;
  m_axi_gmem0_ARSIZE(2) <= \<const0>\;
  m_axi_gmem0_ARSIZE(1) <= \<const0>\;
  m_axi_gmem0_ARSIZE(0) <= \<const0>\;
  m_axi_gmem0_ARUSER(0) <= \<const0>\;
  m_axi_gmem0_AWADDR(63) <= \<const0>\;
  m_axi_gmem0_AWADDR(62) <= \<const0>\;
  m_axi_gmem0_AWADDR(61) <= \<const0>\;
  m_axi_gmem0_AWADDR(60) <= \<const0>\;
  m_axi_gmem0_AWADDR(59) <= \<const0>\;
  m_axi_gmem0_AWADDR(58) <= \<const0>\;
  m_axi_gmem0_AWADDR(57) <= \<const0>\;
  m_axi_gmem0_AWADDR(56) <= \<const0>\;
  m_axi_gmem0_AWADDR(55) <= \<const0>\;
  m_axi_gmem0_AWADDR(54) <= \<const0>\;
  m_axi_gmem0_AWADDR(53) <= \<const0>\;
  m_axi_gmem0_AWADDR(52) <= \<const0>\;
  m_axi_gmem0_AWADDR(51) <= \<const0>\;
  m_axi_gmem0_AWADDR(50) <= \<const0>\;
  m_axi_gmem0_AWADDR(49) <= \<const0>\;
  m_axi_gmem0_AWADDR(48) <= \<const0>\;
  m_axi_gmem0_AWADDR(47) <= \<const0>\;
  m_axi_gmem0_AWADDR(46) <= \<const0>\;
  m_axi_gmem0_AWADDR(45) <= \<const0>\;
  m_axi_gmem0_AWADDR(44) <= \<const0>\;
  m_axi_gmem0_AWADDR(43) <= \<const0>\;
  m_axi_gmem0_AWADDR(42) <= \<const0>\;
  m_axi_gmem0_AWADDR(41) <= \<const0>\;
  m_axi_gmem0_AWADDR(40) <= \<const0>\;
  m_axi_gmem0_AWADDR(39) <= \<const0>\;
  m_axi_gmem0_AWADDR(38) <= \<const0>\;
  m_axi_gmem0_AWADDR(37) <= \<const0>\;
  m_axi_gmem0_AWADDR(36) <= \<const0>\;
  m_axi_gmem0_AWADDR(35) <= \<const0>\;
  m_axi_gmem0_AWADDR(34) <= \<const0>\;
  m_axi_gmem0_AWADDR(33) <= \<const0>\;
  m_axi_gmem0_AWADDR(32) <= \<const0>\;
  m_axi_gmem0_AWADDR(31) <= \<const0>\;
  m_axi_gmem0_AWADDR(30) <= \<const0>\;
  m_axi_gmem0_AWADDR(29) <= \<const0>\;
  m_axi_gmem0_AWADDR(28) <= \<const0>\;
  m_axi_gmem0_AWADDR(27) <= \<const0>\;
  m_axi_gmem0_AWADDR(26) <= \<const0>\;
  m_axi_gmem0_AWADDR(25) <= \<const0>\;
  m_axi_gmem0_AWADDR(24) <= \<const0>\;
  m_axi_gmem0_AWADDR(23) <= \<const0>\;
  m_axi_gmem0_AWADDR(22) <= \<const0>\;
  m_axi_gmem0_AWADDR(21) <= \<const0>\;
  m_axi_gmem0_AWADDR(20) <= \<const0>\;
  m_axi_gmem0_AWADDR(19) <= \<const0>\;
  m_axi_gmem0_AWADDR(18) <= \<const0>\;
  m_axi_gmem0_AWADDR(17) <= \<const0>\;
  m_axi_gmem0_AWADDR(16) <= \<const0>\;
  m_axi_gmem0_AWADDR(15) <= \<const0>\;
  m_axi_gmem0_AWADDR(14) <= \<const0>\;
  m_axi_gmem0_AWADDR(13) <= \<const0>\;
  m_axi_gmem0_AWADDR(12) <= \<const0>\;
  m_axi_gmem0_AWADDR(11) <= \<const0>\;
  m_axi_gmem0_AWADDR(10) <= \<const0>\;
  m_axi_gmem0_AWADDR(9) <= \<const0>\;
  m_axi_gmem0_AWADDR(8) <= \<const0>\;
  m_axi_gmem0_AWADDR(7) <= \<const0>\;
  m_axi_gmem0_AWADDR(6) <= \<const0>\;
  m_axi_gmem0_AWADDR(5) <= \<const0>\;
  m_axi_gmem0_AWADDR(4) <= \<const0>\;
  m_axi_gmem0_AWADDR(3) <= \<const0>\;
  m_axi_gmem0_AWADDR(2) <= \<const0>\;
  m_axi_gmem0_AWADDR(1) <= \<const0>\;
  m_axi_gmem0_AWADDR(0) <= \<const0>\;
  m_axi_gmem0_AWBURST(1) <= \<const0>\;
  m_axi_gmem0_AWBURST(0) <= \<const0>\;
  m_axi_gmem0_AWCACHE(3) <= \<const0>\;
  m_axi_gmem0_AWCACHE(2) <= \<const0>\;
  m_axi_gmem0_AWCACHE(1) <= \<const0>\;
  m_axi_gmem0_AWCACHE(0) <= \<const0>\;
  m_axi_gmem0_AWID(0) <= \<const0>\;
  m_axi_gmem0_AWLEN(7) <= \<const0>\;
  m_axi_gmem0_AWLEN(6) <= \<const0>\;
  m_axi_gmem0_AWLEN(5) <= \<const0>\;
  m_axi_gmem0_AWLEN(4) <= \<const0>\;
  m_axi_gmem0_AWLEN(3) <= \<const0>\;
  m_axi_gmem0_AWLEN(2) <= \<const0>\;
  m_axi_gmem0_AWLEN(1) <= \<const0>\;
  m_axi_gmem0_AWLEN(0) <= \<const0>\;
  m_axi_gmem0_AWLOCK(1) <= \<const0>\;
  m_axi_gmem0_AWLOCK(0) <= \<const0>\;
  m_axi_gmem0_AWPROT(2) <= \<const0>\;
  m_axi_gmem0_AWPROT(1) <= \<const0>\;
  m_axi_gmem0_AWPROT(0) <= \<const0>\;
  m_axi_gmem0_AWQOS(3) <= \<const0>\;
  m_axi_gmem0_AWQOS(2) <= \<const0>\;
  m_axi_gmem0_AWQOS(1) <= \<const0>\;
  m_axi_gmem0_AWQOS(0) <= \<const0>\;
  m_axi_gmem0_AWREGION(3) <= \<const0>\;
  m_axi_gmem0_AWREGION(2) <= \<const0>\;
  m_axi_gmem0_AWREGION(1) <= \<const0>\;
  m_axi_gmem0_AWREGION(0) <= \<const0>\;
  m_axi_gmem0_AWSIZE(2) <= \<const0>\;
  m_axi_gmem0_AWSIZE(1) <= \<const0>\;
  m_axi_gmem0_AWSIZE(0) <= \<const0>\;
  m_axi_gmem0_AWUSER(0) <= \<const0>\;
  m_axi_gmem0_AWVALID <= \<const0>\;
  m_axi_gmem0_WDATA(31) <= \<const0>\;
  m_axi_gmem0_WDATA(30) <= \<const0>\;
  m_axi_gmem0_WDATA(29) <= \<const0>\;
  m_axi_gmem0_WDATA(28) <= \<const0>\;
  m_axi_gmem0_WDATA(27) <= \<const0>\;
  m_axi_gmem0_WDATA(26) <= \<const0>\;
  m_axi_gmem0_WDATA(25) <= \<const0>\;
  m_axi_gmem0_WDATA(24) <= \<const0>\;
  m_axi_gmem0_WDATA(23) <= \<const0>\;
  m_axi_gmem0_WDATA(22) <= \<const0>\;
  m_axi_gmem0_WDATA(21) <= \<const0>\;
  m_axi_gmem0_WDATA(20) <= \<const0>\;
  m_axi_gmem0_WDATA(19) <= \<const0>\;
  m_axi_gmem0_WDATA(18) <= \<const0>\;
  m_axi_gmem0_WDATA(17) <= \<const0>\;
  m_axi_gmem0_WDATA(16) <= \<const0>\;
  m_axi_gmem0_WDATA(15) <= \<const0>\;
  m_axi_gmem0_WDATA(14) <= \<const0>\;
  m_axi_gmem0_WDATA(13) <= \<const0>\;
  m_axi_gmem0_WDATA(12) <= \<const0>\;
  m_axi_gmem0_WDATA(11) <= \<const0>\;
  m_axi_gmem0_WDATA(10) <= \<const0>\;
  m_axi_gmem0_WDATA(9) <= \<const0>\;
  m_axi_gmem0_WDATA(8) <= \<const0>\;
  m_axi_gmem0_WDATA(7) <= \<const0>\;
  m_axi_gmem0_WDATA(6) <= \<const0>\;
  m_axi_gmem0_WDATA(5) <= \<const0>\;
  m_axi_gmem0_WDATA(4) <= \<const0>\;
  m_axi_gmem0_WDATA(3) <= \<const0>\;
  m_axi_gmem0_WDATA(2) <= \<const0>\;
  m_axi_gmem0_WDATA(1) <= \<const0>\;
  m_axi_gmem0_WDATA(0) <= \<const0>\;
  m_axi_gmem0_WID(0) <= \<const0>\;
  m_axi_gmem0_WLAST <= \<const0>\;
  m_axi_gmem0_WSTRB(3) <= \<const0>\;
  m_axi_gmem0_WSTRB(2) <= \<const0>\;
  m_axi_gmem0_WSTRB(1) <= \<const0>\;
  m_axi_gmem0_WSTRB(0) <= \<const0>\;
  m_axi_gmem0_WUSER(0) <= \<const0>\;
  m_axi_gmem0_WVALID <= \<const0>\;
  m_axi_gmem1_ARADDR(63) <= \<const0>\;
  m_axi_gmem1_ARADDR(62) <= \<const0>\;
  m_axi_gmem1_ARADDR(61) <= \<const0>\;
  m_axi_gmem1_ARADDR(60) <= \<const0>\;
  m_axi_gmem1_ARADDR(59) <= \<const0>\;
  m_axi_gmem1_ARADDR(58) <= \<const0>\;
  m_axi_gmem1_ARADDR(57) <= \<const0>\;
  m_axi_gmem1_ARADDR(56) <= \<const0>\;
  m_axi_gmem1_ARADDR(55) <= \<const0>\;
  m_axi_gmem1_ARADDR(54) <= \<const0>\;
  m_axi_gmem1_ARADDR(53) <= \<const0>\;
  m_axi_gmem1_ARADDR(52) <= \<const0>\;
  m_axi_gmem1_ARADDR(51) <= \<const0>\;
  m_axi_gmem1_ARADDR(50) <= \<const0>\;
  m_axi_gmem1_ARADDR(49) <= \<const0>\;
  m_axi_gmem1_ARADDR(48) <= \<const0>\;
  m_axi_gmem1_ARADDR(47) <= \<const0>\;
  m_axi_gmem1_ARADDR(46) <= \<const0>\;
  m_axi_gmem1_ARADDR(45) <= \<const0>\;
  m_axi_gmem1_ARADDR(44) <= \<const0>\;
  m_axi_gmem1_ARADDR(43) <= \<const0>\;
  m_axi_gmem1_ARADDR(42) <= \<const0>\;
  m_axi_gmem1_ARADDR(41) <= \<const0>\;
  m_axi_gmem1_ARADDR(40) <= \<const0>\;
  m_axi_gmem1_ARADDR(39) <= \<const0>\;
  m_axi_gmem1_ARADDR(38) <= \<const0>\;
  m_axi_gmem1_ARADDR(37) <= \<const0>\;
  m_axi_gmem1_ARADDR(36) <= \<const0>\;
  m_axi_gmem1_ARADDR(35) <= \<const0>\;
  m_axi_gmem1_ARADDR(34) <= \<const0>\;
  m_axi_gmem1_ARADDR(33) <= \<const0>\;
  m_axi_gmem1_ARADDR(32) <= \<const0>\;
  m_axi_gmem1_ARADDR(31) <= \<const0>\;
  m_axi_gmem1_ARADDR(30) <= \<const0>\;
  m_axi_gmem1_ARADDR(29) <= \<const0>\;
  m_axi_gmem1_ARADDR(28) <= \<const0>\;
  m_axi_gmem1_ARADDR(27) <= \<const0>\;
  m_axi_gmem1_ARADDR(26) <= \<const0>\;
  m_axi_gmem1_ARADDR(25) <= \<const0>\;
  m_axi_gmem1_ARADDR(24) <= \<const0>\;
  m_axi_gmem1_ARADDR(23) <= \<const0>\;
  m_axi_gmem1_ARADDR(22) <= \<const0>\;
  m_axi_gmem1_ARADDR(21) <= \<const0>\;
  m_axi_gmem1_ARADDR(20) <= \<const0>\;
  m_axi_gmem1_ARADDR(19) <= \<const0>\;
  m_axi_gmem1_ARADDR(18) <= \<const0>\;
  m_axi_gmem1_ARADDR(17) <= \<const0>\;
  m_axi_gmem1_ARADDR(16) <= \<const0>\;
  m_axi_gmem1_ARADDR(15) <= \<const0>\;
  m_axi_gmem1_ARADDR(14) <= \<const0>\;
  m_axi_gmem1_ARADDR(13) <= \<const0>\;
  m_axi_gmem1_ARADDR(12) <= \<const0>\;
  m_axi_gmem1_ARADDR(11) <= \<const0>\;
  m_axi_gmem1_ARADDR(10) <= \<const0>\;
  m_axi_gmem1_ARADDR(9) <= \<const0>\;
  m_axi_gmem1_ARADDR(8) <= \<const0>\;
  m_axi_gmem1_ARADDR(7) <= \<const0>\;
  m_axi_gmem1_ARADDR(6) <= \<const0>\;
  m_axi_gmem1_ARADDR(5) <= \<const0>\;
  m_axi_gmem1_ARADDR(4) <= \<const0>\;
  m_axi_gmem1_ARADDR(3) <= \<const0>\;
  m_axi_gmem1_ARADDR(2) <= \<const0>\;
  m_axi_gmem1_ARADDR(1) <= \<const0>\;
  m_axi_gmem1_ARADDR(0) <= \<const0>\;
  m_axi_gmem1_ARBURST(1) <= \<const0>\;
  m_axi_gmem1_ARBURST(0) <= \<const0>\;
  m_axi_gmem1_ARCACHE(3) <= \<const0>\;
  m_axi_gmem1_ARCACHE(2) <= \<const0>\;
  m_axi_gmem1_ARCACHE(1) <= \<const0>\;
  m_axi_gmem1_ARCACHE(0) <= \<const0>\;
  m_axi_gmem1_ARID(0) <= \<const0>\;
  m_axi_gmem1_ARLEN(7) <= \<const0>\;
  m_axi_gmem1_ARLEN(6) <= \<const0>\;
  m_axi_gmem1_ARLEN(5) <= \<const0>\;
  m_axi_gmem1_ARLEN(4) <= \<const0>\;
  m_axi_gmem1_ARLEN(3) <= \<const0>\;
  m_axi_gmem1_ARLEN(2) <= \<const0>\;
  m_axi_gmem1_ARLEN(1) <= \<const0>\;
  m_axi_gmem1_ARLEN(0) <= \<const0>\;
  m_axi_gmem1_ARLOCK(1) <= \<const0>\;
  m_axi_gmem1_ARLOCK(0) <= \<const0>\;
  m_axi_gmem1_ARPROT(2) <= \<const0>\;
  m_axi_gmem1_ARPROT(1) <= \<const0>\;
  m_axi_gmem1_ARPROT(0) <= \<const0>\;
  m_axi_gmem1_ARQOS(3) <= \<const0>\;
  m_axi_gmem1_ARQOS(2) <= \<const0>\;
  m_axi_gmem1_ARQOS(1) <= \<const0>\;
  m_axi_gmem1_ARQOS(0) <= \<const0>\;
  m_axi_gmem1_ARREGION(3) <= \<const0>\;
  m_axi_gmem1_ARREGION(2) <= \<const0>\;
  m_axi_gmem1_ARREGION(1) <= \<const0>\;
  m_axi_gmem1_ARREGION(0) <= \<const0>\;
  m_axi_gmem1_ARSIZE(2) <= \<const0>\;
  m_axi_gmem1_ARSIZE(1) <= \<const0>\;
  m_axi_gmem1_ARSIZE(0) <= \<const0>\;
  m_axi_gmem1_ARUSER(0) <= \<const0>\;
  m_axi_gmem1_ARVALID <= \<const0>\;
  m_axi_gmem1_AWADDR(63 downto 2) <= \^m_axi_gmem1_awaddr\(63 downto 2);
  m_axi_gmem1_AWADDR(1) <= \<const0>\;
  m_axi_gmem1_AWADDR(0) <= \<const0>\;
  m_axi_gmem1_AWBURST(1) <= \<const0>\;
  m_axi_gmem1_AWBURST(0) <= \<const0>\;
  m_axi_gmem1_AWCACHE(3) <= \<const0>\;
  m_axi_gmem1_AWCACHE(2) <= \<const0>\;
  m_axi_gmem1_AWCACHE(1) <= \<const0>\;
  m_axi_gmem1_AWCACHE(0) <= \<const0>\;
  m_axi_gmem1_AWID(0) <= \<const0>\;
  m_axi_gmem1_AWLEN(7) <= \<const0>\;
  m_axi_gmem1_AWLEN(6) <= \<const0>\;
  m_axi_gmem1_AWLEN(5) <= \<const0>\;
  m_axi_gmem1_AWLEN(4) <= \<const0>\;
  m_axi_gmem1_AWLEN(3 downto 0) <= \^m_axi_gmem1_awlen\(3 downto 0);
  m_axi_gmem1_AWLOCK(1) <= \<const0>\;
  m_axi_gmem1_AWLOCK(0) <= \<const0>\;
  m_axi_gmem1_AWPROT(2) <= \<const0>\;
  m_axi_gmem1_AWPROT(1) <= \<const0>\;
  m_axi_gmem1_AWPROT(0) <= \<const0>\;
  m_axi_gmem1_AWQOS(3) <= \<const0>\;
  m_axi_gmem1_AWQOS(2) <= \<const0>\;
  m_axi_gmem1_AWQOS(1) <= \<const0>\;
  m_axi_gmem1_AWQOS(0) <= \<const0>\;
  m_axi_gmem1_AWREGION(3) <= \<const0>\;
  m_axi_gmem1_AWREGION(2) <= \<const0>\;
  m_axi_gmem1_AWREGION(1) <= \<const0>\;
  m_axi_gmem1_AWREGION(0) <= \<const0>\;
  m_axi_gmem1_AWSIZE(2) <= \<const0>\;
  m_axi_gmem1_AWSIZE(1) <= \<const0>\;
  m_axi_gmem1_AWSIZE(0) <= \<const0>\;
  m_axi_gmem1_AWUSER(0) <= \<const0>\;
  m_axi_gmem1_WID(0) <= \<const0>\;
  m_axi_gmem1_WUSER(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\add_ln3011_fu_156[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04550000F755FFFF"
    )
        port map (
      I0 => add_ln3011_fu_156_reg(0),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln30_reg_1119_pp0_iter1_reg,
      I3 => ap_loop_init_pp0_iter1_reg,
      I4 => icmp_ln31_reg_1149,
      I5 => row8_fu_148(0),
      O => add_ln30_fu_677_p2(0)
    );
\add_ln3011_fu_156[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => row8_fu_148(1),
      I1 => add_ln3011_fu_156_reg(1),
      I2 => row8_fu_148(0),
      I3 => gmem1_m_axi_U_n_31,
      I4 => add_ln3011_fu_156_reg(0),
      O => add_ln30_fu_677_p2(1)
    );
\add_ln3011_fu_156[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00478B74B8"
    )
        port map (
      I0 => add_ln3011_fu_156_reg(1),
      I1 => gmem1_m_axi_U_n_31,
      I2 => row8_fu_148(1),
      I3 => add_ln3011_fu_156_reg(2),
      I4 => row8_fu_148(2),
      I5 => add_ln30_fu_677_p2(0),
      O => add_ln30_fu_677_p2(2)
    );
\add_ln3011_fu_156[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => row8_fu_148(3),
      I1 => gmem1_m_axi_U_n_31,
      I2 => add_ln3011_fu_156_reg(3),
      I3 => \add_ln3011_fu_156[4]_i_2_n_0\,
      O => add_ln30_fu_677_p2(3)
    );
\add_ln3011_fu_156[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => row8_fu_148(4),
      I1 => add_ln3011_fu_156_reg(4),
      I2 => \add_ln3011_fu_156[4]_i_2_n_0\,
      I3 => add_ln3011_fu_156_reg(3),
      I4 => gmem1_m_axi_U_n_31,
      I5 => row8_fu_148(3),
      O => add_ln30_fu_677_p2(4)
    );
\add_ln3011_fu_156[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8308800"
    )
        port map (
      I0 => add_ln3011_fu_156_reg(1),
      I1 => gmem1_m_axi_U_n_31,
      I2 => row8_fu_148(1),
      I3 => add_ln3011_fu_156_reg(2),
      I4 => row8_fu_148(2),
      I5 => add_ln30_fu_677_p2(0),
      O => \add_ln3011_fu_156[4]_i_2_n_0\
    );
\add_ln3011_fu_156[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => row8_fu_148(5),
      I1 => gmem1_m_axi_U_n_31,
      I2 => add_ln3011_fu_156_reg(5),
      I3 => \add_ln3011_fu_156[6]_i_2_n_0\,
      O => add_ln30_fu_677_p2(5)
    );
\add_ln3011_fu_156[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => row8_fu_148(6),
      I1 => add_ln3011_fu_156_reg(6),
      I2 => \add_ln3011_fu_156[6]_i_2_n_0\,
      I3 => add_ln3011_fu_156_reg(5),
      I4 => gmem1_m_axi_U_n_31,
      I5 => row8_fu_148(5),
      O => add_ln30_fu_677_p2(6)
    );
\add_ln3011_fu_156[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => row8_fu_148(4),
      I1 => add_ln3011_fu_156_reg(4),
      I2 => \add_ln3011_fu_156[4]_i_2_n_0\,
      I3 => add_ln3011_fu_156_reg(3),
      I4 => gmem1_m_axi_U_n_31,
      I5 => row8_fu_148(3),
      O => \add_ln3011_fu_156[6]_i_2_n_0\
    );
\add_ln3011_fu_156[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => row8_fu_148(7),
      I1 => add_ln3011_fu_156_reg(7),
      I2 => \add_ln3011_fu_156[7]_i_2_n_0\,
      I3 => add_ln3011_fu_156_reg(6),
      I4 => gmem1_m_axi_U_n_31,
      I5 => row8_fu_148(6),
      O => add_ln30_fu_677_p2(7)
    );
\add_ln3011_fu_156[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => row8_fu_148(5),
      I1 => gmem1_m_axi_U_n_31,
      I2 => add_ln3011_fu_156_reg(5),
      I3 => \add_ln3011_fu_156[6]_i_2_n_0\,
      O => \add_ln3011_fu_156[7]_i_2_n_0\
    );
\add_ln3011_fu_156_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_61_in,
      D => add_ln30_fu_677_p2(0),
      Q => add_ln3011_fu_156_reg(0),
      S => flow_control_loop_delay_pipe_U_n_17
    );
\add_ln3011_fu_156_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_61_in,
      D => add_ln30_fu_677_p2(1),
      Q => add_ln3011_fu_156_reg(1),
      R => flow_control_loop_delay_pipe_U_n_17
    );
\add_ln3011_fu_156_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_61_in,
      D => add_ln30_fu_677_p2(2),
      Q => add_ln3011_fu_156_reg(2),
      R => flow_control_loop_delay_pipe_U_n_17
    );
\add_ln3011_fu_156_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_61_in,
      D => add_ln30_fu_677_p2(3),
      Q => add_ln3011_fu_156_reg(3),
      R => flow_control_loop_delay_pipe_U_n_17
    );
\add_ln3011_fu_156_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_61_in,
      D => add_ln30_fu_677_p2(4),
      Q => add_ln3011_fu_156_reg(4),
      R => flow_control_loop_delay_pipe_U_n_17
    );
\add_ln3011_fu_156_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_61_in,
      D => add_ln30_fu_677_p2(5),
      Q => add_ln3011_fu_156_reg(5),
      R => flow_control_loop_delay_pipe_U_n_17
    );
\add_ln3011_fu_156_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_61_in,
      D => add_ln30_fu_677_p2(6),
      Q => add_ln3011_fu_156_reg(6),
      R => flow_control_loop_delay_pipe_U_n_17
    );
\add_ln3011_fu_156_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_61_in,
      D => add_ln30_fu_677_p2(7),
      Q => add_ln3011_fu_156_reg(7),
      R => flow_control_loop_delay_pipe_U_n_17
    );
\add_ln55_1_reg_1380[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_1_reg_1289_pp0_iter16_reg(2),
      I1 => gmem0_addr_read_reg_1154_pp0_iter16_reg(2),
      I2 => tmp_reg_1327(2),
      O => \add_ln55_1_reg_1380[3]_i_2_n_0\
    );
\add_ln55_1_reg_1380[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_1_reg_1289_pp0_iter16_reg(1),
      I1 => gmem0_addr_read_reg_1154_pp0_iter16_reg(1),
      I2 => tmp_reg_1327(1),
      O => \add_ln55_1_reg_1380[3]_i_3_n_0\
    );
\add_ln55_1_reg_1380[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_1_reg_1289_pp0_iter16_reg(0),
      I1 => gmem0_addr_read_reg_1154_pp0_iter16_reg(0),
      I2 => tmp_reg_1327(0),
      O => \add_ln55_1_reg_1380[3]_i_4_n_0\
    );
\add_ln55_1_reg_1380[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_1_reg_1289_pp0_iter16_reg(3),
      I1 => gmem0_addr_read_reg_1154_pp0_iter16_reg(3),
      I2 => tmp_reg_1327(3),
      I3 => \add_ln55_1_reg_1380[3]_i_2_n_0\,
      O => \add_ln55_1_reg_1380[3]_i_5_n_0\
    );
\add_ln55_1_reg_1380[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_1_reg_1289_pp0_iter16_reg(2),
      I1 => gmem0_addr_read_reg_1154_pp0_iter16_reg(2),
      I2 => tmp_reg_1327(2),
      I3 => \add_ln55_1_reg_1380[3]_i_3_n_0\,
      O => \add_ln55_1_reg_1380[3]_i_6_n_0\
    );
\add_ln55_1_reg_1380[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_1_reg_1289_pp0_iter16_reg(1),
      I1 => gmem0_addr_read_reg_1154_pp0_iter16_reg(1),
      I2 => tmp_reg_1327(1),
      I3 => \add_ln55_1_reg_1380[3]_i_4_n_0\,
      O => \add_ln55_1_reg_1380[3]_i_7_n_0\
    );
\add_ln55_1_reg_1380[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_1_reg_1289_pp0_iter16_reg(0),
      I1 => gmem0_addr_read_reg_1154_pp0_iter16_reg(0),
      I2 => tmp_reg_1327(0),
      O => \add_ln55_1_reg_1380[3]_i_8_n_0\
    );
\add_ln55_1_reg_1380[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_1_reg_1289_pp0_iter16_reg(6),
      I1 => gmem0_addr_read_reg_1154_pp0_iter16_reg(6),
      I2 => tmp_reg_1327(6),
      O => \add_ln55_1_reg_1380[7]_i_2_n_0\
    );
\add_ln55_1_reg_1380[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_1_reg_1289_pp0_iter16_reg(5),
      I1 => gmem0_addr_read_reg_1154_pp0_iter16_reg(5),
      I2 => tmp_reg_1327(5),
      O => \add_ln55_1_reg_1380[7]_i_3_n_0\
    );
\add_ln55_1_reg_1380[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_1_reg_1289_pp0_iter16_reg(4),
      I1 => gmem0_addr_read_reg_1154_pp0_iter16_reg(4),
      I2 => tmp_reg_1327(4),
      O => \add_ln55_1_reg_1380[7]_i_4_n_0\
    );
\add_ln55_1_reg_1380[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_1_reg_1289_pp0_iter16_reg(3),
      I1 => gmem0_addr_read_reg_1154_pp0_iter16_reg(3),
      I2 => tmp_reg_1327(3),
      O => \add_ln55_1_reg_1380[7]_i_5_n_0\
    );
\add_ln55_1_reg_1380[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln55_1_reg_1380[7]_i_2_n_0\,
      I1 => gmem0_addr_read_reg_1154_pp0_iter16_reg(7),
      I2 => tmp_1_reg_1289_pp0_iter16_reg(7),
      I3 => tmp_reg_1327(7),
      O => \add_ln55_1_reg_1380[7]_i_6_n_0\
    );
\add_ln55_1_reg_1380[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_1_reg_1289_pp0_iter16_reg(6),
      I1 => gmem0_addr_read_reg_1154_pp0_iter16_reg(6),
      I2 => tmp_reg_1327(6),
      I3 => \add_ln55_1_reg_1380[7]_i_3_n_0\,
      O => \add_ln55_1_reg_1380[7]_i_7_n_0\
    );
\add_ln55_1_reg_1380[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_1_reg_1289_pp0_iter16_reg(5),
      I1 => gmem0_addr_read_reg_1154_pp0_iter16_reg(5),
      I2 => tmp_reg_1327(5),
      I3 => \add_ln55_1_reg_1380[7]_i_4_n_0\,
      O => \add_ln55_1_reg_1380[7]_i_8_n_0\
    );
\add_ln55_1_reg_1380[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_1_reg_1289_pp0_iter16_reg(4),
      I1 => gmem0_addr_read_reg_1154_pp0_iter16_reg(4),
      I2 => tmp_reg_1327(4),
      I3 => \add_ln55_1_reg_1380[7]_i_5_n_0\,
      O => \add_ln55_1_reg_1380[7]_i_9_n_0\
    );
\add_ln55_1_reg_1380[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_1_reg_1289_pp0_iter16_reg(7),
      I1 => gmem0_addr_read_reg_1154_pp0_iter16_reg(7),
      I2 => tmp_reg_1327(7),
      O => \add_ln55_1_reg_1380[9]_i_2_n_0\
    );
\add_ln55_1_reg_1380_pp0_iter18_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_1_reg_1380(0),
      Q => add_ln55_1_reg_1380_pp0_iter18_reg(0),
      R => '0'
    );
\add_ln55_1_reg_1380_pp0_iter18_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_1_reg_1380(1),
      Q => add_ln55_1_reg_1380_pp0_iter18_reg(1),
      R => '0'
    );
\add_ln55_1_reg_1380_pp0_iter18_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_1_reg_1380(2),
      Q => add_ln55_1_reg_1380_pp0_iter18_reg(2),
      R => '0'
    );
\add_ln55_1_reg_1380_pp0_iter18_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_1_reg_1380(3),
      Q => add_ln55_1_reg_1380_pp0_iter18_reg(3),
      R => '0'
    );
\add_ln55_1_reg_1380_pp0_iter18_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_1_reg_1380(4),
      Q => add_ln55_1_reg_1380_pp0_iter18_reg(4),
      R => '0'
    );
\add_ln55_1_reg_1380_pp0_iter18_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_1_reg_1380(5),
      Q => add_ln55_1_reg_1380_pp0_iter18_reg(5),
      R => '0'
    );
\add_ln55_1_reg_1380_pp0_iter18_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_1_reg_1380(6),
      Q => add_ln55_1_reg_1380_pp0_iter18_reg(6),
      R => '0'
    );
\add_ln55_1_reg_1380_pp0_iter18_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_1_reg_1380(7),
      Q => add_ln55_1_reg_1380_pp0_iter18_reg(7),
      R => '0'
    );
\add_ln55_1_reg_1380_pp0_iter18_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_1_reg_1380(8),
      Q => add_ln55_1_reg_1380_pp0_iter18_reg(8),
      R => '0'
    );
\add_ln55_1_reg_1380_pp0_iter18_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_1_reg_1380(9),
      Q => add_ln55_1_reg_1380_pp0_iter18_reg(9),
      R => '0'
    );
\add_ln55_1_reg_1380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_1_fu_831_p2(0),
      Q => add_ln55_1_reg_1380(0),
      R => '0'
    );
\add_ln55_1_reg_1380_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_1_fu_831_p2(1),
      Q => add_ln55_1_reg_1380(1),
      R => '0'
    );
\add_ln55_1_reg_1380_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_1_fu_831_p2(2),
      Q => add_ln55_1_reg_1380(2),
      R => '0'
    );
\add_ln55_1_reg_1380_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_1_fu_831_p2(3),
      Q => add_ln55_1_reg_1380(3),
      R => '0'
    );
\add_ln55_1_reg_1380_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln55_1_reg_1380_reg[3]_i_1_n_0\,
      CO(2) => \add_ln55_1_reg_1380_reg[3]_i_1_n_1\,
      CO(1) => \add_ln55_1_reg_1380_reg[3]_i_1_n_2\,
      CO(0) => \add_ln55_1_reg_1380_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_1_reg_1380[3]_i_2_n_0\,
      DI(2) => \add_ln55_1_reg_1380[3]_i_3_n_0\,
      DI(1) => \add_ln55_1_reg_1380[3]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => add_ln55_1_fu_831_p2(3 downto 0),
      S(3) => \add_ln55_1_reg_1380[3]_i_5_n_0\,
      S(2) => \add_ln55_1_reg_1380[3]_i_6_n_0\,
      S(1) => \add_ln55_1_reg_1380[3]_i_7_n_0\,
      S(0) => \add_ln55_1_reg_1380[3]_i_8_n_0\
    );
\add_ln55_1_reg_1380_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_1_fu_831_p2(4),
      Q => add_ln55_1_reg_1380(4),
      R => '0'
    );
\add_ln55_1_reg_1380_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_1_fu_831_p2(5),
      Q => add_ln55_1_reg_1380(5),
      R => '0'
    );
\add_ln55_1_reg_1380_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_1_fu_831_p2(6),
      Q => add_ln55_1_reg_1380(6),
      R => '0'
    );
\add_ln55_1_reg_1380_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_1_fu_831_p2(7),
      Q => add_ln55_1_reg_1380(7),
      R => '0'
    );
\add_ln55_1_reg_1380_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_1_reg_1380_reg[3]_i_1_n_0\,
      CO(3) => \add_ln55_1_reg_1380_reg[7]_i_1_n_0\,
      CO(2) => \add_ln55_1_reg_1380_reg[7]_i_1_n_1\,
      CO(1) => \add_ln55_1_reg_1380_reg[7]_i_1_n_2\,
      CO(0) => \add_ln55_1_reg_1380_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_1_reg_1380[7]_i_2_n_0\,
      DI(2) => \add_ln55_1_reg_1380[7]_i_3_n_0\,
      DI(1) => \add_ln55_1_reg_1380[7]_i_4_n_0\,
      DI(0) => \add_ln55_1_reg_1380[7]_i_5_n_0\,
      O(3 downto 0) => add_ln55_1_fu_831_p2(7 downto 4),
      S(3) => \add_ln55_1_reg_1380[7]_i_6_n_0\,
      S(2) => \add_ln55_1_reg_1380[7]_i_7_n_0\,
      S(1) => \add_ln55_1_reg_1380[7]_i_8_n_0\,
      S(0) => \add_ln55_1_reg_1380[7]_i_9_n_0\
    );
\add_ln55_1_reg_1380_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_1_fu_831_p2(8),
      Q => add_ln55_1_reg_1380(8),
      R => '0'
    );
\add_ln55_1_reg_1380_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_1_fu_831_p2(9),
      Q => add_ln55_1_reg_1380(9),
      R => '0'
    );
\add_ln55_1_reg_1380_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_1_reg_1380_reg[7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_add_ln55_1_reg_1380_reg[9]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => add_ln55_1_fu_831_p2(9),
      CO(0) => \NLW_add_ln55_1_reg_1380_reg[9]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln55_1_reg_1380_reg[9]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln55_1_fu_831_p2(8),
      S(3 downto 1) => B"001",
      S(0) => \add_ln55_1_reg_1380[9]_i_2_n_0\
    );
\add_ln55_2_reg_1385_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_2_fu_883_p2(0),
      Q => add_ln55_2_reg_1385(0),
      R => '0'
    );
\add_ln55_2_reg_1385_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_2_fu_883_p2(1),
      Q => add_ln55_2_reg_1385(1),
      R => '0'
    );
\add_ln55_2_reg_1385_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_2_fu_883_p2(2),
      Q => add_ln55_2_reg_1385(2),
      R => '0'
    );
\add_ln55_2_reg_1385_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_2_fu_883_p2(3),
      Q => add_ln55_2_reg_1385(3),
      R => '0'
    );
\add_ln55_2_reg_1385_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_2_fu_883_p2(4),
      Q => add_ln55_2_reg_1385(4),
      R => '0'
    );
\add_ln55_2_reg_1385_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_2_fu_883_p2(5),
      Q => add_ln55_2_reg_1385(5),
      R => '0'
    );
\add_ln55_2_reg_1385_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_2_fu_883_p2(6),
      Q => add_ln55_2_reg_1385(6),
      R => '0'
    );
\add_ln55_2_reg_1385_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_2_fu_883_p2(7),
      Q => add_ln55_2_reg_1385(7),
      R => '0'
    );
\add_ln55_2_reg_1385_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_2_fu_883_p2(8),
      Q => add_ln55_2_reg_1385(8),
      R => '0'
    );
\add_ln55_4_reg_1395_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_4_fu_944_p2(0),
      Q => add_ln55_4_reg_1395(0),
      R => '0'
    );
\add_ln55_4_reg_1395_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_4_fu_944_p2(10),
      Q => add_ln55_4_reg_1395(10),
      R => '0'
    );
\add_ln55_4_reg_1395_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_4_fu_944_p2(1),
      Q => add_ln55_4_reg_1395(1),
      R => '0'
    );
\add_ln55_4_reg_1395_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_4_fu_944_p2(2),
      Q => add_ln55_4_reg_1395(2),
      R => '0'
    );
\add_ln55_4_reg_1395_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_4_fu_944_p2(3),
      Q => add_ln55_4_reg_1395(3),
      R => '0'
    );
\add_ln55_4_reg_1395_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_4_fu_944_p2(4),
      Q => add_ln55_4_reg_1395(4),
      R => '0'
    );
\add_ln55_4_reg_1395_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_4_fu_944_p2(5),
      Q => add_ln55_4_reg_1395(5),
      R => '0'
    );
\add_ln55_4_reg_1395_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_4_fu_944_p2(6),
      Q => add_ln55_4_reg_1395(6),
      R => '0'
    );
\add_ln55_4_reg_1395_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_4_fu_944_p2(7),
      Q => add_ln55_4_reg_1395(7),
      R => '0'
    );
\add_ln55_4_reg_1395_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_4_fu_944_p2(8),
      Q => add_ln55_4_reg_1395(8),
      R => '0'
    );
\add_ln55_4_reg_1395_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln55_4_fu_944_p2(9),
      Q => add_ln55_4_reg_1395(9),
      R => '0'
    );
\and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => and_ln40_fu_659_p2,
      Q => \and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_n_0\
    );
\and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFEFF"
    )
        port map (
      I0 => \and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_2_n_0\,
      I1 => sel0(3),
      I2 => sel0(5),
      I3 => \and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_3_n_0\,
      I4 => sel0(4),
      I5 => \and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_4_n_0\,
      O => and_ln40_fu_659_p2
    );
\and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => add_ln3011_fu_156_reg(3),
      I1 => gmem1_m_axi_U_n_31,
      I2 => row8_fu_148(3),
      I3 => add_ln3011_fu_156_reg(7),
      I4 => row8_fu_148(7),
      I5 => sel0(1),
      O => \and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_2_n_0\
    );
\and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04550000F755FFFF"
    )
        port map (
      I0 => add_ln3011_fu_156_reg(1),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln30_reg_1119_pp0_iter1_reg,
      I3 => ap_loop_init_pp0_iter1_reg,
      I4 => icmp_ln31_reg_1149,
      I5 => row8_fu_148(1),
      O => \and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_3_n_0\
    );
\and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0A0A2"
    )
        port map (
      I0 => \and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_5_n_0\,
      I1 => col9_fu_152(3),
      I2 => gmem1_m_axi_U_n_31,
      I3 => col9_fu_152(2),
      I4 => col9_fu_152(7),
      O => \and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_4_n_0\
    );
\and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FF01"
    )
        port map (
      I0 => col9_fu_152(5),
      I1 => col9_fu_152(6),
      I2 => col9_fu_152(4),
      I3 => gmem1_m_axi_U_n_31,
      I4 => col9_fu_152(1),
      O => \and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_5_n_0\
    );
\and_ln40_reg_1145_pp0_iter12_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_n_0\,
      Q => and_ln40_reg_1145_pp0_iter12_reg,
      R => '0'
    );
\and_ln40_reg_1145_pp0_iter13_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => and_ln40_reg_1145_pp0_iter12_reg,
      Q => and_ln40_reg_1145_pp0_iter13_reg,
      R => '0'
    );
\and_ln40_reg_1145_pp0_iter14_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => and_ln40_reg_1145_pp0_iter13_reg,
      Q => and_ln40_reg_1145_pp0_iter14_reg,
      R => '0'
    );
\and_ln40_reg_1145_pp0_iter15_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => and_ln40_reg_1145_pp0_iter14_reg,
      Q => and_ln40_reg_1145_pp0_iter15_reg,
      R => '0'
    );
\and_ln40_reg_1145_pp0_iter16_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => and_ln40_reg_1145_pp0_iter15_reg,
      Q => and_ln40_reg_1145_pp0_iter16_reg,
      R => '0'
    );
\and_ln40_reg_1145_pp0_iter20_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => and_ln40_reg_1145_pp0_iter16_reg,
      Q => \and_ln40_reg_1145_pp0_iter20_reg_reg[0]_srl4_n_0\
    );
\and_ln40_reg_1145_pp0_iter21_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \and_ln40_reg_1145_pp0_iter20_reg_reg[0]_srl4_n_0\,
      Q => and_ln40_reg_1145_pp0_iter21_reg,
      R => '0'
    );
ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter9,
      Q => ap_enable_reg_pp0_iter10,
      R => reset
    );
ap_enable_reg_pp0_iter11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter10,
      Q => ap_enable_reg_pp0_iter11,
      R => reset
    );
ap_enable_reg_pp0_iter12_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter11,
      Q => ap_enable_reg_pp0_iter12,
      R => reset
    );
ap_enable_reg_pp0_iter13_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter12,
      Q => ap_enable_reg_pp0_iter13,
      R => reset
    );
ap_enable_reg_pp0_iter14_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter13,
      Q => ap_enable_reg_pp0_iter14,
      R => reset
    );
ap_enable_reg_pp0_iter15_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter14,
      Q => ap_enable_reg_pp0_iter15,
      R => reset
    );
ap_enable_reg_pp0_iter16_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter15,
      Q => ap_enable_reg_pp0_iter16,
      R => reset
    );
ap_enable_reg_pp0_iter17_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter16,
      Q => ap_enable_reg_pp0_iter17,
      R => reset
    );
ap_enable_reg_pp0_iter18_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter17,
      Q => ap_enable_reg_pp0_iter18,
      R => reset
    );
ap_enable_reg_pp0_iter19_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter18,
      Q => ap_enable_reg_pp0_iter19,
      R => reset
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter1,
      R => reset
    );
ap_enable_reg_pp0_iter20_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter19,
      Q => ap_enable_reg_pp0_iter20,
      R => reset
    );
ap_enable_reg_pp0_iter21_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter20,
      Q => ap_enable_reg_pp0_iter21,
      R => reset
    );
ap_enable_reg_pp0_iter22_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter21,
      Q => ap_enable_reg_pp0_iter22,
      R => reset
    );
ap_enable_reg_pp0_iter23_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter22,
      Q => ap_enable_reg_pp0_iter23,
      R => reset
    );
ap_enable_reg_pp0_iter24_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter23,
      Q => ap_enable_reg_pp0_iter24,
      R => reset
    );
ap_enable_reg_pp0_iter25_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter24,
      Q => ap_enable_reg_pp0_iter25,
      R => reset
    );
ap_enable_reg_pp0_iter26_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter25,
      Q => ap_enable_reg_pp0_iter26,
      R => reset
    );
ap_enable_reg_pp0_iter27_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter26,
      Q => ap_enable_reg_pp0_iter27,
      R => reset
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => reset
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => reset
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => reset
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => reset
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => reset
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => reset
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => reset
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter8,
      Q => ap_enable_reg_pp0_iter9,
      R => reset
    );
ap_loop_exit_ready_pp0_iter25_reg_reg_srl24: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10111",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_loop_exit_ready_pp0_iter1_reg,
      Q => ap_loop_exit_ready_pp0_iter25_reg_reg_srl24_n_0,
      Q31 => NLW_ap_loop_exit_ready_pp0_iter25_reg_reg_srl24_Q31_UNCONNECTED
    );
\ap_loop_exit_ready_pp0_iter26_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter25_reg_reg_srl24_n_0,
      Q => ap_loop_exit_ready_pp0_iter26_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter27_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => gmem1_m_axi_U_n_10,
      Q => ap_loop_exit_ready_pp0_iter27_reg,
      R => '0'
    );
ap_loop_init_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_init,
      Q => ap_loop_init_pp0_iter1_reg,
      R => '0'
    );
\col9_fu_152[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F00FFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => icmp_ln30_reg_1119_pp0_iter1_reg,
      I2 => ap_loop_init_pp0_iter1_reg,
      I3 => icmp_ln31_reg_1149,
      I4 => col9_fu_152(0),
      O => col_fu_665_p2(0)
    );
\col9_fu_152[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51005555A200AAAA"
    )
        port map (
      I0 => col9_fu_152(1),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln30_reg_1119_pp0_iter1_reg,
      I3 => ap_loop_init_pp0_iter1_reg,
      I4 => icmp_ln31_reg_1149,
      I5 => col9_fu_152(0),
      O => col_fu_665_p2(1)
    );
\col9_fu_152[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => col9_fu_152(1),
      I1 => col9_fu_152(0),
      I2 => gmem1_m_axi_U_n_31,
      I3 => col9_fu_152(2),
      O => col_fu_665_p2(2)
    );
\col9_fu_152[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006C00CC"
    )
        port map (
      I0 => col9_fu_152(2),
      I1 => col9_fu_152(3),
      I2 => col9_fu_152(1),
      I3 => gmem1_m_axi_U_n_31,
      I4 => col9_fu_152(0),
      O => col_fu_665_p2(3)
    );
\col9_fu_152[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => col9_fu_152(4),
      I1 => col9_fu_152(0),
      I2 => gmem1_m_axi_U_n_31,
      I3 => col9_fu_152(1),
      I4 => col9_fu_152(3),
      I5 => col9_fu_152(2),
      O => col_fu_665_p2(4)
    );
\col9_fu_152[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => gmem1_m_axi_U_n_31,
      I1 => col9_fu_152(5),
      I2 => gmem1_m_axi_U_n_30,
      I3 => col9_fu_152(4),
      O => col_fu_665_p2(5)
    );
\col9_fu_152[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => col9_fu_152(6),
      I1 => col9_fu_152(4),
      I2 => gmem1_m_axi_U_n_30,
      I3 => col9_fu_152(5),
      I4 => gmem1_m_axi_U_n_31,
      O => col_fu_665_p2(6)
    );
\col9_fu_152[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1222222222222222"
    )
        port map (
      I0 => col9_fu_152(7),
      I1 => gmem1_m_axi_U_n_31,
      I2 => col9_fu_152(5),
      I3 => gmem1_m_axi_U_n_30,
      I4 => col9_fu_152(4),
      I5 => col9_fu_152(6),
      O => col_fu_665_p2(7)
    );
\col9_fu_152_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_61_in,
      D => col_fu_665_p2(0),
      Q => col9_fu_152(0),
      R => flow_control_loop_delay_pipe_U_n_17
    );
\col9_fu_152_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_61_in,
      D => col_fu_665_p2(1),
      Q => col9_fu_152(1),
      R => flow_control_loop_delay_pipe_U_n_17
    );
\col9_fu_152_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_61_in,
      D => col_fu_665_p2(2),
      Q => col9_fu_152(2),
      R => flow_control_loop_delay_pipe_U_n_17
    );
\col9_fu_152_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_61_in,
      D => col_fu_665_p2(3),
      Q => col9_fu_152(3),
      R => flow_control_loop_delay_pipe_U_n_17
    );
\col9_fu_152_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_61_in,
      D => col_fu_665_p2(4),
      Q => col9_fu_152(4),
      R => flow_control_loop_delay_pipe_U_n_17
    );
\col9_fu_152_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_61_in,
      D => col_fu_665_p2(5),
      Q => col9_fu_152(5),
      R => flow_control_loop_delay_pipe_U_n_17
    );
\col9_fu_152_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_61_in,
      D => col_fu_665_p2(6),
      Q => col9_fu_152(6),
      R => flow_control_loop_delay_pipe_U_n_17
    );
\col9_fu_152_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_61_in,
      D => col_fu_665_p2(7),
      Q => col9_fu_152(7),
      R => flow_control_loop_delay_pipe_U_n_17
    );
control_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_control_s_axi
     port map (
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_WREADY,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter10 => ap_enable_reg_pp0_iter10,
      ap_enable_reg_pp0_iter11 => ap_enable_reg_pp0_iter11,
      ap_enable_reg_pp0_iter12 => ap_enable_reg_pp0_iter12,
      ap_enable_reg_pp0_iter13 => ap_enable_reg_pp0_iter13,
      ap_enable_reg_pp0_iter14 => ap_enable_reg_pp0_iter14,
      ap_enable_reg_pp0_iter15 => ap_enable_reg_pp0_iter15,
      ap_enable_reg_pp0_iter16 => ap_enable_reg_pp0_iter16,
      ap_enable_reg_pp0_iter17 => ap_enable_reg_pp0_iter17,
      ap_enable_reg_pp0_iter18 => ap_enable_reg_pp0_iter18,
      ap_enable_reg_pp0_iter19 => ap_enable_reg_pp0_iter19,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter20 => ap_enable_reg_pp0_iter20,
      ap_enable_reg_pp0_iter21 => ap_enable_reg_pp0_iter21,
      ap_enable_reg_pp0_iter22 => ap_enable_reg_pp0_iter22,
      ap_enable_reg_pp0_iter23 => ap_enable_reg_pp0_iter23,
      ap_enable_reg_pp0_iter24 => ap_enable_reg_pp0_iter24,
      ap_enable_reg_pp0_iter25 => ap_enable_reg_pp0_iter25,
      ap_enable_reg_pp0_iter26 => ap_enable_reg_pp0_iter26,
      ap_enable_reg_pp0_iter27 => ap_enable_reg_pp0_iter27,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      ap_enable_reg_pp0_iter6 => ap_enable_reg_pp0_iter6,
      ap_enable_reg_pp0_iter7 => ap_enable_reg_pp0_iter7,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter27_reg => ap_loop_exit_ready_pp0_iter27_reg,
      ap_start => ap_start,
      input_r(63 downto 0) => input_r(63 downto 0),
      interrupt => interrupt,
      output_r(63 downto 0) => output_r(63 downto 0),
      reset => reset,
      rewind_ap_ready_reg => rewind_ap_ready_reg,
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(3 downto 0) => s_axi_control_AWADDR(5 downto 2),
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
\fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \bus_read/fifo_burst/fifo_srl_gen.raddr_reg\(0),
      A1 => \bus_read/fifo_burst/fifo_srl_gen.raddr_reg\(1),
      A2 => \bus_read/fifo_burst/fifo_srl_gen.raddr_reg\(2),
      A3 => \bus_read/fifo_burst/fifo_srl_gen.raddr_reg\(3),
      CE => \bus_read/fifo_burst/we\,
      CLK => ap_clk,
      D => \bus_read/ost_ctrl_info\,
      Q => \fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\
    );
\first_iter_0_reg_476_pp0_iter19_reg_reg[0]_srl19\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10010",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \first_iter_0_reg_476_reg_n_0_[0]\,
      Q => \first_iter_0_reg_476_pp0_iter19_reg_reg[0]_srl19_n_0\,
      Q31 => \NLW_first_iter_0_reg_476_pp0_iter19_reg_reg[0]_srl19_Q31_UNCONNECTED\
    );
\first_iter_0_reg_476_pp0_iter20_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \first_iter_0_reg_476_pp0_iter19_reg_reg[0]_srl19_n_0\,
      Q => first_iter_0_reg_476_pp0_iter20_reg,
      R => '0'
    );
\first_iter_0_reg_476_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => gmem1_m_axi_U_n_12,
      Q => \first_iter_0_reg_476_reg_n_0_[0]\,
      R => '0'
    );
flow_control_loop_delay_pipe_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_flow_control_loop_delay_pipe
     port map (
      D(13 downto 0) => add_ln30_1_fu_546_p2(13 downto 0),
      Q(13 downto 0) => indvar_flatten7_fu_144(13 downto 0),
      SR(0) => flow_control_loop_delay_pipe_U_n_17,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_loop_exit_ready => ap_loop_exit_ready,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init => ap_loop_init,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      icmp_ln30_fu_555_p2 => icmp_ln30_fu_555_p2,
      reset => reset,
      rewind_ap_ready_reg => rewind_ap_ready_reg
    );
\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => gmem0_RDATA(0),
      Q => \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[0]_srl3_n_0\
    );
\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => gmem0_RDATA(1),
      Q => \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[1]_srl3_n_0\
    );
\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => gmem0_RDATA(2),
      Q => \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[2]_srl3_n_0\
    );
\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => gmem0_RDATA(3),
      Q => \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[3]_srl3_n_0\
    );
\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => gmem0_RDATA(4),
      Q => \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[4]_srl3_n_0\
    );
\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => gmem0_RDATA(5),
      Q => \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[5]_srl3_n_0\
    );
\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => gmem0_RDATA(6),
      Q => \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[6]_srl3_n_0\
    );
\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => gmem0_RDATA(7),
      Q => \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[7]_srl3_n_0\
    );
\gmem0_addr_read_reg_1154_pp0_iter12_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[0]_srl3_n_0\,
      Q => gmem0_addr_read_reg_1154_pp0_iter12_reg(0),
      R => '0'
    );
\gmem0_addr_read_reg_1154_pp0_iter12_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[1]_srl3_n_0\,
      Q => gmem0_addr_read_reg_1154_pp0_iter12_reg(1),
      R => '0'
    );
\gmem0_addr_read_reg_1154_pp0_iter12_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[2]_srl3_n_0\,
      Q => gmem0_addr_read_reg_1154_pp0_iter12_reg(2),
      R => '0'
    );
\gmem0_addr_read_reg_1154_pp0_iter12_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[3]_srl3_n_0\,
      Q => gmem0_addr_read_reg_1154_pp0_iter12_reg(3),
      R => '0'
    );
\gmem0_addr_read_reg_1154_pp0_iter12_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[4]_srl3_n_0\,
      Q => gmem0_addr_read_reg_1154_pp0_iter12_reg(4),
      R => '0'
    );
\gmem0_addr_read_reg_1154_pp0_iter12_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[5]_srl3_n_0\,
      Q => gmem0_addr_read_reg_1154_pp0_iter12_reg(5),
      R => '0'
    );
\gmem0_addr_read_reg_1154_pp0_iter12_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[6]_srl3_n_0\,
      Q => gmem0_addr_read_reg_1154_pp0_iter12_reg(6),
      R => '0'
    );
\gmem0_addr_read_reg_1154_pp0_iter12_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[7]_srl3_n_0\,
      Q => gmem0_addr_read_reg_1154_pp0_iter12_reg(7),
      R => '0'
    );
\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(0),
      Q => \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[0]_srl3_n_0\
    );
\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(1),
      Q => \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[1]_srl3_n_0\
    );
\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(2),
      Q => \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[2]_srl3_n_0\
    );
\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(3),
      Q => \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[3]_srl3_n_0\
    );
\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(4),
      Q => \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[4]_srl3_n_0\
    );
\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(5),
      Q => \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[5]_srl3_n_0\
    );
\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(6),
      Q => \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[6]_srl3_n_0\
    );
\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => gmem0_addr_read_reg_1154_pp0_iter12_reg(7),
      Q => \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[7]_srl3_n_0\
    );
\gmem0_addr_read_reg_1154_pp0_iter16_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[0]_srl3_n_0\,
      Q => gmem0_addr_read_reg_1154_pp0_iter16_reg(0),
      R => '0'
    );
\gmem0_addr_read_reg_1154_pp0_iter16_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[1]_srl3_n_0\,
      Q => gmem0_addr_read_reg_1154_pp0_iter16_reg(1),
      R => '0'
    );
\gmem0_addr_read_reg_1154_pp0_iter16_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[2]_srl3_n_0\,
      Q => gmem0_addr_read_reg_1154_pp0_iter16_reg(2),
      R => '0'
    );
\gmem0_addr_read_reg_1154_pp0_iter16_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[3]_srl3_n_0\,
      Q => gmem0_addr_read_reg_1154_pp0_iter16_reg(3),
      R => '0'
    );
\gmem0_addr_read_reg_1154_pp0_iter16_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[4]_srl3_n_0\,
      Q => gmem0_addr_read_reg_1154_pp0_iter16_reg(4),
      R => '0'
    );
\gmem0_addr_read_reg_1154_pp0_iter16_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[5]_srl3_n_0\,
      Q => gmem0_addr_read_reg_1154_pp0_iter16_reg(5),
      R => '0'
    );
\gmem0_addr_read_reg_1154_pp0_iter16_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[6]_srl3_n_0\,
      Q => gmem0_addr_read_reg_1154_pp0_iter16_reg(6),
      R => '0'
    );
\gmem0_addr_read_reg_1154_pp0_iter16_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[7]_srl3_n_0\,
      Q => gmem0_addr_read_reg_1154_pp0_iter16_reg(7),
      R => '0'
    );
gmem0_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi
     port map (
      D(32) => m_axi_gmem0_RLAST,
      D(31 downto 0) => m_axi_gmem0_RDATA(31 downto 0),
      I_CH0_ARREADY => I_CH0_ARREADY,
      I_CH0_RVALID => I_CH0_RVALID,
      O281(3 downto 0) => \bus_read/fifo_burst/fifo_srl_gen.raddr_reg\(3 downto 0),
      Q(63 downto 0) => input_r_read_reg_1114(63 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.data_buf_reg[7]\(7 downto 0) => gmem0_RDATA(7 downto 0),
      \could_multi_bursts.burst_valid_reg\ => m_axi_gmem0_ARVALID,
      \fifo_depth_gt1_gen.dout_reg[0]\ => \fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]\ => \first_iter_0_reg_476_reg_n_0_[0]\,
      m_axi_gmem0_ARADDR(61 downto 0) => \^m_axi_gmem0_araddr\(63 downto 2),
      m_axi_gmem0_ARLEN(3 downto 0) => \^m_axi_gmem0_arlen\(3 downto 0),
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      m_axi_gmem0_BREADY => m_axi_gmem0_BREADY,
      m_axi_gmem0_BVALID => m_axi_gmem0_BVALID,
      m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
      ost_ctrl_info => \bus_read/ost_ctrl_info\,
      reset => reset,
      s_ready_t_reg => m_axi_gmem0_RREADY,
      we => \bus_read/fifo_burst/we\
    );
gmem1_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi
     port map (
      E(0) => ap_ready_int,
      I_CH0_ARREADY => I_CH0_ARREADY,
      I_CH0_RVALID => I_CH0_RVALID,
      Q(1 downto 0) => trunc_ln31_1_reg_1172_pp0_iter16_reg(1 downto 0),
      address0(1 downto 0) => address0(5 downto 4),
      and_ln40_reg_1145_pp0_iter12_reg => and_ln40_reg_1145_pp0_iter12_reg,
      and_ln40_reg_1145_pp0_iter13_reg => and_ln40_reg_1145_pp0_iter13_reg,
      \and_ln40_reg_1145_pp0_iter13_reg_reg[0]\(0) => reg_4990,
      \and_ln40_reg_1145_pp0_iter13_reg_reg[0]_0\(0) => reg_5030,
      \and_ln40_reg_1145_pp0_iter13_reg_reg[0]_1\(0) => reg_5070,
      and_ln40_reg_1145_pp0_iter14_reg => and_ln40_reg_1145_pp0_iter14_reg,
      \and_ln40_reg_1145_pp0_iter14_reg_reg[0]\(0) => ce00_out,
      and_ln40_reg_1145_pp0_iter15_reg => and_ln40_reg_1145_pp0_iter15_reg,
      \and_ln40_reg_1145_pp0_iter15_reg_reg[0]\(0) => reg_5150,
      and_ln40_reg_1145_pp0_iter16_reg => and_ln40_reg_1145_pp0_iter16_reg,
      \and_ln40_reg_1145_pp0_iter16_reg_reg[0]\(0) => ce07_out,
      and_ln40_reg_1145_pp0_iter21_reg => and_ln40_reg_1145_pp0_iter21_reg,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter13 => ap_enable_reg_pp0_iter13,
      ap_enable_reg_pp0_iter13_reg => gmem1_m_axi_U_n_7,
      ap_enable_reg_pp0_iter13_reg_0(0) => ce04_out,
      ap_enable_reg_pp0_iter13_reg_1(0) => ce03_out,
      ap_enable_reg_pp0_iter13_reg_2 => gmem1_m_axi_U_n_40,
      ap_enable_reg_pp0_iter13_reg_3 => gmem1_m_axi_U_n_41,
      ap_enable_reg_pp0_iter14 => ap_enable_reg_pp0_iter14,
      ap_enable_reg_pp0_iter15 => ap_enable_reg_pp0_iter15,
      ap_enable_reg_pp0_iter15_reg(0) => ce01_out,
      ap_enable_reg_pp0_iter15_reg_0 => gmem1_m_axi_U_n_36,
      ap_enable_reg_pp0_iter15_reg_1 => gmem1_m_axi_U_n_37,
      ap_enable_reg_pp0_iter15_reg_2 => gmem1_m_axi_U_n_38,
      ap_enable_reg_pp0_iter16 => ap_enable_reg_pp0_iter16,
      ap_enable_reg_pp0_iter16_reg(0) => ce1,
      ap_enable_reg_pp0_iter16_reg_0(0) => reg_5110,
      ap_enable_reg_pp0_iter17 => ap_enable_reg_pp0_iter17,
      ap_enable_reg_pp0_iter17_reg => gmem1_m_axi_U_n_2,
      ap_enable_reg_pp0_iter17_reg_0(0) => linebuf_1_load_reg_13550,
      ap_enable_reg_pp0_iter17_reg_1 => gmem1_m_axi_U_n_43,
      ap_enable_reg_pp0_iter17_reg_2 => gmem1_m_axi_U_n_44,
      ap_enable_reg_pp0_iter17_reg_3 => gmem1_m_axi_U_n_45,
      ap_enable_reg_pp0_iter1_reg => gmem1_m_axi_U_n_12,
      ap_enable_reg_pp0_iter1_reg_0(0) => p_61_in,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter21 => ap_enable_reg_pp0_iter21,
      ap_enable_reg_pp0_iter22 => ap_enable_reg_pp0_iter22,
      ap_enable_reg_pp0_iter27 => ap_enable_reg_pp0_iter27,
      ap_enable_reg_pp0_iter2_reg => gmem1_m_axi_U_n_31,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_loop_exit_ready_pp0_iter26_reg => ap_loop_exit_ready_pp0_iter26_reg,
      \ap_loop_exit_ready_pp0_iter26_reg_reg__0\ => gmem1_m_axi_U_n_10,
      ap_loop_exit_ready_pp0_iter27_reg => ap_loop_exit_ready_pp0_iter27_reg,
      ap_loop_init => ap_loop_init,
      ap_loop_init_pp0_iter1_reg => ap_loop_init_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      \col9_fu_152_reg[2]\ => gmem1_m_axi_U_n_30,
      \col9_fu_152_reg[7]\ => gmem1_m_axi_U_n_35,
      first_iter_0_reg_476_pp0_iter20_reg => first_iter_0_reg_476_pp0_iter20_reg,
      \first_iter_0_reg_476_reg[0]\ => \first_iter_0_reg_476_reg_n_0_[0]\,
      icmp_ln30_reg_1119 => icmp_ln30_reg_1119,
      icmp_ln30_reg_1119_pp0_iter1_reg => icmp_ln30_reg_1119_pp0_iter1_reg,
      icmp_ln30_reg_1119_pp0_iter26_reg => icmp_ln30_reg_1119_pp0_iter26_reg,
      icmp_ln31_reg_1149 => icmp_ln31_reg_1149,
      \icmp_ln31_reg_1149_reg[0]\(7 downto 0) => col9_fu_152(7 downto 0),
      \in\(63 downto 0) => output_r_read_reg_1109_pp0_iter20_reg(63 downto 0),
      m_axi_gmem1_AWADDR(61 downto 0) => \^m_axi_gmem1_awaddr\(63 downto 2),
      m_axi_gmem1_AWLEN(3 downto 0) => \^m_axi_gmem1_awlen\(3 downto 0),
      m_axi_gmem1_AWREADY => m_axi_gmem1_AWREADY,
      m_axi_gmem1_AWVALID => m_axi_gmem1_AWVALID,
      m_axi_gmem1_BVALID => m_axi_gmem1_BVALID,
      m_axi_gmem1_RREADY => m_axi_gmem1_RREADY,
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      m_axi_gmem1_WDATA(31 downto 0) => m_axi_gmem1_WDATA(31 downto 0),
      m_axi_gmem1_WLAST => m_axi_gmem1_WLAST,
      m_axi_gmem1_WREADY => m_axi_gmem1_WREADY,
      m_axi_gmem1_WSTRB(3 downto 0) => m_axi_gmem1_WSTRB(3 downto 0),
      m_axi_gmem1_WVALID => m_axi_gmem1_WVALID,
      mem_reg(7) => \select_ln63_reg_1416_reg_n_0_[7]\,
      mem_reg(6) => \select_ln63_reg_1416_reg_n_0_[6]\,
      mem_reg(5) => \select_ln63_reg_1416_reg_n_0_[5]\,
      mem_reg(4) => \select_ln63_reg_1416_reg_n_0_[4]\,
      mem_reg(3) => \select_ln63_reg_1416_reg_n_0_[3]\,
      mem_reg(2) => \select_ln63_reg_1416_reg_n_0_[2]\,
      mem_reg(1) => \select_ln63_reg_1416_reg_n_0_[1]\,
      mem_reg(0) => \select_ln63_reg_1416_reg_n_0_[0]\,
      \q0_reg[7]\(1 downto 0) => trunc_ln31_1_reg_1172_pp0_iter14_reg(1 downto 0),
      \ram_reg_0_15_0_0__6\ => linebuf_U_n_0,
      \ram_reg_0_15_0_0__6_0\ => linebuf_U_n_1,
      \ram_reg_0_15_0_0__6_1\ => linebuf_1_U_n_0,
      \ram_reg_0_15_0_0__6_2\ => linebuf_1_U_n_1,
      \ram_reg_0_15_0_0__6_3\ => linebuf_2_U_n_0,
      \ram_reg_0_15_0_0__6_4\ => linebuf_2_U_n_1,
      \ram_reg_0_15_0_0__6_5\ => linebuf_3_U_n_0,
      \ram_reg_0_15_0_0__6_6\ => linebuf_4_U_n_0,
      \ram_reg_0_15_0_0__6_7\ => linebuf_5_U_n_0,
      \ram_reg_0_15_0_0__6_8\ => linebuf_6_U_n_0,
      \ram_reg_0_15_0_0__6_9\ => linebuf_7_U_n_0,
      \ram_reg_0_31_0_0__5\ => linebuf_3_U_n_1,
      \ram_reg_0_31_0_0__5_0\ => linebuf_4_U_n_1,
      \ram_reg_0_31_0_0__5_1\ => linebuf_5_U_n_1,
      \ram_reg_0_31_0_0__5_2\ => linebuf_6_U_n_1,
      \ram_reg_0_31_0_0__5_3\ => linebuf_7_U_n_1,
      \ram_reg_0_31_0_0__5_4\(0) => linebuf_addr_reg_1209_pp0_iter16_reg(5),
      \reg_499_reg[0]\(1 downto 0) => trunc_ln31_1_reg_1172_pp0_iter13_reg(1 downto 0),
      \reg_519_reg[0]\(1 downto 0) => trunc_ln31_1_reg_1172_pp0_iter15_reg(1 downto 0),
      reset => reset,
      rewind_ap_ready_reg => rewind_ap_ready_reg,
      s_ready_t_reg => m_axi_gmem1_BREADY,
      trunc_ln31_1_reg_1172(1 downto 0) => trunc_ln31_1_reg_1172(1 downto 0),
      \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]\ => gmem1_m_axi_U_n_4,
      \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_0\ => gmem1_m_axi_U_n_5,
      \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_1\ => gmem1_m_axi_U_n_6,
      \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_2\(0) => ce0,
      \trunc_ln31_1_reg_1172_pp0_iter15_reg_reg[1]\(0) => reg_5190,
      \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[0]\(0) => ce05_out,
      \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]\ => gmem1_m_axi_U_n_0,
      \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_0\ => gmem1_m_axi_U_n_3,
      \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_1\(0) => ce06_out,
      \trunc_ln31_1_reg_1172_reg[0]__0\ => gmem1_m_axi_U_n_39,
      \trunc_ln31_1_reg_1172_reg[1]__0\ => gmem1_m_axi_U_n_8,
      \trunc_ln31_1_reg_1172_reg[1]__0_0\ => gmem1_m_axi_U_n_9,
      \trunc_ln31_1_reg_1172_reg[1]__0_1\(0) => ce02_out
    );
\icmp_ln30_reg_1119_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln30_reg_1119,
      Q => icmp_ln30_reg_1119_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln30_reg_1119_pp0_iter25_reg_reg[0]_srl24\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10111",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln30_reg_1119_pp0_iter1_reg,
      Q => \icmp_ln30_reg_1119_pp0_iter25_reg_reg[0]_srl24_n_0\,
      Q31 => \NLW_icmp_ln30_reg_1119_pp0_iter25_reg_reg[0]_srl24_Q31_UNCONNECTED\
    );
\icmp_ln30_reg_1119_pp0_iter26_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln30_reg_1119_pp0_iter25_reg_reg[0]_srl24_n_0\,
      Q => icmp_ln30_reg_1119_pp0_iter26_reg,
      R => '0'
    );
\icmp_ln30_reg_1119_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln30_fu_555_p2,
      Q => icmp_ln30_reg_1119,
      R => '0'
    );
\icmp_ln31_reg_1149_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => gmem1_m_axi_U_n_35,
      Q => icmp_ln31_reg_1149,
      R => '0'
    );
\indvar_flatten7_fu_144_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ready_int,
      D => add_ln30_1_fu_546_p2(0),
      Q => indvar_flatten7_fu_144(0),
      R => '0'
    );
\indvar_flatten7_fu_144_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ready_int,
      D => add_ln30_1_fu_546_p2(10),
      Q => indvar_flatten7_fu_144(10),
      R => '0'
    );
\indvar_flatten7_fu_144_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ready_int,
      D => add_ln30_1_fu_546_p2(11),
      Q => indvar_flatten7_fu_144(11),
      R => '0'
    );
\indvar_flatten7_fu_144_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ready_int,
      D => add_ln30_1_fu_546_p2(12),
      Q => indvar_flatten7_fu_144(12),
      R => '0'
    );
\indvar_flatten7_fu_144_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ready_int,
      D => add_ln30_1_fu_546_p2(13),
      Q => indvar_flatten7_fu_144(13),
      R => '0'
    );
\indvar_flatten7_fu_144_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ready_int,
      D => add_ln30_1_fu_546_p2(1),
      Q => indvar_flatten7_fu_144(1),
      R => '0'
    );
\indvar_flatten7_fu_144_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ready_int,
      D => add_ln30_1_fu_546_p2(2),
      Q => indvar_flatten7_fu_144(2),
      R => '0'
    );
\indvar_flatten7_fu_144_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ready_int,
      D => add_ln30_1_fu_546_p2(3),
      Q => indvar_flatten7_fu_144(3),
      R => '0'
    );
\indvar_flatten7_fu_144_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ready_int,
      D => add_ln30_1_fu_546_p2(4),
      Q => indvar_flatten7_fu_144(4),
      R => '0'
    );
\indvar_flatten7_fu_144_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ready_int,
      D => add_ln30_1_fu_546_p2(5),
      Q => indvar_flatten7_fu_144(5),
      R => '0'
    );
\indvar_flatten7_fu_144_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ready_int,
      D => add_ln30_1_fu_546_p2(6),
      Q => indvar_flatten7_fu_144(6),
      R => '0'
    );
\indvar_flatten7_fu_144_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ready_int,
      D => add_ln30_1_fu_546_p2(7),
      Q => indvar_flatten7_fu_144(7),
      R => '0'
    );
\indvar_flatten7_fu_144_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ready_int,
      D => add_ln30_1_fu_546_p2(8),
      Q => indvar_flatten7_fu_144(8),
      R => '0'
    );
\indvar_flatten7_fu_144_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ready_int,
      D => add_ln30_1_fu_546_p2(9),
      Q => indvar_flatten7_fu_144(9),
      R => '0'
    );
\input_r_read_reg_1114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(0),
      Q => input_r_read_reg_1114(0),
      R => '0'
    );
\input_r_read_reg_1114_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(10),
      Q => input_r_read_reg_1114(10),
      R => '0'
    );
\input_r_read_reg_1114_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(11),
      Q => input_r_read_reg_1114(11),
      R => '0'
    );
\input_r_read_reg_1114_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(12),
      Q => input_r_read_reg_1114(12),
      R => '0'
    );
\input_r_read_reg_1114_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(13),
      Q => input_r_read_reg_1114(13),
      R => '0'
    );
\input_r_read_reg_1114_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(14),
      Q => input_r_read_reg_1114(14),
      R => '0'
    );
\input_r_read_reg_1114_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(15),
      Q => input_r_read_reg_1114(15),
      R => '0'
    );
\input_r_read_reg_1114_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(16),
      Q => input_r_read_reg_1114(16),
      R => '0'
    );
\input_r_read_reg_1114_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(17),
      Q => input_r_read_reg_1114(17),
      R => '0'
    );
\input_r_read_reg_1114_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(18),
      Q => input_r_read_reg_1114(18),
      R => '0'
    );
\input_r_read_reg_1114_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(19),
      Q => input_r_read_reg_1114(19),
      R => '0'
    );
\input_r_read_reg_1114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(1),
      Q => input_r_read_reg_1114(1),
      R => '0'
    );
\input_r_read_reg_1114_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(20),
      Q => input_r_read_reg_1114(20),
      R => '0'
    );
\input_r_read_reg_1114_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(21),
      Q => input_r_read_reg_1114(21),
      R => '0'
    );
\input_r_read_reg_1114_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(22),
      Q => input_r_read_reg_1114(22),
      R => '0'
    );
\input_r_read_reg_1114_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(23),
      Q => input_r_read_reg_1114(23),
      R => '0'
    );
\input_r_read_reg_1114_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(24),
      Q => input_r_read_reg_1114(24),
      R => '0'
    );
\input_r_read_reg_1114_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(25),
      Q => input_r_read_reg_1114(25),
      R => '0'
    );
\input_r_read_reg_1114_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(26),
      Q => input_r_read_reg_1114(26),
      R => '0'
    );
\input_r_read_reg_1114_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(27),
      Q => input_r_read_reg_1114(27),
      R => '0'
    );
\input_r_read_reg_1114_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(28),
      Q => input_r_read_reg_1114(28),
      R => '0'
    );
\input_r_read_reg_1114_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(29),
      Q => input_r_read_reg_1114(29),
      R => '0'
    );
\input_r_read_reg_1114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(2),
      Q => input_r_read_reg_1114(2),
      R => '0'
    );
\input_r_read_reg_1114_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(30),
      Q => input_r_read_reg_1114(30),
      R => '0'
    );
\input_r_read_reg_1114_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(31),
      Q => input_r_read_reg_1114(31),
      R => '0'
    );
\input_r_read_reg_1114_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(32),
      Q => input_r_read_reg_1114(32),
      R => '0'
    );
\input_r_read_reg_1114_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(33),
      Q => input_r_read_reg_1114(33),
      R => '0'
    );
\input_r_read_reg_1114_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(34),
      Q => input_r_read_reg_1114(34),
      R => '0'
    );
\input_r_read_reg_1114_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(35),
      Q => input_r_read_reg_1114(35),
      R => '0'
    );
\input_r_read_reg_1114_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(36),
      Q => input_r_read_reg_1114(36),
      R => '0'
    );
\input_r_read_reg_1114_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(37),
      Q => input_r_read_reg_1114(37),
      R => '0'
    );
\input_r_read_reg_1114_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(38),
      Q => input_r_read_reg_1114(38),
      R => '0'
    );
\input_r_read_reg_1114_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(39),
      Q => input_r_read_reg_1114(39),
      R => '0'
    );
\input_r_read_reg_1114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(3),
      Q => input_r_read_reg_1114(3),
      R => '0'
    );
\input_r_read_reg_1114_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(40),
      Q => input_r_read_reg_1114(40),
      R => '0'
    );
\input_r_read_reg_1114_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(41),
      Q => input_r_read_reg_1114(41),
      R => '0'
    );
\input_r_read_reg_1114_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(42),
      Q => input_r_read_reg_1114(42),
      R => '0'
    );
\input_r_read_reg_1114_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(43),
      Q => input_r_read_reg_1114(43),
      R => '0'
    );
\input_r_read_reg_1114_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(44),
      Q => input_r_read_reg_1114(44),
      R => '0'
    );
\input_r_read_reg_1114_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(45),
      Q => input_r_read_reg_1114(45),
      R => '0'
    );
\input_r_read_reg_1114_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(46),
      Q => input_r_read_reg_1114(46),
      R => '0'
    );
\input_r_read_reg_1114_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(47),
      Q => input_r_read_reg_1114(47),
      R => '0'
    );
\input_r_read_reg_1114_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(48),
      Q => input_r_read_reg_1114(48),
      R => '0'
    );
\input_r_read_reg_1114_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(49),
      Q => input_r_read_reg_1114(49),
      R => '0'
    );
\input_r_read_reg_1114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(4),
      Q => input_r_read_reg_1114(4),
      R => '0'
    );
\input_r_read_reg_1114_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(50),
      Q => input_r_read_reg_1114(50),
      R => '0'
    );
\input_r_read_reg_1114_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(51),
      Q => input_r_read_reg_1114(51),
      R => '0'
    );
\input_r_read_reg_1114_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(52),
      Q => input_r_read_reg_1114(52),
      R => '0'
    );
\input_r_read_reg_1114_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(53),
      Q => input_r_read_reg_1114(53),
      R => '0'
    );
\input_r_read_reg_1114_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(54),
      Q => input_r_read_reg_1114(54),
      R => '0'
    );
\input_r_read_reg_1114_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(55),
      Q => input_r_read_reg_1114(55),
      R => '0'
    );
\input_r_read_reg_1114_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(56),
      Q => input_r_read_reg_1114(56),
      R => '0'
    );
\input_r_read_reg_1114_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(57),
      Q => input_r_read_reg_1114(57),
      R => '0'
    );
\input_r_read_reg_1114_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(58),
      Q => input_r_read_reg_1114(58),
      R => '0'
    );
\input_r_read_reg_1114_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(59),
      Q => input_r_read_reg_1114(59),
      R => '0'
    );
\input_r_read_reg_1114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(5),
      Q => input_r_read_reg_1114(5),
      R => '0'
    );
\input_r_read_reg_1114_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(60),
      Q => input_r_read_reg_1114(60),
      R => '0'
    );
\input_r_read_reg_1114_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(61),
      Q => input_r_read_reg_1114(61),
      R => '0'
    );
\input_r_read_reg_1114_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(62),
      Q => input_r_read_reg_1114(62),
      R => '0'
    );
\input_r_read_reg_1114_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(63),
      Q => input_r_read_reg_1114(63),
      R => '0'
    );
\input_r_read_reg_1114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(6),
      Q => input_r_read_reg_1114(6),
      R => '0'
    );
\input_r_read_reg_1114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(7),
      Q => input_r_read_reg_1114(7),
      R => '0'
    );
\input_r_read_reg_1114_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(8),
      Q => input_r_read_reg_1114(8),
      R => '0'
    );
\input_r_read_reg_1114_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => input_r(9),
      Q => input_r_read_reg_1114(9),
      R => '0'
    );
linebuf_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_RAM_AUTO_1R1W
     port map (
      E(0) => ce1,
      I164(7 downto 0) => tmp_3_fu_837_p9(7 downto 0),
      Q(7 downto 0) => tmp_reg_1327(7 downto 0),
      add_ln55_2_fu_883_p2(8 downto 0) => add_ln55_2_fu_883_p2(8 downto 0),
      \add_ln55_2_reg_1385_reg[3]\(1 downto 0) => trunc_ln31_1_reg_1172_pp0_iter17_reg(1 downto 0),
      \add_ln55_2_reg_1385_reg[7]\(7 downto 0) => reg_519_pp0_iter17_reg(7 downto 0),
      \add_ln55_2_reg_1385_reg[7]_0\(7 downto 0) => reg_511_pp0_iter17_reg(7 downto 0),
      \add_ln55_2_reg_1385_reg[7]_1\(7 downto 0) => reg_515_pp0_iter17_reg(7 downto 0),
      and_ln40_reg_1145_pp0_iter16_reg => and_ln40_reg_1145_pp0_iter16_reg,
      ap_clk => ap_clk,
      \q0_reg[0]_0\(5 downto 0) => zext_ln46_1_reg_1249_pp0_iter16_reg(5 downto 0),
      \q0_reg[0]_1\(1 downto 0) => trunc_ln31_1_reg_1172_pp0_iter16_reg(1 downto 0),
      \q0_reg[0]_2\(5 downto 0) => linebuf_addr_reg_1209_pp0_iter16_reg(5 downto 0),
      \q0_reg[7]_0\(7 downto 0) => linebuf_1_q0(7 downto 0),
      \q0_reg[7]_1\(0) => ce06_out,
      \q1_reg[0]_0\(5 downto 0) => zext_ln46_reg_1239_pp0_iter15_reg(5 downto 0),
      \q1_reg[6]_0\ => gmem1_m_axi_U_n_2,
      \q1_reg[7]_0\(7) => linebuf_1_U_n_2,
      \q1_reg[7]_0\(6) => linebuf_1_U_n_3,
      \q1_reg[7]_0\(5) => linebuf_1_U_n_4,
      \q1_reg[7]_0\(4) => linebuf_1_U_n_5,
      \q1_reg[7]_0\(3) => linebuf_1_U_n_6,
      \q1_reg[7]_0\(2) => linebuf_1_U_n_7,
      \q1_reg[7]_0\(1) => linebuf_1_U_n_8,
      \q1_reg[7]_0\(0) => linebuf_1_U_n_9,
      \q1_reg[7]_1\ => gmem1_m_axi_U_n_45,
      \zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\ => linebuf_1_U_n_0,
      \zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\ => linebuf_1_U_n_1
    );
\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_addr_reg_1209(0),
      Q => linebuf_addr_reg_1209_pp0_iter14_reg(0),
      R => '0'
    );
\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_addr_reg_1209(1),
      Q => linebuf_addr_reg_1209_pp0_iter14_reg(1),
      R => '0'
    );
\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_addr_reg_1209(2),
      Q => linebuf_addr_reg_1209_pp0_iter14_reg(2),
      R => '0'
    );
\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_addr_reg_1209(3),
      Q => linebuf_addr_reg_1209_pp0_iter14_reg(3),
      R => '0'
    );
\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_addr_reg_1209(4),
      Q => linebuf_addr_reg_1209_pp0_iter14_reg(4),
      R => '0'
    );
\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_addr_reg_1209(5),
      Q => linebuf_addr_reg_1209_pp0_iter14_reg(5),
      R => '0'
    );
\linebuf_1_addr_reg_1214_pp0_iter15_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_addr_reg_1209_pp0_iter14_reg(0),
      Q => linebuf_addr_reg_1209_pp0_iter15_reg(0),
      R => '0'
    );
\linebuf_1_addr_reg_1214_pp0_iter15_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_addr_reg_1209_pp0_iter14_reg(1),
      Q => linebuf_addr_reg_1209_pp0_iter15_reg(1),
      R => '0'
    );
\linebuf_1_addr_reg_1214_pp0_iter15_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_addr_reg_1209_pp0_iter14_reg(2),
      Q => linebuf_addr_reg_1209_pp0_iter15_reg(2),
      R => '0'
    );
\linebuf_1_addr_reg_1214_pp0_iter15_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_addr_reg_1209_pp0_iter14_reg(3),
      Q => linebuf_addr_reg_1209_pp0_iter15_reg(3),
      R => '0'
    );
\linebuf_1_addr_reg_1214_pp0_iter15_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_addr_reg_1209_pp0_iter14_reg(4),
      Q => linebuf_addr_reg_1209_pp0_iter15_reg(4),
      R => '0'
    );
\linebuf_1_addr_reg_1214_pp0_iter15_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_addr_reg_1209_pp0_iter14_reg(5),
      Q => linebuf_addr_reg_1209_pp0_iter15_reg(5),
      R => '0'
    );
\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_addr_reg_1209_pp0_iter15_reg(0),
      Q => linebuf_addr_reg_1209_pp0_iter16_reg(0),
      R => '0'
    );
\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_addr_reg_1209_pp0_iter15_reg(1),
      Q => linebuf_addr_reg_1209_pp0_iter16_reg(1),
      R => '0'
    );
\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_addr_reg_1209_pp0_iter15_reg(2),
      Q => linebuf_addr_reg_1209_pp0_iter16_reg(2),
      R => '0'
    );
\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_addr_reg_1209_pp0_iter15_reg(3),
      Q => linebuf_addr_reg_1209_pp0_iter16_reg(3),
      R => '0'
    );
\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_addr_reg_1209_pp0_iter15_reg(4),
      Q => linebuf_addr_reg_1209_pp0_iter16_reg(4),
      R => '0'
    );
\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_addr_reg_1209_pp0_iter15_reg(5),
      Q => linebuf_addr_reg_1209_pp0_iter16_reg(5),
      R => '0'
    );
\linebuf_1_addr_reg_1214_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_9_reg_1140_pp0_iter12_reg_reg[0]__0_n_0\,
      Q => linebuf_addr_reg_1209(0),
      R => '0'
    );
\linebuf_1_addr_reg_1214_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_9_reg_1140_pp0_iter12_reg_reg[1]__0_n_0\,
      Q => linebuf_addr_reg_1209(1),
      R => '0'
    );
\linebuf_1_addr_reg_1214_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_9_reg_1140_pp0_iter12_reg_reg[2]__0_n_0\,
      Q => linebuf_addr_reg_1209(2),
      R => '0'
    );
\linebuf_1_addr_reg_1214_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_9_reg_1140_pp0_iter12_reg_reg[3]__0_n_0\,
      Q => linebuf_addr_reg_1209(3),
      R => '0'
    );
\linebuf_1_addr_reg_1214_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0_n_0\,
      Q => linebuf_addr_reg_1209(4),
      R => '0'
    );
\linebuf_1_addr_reg_1214_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0_n_0\,
      Q => linebuf_addr_reg_1209(5),
      R => '0'
    );
\linebuf_1_load_reg_1355_pp0_iter18_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_1_load_reg_1355(0),
      Q => linebuf_1_load_reg_1355_pp0_iter18_reg(0),
      R => '0'
    );
\linebuf_1_load_reg_1355_pp0_iter18_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_1_load_reg_1355(1),
      Q => linebuf_1_load_reg_1355_pp0_iter18_reg(1),
      R => '0'
    );
\linebuf_1_load_reg_1355_pp0_iter18_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_1_load_reg_1355(2),
      Q => linebuf_1_load_reg_1355_pp0_iter18_reg(2),
      R => '0'
    );
\linebuf_1_load_reg_1355_pp0_iter18_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_1_load_reg_1355(3),
      Q => linebuf_1_load_reg_1355_pp0_iter18_reg(3),
      R => '0'
    );
\linebuf_1_load_reg_1355_pp0_iter18_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_1_load_reg_1355(4),
      Q => linebuf_1_load_reg_1355_pp0_iter18_reg(4),
      R => '0'
    );
\linebuf_1_load_reg_1355_pp0_iter18_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_1_load_reg_1355(5),
      Q => linebuf_1_load_reg_1355_pp0_iter18_reg(5),
      R => '0'
    );
\linebuf_1_load_reg_1355_pp0_iter18_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_1_load_reg_1355(6),
      Q => linebuf_1_load_reg_1355_pp0_iter18_reg(6),
      R => '0'
    );
\linebuf_1_load_reg_1355_pp0_iter18_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_1_load_reg_1355(7),
      Q => linebuf_1_load_reg_1355_pp0_iter18_reg(7),
      R => '0'
    );
\linebuf_1_load_reg_1355_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_1_load_reg_13550,
      D => linebuf_1_U_n_9,
      Q => linebuf_1_load_reg_1355(0),
      R => '0'
    );
\linebuf_1_load_reg_1355_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_1_load_reg_13550,
      D => linebuf_1_U_n_8,
      Q => linebuf_1_load_reg_1355(1),
      R => '0'
    );
\linebuf_1_load_reg_1355_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_1_load_reg_13550,
      D => linebuf_1_U_n_7,
      Q => linebuf_1_load_reg_1355(2),
      R => '0'
    );
\linebuf_1_load_reg_1355_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_1_load_reg_13550,
      D => linebuf_1_U_n_6,
      Q => linebuf_1_load_reg_1355(3),
      R => '0'
    );
\linebuf_1_load_reg_1355_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_1_load_reg_13550,
      D => linebuf_1_U_n_5,
      Q => linebuf_1_load_reg_1355(4),
      R => '0'
    );
\linebuf_1_load_reg_1355_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_1_load_reg_13550,
      D => linebuf_1_U_n_4,
      Q => linebuf_1_load_reg_1355(5),
      R => '0'
    );
\linebuf_1_load_reg_1355_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_1_load_reg_13550,
      D => linebuf_1_U_n_3,
      Q => linebuf_1_load_reg_1355(6),
      R => '0'
    );
\linebuf_1_load_reg_1355_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_1_load_reg_13550,
      D => linebuf_1_U_n_2,
      Q => linebuf_1_load_reg_1355(7),
      R => '0'
    );
linebuf_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_RAM_AUTO_1R1W_0
     port map (
      E(0) => ce1,
      Q(7 downto 0) => tmp_reg_1327(7 downto 0),
      and_ln40_reg_1145_pp0_iter16_reg => and_ln40_reg_1145_pp0_iter16_reg,
      ap_clk => ap_clk,
      \linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4]\ => linebuf_2_U_n_0,
      \linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5]\ => linebuf_2_U_n_1,
      \q0_reg[0]_0\(5 downto 0) => linebuf_addr_reg_1209_pp0_iter16_reg(5 downto 0),
      \q0_reg[0]_1\(1 downto 0) => trunc_ln31_1_reg_1172_pp0_iter16_reg(1 downto 0),
      \q0_reg[0]_2\(5 downto 0) => zext_ln46_1_reg_1249_pp0_iter16_reg(5 downto 0),
      \q0_reg[7]_0\(7 downto 0) => linebuf_2_q0(7 downto 0),
      \q0_reg[7]_1\(0) => ce05_out,
      \q1_reg[0]_0\(5 downto 0) => zext_ln46_reg_1239_pp0_iter15_reg(5 downto 0),
      \q1_reg[6]_0\ => gmem1_m_axi_U_n_3,
      \q1_reg[7]_0\(7) => linebuf_2_U_n_2,
      \q1_reg[7]_0\(6) => linebuf_2_U_n_3,
      \q1_reg[7]_0\(5) => linebuf_2_U_n_4,
      \q1_reg[7]_0\(4) => linebuf_2_U_n_5,
      \q1_reg[7]_0\(3) => linebuf_2_U_n_6,
      \q1_reg[7]_0\(2) => linebuf_2_U_n_7,
      \q1_reg[7]_0\(1) => linebuf_2_U_n_8,
      \q1_reg[7]_0\(0) => linebuf_2_U_n_9,
      \q1_reg[7]_1\ => gmem1_m_axi_U_n_43
    );
\linebuf_2_load_reg_1360_pp0_iter18_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_2_load_reg_1360(0),
      Q => linebuf_2_load_reg_1360_pp0_iter18_reg(0),
      R => '0'
    );
\linebuf_2_load_reg_1360_pp0_iter18_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_2_load_reg_1360(1),
      Q => linebuf_2_load_reg_1360_pp0_iter18_reg(1),
      R => '0'
    );
\linebuf_2_load_reg_1360_pp0_iter18_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_2_load_reg_1360(2),
      Q => linebuf_2_load_reg_1360_pp0_iter18_reg(2),
      R => '0'
    );
\linebuf_2_load_reg_1360_pp0_iter18_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_2_load_reg_1360(3),
      Q => linebuf_2_load_reg_1360_pp0_iter18_reg(3),
      R => '0'
    );
\linebuf_2_load_reg_1360_pp0_iter18_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_2_load_reg_1360(4),
      Q => linebuf_2_load_reg_1360_pp0_iter18_reg(4),
      R => '0'
    );
\linebuf_2_load_reg_1360_pp0_iter18_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_2_load_reg_1360(5),
      Q => linebuf_2_load_reg_1360_pp0_iter18_reg(5),
      R => '0'
    );
\linebuf_2_load_reg_1360_pp0_iter18_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_2_load_reg_1360(6),
      Q => linebuf_2_load_reg_1360_pp0_iter18_reg(6),
      R => '0'
    );
\linebuf_2_load_reg_1360_pp0_iter18_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_2_load_reg_1360(7),
      Q => linebuf_2_load_reg_1360_pp0_iter18_reg(7),
      R => '0'
    );
\linebuf_2_load_reg_1360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_1_load_reg_13550,
      D => linebuf_2_U_n_9,
      Q => linebuf_2_load_reg_1360(0),
      R => '0'
    );
\linebuf_2_load_reg_1360_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_1_load_reg_13550,
      D => linebuf_2_U_n_8,
      Q => linebuf_2_load_reg_1360(1),
      R => '0'
    );
\linebuf_2_load_reg_1360_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_1_load_reg_13550,
      D => linebuf_2_U_n_7,
      Q => linebuf_2_load_reg_1360(2),
      R => '0'
    );
\linebuf_2_load_reg_1360_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_1_load_reg_13550,
      D => linebuf_2_U_n_6,
      Q => linebuf_2_load_reg_1360(3),
      R => '0'
    );
\linebuf_2_load_reg_1360_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_1_load_reg_13550,
      D => linebuf_2_U_n_5,
      Q => linebuf_2_load_reg_1360(4),
      R => '0'
    );
\linebuf_2_load_reg_1360_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_1_load_reg_13550,
      D => linebuf_2_U_n_4,
      Q => linebuf_2_load_reg_1360(5),
      R => '0'
    );
\linebuf_2_load_reg_1360_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_1_load_reg_13550,
      D => linebuf_2_U_n_3,
      Q => linebuf_2_load_reg_1360(6),
      R => '0'
    );
\linebuf_2_load_reg_1360_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_1_load_reg_13550,
      D => linebuf_2_U_n_2,
      Q => linebuf_2_load_reg_1360(7),
      R => '0'
    );
linebuf_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W
     port map (
      E(0) => ce01_out,
      Q(7 downto 0) => tmp_1_reg_1289(7 downto 0),
      and_ln40_reg_1145_pp0_iter14_reg => and_ln40_reg_1145_pp0_iter14_reg,
      ap_clk => ap_clk,
      \linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4]\ => linebuf_3_U_n_0,
      \linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5]\ => linebuf_3_U_n_1,
      \q0_reg[0]_0\(5 downto 0) => linebuf_addr_reg_1209_pp0_iter14_reg(5 downto 0),
      \q0_reg[0]_1\(5 downto 0) => zext_ln46_reg_1239_pp0_iter14_reg(5 downto 0),
      \q0_reg[0]_2\(1 downto 0) => trunc_ln31_1_reg_1172_pp0_iter14_reg(1 downto 0),
      \q0_reg[0]_3\(5 downto 0) => zext_ln46_1_reg_1249_pp0_iter14_reg(5 downto 0),
      \q0_reg[6]_0\ => gmem1_m_axi_U_n_4,
      \q0_reg[7]_0\(7 downto 0) => linebuf_3_q0(7 downto 0),
      \q0_reg[7]_1\ => gmem1_m_axi_U_n_38
    );
linebuf_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_1
     port map (
      E(0) => ce00_out,
      Q(7 downto 0) => tmp_1_reg_1289(7 downto 0),
      and_ln40_reg_1145_pp0_iter14_reg => and_ln40_reg_1145_pp0_iter14_reg,
      ap_clk => ap_clk,
      \q0_reg[0]_0\(5 downto 0) => zext_ln46_reg_1239_pp0_iter14_reg(5 downto 0),
      \q0_reg[0]_1\(5 downto 0) => linebuf_addr_reg_1209_pp0_iter14_reg(5 downto 0),
      \q0_reg[0]_2\(1 downto 0) => trunc_ln31_1_reg_1172_pp0_iter14_reg(1 downto 0),
      \q0_reg[0]_3\(5 downto 0) => zext_ln46_1_reg_1249_pp0_iter14_reg(5 downto 0),
      \q0_reg[6]_0\ => gmem1_m_axi_U_n_5,
      \q0_reg[7]_0\(7 downto 0) => linebuf_4_q0(7 downto 0),
      \q0_reg[7]_1\ => gmem1_m_axi_U_n_37,
      \zext_ln46_reg_1239_pp0_iter14_reg_reg[4]\ => linebuf_4_U_n_0,
      \zext_ln46_reg_1239_pp0_iter14_reg_reg[5]\ => linebuf_4_U_n_1
    );
linebuf_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_2
     port map (
      E(0) => ce0,
      Q(7 downto 0) => tmp_1_reg_1289(7 downto 0),
      and_ln40_reg_1145_pp0_iter14_reg => and_ln40_reg_1145_pp0_iter14_reg,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter15 => ap_enable_reg_pp0_iter15,
      ap_enable_reg_pp0_iter15_reg => linebuf_5_U_n_0,
      ap_enable_reg_pp0_iter15_reg_0 => linebuf_5_U_n_1,
      \q0_reg[0]_0\(5 downto 0) => zext_ln46_reg_1239_pp0_iter14_reg(5 downto 0),
      \q0_reg[0]_1\(5 downto 0) => linebuf_addr_reg_1209_pp0_iter14_reg(5 downto 0),
      \q0_reg[0]_2\(5 downto 0) => zext_ln46_1_reg_1249_pp0_iter14_reg(5 downto 0),
      \q0_reg[6]_0\ => gmem1_m_axi_U_n_6,
      \q0_reg[7]_0\(7 downto 0) => linebuf_5_q0(7 downto 0),
      \q0_reg[7]_1\ => gmem1_m_axi_U_n_36,
      \ram_reg_0_31_0_0_i_2__3_0\(1 downto 0) => trunc_ln31_1_reg_1172_pp0_iter14_reg(1 downto 0)
    );
linebuf_6_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_3
     port map (
      E(0) => ce04_out,
      P(5) => tmp_11_reg_1184_reg_n_91,
      P(4) => tmp_11_reg_1184_reg_n_92,
      P(3) => tmp_11_reg_1184_reg_n_93,
      P(2) => tmp_11_reg_1184_reg_n_94,
      P(1) => tmp_11_reg_1184_reg_n_95,
      P(0) => tmp_11_reg_1184_reg_n_96,
      Q(7 downto 0) => linebuf_6_q0(7 downto 0),
      and_ln40_reg_1145_pp0_iter12_reg => and_ln40_reg_1145_pp0_iter12_reg,
      ap_clk => ap_clk,
      gmem0_addr_read_reg_1154_pp0_iter12_reg(7 downto 0) => gmem0_addr_read_reg_1154_pp0_iter12_reg(7 downto 0),
      \q0_reg[0]_0\(5) => tmp_12_reg_1189_reg_n_91,
      \q0_reg[0]_0\(4) => tmp_12_reg_1189_reg_n_92,
      \q0_reg[0]_0\(3) => tmp_12_reg_1189_reg_n_93,
      \q0_reg[0]_0\(2) => tmp_12_reg_1189_reg_n_94,
      \q0_reg[0]_0\(1) => tmp_12_reg_1189_reg_n_95,
      \q0_reg[0]_0\(0) => tmp_12_reg_1189_reg_n_96,
      \q0_reg[0]_1\ => \tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0_n_0\,
      \q0_reg[0]_2\ => \tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0_n_0\,
      \q0_reg[6]_0\ => gmem1_m_axi_U_n_7,
      \q0_reg[7]_0\ => gmem1_m_axi_U_n_39,
      \ram_reg_0_15_0_0__6_0\ => \tmp_9_reg_1140_pp0_iter12_reg_reg[0]__0_n_0\,
      \ram_reg_0_15_0_0__6_1\ => \tmp_9_reg_1140_pp0_iter12_reg_reg[1]__0_n_0\,
      \ram_reg_0_15_0_0__6_2\ => \tmp_9_reg_1140_pp0_iter12_reg_reg[2]__0_n_0\,
      \ram_reg_0_15_0_0__6_3\ => \tmp_9_reg_1140_pp0_iter12_reg_reg[3]__0_n_0\,
      \tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0\ => linebuf_6_U_n_0,
      \tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0\ => linebuf_6_U_n_1,
      trunc_ln31_1_reg_1172(1 downto 0) => trunc_ln31_1_reg_1172(1 downto 0)
    );
linebuf_7_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_4
     port map (
      E(0) => ce03_out,
      P(5) => tmp_11_reg_1184_reg_n_91,
      P(4) => tmp_11_reg_1184_reg_n_92,
      P(3) => tmp_11_reg_1184_reg_n_93,
      P(2) => tmp_11_reg_1184_reg_n_94,
      P(1) => tmp_11_reg_1184_reg_n_95,
      P(0) => tmp_11_reg_1184_reg_n_96,
      Q(7 downto 0) => linebuf_7_q0(7 downto 0),
      and_ln40_reg_1145_pp0_iter12_reg => and_ln40_reg_1145_pp0_iter12_reg,
      ap_clk => ap_clk,
      gmem0_addr_read_reg_1154_pp0_iter12_reg(7 downto 0) => gmem0_addr_read_reg_1154_pp0_iter12_reg(7 downto 0),
      \q0_reg[0]_0\(5) => tmp_12_reg_1189_reg_n_91,
      \q0_reg[0]_0\(4) => tmp_12_reg_1189_reg_n_92,
      \q0_reg[0]_0\(3) => tmp_12_reg_1189_reg_n_93,
      \q0_reg[0]_0\(2) => tmp_12_reg_1189_reg_n_94,
      \q0_reg[0]_0\(1) => tmp_12_reg_1189_reg_n_95,
      \q0_reg[0]_0\(0) => tmp_12_reg_1189_reg_n_96,
      \q0_reg[0]_1\ => \tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0_n_0\,
      \q0_reg[0]_2\ => \tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0_n_0\,
      \q0_reg[6]_0\ => gmem1_m_axi_U_n_8,
      \q0_reg[7]_0\ => gmem1_m_axi_U_n_41,
      \ram_reg_0_15_0_0__6_0\ => \tmp_9_reg_1140_pp0_iter12_reg_reg[0]__0_n_0\,
      \ram_reg_0_15_0_0__6_1\ => \tmp_9_reg_1140_pp0_iter12_reg_reg[1]__0_n_0\,
      \ram_reg_0_15_0_0__6_2\ => \tmp_9_reg_1140_pp0_iter12_reg_reg[2]__0_n_0\,
      \ram_reg_0_15_0_0__6_3\ => \tmp_9_reg_1140_pp0_iter12_reg_reg[3]__0_n_0\,
      tmp_11_reg_1184_reg => linebuf_7_U_n_0,
      tmp_11_reg_1184_reg_0 => linebuf_7_U_n_1,
      trunc_ln31_1_reg_1172(1 downto 0) => trunc_ln31_1_reg_1172(1 downto 0)
    );
linebuf_8_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_5
     port map (
      E(0) => ce02_out,
      P(5) => tmp_11_reg_1184_reg_n_91,
      P(4) => tmp_11_reg_1184_reg_n_92,
      P(3) => tmp_11_reg_1184_reg_n_93,
      P(2) => tmp_11_reg_1184_reg_n_94,
      P(1) => tmp_11_reg_1184_reg_n_95,
      P(0) => tmp_11_reg_1184_reg_n_96,
      Q(7 downto 0) => linebuf_8_q0(7 downto 0),
      and_ln40_reg_1145_pp0_iter12_reg => and_ln40_reg_1145_pp0_iter12_reg,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter13 => ap_enable_reg_pp0_iter13,
      ap_enable_reg_pp0_iter13_reg(1 downto 0) => address0(5 downto 4),
      gmem0_addr_read_reg_1154_pp0_iter12_reg(7 downto 0) => gmem0_addr_read_reg_1154_pp0_iter12_reg(7 downto 0),
      \q0_reg[0]_0\(5) => tmp_12_reg_1189_reg_n_91,
      \q0_reg[0]_0\(4) => tmp_12_reg_1189_reg_n_92,
      \q0_reg[0]_0\(3) => tmp_12_reg_1189_reg_n_93,
      \q0_reg[0]_0\(2) => tmp_12_reg_1189_reg_n_94,
      \q0_reg[0]_0\(1) => tmp_12_reg_1189_reg_n_95,
      \q0_reg[0]_0\(0) => tmp_12_reg_1189_reg_n_96,
      \q0_reg[0]_1\ => \tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0_n_0\,
      \q0_reg[0]_2\ => \tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0_n_0\,
      \q0_reg[6]_0\ => gmem1_m_axi_U_n_9,
      \q0_reg[7]_0\ => gmem1_m_axi_U_n_40,
      \ram_reg_0_15_0_0__6_0\ => \tmp_9_reg_1140_pp0_iter12_reg_reg[0]__0_n_0\,
      \ram_reg_0_15_0_0__6_1\ => \tmp_9_reg_1140_pp0_iter12_reg_reg[1]__0_n_0\,
      \ram_reg_0_15_0_0__6_2\ => \tmp_9_reg_1140_pp0_iter12_reg_reg[2]__0_n_0\,
      \ram_reg_0_15_0_0__6_3\ => \tmp_9_reg_1140_pp0_iter12_reg_reg[3]__0_n_0\,
      trunc_ln31_1_reg_1172(1 downto 0) => trunc_ln31_1_reg_1172(1 downto 0)
    );
linebuf_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_RAM_AUTO_1R1W_6
     port map (
      E(0) => ce1,
      Q(7 downto 0) => tmp_reg_1327(7 downto 0),
      and_ln40_reg_1145_pp0_iter16_reg => and_ln40_reg_1145_pp0_iter16_reg,
      ap_clk => ap_clk,
      \q0_reg[0]_0\(5 downto 0) => zext_ln46_1_reg_1249_pp0_iter16_reg(5 downto 0),
      \q0_reg[0]_1\(1 downto 0) => trunc_ln31_1_reg_1172_pp0_iter16_reg(1 downto 0),
      \q0_reg[0]_2\(5 downto 0) => linebuf_addr_reg_1209_pp0_iter16_reg(5 downto 0),
      \q0_reg[7]_0\(7 downto 0) => linebuf_q0(7 downto 0),
      \q0_reg[7]_1\(0) => ce07_out,
      \q1_reg[0]_0\(5 downto 0) => zext_ln46_reg_1239_pp0_iter15_reg(5 downto 0),
      \q1_reg[6]_0\ => gmem1_m_axi_U_n_0,
      \q1_reg[7]_0\(7 downto 0) => q1(7 downto 0),
      \q1_reg[7]_1\ => gmem1_m_axi_U_n_44,
      \zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\ => linebuf_U_n_0,
      \zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\ => linebuf_U_n_1
    );
\linebuf_load_reg_1350_pp0_iter18_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_load_reg_1350(0),
      Q => linebuf_load_reg_1350_pp0_iter18_reg(0),
      R => '0'
    );
\linebuf_load_reg_1350_pp0_iter18_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_load_reg_1350(1),
      Q => linebuf_load_reg_1350_pp0_iter18_reg(1),
      R => '0'
    );
\linebuf_load_reg_1350_pp0_iter18_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_load_reg_1350(2),
      Q => linebuf_load_reg_1350_pp0_iter18_reg(2),
      R => '0'
    );
\linebuf_load_reg_1350_pp0_iter18_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_load_reg_1350(3),
      Q => linebuf_load_reg_1350_pp0_iter18_reg(3),
      R => '0'
    );
\linebuf_load_reg_1350_pp0_iter18_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_load_reg_1350(4),
      Q => linebuf_load_reg_1350_pp0_iter18_reg(4),
      R => '0'
    );
\linebuf_load_reg_1350_pp0_iter18_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_load_reg_1350(5),
      Q => linebuf_load_reg_1350_pp0_iter18_reg(5),
      R => '0'
    );
\linebuf_load_reg_1350_pp0_iter18_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_load_reg_1350(6),
      Q => linebuf_load_reg_1350_pp0_iter18_reg(6),
      R => '0'
    );
\linebuf_load_reg_1350_pp0_iter18_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_load_reg_1350(7),
      Q => linebuf_load_reg_1350_pp0_iter18_reg(7),
      R => '0'
    );
\linebuf_load_reg_1350_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_1_load_reg_13550,
      D => q1(0),
      Q => linebuf_load_reg_1350(0),
      R => '0'
    );
\linebuf_load_reg_1350_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_1_load_reg_13550,
      D => q1(1),
      Q => linebuf_load_reg_1350(1),
      R => '0'
    );
\linebuf_load_reg_1350_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_1_load_reg_13550,
      D => q1(2),
      Q => linebuf_load_reg_1350(2),
      R => '0'
    );
\linebuf_load_reg_1350_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_1_load_reg_13550,
      D => q1(3),
      Q => linebuf_load_reg_1350(3),
      R => '0'
    );
\linebuf_load_reg_1350_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_1_load_reg_13550,
      D => q1(4),
      Q => linebuf_load_reg_1350(4),
      R => '0'
    );
\linebuf_load_reg_1350_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_1_load_reg_13550,
      D => q1(5),
      Q => linebuf_load_reg_1350(5),
      R => '0'
    );
\linebuf_load_reg_1350_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_1_load_reg_13550,
      D => q1(6),
      Q => linebuf_load_reg_1350(6),
      R => '0'
    );
\linebuf_load_reg_1350_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_1_load_reg_13550,
      D => q1(7),
      Q => linebuf_load_reg_1350(7),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[0]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(0),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[0]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[0]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[10]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(10),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[10]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[10]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[11]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(11),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[11]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[11]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[12]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(12),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[12]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[12]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[13]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(13),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[13]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[13]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[14]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(14),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[14]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[14]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[15]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(15),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[15]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[15]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[16]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(16),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[16]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[16]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[17]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(17),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[17]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[17]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[18]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(18),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[18]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[18]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[19]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(19),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[19]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[19]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[1]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(1),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[1]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[1]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[20]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(20),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[20]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[20]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[21]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(21),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[21]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[21]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[22]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(22),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[22]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[22]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[23]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(23),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[23]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[23]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[24]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(24),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[24]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[24]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[25]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(25),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[25]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[25]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[26]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(26),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[26]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[26]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[27]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(27),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[27]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[27]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[28]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(28),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[28]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[28]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[29]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(29),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[29]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[29]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[2]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(2),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[2]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[2]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[30]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(30),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[30]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[30]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[31]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(31),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[31]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[31]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[32]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(32),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[32]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[32]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[33]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(33),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[33]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[33]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[34]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(34),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[34]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[34]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[35]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(35),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[35]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[35]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[36]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(36),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[36]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[36]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[37]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(37),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[37]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[37]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[38]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(38),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[38]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[38]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[39]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(39),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[39]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[39]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[3]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(3),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[3]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[3]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[40]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(40),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[40]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[40]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[41]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(41),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[41]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[41]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[42]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(42),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[42]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[42]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[43]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(43),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[43]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[43]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[44]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(44),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[44]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[44]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[45]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(45),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[45]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[45]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[46]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(46),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[46]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[46]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[47]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(47),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[47]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[47]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[48]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(48),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[48]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[48]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[49]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(49),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[49]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[49]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[4]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(4),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[4]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[4]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[50]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(50),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[50]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[50]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[51]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(51),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[51]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[51]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[52]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(52),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[52]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[52]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[53]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(53),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[53]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[53]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[54]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(54),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[54]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[54]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[55]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(55),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[55]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[55]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[56]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(56),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[56]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[56]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[57]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(57),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[57]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[57]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[58]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(58),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[58]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[58]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[59]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(59),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[59]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[59]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[5]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(5),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[5]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[5]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[60]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(60),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[60]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[60]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[61]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(61),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[61]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[61]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[62]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(62),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[62]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[62]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[63]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(63),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[63]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[63]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[6]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(6),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[6]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[6]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[7]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(7),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[7]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[7]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[8]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(8),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[8]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[8]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter19_reg_reg[9]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => output_r(9),
      Q => \output_r_read_reg_1109_pp0_iter19_reg_reg[9]_srl20_n_0\,
      Q31 => \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[9]_srl20_Q31_UNCONNECTED\
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[0]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(0),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[10]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(10),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[11]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(11),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[12]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(12),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[13]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(13),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[14]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(14),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[15]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(15),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[16]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(16),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[17]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(17),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[18]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[18]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(18),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[19]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[19]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(19),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[1]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(1),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[20]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[20]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(20),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[21]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[21]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(21),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[22]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[22]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(22),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[23]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[23]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(23),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[24]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[24]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(24),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[25]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[25]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(25),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[26]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[26]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(26),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[27]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[27]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(27),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[28]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[28]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(28),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[29]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[29]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(29),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[2]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(2),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[30]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[30]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(30),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[31]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[31]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(31),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[32]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[32]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(32),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[33]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[33]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(33),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[34]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[34]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(34),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[35]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[35]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(35),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[36]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[36]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(36),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[37]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[37]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(37),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[38]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[38]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(38),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[39]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[39]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(39),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[3]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(3),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[40]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[40]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(40),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[41]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[41]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(41),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[42]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[42]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(42),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[43]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[43]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(43),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[44]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[44]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(44),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[45]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[45]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(45),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[46]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[46]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(46),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[47]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[47]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(47),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[48]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[48]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(48),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[49]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[49]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(49),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[4]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(4),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[50]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[50]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(50),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[51]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[51]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(51),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[52]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[52]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(52),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[53]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[53]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(53),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[54]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[54]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(54),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[55]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[55]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(55),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[56]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[56]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(56),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[57]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[57]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(57),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[58]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[58]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(58),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[59]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[59]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(59),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[5]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(5),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[60]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[60]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(60),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[61]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[61]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(61),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[62]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[62]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(62),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[63]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[63]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(63),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[6]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(6),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[7]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(7),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[8]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(8),
      R => '0'
    );
\output_r_read_reg_1109_pp0_iter20_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \output_r_read_reg_1109_pp0_iter19_reg_reg[9]_srl20_n_0\,
      Q => output_r_read_reg_1109_pp0_iter20_reg(9),
      R => '0'
    );
\reg_499_pp0_iter18_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => reg_499(0),
      Q => \reg_499_pp0_iter18_reg_reg[0]_srl4_n_0\
    );
\reg_499_pp0_iter18_reg_reg[1]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => reg_499(1),
      Q => \reg_499_pp0_iter18_reg_reg[1]_srl4_n_0\
    );
\reg_499_pp0_iter18_reg_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => reg_499(2),
      Q => \reg_499_pp0_iter18_reg_reg[2]_srl4_n_0\
    );
\reg_499_pp0_iter18_reg_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => reg_499(3),
      Q => \reg_499_pp0_iter18_reg_reg[3]_srl4_n_0\
    );
\reg_499_pp0_iter18_reg_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => reg_499(4),
      Q => \reg_499_pp0_iter18_reg_reg[4]_srl4_n_0\
    );
\reg_499_pp0_iter18_reg_reg[5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => reg_499(5),
      Q => \reg_499_pp0_iter18_reg_reg[5]_srl4_n_0\
    );
\reg_499_pp0_iter18_reg_reg[6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => reg_499(6),
      Q => \reg_499_pp0_iter18_reg_reg[6]_srl4_n_0\
    );
\reg_499_pp0_iter18_reg_reg[7]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => reg_499(7),
      Q => \reg_499_pp0_iter18_reg_reg[7]_srl4_n_0\
    );
\reg_499_pp0_iter19_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \reg_499_pp0_iter18_reg_reg[0]_srl4_n_0\,
      Q => reg_499_pp0_iter19_reg(0),
      R => '0'
    );
\reg_499_pp0_iter19_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \reg_499_pp0_iter18_reg_reg[1]_srl4_n_0\,
      Q => reg_499_pp0_iter19_reg(1),
      R => '0'
    );
\reg_499_pp0_iter19_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \reg_499_pp0_iter18_reg_reg[2]_srl4_n_0\,
      Q => reg_499_pp0_iter19_reg(2),
      R => '0'
    );
\reg_499_pp0_iter19_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \reg_499_pp0_iter18_reg_reg[3]_srl4_n_0\,
      Q => reg_499_pp0_iter19_reg(3),
      R => '0'
    );
\reg_499_pp0_iter19_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \reg_499_pp0_iter18_reg_reg[4]_srl4_n_0\,
      Q => reg_499_pp0_iter19_reg(4),
      R => '0'
    );
\reg_499_pp0_iter19_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \reg_499_pp0_iter18_reg_reg[5]_srl4_n_0\,
      Q => reg_499_pp0_iter19_reg(5),
      R => '0'
    );
\reg_499_pp0_iter19_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \reg_499_pp0_iter18_reg_reg[6]_srl4_n_0\,
      Q => reg_499_pp0_iter19_reg(6),
      R => '0'
    );
\reg_499_pp0_iter19_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \reg_499_pp0_iter18_reg_reg[7]_srl4_n_0\,
      Q => reg_499_pp0_iter19_reg(7),
      R => '0'
    );
\reg_499_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4990,
      D => linebuf_6_q0(0),
      Q => reg_499(0),
      R => '0'
    );
\reg_499_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4990,
      D => linebuf_6_q0(1),
      Q => reg_499(1),
      R => '0'
    );
\reg_499_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4990,
      D => linebuf_6_q0(2),
      Q => reg_499(2),
      R => '0'
    );
\reg_499_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4990,
      D => linebuf_6_q0(3),
      Q => reg_499(3),
      R => '0'
    );
\reg_499_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4990,
      D => linebuf_6_q0(4),
      Q => reg_499(4),
      R => '0'
    );
\reg_499_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4990,
      D => linebuf_6_q0(5),
      Q => reg_499(5),
      R => '0'
    );
\reg_499_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4990,
      D => linebuf_6_q0(6),
      Q => reg_499(6),
      R => '0'
    );
\reg_499_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4990,
      D => linebuf_6_q0(7),
      Q => reg_499(7),
      R => '0'
    );
\reg_503_pp0_iter18_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => reg_503(0),
      Q => \reg_503_pp0_iter18_reg_reg[0]_srl4_n_0\
    );
\reg_503_pp0_iter18_reg_reg[1]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => reg_503(1),
      Q => \reg_503_pp0_iter18_reg_reg[1]_srl4_n_0\
    );
\reg_503_pp0_iter18_reg_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => reg_503(2),
      Q => \reg_503_pp0_iter18_reg_reg[2]_srl4_n_0\
    );
\reg_503_pp0_iter18_reg_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => reg_503(3),
      Q => \reg_503_pp0_iter18_reg_reg[3]_srl4_n_0\
    );
\reg_503_pp0_iter18_reg_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => reg_503(4),
      Q => \reg_503_pp0_iter18_reg_reg[4]_srl4_n_0\
    );
\reg_503_pp0_iter18_reg_reg[5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => reg_503(5),
      Q => \reg_503_pp0_iter18_reg_reg[5]_srl4_n_0\
    );
\reg_503_pp0_iter18_reg_reg[6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => reg_503(6),
      Q => \reg_503_pp0_iter18_reg_reg[6]_srl4_n_0\
    );
\reg_503_pp0_iter18_reg_reg[7]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => reg_503(7),
      Q => \reg_503_pp0_iter18_reg_reg[7]_srl4_n_0\
    );
\reg_503_pp0_iter19_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \reg_503_pp0_iter18_reg_reg[0]_srl4_n_0\,
      Q => reg_503_pp0_iter19_reg(0),
      R => '0'
    );
\reg_503_pp0_iter19_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \reg_503_pp0_iter18_reg_reg[1]_srl4_n_0\,
      Q => reg_503_pp0_iter19_reg(1),
      R => '0'
    );
\reg_503_pp0_iter19_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \reg_503_pp0_iter18_reg_reg[2]_srl4_n_0\,
      Q => reg_503_pp0_iter19_reg(2),
      R => '0'
    );
\reg_503_pp0_iter19_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \reg_503_pp0_iter18_reg_reg[3]_srl4_n_0\,
      Q => reg_503_pp0_iter19_reg(3),
      R => '0'
    );
\reg_503_pp0_iter19_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \reg_503_pp0_iter18_reg_reg[4]_srl4_n_0\,
      Q => reg_503_pp0_iter19_reg(4),
      R => '0'
    );
\reg_503_pp0_iter19_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \reg_503_pp0_iter18_reg_reg[5]_srl4_n_0\,
      Q => reg_503_pp0_iter19_reg(5),
      R => '0'
    );
\reg_503_pp0_iter19_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \reg_503_pp0_iter18_reg_reg[6]_srl4_n_0\,
      Q => reg_503_pp0_iter19_reg(6),
      R => '0'
    );
\reg_503_pp0_iter19_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \reg_503_pp0_iter18_reg_reg[7]_srl4_n_0\,
      Q => reg_503_pp0_iter19_reg(7),
      R => '0'
    );
\reg_503_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5030,
      D => linebuf_7_q0(0),
      Q => reg_503(0),
      R => '0'
    );
\reg_503_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5030,
      D => linebuf_7_q0(1),
      Q => reg_503(1),
      R => '0'
    );
\reg_503_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5030,
      D => linebuf_7_q0(2),
      Q => reg_503(2),
      R => '0'
    );
\reg_503_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5030,
      D => linebuf_7_q0(3),
      Q => reg_503(3),
      R => '0'
    );
\reg_503_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5030,
      D => linebuf_7_q0(4),
      Q => reg_503(4),
      R => '0'
    );
\reg_503_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5030,
      D => linebuf_7_q0(5),
      Q => reg_503(5),
      R => '0'
    );
\reg_503_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5030,
      D => linebuf_7_q0(6),
      Q => reg_503(6),
      R => '0'
    );
\reg_503_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5030,
      D => linebuf_7_q0(7),
      Q => reg_503(7),
      R => '0'
    );
\reg_507_pp0_iter18_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => reg_507(0),
      Q => \reg_507_pp0_iter18_reg_reg[0]_srl4_n_0\
    );
\reg_507_pp0_iter18_reg_reg[1]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => reg_507(1),
      Q => \reg_507_pp0_iter18_reg_reg[1]_srl4_n_0\
    );
\reg_507_pp0_iter18_reg_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => reg_507(2),
      Q => \reg_507_pp0_iter18_reg_reg[2]_srl4_n_0\
    );
\reg_507_pp0_iter18_reg_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => reg_507(3),
      Q => \reg_507_pp0_iter18_reg_reg[3]_srl4_n_0\
    );
\reg_507_pp0_iter18_reg_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => reg_507(4),
      Q => \reg_507_pp0_iter18_reg_reg[4]_srl4_n_0\
    );
\reg_507_pp0_iter18_reg_reg[5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => reg_507(5),
      Q => \reg_507_pp0_iter18_reg_reg[5]_srl4_n_0\
    );
\reg_507_pp0_iter18_reg_reg[6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => reg_507(6),
      Q => \reg_507_pp0_iter18_reg_reg[6]_srl4_n_0\
    );
\reg_507_pp0_iter18_reg_reg[7]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => reg_507(7),
      Q => \reg_507_pp0_iter18_reg_reg[7]_srl4_n_0\
    );
\reg_507_pp0_iter19_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \reg_507_pp0_iter18_reg_reg[0]_srl4_n_0\,
      Q => reg_507_pp0_iter19_reg(0),
      R => '0'
    );
\reg_507_pp0_iter19_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \reg_507_pp0_iter18_reg_reg[1]_srl4_n_0\,
      Q => reg_507_pp0_iter19_reg(1),
      R => '0'
    );
\reg_507_pp0_iter19_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \reg_507_pp0_iter18_reg_reg[2]_srl4_n_0\,
      Q => reg_507_pp0_iter19_reg(2),
      R => '0'
    );
\reg_507_pp0_iter19_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \reg_507_pp0_iter18_reg_reg[3]_srl4_n_0\,
      Q => reg_507_pp0_iter19_reg(3),
      R => '0'
    );
\reg_507_pp0_iter19_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \reg_507_pp0_iter18_reg_reg[4]_srl4_n_0\,
      Q => reg_507_pp0_iter19_reg(4),
      R => '0'
    );
\reg_507_pp0_iter19_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \reg_507_pp0_iter18_reg_reg[5]_srl4_n_0\,
      Q => reg_507_pp0_iter19_reg(5),
      R => '0'
    );
\reg_507_pp0_iter19_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \reg_507_pp0_iter18_reg_reg[6]_srl4_n_0\,
      Q => reg_507_pp0_iter19_reg(6),
      R => '0'
    );
\reg_507_pp0_iter19_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \reg_507_pp0_iter18_reg_reg[7]_srl4_n_0\,
      Q => reg_507_pp0_iter19_reg(7),
      R => '0'
    );
\reg_507_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5070,
      D => linebuf_8_q0(0),
      Q => reg_507(0),
      R => '0'
    );
\reg_507_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5070,
      D => linebuf_8_q0(1),
      Q => reg_507(1),
      R => '0'
    );
\reg_507_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5070,
      D => linebuf_8_q0(2),
      Q => reg_507(2),
      R => '0'
    );
\reg_507_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5070,
      D => linebuf_8_q0(3),
      Q => reg_507(3),
      R => '0'
    );
\reg_507_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5070,
      D => linebuf_8_q0(4),
      Q => reg_507(4),
      R => '0'
    );
\reg_507_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5070,
      D => linebuf_8_q0(5),
      Q => reg_507(5),
      R => '0'
    );
\reg_507_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5070,
      D => linebuf_8_q0(6),
      Q => reg_507(6),
      R => '0'
    );
\reg_507_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5070,
      D => linebuf_8_q0(7),
      Q => reg_507(7),
      R => '0'
    );
\reg_511_pp0_iter17_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_511(0),
      Q => reg_511_pp0_iter17_reg(0),
      R => '0'
    );
\reg_511_pp0_iter17_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_511(1),
      Q => reg_511_pp0_iter17_reg(1),
      R => '0'
    );
\reg_511_pp0_iter17_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_511(2),
      Q => reg_511_pp0_iter17_reg(2),
      R => '0'
    );
\reg_511_pp0_iter17_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_511(3),
      Q => reg_511_pp0_iter17_reg(3),
      R => '0'
    );
\reg_511_pp0_iter17_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_511(4),
      Q => reg_511_pp0_iter17_reg(4),
      R => '0'
    );
\reg_511_pp0_iter17_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_511(5),
      Q => reg_511_pp0_iter17_reg(5),
      R => '0'
    );
\reg_511_pp0_iter17_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_511(6),
      Q => reg_511_pp0_iter17_reg(6),
      R => '0'
    );
\reg_511_pp0_iter17_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_511(7),
      Q => reg_511_pp0_iter17_reg(7),
      R => '0'
    );
\reg_511_pp0_iter18_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_511_pp0_iter17_reg(0),
      Q => reg_511_pp0_iter18_reg(0),
      R => '0'
    );
\reg_511_pp0_iter18_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_511_pp0_iter17_reg(1),
      Q => reg_511_pp0_iter18_reg(1),
      R => '0'
    );
\reg_511_pp0_iter18_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_511_pp0_iter17_reg(2),
      Q => reg_511_pp0_iter18_reg(2),
      R => '0'
    );
\reg_511_pp0_iter18_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_511_pp0_iter17_reg(3),
      Q => reg_511_pp0_iter18_reg(3),
      R => '0'
    );
\reg_511_pp0_iter18_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_511_pp0_iter17_reg(4),
      Q => reg_511_pp0_iter18_reg(4),
      R => '0'
    );
\reg_511_pp0_iter18_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_511_pp0_iter17_reg(5),
      Q => reg_511_pp0_iter18_reg(5),
      R => '0'
    );
\reg_511_pp0_iter18_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_511_pp0_iter17_reg(6),
      Q => reg_511_pp0_iter18_reg(6),
      R => '0'
    );
\reg_511_pp0_iter18_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_511_pp0_iter17_reg(7),
      Q => reg_511_pp0_iter18_reg(7),
      R => '0'
    );
\reg_511_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5110,
      D => linebuf_3_q0(0),
      Q => reg_511(0),
      R => '0'
    );
\reg_511_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5110,
      D => linebuf_3_q0(1),
      Q => reg_511(1),
      R => '0'
    );
\reg_511_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5110,
      D => linebuf_3_q0(2),
      Q => reg_511(2),
      R => '0'
    );
\reg_511_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5110,
      D => linebuf_3_q0(3),
      Q => reg_511(3),
      R => '0'
    );
\reg_511_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5110,
      D => linebuf_3_q0(4),
      Q => reg_511(4),
      R => '0'
    );
\reg_511_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5110,
      D => linebuf_3_q0(5),
      Q => reg_511(5),
      R => '0'
    );
\reg_511_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5110,
      D => linebuf_3_q0(6),
      Q => reg_511(6),
      R => '0'
    );
\reg_511_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5110,
      D => linebuf_3_q0(7),
      Q => reg_511(7),
      R => '0'
    );
\reg_515_pp0_iter17_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_515(0),
      Q => reg_515_pp0_iter17_reg(0),
      R => '0'
    );
\reg_515_pp0_iter17_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_515(1),
      Q => reg_515_pp0_iter17_reg(1),
      R => '0'
    );
\reg_515_pp0_iter17_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_515(2),
      Q => reg_515_pp0_iter17_reg(2),
      R => '0'
    );
\reg_515_pp0_iter17_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_515(3),
      Q => reg_515_pp0_iter17_reg(3),
      R => '0'
    );
\reg_515_pp0_iter17_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_515(4),
      Q => reg_515_pp0_iter17_reg(4),
      R => '0'
    );
\reg_515_pp0_iter17_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_515(5),
      Q => reg_515_pp0_iter17_reg(5),
      R => '0'
    );
\reg_515_pp0_iter17_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_515(6),
      Q => reg_515_pp0_iter17_reg(6),
      R => '0'
    );
\reg_515_pp0_iter17_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_515(7),
      Q => reg_515_pp0_iter17_reg(7),
      R => '0'
    );
\reg_515_pp0_iter18_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_515_pp0_iter17_reg(0),
      Q => reg_515_pp0_iter18_reg(0),
      R => '0'
    );
\reg_515_pp0_iter18_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_515_pp0_iter17_reg(1),
      Q => reg_515_pp0_iter18_reg(1),
      R => '0'
    );
\reg_515_pp0_iter18_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_515_pp0_iter17_reg(2),
      Q => reg_515_pp0_iter18_reg(2),
      R => '0'
    );
\reg_515_pp0_iter18_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_515_pp0_iter17_reg(3),
      Q => reg_515_pp0_iter18_reg(3),
      R => '0'
    );
\reg_515_pp0_iter18_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_515_pp0_iter17_reg(4),
      Q => reg_515_pp0_iter18_reg(4),
      R => '0'
    );
\reg_515_pp0_iter18_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_515_pp0_iter17_reg(5),
      Q => reg_515_pp0_iter18_reg(5),
      R => '0'
    );
\reg_515_pp0_iter18_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_515_pp0_iter17_reg(6),
      Q => reg_515_pp0_iter18_reg(6),
      R => '0'
    );
\reg_515_pp0_iter18_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_515_pp0_iter17_reg(7),
      Q => reg_515_pp0_iter18_reg(7),
      R => '0'
    );
\reg_515_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5150,
      D => linebuf_4_q0(0),
      Q => reg_515(0),
      R => '0'
    );
\reg_515_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5150,
      D => linebuf_4_q0(1),
      Q => reg_515(1),
      R => '0'
    );
\reg_515_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5150,
      D => linebuf_4_q0(2),
      Q => reg_515(2),
      R => '0'
    );
\reg_515_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5150,
      D => linebuf_4_q0(3),
      Q => reg_515(3),
      R => '0'
    );
\reg_515_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5150,
      D => linebuf_4_q0(4),
      Q => reg_515(4),
      R => '0'
    );
\reg_515_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5150,
      D => linebuf_4_q0(5),
      Q => reg_515(5),
      R => '0'
    );
\reg_515_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5150,
      D => linebuf_4_q0(6),
      Q => reg_515(6),
      R => '0'
    );
\reg_515_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5150,
      D => linebuf_4_q0(7),
      Q => reg_515(7),
      R => '0'
    );
\reg_519_pp0_iter17_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_519(0),
      Q => reg_519_pp0_iter17_reg(0),
      R => '0'
    );
\reg_519_pp0_iter17_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_519(1),
      Q => reg_519_pp0_iter17_reg(1),
      R => '0'
    );
\reg_519_pp0_iter17_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_519(2),
      Q => reg_519_pp0_iter17_reg(2),
      R => '0'
    );
\reg_519_pp0_iter17_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_519(3),
      Q => reg_519_pp0_iter17_reg(3),
      R => '0'
    );
\reg_519_pp0_iter17_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_519(4),
      Q => reg_519_pp0_iter17_reg(4),
      R => '0'
    );
\reg_519_pp0_iter17_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_519(5),
      Q => reg_519_pp0_iter17_reg(5),
      R => '0'
    );
\reg_519_pp0_iter17_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_519(6),
      Q => reg_519_pp0_iter17_reg(6),
      R => '0'
    );
\reg_519_pp0_iter17_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_519(7),
      Q => reg_519_pp0_iter17_reg(7),
      R => '0'
    );
\reg_519_pp0_iter18_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_519_pp0_iter17_reg(0),
      Q => reg_519_pp0_iter18_reg(0),
      R => '0'
    );
\reg_519_pp0_iter18_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_519_pp0_iter17_reg(1),
      Q => reg_519_pp0_iter18_reg(1),
      R => '0'
    );
\reg_519_pp0_iter18_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_519_pp0_iter17_reg(2),
      Q => reg_519_pp0_iter18_reg(2),
      R => '0'
    );
\reg_519_pp0_iter18_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_519_pp0_iter17_reg(3),
      Q => reg_519_pp0_iter18_reg(3),
      R => '0'
    );
\reg_519_pp0_iter18_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_519_pp0_iter17_reg(4),
      Q => reg_519_pp0_iter18_reg(4),
      R => '0'
    );
\reg_519_pp0_iter18_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_519_pp0_iter17_reg(5),
      Q => reg_519_pp0_iter18_reg(5),
      R => '0'
    );
\reg_519_pp0_iter18_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_519_pp0_iter17_reg(6),
      Q => reg_519_pp0_iter18_reg(6),
      R => '0'
    );
\reg_519_pp0_iter18_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_519_pp0_iter17_reg(7),
      Q => reg_519_pp0_iter18_reg(7),
      R => '0'
    );
\reg_519_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5190,
      D => linebuf_5_q0(0),
      Q => reg_519(0),
      R => '0'
    );
\reg_519_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5190,
      D => linebuf_5_q0(1),
      Q => reg_519(1),
      R => '0'
    );
\reg_519_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5190,
      D => linebuf_5_q0(2),
      Q => reg_519(2),
      R => '0'
    );
\reg_519_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5190,
      D => linebuf_5_q0(3),
      Q => reg_519(3),
      R => '0'
    );
\reg_519_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5190,
      D => linebuf_5_q0(4),
      Q => reg_519(4),
      R => '0'
    );
\reg_519_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5190,
      D => linebuf_5_q0(5),
      Q => reg_519(5),
      R => '0'
    );
\reg_519_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5190,
      D => linebuf_5_q0(6),
      Q => reg_519(6),
      R => '0'
    );
\reg_519_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5190,
      D => linebuf_5_q0(7),
      Q => reg_519(7),
      R => '0'
    );
\row8_fu_148[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAEAEA222A2A2"
    )
        port map (
      I0 => row8_fu_148(0),
      I1 => icmp_ln31_reg_1149,
      I2 => ap_loop_init_pp0_iter1_reg,
      I3 => icmp_ln30_reg_1119_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => add_ln3011_fu_156_reg(0),
      O => \row8_fu_148[0]_i_1_n_0\
    );
\row8_fu_148[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAEAEA222A2A2"
    )
        port map (
      I0 => row8_fu_148(1),
      I1 => icmp_ln31_reg_1149,
      I2 => ap_loop_init_pp0_iter1_reg,
      I3 => icmp_ln30_reg_1119_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => add_ln3011_fu_156_reg(1),
      O => sel0(0)
    );
\row8_fu_148[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFFFF08AA0000"
    )
        port map (
      I0 => add_ln3011_fu_156_reg(2),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln30_reg_1119_pp0_iter1_reg,
      I3 => ap_loop_init_pp0_iter1_reg,
      I4 => icmp_ln31_reg_1149,
      I5 => row8_fu_148(2),
      O => sel0(1)
    );
\row8_fu_148[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFFFF08AA0000"
    )
        port map (
      I0 => add_ln3011_fu_156_reg(3),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln30_reg_1119_pp0_iter1_reg,
      I3 => ap_loop_init_pp0_iter1_reg,
      I4 => icmp_ln31_reg_1149,
      I5 => row8_fu_148(3),
      O => sel0(2)
    );
\row8_fu_148[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFFFF08AA0000"
    )
        port map (
      I0 => add_ln3011_fu_156_reg(4),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln30_reg_1119_pp0_iter1_reg,
      I3 => ap_loop_init_pp0_iter1_reg,
      I4 => icmp_ln31_reg_1149,
      I5 => row8_fu_148(4),
      O => sel0(3)
    );
\row8_fu_148[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFFFF08AA0000"
    )
        port map (
      I0 => add_ln3011_fu_156_reg(5),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln30_reg_1119_pp0_iter1_reg,
      I3 => ap_loop_init_pp0_iter1_reg,
      I4 => icmp_ln31_reg_1149,
      I5 => row8_fu_148(5),
      O => sel0(4)
    );
\row8_fu_148[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFFFF08AA0000"
    )
        port map (
      I0 => add_ln3011_fu_156_reg(6),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln30_reg_1119_pp0_iter1_reg,
      I3 => ap_loop_init_pp0_iter1_reg,
      I4 => icmp_ln31_reg_1149,
      I5 => row8_fu_148(6),
      O => sel0(5)
    );
\row8_fu_148[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFFFF08AA0000"
    )
        port map (
      I0 => add_ln3011_fu_156_reg(7),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln30_reg_1119_pp0_iter1_reg,
      I3 => ap_loop_init_pp0_iter1_reg,
      I4 => icmp_ln31_reg_1149,
      I5 => row8_fu_148(7),
      O => sel0(6)
    );
\row8_fu_148_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_61_in,
      D => \row8_fu_148[0]_i_1_n_0\,
      Q => row8_fu_148(0),
      R => flow_control_loop_delay_pipe_U_n_17
    );
\row8_fu_148_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_61_in,
      D => sel0(0),
      Q => row8_fu_148(1),
      R => flow_control_loop_delay_pipe_U_n_17
    );
\row8_fu_148_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_61_in,
      D => sel0(1),
      Q => row8_fu_148(2),
      R => flow_control_loop_delay_pipe_U_n_17
    );
\row8_fu_148_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_61_in,
      D => sel0(2),
      Q => row8_fu_148(3),
      R => flow_control_loop_delay_pipe_U_n_17
    );
\row8_fu_148_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_61_in,
      D => sel0(3),
      Q => row8_fu_148(4),
      R => flow_control_loop_delay_pipe_U_n_17
    );
\row8_fu_148_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_61_in,
      D => sel0(4),
      Q => row8_fu_148(5),
      R => flow_control_loop_delay_pipe_U_n_17
    );
\row8_fu_148_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_61_in,
      D => sel0(5),
      Q => row8_fu_148(6),
      R => flow_control_loop_delay_pipe_U_n_17
    );
\row8_fu_148_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_61_in,
      D => sel0(6),
      Q => row8_fu_148(7),
      R => flow_control_loop_delay_pipe_U_n_17
    );
\select_ln63_reg_1416[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => tmp_13_reg_1405,
      I1 => trunc_ln50_reg_1400(10),
      I2 => trunc_ln50_reg_1400(9),
      I3 => trunc_ln50_reg_1400(8),
      I4 => trunc_ln50_reg_1400(0),
      O => \select_ln63_reg_1416[0]_i_1_n_0\
    );
\select_ln63_reg_1416[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => tmp_13_reg_1405,
      I1 => trunc_ln50_reg_1400(10),
      I2 => trunc_ln50_reg_1400(9),
      I3 => trunc_ln50_reg_1400(8),
      I4 => trunc_ln50_reg_1400(1),
      O => \select_ln63_reg_1416[1]_i_1_n_0\
    );
\select_ln63_reg_1416[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => tmp_13_reg_1405,
      I1 => trunc_ln50_reg_1400(10),
      I2 => trunc_ln50_reg_1400(9),
      I3 => trunc_ln50_reg_1400(8),
      I4 => trunc_ln50_reg_1400(2),
      O => \select_ln63_reg_1416[2]_i_1_n_0\
    );
\select_ln63_reg_1416[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => tmp_13_reg_1405,
      I1 => trunc_ln50_reg_1400(10),
      I2 => trunc_ln50_reg_1400(9),
      I3 => trunc_ln50_reg_1400(8),
      I4 => trunc_ln50_reg_1400(3),
      O => \select_ln63_reg_1416[3]_i_1_n_0\
    );
\select_ln63_reg_1416[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => tmp_13_reg_1405,
      I1 => trunc_ln50_reg_1400(10),
      I2 => trunc_ln50_reg_1400(9),
      I3 => trunc_ln50_reg_1400(8),
      I4 => trunc_ln50_reg_1400(4),
      O => \select_ln63_reg_1416[4]_i_1_n_0\
    );
\select_ln63_reg_1416[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => tmp_13_reg_1405,
      I1 => trunc_ln50_reg_1400(10),
      I2 => trunc_ln50_reg_1400(9),
      I3 => trunc_ln50_reg_1400(8),
      I4 => trunc_ln50_reg_1400(5),
      O => \select_ln63_reg_1416[5]_i_1_n_0\
    );
\select_ln63_reg_1416[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => tmp_13_reg_1405,
      I1 => trunc_ln50_reg_1400(10),
      I2 => trunc_ln50_reg_1400(9),
      I3 => trunc_ln50_reg_1400(8),
      I4 => trunc_ln50_reg_1400(6),
      O => \select_ln63_reg_1416[6]_i_1_n_0\
    );
\select_ln63_reg_1416[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => tmp_13_reg_1405,
      I1 => trunc_ln50_reg_1400(10),
      I2 => trunc_ln50_reg_1400(9),
      I3 => trunc_ln50_reg_1400(8),
      I4 => trunc_ln50_reg_1400(7),
      O => \select_ln63_reg_1416[7]_i_1_n_0\
    );
\select_ln63_reg_1416_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \select_ln63_reg_1416[0]_i_1_n_0\,
      Q => \select_ln63_reg_1416_reg_n_0_[0]\,
      S => '0'
    );
\select_ln63_reg_1416_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \select_ln63_reg_1416[1]_i_1_n_0\,
      Q => \select_ln63_reg_1416_reg_n_0_[1]\,
      S => '0'
    );
\select_ln63_reg_1416_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \select_ln63_reg_1416[2]_i_1_n_0\,
      Q => \select_ln63_reg_1416_reg_n_0_[2]\,
      S => '0'
    );
\select_ln63_reg_1416_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \select_ln63_reg_1416[3]_i_1_n_0\,
      Q => \select_ln63_reg_1416_reg_n_0_[3]\,
      S => '0'
    );
\select_ln63_reg_1416_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \select_ln63_reg_1416[4]_i_1_n_0\,
      Q => \select_ln63_reg_1416_reg_n_0_[4]\,
      S => '0'
    );
\select_ln63_reg_1416_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \select_ln63_reg_1416[5]_i_1_n_0\,
      Q => \select_ln63_reg_1416_reg_n_0_[5]\,
      S => '0'
    );
\select_ln63_reg_1416_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \select_ln63_reg_1416[6]_i_1_n_0\,
      Q => \select_ln63_reg_1416_reg_n_0_[6]\,
      S => '0'
    );
\select_ln63_reg_1416_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \select_ln63_reg_1416[7]_i_1_n_0\,
      Q => \select_ln63_reg_1416_reg_n_0_[7]\,
      S => '0'
    );
sparsemux_7_2_8_1_1_U10: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized2\
     port map (
      D(7 downto 0) => tmp_5_fu_905_p9(7 downto 0),
      Q(7 downto 0) => reg_515_pp0_iter18_reg(7 downto 0),
      \tmp_5_reg_1390_reg[0]\(1 downto 0) => trunc_ln31_1_reg_1172_pp0_iter18_reg(1 downto 0),
      \tmp_5_reg_1390_reg[7]\(7 downto 0) => reg_511_pp0_iter18_reg(7 downto 0),
      \tmp_5_reg_1390_reg[7]_0\(7 downto 0) => reg_519_pp0_iter18_reg(7 downto 0)
    );
sparsemux_7_2_8_1_1_U11: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized4\
     port map (
      DI(0) => sparsemux_7_2_8_1_1_U11_n_1,
      Q(1 downto 0) => add_ln55_4_reg_1395(1 downto 0),
      S(0) => sparsemux_7_2_8_1_1_U11_n_0,
      reg_499_pp0_iter19_reg(2 downto 0) => reg_499_pp0_iter19_reg(2 downto 0),
      reg_503_pp0_iter19_reg(2 downto 0) => reg_503_pp0_iter19_reg(2 downto 0),
      \reg_503_pp0_iter19_reg_reg[2]__0\(0) => tmp_6_fu_950_p9(2),
      reg_507_pp0_iter19_reg(2 downto 0) => reg_507_pp0_iter19_reg(2 downto 0),
      \trunc_ln50_reg_1400_reg[3]\(1 downto 0) => trunc_ln31_1_reg_1172_pp0_iter19_reg(1 downto 0)
    );
sparsemux_7_2_8_1_1_U12: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized2_7\
     port map (
      D(10) => sparsemux_7_2_8_1_1_U12_n_0,
      D(9) => sparsemux_7_2_8_1_1_U12_n_1,
      D(8) => sparsemux_7_2_8_1_1_U12_n_2,
      D(7) => sparsemux_7_2_8_1_1_U12_n_3,
      D(6) => sparsemux_7_2_8_1_1_U12_n_4,
      D(5) => sparsemux_7_2_8_1_1_U12_n_5,
      D(4) => sparsemux_7_2_8_1_1_U12_n_6,
      D(3) => sparsemux_7_2_8_1_1_U12_n_7,
      D(2) => sparsemux_7_2_8_1_1_U12_n_8,
      D(1) => sparsemux_7_2_8_1_1_U12_n_9,
      D(0) => sparsemux_7_2_8_1_1_U12_n_10,
      DI(0) => sparsemux_7_2_8_1_1_U11_n_1,
      O(0) => \p_1_in__0\,
      Q(1 downto 0) => trunc_ln31_1_reg_1172_pp0_iter19_reg(1 downto 0),
      S(0) => sparsemux_7_2_8_1_1_U11_n_0,
      reg_499_pp0_iter19_reg(7 downto 0) => reg_499_pp0_iter19_reg(7 downto 0),
      reg_503_pp0_iter19_reg(7 downto 0) => reg_503_pp0_iter19_reg(7 downto 0),
      reg_507_pp0_iter19_reg(7 downto 0) => reg_507_pp0_iter19_reg(7 downto 0),
      \tmp_13_reg_1405_reg[0]\(7 downto 0) => shl_ln_fu_996_p3(10 downto 3),
      \tmp_13_reg_1405_reg[0]_0\(10 downto 0) => add_ln55_4_reg_1395(10 downto 0),
      \trunc_ln50_reg_1400_reg[3]\(0) => tmp_6_fu_950_p9(2)
    );
sparsemux_7_2_8_1_1_U5: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1
     port map (
      D(7 downto 0) => tmp_1_fu_774_p9(7 downto 0),
      Q(1 downto 0) => trunc_ln31_1_reg_1172_pp0_iter13_reg(1 downto 0),
      \tmp_1_reg_1289_reg[7]\(7 downto 0) => linebuf_7_q0(7 downto 0),
      \tmp_1_reg_1289_reg[7]_0\(7 downto 0) => linebuf_6_q0(7 downto 0),
      \tmp_1_reg_1289_reg[7]_1\(7 downto 0) => linebuf_8_q0(7 downto 0)
    );
sparsemux_7_2_8_1_1_U6: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1_8
     port map (
      D(7 downto 0) => tmp_fu_793_p9(7 downto 0),
      Q(1 downto 0) => trunc_ln31_1_reg_1172_pp0_iter15_reg(1 downto 0),
      \tmp_reg_1327_reg[7]\(7 downto 0) => linebuf_4_q0(7 downto 0),
      \tmp_reg_1327_reg[7]_0\(7 downto 0) => linebuf_3_q0(7 downto 0),
      \tmp_reg_1327_reg[7]_1\(7 downto 0) => linebuf_5_q0(7 downto 0)
    );
sparsemux_7_2_8_1_1_U7: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized2_9\
     port map (
      I164(7 downto 0) => tmp_3_fu_837_p9(7 downto 0),
      Q(1 downto 0) => trunc_ln31_1_reg_1172_pp0_iter17_reg(1 downto 0),
      \add_ln55_2_reg_1385_reg[7]\(7 downto 0) => linebuf_1_q0(7 downto 0),
      \add_ln55_2_reg_1385_reg[7]_0\(7 downto 0) => linebuf_q0(7 downto 0),
      \add_ln55_2_reg_1385_reg[7]_1\(7 downto 0) => linebuf_2_q0(7 downto 0)
    );
sparsemux_7_2_8_1_1_U9: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized4_10\
     port map (
      Q(7 downto 0) => linebuf_1_load_reg_1355_pp0_iter18_reg(7 downto 0),
      add_ln55_4_fu_944_p2(10 downto 0) => add_ln55_4_fu_944_p2(10 downto 0),
      \add_ln55_4_reg_1395[10]_i_4_0\(7 downto 0) => linebuf_load_reg_1350_pp0_iter18_reg(7 downto 0),
      \add_ln55_4_reg_1395[10]_i_4_1\(1 downto 0) => trunc_ln31_1_reg_1172_pp0_iter18_reg(1 downto 0),
      \add_ln55_4_reg_1395[10]_i_4_2\(7 downto 0) => linebuf_2_load_reg_1360_pp0_iter18_reg(7 downto 0),
      \add_ln55_4_reg_1395_reg[10]\(9 downto 0) => add_ln55_1_reg_1380_pp0_iter18_reg(9 downto 0),
      \add_ln55_4_reg_1395_reg[10]_0\(8 downto 0) => add_ln55_2_reg_1385(8 downto 0)
    );
tmp_11_reg_1184_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 7) => B"00000000000000000000000",
      A(6) => tmp_11_reg_1184_reg_i_1_n_0,
      A(5) => tmp_11_reg_1184_reg_i_2_n_0,
      A(4) => tmp_11_reg_1184_reg_i_3_n_0,
      A(3) => tmp_11_reg_1184_reg_i_4_n_0,
      A(2) => tmp_11_reg_1184_reg_i_5_n_0,
      A(1) => add_ln46_fu_698_p2(1),
      A(0) => trunc_ln31_reg_1134_pp0_iter10_reg(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_11_reg_1184_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000010101011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_11_reg_1184_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_11_reg_1184_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_11_reg_1184_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_11_reg_1184_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_11_reg_1184_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_tmp_11_reg_1184_reg_P_UNCONNECTED(47 downto 15),
      P(14) => tmp_11_reg_1184_reg_n_91,
      P(13) => tmp_11_reg_1184_reg_n_92,
      P(12) => tmp_11_reg_1184_reg_n_93,
      P(11) => tmp_11_reg_1184_reg_n_94,
      P(10) => tmp_11_reg_1184_reg_n_95,
      P(9) => tmp_11_reg_1184_reg_n_96,
      P(8) => tmp_11_reg_1184_reg_n_97,
      P(7) => tmp_11_reg_1184_reg_n_98,
      P(6) => tmp_11_reg_1184_reg_n_99,
      P(5) => tmp_11_reg_1184_reg_n_100,
      P(4) => tmp_11_reg_1184_reg_n_101,
      P(3) => tmp_11_reg_1184_reg_n_102,
      P(2) => tmp_11_reg_1184_reg_n_103,
      P(1) => tmp_11_reg_1184_reg_n_104,
      P(0) => tmp_11_reg_1184_reg_n_105,
      PATTERNBDETECT => NLW_tmp_11_reg_1184_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_11_reg_1184_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_11_reg_1184_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_11_reg_1184_reg_UNDERFLOW_UNCONNECTED
    );
tmp_11_reg_1184_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => trunc_ln31_reg_1134_pp0_iter10_reg(5),
      I1 => trunc_ln31_reg_1134_pp0_iter10_reg(3),
      I2 => trunc_ln31_reg_1134_pp0_iter10_reg(1),
      I3 => trunc_ln31_reg_1134_pp0_iter10_reg(2),
      I4 => trunc_ln31_reg_1134_pp0_iter10_reg(4),
      I5 => trunc_ln31_reg_1134_pp0_iter10_reg(6),
      O => tmp_11_reg_1184_reg_i_1_n_0
    );
tmp_11_reg_1184_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => trunc_ln31_reg_1134_pp0_iter10_reg(4),
      I1 => trunc_ln31_reg_1134_pp0_iter10_reg(2),
      I2 => trunc_ln31_reg_1134_pp0_iter10_reg(1),
      I3 => trunc_ln31_reg_1134_pp0_iter10_reg(3),
      I4 => trunc_ln31_reg_1134_pp0_iter10_reg(5),
      O => tmp_11_reg_1184_reg_i_2_n_0
    );
tmp_11_reg_1184_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => trunc_ln31_reg_1134_pp0_iter10_reg(3),
      I1 => trunc_ln31_reg_1134_pp0_iter10_reg(1),
      I2 => trunc_ln31_reg_1134_pp0_iter10_reg(2),
      I3 => trunc_ln31_reg_1134_pp0_iter10_reg(4),
      O => tmp_11_reg_1184_reg_i_3_n_0
    );
tmp_11_reg_1184_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => trunc_ln31_reg_1134_pp0_iter10_reg(2),
      I1 => trunc_ln31_reg_1134_pp0_iter10_reg(1),
      I2 => trunc_ln31_reg_1134_pp0_iter10_reg(3),
      O => tmp_11_reg_1184_reg_i_4_n_0
    );
tmp_11_reg_1184_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln31_reg_1134_pp0_iter10_reg(1),
      I1 => trunc_ln31_reg_1134_pp0_iter10_reg(2),
      O => tmp_11_reg_1184_reg_i_5_n_0
    );
tmp_11_reg_1184_reg_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln31_reg_1134_pp0_iter10_reg(1),
      O => add_ln46_fu_698_p2(1)
    );
tmp_12_reg_1189_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 7) => B"00000000000000000000000",
      A(6) => tmp_12_reg_1189_reg_i_1_n_0,
      A(5) => tmp_12_reg_1189_reg_i_2_n_0,
      A(4) => tmp_12_reg_1189_reg_i_3_n_0,
      A(3) => tmp_12_reg_1189_reg_i_4_n_0,
      A(2) => tmp_12_reg_1189_reg_i_5_n_0,
      A(1) => tmp_12_reg_1189_reg_i_6_n_0,
      A(0) => add_ln46_1_fu_703_p2(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_12_reg_1189_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000010101011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_12_reg_1189_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_12_reg_1189_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_12_reg_1189_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_12_reg_1189_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_12_reg_1189_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_tmp_12_reg_1189_reg_P_UNCONNECTED(47 downto 15),
      P(14) => tmp_12_reg_1189_reg_n_91,
      P(13) => tmp_12_reg_1189_reg_n_92,
      P(12) => tmp_12_reg_1189_reg_n_93,
      P(11) => tmp_12_reg_1189_reg_n_94,
      P(10) => tmp_12_reg_1189_reg_n_95,
      P(9) => tmp_12_reg_1189_reg_n_96,
      P(8) => tmp_12_reg_1189_reg_n_97,
      P(7) => tmp_12_reg_1189_reg_n_98,
      P(6) => tmp_12_reg_1189_reg_n_99,
      P(5) => tmp_12_reg_1189_reg_n_100,
      P(4) => tmp_12_reg_1189_reg_n_101,
      P(3) => tmp_12_reg_1189_reg_n_102,
      P(2) => tmp_12_reg_1189_reg_n_103,
      P(1) => tmp_12_reg_1189_reg_n_104,
      P(0) => tmp_12_reg_1189_reg_n_105,
      PATTERNBDETECT => NLW_tmp_12_reg_1189_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_12_reg_1189_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_12_reg_1189_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_12_reg_1189_reg_UNDERFLOW_UNCONNECTED
    );
tmp_12_reg_1189_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => trunc_ln31_reg_1134_pp0_iter10_reg(5),
      I1 => tmp_12_reg_1189_reg_i_8_n_0,
      I2 => trunc_ln31_reg_1134_pp0_iter10_reg(6),
      O => tmp_12_reg_1189_reg_i_1_n_0
    );
tmp_12_reg_1189_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => trunc_ln31_reg_1134_pp0_iter10_reg(4),
      I1 => trunc_ln31_reg_1134_pp0_iter10_reg(2),
      I2 => trunc_ln31_reg_1134_pp0_iter10_reg(0),
      I3 => trunc_ln31_reg_1134_pp0_iter10_reg(1),
      I4 => trunc_ln31_reg_1134_pp0_iter10_reg(3),
      I5 => trunc_ln31_reg_1134_pp0_iter10_reg(5),
      O => tmp_12_reg_1189_reg_i_2_n_0
    );
tmp_12_reg_1189_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => trunc_ln31_reg_1134_pp0_iter10_reg(3),
      I1 => trunc_ln31_reg_1134_pp0_iter10_reg(1),
      I2 => trunc_ln31_reg_1134_pp0_iter10_reg(0),
      I3 => trunc_ln31_reg_1134_pp0_iter10_reg(2),
      I4 => trunc_ln31_reg_1134_pp0_iter10_reg(4),
      O => tmp_12_reg_1189_reg_i_3_n_0
    );
tmp_12_reg_1189_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => trunc_ln31_reg_1134_pp0_iter10_reg(2),
      I1 => trunc_ln31_reg_1134_pp0_iter10_reg(0),
      I2 => trunc_ln31_reg_1134_pp0_iter10_reg(1),
      I3 => trunc_ln31_reg_1134_pp0_iter10_reg(3),
      O => tmp_12_reg_1189_reg_i_4_n_0
    );
tmp_12_reg_1189_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => trunc_ln31_reg_1134_pp0_iter10_reg(1),
      I1 => trunc_ln31_reg_1134_pp0_iter10_reg(0),
      I2 => trunc_ln31_reg_1134_pp0_iter10_reg(2),
      O => tmp_12_reg_1189_reg_i_5_n_0
    );
tmp_12_reg_1189_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln31_reg_1134_pp0_iter10_reg(0),
      I1 => trunc_ln31_reg_1134_pp0_iter10_reg(1),
      O => tmp_12_reg_1189_reg_i_6_n_0
    );
tmp_12_reg_1189_reg_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln31_reg_1134_pp0_iter10_reg(0),
      O => add_ln46_1_fu_703_p2(0)
    );
tmp_12_reg_1189_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => trunc_ln31_reg_1134_pp0_iter10_reg(3),
      I1 => trunc_ln31_reg_1134_pp0_iter10_reg(1),
      I2 => trunc_ln31_reg_1134_pp0_iter10_reg(0),
      I3 => trunc_ln31_reg_1134_pp0_iter10_reg(2),
      I4 => trunc_ln31_reg_1134_pp0_iter10_reg(4),
      O => tmp_12_reg_1189_reg_i_8_n_0
    );
\tmp_13_reg_1405_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_1_in__0\,
      Q => tmp_13_reg_1405,
      R => '0'
    );
\tmp_1_reg_1289_pp0_iter15_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_1_reg_1289(0),
      Q => tmp_1_reg_1289_pp0_iter15_reg(0),
      R => '0'
    );
\tmp_1_reg_1289_pp0_iter15_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_1_reg_1289(1),
      Q => tmp_1_reg_1289_pp0_iter15_reg(1),
      R => '0'
    );
\tmp_1_reg_1289_pp0_iter15_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_1_reg_1289(2),
      Q => tmp_1_reg_1289_pp0_iter15_reg(2),
      R => '0'
    );
\tmp_1_reg_1289_pp0_iter15_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_1_reg_1289(3),
      Q => tmp_1_reg_1289_pp0_iter15_reg(3),
      R => '0'
    );
\tmp_1_reg_1289_pp0_iter15_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_1_reg_1289(4),
      Q => tmp_1_reg_1289_pp0_iter15_reg(4),
      R => '0'
    );
\tmp_1_reg_1289_pp0_iter15_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_1_reg_1289(5),
      Q => tmp_1_reg_1289_pp0_iter15_reg(5),
      R => '0'
    );
\tmp_1_reg_1289_pp0_iter15_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_1_reg_1289(6),
      Q => tmp_1_reg_1289_pp0_iter15_reg(6),
      R => '0'
    );
\tmp_1_reg_1289_pp0_iter15_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_1_reg_1289(7),
      Q => tmp_1_reg_1289_pp0_iter15_reg(7),
      R => '0'
    );
\tmp_1_reg_1289_pp0_iter16_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_1_reg_1289_pp0_iter15_reg(0),
      Q => tmp_1_reg_1289_pp0_iter16_reg(0),
      R => '0'
    );
\tmp_1_reg_1289_pp0_iter16_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_1_reg_1289_pp0_iter15_reg(1),
      Q => tmp_1_reg_1289_pp0_iter16_reg(1),
      R => '0'
    );
\tmp_1_reg_1289_pp0_iter16_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_1_reg_1289_pp0_iter15_reg(2),
      Q => tmp_1_reg_1289_pp0_iter16_reg(2),
      R => '0'
    );
\tmp_1_reg_1289_pp0_iter16_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_1_reg_1289_pp0_iter15_reg(3),
      Q => tmp_1_reg_1289_pp0_iter16_reg(3),
      R => '0'
    );
\tmp_1_reg_1289_pp0_iter16_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_1_reg_1289_pp0_iter15_reg(4),
      Q => tmp_1_reg_1289_pp0_iter16_reg(4),
      R => '0'
    );
\tmp_1_reg_1289_pp0_iter16_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_1_reg_1289_pp0_iter15_reg(5),
      Q => tmp_1_reg_1289_pp0_iter16_reg(5),
      R => '0'
    );
\tmp_1_reg_1289_pp0_iter16_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_1_reg_1289_pp0_iter15_reg(6),
      Q => tmp_1_reg_1289_pp0_iter16_reg(6),
      R => '0'
    );
\tmp_1_reg_1289_pp0_iter16_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_1_reg_1289_pp0_iter15_reg(7),
      Q => tmp_1_reg_1289_pp0_iter16_reg(7),
      R => '0'
    );
\tmp_1_reg_1289_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_1_fu_774_p9(0),
      Q => tmp_1_reg_1289(0),
      R => '0'
    );
\tmp_1_reg_1289_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_1_fu_774_p9(1),
      Q => tmp_1_reg_1289(1),
      R => '0'
    );
\tmp_1_reg_1289_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_1_fu_774_p9(2),
      Q => tmp_1_reg_1289(2),
      R => '0'
    );
\tmp_1_reg_1289_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_1_fu_774_p9(3),
      Q => tmp_1_reg_1289(3),
      R => '0'
    );
\tmp_1_reg_1289_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_1_fu_774_p9(4),
      Q => tmp_1_reg_1289(4),
      R => '0'
    );
\tmp_1_reg_1289_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_1_fu_774_p9(5),
      Q => tmp_1_reg_1289(5),
      R => '0'
    );
\tmp_1_reg_1289_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_1_fu_774_p9(6),
      Q => tmp_1_reg_1289(6),
      R => '0'
    );
\tmp_1_reg_1289_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_1_fu_774_p9(7),
      Q => tmp_1_reg_1289(7),
      R => '0'
    );
\tmp_5_reg_1390_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_5_fu_905_p9(0),
      Q => shl_ln_fu_996_p3(3),
      R => '0'
    );
\tmp_5_reg_1390_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_5_fu_905_p9(1),
      Q => shl_ln_fu_996_p3(4),
      R => '0'
    );
\tmp_5_reg_1390_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_5_fu_905_p9(2),
      Q => shl_ln_fu_996_p3(5),
      R => '0'
    );
\tmp_5_reg_1390_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_5_fu_905_p9(3),
      Q => shl_ln_fu_996_p3(6),
      R => '0'
    );
\tmp_5_reg_1390_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_5_fu_905_p9(4),
      Q => shl_ln_fu_996_p3(7),
      R => '0'
    );
\tmp_5_reg_1390_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_5_fu_905_p9(5),
      Q => shl_ln_fu_996_p3(8),
      R => '0'
    );
\tmp_5_reg_1390_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_5_fu_905_p9(6),
      Q => shl_ln_fu_996_p3(9),
      R => '0'
    );
\tmp_5_reg_1390_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_5_fu_905_p9(7),
      Q => shl_ln_fu_996_p3(10),
      R => '0'
    );
\tmp_9_reg_1140_pp0_iter11_reg_reg[0]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_9_reg_1140_pp0_iter2_reg(0),
      Q => \tmp_9_reg_1140_pp0_iter11_reg_reg[0]_srl9_n_0\
    );
\tmp_9_reg_1140_pp0_iter11_reg_reg[1]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_9_reg_1140_pp0_iter2_reg(1),
      Q => \tmp_9_reg_1140_pp0_iter11_reg_reg[1]_srl9_n_0\
    );
\tmp_9_reg_1140_pp0_iter11_reg_reg[2]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_9_reg_1140_pp0_iter2_reg(2),
      Q => \tmp_9_reg_1140_pp0_iter11_reg_reg[2]_srl9_n_0\
    );
\tmp_9_reg_1140_pp0_iter11_reg_reg[3]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_9_reg_1140_pp0_iter2_reg(3),
      Q => \tmp_9_reg_1140_pp0_iter11_reg_reg[3]_srl9_n_0\
    );
\tmp_9_reg_1140_pp0_iter11_reg_reg[4]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_9_reg_1140_pp0_iter2_reg(4),
      Q => \tmp_9_reg_1140_pp0_iter11_reg_reg[4]_srl9_n_0\
    );
\tmp_9_reg_1140_pp0_iter11_reg_reg[5]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_9_reg_1140_pp0_iter2_reg(5),
      Q => \tmp_9_reg_1140_pp0_iter11_reg_reg[5]_srl9_n_0\
    );
\tmp_9_reg_1140_pp0_iter12_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_9_reg_1140_pp0_iter11_reg_reg[0]_srl9_n_0\,
      Q => \tmp_9_reg_1140_pp0_iter12_reg_reg[0]__0_n_0\,
      R => '0'
    );
\tmp_9_reg_1140_pp0_iter12_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_9_reg_1140_pp0_iter11_reg_reg[1]_srl9_n_0\,
      Q => \tmp_9_reg_1140_pp0_iter12_reg_reg[1]__0_n_0\,
      R => '0'
    );
\tmp_9_reg_1140_pp0_iter12_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_9_reg_1140_pp0_iter11_reg_reg[2]_srl9_n_0\,
      Q => \tmp_9_reg_1140_pp0_iter12_reg_reg[2]__0_n_0\,
      R => '0'
    );
\tmp_9_reg_1140_pp0_iter12_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_9_reg_1140_pp0_iter11_reg_reg[3]_srl9_n_0\,
      Q => \tmp_9_reg_1140_pp0_iter12_reg_reg[3]__0_n_0\,
      R => '0'
    );
\tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_9_reg_1140_pp0_iter11_reg_reg[4]_srl9_n_0\,
      Q => \tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0_n_0\,
      R => '0'
    );
\tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_9_reg_1140_pp0_iter11_reg_reg[5]_srl9_n_0\,
      Q => \tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0_n_0\,
      R => '0'
    );
tmp_9_reg_1140_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 1) => tmp_10_fu_643_p4(6 downto 0),
      A(0) => tmp_9_reg_1140_reg_i_8_n_0,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_9_reg_1140_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000101010110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_9_reg_1140_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_9_reg_1140_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_9_reg_1140_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_9_reg_1140_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_9_reg_1140_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_tmp_9_reg_1140_reg_P_UNCONNECTED(47 downto 16),
      P(15 downto 10) => tmp_9_reg_1140_pp0_iter2_reg(5 downto 0),
      P(9) => tmp_9_reg_1140_reg_n_96,
      P(8) => tmp_9_reg_1140_reg_n_97,
      P(7) => tmp_9_reg_1140_reg_n_98,
      P(6) => tmp_9_reg_1140_reg_n_99,
      P(5) => tmp_9_reg_1140_reg_n_100,
      P(4) => tmp_9_reg_1140_reg_n_101,
      P(3) => tmp_9_reg_1140_reg_n_102,
      P(2) => tmp_9_reg_1140_reg_n_103,
      P(1) => tmp_9_reg_1140_reg_n_104,
      P(0) => tmp_9_reg_1140_reg_n_105,
      PATTERNBDETECT => NLW_tmp_9_reg_1140_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_9_reg_1140_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_9_reg_1140_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_9_reg_1140_reg_UNDERFLOW_UNCONNECTED
    );
tmp_9_reg_1140_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A222A2A2"
    )
        port map (
      I0 => col9_fu_152(6),
      I1 => icmp_ln31_reg_1149,
      I2 => ap_loop_init_pp0_iter1_reg,
      I3 => icmp_ln30_reg_1119_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      O => tmp_10_fu_643_p4(5)
    );
tmp_9_reg_1140_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A222A2A2"
    )
        port map (
      I0 => col9_fu_152(5),
      I1 => icmp_ln31_reg_1149,
      I2 => ap_loop_init_pp0_iter1_reg,
      I3 => icmp_ln30_reg_1119_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      O => tmp_10_fu_643_p4(4)
    );
tmp_9_reg_1140_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A222A2A2"
    )
        port map (
      I0 => col9_fu_152(4),
      I1 => icmp_ln31_reg_1149,
      I2 => ap_loop_init_pp0_iter1_reg,
      I3 => icmp_ln30_reg_1119_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      O => tmp_10_fu_643_p4(3)
    );
tmp_9_reg_1140_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A222A2A2"
    )
        port map (
      I0 => col9_fu_152(3),
      I1 => icmp_ln31_reg_1149,
      I2 => ap_loop_init_pp0_iter1_reg,
      I3 => icmp_ln30_reg_1119_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      O => tmp_10_fu_643_p4(2)
    );
tmp_9_reg_1140_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A222A2A2"
    )
        port map (
      I0 => col9_fu_152(2),
      I1 => icmp_ln31_reg_1149,
      I2 => ap_loop_init_pp0_iter1_reg,
      I3 => icmp_ln30_reg_1119_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      O => tmp_10_fu_643_p4(1)
    );
tmp_9_reg_1140_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A222A2A2"
    )
        port map (
      I0 => col9_fu_152(1),
      I1 => icmp_ln31_reg_1149,
      I2 => ap_loop_init_pp0_iter1_reg,
      I3 => icmp_ln30_reg_1119_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      O => tmp_10_fu_643_p4(0)
    );
tmp_9_reg_1140_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A222A2A2"
    )
        port map (
      I0 => col9_fu_152(0),
      I1 => icmp_ln31_reg_1149,
      I2 => ap_loop_init_pp0_iter1_reg,
      I3 => icmp_ln30_reg_1119_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      O => tmp_9_reg_1140_reg_i_8_n_0
    );
\tmp_reg_1327_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_fu_793_p9(0),
      Q => tmp_reg_1327(0),
      R => '0'
    );
\tmp_reg_1327_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_fu_793_p9(1),
      Q => tmp_reg_1327(1),
      R => '0'
    );
\tmp_reg_1327_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_fu_793_p9(2),
      Q => tmp_reg_1327(2),
      R => '0'
    );
\tmp_reg_1327_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_fu_793_p9(3),
      Q => tmp_reg_1327(3),
      R => '0'
    );
\tmp_reg_1327_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_fu_793_p9(4),
      Q => tmp_reg_1327(4),
      R => '0'
    );
\tmp_reg_1327_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_fu_793_p9(5),
      Q => tmp_reg_1327(5),
      R => '0'
    );
\tmp_reg_1327_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_fu_793_p9(6),
      Q => tmp_reg_1327(6),
      R => '0'
    );
\tmp_reg_1327_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_fu_793_p9(7),
      Q => tmp_reg_1327(7),
      R => '0'
    );
\trunc_ln31_1_reg_1172_pp0_iter13_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln31_1_reg_1172(0),
      Q => trunc_ln31_1_reg_1172_pp0_iter13_reg(0),
      R => '0'
    );
\trunc_ln31_1_reg_1172_pp0_iter13_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln31_1_reg_1172(1),
      Q => trunc_ln31_1_reg_1172_pp0_iter13_reg(1),
      R => '0'
    );
\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln31_1_reg_1172_pp0_iter13_reg(0),
      Q => trunc_ln31_1_reg_1172_pp0_iter14_reg(0),
      R => '0'
    );
\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln31_1_reg_1172_pp0_iter13_reg(1),
      Q => trunc_ln31_1_reg_1172_pp0_iter14_reg(1),
      R => '0'
    );
\trunc_ln31_1_reg_1172_pp0_iter15_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln31_1_reg_1172_pp0_iter14_reg(0),
      Q => trunc_ln31_1_reg_1172_pp0_iter15_reg(0),
      R => '0'
    );
\trunc_ln31_1_reg_1172_pp0_iter15_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln31_1_reg_1172_pp0_iter14_reg(1),
      Q => trunc_ln31_1_reg_1172_pp0_iter15_reg(1),
      R => '0'
    );
\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln31_1_reg_1172_pp0_iter15_reg(0),
      Q => trunc_ln31_1_reg_1172_pp0_iter16_reg(0),
      R => '0'
    );
\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln31_1_reg_1172_pp0_iter15_reg(1),
      Q => trunc_ln31_1_reg_1172_pp0_iter16_reg(1),
      R => '0'
    );
\trunc_ln31_1_reg_1172_pp0_iter17_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln31_1_reg_1172_pp0_iter16_reg(0),
      Q => trunc_ln31_1_reg_1172_pp0_iter17_reg(0),
      R => '0'
    );
\trunc_ln31_1_reg_1172_pp0_iter17_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln31_1_reg_1172_pp0_iter16_reg(1),
      Q => trunc_ln31_1_reg_1172_pp0_iter17_reg(1),
      R => '0'
    );
\trunc_ln31_1_reg_1172_pp0_iter18_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln31_1_reg_1172_pp0_iter17_reg(0),
      Q => trunc_ln31_1_reg_1172_pp0_iter18_reg(0),
      R => '0'
    );
\trunc_ln31_1_reg_1172_pp0_iter18_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln31_1_reg_1172_pp0_iter17_reg(1),
      Q => trunc_ln31_1_reg_1172_pp0_iter18_reg(1),
      R => '0'
    );
\trunc_ln31_1_reg_1172_pp0_iter19_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln31_1_reg_1172_pp0_iter18_reg(0),
      Q => trunc_ln31_1_reg_1172_pp0_iter19_reg(0),
      R => '0'
    );
\trunc_ln31_1_reg_1172_pp0_iter19_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln31_1_reg_1172_pp0_iter18_reg(1),
      Q => trunc_ln31_1_reg_1172_pp0_iter19_reg(1),
      R => '0'
    );
\trunc_ln31_1_reg_1172_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => urem_8ns_3ns_2_12_1_U2_n_2,
      Q => trunc_ln31_1_reg_1172(0),
      R => '0'
    );
\trunc_ln31_1_reg_1172_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => urem_8ns_3ns_2_12_1_U2_n_1,
      Q => trunc_ln31_1_reg_1172(1),
      R => '0'
    );
\trunc_ln31_reg_1134_pp0_iter10_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln31_reg_1134_pp0_iter9_reg(0),
      Q => trunc_ln31_reg_1134_pp0_iter10_reg(0),
      R => '0'
    );
\trunc_ln31_reg_1134_pp0_iter10_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln31_reg_1134_pp0_iter9_reg(1),
      Q => trunc_ln31_reg_1134_pp0_iter10_reg(1),
      R => '0'
    );
\trunc_ln31_reg_1134_pp0_iter10_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln31_reg_1134_pp0_iter9_reg_reg[2]_srl2_n_0\,
      Q => trunc_ln31_reg_1134_pp0_iter10_reg(2),
      R => '0'
    );
\trunc_ln31_reg_1134_pp0_iter10_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln31_reg_1134_pp0_iter9_reg_reg[3]_srl3_n_0\,
      Q => trunc_ln31_reg_1134_pp0_iter10_reg(3),
      R => '0'
    );
\trunc_ln31_reg_1134_pp0_iter10_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln31_reg_1134_pp0_iter9_reg_reg[4]_srl4_n_0\,
      Q => trunc_ln31_reg_1134_pp0_iter10_reg(4),
      R => '0'
    );
\trunc_ln31_reg_1134_pp0_iter10_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln31_reg_1134_pp0_iter9_reg_reg[5]_srl5_n_0\,
      Q => trunc_ln31_reg_1134_pp0_iter10_reg(5),
      R => '0'
    );
\trunc_ln31_reg_1134_pp0_iter10_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln31_reg_1134_pp0_iter9_reg_reg[6]_srl6_n_0\,
      Q => trunc_ln31_reg_1134_pp0_iter10_reg(6),
      R => '0'
    );
\trunc_ln31_reg_1134_pp0_iter2_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_10_fu_643_p4(5),
      Q => \trunc_ln31_reg_1134_pp0_iter2_reg_reg[6]_srl2_n_0\
    );
\trunc_ln31_reg_1134_pp0_iter3_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_10_fu_643_p4(4),
      Q => \trunc_ln31_reg_1134_pp0_iter3_reg_reg[5]_srl3_n_0\
    );
\trunc_ln31_reg_1134_pp0_iter3_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln31_reg_1134_pp0_iter2_reg_reg[6]_srl2_n_0\,
      Q => trunc_ln31_reg_1134_pp0_iter3_reg(6),
      R => '0'
    );
\trunc_ln31_reg_1134_pp0_iter4_reg_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_10_fu_643_p4(3),
      Q => \trunc_ln31_reg_1134_pp0_iter4_reg_reg[4]_srl4_n_0\
    );
\trunc_ln31_reg_1134_pp0_iter4_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln31_reg_1134_pp0_iter3_reg_reg[5]_srl3_n_0\,
      Q => trunc_ln31_reg_1134_pp0_iter4_reg(5),
      R => '0'
    );
\trunc_ln31_reg_1134_pp0_iter5_reg_reg[3]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_10_fu_643_p4(2),
      Q => \trunc_ln31_reg_1134_pp0_iter5_reg_reg[3]_srl5_n_0\
    );
\trunc_ln31_reg_1134_pp0_iter5_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln31_reg_1134_pp0_iter4_reg_reg[4]_srl4_n_0\,
      Q => trunc_ln31_reg_1134_pp0_iter5_reg(4),
      R => '0'
    );
\trunc_ln31_reg_1134_pp0_iter6_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_10_fu_643_p4(1),
      Q => \trunc_ln31_reg_1134_pp0_iter6_reg_reg[2]_srl6_n_0\
    );
\trunc_ln31_reg_1134_pp0_iter6_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln31_reg_1134_pp0_iter5_reg_reg[3]_srl5_n_0\,
      Q => trunc_ln31_reg_1134_pp0_iter6_reg(3),
      R => '0'
    );
\trunc_ln31_reg_1134_pp0_iter7_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_10_fu_643_p4(0),
      Q => \trunc_ln31_reg_1134_pp0_iter7_reg_reg[1]_srl7_n_0\
    );
\trunc_ln31_reg_1134_pp0_iter7_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln31_reg_1134_pp0_iter6_reg_reg[2]_srl6_n_0\,
      Q => trunc_ln31_reg_1134_pp0_iter7_reg(2),
      R => '0'
    );
\trunc_ln31_reg_1134_pp0_iter8_reg_reg[0]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_9_reg_1140_reg_i_8_n_0,
      Q => \trunc_ln31_reg_1134_pp0_iter8_reg_reg[0]_srl8_n_0\
    );
\trunc_ln31_reg_1134_pp0_iter8_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln31_reg_1134_pp0_iter7_reg_reg[1]_srl7_n_0\,
      Q => trunc_ln31_reg_1134_pp0_iter8_reg(1),
      R => '0'
    );
\trunc_ln31_reg_1134_pp0_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln31_reg_1134_pp0_iter8_reg_reg[0]_srl8_n_0\,
      Q => trunc_ln31_reg_1134_pp0_iter9_reg(0),
      R => '0'
    );
\trunc_ln31_reg_1134_pp0_iter9_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln31_reg_1134_pp0_iter8_reg(1),
      Q => trunc_ln31_reg_1134_pp0_iter9_reg(1),
      R => '0'
    );
\trunc_ln31_reg_1134_pp0_iter9_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln31_reg_1134_pp0_iter7_reg(2),
      Q => \trunc_ln31_reg_1134_pp0_iter9_reg_reg[2]_srl2_n_0\
    );
\trunc_ln31_reg_1134_pp0_iter9_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln31_reg_1134_pp0_iter6_reg(3),
      Q => \trunc_ln31_reg_1134_pp0_iter9_reg_reg[3]_srl3_n_0\
    );
\trunc_ln31_reg_1134_pp0_iter9_reg_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln31_reg_1134_pp0_iter5_reg(4),
      Q => \trunc_ln31_reg_1134_pp0_iter9_reg_reg[4]_srl4_n_0\
    );
\trunc_ln31_reg_1134_pp0_iter9_reg_reg[5]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln31_reg_1134_pp0_iter4_reg(5),
      Q => \trunc_ln31_reg_1134_pp0_iter9_reg_reg[5]_srl5_n_0\
    );
\trunc_ln31_reg_1134_pp0_iter9_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln31_reg_1134_pp0_iter3_reg(6),
      Q => \trunc_ln31_reg_1134_pp0_iter9_reg_reg[6]_srl6_n_0\
    );
\trunc_ln50_reg_1400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sparsemux_7_2_8_1_1_U12_n_10,
      Q => trunc_ln50_reg_1400(0),
      R => '0'
    );
\trunc_ln50_reg_1400_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sparsemux_7_2_8_1_1_U12_n_0,
      Q => trunc_ln50_reg_1400(10),
      R => '0'
    );
\trunc_ln50_reg_1400_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sparsemux_7_2_8_1_1_U12_n_9,
      Q => trunc_ln50_reg_1400(1),
      R => '0'
    );
\trunc_ln50_reg_1400_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sparsemux_7_2_8_1_1_U12_n_8,
      Q => trunc_ln50_reg_1400(2),
      R => '0'
    );
\trunc_ln50_reg_1400_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sparsemux_7_2_8_1_1_U12_n_7,
      Q => trunc_ln50_reg_1400(3),
      R => '0'
    );
\trunc_ln50_reg_1400_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sparsemux_7_2_8_1_1_U12_n_6,
      Q => trunc_ln50_reg_1400(4),
      R => '0'
    );
\trunc_ln50_reg_1400_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sparsemux_7_2_8_1_1_U12_n_5,
      Q => trunc_ln50_reg_1400(5),
      R => '0'
    );
\trunc_ln50_reg_1400_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sparsemux_7_2_8_1_1_U12_n_4,
      Q => trunc_ln50_reg_1400(6),
      R => '0'
    );
\trunc_ln50_reg_1400_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sparsemux_7_2_8_1_1_U12_n_3,
      Q => trunc_ln50_reg_1400(7),
      R => '0'
    );
\trunc_ln50_reg_1400_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sparsemux_7_2_8_1_1_U12_n_2,
      Q => trunc_ln50_reg_1400(8),
      R => '0'
    );
\trunc_ln50_reg_1400_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sparsemux_7_2_8_1_1_U12_n_1,
      Q => trunc_ln50_reg_1400(9),
      R => '0'
    );
urem_8ns_3ns_2_12_1_U2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_urem_8ns_3ns_2_12_1
     port map (
      A(0) => tmp_10_fu_643_p4(6),
      Q(0) => col9_fu_152(7),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_clk_0 => urem_8ns_3ns_2_12_1_U2_n_1,
      ap_clk_1 => urem_8ns_3ns_2_12_1_U2_n_2,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_loop_init_pp0_iter1_reg => ap_loop_init_pp0_iter1_reg,
      icmp_ln30_reg_1119_pp0_iter1_reg => icmp_ln30_reg_1119_pp0_iter1_reg,
      icmp_ln31_reg_1149 => icmp_ln31_reg_1149,
      trunc_ln31_reg_1134_pp0_iter3_reg(0) => trunc_ln31_reg_1134_pp0_iter3_reg(6),
      trunc_ln31_reg_1134_pp0_iter4_reg(0) => trunc_ln31_reg_1134_pp0_iter4_reg(5),
      trunc_ln31_reg_1134_pp0_iter5_reg(0) => trunc_ln31_reg_1134_pp0_iter5_reg(4),
      trunc_ln31_reg_1134_pp0_iter6_reg(0) => trunc_ln31_reg_1134_pp0_iter6_reg(3),
      trunc_ln31_reg_1134_pp0_iter7_reg(0) => trunc_ln31_reg_1134_pp0_iter7_reg(2),
      trunc_ln31_reg_1134_pp0_iter8_reg(0) => trunc_ln31_reg_1134_pp0_iter8_reg(1),
      trunc_ln31_reg_1134_pp0_iter9_reg(0) => trunc_ln31_reg_1134_pp0_iter9_reg(0)
    );
\zext_ln46_1_reg_1249_pp0_iter14_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_1_reg_1249(0),
      Q => zext_ln46_1_reg_1249_pp0_iter14_reg(0),
      R => '0'
    );
\zext_ln46_1_reg_1249_pp0_iter14_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_1_reg_1249(1),
      Q => zext_ln46_1_reg_1249_pp0_iter14_reg(1),
      R => '0'
    );
\zext_ln46_1_reg_1249_pp0_iter14_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_1_reg_1249(2),
      Q => zext_ln46_1_reg_1249_pp0_iter14_reg(2),
      R => '0'
    );
\zext_ln46_1_reg_1249_pp0_iter14_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_1_reg_1249(3),
      Q => zext_ln46_1_reg_1249_pp0_iter14_reg(3),
      R => '0'
    );
\zext_ln46_1_reg_1249_pp0_iter14_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_1_reg_1249(4),
      Q => zext_ln46_1_reg_1249_pp0_iter14_reg(4),
      R => '0'
    );
\zext_ln46_1_reg_1249_pp0_iter14_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_1_reg_1249(5),
      Q => zext_ln46_1_reg_1249_pp0_iter14_reg(5),
      R => '0'
    );
\zext_ln46_1_reg_1249_pp0_iter15_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_1_reg_1249_pp0_iter14_reg(0),
      Q => zext_ln46_1_reg_1249_pp0_iter15_reg(0),
      R => '0'
    );
\zext_ln46_1_reg_1249_pp0_iter15_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_1_reg_1249_pp0_iter14_reg(1),
      Q => zext_ln46_1_reg_1249_pp0_iter15_reg(1),
      R => '0'
    );
\zext_ln46_1_reg_1249_pp0_iter15_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_1_reg_1249_pp0_iter14_reg(2),
      Q => zext_ln46_1_reg_1249_pp0_iter15_reg(2),
      R => '0'
    );
\zext_ln46_1_reg_1249_pp0_iter15_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_1_reg_1249_pp0_iter14_reg(3),
      Q => zext_ln46_1_reg_1249_pp0_iter15_reg(3),
      R => '0'
    );
\zext_ln46_1_reg_1249_pp0_iter15_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_1_reg_1249_pp0_iter14_reg(4),
      Q => zext_ln46_1_reg_1249_pp0_iter15_reg(4),
      R => '0'
    );
\zext_ln46_1_reg_1249_pp0_iter15_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_1_reg_1249_pp0_iter14_reg(5),
      Q => zext_ln46_1_reg_1249_pp0_iter15_reg(5),
      R => '0'
    );
\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_1_reg_1249_pp0_iter15_reg(0),
      Q => zext_ln46_1_reg_1249_pp0_iter16_reg(0),
      R => '0'
    );
\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_1_reg_1249_pp0_iter15_reg(1),
      Q => zext_ln46_1_reg_1249_pp0_iter16_reg(1),
      R => '0'
    );
\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_1_reg_1249_pp0_iter15_reg(2),
      Q => zext_ln46_1_reg_1249_pp0_iter16_reg(2),
      R => '0'
    );
\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_1_reg_1249_pp0_iter15_reg(3),
      Q => zext_ln46_1_reg_1249_pp0_iter16_reg(3),
      R => '0'
    );
\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_1_reg_1249_pp0_iter15_reg(4),
      Q => zext_ln46_1_reg_1249_pp0_iter16_reg(4),
      R => '0'
    );
\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_1_reg_1249_pp0_iter15_reg(5),
      Q => zext_ln46_1_reg_1249_pp0_iter16_reg(5),
      R => '0'
    );
\zext_ln46_1_reg_1249_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_12_reg_1189_reg_n_96,
      Q => zext_ln46_1_reg_1249(0),
      R => '0'
    );
\zext_ln46_1_reg_1249_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_12_reg_1189_reg_n_95,
      Q => zext_ln46_1_reg_1249(1),
      R => '0'
    );
\zext_ln46_1_reg_1249_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_12_reg_1189_reg_n_94,
      Q => zext_ln46_1_reg_1249(2),
      R => '0'
    );
\zext_ln46_1_reg_1249_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_12_reg_1189_reg_n_93,
      Q => zext_ln46_1_reg_1249(3),
      R => '0'
    );
\zext_ln46_1_reg_1249_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_12_reg_1189_reg_n_92,
      Q => zext_ln46_1_reg_1249(4),
      R => '0'
    );
\zext_ln46_1_reg_1249_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_12_reg_1189_reg_n_91,
      Q => zext_ln46_1_reg_1249(5),
      R => '0'
    );
\zext_ln46_reg_1239_pp0_iter14_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_reg_1239(0),
      Q => zext_ln46_reg_1239_pp0_iter14_reg(0),
      R => '0'
    );
\zext_ln46_reg_1239_pp0_iter14_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_reg_1239(1),
      Q => zext_ln46_reg_1239_pp0_iter14_reg(1),
      R => '0'
    );
\zext_ln46_reg_1239_pp0_iter14_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_reg_1239(2),
      Q => zext_ln46_reg_1239_pp0_iter14_reg(2),
      R => '0'
    );
\zext_ln46_reg_1239_pp0_iter14_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_reg_1239(3),
      Q => zext_ln46_reg_1239_pp0_iter14_reg(3),
      R => '0'
    );
\zext_ln46_reg_1239_pp0_iter14_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_reg_1239(4),
      Q => zext_ln46_reg_1239_pp0_iter14_reg(4),
      R => '0'
    );
\zext_ln46_reg_1239_pp0_iter14_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_reg_1239(5),
      Q => zext_ln46_reg_1239_pp0_iter14_reg(5),
      R => '0'
    );
\zext_ln46_reg_1239_pp0_iter15_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_reg_1239_pp0_iter14_reg(0),
      Q => zext_ln46_reg_1239_pp0_iter15_reg(0),
      R => '0'
    );
\zext_ln46_reg_1239_pp0_iter15_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_reg_1239_pp0_iter14_reg(1),
      Q => zext_ln46_reg_1239_pp0_iter15_reg(1),
      R => '0'
    );
\zext_ln46_reg_1239_pp0_iter15_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_reg_1239_pp0_iter14_reg(2),
      Q => zext_ln46_reg_1239_pp0_iter15_reg(2),
      R => '0'
    );
\zext_ln46_reg_1239_pp0_iter15_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_reg_1239_pp0_iter14_reg(3),
      Q => zext_ln46_reg_1239_pp0_iter15_reg(3),
      R => '0'
    );
\zext_ln46_reg_1239_pp0_iter15_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_reg_1239_pp0_iter14_reg(4),
      Q => zext_ln46_reg_1239_pp0_iter15_reg(4),
      R => '0'
    );
\zext_ln46_reg_1239_pp0_iter15_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln46_reg_1239_pp0_iter14_reg(5),
      Q => zext_ln46_reg_1239_pp0_iter15_reg(5),
      R => '0'
    );
\zext_ln46_reg_1239_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_11_reg_1184_reg_n_96,
      Q => zext_ln46_reg_1239(0),
      R => '0'
    );
\zext_ln46_reg_1239_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_11_reg_1184_reg_n_95,
      Q => zext_ln46_reg_1239(1),
      R => '0'
    );
\zext_ln46_reg_1239_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_11_reg_1184_reg_n_94,
      Q => zext_ln46_reg_1239(2),
      R => '0'
    );
\zext_ln46_reg_1239_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_11_reg_1184_reg_n_93,
      Q => zext_ln46_reg_1239(3),
      R => '0'
    );
\zext_ln46_reg_1239_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_11_reg_1184_reg_n_92,
      Q => zext_ln46_reg_1239(4),
      R => '0'
    );
\zext_ln46_reg_1239_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_11_reg_1184_reg_n_91,
      Q => zext_ln46_reg_1239(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_gmem0_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem0_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    m_axi_gmem0_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_ARVALID : out STD_LOGIC;
    m_axi_gmem0_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem0_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWREADY : in STD_LOGIC;
    m_axi_gmem0_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_AWVALID : out STD_LOGIC;
    m_axi_gmem0_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_BREADY : out STD_LOGIC;
    m_axi_gmem0_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_BVALID : in STD_LOGIC;
    m_axi_gmem0_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_RLAST : in STD_LOGIC;
    m_axi_gmem0_RREADY : out STD_LOGIC;
    m_axi_gmem0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_RVALID : in STD_LOGIC;
    m_axi_gmem0_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_WLAST : out STD_LOGIC;
    m_axi_gmem0_WREADY : in STD_LOGIC;
    m_axi_gmem0_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_WVALID : out STD_LOGIC;
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem1_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    m_axi_gmem1_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARVALID : out STD_LOGIC;
    m_axi_gmem1_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem1_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    m_axi_gmem1_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    m_axi_gmem1_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_BREADY : out STD_LOGIC;
    m_axi_gmem1_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_BVALID : in STD_LOGIC;
    m_axi_gmem1_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RLAST : in STD_LOGIC;
    m_axi_gmem1_RREADY : out STD_LOGIC;
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_RVALID : in STD_LOGIC;
    m_axi_gmem1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_WLAST : out STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    m_axi_gmem1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_WVALID : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_conv2d_edge_0_0,conv2d_edge,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "conv2d_edge,Vivado 2024.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_gmem0_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem0_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem1_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem1_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem0_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_gmem0_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_gmem0_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_gmem1_ARVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_gmem0_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_gmem0_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_gmem0_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem0_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_gmem0_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_U0_m_axi_gmem0_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_gmem0_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_gmem0_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem0_ARREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem0_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_gmem0_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_gmem0_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_gmem0_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_gmem0_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem0_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_gmem0_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_gmem0_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_gmem0_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_gmem0_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem0_AWREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem0_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_gmem0_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_gmem0_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_gmem0_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_gmem0_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem0_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_gmem1_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_gmem1_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_gmem1_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem1_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_gmem1_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_gmem1_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_gmem1_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_gmem1_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem1_ARREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem1_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_gmem1_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_gmem1_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_gmem1_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_gmem1_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem1_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_gmem1_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_U0_m_axi_gmem1_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_gmem1_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_gmem1_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem1_AWREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem1_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_gmem1_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_gmem1_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_gmem1_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_M_AXI_GMEM0_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ADDR_WIDTH of U0 : label is 64;
  attribute C_M_AXI_GMEM0_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ARUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_GMEM0_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_AWUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_GMEM0_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_BUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_GMEM0_CACHE_VALUE : integer;
  attribute C_M_AXI_GMEM0_CACHE_VALUE of U0 : label is 3;
  attribute C_M_AXI_GMEM0_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM0_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_GMEM0_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_GMEM0_PROT_VALUE : integer;
  attribute C_M_AXI_GMEM0_PROT_VALUE of U0 : label is 0;
  attribute C_M_AXI_GMEM0_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_RUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_GMEM0_USER_VALUE : integer;
  attribute C_M_AXI_GMEM0_USER_VALUE of U0 : label is 0;
  attribute C_M_AXI_GMEM0_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_WUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH of U0 : label is 64;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_GMEM1_CACHE_VALUE : integer;
  attribute C_M_AXI_GMEM1_CACHE_VALUE of U0 : label is 3;
  attribute C_M_AXI_GMEM1_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM1_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_GMEM1_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_GMEM1_PROT_VALUE : integer;
  attribute C_M_AXI_GMEM1_PROT_VALUE of U0 : label is 0;
  attribute C_M_AXI_GMEM1_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_RUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_GMEM1_USER_VALUE : integer;
  attribute C_M_AXI_GMEM1_USER_VALUE of U0 : label is 0;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH of U0 : label is 1;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of U0 : label is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of U0 : label is 32;
  attribute sdx_kernel : string;
  attribute sdx_kernel of U0 : label is "true";
  attribute sdx_kernel_synth_inst : string;
  attribute sdx_kernel_synth_inst of U0 : label is "U0";
  attribute sdx_kernel_type : string;
  attribute sdx_kernel_type of U0 : label is "hls";
  attribute x_interface_info : string;
  attribute x_interface_info of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem0:m_axi_gmem1, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute x_interface_parameter of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute x_interface_parameter of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of m_axi_gmem0_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREADY";
  attribute x_interface_info of m_axi_gmem0_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARVALID";
  attribute x_interface_info of m_axi_gmem0_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREADY";
  attribute x_interface_info of m_axi_gmem0_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWVALID";
  attribute x_interface_info of m_axi_gmem0_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BREADY";
  attribute x_interface_info of m_axi_gmem0_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BVALID";
  attribute x_interface_info of m_axi_gmem0_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RLAST";
  attribute x_interface_info of m_axi_gmem0_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RREADY";
  attribute x_interface_info of m_axi_gmem0_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RVALID";
  attribute x_interface_info of m_axi_gmem0_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WLAST";
  attribute x_interface_info of m_axi_gmem0_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WREADY";
  attribute x_interface_info of m_axi_gmem0_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WVALID";
  attribute x_interface_info of m_axi_gmem1_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREADY";
  attribute x_interface_info of m_axi_gmem1_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARVALID";
  attribute x_interface_info of m_axi_gmem1_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREADY";
  attribute x_interface_info of m_axi_gmem1_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWVALID";
  attribute x_interface_info of m_axi_gmem1_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BREADY";
  attribute x_interface_info of m_axi_gmem1_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BVALID";
  attribute x_interface_info of m_axi_gmem1_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RLAST";
  attribute x_interface_info of m_axi_gmem1_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RREADY";
  attribute x_interface_info of m_axi_gmem1_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RVALID";
  attribute x_interface_info of m_axi_gmem1_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WLAST";
  attribute x_interface_info of m_axi_gmem1_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WREADY";
  attribute x_interface_info of m_axi_gmem1_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WVALID";
  attribute x_interface_info of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute x_interface_info of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute x_interface_info of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute x_interface_info of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute x_interface_info of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute x_interface_info of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute x_interface_info of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute x_interface_info of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute x_interface_info of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute x_interface_info of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute x_interface_info of m_axi_gmem0_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARADDR";
  attribute x_interface_parameter of m_axi_gmem0_ARADDR : signal is "XIL_INTERFACENAME m_axi_gmem0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_gmem0_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARBURST";
  attribute x_interface_info of m_axi_gmem0_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARCACHE";
  attribute x_interface_info of m_axi_gmem0_ARID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARID";
  attribute x_interface_info of m_axi_gmem0_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLEN";
  attribute x_interface_info of m_axi_gmem0_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLOCK";
  attribute x_interface_info of m_axi_gmem0_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARPROT";
  attribute x_interface_info of m_axi_gmem0_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARQOS";
  attribute x_interface_info of m_axi_gmem0_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREGION";
  attribute x_interface_info of m_axi_gmem0_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARSIZE";
  attribute x_interface_info of m_axi_gmem0_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWADDR";
  attribute x_interface_info of m_axi_gmem0_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWBURST";
  attribute x_interface_info of m_axi_gmem0_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWCACHE";
  attribute x_interface_info of m_axi_gmem0_AWID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWID";
  attribute x_interface_info of m_axi_gmem0_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLEN";
  attribute x_interface_info of m_axi_gmem0_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLOCK";
  attribute x_interface_info of m_axi_gmem0_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWPROT";
  attribute x_interface_info of m_axi_gmem0_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWQOS";
  attribute x_interface_info of m_axi_gmem0_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREGION";
  attribute x_interface_info of m_axi_gmem0_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWSIZE";
  attribute x_interface_info of m_axi_gmem0_BID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BID";
  attribute x_interface_info of m_axi_gmem0_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BRESP";
  attribute x_interface_info of m_axi_gmem0_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RDATA";
  attribute x_interface_info of m_axi_gmem0_RID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RID";
  attribute x_interface_info of m_axi_gmem0_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RRESP";
  attribute x_interface_info of m_axi_gmem0_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WDATA";
  attribute x_interface_info of m_axi_gmem0_WID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WID";
  attribute x_interface_info of m_axi_gmem0_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WSTRB";
  attribute x_interface_info of m_axi_gmem1_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARADDR";
  attribute x_interface_parameter of m_axi_gmem1_ARADDR : signal is "XIL_INTERFACENAME m_axi_gmem1, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_gmem1_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARBURST";
  attribute x_interface_info of m_axi_gmem1_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARCACHE";
  attribute x_interface_info of m_axi_gmem1_ARID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARID";
  attribute x_interface_info of m_axi_gmem1_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLEN";
  attribute x_interface_info of m_axi_gmem1_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLOCK";
  attribute x_interface_info of m_axi_gmem1_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARPROT";
  attribute x_interface_info of m_axi_gmem1_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARQOS";
  attribute x_interface_info of m_axi_gmem1_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREGION";
  attribute x_interface_info of m_axi_gmem1_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARSIZE";
  attribute x_interface_info of m_axi_gmem1_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWADDR";
  attribute x_interface_info of m_axi_gmem1_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWBURST";
  attribute x_interface_info of m_axi_gmem1_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWCACHE";
  attribute x_interface_info of m_axi_gmem1_AWID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWID";
  attribute x_interface_info of m_axi_gmem1_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLEN";
  attribute x_interface_info of m_axi_gmem1_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLOCK";
  attribute x_interface_info of m_axi_gmem1_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWPROT";
  attribute x_interface_info of m_axi_gmem1_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWQOS";
  attribute x_interface_info of m_axi_gmem1_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREGION";
  attribute x_interface_info of m_axi_gmem1_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWSIZE";
  attribute x_interface_info of m_axi_gmem1_BID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BID";
  attribute x_interface_info of m_axi_gmem1_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BRESP";
  attribute x_interface_info of m_axi_gmem1_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RDATA";
  attribute x_interface_info of m_axi_gmem1_RID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RID";
  attribute x_interface_info of m_axi_gmem1_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RRESP";
  attribute x_interface_info of m_axi_gmem1_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WDATA";
  attribute x_interface_info of m_axi_gmem1_WID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WID";
  attribute x_interface_info of m_axi_gmem1_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WSTRB";
  attribute x_interface_info of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute x_interface_parameter of s_axi_control_ARADDR : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute x_interface_info of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute x_interface_info of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute x_interface_info of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute x_interface_info of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute x_interface_info of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
begin
  m_axi_gmem0_ARADDR(63 downto 2) <= \^m_axi_gmem0_araddr\(63 downto 2);
  m_axi_gmem0_ARADDR(1) <= \<const0>\;
  m_axi_gmem0_ARADDR(0) <= \<const0>\;
  m_axi_gmem0_ARBURST(1) <= \<const0>\;
  m_axi_gmem0_ARBURST(0) <= \<const1>\;
  m_axi_gmem0_ARCACHE(3) <= \<const0>\;
  m_axi_gmem0_ARCACHE(2) <= \<const0>\;
  m_axi_gmem0_ARCACHE(1) <= \<const1>\;
  m_axi_gmem0_ARCACHE(0) <= \<const1>\;
  m_axi_gmem0_ARID(0) <= \<const0>\;
  m_axi_gmem0_ARLEN(7) <= \<const0>\;
  m_axi_gmem0_ARLEN(6) <= \<const0>\;
  m_axi_gmem0_ARLEN(5) <= \<const0>\;
  m_axi_gmem0_ARLEN(4) <= \<const0>\;
  m_axi_gmem0_ARLEN(3 downto 0) <= \^m_axi_gmem0_arlen\(3 downto 0);
  m_axi_gmem0_ARLOCK(1) <= \<const0>\;
  m_axi_gmem0_ARLOCK(0) <= \<const0>\;
  m_axi_gmem0_ARPROT(2) <= \<const0>\;
  m_axi_gmem0_ARPROT(1) <= \<const0>\;
  m_axi_gmem0_ARPROT(0) <= \<const0>\;
  m_axi_gmem0_ARQOS(3) <= \<const0>\;
  m_axi_gmem0_ARQOS(2) <= \<const0>\;
  m_axi_gmem0_ARQOS(1) <= \<const0>\;
  m_axi_gmem0_ARQOS(0) <= \<const0>\;
  m_axi_gmem0_ARREGION(3) <= \<const0>\;
  m_axi_gmem0_ARREGION(2) <= \<const0>\;
  m_axi_gmem0_ARREGION(1) <= \<const0>\;
  m_axi_gmem0_ARREGION(0) <= \<const0>\;
  m_axi_gmem0_ARSIZE(2) <= \<const0>\;
  m_axi_gmem0_ARSIZE(1) <= \<const1>\;
  m_axi_gmem0_ARSIZE(0) <= \<const0>\;
  m_axi_gmem0_AWADDR(63) <= \<const0>\;
  m_axi_gmem0_AWADDR(62) <= \<const0>\;
  m_axi_gmem0_AWADDR(61) <= \<const0>\;
  m_axi_gmem0_AWADDR(60) <= \<const0>\;
  m_axi_gmem0_AWADDR(59) <= \<const0>\;
  m_axi_gmem0_AWADDR(58) <= \<const0>\;
  m_axi_gmem0_AWADDR(57) <= \<const0>\;
  m_axi_gmem0_AWADDR(56) <= \<const0>\;
  m_axi_gmem0_AWADDR(55) <= \<const0>\;
  m_axi_gmem0_AWADDR(54) <= \<const0>\;
  m_axi_gmem0_AWADDR(53) <= \<const0>\;
  m_axi_gmem0_AWADDR(52) <= \<const0>\;
  m_axi_gmem0_AWADDR(51) <= \<const0>\;
  m_axi_gmem0_AWADDR(50) <= \<const0>\;
  m_axi_gmem0_AWADDR(49) <= \<const0>\;
  m_axi_gmem0_AWADDR(48) <= \<const0>\;
  m_axi_gmem0_AWADDR(47) <= \<const0>\;
  m_axi_gmem0_AWADDR(46) <= \<const0>\;
  m_axi_gmem0_AWADDR(45) <= \<const0>\;
  m_axi_gmem0_AWADDR(44) <= \<const0>\;
  m_axi_gmem0_AWADDR(43) <= \<const0>\;
  m_axi_gmem0_AWADDR(42) <= \<const0>\;
  m_axi_gmem0_AWADDR(41) <= \<const0>\;
  m_axi_gmem0_AWADDR(40) <= \<const0>\;
  m_axi_gmem0_AWADDR(39) <= \<const0>\;
  m_axi_gmem0_AWADDR(38) <= \<const0>\;
  m_axi_gmem0_AWADDR(37) <= \<const0>\;
  m_axi_gmem0_AWADDR(36) <= \<const0>\;
  m_axi_gmem0_AWADDR(35) <= \<const0>\;
  m_axi_gmem0_AWADDR(34) <= \<const0>\;
  m_axi_gmem0_AWADDR(33) <= \<const0>\;
  m_axi_gmem0_AWADDR(32) <= \<const0>\;
  m_axi_gmem0_AWADDR(31) <= \<const0>\;
  m_axi_gmem0_AWADDR(30) <= \<const0>\;
  m_axi_gmem0_AWADDR(29) <= \<const0>\;
  m_axi_gmem0_AWADDR(28) <= \<const0>\;
  m_axi_gmem0_AWADDR(27) <= \<const0>\;
  m_axi_gmem0_AWADDR(26) <= \<const0>\;
  m_axi_gmem0_AWADDR(25) <= \<const0>\;
  m_axi_gmem0_AWADDR(24) <= \<const0>\;
  m_axi_gmem0_AWADDR(23) <= \<const0>\;
  m_axi_gmem0_AWADDR(22) <= \<const0>\;
  m_axi_gmem0_AWADDR(21) <= \<const0>\;
  m_axi_gmem0_AWADDR(20) <= \<const0>\;
  m_axi_gmem0_AWADDR(19) <= \<const0>\;
  m_axi_gmem0_AWADDR(18) <= \<const0>\;
  m_axi_gmem0_AWADDR(17) <= \<const0>\;
  m_axi_gmem0_AWADDR(16) <= \<const0>\;
  m_axi_gmem0_AWADDR(15) <= \<const0>\;
  m_axi_gmem0_AWADDR(14) <= \<const0>\;
  m_axi_gmem0_AWADDR(13) <= \<const0>\;
  m_axi_gmem0_AWADDR(12) <= \<const0>\;
  m_axi_gmem0_AWADDR(11) <= \<const0>\;
  m_axi_gmem0_AWADDR(10) <= \<const0>\;
  m_axi_gmem0_AWADDR(9) <= \<const0>\;
  m_axi_gmem0_AWADDR(8) <= \<const0>\;
  m_axi_gmem0_AWADDR(7) <= \<const0>\;
  m_axi_gmem0_AWADDR(6) <= \<const0>\;
  m_axi_gmem0_AWADDR(5) <= \<const0>\;
  m_axi_gmem0_AWADDR(4) <= \<const0>\;
  m_axi_gmem0_AWADDR(3) <= \<const0>\;
  m_axi_gmem0_AWADDR(2) <= \<const0>\;
  m_axi_gmem0_AWADDR(1) <= \<const0>\;
  m_axi_gmem0_AWADDR(0) <= \<const0>\;
  m_axi_gmem0_AWBURST(1) <= \<const0>\;
  m_axi_gmem0_AWBURST(0) <= \<const1>\;
  m_axi_gmem0_AWCACHE(3) <= \<const0>\;
  m_axi_gmem0_AWCACHE(2) <= \<const0>\;
  m_axi_gmem0_AWCACHE(1) <= \<const1>\;
  m_axi_gmem0_AWCACHE(0) <= \<const1>\;
  m_axi_gmem0_AWID(0) <= \<const0>\;
  m_axi_gmem0_AWLEN(7) <= \<const0>\;
  m_axi_gmem0_AWLEN(6) <= \<const0>\;
  m_axi_gmem0_AWLEN(5) <= \<const0>\;
  m_axi_gmem0_AWLEN(4) <= \<const0>\;
  m_axi_gmem0_AWLEN(3) <= \<const0>\;
  m_axi_gmem0_AWLEN(2) <= \<const0>\;
  m_axi_gmem0_AWLEN(1) <= \<const0>\;
  m_axi_gmem0_AWLEN(0) <= \<const0>\;
  m_axi_gmem0_AWLOCK(1) <= \<const0>\;
  m_axi_gmem0_AWLOCK(0) <= \<const0>\;
  m_axi_gmem0_AWPROT(2) <= \<const0>\;
  m_axi_gmem0_AWPROT(1) <= \<const0>\;
  m_axi_gmem0_AWPROT(0) <= \<const0>\;
  m_axi_gmem0_AWQOS(3) <= \<const0>\;
  m_axi_gmem0_AWQOS(2) <= \<const0>\;
  m_axi_gmem0_AWQOS(1) <= \<const0>\;
  m_axi_gmem0_AWQOS(0) <= \<const0>\;
  m_axi_gmem0_AWREGION(3) <= \<const0>\;
  m_axi_gmem0_AWREGION(2) <= \<const0>\;
  m_axi_gmem0_AWREGION(1) <= \<const0>\;
  m_axi_gmem0_AWREGION(0) <= \<const0>\;
  m_axi_gmem0_AWSIZE(2) <= \<const0>\;
  m_axi_gmem0_AWSIZE(1) <= \<const1>\;
  m_axi_gmem0_AWSIZE(0) <= \<const0>\;
  m_axi_gmem0_AWVALID <= \<const0>\;
  m_axi_gmem0_WDATA(31) <= \<const0>\;
  m_axi_gmem0_WDATA(30) <= \<const0>\;
  m_axi_gmem0_WDATA(29) <= \<const0>\;
  m_axi_gmem0_WDATA(28) <= \<const0>\;
  m_axi_gmem0_WDATA(27) <= \<const0>\;
  m_axi_gmem0_WDATA(26) <= \<const0>\;
  m_axi_gmem0_WDATA(25) <= \<const0>\;
  m_axi_gmem0_WDATA(24) <= \<const0>\;
  m_axi_gmem0_WDATA(23) <= \<const0>\;
  m_axi_gmem0_WDATA(22) <= \<const0>\;
  m_axi_gmem0_WDATA(21) <= \<const0>\;
  m_axi_gmem0_WDATA(20) <= \<const0>\;
  m_axi_gmem0_WDATA(19) <= \<const0>\;
  m_axi_gmem0_WDATA(18) <= \<const0>\;
  m_axi_gmem0_WDATA(17) <= \<const0>\;
  m_axi_gmem0_WDATA(16) <= \<const0>\;
  m_axi_gmem0_WDATA(15) <= \<const0>\;
  m_axi_gmem0_WDATA(14) <= \<const0>\;
  m_axi_gmem0_WDATA(13) <= \<const0>\;
  m_axi_gmem0_WDATA(12) <= \<const0>\;
  m_axi_gmem0_WDATA(11) <= \<const0>\;
  m_axi_gmem0_WDATA(10) <= \<const0>\;
  m_axi_gmem0_WDATA(9) <= \<const0>\;
  m_axi_gmem0_WDATA(8) <= \<const0>\;
  m_axi_gmem0_WDATA(7) <= \<const0>\;
  m_axi_gmem0_WDATA(6) <= \<const0>\;
  m_axi_gmem0_WDATA(5) <= \<const0>\;
  m_axi_gmem0_WDATA(4) <= \<const0>\;
  m_axi_gmem0_WDATA(3) <= \<const0>\;
  m_axi_gmem0_WDATA(2) <= \<const0>\;
  m_axi_gmem0_WDATA(1) <= \<const0>\;
  m_axi_gmem0_WDATA(0) <= \<const0>\;
  m_axi_gmem0_WID(0) <= \<const0>\;
  m_axi_gmem0_WLAST <= \<const0>\;
  m_axi_gmem0_WSTRB(3) <= \<const0>\;
  m_axi_gmem0_WSTRB(2) <= \<const0>\;
  m_axi_gmem0_WSTRB(1) <= \<const0>\;
  m_axi_gmem0_WSTRB(0) <= \<const0>\;
  m_axi_gmem0_WVALID <= \<const0>\;
  m_axi_gmem1_ARADDR(63) <= \<const0>\;
  m_axi_gmem1_ARADDR(62) <= \<const0>\;
  m_axi_gmem1_ARADDR(61) <= \<const0>\;
  m_axi_gmem1_ARADDR(60) <= \<const0>\;
  m_axi_gmem1_ARADDR(59) <= \<const0>\;
  m_axi_gmem1_ARADDR(58) <= \<const0>\;
  m_axi_gmem1_ARADDR(57) <= \<const0>\;
  m_axi_gmem1_ARADDR(56) <= \<const0>\;
  m_axi_gmem1_ARADDR(55) <= \<const0>\;
  m_axi_gmem1_ARADDR(54) <= \<const0>\;
  m_axi_gmem1_ARADDR(53) <= \<const0>\;
  m_axi_gmem1_ARADDR(52) <= \<const0>\;
  m_axi_gmem1_ARADDR(51) <= \<const0>\;
  m_axi_gmem1_ARADDR(50) <= \<const0>\;
  m_axi_gmem1_ARADDR(49) <= \<const0>\;
  m_axi_gmem1_ARADDR(48) <= \<const0>\;
  m_axi_gmem1_ARADDR(47) <= \<const0>\;
  m_axi_gmem1_ARADDR(46) <= \<const0>\;
  m_axi_gmem1_ARADDR(45) <= \<const0>\;
  m_axi_gmem1_ARADDR(44) <= \<const0>\;
  m_axi_gmem1_ARADDR(43) <= \<const0>\;
  m_axi_gmem1_ARADDR(42) <= \<const0>\;
  m_axi_gmem1_ARADDR(41) <= \<const0>\;
  m_axi_gmem1_ARADDR(40) <= \<const0>\;
  m_axi_gmem1_ARADDR(39) <= \<const0>\;
  m_axi_gmem1_ARADDR(38) <= \<const0>\;
  m_axi_gmem1_ARADDR(37) <= \<const0>\;
  m_axi_gmem1_ARADDR(36) <= \<const0>\;
  m_axi_gmem1_ARADDR(35) <= \<const0>\;
  m_axi_gmem1_ARADDR(34) <= \<const0>\;
  m_axi_gmem1_ARADDR(33) <= \<const0>\;
  m_axi_gmem1_ARADDR(32) <= \<const0>\;
  m_axi_gmem1_ARADDR(31) <= \<const0>\;
  m_axi_gmem1_ARADDR(30) <= \<const0>\;
  m_axi_gmem1_ARADDR(29) <= \<const0>\;
  m_axi_gmem1_ARADDR(28) <= \<const0>\;
  m_axi_gmem1_ARADDR(27) <= \<const0>\;
  m_axi_gmem1_ARADDR(26) <= \<const0>\;
  m_axi_gmem1_ARADDR(25) <= \<const0>\;
  m_axi_gmem1_ARADDR(24) <= \<const0>\;
  m_axi_gmem1_ARADDR(23) <= \<const0>\;
  m_axi_gmem1_ARADDR(22) <= \<const0>\;
  m_axi_gmem1_ARADDR(21) <= \<const0>\;
  m_axi_gmem1_ARADDR(20) <= \<const0>\;
  m_axi_gmem1_ARADDR(19) <= \<const0>\;
  m_axi_gmem1_ARADDR(18) <= \<const0>\;
  m_axi_gmem1_ARADDR(17) <= \<const0>\;
  m_axi_gmem1_ARADDR(16) <= \<const0>\;
  m_axi_gmem1_ARADDR(15) <= \<const0>\;
  m_axi_gmem1_ARADDR(14) <= \<const0>\;
  m_axi_gmem1_ARADDR(13) <= \<const0>\;
  m_axi_gmem1_ARADDR(12) <= \<const0>\;
  m_axi_gmem1_ARADDR(11) <= \<const0>\;
  m_axi_gmem1_ARADDR(10) <= \<const0>\;
  m_axi_gmem1_ARADDR(9) <= \<const0>\;
  m_axi_gmem1_ARADDR(8) <= \<const0>\;
  m_axi_gmem1_ARADDR(7) <= \<const0>\;
  m_axi_gmem1_ARADDR(6) <= \<const0>\;
  m_axi_gmem1_ARADDR(5) <= \<const0>\;
  m_axi_gmem1_ARADDR(4) <= \<const0>\;
  m_axi_gmem1_ARADDR(3) <= \<const0>\;
  m_axi_gmem1_ARADDR(2) <= \<const0>\;
  m_axi_gmem1_ARADDR(1) <= \<const0>\;
  m_axi_gmem1_ARADDR(0) <= \<const0>\;
  m_axi_gmem1_ARBURST(1) <= \<const0>\;
  m_axi_gmem1_ARBURST(0) <= \<const1>\;
  m_axi_gmem1_ARCACHE(3) <= \<const0>\;
  m_axi_gmem1_ARCACHE(2) <= \<const0>\;
  m_axi_gmem1_ARCACHE(1) <= \<const1>\;
  m_axi_gmem1_ARCACHE(0) <= \<const1>\;
  m_axi_gmem1_ARID(0) <= \<const0>\;
  m_axi_gmem1_ARLEN(7) <= \<const0>\;
  m_axi_gmem1_ARLEN(6) <= \<const0>\;
  m_axi_gmem1_ARLEN(5) <= \<const0>\;
  m_axi_gmem1_ARLEN(4) <= \<const0>\;
  m_axi_gmem1_ARLEN(3) <= \<const0>\;
  m_axi_gmem1_ARLEN(2) <= \<const0>\;
  m_axi_gmem1_ARLEN(1) <= \<const0>\;
  m_axi_gmem1_ARLEN(0) <= \<const0>\;
  m_axi_gmem1_ARLOCK(1) <= \<const0>\;
  m_axi_gmem1_ARLOCK(0) <= \<const0>\;
  m_axi_gmem1_ARPROT(2) <= \<const0>\;
  m_axi_gmem1_ARPROT(1) <= \<const0>\;
  m_axi_gmem1_ARPROT(0) <= \<const0>\;
  m_axi_gmem1_ARQOS(3) <= \<const0>\;
  m_axi_gmem1_ARQOS(2) <= \<const0>\;
  m_axi_gmem1_ARQOS(1) <= \<const0>\;
  m_axi_gmem1_ARQOS(0) <= \<const0>\;
  m_axi_gmem1_ARREGION(3) <= \<const0>\;
  m_axi_gmem1_ARREGION(2) <= \<const0>\;
  m_axi_gmem1_ARREGION(1) <= \<const0>\;
  m_axi_gmem1_ARREGION(0) <= \<const0>\;
  m_axi_gmem1_ARSIZE(2) <= \<const0>\;
  m_axi_gmem1_ARSIZE(1) <= \<const1>\;
  m_axi_gmem1_ARSIZE(0) <= \<const0>\;
  m_axi_gmem1_ARVALID <= \<const0>\;
  m_axi_gmem1_AWADDR(63 downto 2) <= \^m_axi_gmem1_awaddr\(63 downto 2);
  m_axi_gmem1_AWADDR(1) <= \<const0>\;
  m_axi_gmem1_AWADDR(0) <= \<const0>\;
  m_axi_gmem1_AWBURST(1) <= \<const0>\;
  m_axi_gmem1_AWBURST(0) <= \<const1>\;
  m_axi_gmem1_AWCACHE(3) <= \<const0>\;
  m_axi_gmem1_AWCACHE(2) <= \<const0>\;
  m_axi_gmem1_AWCACHE(1) <= \<const1>\;
  m_axi_gmem1_AWCACHE(0) <= \<const1>\;
  m_axi_gmem1_AWID(0) <= \<const0>\;
  m_axi_gmem1_AWLEN(7) <= \<const0>\;
  m_axi_gmem1_AWLEN(6) <= \<const0>\;
  m_axi_gmem1_AWLEN(5) <= \<const0>\;
  m_axi_gmem1_AWLEN(4) <= \<const0>\;
  m_axi_gmem1_AWLEN(3 downto 0) <= \^m_axi_gmem1_awlen\(3 downto 0);
  m_axi_gmem1_AWLOCK(1) <= \<const0>\;
  m_axi_gmem1_AWLOCK(0) <= \<const0>\;
  m_axi_gmem1_AWPROT(2) <= \<const0>\;
  m_axi_gmem1_AWPROT(1) <= \<const0>\;
  m_axi_gmem1_AWPROT(0) <= \<const0>\;
  m_axi_gmem1_AWQOS(3) <= \<const0>\;
  m_axi_gmem1_AWQOS(2) <= \<const0>\;
  m_axi_gmem1_AWQOS(1) <= \<const0>\;
  m_axi_gmem1_AWQOS(0) <= \<const0>\;
  m_axi_gmem1_AWREGION(3) <= \<const0>\;
  m_axi_gmem1_AWREGION(2) <= \<const0>\;
  m_axi_gmem1_AWREGION(1) <= \<const0>\;
  m_axi_gmem1_AWREGION(0) <= \<const0>\;
  m_axi_gmem1_AWSIZE(2) <= \<const0>\;
  m_axi_gmem1_AWSIZE(1) <= \<const1>\;
  m_axi_gmem1_AWSIZE(0) <= \<const0>\;
  m_axi_gmem1_WID(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axi_gmem0_ARADDR(63 downto 2) => \^m_axi_gmem0_araddr\(63 downto 2),
      m_axi_gmem0_ARADDR(1 downto 0) => NLW_U0_m_axi_gmem0_ARADDR_UNCONNECTED(1 downto 0),
      m_axi_gmem0_ARBURST(1 downto 0) => NLW_U0_m_axi_gmem0_ARBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem0_ARCACHE(3 downto 0) => NLW_U0_m_axi_gmem0_ARCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem0_ARID(0) => NLW_U0_m_axi_gmem0_ARID_UNCONNECTED(0),
      m_axi_gmem0_ARLEN(7 downto 4) => NLW_U0_m_axi_gmem0_ARLEN_UNCONNECTED(7 downto 4),
      m_axi_gmem0_ARLEN(3 downto 0) => \^m_axi_gmem0_arlen\(3 downto 0),
      m_axi_gmem0_ARLOCK(1 downto 0) => NLW_U0_m_axi_gmem0_ARLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem0_ARPROT(2 downto 0) => NLW_U0_m_axi_gmem0_ARPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem0_ARQOS(3 downto 0) => NLW_U0_m_axi_gmem0_ARQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      m_axi_gmem0_ARREGION(3 downto 0) => NLW_U0_m_axi_gmem0_ARREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem0_ARSIZE(2 downto 0) => NLW_U0_m_axi_gmem0_ARSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem0_ARUSER(0) => NLW_U0_m_axi_gmem0_ARUSER_UNCONNECTED(0),
      m_axi_gmem0_ARVALID => m_axi_gmem0_ARVALID,
      m_axi_gmem0_AWADDR(63 downto 0) => NLW_U0_m_axi_gmem0_AWADDR_UNCONNECTED(63 downto 0),
      m_axi_gmem0_AWBURST(1 downto 0) => NLW_U0_m_axi_gmem0_AWBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem0_AWCACHE(3 downto 0) => NLW_U0_m_axi_gmem0_AWCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem0_AWID(0) => NLW_U0_m_axi_gmem0_AWID_UNCONNECTED(0),
      m_axi_gmem0_AWLEN(7 downto 0) => NLW_U0_m_axi_gmem0_AWLEN_UNCONNECTED(7 downto 0),
      m_axi_gmem0_AWLOCK(1 downto 0) => NLW_U0_m_axi_gmem0_AWLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem0_AWPROT(2 downto 0) => NLW_U0_m_axi_gmem0_AWPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem0_AWQOS(3 downto 0) => NLW_U0_m_axi_gmem0_AWQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem0_AWREADY => '0',
      m_axi_gmem0_AWREGION(3 downto 0) => NLW_U0_m_axi_gmem0_AWREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem0_AWSIZE(2 downto 0) => NLW_U0_m_axi_gmem0_AWSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem0_AWUSER(0) => NLW_U0_m_axi_gmem0_AWUSER_UNCONNECTED(0),
      m_axi_gmem0_AWVALID => NLW_U0_m_axi_gmem0_AWVALID_UNCONNECTED,
      m_axi_gmem0_BID(0) => '0',
      m_axi_gmem0_BREADY => m_axi_gmem0_BREADY,
      m_axi_gmem0_BRESP(1 downto 0) => B"00",
      m_axi_gmem0_BUSER(0) => '0',
      m_axi_gmem0_BVALID => m_axi_gmem0_BVALID,
      m_axi_gmem0_RDATA(31 downto 0) => m_axi_gmem0_RDATA(31 downto 0),
      m_axi_gmem0_RID(0) => '0',
      m_axi_gmem0_RLAST => m_axi_gmem0_RLAST,
      m_axi_gmem0_RREADY => m_axi_gmem0_RREADY,
      m_axi_gmem0_RRESP(1 downto 0) => B"00",
      m_axi_gmem0_RUSER(0) => '0',
      m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
      m_axi_gmem0_WDATA(31 downto 0) => NLW_U0_m_axi_gmem0_WDATA_UNCONNECTED(31 downto 0),
      m_axi_gmem0_WID(0) => NLW_U0_m_axi_gmem0_WID_UNCONNECTED(0),
      m_axi_gmem0_WLAST => NLW_U0_m_axi_gmem0_WLAST_UNCONNECTED,
      m_axi_gmem0_WREADY => '0',
      m_axi_gmem0_WSTRB(3 downto 0) => NLW_U0_m_axi_gmem0_WSTRB_UNCONNECTED(3 downto 0),
      m_axi_gmem0_WUSER(0) => NLW_U0_m_axi_gmem0_WUSER_UNCONNECTED(0),
      m_axi_gmem0_WVALID => NLW_U0_m_axi_gmem0_WVALID_UNCONNECTED,
      m_axi_gmem1_ARADDR(63 downto 0) => NLW_U0_m_axi_gmem1_ARADDR_UNCONNECTED(63 downto 0),
      m_axi_gmem1_ARBURST(1 downto 0) => NLW_U0_m_axi_gmem1_ARBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem1_ARCACHE(3 downto 0) => NLW_U0_m_axi_gmem1_ARCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem1_ARID(0) => NLW_U0_m_axi_gmem1_ARID_UNCONNECTED(0),
      m_axi_gmem1_ARLEN(7 downto 0) => NLW_U0_m_axi_gmem1_ARLEN_UNCONNECTED(7 downto 0),
      m_axi_gmem1_ARLOCK(1 downto 0) => NLW_U0_m_axi_gmem1_ARLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem1_ARPROT(2 downto 0) => NLW_U0_m_axi_gmem1_ARPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem1_ARQOS(3 downto 0) => NLW_U0_m_axi_gmem1_ARQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem1_ARREADY => '0',
      m_axi_gmem1_ARREGION(3 downto 0) => NLW_U0_m_axi_gmem1_ARREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem1_ARSIZE(2 downto 0) => NLW_U0_m_axi_gmem1_ARSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem1_ARUSER(0) => NLW_U0_m_axi_gmem1_ARUSER_UNCONNECTED(0),
      m_axi_gmem1_ARVALID => NLW_U0_m_axi_gmem1_ARVALID_UNCONNECTED,
      m_axi_gmem1_AWADDR(63 downto 2) => \^m_axi_gmem1_awaddr\(63 downto 2),
      m_axi_gmem1_AWADDR(1 downto 0) => NLW_U0_m_axi_gmem1_AWADDR_UNCONNECTED(1 downto 0),
      m_axi_gmem1_AWBURST(1 downto 0) => NLW_U0_m_axi_gmem1_AWBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem1_AWCACHE(3 downto 0) => NLW_U0_m_axi_gmem1_AWCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem1_AWID(0) => NLW_U0_m_axi_gmem1_AWID_UNCONNECTED(0),
      m_axi_gmem1_AWLEN(7 downto 4) => NLW_U0_m_axi_gmem1_AWLEN_UNCONNECTED(7 downto 4),
      m_axi_gmem1_AWLEN(3 downto 0) => \^m_axi_gmem1_awlen\(3 downto 0),
      m_axi_gmem1_AWLOCK(1 downto 0) => NLW_U0_m_axi_gmem1_AWLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem1_AWPROT(2 downto 0) => NLW_U0_m_axi_gmem1_AWPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem1_AWQOS(3 downto 0) => NLW_U0_m_axi_gmem1_AWQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem1_AWREADY => m_axi_gmem1_AWREADY,
      m_axi_gmem1_AWREGION(3 downto 0) => NLW_U0_m_axi_gmem1_AWREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem1_AWSIZE(2 downto 0) => NLW_U0_m_axi_gmem1_AWSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem1_AWUSER(0) => NLW_U0_m_axi_gmem1_AWUSER_UNCONNECTED(0),
      m_axi_gmem1_AWVALID => m_axi_gmem1_AWVALID,
      m_axi_gmem1_BID(0) => '0',
      m_axi_gmem1_BREADY => m_axi_gmem1_BREADY,
      m_axi_gmem1_BRESP(1 downto 0) => B"00",
      m_axi_gmem1_BUSER(0) => '0',
      m_axi_gmem1_BVALID => m_axi_gmem1_BVALID,
      m_axi_gmem1_RDATA(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_gmem1_RID(0) => '0',
      m_axi_gmem1_RLAST => '0',
      m_axi_gmem1_RREADY => m_axi_gmem1_RREADY,
      m_axi_gmem1_RRESP(1 downto 0) => B"00",
      m_axi_gmem1_RUSER(0) => '0',
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      m_axi_gmem1_WDATA(31 downto 0) => m_axi_gmem1_WDATA(31 downto 0),
      m_axi_gmem1_WID(0) => NLW_U0_m_axi_gmem1_WID_UNCONNECTED(0),
      m_axi_gmem1_WLAST => m_axi_gmem1_WLAST,
      m_axi_gmem1_WREADY => m_axi_gmem1_WREADY,
      m_axi_gmem1_WSTRB(3 downto 0) => m_axi_gmem1_WSTRB(3 downto 0),
      m_axi_gmem1_WUSER(0) => NLW_U0_m_axi_gmem1_WUSER_UNCONNECTED(0),
      m_axi_gmem1_WVALID => m_axi_gmem1_WVALID,
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 2) => s_axi_control_AWADDR(5 downto 2),
      s_axi_control_AWADDR(1 downto 0) => B"00",
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_U0_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_U0_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
