#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Oct 19 07:53:55 2021
# Process ID: 5616
# Current directory: C:/Users/horowitj/Documents/Lab_6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6296 C:\Users\horowitj\Documents\Lab_6\Lab_6.xpr
# Log file: C:/Users/horowitj/Documents/Lab_6/vivado.log
# Journal file: C:/Users/horowitj/Documents/Lab_6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/horowitj/Documents/Lab_6/Lab_6.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/horowitj/Documents/Lab_6/Lab_6.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1070.586 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Oct 19 08:03:40 2021] Launched synth_1...
Run output will be captured here: C:/Users/horowitj/Documents/Lab_6/Lab_6.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux4p_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mux4p_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/horowitj/Documents/Lab_6/RTL/mux4p.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/horowitj/Documents/Lab_6/Simulation/mux4p_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4p_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xelab -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4p_tb_behav xil_defaultlib.mux4p_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4p_tb_behav xil_defaultlib.mux4p_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 't0' [C:/Users/horowitj/Documents/Lab_6/Simulation/mux4p_tb.sv:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4p(W=4)
Compiling module xil_defaultlib.mux4p_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux4p_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux4p_tb_behav -key {Behavioral:sim_1:Functional:mux4p_tb} -tclbatch {mux4p_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mux4p_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 40 ns : File "C:/Users/horowitj/Documents/Lab_6/Simulation/mux4p_tb.sv" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux4p_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1070.586 ; gain = 0.000
add_bp {C:/Users/horowitj/Documents/Lab_6/RTL/mux4p.sv} 27
add_bp {C:/Users/horowitj/Documents/Lab_6/RTL/mux4p.sv} 28
add_bp {C:/Users/horowitj/Documents/Lab_6/RTL/mux4p.sv} 29
remove_bps -file {C:/Users/horowitj/Documents/Lab_6/RTL/mux4p.sv} -line 29
remove_bps -file {C:/Users/horowitj/Documents/Lab_6/RTL/mux4p.sv} -line 28
remove_bps -file {C:/Users/horowitj/Documents/Lab_6/RTL/mux4p.sv} -line 27
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/horowitj/Documents/Lab_6/Lab_6.runs/synth_1

launch_runs synth_1 -jobs 2
[Tue Oct 19 08:22:49 2021] Launched synth_1...
Run output will be captured here: C:/Users/horowitj/Documents/Lab_6/Lab_6.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux4p_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mux4p_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/horowitj/Documents/Lab_6/RTL/mux4p.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/horowitj/Documents/Lab_6/Simulation/mux4p_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4p_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xelab -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4p_tb_behav xil_defaultlib.mux4p_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4p_tb_behav xil_defaultlib.mux4p_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 't0' [C:/Users/horowitj/Documents/Lab_6/Simulation/mux4p_tb.sv:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4p(W=4)
Compiling module xil_defaultlib.mux4p_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux4p_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux4p_tb_behav -key {Behavioral:sim_1:Functional:mux4p_tb} -tclbatch {mux4p_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mux4p_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 40 ns : File "C:/Users/horowitj/Documents/Lab_6/Simulation/mux4p_tb.sv" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux4p_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1070.586 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/horowitj/Documents/Lab_6/RTL/alu.sv w ]
add_files C:/Users/horowitj/Documents/Lab_6/RTL/alu.sv
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/horowitj/Documents/Lab_6/Simulation/alu_tb.sv w ]
add_files -fileset sim_1 C:/Users/horowitj/Documents/Lab_6/Simulation/alu_tb.sv
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [C:/Users/horowitj/Documents/Lab_6/RTL/alu.sv:32]
[Tue Oct 19 08:34:34 2021] Launched synth_1...
Run output will be captured here: C:/Users/horowitj/Documents/Lab_6/Lab_6.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux4p_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mux4p_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/horowitj/Documents/Lab_6/RTL/mux4p.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/horowitj/Documents/Lab_6/Simulation/mux4p_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4p_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xelab -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4p_tb_behav xil_defaultlib.mux4p_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4p_tb_behav xil_defaultlib.mux4p_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 't0' [C:/Users/horowitj/Documents/Lab_6/Simulation/mux4p_tb.sv:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4p(W=4)
Compiling module xil_defaultlib.mux4p_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux4p_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux4p_tb_behav -key {Behavioral:sim_1:Functional:mux4p_tb} -tclbatch {mux4p_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mux4p_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 40 ns : File "C:/Users/horowitj/Documents/Lab_6/Simulation/mux4p_tb.sv" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux4p_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1085.848 ; gain = 15.262
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [C:/Users/horowitj/Documents/Lab_6/RTL/alu.sv:35]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [C:/Users/horowitj/Documents/Lab_6/RTL/alu.sv:35]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [C:/Users/horowitj/Documents/Lab_6/RTL/alu.sv:35]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [C:/Users/horowitj/Documents/Lab_6/RTL/alu.sv:41]
[Tue Oct 19 08:41:48 2021] Launched synth_1...
Run output will be captured here: C:/Users/horowitj/Documents/Lab_6/Lab_6.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horowitj\Documents\Lab_6\Simulation\mux4p_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horowitj\Documents\Lab_6\RTL\alu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horowitj\Documents\Lab_6\RTL\mux4p.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horowitj\Documents\Lab_6\Simulation\alu_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horowitj\Documents\Lab_6\Simulation\mux4p_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horowitj\Documents\Lab_6\RTL\alu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horowitj\Documents\Lab_6\RTL\mux4p.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horowitj\Documents\Lab_6\Simulation\alu_tb.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horowitj\Documents\Lab_6\Simulation\mux4p_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horowitj\Documents\Lab_6\RTL\alu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horowitj\Documents\Lab_6\RTL\mux4p.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horowitj\Documents\Lab_6\Simulation\alu_tb.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux4p_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mux4p_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/horowitj/Documents/Lab_6/RTL/mux4p.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/horowitj/Documents/Lab_6/Simulation/mux4p_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4p_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xelab -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4p_tb_behav xil_defaultlib.mux4p_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4p_tb_behav xil_defaultlib.mux4p_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4p(W=4)
Compiling module xil_defaultlib.mux4p_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux4p_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux4p_tb_behav -key {Behavioral:sim_1:Functional:mux4p_tb} -tclbatch {mux4p_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mux4p_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 40 ns : File "C:/Users/horowitj/Documents/Lab_6/Simulation/mux4p_tb.sv" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux4p_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1086.562 ; gain = 0.715
set_property top alu [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/horowitj/Documents/Lab_6/Lab_6.runs/synth_1

launch_runs synth_1 -jobs 2
[Tue Oct 19 08:49:41 2021] Launched synth_1...
Run output will be captured here: C:/Users/horowitj/Documents/Lab_6/Lab_6.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/horowitj/Documents/Lab_6/Simulation/alu_tb.tv w ]
add_files C:/Users/horowitj/Documents/Lab_6/Simulation/alu_tb.tv
set_property file_type {Memory File} [get_files  C:/Users/horowitj/Documents/Lab_6/Simulation/alu_tb.tv]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux4p_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim/alu_tb.tv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mux4p_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/horowitj/Documents/Lab_6/RTL/mux4p.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/horowitj/Documents/Lab_6/Simulation/mux4p_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4p_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xelab -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4p_tb_behav xil_defaultlib.mux4p_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4p_tb_behav xil_defaultlib.mux4p_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4p(W=4)
Compiling module xil_defaultlib.mux4p_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux4p_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux4p_tb_behav -key {Behavioral:sim_1:Functional:mux4p_tb} -tclbatch {mux4p_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mux4p_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 40 ns : File "C:/Users/horowitj/Documents/Lab_6/Simulation/mux4p_tb.sv" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux4p_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1121.469 ; gain = 0.000
set_property top alu_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horowitj\Documents\Lab_6\Simulation\mux4p_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horowitj\Documents\Lab_6\RTL\alu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horowitj\Documents\Lab_6\RTL\mux4p.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horowitj\Documents\Lab_6\Simulation\alu_tb.sv:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim/alu_tb.tv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj alu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/horowitj/Documents/Lab_6/RTL/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/horowitj/Documents/Lab_6/Simulation/alu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xelab -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu(W=32)
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim/xsim.dir/alu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim/xsim.dir/alu_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 19 09:10:01 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 19 09:10:01 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1121.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/alu_tb/testvectors" to the wave window because it has 680068 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
starting up testbench...
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 0
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 1
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 2
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 3
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 4
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 5
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 6
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 7
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 8
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 9
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 10
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 11
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 12
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 13
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 14
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 15
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 17
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 18
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 19
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 20
Error: input a,b = 00000000000000000000000000000000         0
 outputs: zero = x (expected zero = 1)
Error: input a,b = 000000000000000000000000000001114294967295
 outputs: result = 00000000000000000000000000000000 (expected result = 11111111111111111111111111111000)
Error: input a,b = 000000000000000000000000000001114294967295
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000000000000000000000000000001114294967288
 outputs: zero = x (expected zero = 1)
Error: input a,b = 00000000000000000000000000000000         8
 outputs: result = 00000000000000000000000000000000 (expected result = 00000000000000000000100000000000)
Error: input a,b = 00000000000000000000000000000000         8
 outputs: zero = x (expected zero = 0)
Error: input a,b = 00000000000000000000000000000000         0
 outputs: zero = x (expected zero = 1)
Error: input a,b = 000000000000000000000000000001114294967288
 outputs: result = 00000000000000000000000000000000 (expected result = 00000000000000000000000000001000)
Error: input a,b = 000000000000000000000000000001114294967288
 outputs: zero = x (expected zero = 0)
Error: input a,b = 00000000000000000000000000000000         8
 outputs: zero = x (expected zero = 1)
Error: input a,b = 00000000000000000000000000000000         8
 outputs: result = 00000000000000000000000000000000 (expected result = 00000000000000000000011111111000)
Error: input a,b = 00000000000000000000000000000000         8
 outputs: zero = x (expected zero = 0)
Error: input a,b = 00000000000000000000000000000000         0
 outputs: zero = x (expected zero = 1)
Error: input a,b = 00000000000000000000000000000000         8
 outputs: result = 00000000000000000000000000000000 (expected result = 00000000000000000000000000001000)
Error: input a,b = 00000000000000000000000000000000         8
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000000000000000000000000000001114294967288
 outputs: zero = x (expected zero = 1)
Error: input a,b = 00000000000000000000000000000000         0
 outputs: zero = x (expected zero = 1)
Error: input a,b = 00000000000000000000000000000000         0
 outputs: result = 00000000000000000000000000000000 (expected result = 00000000000000000000000000001000)
Error: input a,b = 00000000000000000000000000000000         0
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000000000000000000000000000001114294967295
 outputs: result = 00000000000000000000000000000000 (expected result = 11111111111111111111111111111000)
Error: input a,b = 000000000000000000000000000001114294967295
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000000000000000000000000000000002443359168
 outputs: result = 00000000000000000000000000000000 (expected result = 10010001101000101011001111000000)
Error: input a,b = 000000000000000000000000000000002443359168
 outputs: zero = x (expected zero = 0)
Error: input a,b = 00000000000000000000000000000100 992614664
 outputs: result = 00000000000000000000000000000000 (expected result = 00010001001000100001000100000000)
Error: input a,b = 00000000000000000000000000000100 992614664
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000000000000000000000000000001114294967288
 outputs: zero = x (expected zero = 1)
Error: input a,b = 000000000000000000000000000001114294967295
 outputs: result = 00000000000000000000000000000000 (expected result = 11111111111111111111111111111000)
Error: input a,b = 000000000000000000000000000001114294967295
 outputs: zero = x (expected zero = 0)
Error: input a,b = 00000000000000000000000000000100 992614668
 outputs: result = 00000000000000000000000000000000 (expected result = 10111011101010101011101111001000)
Error: input a,b = 00000000000000000000000000000100 992614668
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000000000000000000000000000001114294967295
 outputs: result = 00000000000000000000000000000000 (expected result = 11111111111111111111111111111000)
Error: input a,b = 000000000000000000000000000001114294967295
 outputs: zero = x (expected zero = 0)
Error: input a,b = 00000000000000000000000000000000         0
 outputs: zero = x (expected zero = 1)
        21 tests completed with         33 errors
$stop called at time : 225 ns : File "C:/Users/horowitj/Documents/Lab_6/Simulation/alu_tb.sv" Line 90
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1129.523 ; gain = 8.055
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1129.523 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim/alu_tb.tv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj alu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xelab -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/alu_tb/testvectors" to the wave window because it has 680068 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
starting up testbench...
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 0
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 1
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 2
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 3
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 4
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 5
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 6
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 7
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 8
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 9
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 10
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 11
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 12
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 13
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 14
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 15
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 17
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 18
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 19
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 20
Error: input a,b = 00000000000000000000000000000000         0
 outputs: zero = x (expected zero = 1)
Error: input a,b = 000000000000000000000000000001114294967295
 outputs: result = 00000000000000000000000000000000 (expected result = 11111111111111111111111111111000)
Error: input a,b = 000000000000000000000000000001114294967295
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000000000000000000000000000001114294967288
 outputs: zero = x (expected zero = 1)
Error: input a,b = 00000000000000000000000000000000         8
 outputs: result = 00000000000000000000000000000000 (expected result = 00000000000000000000100000000000)
Error: input a,b = 00000000000000000000000000000000         8
 outputs: zero = x (expected zero = 0)
Error: input a,b = 00000000000000000000000000000000         0
 outputs: zero = x (expected zero = 1)
Error: input a,b = 000000000000000000000000000001114294967288
 outputs: result = 00000000000000000000000000000000 (expected result = 00000000000000000000000000001000)
Error: input a,b = 000000000000000000000000000001114294967288
 outputs: zero = x (expected zero = 0)
Error: input a,b = 00000000000000000000000000000000         8
 outputs: zero = x (expected zero = 1)
Error: input a,b = 00000000000000000000000000000000         8
 outputs: result = 00000000000000000000000000000000 (expected result = 00000000000000000000011111111000)
Error: input a,b = 00000000000000000000000000000000         8
 outputs: zero = x (expected zero = 0)
Error: input a,b = 00000000000000000000000000000000         0
 outputs: zero = x (expected zero = 1)
Error: input a,b = 00000000000000000000000000000000         8
 outputs: result = 00000000000000000000000000000000 (expected result = 00000000000000000000000000001000)
Error: input a,b = 00000000000000000000000000000000         8
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000000000000000000000000000001114294967288
 outputs: zero = x (expected zero = 1)
Error: input a,b = 00000000000000000000000000000000         0
 outputs: zero = x (expected zero = 1)
Error: input a,b = 00000000000000000000000000000000         0
 outputs: result = 00000000000000000000000000000000 (expected result = 00000000000000000000000000001000)
Error: input a,b = 00000000000000000000000000000000         0
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000000000000000000000000000001114294967295
 outputs: result = 00000000000000000000000000000000 (expected result = 11111111111111111111111111111000)
Error: input a,b = 000000000000000000000000000001114294967295
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000000000000000000000000000000002443359168
 outputs: result = 00000000000000000000000000000000 (expected result = 10010001101000101011001111000000)
Error: input a,b = 000000000000000000000000000000002443359168
 outputs: zero = x (expected zero = 0)
Error: input a,b = 00000000000000000000000000000100 992614664
 outputs: result = 00000000000000000000000000000000 (expected result = 00010001001000100001000100000000)
Error: input a,b = 00000000000000000000000000000100 992614664
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000000000000000000000000000001114294967288
 outputs: zero = x (expected zero = 1)
Error: input a,b = 000000000000000000000000000001114294967295
 outputs: result = 00000000000000000000000000000000 (expected result = 11111111111111111111111111111000)
Error: input a,b = 000000000000000000000000000001114294967295
 outputs: zero = x (expected zero = 0)
Error: input a,b = 00000000000000000000000000000100 992614668
 outputs: result = 00000000000000000000000000000000 (expected result = 10111011101010101011101111001000)
Error: input a,b = 00000000000000000000000000000100 992614668
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000000000000000000000000000001114294967295
 outputs: result = 00000000000000000000000000000000 (expected result = 11111111111111111111111111111000)
Error: input a,b = 000000000000000000000000000001114294967295
 outputs: zero = x (expected zero = 0)
Error: input a,b = 00000000000000000000000000000000         0
 outputs: zero = x (expected zero = 1)
        21 tests completed with         33 errors
$stop called at time : 225 ns : File "C:/Users/horowitj/Documents/Lab_6/Simulation/alu_tb.sv" Line 90
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1129.523 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/horowitj/Documents/Lab_6/Lab_6.runs/synth_1

launch_runs synth_1 -jobs 2
[Tue Oct 19 09:12:42 2021] Launched synth_1...
Run output will be captured here: C:/Users/horowitj/Documents/Lab_6/Lab_6.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim/alu_tb.tv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj alu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/horowitj/Documents/Lab_6/RTL/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/horowitj/Documents/Lab_6/Simulation/alu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xelab -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu(W=32)
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/alu_tb/testvectors" to the wave window because it has 680068 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
starting up testbench...
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 0
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 1
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 2
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 3
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 4
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 5
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 6
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 7
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 8
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 9
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 10
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 11
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 12
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 13
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 14
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 15
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 17
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 18
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 19
WARNING: Data truncated while reading Datafile: alu_tb.tv, while loading at index: 20
Error: input a,b = 00000000000000000000000000000000         0
 outputs: zero = x (expected zero = 1)
Error: input a,b = 000000000000000000000000000001114294967295
 outputs: result = 00000000000000000000000000000000 (expected result = 11111111111111111111111111111000)
Error: input a,b = 000000000000000000000000000001114294967295
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000000000000000000000000000001114294967288
 outputs: zero = x (expected zero = 1)
Error: input a,b = 00000000000000000000000000000000         8
 outputs: result = 00000000000000000000000000000000 (expected result = 00000000000000000000100000000000)
Error: input a,b = 00000000000000000000000000000000         8
 outputs: zero = x (expected zero = 0)
Error: input a,b = 00000000000000000000000000000000         0
 outputs: zero = x (expected zero = 1)
Error: input a,b = 000000000000000000000000000001114294967288
 outputs: result = 00000000000000000000000000000000 (expected result = 00000000000000000000000000001000)
Error: input a,b = 000000000000000000000000000001114294967288
 outputs: zero = x (expected zero = 0)
Error: input a,b = 00000000000000000000000000000000         8
 outputs: zero = x (expected zero = 1)
Error: input a,b = 00000000000000000000000000000000         8
 outputs: result = 00000000000000000000000000000000 (expected result = 00000000000000000000011111111000)
Error: input a,b = 00000000000000000000000000000000         8
 outputs: zero = x (expected zero = 0)
Error: input a,b = 00000000000000000000000000000000         0
 outputs: zero = x (expected zero = 1)
Error: input a,b = 00000000000000000000000000000000         8
 outputs: result = 00000000000000000000000000000000 (expected result = 00000000000000000000000000001000)
Error: input a,b = 00000000000000000000000000000000         8
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000000000000000000000000000001114294967288
 outputs: zero = x (expected zero = 1)
Error: input a,b = 00000000000000000000000000000000         0
 outputs: zero = x (expected zero = 1)
Error: input a,b = 00000000000000000000000000000000         0
 outputs: result = 00000000000000000000000000000000 (expected result = 00000000000000000000000000001000)
Error: input a,b = 00000000000000000000000000000000         0
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000000000000000000000000000001114294967295
 outputs: result = 00000000000000000000000000000000 (expected result = 11111111111111111111111111111000)
Error: input a,b = 000000000000000000000000000001114294967295
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000000000000000000000000000000002443359168
 outputs: result = 00000000000000000000000000000000 (expected result = 10010001101000101011001111000000)
Error: input a,b = 000000000000000000000000000000002443359168
 outputs: zero = x (expected zero = 0)
Error: input a,b = 00000000000000000000000000000100 992614664
 outputs: result = 00000000000000000000000000000000 (expected result = 00010001001000100001000100000000)
Error: input a,b = 00000000000000000000000000000100 992614664
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000000000000000000000000000001114294967288
 outputs: zero = x (expected zero = 1)
Error: input a,b = 000000000000000000000000000001114294967295
 outputs: result = 00000000000000000000000000000000 (expected result = 11111111111111111111111111111000)
Error: input a,b = 000000000000000000000000000001114294967295
 outputs: zero = x (expected zero = 0)
Error: input a,b = 00000000000000000000000000000100 992614668
 outputs: result = 00000000000000000000000000000000 (expected result = 10111011101010101011101111001000)
Error: input a,b = 00000000000000000000000000000100 992614668
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000000000000000000000000000001114294967295
 outputs: result = 00000000000000000000000000000000 (expected result = 11111111111111111111111111111000)
Error: input a,b = 000000000000000000000000000001114294967295
 outputs: zero = x (expected zero = 0)
Error: input a,b = 00000000000000000000000000000000         0
 outputs: zero = x (expected zero = 1)
        21 tests completed with         33 errors
$stop called at time : 225 ns : File "C:/Users/horowitj/Documents/Lab_6/Simulation/alu_tb.sv" Line 90
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1133.051 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim/alu_tb.tv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj alu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/horowitj/Documents/Lab_6/RTL/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/horowitj/Documents/Lab_6/Simulation/alu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xelab -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'result' [C:/Users/horowitj/Documents/Lab_6/Simulation/alu_tb.sv:69]
WARNING: [VRFC 10-3823] variable 'result' might have multiple concurrent drivers [C:/Users/horowitj/Documents/Lab_6/Simulation/alu_tb.sv:67]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim/alu_tb.tv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj alu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/horowitj/Documents/Lab_6/RTL/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/horowitj/Documents/Lab_6/Simulation/alu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xelab -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu(W=32)
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/alu_tb/testvectors" to the wave window because it has 1040104 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
starting up testbench...
Error: input a,b = 00000000000000000000000000000000         0
 outputs: zero = x (expected zero = 1)
Error: input a,b = 000000000000000000000000000000004294967295
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000000000000000000000000000000014294967295
 outputs: zero = x (expected zero = 1)
Error: input a,b = 00000000000000000000000011111111         1
 outputs: zero = x (expected zero = 0)
Error: input a,b = 00000000000000000000000000000000         0
 outputs: zero = x (expected zero = 1)
Error: input a,b = 000000000000000000000000000000004294967295
 outputs: zero = x (expected zero = 0)
Error: input a,b = 00000000000000000000000000000001         1
 outputs: zero = x (expected zero = 1)
Error: input a,b = 00000000000000000000000100000000         1
 outputs: zero = x (expected zero = 0)
Error: input a,b = 00000000000000000000000000000000         0
 outputs: zero = x (expected zero = 1)
Error: input a,b = 00000000000000000000000000000000         1
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000000000000000000000000000000004294967295
 outputs: result = 00000000000000000000000000000001 (expected result = 00000000000000000000000000000000)
Error: input a,b = 000000000000000000000000000000004294967295
 outputs: zero = x (expected zero = 1)
Error: input a,b = 00000000000000000000000000000001         0
 outputs: zero = x (expected zero = 1)
Error: input a,b = 11111111111111111111111111111111         0
 outputs: result = 00000000000000000000000000000000 (expected result = 00000000000000000000000000000001)
Error: input a,b = 11111111111111111111111111111111         0
 outputs: zero = x (expected zero = 0)
Error: input a,b = 111111111111111111111111111111114294967295
 outputs: zero = x (expected zero = 0)
Error: input a,b = 11111111111111111111111111111111 305419896
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000100100011010001010110011110002271560481
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000000000000000000000000000000004294967295
 outputs: zero = x (expected zero = 1)
Error: input a,b = 111111111111111111111111111111114294967295
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000100100011010001010110011110002271560481
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000000000000000000000000000000004294967295
 outputs: zero = x (expected zero = 0)
Error: input a,b = 00000000000000000000000000000000         0
 outputs: zero = x (expected zero = 1)
        21 tests completed with         23 errors
$stop called at time : 225 ns : File "C:/Users/horowitj/Documents/Lab_6/Simulation/alu_tb.sv" Line 92
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1133.051 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Oct 19 09:24:26 2021] Launched synth_1...
Run output will be captured here: C:/Users/horowitj/Documents/Lab_6/Lab_6.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim/alu_tb.tv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj alu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/horowitj/Documents/Lab_6/RTL/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/horowitj/Documents/Lab_6/Simulation/alu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xelab -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu(W=32)
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/alu_tb/testvectors" to the wave window because it has 1040104 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
starting up testbench...
Error: input a,b = 00000000000000000000000000000000         0
 outputs: zero = x (expected zero = 1)
Error: input a,b = 000000000000000000000000000000004294967295
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000000000000000000000000000000014294967295
 outputs: zero = x (expected zero = 1)
Error: input a,b = 00000000000000000000000011111111         1
 outputs: zero = x (expected zero = 0)
Error: input a,b = 00000000000000000000000000000000         0
 outputs: zero = x (expected zero = 1)
Error: input a,b = 000000000000000000000000000000004294967295
 outputs: zero = x (expected zero = 0)
Error: input a,b = 00000000000000000000000000000001         1
 outputs: zero = x (expected zero = 1)
Error: input a,b = 00000000000000000000000100000000         1
 outputs: zero = x (expected zero = 0)
Error: input a,b = 00000000000000000000000000000000         0
 outputs: zero = x (expected zero = 1)
Error: input a,b = 00000000000000000000000000000000         1
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000000000000000000000000000000004294967295
 outputs: result = 00000000000000000000000000000001 (expected result = 00000000000000000000000000000000)
Error: input a,b = 000000000000000000000000000000004294967295
 outputs: zero = x (expected zero = 1)
Error: input a,b = 00000000000000000000000000000001         0
 outputs: zero = x (expected zero = 1)
Error: input a,b = 11111111111111111111111111111111         0
 outputs: result = 00000000000000000000000000000000 (expected result = 00000000000000000000000000000001)
Error: input a,b = 11111111111111111111111111111111         0
 outputs: zero = x (expected zero = 0)
Error: input a,b = 111111111111111111111111111111114294967295
 outputs: zero = x (expected zero = 0)
Error: input a,b = 11111111111111111111111111111111 305419896
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000100100011010001010110011110002271560481
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000000000000000000000000000000004294967295
 outputs: zero = x (expected zero = 1)
Error: input a,b = 111111111111111111111111111111114294967295
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000100100011010001010110011110002271560481
 outputs: zero = x (expected zero = 0)
Error: input a,b = 000000000000000000000000000000004294967295
 outputs: zero = x (expected zero = 0)
Error: input a,b = 00000000000000000000000000000000         0
 outputs: zero = x (expected zero = 1)
        21 tests completed with         23 errors
$stop called at time : 225 ns : File "C:/Users/horowitj/Documents/Lab_6/Simulation/alu_tb.sv" Line 92
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1139.410 ; gain = 6.359
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim/alu_tb.tv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj alu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/horowitj/Documents/Lab_6/RTL/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/horowitj/Documents/Lab_6/Simulation/alu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xelab -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu(W=32)
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/alu_tb/testvectors" to the wave window because it has 1040104 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
starting up testbench...
Error: input a,b = 000000000000000000000000000000004294967295
 outputs: result = 00000000000000000000000000000001 (expected result = 00000000000000000000000000000000)
Error: input a,b = 000000000000000000000000000000004294967295
 outputs: zero = 0 (expected zero = 1)
Error: input a,b = 11111111111111111111111111111111         0
 outputs: result = 00000000000000000000000000000000 (expected result = 00000000000000000000000000000001)
Error: input a,b = 11111111111111111111111111111111         0
 outputs: zero = 1 (expected zero = 0)
        21 tests completed with          4 errors
$stop called at time : 225 ns : File "C:/Users/horowitj/Documents/Lab_6/Simulation/alu_tb.sv" Line 92
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1147.805 ; gain = 8.395
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/horowitj/Documents/Lab_6/RTL/alu_s.sv w ]
add_files C:/Users/horowitj/Documents/Lab_6/RTL/alu_s.sv
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/horowitj/Documents/Lab_6/Simulation/alu_s_tb.sv w ]
add_files -fileset sim_1 C:/Users/horowitj/Documents/Lab_6/Simulation/alu_s_tb.sv
update_compile_order -fileset sim_1
set_property top alu_s_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horowitj\Documents\Lab_6\RTL\alu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horowitj\Documents\Lab_6\RTL\alu_s.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horowitj\Documents\Lab_6\Simulation\alu_s_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horowitj\Documents\Lab_6\Simulation\alu_tb.sv:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
set_property top alu_s [current_fileset]
update_compile_order -fileset sources_1
set_property top alu_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim/alu_tb.tv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj alu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xelab -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/alu_tb/testvectors" to the wave window because it has 1040104 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
starting up testbench...
Error: input a,b = 000000000000000000000000000000004294967295
 outputs: result = 00000000000000000000000000000001 (expected result = 00000000000000000000000000000000)
Error: input a,b = 000000000000000000000000000000004294967295
 outputs: zero = 0 (expected zero = 1)
Error: input a,b = 11111111111111111111111111111111         0
 outputs: result = 00000000000000000000000000000000 (expected result = 00000000000000000000000000000001)
Error: input a,b = 11111111111111111111111111111111         0
 outputs: zero = 1 (expected zero = 0)
        21 tests completed with          4 errors
$stop called at time : 225 ns : File "C:/Users/horowitj/Documents/Lab_6/Simulation/alu_tb.sv" Line 92
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1165.445 ; gain = 8.277
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim/alu_tb.tv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj alu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xelab -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/alu_tb/testvectors" to the wave window because it has 1040104 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
starting up testbench...
Error: input a,b = 000000000000000000000000000000004294967295
 outputs: result = 00000000000000000000000000000001 (expected result = 00000000000000000000000000000000)
Error: input a,b = 000000000000000000000000000000004294967295
 outputs: zero = 0 (expected zero = 1)
        21 tests completed with          2 errors
$stop called at time : 225 ns : File "C:/Users/horowitj/Documents/Lab_6/Simulation/alu_tb.sv" Line 92
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1180.445 ; gain = 3.824
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Oct 19 09:45:10 2021] Launched synth_1...
Run output will be captured here: C:/Users/horowitj/Documents/Lab_6/Lab_6.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim/alu_tb.tv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj alu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/horowitj/Documents/Lab_6/RTL/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/horowitj/Documents/Lab_6/Simulation/alu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xelab -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu(W=32)
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/alu_tb/testvectors" to the wave window because it has 1040104 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
starting up testbench...
        21 tests completed with          0 errors
$stop called at time : 225 ns : File "C:/Users/horowitj/Documents/Lab_6/Simulation/alu_tb.sv" Line 92
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1180.586 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim/alu_tb.tv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj alu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/horowitj/Documents/Lab_6/RTL/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/horowitj/Documents/Lab_6/Simulation/alu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xelab -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu(W=32)
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/alu_tb/testvectors" to the wave window because it has 1040104 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
starting up testbench...
        21 tests completed with          0 errors
$stop called at time : 225 ns : File "C:/Users/horowitj/Documents/Lab_6/Simulation/alu_tb.sv" Line 92
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1192.305 ; gain = 8.328
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top alu_s_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top alu_s [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Oct 19 10:17:49 2021] Launched synth_1...
Run output will be captured here: C:/Users/horowitj/Documents/Lab_6/Lab_6.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Oct 19 10:19:48 2021] Launched synth_1...
Run output will be captured here: C:/Users/horowitj/Documents/Lab_6/Lab_6.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Oct 19 10:21:01 2021] Launched synth_1...
Run output will be captured here: C:/Users/horowitj/Documents/Lab_6/Lab_6.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_s_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim/alu_tb.tv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj alu_s_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/horowitj/Documents/Lab_6/Simulation/alu_s_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_s_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
"xelab -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_s_tb_behav xil_defaultlib.alu_s_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1bea586432df4676b9dd1433fcad3835 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_s_tb_behav xil_defaultlib.alu_s_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu(W=32)
Compiling module xil_defaultlib.alu_s_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_s_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim/xsim.dir/alu_s_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim/xsim.dir/alu_s_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 19 10:21:45 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 19 10:21:45 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1192.305 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/horowitj/Documents/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_s_tb_behav -key {Behavioral:sim_1:Functional:alu_s_tb} -tclbatch {alu_s_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source alu_s_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/alu_s_tb/testvectors" to the wave window because it has 1040104 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
starting up testbench...
        21 tests completed with          0 errors
$stop called at time : 225 ns : File "C:/Users/horowitj/Documents/Lab_6/Simulation/alu_s_tb.sv" Line 92
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_s_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1198.863 ; gain = 6.559
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: alu_s
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1754.707 ; gain = 251.875
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_s' [C:/Users/horowitj/Documents/Lab_6/RTL/alu_s.sv:23]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mux4p' [C:/Users/horowitj/Documents/Lab_6/RTL/mux4p.sv:23]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4p' (1#1) [C:/Users/horowitj/Documents/Lab_6/RTL/mux4p.sv:23]
WARNING: [Synth 8-689] width (3) of port connection 't0' does not match port width (2) of module 'mux4p' [C:/Users/horowitj/Documents/Lab_6/RTL/alu_s.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'alu_s' (2#1) [C:/Users/horowitj/Documents/Lab_6/RTL/alu_s.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1806.797 ; gain = 303.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1825.715 ; gain = 322.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1825.715 ; gain = 322.883
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1825.715 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1916.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1998.234 ; gain = 495.402
7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1998.234 ; gain = 799.203
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2059.266 ; gain = 0.000
set_property top alu [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2082.383 ; gain = 23.117
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/horowitj/Documents/Lab_6/RTL/alu.sv:23]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'alu' (1#1) [C:/Users/horowitj/Documents/Lab_6/RTL/alu.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2108.250 ; gain = 48.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2132.137 ; gain = 72.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2132.137 ; gain = 72.871
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2134.680 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2136.051 ; gain = 76.785
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Oct 19 10:33:10 2021] Launched synth_1...
Run output will be captured here: C:/Users/horowitj/Documents/Lab_6/Lab_6.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2157.555 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2165.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -file C:/Users/horowitj/Documents/Lab_6/alu_functional_report.txt -name utilization_1
set_property top alu_s [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Oct 19 10:39:51 2021] Launched synth_1...
Run output will be captured here: C:/Users/horowitj/Documents/Lab_6/Lab_6.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.484 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -file C:/Users/horowitj/Documents/Lab_6/alu_structural_report.txt -name utilization_2
