# compile vhdl design source files
vhdl xil_defaultlib  "../../../AES_package.srcs/sources_1/new/s_box_invert.vhd"
vhdl xil_defaultlib  "../../../AES_package.srcs/sources_1/new/mult_e.vhd"
vhdl xil_defaultlib  "../../../AES_package.srcs/sources_1/new/mult_d.vhd"
vhdl xil_defaultlib  "../../../AES_package.srcs/sources_1/new/mult_b.vhd"
vhdl xil_defaultlib  "../../../AES_package.srcs/sources_1/new/mult_9.vhd"
vhdl xil_defaultlib  "../../../AES_package.srcs/sources_1/new/s_boxing.vhd"
vhdl xil_defaultlib  "../../../AES_package.srcs/sources_1/new/shift_rows.vhd"
vhdl xil_defaultlib  "../../../AES_package.srcs/sources_1/new/inv_mix_columns.vhd"
vhdl xil_defaultlib  "../../../AES_package.srcs/sources_1/new/InvSub.vhd"
vhdl xil_defaultlib  "../../../AES_package.srcs/sources_1/new/key_expansion.vhd"
vhdl xil_defaultlib  "../../../AES_package.srcs/sources_1/new/InvCipher.vhd"
vhdl xil_defaultlib  "../../../AES_package.srcs/sources_1/new/add_roundkey.vhd"
vhdl xil_defaultlib  "../../../AES_package.srcs/sources_1/new/test_top.vhd"

# Do not sort compile order
nosort
