LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

package basic_components is

	component AND_2
		port (in1, in2 : in std_logic;
				andRes 	: out std_logic);
	end component;
	
	component OR_2
		port (in1, in2 : in std_logic;
				orRes 	: out std_logic);
	end component;
	
	component XOR_2
		port (in1, in2 : in std_logic;
				xorRes 	: out std_logic);
	end component;		
		
		
-- AND Gate Component Initialization 
entity AND_2 is
	port (in1, in2: in std_logic; andRes: out std_logic);
end AND_2;

architecture and_behavior of AND_2 is
begin
	andRes<= in1 and in2;
end and_behavior;

-- OR Gate Component Initialization

library IEEE;
use ieee.std_logic_1164.all;

entity OR_2 is
	port (in1, in2: in std_logic; out1: out std_logic);
end OR_2;

architecture or_behavior of OR_2 is
begin
	out1 <= in1 or in2;
end or_behavior;