

================================================================
== Vivado HLS Report for 'Simulate_HW'
================================================================
* Date:           Sat Nov  3 17:03:42 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        IP_2018_v2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.88|        6.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------+--------------------+-----+-----+-----+-----+---------+
        |                              |                    |  Latency  |  Interval | Pipeline|
        |           Instance           |       Module       | min | max | min | max |   Type  |
        +------------------------------+--------------------+-----+-----+-----+-----+---------+
        |grp_Loop_ROW_LOOP_proc_fu_84  |Loop_ROW_LOOP_proc  |    ?|    ?|    ?|    ?|   none  |
        +------------------------------+--------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|     53|   21048|  16133|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|     53|   21048|  16133|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |     24|      19|     30|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-------+-------+
    |           Instance           |           Module           | BRAM_18K| DSP48E|   FF  |  LUT  |
    +------------------------------+----------------------------+---------+-------+-------+-------+
    |Loop_ROW_LOOP_proc_U0         |Loop_ROW_LOOP_proc          |        2|     53|  20974|  16029|
    |Simulate_HW_AXILiteS_s_axi_U  |Simulate_HW_AXILiteS_s_axi  |        0|      0|     74|    104|
    +------------------------------+----------------------------+---------+-------+-------+-------+
    |Total                         |                            |        2|     53|  21048|  16133|
    +------------------------------+----------------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |     AXILiteS    |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |   Simulate_HW   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   Simulate_HW   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   Simulate_HW   | return value |
|input_r_TDATA           |  in |   32|    axis    |   input_V_data  |    pointer   |
|input_r_TLAST           |  in |    1|    axis    |  input_V_last_V |    pointer   |
|input_r_TVALID          |  in |    1|    axis    |  input_V_last_V |    pointer   |
|input_r_TREADY          | out |    1|    axis    |  input_V_last_V |    pointer   |
|output_r_TDATA          | out |   32|    axis    |  output_V_data  |    pointer   |
|output_r_TLAST          | out |    1|    axis    | output_V_last_V |    pointer   |
|output_r_TVALID         | out |    1|    axis    | output_V_last_V |    pointer   |
|output_r_TREADY         |  in |    1|    axis    | output_V_last_V |    pointer   |
+------------------------+-----+-----+------------+-----------------+--------------+

