-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     10.0c/745553 Production Release                     
-- Build Date:                  Wed Oct 11 16:38:17 PDT 2017                        
                                                                                    
-- Generated by:                Fitkit@DESKTOP-NJUNEBJ                              
-- Generated date:              Thu Dec 13 21:42:20 +0100 2018                      

Solution Settings: filter.v2
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src_filter/filter.h
      $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/../cpu/common.h
    $PROJECT_HOME/src_filter/filter.cpp
      $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/src_filter/filter.h
        $PROJECT_HOME/../cpu/common.h
      $PROJECT_HOME/src_filter/addr_space.h
    $PROJECT_HOME/src_filter/addr_space.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /filter/core                      244       4          4         1281  0          
    Design Total:                     244       4          4         1281  4          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 40.000             40.00    0.000000 /filter/core             
    
  I/O Data Ranges
    Port              Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ----------------- ---- -------- --------- --------- ------- -------- --------
    clk               IN   Unsigned         1                                     
    rst               IN   Unsigned         1                                     
    in_data:rsc.z     IN   Unsigned         3                                     
    in_data_vld:rsc.z IN   Unsigned         1                                     
    mcu_data:rsc.q    IN   Unsigned        32                                     
    in_data:rsc.lz    OUT  Unsigned         1                                     
    out_data:rsc.z    OUT  Unsigned         3                                     
    out_data:rsc.lz   OUT  Unsigned         1                                     
    mcu_data:rsc.adr  OUT  Unsigned         9                                     
    mcu_data:rsc.d    OUT  Unsigned        32                                     
    mcu_data:rsc.we   OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /filter/core/buffer:buf:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         640 x 3
      External:         false                        Packing Mode: absolute
      Memory Map:
      Variable                Indices Phys Memory Address       
      ----------------------- ------- -------------------------
      /filter/core/buffer:buf     0:2 0000027f-00000000 (639-0) 
      
    Resource Name: /filter/in_data:rsc
      Memory Component: mgc_in_wire_en               Size:         1 x 3
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable        Indices Phys Memory Address     
      --------------- ------- -----------------------
      /filter/in_data     0:2 00000000-00000000 (0-0) 
      
    Resource Name: /filter/in_data_vld:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable            Indices Phys Memory Address     
      ------------------- ------- -----------------------
      /filter/in_data_vld     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /filter/out_data:rsc
      Memory Component: mgc_out_stdreg_en            Size:         1 x 3
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable         Indices Phys Memory Address     
      ---------------- ------- -----------------------
      /filter/out_data     0:2 00000000-00000000 (0-0) 
      
    Resource Name: /filter/mcu_data:rsc
      Memory Component: BLOCK_SPRAM_RBW              Size:         512 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable         Indices Phys Memory Address       
      ---------------- ------- -------------------------
      /filter/mcu_data    0:31 000001ff-00000000 (511-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process      Loop              Iterations C-Steps Total Cycles   Duration  Unroll Init     Comments 
    ------------ ----------------- ---------- ------- ------------- ---------- ------ ---- ------------
    /filter/core core:rlp            Infinite       1         1287   51.48 us                           
    /filter/core  buffer:buf:vinit        640       2        (1280) (51.20 us)             reset action 
    /filter/core  main               Infinite       6            6  240.00 ns            4              
    
  Loop Execution Profile
    Process      Loop              Total Cycles % of Overall Design Cycles Throughput Cycles     Comments 
    ------------ ----------------- ------------ -------------------------- ----------------- ------------
    /filter/core core:rlp                    1                        0.08                4               
    /filter/core  buffer:buf:vinit       (1280)                       0.00            (1280) reset action 
    /filter/core  main                       6                        0.47                4               
    
  End of Report
