static int\r\nF_1 ( T_1 * V_1 , T_2 * V_2 , T_3 * V_3 , void * T_4 V_4 )\r\n{\r\nT_3 * V_5 ;\r\nT_3 * V_6 ;\r\nT_5 type ;\r\nT_1 * V_7 ;\r\nF_2 ( V_2 -> V_8 , V_9 , L_1 ) ;\r\nF_3 ( V_2 -> V_8 , V_10 ) ;\r\nV_6 = F_4 ( V_3 , V_11 , V_1 , 0 , 4 , V_12 ) ;\r\nV_5 = F_5 ( V_6 , V_13 ) ;\r\ntype = F_6 ( V_1 , 0 ) ;\r\nV_7 = F_7 ( V_1 , 2 ) ;\r\nif ( type == 0x0004 ) {\r\nF_8 ( V_5 , V_14 ,\r\nV_1 , 0 , 2 , type ) ;\r\nF_9 ( V_15 , V_7 , V_2 , V_3 ) ;\r\n} else {\r\nF_8 ( V_5 , V_16 ,\r\nV_1 , 0 , 2 , type ) ;\r\nif ( ! F_10 ( V_17 ,\r\ntype , V_7 , V_2 , V_3 ) )\r\nF_11 ( V_7 , V_2 , V_3 ) ;\r\n}\r\nreturn F_12 ( V_1 ) ;\r\n}\r\nvoid\r\nF_13 ( void )\r\n{\r\nstatic T_6 V_18 [] = {\r\n{ & V_16 ,\r\n{ L_2 , L_3 , V_19 , V_20 ,\r\nF_14 ( V_21 ) , 0x0 , NULL , V_22 } } ,\r\n{ & V_14 ,\r\n{ L_2 , L_3 , V_19 , V_20 ,\r\nF_14 ( V_23 ) , 0x0 , NULL , V_22 } } ,\r\n} ;\r\nstatic T_7 * V_24 [] = {\r\n& V_13 ,\r\n} ;\r\nV_11 = F_15 ( L_4 , L_5 , L_6 ) ;\r\nF_16 ( V_11 , V_18 , F_17 ( V_18 ) ) ;\r\nF_18 ( V_24 , F_17 ( V_24 ) ) ;\r\n}\r\nvoid\r\nF_19 ( void )\r\n{\r\nT_8 V_25 ;\r\nV_15 = F_20 ( L_7 , V_11 ) ;\r\nV_17 = F_21 ( L_8 ) ;\r\nV_25 = F_22 ( F_1 , V_11 ) ;\r\nF_23 ( L_9 , 0x80 , V_25 ) ;\r\n}
