
---------- Begin Simulation Statistics ----------
final_tick                                75035564500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 312919                       # Simulator instruction rate (inst/s)
host_mem_usage                                4409624                       # Number of bytes of host memory used
host_op_rate                                   341654                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   639.14                       # Real time elapsed on the host
host_tick_rate                              117400420                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   200000000                       # Number of instructions simulated
sim_ops                                     218365224                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.075036                       # Number of seconds simulated
sim_ticks                                 75035564500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.205911                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                19732401                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             19890348                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             259810                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            770763                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          36337331                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1532614                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1610985                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            78371                       # Number of indirect misses.
system.cpu.branchPred.lookups                48104101                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3562685                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3071                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 809089966                       # number of cc regfile reads
system.cpu.cc_regfile_writes                115480200                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            614629                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   44387066                       # Number of branches committed
system.cpu.commit.bw_lim_events               9751026                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls          336897                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         8857102                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            200000001                       # Number of instructions committed
system.cpu.commit.committedOps              218365225                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    145189667                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.504000                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.370759                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     76801767     52.90%     52.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     28310047     19.50%     72.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9803865      6.75%     79.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      6334467      4.36%     83.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5030804      3.46%     86.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3462034      2.38%     89.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      3867147      2.66%     92.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1828510      1.26%     93.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      9751026      6.72%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    145189667                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              2854786                       # Number of function calls committed.
system.cpu.commit.int_insts                 181450715                       # Number of committed integer instructions.
system.cpu.commit.loads                      44251403                       # Number of loads committed
system.cpu.commit.membars                      168362                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        141941368     65.00%     65.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1015349      0.46%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     65.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        44251403     20.26%     85.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       31157104     14.27%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         218365224                       # Class of committed instruction
system.cpu.commit.refs                       75408507                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   200000000                       # Number of Instructions Simulated
system.cpu.committedOps                     218365224                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.750356                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.750356                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              32774215                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                156208                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             19475286                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              234073329                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 66242720                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  46301251                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 619913                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                457104                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                638059                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    48104101                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  34400554                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      77892040                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                435365                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles      1109003                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      217444408                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles               109315                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           664                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 1552222                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.320542                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           66689025                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           24827700                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.448941                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          146576158                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.635921                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.754847                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 97882449     66.78%     66.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  4331250      2.95%     69.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  8946885      6.10%     75.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4827092      3.29%     79.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4843037      3.30%     82.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3222408      2.20%     84.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  5198122      3.55%     88.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2191520      1.50%     89.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 15133395     10.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            146576158                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         3495107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               678602                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 45186753                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.504208                       # Inst execution rate
system.cpu.iew.exec_refs                     79492222                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   31409913                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2448892                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              45922959                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             169929                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts           1672893                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             32367213                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           227243041                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              48082309                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            907859                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             225738464                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 179684                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               5244119                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 619913                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               5443867                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        454838                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          3380123                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         1152                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         4000                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       538555                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1671550                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1210109                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           4000                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       235544                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         443058                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 205331904                       # num instructions consuming a value
system.cpu.iew.wb_count                     222568884                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.575853                       # average fanout of values written-back
system.cpu.iew.wb_producers                 118241030                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.483088                       # insts written-back per cycle
system.cpu.iew.wb_sent                      222878723                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                232615868                       # number of integer regfile reads
system.cpu.int_regfile_writes               116795578                       # number of integer regfile writes
system.cpu.ipc                               1.332700                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.332700                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                69      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             145821244     64.34%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1015483      0.45%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             48197852     21.27%     86.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            31611677     13.95%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              226646325                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3608864                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015923                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  677125     18.76%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     18.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 943819     26.15%     44.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1987920     55.08%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              230255120                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          603501529                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    222568884                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         236124776                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  226904750                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 226646325                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              338291                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         8877793                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             23859                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1394                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     19462256                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     146576158                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.546270                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.962496                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            67865861     46.30%     46.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            23948065     16.34%     62.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            16312529     11.13%     73.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11982384      8.17%     81.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11552677      7.88%     89.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6800036      4.64%     94.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             4392672      3.00%     97.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2216342      1.51%     98.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1505592      1.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       146576158                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.510258                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads           2535165                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           758441                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             45922959                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            32367213                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               192576593                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 673445                       # number of misc regfile writes
system.cpu.numCycles                        150071265                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 8016498                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             231201949                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 382092                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 66919953                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     43                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups            1033588813                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              231629554                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           245115416                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  46198996                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1824851                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 619913                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               2468671                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 13913437                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        249844036                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles       22352127                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts             170030                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   2620047                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts         170152                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups               16                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    362636047                       # The number of ROB reads
system.cpu.rob.rob_writes                   455833301                       # The number of ROB writes
system.cpu.timesIdled                         1026900                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       16                       # number of vector regfile reads
system.cpu.workload.numSyscalls                   174                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       154857                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        310930                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       172066                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           67                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1960424                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1173                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3921989                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1240                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              63574                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       146973                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7819                       # Transaction distribution
system.membus.trans_dist::ReadExReq             92564                       # Transaction distribution
system.membus.trans_dist::ReadExResp            92564                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         63574                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       467068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 467068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19399104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19399104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            156138                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156138    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              156138                       # Request fanout histogram
system.membus.reqLayer0.occupancy           941204244                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          837881499                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  75035564500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1850054                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       337797                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1504116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          273920                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           110542                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          110542                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1504371                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       345684                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4512857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1368422                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5881279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    192543104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     41411200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              233954304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          155747                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9406272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2117334                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.081893                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.274317                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1944006     91.81%     91.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 173261      8.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     67      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2117334                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3656586194                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         684339000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2256580449                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  75035564500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst              1503602                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               300857                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1804459                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1503602                       # number of overall hits
system.l2.overall_hits::.cpu.data              300857                       # number of overall hits
system.l2.overall_hits::total                 1804459                       # number of overall hits
system.l2.demand_misses::.cpu.inst                769                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             155369                       # number of demand (read+write) misses
system.l2.demand_misses::total                 156138                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               769                       # number of overall misses
system.l2.overall_misses::.cpu.data            155369                       # number of overall misses
system.l2.overall_misses::total                156138                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     61312344                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  12903334839                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12964647183                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     61312344                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  12903334839                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12964647183                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1504371                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           456226                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1960597                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1504371                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          456226                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1960597                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000511                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.340553                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.079638                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000511                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.340553                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.079638                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79729.966190                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83049.609890                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83033.260212                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79729.966190                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83049.609890                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83033.260212                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           22806218                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    156138                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     146.064494                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              146973                       # number of writebacks
system.l2.writebacks::total                    146973                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           769                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        155369                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            156138                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          769                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       155369                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           156138                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53622344                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  11349644839                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11403267183                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53622344                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  11349644839                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11403267183                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.340553                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.079638                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.340553                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.079638                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69729.966190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73049.609890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73033.260212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69729.966190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73049.609890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73033.260212                       # average overall mshr miss latency
system.l2.replacements                         155747                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       190824                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           190824                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       190824                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       190824                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1419522                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1419522                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1419522                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1419522                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          285                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           285                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             17978                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17978                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           92564                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               92564                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7414676970                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7414676970                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        110542                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            110542                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.837365                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.837365                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80103.247159                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80103.247159                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        92564                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          92564                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6489036970                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6489036970                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.837365                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.837365                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70103.247159                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70103.247159                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1503602                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1503602                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          769                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              769                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61312344                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61312344                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1504371                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1504371                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000511                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000511                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79729.966190                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79729.966190                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          769                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          769                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53622344                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53622344                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000511                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000511                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69729.966190                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69729.966190                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        282879                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            282879                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        62805                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           62805                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5488657869                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5488657869                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       345684                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        345684                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.181683                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.181683                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87392.052687                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87392.052687                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        62805                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        62805                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4860607869                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4860607869                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.181683                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.181683                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77392.052687                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77392.052687                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  75035564500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.184138                       # Cycle average of tags in use
system.l2.tags.total_refs                      389059                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    155747                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.498019                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.185340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        18.219429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       995.779368                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.017792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999203                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          733                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           67                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  30145707                       # Number of tag accesses
system.l2.tags.data_accesses                 30145707                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75035564500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          49216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        9943616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9992832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        49216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9406272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9406272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          155369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156138                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       146973                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             146973                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            655902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         132518707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             133174609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       655902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           655902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      125357516                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            125357516                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      125357516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           655902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        132518707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            258532126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    146973.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       769.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    155234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000361498250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8657                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8657                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              473284                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             138432                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156138                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     146973                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156138                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   146973                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    135                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9151                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2055821251                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  780015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4980877501                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13178.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31928.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    95184                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   94328                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156138                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               146973                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  156003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       113432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    170.923760                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   104.605030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.210792                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        78400     69.12%     69.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12748     11.24%     80.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8341      7.35%     87.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3134      2.76%     90.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3031      2.67%     93.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1056      0.93%     94.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1038      0.92%     94.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1240      1.09%     96.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4444      3.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       113432                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8657                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.018713                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.750832                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.723968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           8655     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8657                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8657                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.973894                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.944560                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.999312                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4379     50.58%     50.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              183      2.11%     52.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4038     46.64%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               56      0.65%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8657                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9984192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9404352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9992832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9406272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       133.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       125.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    133.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    125.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   75034558500                       # Total gap between requests
system.mem_ctrls.avgGap                     247548.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        49216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      9934976                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9404352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 655902.308831167640                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 132403561.780360832810                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 125331928.435082271695                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          769                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       155369                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       146973                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     21694251                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   4959183250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1792831891000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28210.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31918.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12198375.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            380540580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            202254525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           530216400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          382840020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5922671040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      28031587110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5208109920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40658219595                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.852652                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  13284653749                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2505360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  59245550751                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            429378180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            228219915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           583645020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          384202440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5922671040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28995176670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4396666080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40939959345                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        545.607401                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11169239497                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2505360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  61360965003                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  75035564500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     32895918                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32895918                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32895918                       # number of overall hits
system.cpu.icache.overall_hits::total        32895918                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1504371                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1504371                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1504371                       # number of overall misses
system.cpu.icache.overall_misses::total       1504371                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  19941609922                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  19941609922                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  19941609922                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  19941609922                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     34400289                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     34400289                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     34400289                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     34400289                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.043731                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.043731                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.043731                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.043731                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13255.779274                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13255.779274                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13255.779274                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13255.779274                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs     36874402                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs           1504371                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    24.511508                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1504116                       # number of writebacks
system.cpu.icache.writebacks::total           1504116                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1504371                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1504371                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1504371                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1504371                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  18437239922                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  18437239922                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  18437239922                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  18437239922                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.043731                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.043731                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.043731                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.043731                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12255.779939                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12255.779939                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12255.779939                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12255.779939                       # average overall mshr miss latency
system.cpu.icache.replacements                1504116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32895918                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32895918                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1504371                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1504371                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  19941609922                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  19941609922                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     34400289                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     34400289                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.043731                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.043731                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13255.779274                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13255.779274                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1504371                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1504371                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  18437239922                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  18437239922                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.043731                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.043731                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12255.779939                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12255.779939                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  75035564500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.933544                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7160624                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1504116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              4.760686                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.933544                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991928                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991928                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          237                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          70304948                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         70304948                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75035564500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  75035564500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  75035564500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  75035564500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  75035564500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     67442447                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         67442447                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     67442447                       # number of overall hits
system.cpu.dcache.overall_hits::total        67442447                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       456226                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         456226                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       456226                       # number of overall misses
system.cpu.dcache.overall_misses::total        456226                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  17403530233                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  17403530233                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  17403530233                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  17403530233                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     67898673                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     67898673                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     67898673                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     67898673                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006719                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006719                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006719                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006719                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38146.730421                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38146.730421                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38146.730421                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38146.730421                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     33892845                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            456226                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    74.289596                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       190824                       # number of writebacks
system.cpu.dcache.writebacks::total            190824                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       456226                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       456226                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       456226                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       456226                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16947304233                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16947304233                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16947304233                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16947304233                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006719                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006719                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006719                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006719                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37146.730421                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37146.730421                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37146.730421                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37146.730421                       # average overall mshr miss latency
system.cpu.dcache.replacements                 455970                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40363409                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40363409                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       345684                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        345684                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9484055000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9484055000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     40709093                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     40709093                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008492                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008492                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27435.620393                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27435.620393                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       345684                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       345684                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9138371000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9138371000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008492                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008492                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26435.620393                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26435.620393                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     27079038                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       27079038                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       110542                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       110542                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   7919475233                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7919475233                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     27189580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     27189580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004066                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004066                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71642.228592                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71642.228592                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110542                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110542                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7808933233                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7808933233                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70642.228592                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70642.228592                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       169220                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       169220                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       169220                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       169220                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data       168361                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       168361                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       168361                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       168361                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  75035564500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.844036                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            66483068                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            455970                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            145.805794                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            251500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.844036                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999391                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999391                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         136928734                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        136928734                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75035564500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  75035564500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
