#Build: Synplify Pro E-2010.09A-1, Build 006R, Oct  6 2010
#install: C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1
#OS:  6.1
#Hostname: DAVID-PC

#Implementation: synthesis

#Fri Dec 07 14:12:25 2012

$ Start of Compile
#Fri Dec 07 14:12:25 2012

Synopsys Verilog Compiler, version comp520rcp1, Build 028R, built Sep 23 2010
@N|Running in 32-bit mode
Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved

@I::"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\smartfusion.v"
@I::"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\vlog\hypermods.v"
@I::"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v"
@I::"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\tach_if.v"
@I::"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v"
@I::"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v"
@I::"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v"
@I::"C:\Users\David\Desktop\final\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v"
@I::"C:\Users\David\Desktop\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v"
@I::"C:\Users\David\Desktop\final\component\work\final_mss\mss_tshell.v"
@I::"C:\Users\David\Desktop\final\component\work\final_mss\final_mss.v"
@I::"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v"
@I::"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v"
@I::"C:\Users\David\Desktop\final\component\work\final_top\final_top.v"
Verilog syntax check successful!
Selecting top level module final_top
@W: CG775 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":13:0:13:7|Found Component CoreAPB3 in library COREAPB3_LIB
@N: CG364 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v":13:0:13:5|Synthesizing module CAPB3O

@N: CG364 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":13:0:13:7|Synthesizing module CoreAPB3

	APB_DWIDTH=6'b100000
	RANGESIZE=21'b000000000000100000000
	IADDR_ENABLE=1'b0
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b1
	APBSLOT4ENABLE=1'b1
	APBSLOT5ENABLE=1'b1
	APBSLOT6ENABLE=1'b1
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	CAPB3O1I=32'b00000000000000000000000000001000
	CAPB3I1I=32'b00000000000000000000000000001000
	CAPB3l1I=8'b00001100
	CAPB3OOl=8'b00001000
	CAPB3IOl=8'b00000100
	CAPB3lOl=8'b00000000
	CAPB3OIl=8'b00000100
	CAPB3IIl=8'b00000000
	CAPB3lIl=8'b00000000
	CAPB3Oll=16'b0000000000000001
	CAPB3Ill=16'b0000000000000010
	CAPB3lll=16'b0000000000000100
	CAPB3O0l=16'b0000000000001000
	CAPB3I0l=16'b0000000000010000
	CAPB3l0l=16'b0000000000100000
	CAPB3O1l=16'b0000000001000000
	CAPB3I1l=16'b0000000000000000
	CAPB3l1l=16'b0000000000000000
	CAPB3OO0=16'b0000000000000000
	CAPB3IO0=16'b0000000000000000
	CAPB3lO0=16'b0000000000000000
	CAPB3OI0=16'b0000000000000000
	CAPB3II0=16'b0000000000000000
	CAPB3lI0=16'b0000000000000000
	CAPB3Ol0=16'b0000000000000000
   Generated name = CoreAPB3_Z1

@N: CG364 :"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\smartfusion.v":1814:7:1814:9|Synthesizing module VCC

@N: CG364 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":26:0:26:6|Synthesizing module corepwm

	FAMILY=32'b00000000000000000000000000001111
	CONFIG_MODE=32'b00000000000000000000000000000000
	PWM_NUM=32'b00000000000000000000000000000110
	APB_DWIDTH=32'b00000000000000000000000000100000
	FIXED_PRESCALE_EN=32'b00000000000000000000000000000000
	FIXED_PRESCALE=32'b00000000000000000000000000000000
	FIXED_PERIOD_EN=32'b00000000000000000000000000000000
	FIXED_PERIOD=32'b00000000000000000000000000000001
	DAC_MODE1=32'b00000000000000000000000000000000
	DAC_MODE2=32'b00000000000000000000000000000000
	DAC_MODE3=32'b00000000000000000000000000000000
	DAC_MODE4=32'b00000000000000000000000000000000
	DAC_MODE5=32'b00000000000000000000000000000000
	DAC_MODE6=32'b00000000000000000000000000000000
	DAC_MODE7=32'b00000000000000000000000000000000
	DAC_MODE8=32'b00000000000000000000000000000000
	DAC_MODE9=32'b00000000000000000000000000000000
	DAC_MODE10=32'b00000000000000000000000000000000
	DAC_MODE11=32'b00000000000000000000000000000000
	DAC_MODE12=32'b00000000000000000000000000000000
	DAC_MODE13=32'b00000000000000000000000000000000
	DAC_MODE14=32'b00000000000000000000000000000000
	DAC_MODE15=32'b00000000000000000000000000000000
	DAC_MODE16=32'b00000000000000000000000000000000
	SHADOW_REG_EN1=32'b00000000000000000000000000000000
	SHADOW_REG_EN2=32'b00000000000000000000000000000000
	SHADOW_REG_EN3=32'b00000000000000000000000000000000
	SHADOW_REG_EN4=32'b00000000000000000000000000000000
	SHADOW_REG_EN5=32'b00000000000000000000000000000000
	SHADOW_REG_EN6=32'b00000000000000000000000000000000
	SHADOW_REG_EN7=32'b00000000000000000000000000000000
	SHADOW_REG_EN8=32'b00000000000000000000000000000000
	SHADOW_REG_EN9=32'b00000000000000000000000000000000
	SHADOW_REG_EN10=32'b00000000000000000000000000000000
	SHADOW_REG_EN11=32'b00000000000000000000000000000000
	SHADOW_REG_EN12=32'b00000000000000000000000000000000
	SHADOW_REG_EN13=32'b00000000000000000000000000000000
	SHADOW_REG_EN14=32'b00000000000000000000000000000000
	SHADOW_REG_EN15=32'b00000000000000000000000000000000
	SHADOW_REG_EN16=32'b00000000000000000000000000000000
	FIXED_PWM_POS_EN1=32'b00000000000000000000000000000000
	FIXED_PWM_POS_EN2=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN3=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN4=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN5=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN6=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN7=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN8=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN9=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN10=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN11=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN12=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN13=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN14=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN15=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN16=32'b00000000000000000000000000000001
	FIXED_PWM_POSEDGE1=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE2=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE3=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE4=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE5=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE6=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE7=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE8=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE9=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE10=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE11=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE12=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE13=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE14=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE15=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE16=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN1=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN2=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN3=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN4=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN5=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN6=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN7=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN8=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN9=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN10=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN11=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN12=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN13=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN14=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN15=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN16=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE1=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE2=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE3=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE4=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE5=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE6=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE7=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE8=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE9=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE10=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE11=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE12=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE13=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE14=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE15=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE16=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE1=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE2=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE3=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE4=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE5=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE6=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE7=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE8=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE9=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE10=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE11=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE12=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE13=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE14=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE15=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE16=32'b00000000000000000000000000000000
	TACH_NUM=32'b00000000000000000000000000000001
	TACH_EDGE1=32'b00000000000000000000000000000000
	TACH_EDGE2=32'b00000000000000000000000000000000
	TACH_EDGE3=32'b00000000000000000000000000000000
	TACH_EDGE4=32'b00000000000000000000000000000000
	TACH_EDGE5=32'b00000000000000000000000000000000
	TACH_EDGE6=32'b00000000000000000000000000000000
	TACH_EDGE7=32'b00000000000000000000000000000000
	TACH_EDGE8=32'b00000000000000000000000000000000
	TACH_EDGE9=32'b00000000000000000000000000000000
	TACH_EDGE10=32'b00000000000000000000000000000000
	TACH_EDGE11=32'b00000000000000000000000000000000
	TACH_EDGE12=32'b00000000000000000000000000000000
	TACH_EDGE13=32'b00000000000000000000000000000000
	TACH_EDGE14=32'b00000000000000000000000000000000
	TACH_EDGE15=32'b00000000000000000000000000000000
	TACH_EDGE16=32'b00000000000000000000000000000000
	TACHINT_ACT_LEVEL=32'b00000000000000000000000000000000
	all_ones=16'b1111111111111111
	DAC_MODE=16'b0000000000000000
	SHADOW_REG_EN=16'b0000000000000000
	FIXED_PWM_POS_EN=16'b1111111111111110
	FIXED_PWM_NEG_EN=16'b0000000000000000
	FIXED_PWM_POSEDGE=512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	FIXED_PWM_NEGEDGE=512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = corepwm_Z2

@N: CG364 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":26:0:26:5|Synthesizing module reg_if

	PWM_NUM=32'b00000000000000000000000000000110
	APB_DWIDTH=32'b00000000000000000000000000100000
	FIXED_PRESCALE_EN=32'b00000000000000000000000000000000
	FIXED_PRESCALE=32'b00000000000000000000000000000000
	FIXED_PERIOD_EN=32'b00000000000000000000000000000000
	FIXED_PERIOD=32'b00000000000000000000000000000001
	DAC_MODE=16'b0000000000000000
	SHADOW_REG_EN=16'b0000000000000000
	FIXED_PWM_POS_EN=16'b1111111111111110
	FIXED_PWM_POSEDGE=512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	FIXED_PWM_NEG_EN=16'b0000000000000000
	FIXED_PWM_NEGEDGE=512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = reg_if_Z3

@W: CL169 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":1320:0:1320:5|Pruning Register pwm_enable_reg[16:1] 

@W: CL169 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[6].pwm_posedge_reg[192:161] 

@W: CL169 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[6].pwm_negedge_reg[192:161] 

@W: CL169 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[5].pwm_posedge_reg[160:129] 

@W: CL169 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[5].pwm_negedge_reg[160:129] 

@W: CL169 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[4].pwm_posedge_reg[128:97] 

@W: CL169 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[4].pwm_negedge_reg[128:97] 

@W: CL169 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[3].pwm_posedge_reg[96:65] 

@W: CL169 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[3].pwm_negedge_reg[96:65] 

@W: CL169 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[2].pwm_posedge_reg[64:33] 

@W: CL169 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[2].pwm_negedge_reg[64:33] 

@W: CL169 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[1].pwm_posedge_reg[32:1] 

@W: CL169 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[1].pwm_negedge_reg[32:1] 

@W: CL169 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":377:0:377:5|Pruning Register CPWMlIOI[16:9] 

@W: CL169 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":514:0:514:5|Pruning Register genblk0.CPWMI0OI[6].CPWMOlOI_66[192:161] 

@W: CL169 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":514:0:514:5|Pruning Register genblk0.CPWMI0OI[5].CPWMOlOI_55[160:129] 

@W: CL169 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":514:0:514:5|Pruning Register genblk0.CPWMI0OI[4].CPWMOlOI_44[128:97] 

@W: CL169 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":514:0:514:5|Pruning Register genblk0.CPWMI0OI[3].CPWMOlOI_33[96:65] 

@W: CL169 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":514:0:514:5|Pruning Register genblk0.CPWMI0OI[2].CPWMOlOI_22[64:33] 

@W: CL265 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":377:0:377:5|Pruning bit 8 of CPWMIIOI[8:1] - not in use ...

@W: CL265 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":377:0:377:5|Pruning bit 7 of CPWMIIOI[8:1] - not in use ...

@N: CG364 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v":26:0:26:7|Synthesizing module timebase

	APB_DWIDTH=32'b00000000000000000000000000100000
   Generated name = timebase_32s

@N: CG364 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v":26:0:26:6|Synthesizing module pwm_gen

	PWM_NUM=32'b00000000000000000000000000000110
	APB_DWIDTH=32'b00000000000000000000000000100000
	DAC_MODE=16'b0000000000000000
   Generated name = pwm_gen_6s_32s_0

@W: CG133 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v":114:0:114:6|No assignment to CPWMOl1
@W: CG360 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":769:0:769:6|No assignment to wire TACHINT

@W: CG133 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":830:0:830:4|No assignment to CPWMI
@W: CG360 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":840:0:840:4|No assignment to wire CPWMl

@W: CG360 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":850:0:850:8|No assignment to wire TACH_EDGE

@W: CG360 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":853:0:853:5|No assignment to wire CPWMOI

@W: CG133 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":861:0:861:5|No assignment to CPWMII
@W: CG133 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":871:0:871:10|No assignment to PWM_STRETCH
@W: CG133 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":881:0:881:5|No assignment to CPWMlI
@W: CG133 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":891:0:891:7|No assignment to TACHMODE
@W: CG133 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":909:0:909:5|No assignment to CPWMOl
@W: CG133 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":917:0:917:5|No assignment to CPWMIl
@W: CG133 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":925:0:925:5|No assignment to CPWMll
@W: CG133 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":928:0:928:11|No assignment to tach_cnt_clk
@W: CG360 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":953:0:953:12|No assignment to wire update_status

@W: CG133 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":8473:0:8473:6|No assignment to CPWMII1
@W: CL169 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":2119:0:2119:5|Pruning Register genblk37.CPWMO1[0].TACHSTATUS[0] 

@W: CL169 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":2119:0:2119:5|Pruning Register genblk37.CPWMO1[0].status_clear[0] 

@N: CG364 :"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\smartfusion.v":1133:7:1133:9|Synthesizing module GND

@N: CG364 :"C:\Users\David\Desktop\final\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":23:7:23:15|Synthesizing module INBUF_MSS

@N: CG364 :"C:\Users\David\Desktop\final\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":37:7:37:16|Synthesizing module OUTBUF_MSS

@N: CG364 :"C:\Users\David\Desktop\final\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":151:7:151:13|Synthesizing module MSS_CCC

@N: CG364 :"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\smartfusion.v":2566:7:2566:11|Synthesizing module RCOSC

@N: CG364 :"C:\Users\David\Desktop\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":5:7:5:37|Synthesizing module final_mss_tmp_MSS_CCC_0_MSS_CCC

@N: CG364 :"C:\Users\David\Desktop\final\component\work\final_mss\mss_tshell.v":1:7:1:13|Synthesizing module MSS_APB

@N: CG364 :"C:\Users\David\Desktop\final\component\work\final_mss\final_mss.v":5:7:5:15|Synthesizing module final_mss

@N: CG364 :"C:\Users\David\Desktop\final\component\work\final_top\final_top.v":5:7:5:15|Synthesizing module final_top

@W: CL157 :"C:\Users\David\Desktop\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":62:7:62:18|*Output RCOSC_CLKOUT has undriven bits - a simulation mismatch is possible 
@W: CL157 :"C:\Users\David\Desktop\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":63:7:63:20|*Output MAINXIN_CLKOUT has undriven bits - a simulation mismatch is possible 
@W: CL157 :"C:\Users\David\Desktop\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":64:7:64:18|*Output LPXIN_CLKOUT has undriven bits - a simulation mismatch is possible 
@W: CL159 :"C:\Users\David\Desktop\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":36:7:36:10|Input CLKA is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":37:7:37:14|Input CLKA_PAD is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":38:7:38:15|Input CLKA_PADP is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":39:7:39:15|Input CLKA_PADN is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":40:7:40:10|Input CLKB is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":41:7:41:14|Input CLKB_PAD is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":42:7:42:15|Input CLKB_PADP is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":43:7:43:15|Input CLKB_PADN is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":44:7:44:10|Input CLKC is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":45:7:45:14|Input CLKC_PAD is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":46:7:46:15|Input CLKC_PADP is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":47:7:47:15|Input CLKC_PADN is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":48:7:48:13|Input MAINXIN is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":49:7:49:11|Input LPXIN is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":50:7:50:13|Input MAC_CLK is unused
@W: CL246 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":736:0:736:4|Input port bits 1 to 0 of PADDR[7:0] are unused

@A: CL153 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":871:0:871:10|*Unassigned bits of PWM_STRETCH[5:0] have been referenced and are being tied to 0 - simulation mismatch possible
@W: CL157 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":769:0:769:6|*Output TACHINT has undriven bits - a simulation mismatch is possible 
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":767:0:767:5|Input TACHIN is unused
@W: CL246 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":217:0:217:4|Input port bits 23 to 12 of PADDR[23:0] are unused

@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":208:0:208:6|Input PRESETN is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":210:0:210:3|Input PCLK is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":398:0:398:7|Input PRDATAS7 is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":405:0:405:7|Input PRDATAS8 is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":412:0:412:7|Input PRDATAS9 is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":419:0:419:8|Input PRDATAS10 is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":426:0:426:8|Input PRDATAS11 is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":433:0:433:8|Input PRDATAS12 is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":440:0:440:8|Input PRDATAS13 is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":447:0:447:8|Input PRDATAS14 is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":454:0:454:8|Input PRDATAS15 is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":470:0:470:7|Input PREADYS7 is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":472:0:472:7|Input PREADYS8 is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":474:0:474:7|Input PREADYS9 is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":476:0:476:8|Input PREADYS10 is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":478:0:478:8|Input PREADYS11 is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":480:0:480:8|Input PREADYS12 is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":482:0:482:8|Input PREADYS13 is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":484:0:484:8|Input PREADYS14 is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":486:0:486:8|Input PREADYS15 is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":502:0:502:8|Input PSLVERRS7 is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":504:0:504:8|Input PSLVERRS8 is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":506:0:506:8|Input PSLVERRS9 is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":508:0:508:9|Input PSLVERRS10 is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":510:0:510:9|Input PSLVERRS11 is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":512:0:512:9|Input PSLVERRS12 is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":514:0:514:9|Input PSLVERRS13 is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":516:0:516:9|Input PSLVERRS14 is unused
@W: CL159 :"C:\Users\David\Desktop\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":518:0:518:9|Input PSLVERRS15 is unused
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 07 14:12:26 2012

###########################################################]
Synopsys Actel Technology Mapper, Version mapact, Build 023R, Built Sep 29 2010 09:29:00
Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved
Product Version E-2010.09A-1
@N: MF249 |Running in 32-bit mode.
@N: MF258 |Gated clock conversion disabled 

@W: MO111 :"c:\users\david\desktop\final\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":769:0:769:6|tristate driver TACHINT on net TACHINT has its enable tied to GND (module corepwm_Z2) 
@W: MO111 :"c:\users\david\desktop\final\component\work\final_mss\mss_ccc_0\final_mss_tmp_mss_ccc_0_mss_ccc.v":62:7:62:18|tristate driver RCOSC_CLKOUT on net RCOSC_CLKOUT has its enable tied to GND (module final_mss_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"c:\users\david\desktop\final\component\work\final_mss\mss_ccc_0\final_mss_tmp_mss_ccc_0_mss_ccc.v":63:7:63:20|tristate driver MAINXIN_CLKOUT on net MAINXIN_CLKOUT has its enable tied to GND (module final_mss_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"c:\users\david\desktop\final\component\work\final_mss\mss_ccc_0\final_mss_tmp_mss_ccc_0_mss_ccc.v":64:7:64:18|tristate driver LPXIN_CLKOUT on net LPXIN_CLKOUT has its enable tied to GND (module final_mss_tmp_MSS_CCC_0_MSS_CCC) 

Available hyper_sources - for debug and ip models
	None Found

@W:"c:\users\david\desktop\final\component\work\final_mss\mss_ccc_0\final_mss_tmp_mss_ccc_0_mss_ccc.v":81:40:81:47|Net final_mss_0.MSS_ADLIB_INST_FCLK appears to be a clock source which was not identfied. Assuming default frequency. 
@W:"c:\users\david\desktop\final\component\work\final_mss\mss_ccc_0\final_mss_tmp_mss_ccc_0_mss_ccc.v":81:40:81:47|Net corepwm_0.genblk104\.genblk105\.pwm_gen/PCLK appears to be a clock source which was not identfied. Assuming default frequency. 
Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 63MB peak: 64MB)

@N: MF179 :"c:\users\david\desktop\final\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":1354:0:1357:0|Found 32 bit by 32 bit '<' comparator, 'genblk1\.CPWMO1OI\[1\]\.un1_period_cnt'
@N:"c:\users\david\desktop\final\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v":127:0:127:5|Found counter in view:work.timebase_32s(verilog) inst period_cnt[31:0]
@N:"c:\users\david\desktop\final\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v":81:0:81:5|Found counter in view:work.timebase_32s(verilog) inst CPWMlIlI[31:0]
@N: MF179 :"c:\users\david\desktop\final\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v":153:0:156:0|Found 32 bit by 32 bit '<' comparator, 'un1_period_cnt'
@N: MF179 :"c:\users\david\desktop\final\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v":191:0:194:0|Found 32 bit by 32 bit '<' comparator, 'un1_sync_pulse'
Finished factoring (Time elapsed 0h:00m:01s; Memory used current: 67MB peak: 67MB)

Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:01s; Memory used current: 66MB peak: 68MB)

Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:01s; Memory used current: 73MB peak: 73MB)

Starting Early Timing Optimization (Time elapsed 0h:00m:01s; Memory used current: 73MB peak: 74MB)

Finished Early Timing Optimization (Time elapsed 0h:00m:02s; Memory used current: 73MB peak: 74MB)

Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:02s; Memory used current: 73MB peak: 74MB)

Finished preparing to map (Time elapsed 0h:00m:02s; Memory used current: 74MB peak: 74MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                                                      Fanout, notes                   
----------------------------------------------------------------------------------------------------------------
final_mss_0.MSS_ADLIB_INST / M2FRESETn                                          429 : 429 asynchronous set/reset
corepwm_0.genblk100.genblk102.genblk103.timebase.un1_sync_pulse_0.I_248 / Y     44                              
corepwm_0.genblk100.genblk102.genblk103.timebase.period_cntlde_0 / Y            32                              
corepwm_0.genblk100.genblk102.genblk103.timebase.period_cnt8_0_a2 / Y           33                              
corepwm_0.genblk96.genblk97.reg_if.genblk17.CPWMOl0.CPWMl1137 / Y               33                              
corepwm_0.genblk96.genblk97.reg_if.genblk17.CPWMOl0.CPWMl1139 / Y               33                              
corepwm_0.genblk96.genblk97.reg_if.CPWMOlOI_0_sqmuxa / Y                        32                              
corepwm_0.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa_5 / Y                      32                              
corepwm_0.genblk96.genblk97.reg_if.CPWMlOOI6 / Y                                33                              
corepwm_0.genblk96.genblk97.reg_if.CPWMlOOI7 / Y                                33                              
corepwm_0.genblk96.genblk97.reg_if.genblk17.CPWMOl0.CPWMl1136 / Y               33                              
corepwm_0.genblk96.genblk97.reg_if.genblk17.CPWMOl0.CPWMl1141 / Y               33                              
corepwm_0.genblk96.genblk97.reg_if.genblk17.CPWMOl0.CPWMl1143 / Y               33                              
corepwm_0.genblk96.genblk97.reg_if.genblk17.CPWMOl0.CPWMl1147 / Y               33                              
corepwm_0.genblk96.genblk97.reg_if.CPWMOIOI_1_sqmuxa / Y                        32                              
corepwm_0.genblk96.genblk97.reg_if.CPWMlOOI_0_sqmuxa / Y                        32                              
corepwm_0.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa_4 / Y                      32                              
corepwm_0.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa_3 / Y                      32                              
corepwm_0.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa_2 / Y                      32                              
corepwm_0.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa_1 / Y                      32                              
corepwm_0.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa / Y                        32                              
corepwm_0.genblk96.genblk97.reg_if.prescale_reg5 / Y                            64                              
corepwm_0.genblk96.genblk97.reg_if.CPWMlOOI6_3 / Y                              42                              
corepwm_0.genblk96.genblk97.reg_if.genblk17.CPWMOl0.CPWMl1145_1 / Y             33                              
================================================================================================================

@N: FP130 |Promoting Net corepwm_0.genblk96\.genblk97\.reg_if.prescale_reg5 on CLKINT  I_257 
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.genblk17.CPWMOl0.CPWMl1145_1, fanout 33 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.CPWMlOOI6_3, fanout 42 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa_1, fanout 32 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa_2, fanout 32 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa_3, fanout 32 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa_4, fanout 32 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.CPWMlOOI_0_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.CPWMOIOI_1_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.genblk17.CPWMOl0.CPWMl1147, fanout 34 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.genblk17.CPWMOl0.CPWMl1143, fanout 33 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.genblk17.CPWMOl0.CPWMl1141, fanout 34 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.genblk17.CPWMOl0.CPWMl1136, fanout 33 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.CPWMlOOI7, fanout 34 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.CPWMlOOI6, fanout 34 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa_5, fanout 32 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.CPWMOlOI_0_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.genblk17.CPWMOl0.CPWMl1139, fanout 34 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.genblk17.CPWMOl0.CPWMl1137, fanout 34 segments 2
Replicating Combinational Instance corepwm_0.genblk100.genblk102.genblk103.timebase.period_cnt8_0_a2, fanout 33 segments 2
Replicating Combinational Instance corepwm_0.genblk100.genblk102.genblk103.timebase.period_cntlde_0, fanout 32 segments 2
Replicating Combinational Instance corepwm_0.genblk100.genblk102.genblk103.timebase.un1_sync_pulse_0.I_248, fanout 45 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.CPWMlOOI6_3_0, fanout 29 segments 2
Finished technology mapping (Time elapsed 0h:00m:02s; Memory used current: 73MB peak: 75MB)

Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:02s; Memory used current: 73MB peak: 75MB)


Added 0 Buffers
Added 23 Cells via replication
	Added 0 Sequential Cells via replication
	Added 23 Combinational Cells via replication
Finished restoring hierarchy (Time elapsed 0h:00m:03s; Memory used current: 74MB peak: 75MB)

Writing Analyst data base C:\Users\David\Desktop\final\synthesis\final_top.srm
Finished Writing Netlist Databases (Time elapsed 0h:00m:03s; Memory used current: 73MB peak: 75MB)

Writing EDIF Netlist and constraint files
E-2010.09A-1
Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:03s; Memory used current: 74MB peak: 76MB)

@W: MT420 |Found inferred clock final_mss|MSS_ADLIB_INST_EMCCLK_inferred_clock with period 10.00ns. A user-defined clock should be declared on object "n:final_mss_0.MSS_ADLIB_INST_EMCCLK"

@W: MT420 |Found inferred clock final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock with period 10.00ns. A user-defined clock should be declared on object "n:final_mss_0_FAB_CLK"

@W: MT420 |Found inferred clock final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock with period 10.00ns. A user-defined clock should be declared on object "n:final_mss_0.MSS_ADLIB_INST_FCLK"



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 07 14:12:32 2012
#


Top view:               final_top
Library name:           smartfusion
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock..



Performance Summary 
*******************


Worst slack in design: -7.635

                                                                       Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                                         Frequency     Frequency     Period        Period        Slack      Type         Group              
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     100.0 MHz     69.6 MHz      10.000        14.361        -4.361     inferred     Inferred_clkgroup_1
final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     100.0 MHz     56.7 MHz      10.000        17.635        -7.635     inferred     Inferred_clkgroup_2
==========================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                            Ending                                                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock  final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock  |  10.000      -4.361  |  No paths    -      |  No paths    -      |  No paths    -    
final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock  final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock  final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock  final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock  |  10.000      -7.635  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

		No IO constraint found 



====================================
Detailed Report for Clock: final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                                                                                        Arrival           
Instance                       Reference                                                              Type        Pin              Net                                         Time        Slack 
                               Clock                                                                                                                                                             
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPADDR[6]      final_mss_0_MSS_MASTER_APB_PADDR_\[6\]      2.679       -4.361
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPADDR[7]      final_mss_0_MSS_MASTER_APB_PADDR_\[7\]      2.679       -3.975
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPADDR[5]      final_mss_0_MSS_MASTER_APB_PADDR_\[5\]      2.679       -3.664
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPADDR[2]      final_mss_0_MSS_MASTER_APB_PADDR_\[2\]      2.679       -3.652
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPADDR[3]      final_mss_0_MSS_MASTER_APB_PADDR_\[3\]      2.679       -3.600
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPADDR[4]      final_mss_0_MSS_MASTER_APB_PADDR_\[4\]      2.679       -3.454
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPADDR[11]     final_mss_0_MSS_MASTER_APB_PADDR_\[11\]     2.679       -0.441
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPADDR[10]     final_mss_0_MSS_MASTER_APB_PADDR_\[10\]     2.679       -0.399
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPADDR[9]      final_mss_0_MSS_MASTER_APB_PADDR_\[9\]      2.679       -0.260
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPADDR[8]      final_mss_0_MSS_MASTER_APB_PADDR_\[8\]      2.679       -0.213
=================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                                                                Required           
Instance                       Reference                                                              Type        Pin               Net                Time         Slack 
                               Clock                                                                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPRDATA[0]      PRDATA_0_0_a2      10.000       -4.361
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPRDATA[1]      PRDATA_1_0_a2      10.000       -4.221
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPRDATA[3]      PRDATA_3_0_a2      10.000       -4.221
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPRDATA[4]      PRDATA_4_0_a2      10.000       -4.221
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPRDATA[5]      PRDATA_5_0_a2      10.000       -4.221
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPRDATA[9]      PRDATA_9_0_a2      10.000       -4.153
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPRDATA[13]     PRDATA_13_0_a2     10.000       -4.153
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPRDATA[14]     PRDATA_14_0_a2     10.000       -4.153
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPRDATA[15]     PRDATA_15_0_a2     10.000       -4.153
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPRDATA[6]      PRDATA_6_0_a2      10.000       -3.753
==========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      14.361
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.361

    Number of logic level(s):                7
    Starting point:                          final_mss_0.MSS_ADLIB_INST / MSSPADDR[6]
    Ending point:                            final_mss_0.MSS_ADLIB_INST / MSSPRDATA[0]
    The start point is clocked by            final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock [rising] on pin FCLK
    The end   point is clocked by            final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock [rising] on pin FCLK

Instance / Net                                                                                    Pin              Pin               Arrival     No. of    
Name                                                                                  Type        Name             Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
final_mss_0.MSS_ADLIB_INST                                                            MSS_APB     MSSPADDR[6]      Out     2.679     2.679       -         
final_mss_0_MSS_MASTER_APB_PADDR_\[6\]                                                Net         -                -       1.526     -           7         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMlOOI6_3_0                                    OR2         B                In      -         4.205       -         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMlOOI6_3_0                                    OR2         Y                Out     0.646     4.851       -         
CPWMlOOI8_3_0                                                                         Net         -                -       2.082     -           14        
corepwm_0.genblk96\.genblk97\.reg_if.genblk17\.CPWMOl0\.CPWMl1141                     NOR3B       C                In      -         6.934       -         
corepwm_0.genblk96\.genblk97\.reg_if.genblk17\.CPWMOl0\.CPWMl1141                     NOR3B       Y                Out     0.488     7.422       -         
CPWMl1141                                                                             Net         -                -       2.218     -           17        
corepwm_0.genblk96\.genblk97\.reg_if.genblk0\.CPWMI0OI\[3\]\.CPWMIlOI_RNIM3Q5[65]     OR2B        B                In      -         9.640       -         
corepwm_0.genblk96\.genblk97\.reg_if.genblk0\.CPWMI0OI\[3\]\.CPWMIlOI_RNIM3Q5[65]     OR2B        Y                Out     0.516     10.156      -         
CPWMIlOI_m_i[65]                                                                      Net         -                -       0.322     -           1         
corepwm_0.genblk96\.genblk97\.reg_if.genblk0\.CPWMI0OI\[1\]\.CPWMOlOI_RNIIN8F[1]      AOI1B       C                In      -         10.477      -         
corepwm_0.genblk96\.genblk97\.reg_if.genblk0\.CPWMI0OI\[1\]\.CPWMOlOI_RNIIN8F[1]      AOI1B       Y                Out     0.405     10.882      -         
CPWMO0_iv_2[0]                                                                        Net         -                -       0.322     -           1         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMIIOI_RNILF341[1]                             NOR3C       C                In      -         11.204      -         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMIIOI_RNILF341[1]                             NOR3C       Y                Out     0.641     11.845      -         
CPWMO0_iv_6[0]                                                                        Net         -                -       0.322     -           1         
corepwm_0.genblk96\.genblk97\.reg_if.period_reg_RNI79IO1[0]                           NOR3C       C                In      -         12.166      -         
corepwm_0.genblk96\.genblk97\.reg_if.period_reg_RNI79IO1[0]                           NOR3C       Y                Out     0.641     12.808      -         
CPWMO0_iv_8[0]                                                                        Net         -                -       0.322     -           1         
CoreAPB3_0.CAPB3llOI.PRDATA_0_0_a2                                                    AOI1        A                In      -         13.129      -         
CoreAPB3_0.CAPB3llOI.PRDATA_0_0_a2                                                    AOI1        Y                Out     0.911     14.040      -         
PRDATA_0_0_a2                                                                         Net         -                -       0.322     -           1         
final_mss_0.MSS_ADLIB_INST                                                            MSS_APB     MSSPRDATA[0]     In      -         14.361      -         
===========================================================================================================================================================
Total path delay (propagation time + setup) of 14.361 is 6.928(48.2%) logic and 7.433(51.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      14.220
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.220

    Number of logic level(s):                7
    Starting point:                          final_mss_0.MSS_ADLIB_INST / MSSPADDR[6]
    Ending point:                            final_mss_0.MSS_ADLIB_INST / MSSPRDATA[1]
    The start point is clocked by            final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock [rising] on pin FCLK
    The end   point is clocked by            final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock [rising] on pin FCLK

Instance / Net                                                                                   Pin              Pin               Arrival     No. of    
Name                                                                                 Type        Name             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------
final_mss_0.MSS_ADLIB_INST                                                           MSS_APB     MSSPADDR[6]      Out     2.679     2.679       -         
final_mss_0_MSS_MASTER_APB_PADDR_\[6\]                                               Net         -                -       1.526     -           7         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMlOOI6_3_0                                   OR2         B                In      -         4.205       -         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMlOOI6_3_0                                   OR2         Y                Out     0.646     4.851       -         
CPWMlOOI8_3_0                                                                        Net         -                -       2.082     -           14        
corepwm_0.genblk96\.genblk97\.reg_if.genblk17\.CPWMOl0\.CPWMl1137                    NOR3B       C                In      -         6.934       -         
corepwm_0.genblk96\.genblk97\.reg_if.genblk17\.CPWMOl0\.CPWMl1137                    NOR3B       Y                Out     0.488     7.422       -         
CPWMl1137                                                                            Net         -                -       2.218     -           17        
corepwm_0.genblk96\.genblk97\.reg_if.genblk0\.CPWMI0OI\[1\]\.CPWMIlOI_RNINNE9[2]     OR2B        B                In      -         9.640       -         
corepwm_0.genblk96\.genblk97\.reg_if.genblk0\.CPWMI0OI\[1\]\.CPWMIlOI_RNINNE9[2]     OR2B        Y                Out     0.516     10.156      -         
CPWMIlOI_m_i[2]                                                                      Net         -                -       0.322     -           1         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMIIOI_RNIBS3F[2]                             AOI1B       C                In      -         10.477      -         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMIIOI_RNIBS3F[2]                             AOI1B       Y                Out     0.405     10.882      -         
CPWMO0_iv_0[1]                                                                       Net         -                -       0.322     -           1         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMIIOI_RNIVNCU[2]                             AND2        B                In      -         11.204      -         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMIIOI_RNIVNCU[2]                             AND2        Y                Out     0.627     11.831      -         
CPWMO0_iv_5[1]                                                                       Net         -                -       0.322     -           1         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMIIOI_RNIJPRI1[2]                            AND2        A                In      -         12.152      -         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMIIOI_RNIJPRI1[2]                            AND2        Y                Out     0.514     12.667      -         
CPWMO0_iv_7[1]                                                                       Net         -                -       0.322     -           1         
CoreAPB3_0.CAPB3llOI.PRDATA_1_0_a2                                                   AOI1        A                In      -         12.988      -         
CoreAPB3_0.CAPB3llOI.PRDATA_1_0_a2                                                   AOI1        Y                Out     0.911     13.899      -         
PRDATA_1_0_a2                                                                        Net         -                -       0.322     -           1         
final_mss_0.MSS_ADLIB_INST                                                           MSS_APB     MSSPRDATA[1]     In      -         14.220      -         
==========================================================================================================================================================
Total path delay (propagation time + setup) of 14.220 is 6.787(47.7%) logic and 7.433(52.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      14.220
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.220

    Number of logic level(s):                7
    Starting point:                          final_mss_0.MSS_ADLIB_INST / MSSPADDR[6]
    Ending point:                            final_mss_0.MSS_ADLIB_INST / MSSPRDATA[5]
    The start point is clocked by            final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock [rising] on pin FCLK
    The end   point is clocked by            final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock [rising] on pin FCLK

Instance / Net                                                                                   Pin              Pin               Arrival     No. of    
Name                                                                                 Type        Name             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------
final_mss_0.MSS_ADLIB_INST                                                           MSS_APB     MSSPADDR[6]      Out     2.679     2.679       -         
final_mss_0_MSS_MASTER_APB_PADDR_\[6\]                                               Net         -                -       1.526     -           7         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMlOOI6_3_0                                   OR2         B                In      -         4.205       -         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMlOOI6_3_0                                   OR2         Y                Out     0.646     4.851       -         
CPWMlOOI8_3_0                                                                        Net         -                -       2.082     -           14        
corepwm_0.genblk96\.genblk97\.reg_if.genblk17\.CPWMOl0\.CPWMl1137                    NOR3B       C                In      -         6.934       -         
corepwm_0.genblk96\.genblk97\.reg_if.genblk17\.CPWMOl0\.CPWMl1137                    NOR3B       Y                Out     0.488     7.422       -         
CPWMl1137                                                                            Net         -                -       2.218     -           17        
corepwm_0.genblk96\.genblk97\.reg_if.genblk0\.CPWMI0OI\[1\]\.CPWMIlOI_RNIR7F9[6]     OR2B        B                In      -         9.640       -         
corepwm_0.genblk96\.genblk97\.reg_if.genblk0\.CPWMI0OI\[1\]\.CPWMIlOI_RNIR7F9[6]     OR2B        Y                Out     0.516     10.156      -         
CPWMIlOI_m_i[6]                                                                      Net         -                -       0.322     -           1         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMIIOI_RNIJS4F[6]                             AOI1B       C                In      -         10.477      -         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMIIOI_RNIJS4F[6]                             AOI1B       Y                Out     0.405     10.882      -         
CPWMO0_iv_0[5]                                                                       Net         -                -       0.322     -           1         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMIIOI_RNI8CEU[6]                             AND2        B                In      -         11.204      -         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMIIOI_RNI8CEU[6]                             AND2        Y                Out     0.627     11.831      -         
CPWMO0_iv_5[5]                                                                       Net         -                -       0.322     -           1         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMIIOI_RNI4EUI1[6]                            AND2        A                In      -         12.152      -         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMIIOI_RNI4EUI1[6]                            AND2        Y                Out     0.514     12.667      -         
CPWMO0_iv_7[5]                                                                       Net         -                -       0.322     -           1         
CoreAPB3_0.CAPB3llOI.PRDATA_5_0_a2                                                   AOI1        A                In      -         12.988      -         
CoreAPB3_0.CAPB3llOI.PRDATA_5_0_a2                                                   AOI1        Y                Out     0.911     13.899      -         
PRDATA_5_0_a2                                                                        Net         -                -       0.322     -           1         
final_mss_0.MSS_ADLIB_INST                                                           MSS_APB     MSSPRDATA[5]     In      -         14.220      -         
==========================================================================================================================================================
Total path delay (propagation time + setup) of 14.220 is 6.787(47.7%) logic and 7.433(52.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      14.220
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.220

    Number of logic level(s):                7
    Starting point:                          final_mss_0.MSS_ADLIB_INST / MSSPADDR[6]
    Ending point:                            final_mss_0.MSS_ADLIB_INST / MSSPRDATA[4]
    The start point is clocked by            final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock [rising] on pin FCLK
    The end   point is clocked by            final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock [rising] on pin FCLK

Instance / Net                                                                                   Pin              Pin               Arrival     No. of    
Name                                                                                 Type        Name             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------
final_mss_0.MSS_ADLIB_INST                                                           MSS_APB     MSSPADDR[6]      Out     2.679     2.679       -         
final_mss_0_MSS_MASTER_APB_PADDR_\[6\]                                               Net         -                -       1.526     -           7         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMlOOI6_3_0                                   OR2         B                In      -         4.205       -         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMlOOI6_3_0                                   OR2         Y                Out     0.646     4.851       -         
CPWMlOOI8_3_0                                                                        Net         -                -       2.082     -           14        
corepwm_0.genblk96\.genblk97\.reg_if.genblk17\.CPWMOl0\.CPWMl1137                    NOR3B       C                In      -         6.934       -         
corepwm_0.genblk96\.genblk97\.reg_if.genblk17\.CPWMOl0\.CPWMl1137                    NOR3B       Y                Out     0.488     7.422       -         
CPWMl1137                                                                            Net         -                -       2.218     -           17        
corepwm_0.genblk96\.genblk97\.reg_if.genblk0\.CPWMI0OI\[1\]\.CPWMIlOI_RNIQ3F9[5]     OR2B        B                In      -         9.640       -         
corepwm_0.genblk96\.genblk97\.reg_if.genblk0\.CPWMI0OI\[1\]\.CPWMIlOI_RNIQ3F9[5]     OR2B        Y                Out     0.516     10.156      -         
CPWMIlOI_m_i[5]                                                                      Net         -                -       0.322     -           1         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMIIOI_RNIHK4F[5]                             AOI1B       C                In      -         10.477      -         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMIIOI_RNIHK4F[5]                             AOI1B       Y                Out     0.405     10.882      -         
CPWMO0_iv_0[4]                                                                       Net         -                -       0.322     -           1         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMIIOI_RNIBSDU[5]                             AND2        B                In      -         11.204      -         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMIIOI_RNIBSDU[5]                             AND2        Y                Out     0.627     11.831      -         
CPWMO0_iv_5[4]                                                                       Net         -                -       0.322     -           1         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMIIOI_RNI5MTI1[5]                            AND2        A                In      -         12.152      -         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMIIOI_RNI5MTI1[5]                            AND2        Y                Out     0.514     12.667      -         
CPWMO0_iv_7[4]                                                                       Net         -                -       0.322     -           1         
CoreAPB3_0.CAPB3llOI.PRDATA_4_0_a2                                                   AOI1        A                In      -         12.988      -         
CoreAPB3_0.CAPB3llOI.PRDATA_4_0_a2                                                   AOI1        Y                Out     0.911     13.899      -         
PRDATA_4_0_a2                                                                        Net         -                -       0.322     -           1         
final_mss_0.MSS_ADLIB_INST                                                           MSS_APB     MSSPRDATA[4]     In      -         14.220      -         
==========================================================================================================================================================
Total path delay (propagation time + setup) of 14.220 is 6.787(47.7%) logic and 7.433(52.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      14.220
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.220

    Number of logic level(s):                7
    Starting point:                          final_mss_0.MSS_ADLIB_INST / MSSPADDR[6]
    Ending point:                            final_mss_0.MSS_ADLIB_INST / MSSPRDATA[3]
    The start point is clocked by            final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock [rising] on pin FCLK
    The end   point is clocked by            final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock [rising] on pin FCLK

Instance / Net                                                                                   Pin              Pin               Arrival     No. of    
Name                                                                                 Type        Name             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------
final_mss_0.MSS_ADLIB_INST                                                           MSS_APB     MSSPADDR[6]      Out     2.679     2.679       -         
final_mss_0_MSS_MASTER_APB_PADDR_\[6\]                                               Net         -                -       1.526     -           7         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMlOOI6_3_0                                   OR2         B                In      -         4.205       -         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMlOOI6_3_0                                   OR2         Y                Out     0.646     4.851       -         
CPWMlOOI8_3_0                                                                        Net         -                -       2.082     -           14        
corepwm_0.genblk96\.genblk97\.reg_if.genblk17\.CPWMOl0\.CPWMl1137                    NOR3B       C                In      -         6.934       -         
corepwm_0.genblk96\.genblk97\.reg_if.genblk17\.CPWMOl0\.CPWMl1137                    NOR3B       Y                Out     0.488     7.422       -         
CPWMl1137                                                                            Net         -                -       2.218     -           17        
corepwm_0.genblk96\.genblk97\.reg_if.genblk0\.CPWMI0OI\[1\]\.CPWMIlOI_RNIPVE9[4]     OR2B        B                In      -         9.640       -         
corepwm_0.genblk96\.genblk97\.reg_if.genblk0\.CPWMI0OI\[1\]\.CPWMIlOI_RNIPVE9[4]     OR2B        Y                Out     0.516     10.156      -         
CPWMIlOI_m_i[4]                                                                      Net         -                -       0.322     -           1         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMIIOI_RNIFC4F[4]                             AOI1B       C                In      -         10.477      -         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMIIOI_RNIFC4F[4]                             AOI1B       Y                Out     0.405     10.882      -         
CPWMO0_iv_0[3]                                                                       Net         -                -       0.322     -           1         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMIIOI_RNI7GDU[4]                             AND2        B                In      -         11.204      -         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMIIOI_RNI7GDU[4]                             AND2        Y                Out     0.627     11.831      -         
CPWMO0_iv_5[3]                                                                       Net         -                -       0.322     -           1         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMIIOI_RNIV1TI1[4]                            AND2        A                In      -         12.152      -         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMIIOI_RNIV1TI1[4]                            AND2        Y                Out     0.514     12.667      -         
CPWMO0_iv_7[3]                                                                       Net         -                -       0.322     -           1         
CoreAPB3_0.CAPB3llOI.PRDATA_3_0_a2                                                   AOI1        A                In      -         12.988      -         
CoreAPB3_0.CAPB3llOI.PRDATA_3_0_a2                                                   AOI1        Y                Out     0.911     13.899      -         
PRDATA_3_0_a2                                                                        Net         -                -       0.322     -           1         
final_mss_0.MSS_ADLIB_INST                                                           MSS_APB     MSSPRDATA[3]     In      -         14.220      -         
==========================================================================================================================================================
Total path delay (propagation time + setup) of 14.220 is 6.787(47.7%) logic and 7.433(52.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                     Starting                                                                                                         Arrival           
Instance                                                             Reference                                                              Type         Pin     Net                  Time        Slack 
                                                                     Clock                                                                                                                              
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[6]      final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1C0       Q       CPWMlIlI[6]          0.737       -7.635
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[11]     final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1C0       Q       CPWMlIlI[11]         0.737       -7.635
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[20]     final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1C0       Q       CPWMlIlI[20]         0.737       -7.635
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[5]      final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1C0       Q       CPWMlIlI[5]          0.737       -7.449
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[1]      final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1C0       Q       CPWMlIlI[1]          0.737       -7.444
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[10]     final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1C0       Q       CPWMlIlI[10]         0.737       -7.346
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[19]     final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1C0       Q       CPWMlIlI[19]         0.737       -7.346
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[0]      final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1C0       Q       CPWMlIlI[0]          0.737       -7.258
corepwm_0.genblk96\.genblk97\.reg_if.prescale_reg[6]                 final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1E1C0     Q       prescale_reg[6]      0.580       -7.122
corepwm_0.genblk96\.genblk97\.reg_if.prescale_reg[11]                final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1E1C0     Q       prescale_reg[11]     0.580       -7.122
========================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                      Starting                                                                                                      Required           
Instance                                                              Reference                                                              Type         Pin     Net               Time         Slack 
                                                                      Clock                                                                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt[0]     final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1E1C0     E       period_cnte_0     9.392        -7.635
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt[1]     final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1E1C0     E       period_cnte_0     9.392        -7.635
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt[2]     final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1E1C0     E       period_cnte       9.392        -7.635
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt[3]     final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1E1C0     E       period_cnte       9.392        -7.635
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt[4]     final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1E1C0     E       period_cnte       9.392        -7.635
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt[5]     final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1E1C0     E       period_cnte       9.392        -7.635
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt[6]     final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1E1C0     E       period_cnte       9.392        -7.635
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt[7]     final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1E1C0     E       period_cnte       9.392        -7.635
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt[8]     final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1E1C0     E       period_cnte       9.392        -7.635
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt[9]     final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1E1C0     E       period_cnte       9.392        -7.635
=======================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.608
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.392

    - Propagation time:                      17.027
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.635

    Number of logic level(s):                9
    Starting point:                          corepwm_0.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[6] / Q
    Ending point:                            corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt[2] / E
    The start point is clocked by            final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[6]                DFN1C0       Q        Out     0.737     0.737       -         
CPWMlIlI[6]                                                                    Net          -        -       1.526     -           7         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_204     OR2A         B        In      -         2.263       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_204     OR2A         Y        Out     0.646     2.909       -         
N_32                                                                           Net          -        -       0.322     -           1         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_210     AO1C         C        In      -         3.231       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_210     AO1C         Y        Out     0.633     3.864       -         
N_38                                                                           Net          -        -       0.322     -           1         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_213     OA1A         B        In      -         4.185       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_213     OA1A         Y        Out     0.902     5.087       -         
N_41                                                                           Net          -        -       0.322     -           1         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_214     OA1          A        In      -         5.409       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_214     OA1          Y        Out     0.984     6.392       -         
DWACT_CMPLE_PO2_DWACT_COMP0_E_0[0]                                             Net          -        -       0.322     -           1         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_238     AO1          C        In      -         6.714       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_238     AO1          Y        Out     0.655     7.369       -         
DWACT_CMPLE_PO2_DWACT_COMP0_E[2]                                               Net          -        -       0.322     -           1         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_243     AO1          B        In      -         7.690       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_243     AO1          Y        Out     0.567     8.257       -         
DWACT_COMP0_E[2]                                                               Net          -        -       0.386     -           2         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_248     AO1          B        In      -         8.643       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_248     AO1          Y        Out     0.567     9.209       -         
sync_pulse_i_0                                                                 Net          -        -       2.409     -           22        
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt8_0_a2           OR2          A        In      -         11.618      -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt8_0_a2           OR2          Y        Out     0.363     11.981      -         
period_cnt8                                                                    Net          -        -       2.218     -           17        
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNI4O7GI1[0]      AO1B         C        In      -         14.199      -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNI4O7GI1[0]      AO1B         Y        Out     0.655     14.854      -         
period_cnte                                                                    Net          -        -       2.172     -           16        
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt[2]              DFN1E1C0     E        In      -         17.027      -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 17.635 is 7.317(41.5%) logic and 10.318(58.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.608
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.392

    - Propagation time:                      17.027
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.635

    Number of logic level(s):                9
    Starting point:                          corepwm_0.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[11] / Q
    Ending point:                            corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt[2] / E
    The start point is clocked by            final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[11]               DFN1C0       Q        Out     0.737     0.737       -         
CPWMlIlI[11]                                                                   Net          -        -       1.526     -           7         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_166     OR2A         B        In      -         2.263       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_166     OR2A         Y        Out     0.646     2.909       -         
N_60_0                                                                         Net          -        -       0.322     -           1         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_172     AO1C         C        In      -         3.231       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_172     AO1C         Y        Out     0.633     3.864       -         
N_66                                                                           Net          -        -       0.322     -           1         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_175     OA1A         B        In      -         4.185       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_175     OA1A         Y        Out     0.902     5.087       -         
N_69                                                                           Net          -        -       0.322     -           1         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_176     OA1          A        In      -         5.409       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_176     OA1          Y        Out     0.984     6.392       -         
DWACT_CMPLE_PO0_DWACT_COMP0_E[2]                                               Net          -        -       0.322     -           1         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_183     AO1          B        In      -         6.714       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_183     AO1          Y        Out     0.567     7.280       -         
DWACT_CMPLE_PO2_DWACT_COMP0_E[0]                                               Net          -        -       0.322     -           1         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_243     AO1          C        In      -         7.602       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_243     AO1          Y        Out     0.655     8.257       -         
DWACT_COMP0_E[2]                                                               Net          -        -       0.386     -           2         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_248     AO1          B        In      -         8.643       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_248     AO1          Y        Out     0.567     9.209       -         
sync_pulse_i_0                                                                 Net          -        -       2.409     -           22        
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt8_0_a2           OR2          A        In      -         11.618      -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt8_0_a2           OR2          Y        Out     0.363     11.981      -         
period_cnt8                                                                    Net          -        -       2.218     -           17        
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNI4O7GI1[0]      AO1B         C        In      -         14.199      -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNI4O7GI1[0]      AO1B         Y        Out     0.655     14.854      -         
period_cnte                                                                    Net          -        -       2.172     -           16        
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt[2]              DFN1E1C0     E        In      -         17.027      -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 17.635 is 7.317(41.5%) logic and 10.318(58.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.608
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.392

    - Propagation time:                      17.027
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.635

    Number of logic level(s):                9
    Starting point:                          corepwm_0.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[20] / Q
    Ending point:                            corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt[2] / E
    The start point is clocked by            final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[20]               DFN1C0       Q        Out     0.737     0.737       -         
CPWMlIlI[20]                                                                   Net          -        -       1.526     -           7         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_87      OR2A         B        In      -         2.263       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_87      OR2A         Y        Out     0.646     2.909       -         
N_106                                                                          Net          -        -       0.322     -           1         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_93      AO1C         C        In      -         3.231       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_93      AO1C         Y        Out     0.633     3.864       -         
N_112                                                                          Net          -        -       0.322     -           1         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_96      OA1A         B        In      -         4.185       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_96      OA1A         Y        Out     0.902     5.087       -         
N_115                                                                          Net          -        -       0.322     -           1         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_97      OA1          A        In      -         5.409       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_97      OA1          Y        Out     0.984     6.392       -         
DWACT_CMPLE_PO2_DWACT_COMP0_E_1[2]                                             Net          -        -       0.322     -           1         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_104     AO1          B        In      -         6.714       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_104     AO1          Y        Out     0.567     7.280       -         
DWACT_CMPLE_PO0_DWACT_COMP0_E_0[2]                                             Net          -        -       0.322     -           1         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_109     AO1          B        In      -         7.602       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_109     AO1          Y        Out     0.567     8.168       -         
DWACT_COMP0_E[0]                                                               Net          -        -       0.386     -           2         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_248     AO1          C        In      -         8.554       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_248     AO1          Y        Out     0.655     9.209       -         
sync_pulse_i_0                                                                 Net          -        -       2.409     -           22        
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt8_0_a2           OR2          A        In      -         11.618      -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt8_0_a2           OR2          Y        Out     0.363     11.981      -         
period_cnt8                                                                    Net          -        -       2.218     -           17        
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNI4O7GI1[0]      AO1B         C        In      -         14.199      -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNI4O7GI1[0]      AO1B         Y        Out     0.655     14.854      -         
period_cnte                                                                    Net          -        -       2.172     -           16        
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt[2]              DFN1E1C0     E        In      -         17.027      -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 17.635 is 7.317(41.5%) logic and 10.318(58.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.608
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.392

    - Propagation time:                      17.027
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.635

    Number of logic level(s):                9
    Starting point:                          corepwm_0.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[6] / Q
    Ending point:                            corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt[0] / E
    The start point is clocked by            final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[6]                 DFN1C0       Q        Out     0.737     0.737       -         
CPWMlIlI[6]                                                                     Net          -        -       1.526     -           7         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_204      OR2A         B        In      -         2.263       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_204      OR2A         Y        Out     0.646     2.909       -         
N_32                                                                            Net          -        -       0.322     -           1         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_210      AO1C         C        In      -         3.231       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_210      AO1C         Y        Out     0.633     3.864       -         
N_38                                                                            Net          -        -       0.322     -           1         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_213      OA1A         B        In      -         4.185       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_213      OA1A         Y        Out     0.902     5.087       -         
N_41                                                                            Net          -        -       0.322     -           1         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_214      OA1          A        In      -         5.409       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_214      OA1          Y        Out     0.984     6.392       -         
DWACT_CMPLE_PO2_DWACT_COMP0_E_0[0]                                              Net          -        -       0.322     -           1         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_238      AO1          C        In      -         6.714       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_238      AO1          Y        Out     0.655     7.369       -         
DWACT_CMPLE_PO2_DWACT_COMP0_E[2]                                                Net          -        -       0.322     -           1         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_243      AO1          B        In      -         7.690       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_243      AO1          Y        Out     0.567     8.257       -         
DWACT_COMP0_E[2]                                                                Net          -        -       0.386     -           2         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_248      AO1          B        In      -         8.643       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_248      AO1          Y        Out     0.567     9.209       -         
sync_pulse_i_0                                                                  Net          -        -       2.409     -           22        
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt8_0_a2            OR2          A        In      -         11.618      -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt8_0_a2            OR2          Y        Out     0.363     11.981      -         
period_cnt8                                                                     Net          -        -       2.218     -           17        
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNI4O7GI1_0[0]     AO1B         C        In      -         14.199      -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNI4O7GI1_0[0]     AO1B         Y        Out     0.655     14.854      -         
period_cnte_0                                                                   Net          -        -       2.172     -           16        
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt[0]               DFN1E1C0     E        In      -         17.027      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 17.635 is 7.317(41.5%) logic and 10.318(58.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.608
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.392

    - Propagation time:                      17.027
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.635

    Number of logic level(s):                9
    Starting point:                          corepwm_0.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[6] / Q
    Ending point:                            corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt[31] / E
    The start point is clocked by            final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[6]                DFN1C0       Q        Out     0.737     0.737       -         
CPWMlIlI[6]                                                                    Net          -        -       1.526     -           7         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_204     OR2A         B        In      -         2.263       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_204     OR2A         Y        Out     0.646     2.909       -         
N_32                                                                           Net          -        -       0.322     -           1         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_210     AO1C         C        In      -         3.231       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_210     AO1C         Y        Out     0.633     3.864       -         
N_38                                                                           Net          -        -       0.322     -           1         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_213     OA1A         B        In      -         4.185       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_213     OA1A         Y        Out     0.902     5.087       -         
N_41                                                                           Net          -        -       0.322     -           1         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_214     OA1          A        In      -         5.409       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_214     OA1          Y        Out     0.984     6.392       -         
DWACT_CMPLE_PO2_DWACT_COMP0_E_0[0]                                             Net          -        -       0.322     -           1         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_238     AO1          C        In      -         6.714       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_238     AO1          Y        Out     0.655     7.369       -         
DWACT_CMPLE_PO2_DWACT_COMP0_E[2]                                               Net          -        -       0.322     -           1         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_243     AO1          B        In      -         7.690       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_243     AO1          Y        Out     0.567     8.257       -         
DWACT_COMP0_E[2]                                                               Net          -        -       0.386     -           2         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_248     AO1          B        In      -         8.643       -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.un1_sync_pulse_0.I_248     AO1          Y        Out     0.567     9.209       -         
sync_pulse_i_0                                                                 Net          -        -       2.409     -           22        
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt8_0_a2           OR2          A        In      -         11.618      -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt8_0_a2           OR2          Y        Out     0.363     11.981      -         
period_cnt8                                                                    Net          -        -       2.218     -           17        
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNI4O7GI1[0]      AO1B         C        In      -         14.199      -         
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNI4O7GI1[0]      AO1B         Y        Out     0.655     14.854      -         
period_cnte                                                                    Net          -        -       2.172     -           16        
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt[31]             DFN1E1C0     E        In      -         17.027      -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 17.635 is 7.317(41.5%) logic and 10.318(58.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: A2F200M3F_FBGA256_Std
Report for cell final_top.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    86      1.0       86.0
             AND2A     9      1.0        9.0
              AND3    39      1.0       39.0
               AO1    22      1.0       22.0
              AO1A     2      1.0        2.0
              AO1B     2      1.0        2.0
              AO1C    47      1.0       47.0
              AOI1    38      1.0       38.0
             AOI1A    15      1.0       15.0
             AOI1B    82      1.0       82.0
              AX1A     5      1.0        5.0
              AX1E     3      1.0        3.0
            CLKINT     1      0.0        0.0
               GND     9      0.0        0.0
           MSS_CCC     1      0.0        0.0
             NAND2    22      1.0       22.0
              NOR2    66      1.0       66.0
             NOR2A    48      1.0       48.0
             NOR2B    44      1.0       44.0
              NOR3     1      1.0        1.0
             NOR3A    47      1.0       47.0
             NOR3B    22      1.0       22.0
             NOR3C   185      1.0      185.0
               OA1    16      1.0       16.0
              OA1A    31      1.0       31.0
              OA1B     1      1.0        1.0
              OA1C     2      1.0        2.0
               OR2    10      1.0       10.0
              OR2A    89      1.0       89.0
              OR2B   166      1.0      166.0
               OR3     1      1.0        1.0
              OR3B    40      1.0       40.0
              OR3C    16      1.0       16.0
             RCOSC     1      0.0        0.0
               VCC     9      0.0        0.0
               XA1    17      1.0       17.0
              XA1A   112      1.0      112.0
             XNOR2   318      1.0      318.0
              XOR2     1      1.0        1.0


            DFN1C0    32      1.0       32.0
          DFN1E1C0   393      1.0      393.0
          DFN1E1P0     4      1.0        4.0
           MSS_APB     1      0.0        0.0
                   -----          ----------
             TOTAL  2056              2034.0


  IO Cell usage:
              cell count
         INBUF_MSS     2
            OUTBUF     6
        OUTBUF_MSS     1
                   -----
             TOTAL     9


Core Cells         : 2034 of 4608 (44%)
IO Cells           : 9

  RAM/ROM Usage Summary
Block Rams : 0 of 8 (0%)

Mapper successful!
Process took 0h:00m:04s realtime, 0h:00m:03s cputime
# Fri Dec 07 14:12:32 2012

###########################################################]
