strict digraph "compose( ,  )" {
	node [label="\N"];
	"472:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1350b6d0>",
		fillcolor=springgreen,
		label="472:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"472:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1350b710>",
		fillcolor=turquoise,
		label="472:BL
counter = counter + 8;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2e1350b8d0>]",
		style=filled,
		typ=Block];
	"472:IF" -> "472:BL"	 [cond="['START']",
		label="(START == 1)",
		lineno=472];
	"468:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1350b3d0>",
		fillcolor=turquoise,
		label="468:BL
counter = 16'h0000;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2e1350b510>]",
		style=filled,
		typ=Block];
	"Leaf_466:AL"	 [def_var="['counter']",
		label="Leaf_466:AL"];
	"468:BL" -> "Leaf_466:AL"	 [cond="[]",
		lineno=None];
	"467:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1350b290>",
		fillcolor=turquoise,
		label="467:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"468:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1350b590>",
		fillcolor=springgreen,
		label="468:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"467:BL" -> "468:IF"	 [cond="[]",
		lineno=None];
	"472:BL" -> "Leaf_466:AL"	 [cond="[]",
		lineno=None];
	"477:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e1350b9d0>",
		clk_sens=False,
		fillcolor=gold,
		label="477:AL",
		sens="['CLK']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['counter']"];
	"478:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1350ba90>",
		fillcolor=turquoise,
		label="478:BL
BYTE_COUNTER = counter;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2e1350bad0>]",
		style=filled,
		typ=Block];
	"477:AL" -> "478:BL"	 [cond="[]",
		lineno=None];
	"468:IF" -> "472:IF"	 [cond="['RESET']",
		label="!((RESET == 1))",
		lineno=468];
	"468:IF" -> "468:BL"	 [cond="['RESET']",
		label="(RESET == 1)",
		lineno=468];
	"Leaf_466:AL" -> "477:AL";
	"466:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e1350b2d0>",
		clk_sens=False,
		fillcolor=gold,
		label="466:AL",
		sens="['CLK', 'RESET']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RESET', 'START', 'counter']"];
	"Leaf_466:AL" -> "466:AL";
	"Leaf_477:AL"	 [def_var="['BYTE_COUNTER']",
		label="Leaf_477:AL"];
	"478:BL" -> "Leaf_477:AL"	 [cond="[]",
		lineno=None];
	"466:AL" -> "467:BL"	 [cond="[]",
		lineno=None];
}
