# Pipeline_CPU_with_cache
A pipeline cpu which can execute the risc-v instruction/
write in verilog/
5 stage CPU - cache controller - Data Memory
