

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1'
================================================================
* Date:           Mon Aug 12 18:56:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sparseMatrixPower
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.451 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   100011|   100011|  0.500 ms|  0.500 ms|  100011|  100011|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_15_1_VITIS_LOOP_14_1  |   100009|   100009|        20|         10|          1|  10000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 10, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.45>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 23 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:12->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 24 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 25 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln12 = store i7 0, i7 %j_1" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:12->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 27 'store' 'store_ln12' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln13 = store i7 0, i7 %i_1" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 28 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 30 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.81ns)   --->   "%icmp_ln15 = icmp_eq  i14 %indvar_flatten_load, i14 10000" [benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 31 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.81ns)   --->   "%add_ln15_2 = add i14 %indvar_flatten_load, i14 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 32 'add' 'add_ln15_2' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc.i, void %for.body21.preheader.exitStub" [benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 33 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i_1_load = load i7 %i_1" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:14->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 34 'load' 'i_1_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.87ns)   --->   "%icmp_ln14 = icmp_eq  i7 %i_1_load, i7 100" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:14->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 35 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln15)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.99ns)   --->   "%select_ln13 = select i1 %icmp_ln14, i7 0, i7 %i_1_load" [benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 36 'select' 'select_ln13' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.21>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i7 %select_ln13" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:14->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 37 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i7 %select_ln13" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 38 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 39 [3/3] (2.95ns)   --->   "%mul_ln13 = mul i15 %zext_ln13_1, i15 171" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 39 'mul' 'mul_ln13' <Predicate = (!icmp_ln15)> <Delay = 2.95> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [11/11] (4.21ns)   --->   "%urem_ln13 = urem i7 %select_ln13, i7 3" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 40 'urem' 'urem_ln13' <Predicate = (!icmp_ln15)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [3/3] (1.05ns) (grouped into DSP with root node add_ln15)   --->   "%mul_ln15 = mul i14 %zext_ln14_1, i14 100" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 41 'mul' 'mul_ln15' <Predicate = (!icmp_ln15)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.21>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%j_1_load = load i7 %j_1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 42 'load' 'j_1_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.87ns)   --->   "%add_ln15_3 = add i7 %j_1_load, i7 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 43 'add' 'add_ln15_3' <Predicate = (!icmp_ln15 & icmp_ln14)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [2/3] (2.95ns)   --->   "%mul_ln13 = mul i15 %zext_ln13_1, i15 171" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 44 'mul' 'mul_ln13' <Predicate = (!icmp_ln15)> <Delay = 2.95> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [10/11] (4.21ns)   --->   "%urem_ln13 = urem i7 %select_ln13, i7 3" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 45 'urem' 'urem_ln13' <Predicate = (!icmp_ln15)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [2/3] (1.05ns) (grouped into DSP with root node add_ln15)   --->   "%mul_ln15 = mul i14 %zext_ln14_1, i14 100" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 46 'mul' 'mul_ln15' <Predicate = (!icmp_ln15)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.21>
ST_4 : Operation 47 [1/1] (0.99ns)   --->   "%select_ln15 = select i1 %icmp_ln14, i7 %add_ln15_3, i7 %j_1_load" [benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 47 'select' 'select_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i7 %select_ln15" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:14->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 48 'zext' 'zext_ln14' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 49 [1/3] (2.95ns)   --->   "%mul_ln13 = mul i15 %zext_ln13_1, i15 171" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 49 'mul' 'mul_ln13' <Predicate = (!icmp_ln15)> <Delay = 2.95> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul_ln13, i32 9, i32 14" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 50 'partselect' 'tmp_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 51 [9/11] (4.21ns)   --->   "%urem_ln13 = urem i7 %select_ln13, i7 3" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 51 'urem' 'urem_ln13' <Predicate = (!icmp_ln15)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/3] (0.00ns) (grouped into DSP with root node add_ln15)   --->   "%mul_ln15 = mul i14 %zext_ln14_1, i14 100" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 52 'mul' 'mul_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15 = add i14 %mul_ln15, i14 %zext_ln14" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 53 'add' 'add_ln15' <Predicate = (!icmp_ln15)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [1/1] (1.87ns)   --->   "%add_ln14 = add i7 %select_ln13, i7 1" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:14->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 54 'add' 'add_ln14' <Predicate = (!icmp_ln15)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln15 = store i14 %add_ln15_2, i14 %indvar_flatten" [benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 55 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_4 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln12 = store i7 %select_ln15, i7 %j_1" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:12->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 56 'store' 'store_ln12' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_4 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln13 = store i7 %add_ln14, i7 %i_1" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 57 'store' 'store_ln13' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.inc.i.i" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:14->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 58 'br' 'br_ln14' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.21>
ST_5 : Operation 59 [8/11] (4.21ns)   --->   "%urem_ln13 = urem i7 %select_ln13, i7 3" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 59 'urem' 'urem_ln13' <Predicate = (!icmp_ln15)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15 = add i14 %mul_ln15, i14 %zext_ln14" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 60 'add' 'add_ln15' <Predicate = (!icmp_ln15)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.21>
ST_6 : Operation 61 [7/11] (4.21ns)   --->   "%urem_ln13 = urem i7 %select_ln13, i7 3" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 61 'urem' 'urem_ln13' <Predicate = (!icmp_ln15)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i14 %add_ln15" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 62 'zext' 'zext_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i4 %w, i64 0, i64 %zext_ln15" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 63 'getelementptr' 'w_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 64 [2/2] (3.25ns)   --->   "%w_load = load i14 %w_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 64 'load' 'w_load' <Predicate = (!icmp_ln15)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10000> <ROM>

State 7 <SV = 6> <Delay = 4.21>
ST_7 : Operation 65 [6/11] (4.21ns)   --->   "%urem_ln13 = urem i7 %select_ln13, i7 3" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 65 'urem' 'urem_ln13' <Predicate = (!icmp_ln15)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/2] (3.25ns)   --->   "%w_load = load i14 %w_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 66 'load' 'w_load' <Predicate = (!icmp_ln15)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10000> <ROM>

State 8 <SV = 7> <Delay = 4.21>
ST_8 : Operation 67 [5/11] (4.21ns)   --->   "%urem_ln13 = urem i7 %select_ln13, i7 3" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 67 'urem' 'urem_ln13' <Predicate = (!icmp_ln15)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.21>
ST_9 : Operation 68 [4/11] (4.21ns)   --->   "%urem_ln13 = urem i7 %select_ln13, i7 3" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 68 'urem' 'urem_ln13' <Predicate = (!icmp_ln15)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.21>
ST_10 : Operation 69 [3/11] (4.21ns)   --->   "%urem_ln13 = urem i7 %select_ln13, i7 3" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 69 'urem' 'urem_ln13' <Predicate = (!icmp_ln15)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 120 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.21>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %tmp_2" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 70 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [2/11] (4.21ns)   --->   "%urem_ln13 = urem i7 %select_ln13, i7 3" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 71 'urem' 'urem_ln13' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln13" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 72 'getelementptr' 'data_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%data_1_addr = getelementptr i32 %data_1, i64 0, i64 %zext_ln13" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 73 'getelementptr' 'data_1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%data_2_addr = getelementptr i32 %data_2, i64 0, i64 %zext_ln13" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 74 'getelementptr' 'data_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [2/2] (3.25ns)   --->   "%data_load = load i7 %data_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 75 'load' 'data_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_11 : Operation 76 [2/2] (3.25ns)   --->   "%data_1_load = load i7 %data_1_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 76 'load' 'data_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_11 : Operation 77 [2/2] (3.25ns)   --->   "%data_2_load = load i7 %data_2_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 77 'load' 'data_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>

State 12 <SV = 11> <Delay = 4.21>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i7 %select_ln13" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:14->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 78 'zext' 'zext_ln14_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (2.25ns) (grouped into DSP with root node mul_ln15_2)   --->   "%add_ln13 = add i8 %zext_ln14_2, i8 100" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 79 'add' 'add_ln13' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 80 [1/11] (4.21ns)   --->   "%urem_ln13 = urem i7 %select_ln13, i7 3" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 80 'urem' 'urem_ln13' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 81 [1/2] (3.25ns)   --->   "%data_load = load i7 %data_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 81 'load' 'data_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_12 : Operation 82 [1/2] (3.25ns)   --->   "%data_1_load = load i7 %data_1_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 82 'load' 'data_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_12 : Operation 83 [1/2] (3.25ns)   --->   "%data_2_load = load i7 %data_2_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 83 'load' 'data_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_12 : Operation 84 [1/1] (0.00ns) (grouped into DSP with root node mul_ln15_2)   --->   "%zext_ln15_3 = zext i8 %add_ln13" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 84 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln15_2 = mul i17 %zext_ln15_3, i17 342" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 85 'mul' 'mul_ln15_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 1.86>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i2 %urem_ln13" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 86 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (1.70ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3i32.i32.i2, i2 0, i32 %data_load, i2 1, i32 %data_1_load, i2 2, i32 %data_2_load, i32 0, i2 %trunc_ln13" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 87 'sparsemux' 'tmp' <Predicate = true> <Delay = 1.70> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 88 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln15_2 = mul i17 %zext_ln15_3, i17 342" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 88 'mul' 'mul_ln15_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 89 [1/1] (1.86ns)   --->   "%switch_ln15 = switch i2 %trunc_ln13, void %arrayidx6.i.i16.case.0, i2 1, void %arrayidx6.i.i16.case.2, i2 0, void %arrayidx6.i.i16.case.1" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 89 'switch' 'switch_ln15' <Predicate = true> <Delay = 1.86>

State 14 <SV = 13> <Delay = 3.87>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i4 %w_load" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 90 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [5/5] (3.87ns)   --->   "%mul_ln15_1 = mul i32 %zext_ln15_1, i32 %tmp" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 91 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 92 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln15_2 = mul i17 %zext_ln15_3, i17 342" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 92 'mul' 'mul_ln15_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 3.87>
ST_15 : Operation 93 [4/5] (3.87ns)   --->   "%mul_ln15_1 = mul i32 %zext_ln15_1, i32 %tmp" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 93 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 94 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln15_2 = mul i17 %zext_ln15_3, i17 342" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 94 'mul' 'mul_ln15_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln15_2, i32 10, i32 16" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 95 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 3.87>
ST_16 : Operation 96 [3/5] (3.87ns)   --->   "%mul_ln15_1 = mul i32 %zext_ln15_1, i32 %tmp" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 96 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i7 %tmp_3" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 97 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "%data_addr_2 = getelementptr i32 %data, i64 0, i64 %zext_ln15_2" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 98 'getelementptr' 'data_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "%data_1_addr_2 = getelementptr i32 %data_1, i64 0, i64 %zext_ln15_2" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 99 'getelementptr' 'data_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%data_2_addr_2 = getelementptr i32 %data_2, i64 0, i64 %zext_ln15_2" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 100 'getelementptr' 'data_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 101 [2/2] (3.25ns)   --->   "%data_load_1 = load i7 %data_addr_2" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 101 'load' 'data_load_1' <Predicate = (trunc_ln13 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_16 : Operation 102 [2/2] (3.25ns)   --->   "%data_1_load_1 = load i7 %data_1_addr_2" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 102 'load' 'data_1_load_1' <Predicate = (trunc_ln13 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_16 : Operation 103 [2/2] (3.25ns)   --->   "%data_2_load_1 = load i7 %data_2_addr_2" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 103 'load' 'data_2_load_1' <Predicate = (trunc_ln13 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>

State 17 <SV = 16> <Delay = 3.87>
ST_17 : Operation 104 [2/5] (3.87ns)   --->   "%mul_ln15_1 = mul i32 %zext_ln15_1, i32 %tmp" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 104 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 105 [1/2] (3.25ns)   --->   "%data_load_1 = load i7 %data_addr_2" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 105 'load' 'data_load_1' <Predicate = (trunc_ln13 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_17 : Operation 106 [1/2] (3.25ns)   --->   "%data_1_load_1 = load i7 %data_1_addr_2" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 106 'load' 'data_1_load_1' <Predicate = (trunc_ln13 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_17 : Operation 107 [1/2] (3.25ns)   --->   "%data_2_load_1 = load i7 %data_2_addr_2" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 107 'load' 'data_2_load_1' <Predicate = (trunc_ln13 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>

State 18 <SV = 17> <Delay = 3.87>
ST_18 : Operation 108 [1/5] (3.87ns)   --->   "%mul_ln15_1 = mul i32 %zext_ln15_1, i32 %tmp" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 108 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 109 [1/1] (1.70ns)   --->   "%tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3i32.i32.i2, i2 2, i32 %data_load_1, i2 0, i32 %data_1_load_1, i2 1, i32 %data_2_load_1, i32 0, i2 %trunc_ln13" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 109 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 1.70> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.55>
ST_19 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_15_1_VITIS_LOOP_14_1_str"   --->   Operation 110 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10000, i64 10000, i64 10000"   --->   Operation 111 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 112 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 113 [1/1] (2.55ns)   --->   "%add_ln15_1 = add i32 %tmp_1, i32 %mul_ln15_1" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 113 'add' 'add_ln15_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln15 = store i32 %add_ln15_1, i7 %data_1_addr_2" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 114 'store' 'store_ln15' <Predicate = (trunc_ln13 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_20 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx6.i.i16.exit" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 115 'br' 'br_ln15' <Predicate = (trunc_ln13 == 0)> <Delay = 0.00>
ST_20 : Operation 116 [1/1] (3.25ns)   --->   "%store_ln15 = store i32 %add_ln15_1, i7 %data_2_addr_2" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 116 'store' 'store_ln15' <Predicate = (trunc_ln13 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx6.i.i16.exit" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 117 'br' 'br_ln15' <Predicate = (trunc_ln13 == 1)> <Delay = 0.00>
ST_20 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln15 = store i32 %add_ln15_1, i7 %data_addr_2" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 118 'store' 'store_ln15' <Predicate = (trunc_ln13 != 1 & trunc_ln13 != 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_20 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx6.i.i16.exit" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 119 'br' 'br_ln15' <Predicate = (trunc_ln13 != 1 & trunc_ln13 != 0)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 4.451ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln13', benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27) of constant 0 on local variable 'i', benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27 [10]  (1.588 ns)
	'load' operation 7 bit ('i_1_load', benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:14->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27) on local variable 'i', benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27 [18]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln14', benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:14->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27) [22]  (1.870 ns)
	'select' operation 7 bit ('select_ln13', benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27) [23]  (0.993 ns)

 <State 2>: 4.214ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln13', benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27) [35]  (4.214 ns)

 <State 3>: 4.214ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln13', benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27) [35]  (4.214 ns)

 <State 4>: 4.214ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln13', benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27) [35]  (4.214 ns)

 <State 5>: 4.214ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln13', benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27) [35]  (4.214 ns)

 <State 6>: 4.214ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln13', benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27) [35]  (4.214 ns)

 <State 7>: 4.214ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln13', benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27) [35]  (4.214 ns)

 <State 8>: 4.214ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln13', benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27) [35]  (4.214 ns)

 <State 9>: 4.214ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln13', benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27) [35]  (4.214 ns)

 <State 10>: 4.214ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln13', benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27) [35]  (4.214 ns)

 <State 11>: 4.214ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln13', benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27) [35]  (4.214 ns)

 <State 12>: 4.214ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln13', benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27) [35]  (4.214 ns)

 <State 13>: 1.860ns
The critical path consists of the following:

 <State 14>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln15_1', benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27) [50]  (3.871 ns)

 <State 15>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln15_1', benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27) [50]  (3.871 ns)

 <State 16>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln15_1', benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27) [50]  (3.871 ns)

 <State 17>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln15_1', benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27) [50]  (3.871 ns)

 <State 18>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln15_1', benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27) [50]  (3.871 ns)

 <State 19>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln15_1', benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27) [62]  (2.552 ns)

 <State 20>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln15', benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27) of variable 'add_ln15_1', benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27 on array 'data_1' [65]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
