INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/verilog_modules/button.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_button
INFO: [VRFC 10-311] analyzing module push_button
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/verilog_modules/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/verilog_modules/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/verilog_modules/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/verilog_modules/hex_to_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_to_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/verilog_modules/io_mapped_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_mapped_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/verilog_modules/quad_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/verilog_modules/ram_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/verilog_modules/rom_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_block
INFO: [VRFC 10-311] analyzing module rom_block_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/verilog_modules/stack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/verilog_modules/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/uart_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module baudrate_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/verilog_modules/single_pulser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/top_vpong.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_vpong
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/graphics_renderer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module graphics_renderer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/ascii_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascii_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/ascii_text_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascii_text_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/text_renderer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_renderer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/game_renderer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitmap_renderer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/pixel_overlay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_overlay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sim_1/new/tb_graphics_renderer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_graphics_renderer
