#  SKY130_D2_SK1 - Chip Floor Planning considerations
##  Topics to be covered
**--> Utilization factor and aspect ratio**   
**--> Concept of Pre-placed cells**    
**--> Power Planning**    
**--> Pin Placement and logical cell placement blockage**    
**--> Steps to run Floorplan using OpenLANE**    
**--> Review Floorplan files and steps to view floorplan**   
**--> Review Floorplan layout in magic**   

**Floorplan Steps**   
1. Decide core width and height for die size estimation.  
2. IO pad sites are created for placement of IO pad .  
3. Placement of macros.   
4. The standard cell rows created for standard cell placement.      
5. Power planning (pre routing).    
6. Adding physical only cells.    
7. Placement of Blockages.    

