/* { dg-do compile } */
/* { dg-options "-march=rv32gv_xandesvdot -O3 -mabi=ilp32" { target { rv32 } } } */
/* { dg-options "-march=rv64gv_xandesvdot -O3 -mabi=lp64" { target { rv64 } } } */

#include "andes_vector.h"

vint32mf2_t
test_nds_vd4dotsu_vv_i32mf2_tu (vint32mf2_t vd, vint8mf2_t vs1, vuint8mf2_t vs2,
				size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i32mf2_tu(vd, vs1, vs2, vl);
}

vint32m1_t
test_nds_vd4dotsu_vv_i32m1_tu (vint32m1_t vd, vint8m1_t vs1, vuint8m1_t vs2,
			       size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i32m1_tu(vd, vs1, vs2, vl);
}

vint32m2_t
test_nds_vd4dotsu_vv_i32m2_tu (vint32m2_t vd, vint8m2_t vs1, vuint8m2_t vs2,
			       size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i32m2_tu(vd, vs1, vs2, vl);
}

vint32m4_t
test_nds_vd4dotsu_vv_i32m4_tu (vint32m4_t vd, vint8m4_t vs1, vuint8m4_t vs2,
			       size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i32m4_tu(vd, vs1, vs2, vl);
}

vint32m8_t
test_nds_vd4dotsu_vv_i32m8_tu (vint32m8_t vd, vint8m8_t vs1, vuint8m8_t vs2,
			       size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i32m8_tu(vd, vs1, vs2, vl);
}

vint64m1_t
test_nds_vd4dotsu_vv_i64m1_tu (vint64m1_t vd, vint16m1_t vs1, vuint16m1_t vs2,
			       size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i64m1_tu(vd, vs1, vs2, vl);
}

vint64m2_t
test_nds_vd4dotsu_vv_i64m2_tu (vint64m2_t vd, vint16m2_t vs1, vuint16m2_t vs2,
			       size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i64m2_tu(vd, vs1, vs2, vl);
}

vint64m4_t
test_nds_vd4dotsu_vv_i64m4_tu (vint64m4_t vd, vint16m4_t vs1, vuint16m4_t vs2,
			       size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i64m4_tu(vd, vs1, vs2, vl);
}

vint64m8_t
test_nds_vd4dotsu_vv_i64m8_tu (vint64m8_t vd, vint16m8_t vs1, vuint16m8_t vs2,
			       size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i64m8_tu(vd, vs1, vs2, vl);
}

vint32mf2_t
test_nds_vd4dotsu_vv_i32mf2_tum (vbool64_t vm, vint32mf2_t vd, vint8mf2_t vs1,
				 vuint8mf2_t vs2, size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i32mf2_tum (vm, vd, vs1, vs2, vl);
}

vint32m1_t
test_nds_vd4dotsu_vv_i32m1_tum (vbool32_t vm, vint32m1_t vd, vint8m1_t vs1,
				vuint8m1_t vs2, size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i32m1_tum (vm, vd, vs1, vs2, vl);
}

vint32m2_t
test_nds_vd4dotsu_vv_i32m2_tum (vbool16_t vm, vint32m2_t vd, vint8m2_t vs1,
				vuint8m2_t vs2, size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i32m2_tum (vm, vd, vs1, vs2, vl);
}

vint32m4_t
test_nds_vd4dotsu_vv_i32m4_tum (vbool8_t vm, vint32m4_t vd, vint8m4_t vs1,
				vuint8m4_t vs2, size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i32m4_tum (vm, vd, vs1, vs2, vl);
}

vint32m8_t
test_nds_vd4dotsu_vv_i32m8_tum (vbool4_t vm, vint32m8_t vd, vint8m8_t vs1,
				vuint8m8_t vs2, size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i32m8_tum (vm, vd, vs1, vs2, vl);
}

vint64m1_t
test_nds_vd4dotsu_vv_i64m1_tum (vbool64_t vm, vint64m1_t vd, vint16m1_t vs1,
				vuint16m1_t vs2, size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i64m1_tum (vm, vd, vs1, vs2, vl);
}

vint64m2_t
test_nds_vd4dotsu_vv_i64m2_tum (vbool32_t vm, vint64m2_t vd, vint16m2_t vs1,
				vuint16m2_t vs2, size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i64m2_tum (vm, vd, vs1, vs2, vl);
}

vint64m4_t
test_nds_vd4dotsu_vv_i64m4_tum (vbool16_t vm, vint64m4_t vd, vint16m4_t vs1,
				vuint16m4_t vs2, size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i64m4_tum (vm, vd, vs1, vs2, vl);
}

vint64m8_t
test_nds_vd4dotsu_vv_i64m8_tum (vbool8_t vm, vint64m8_t vd, vint16m8_t vs1,
				vuint16m8_t vs2, size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i64m8_tum (vm, vd, vs1, vs2, vl);
}

vint32mf2_t
test_nds_vd4dotsu_vv_i32mf2_tumu (vbool64_t vm, vint32mf2_t vd, vint8mf2_t vs1,
				  vuint8mf2_t vs2, size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i32mf2_tumu (vm, vd, vs1, vs2, vl);
}

vint32m1_t
test_nds_vd4dotsu_vv_i32m1_tumu (vbool32_t vm, vint32m1_t vd, vint8m1_t vs1,
				 vuint8m1_t vs2, size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i32m1_tumu (vm, vd, vs1, vs2, vl);
}

vint32m2_t
test_nds_vd4dotsu_vv_i32m2_tumu (vbool16_t vm, vint32m2_t vd, vint8m2_t vs1,
				 vuint8m2_t vs2, size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i32m2_tumu (vm, vd, vs1, vs2, vl);
}

vint32m4_t
test_nds_vd4dotsu_vv_i32m4_tumu (vbool8_t vm, vint32m4_t vd, vint8m4_t vs1,
				 vuint8m4_t vs2, size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i32m4_tumu (vm, vd, vs1, vs2, vl);
}

vint32m8_t
test_nds_vd4dotsu_vv_i32m8_tumu (vbool4_t vm, vint32m8_t vd, vint8m8_t vs1,
				 vuint8m8_t vs2, size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i32m8_tumu (vm, vd, vs1, vs2, vl);
}

vint64m1_t
test_nds_vd4dotsu_vv_i64m1_tumu (vbool64_t vm, vint64m1_t vd, vint16m1_t vs1,
				 vuint16m1_t vs2, size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i64m1_tumu (vm, vd, vs1, vs2, vl);
}

vint64m2_t
test_nds_vd4dotsu_vv_i64m2_tumu (vbool32_t vm, vint64m2_t vd, vint16m2_t vs1,
				 vuint16m2_t vs2, size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i64m2_tumu (vm, vd, vs1, vs2, vl);
}

vint64m4_t
test_nds_vd4dotsu_vv_i64m4_tumu (vbool16_t vm, vint64m4_t vd, vint16m4_t vs1,
				 vuint16m4_t vs2, size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i64m4_tumu (vm, vd, vs1, vs2, vl);
}

vint64m8_t
test_nds_vd4dotsu_vv_i64m8_tumu (vbool8_t vm, vint64m8_t vd, vint16m8_t vs1,
				 vuint16m8_t vs2, size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i64m8_tumu (vm, vd, vs1, vs2, vl);
}

vint32mf2_t
test_nds_vd4dotsu_vv_i32mf2_mu (vbool64_t vm, vint32mf2_t vd, vint8mf2_t vs1,
				vuint8mf2_t vs2, size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i32mf2_mu (vm, vd, vs1, vs2, vl);
}

vint32m1_t
test_nds_vd4dotsu_vv_i32m1_mu (vbool32_t vm, vint32m1_t vd, vint8m1_t vs1,
			       vuint8m1_t vs2, size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i32m1_mu (vm, vd, vs1, vs2, vl);
}

vint32m2_t
test_nds_vd4dotsu_vv_i32m2_mu (vbool16_t vm, vint32m2_t vd, vint8m2_t vs1,
			       vuint8m2_t vs2, size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i32m2_mu (vm, vd, vs1, vs2, vl);
}

vint32m4_t
test_nds_vd4dotsu_vv_i32m4_mu (vbool8_t vm, vint32m4_t vd, vint8m4_t vs1,
			       vuint8m4_t vs2, size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i32m4_mu (vm, vd, vs1, vs2, vl);
}

vint32m8_t
test_nds_vd4dotsu_vv_i32m8_mu (vbool4_t vm, vint32m8_t vd, vint8m8_t vs1,
			       vuint8m8_t vs2, size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i32m8_mu (vm, vd, vs1, vs2, vl);
}

vint64m1_t
test_nds_vd4dotsu_vv_i64m1_mu (vbool64_t vm, vint64m1_t vd, vint16m1_t vs1,
			       vuint16m1_t vs2, size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i64m1_mu (vm, vd, vs1, vs2, vl);
}

vint64m2_t
test_nds_vd4dotsu_vv_i64m2_mu (vbool32_t vm, vint64m2_t vd, vint16m2_t vs1,
			       vuint16m2_t vs2, size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i64m2_mu (vm, vd, vs1, vs2, vl);
}

vint64m4_t
test_nds_vd4dotsu_vv_i64m4_mu (vbool16_t vm, vint64m4_t vd, vint16m4_t vs1,
			       vuint16m4_t vs2, size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i64m4_mu (vm, vd, vs1, vs2, vl);
}

vint64m8_t
test_nds_vd4dotsu_vv_i64m8_mu (vbool8_t vm, vint64m8_t vd, vint16m8_t vs1,
			       vuint16m8_t vs2, size_t vl)
{
  return __riscv_nds_vd4dotsu_vv_i64m8_mu (vm, vd, vs1, vs2, vl);
}
/* { dg-final { scan-assembler-times {vseti?vli\s+[a-z0-9]+,\s*[a-z0-9]+,\s*e[0-9]+,\s*mf?[1248],\s*t[au],\s*m[au]\s+nds\.vd4dotsu[ivxfswum.]*\s+} 36 } } */
