// Seed: 1662413032
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  wire id_3 = id_3;
  wire id_4, id_5;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  final $display(1 + id_1[1'd0]);
  module_0();
endmodule
module module_3 (
    input supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    output tri id_3,
    output tri0 id_4,
    output logic id_5,
    input tri1 id_6,
    input tri0 id_7,
    input wire id_8,
    input uwire id_9,
    inout tri1 id_10,
    output logic id_11
);
  wire id_13;
  wire id_14;
  module_0();
  always @(1 or 1) begin
    if (id_0) id_11 <= "";
    else if (id_2) id_5 <= 1'b0;
    else id_11 <= 1;
  end
endmodule
