{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1644644098797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1644644098797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 12 01:34:58 2022 " "Processing started: Sat Feb 12 01:34:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1644644098797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1644644098797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dsff_freqdivider -c dsff_freqdivider " "Command: quartus_map --read_settings_files=on --write_settings_files=off dsff_freqdivider -c dsff_freqdivider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1644644098797 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1644644099421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d:/hd - jogos/meusprojetos/digital-eletronic-ii-all-deliveries-/spriint 2/delivery 22/delivery 22 fixed/archives to delivery 22/dsf_std.vhd 2 0 " "Found 2 design units, including 0 entities, in source file d:/hd - jogos/meusprojetos/digital-eletronic-ii-all-deliveries-/spriint 2/delivery 22/delivery 22 fixed/archives to delivery 22/dsf_std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dsf_std " "Found design unit 1: dsf_std" {  } { { "D:/HD - JOGOS/MeusProjetos/DIGITAL-ELETRONIC-II-ALL-DELIVERIES-/Spriint 2/Delivery 22/Delivery 22 FIXED/archives to delivery 22/dsf_std.vhd" "" { Text "D:/HD - JOGOS/MeusProjetos/DIGITAL-ELETRONIC-II-ALL-DELIVERIES-/Spriint 2/Delivery 22/Delivery 22 FIXED/archives to delivery 22/dsf_std.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644644100007 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dsf_std-body " "Found design unit 2: dsf_std-body" {  } { { "D:/HD - JOGOS/MeusProjetos/DIGITAL-ELETRONIC-II-ALL-DELIVERIES-/Spriint 2/Delivery 22/Delivery 22 FIXED/archives to delivery 22/dsf_std.vhd" "" { Text "D:/HD - JOGOS/MeusProjetos/DIGITAL-ELETRONIC-II-ALL-DELIVERIES-/Spriint 2/Delivery 22/Delivery 22 FIXED/archives to delivery 22/dsf_std.vhd" 368 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644644100007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644644100007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsff_freqdivider23.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dsff_freqdivider23.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dsff_freqdivider23 " "Found entity 1: dsff_freqdivider23" {  } { { "dsff_freqdivider23.bdf" "" { Schematic "C:/Users/rmala/Desktop/delivery 24/frequencia/dsff_freqdivider23.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644644100012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644644100012 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dsf_freqdivider.vhd 2 1 " "Using design file dsf_freqdivider.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dsf_freqdivider-freqdivider_a " "Found design unit 1: dsf_freqdivider-freqdivider_a" {  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644644100073 ""} { "Info" "ISGN_ENTITY_NAME" "1 dsf_freqdivider " "Found entity 1: dsf_freqdivider" {  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644644100073 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1644644100073 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dsf_freqdivider " "Elaborating entity \"dsf_freqdivider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1644644100076 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[9\]~reg0 count\[9\]~reg0_emulated count\[9\]~1 " "Register \"count\[9\]~reg0\" is converted into an equivalent circuit using register \"count\[9\]~reg0_emulated\" and latch \"count\[9\]~1\"" {  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644644100514 "|dsf_freqdivider|count[9]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[8\]~reg0 count\[8\]~reg0_emulated count\[8\]~5 " "Register \"count\[8\]~reg0\" is converted into an equivalent circuit using register \"count\[8\]~reg0_emulated\" and latch \"count\[8\]~5\"" {  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644644100514 "|dsf_freqdivider|count[8]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[7\]~reg0 count\[7\]~reg0_emulated count\[7\]~9 " "Register \"count\[7\]~reg0\" is converted into an equivalent circuit using register \"count\[7\]~reg0_emulated\" and latch \"count\[7\]~9\"" {  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644644100514 "|dsf_freqdivider|count[7]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[6\]~reg0 count\[6\]~reg0_emulated count\[6\]~13 " "Register \"count\[6\]~reg0\" is converted into an equivalent circuit using register \"count\[6\]~reg0_emulated\" and latch \"count\[6\]~13\"" {  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644644100514 "|dsf_freqdivider|count[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[5\]~reg0 count\[5\]~reg0_emulated count\[5\]~17 " "Register \"count\[5\]~reg0\" is converted into an equivalent circuit using register \"count\[5\]~reg0_emulated\" and latch \"count\[5\]~17\"" {  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644644100514 "|dsf_freqdivider|count[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[4\]~reg0 count\[4\]~reg0_emulated count\[4\]~21 " "Register \"count\[4\]~reg0\" is converted into an equivalent circuit using register \"count\[4\]~reg0_emulated\" and latch \"count\[4\]~21\"" {  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644644100514 "|dsf_freqdivider|count[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[3\]~reg0 count\[3\]~reg0_emulated count\[3\]~25 " "Register \"count\[3\]~reg0\" is converted into an equivalent circuit using register \"count\[3\]~reg0_emulated\" and latch \"count\[3\]~25\"" {  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644644100514 "|dsf_freqdivider|count[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[0\]~reg0 count\[0\]~reg0_emulated count\[0\]~29 " "Register \"count\[0\]~reg0\" is converted into an equivalent circuit using register \"count\[0\]~reg0_emulated\" and latch \"count\[0\]~29\"" {  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644644100514 "|dsf_freqdivider|count[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[2\]~reg0 count\[2\]~reg0_emulated count\[2\]~33 " "Register \"count\[2\]~reg0\" is converted into an equivalent circuit using register \"count\[2\]~reg0_emulated\" and latch \"count\[2\]~33\"" {  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644644100514 "|dsf_freqdivider|count[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[1\]~reg0 count\[1\]~reg0_emulated count\[1\]~37 " "Register \"count\[1\]~reg0\" is converted into an equivalent circuit using register \"count\[1\]~reg0_emulated\" and latch \"count\[1\]~37\"" {  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644644100514 "|dsf_freqdivider|count[1]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1644644100514 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1644644100718 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644100718 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1644644100774 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1644644100774 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1644644100774 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1644644100774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1644644100808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 12 01:35:00 2022 " "Processing ended: Sat Feb 12 01:35:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1644644100808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1644644100808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1644644100808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1644644100808 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1644644102119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1644644102120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 12 01:35:01 2022 " "Processing started: Sat Feb 12 01:35:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1644644102120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1644644102120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dsff_freqdivider -c dsff_freqdivider " "Command: quartus_fit --read_settings_files=off --write_settings_files=off dsff_freqdivider -c dsff_freqdivider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1644644102120 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1644644102261 ""}
{ "Info" "0" "" "Project  = dsff_freqdivider" {  } {  } 0 0 "Project  = dsff_freqdivider" 0 0 "Fitter" 0 0 1644644102261 ""}
{ "Info" "0" "" "Revision = dsff_freqdivider" {  } {  } 0 0 "Revision = dsff_freqdivider" 0 0 "Fitter" 0 0 1644644102262 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1644644102336 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dsff_freqdivider EP2C70F896I8 " "Selected device EP2C70F896I8 for design \"dsff_freqdivider\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1644644102344 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1644644102380 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1644644102380 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1644644102455 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1644644102469 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F896C8 " "Device EP2C70F896C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1644644103648 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1644644103648 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1644644103650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1644644103650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1644644103650 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1644644103650 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 14 " "No exact pin location assignment(s) for 14 pins of 14 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q " "Pin q not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q } } } { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 88 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1644644103800 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[0\] " "Pin count\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { count[0] } } } { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 4 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1644644103800 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[1\] " "Pin count\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { count[1] } } } { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1644644103800 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[2\] " "Pin count\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { count[2] } } } { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1644644103800 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[3\] " "Pin count\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { count[3] } } } { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1644644103800 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[4\] " "Pin count\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { count[4] } } } { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1644644103800 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[5\] " "Pin count\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { count[5] } } } { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1644644103800 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[6\] " "Pin count\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { count[6] } } } { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1644644103800 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[7\] " "Pin count\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { count[7] } } } { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1644644103800 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[8\] " "Pin count\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { count[8] } } } { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1644644103800 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[9\] " "Pin count\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { count[9] } } } { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1644644103800 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "areset " "Pin areset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { areset } } } { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { areset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1644644103800 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 85 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1644644103800 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable " "Pin enable not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { enable } } } { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1644644103800 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1644644103800 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1644644103906 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dsff_freqdivider.sdc " "Synopsys Design Constraints File file not found: 'dsff_freqdivider.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1644644103907 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1644644103907 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "count\[9\]~2\|combout " "Node \"count\[9\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103908 ""} { "Warning" "WSTA_SCC_NODE" "cnt~0\|dataa " "Node \"cnt~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103908 ""} { "Warning" "WSTA_SCC_NODE" "cnt~0\|combout " "Node \"cnt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103908 ""} { "Warning" "WSTA_SCC_NODE" "count\[9\]~2\|datad " "Node \"count\[9\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103908 ""}  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1644644103908 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt~1\|combout " "Node \"cnt~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103909 ""} { "Warning" "WSTA_SCC_NODE" "count\[8\]~6\|datad " "Node \"count\[8\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103909 ""} { "Warning" "WSTA_SCC_NODE" "count\[8\]~6\|combout " "Node \"count\[8\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103909 ""} { "Warning" "WSTA_SCC_NODE" "cnt~1\|dataa " "Node \"cnt~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103909 ""}  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1644644103909 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt~2\|combout " "Node \"cnt~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103909 ""} { "Warning" "WSTA_SCC_NODE" "count\[7\]~10\|datad " "Node \"count\[7\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103909 ""} { "Warning" "WSTA_SCC_NODE" "count\[7\]~10\|combout " "Node \"count\[7\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103909 ""} { "Warning" "WSTA_SCC_NODE" "cnt~2\|dataa " "Node \"cnt~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103909 ""}  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1644644103909 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt~3\|combout " "Node \"cnt~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103909 ""} { "Warning" "WSTA_SCC_NODE" "count\[6\]~14\|datad " "Node \"count\[6\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103909 ""} { "Warning" "WSTA_SCC_NODE" "count\[6\]~14\|combout " "Node \"count\[6\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103909 ""} { "Warning" "WSTA_SCC_NODE" "cnt~3\|dataa " "Node \"cnt~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103909 ""}  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1644644103909 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt~8\|combout " "Node \"cnt~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103910 ""} { "Warning" "WSTA_SCC_NODE" "count\[4\]~22\|datad " "Node \"count\[4\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103910 ""} { "Warning" "WSTA_SCC_NODE" "count\[4\]~22\|combout " "Node \"count\[4\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103910 ""} { "Warning" "WSTA_SCC_NODE" "cnt~8\|dataa " "Node \"cnt~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103910 ""}  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1644644103910 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt~4\|combout " "Node \"cnt~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103910 ""} { "Warning" "WSTA_SCC_NODE" "count\[5\]~18\|datad " "Node \"count\[5\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103910 ""} { "Warning" "WSTA_SCC_NODE" "count\[5\]~18\|combout " "Node \"count\[5\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103910 ""} { "Warning" "WSTA_SCC_NODE" "cnt~4\|dataa " "Node \"cnt~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103910 ""}  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1644644103910 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt~9\|combout " "Node \"cnt~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103910 ""} { "Warning" "WSTA_SCC_NODE" "count\[3\]~26\|datad " "Node \"count\[3\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103910 ""} { "Warning" "WSTA_SCC_NODE" "count\[3\]~26\|combout " "Node \"count\[3\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103910 ""} { "Warning" "WSTA_SCC_NODE" "cnt~9\|dataa " "Node \"cnt~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103910 ""}  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1644644103910 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt~6\|combout " "Node \"cnt~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103910 ""} { "Warning" "WSTA_SCC_NODE" "count\[2\]~34\|datad " "Node \"count\[2\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103910 ""} { "Warning" "WSTA_SCC_NODE" "count\[2\]~34\|combout " "Node \"count\[2\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103910 ""} { "Warning" "WSTA_SCC_NODE" "cnt~6\|dataa " "Node \"cnt~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103910 ""}  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1644644103910 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt~7\|combout " "Node \"cnt~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103910 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~38\|datad " "Node \"count\[1\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103910 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~38\|combout " "Node \"count\[1\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103910 ""} { "Warning" "WSTA_SCC_NODE" "cnt~7\|dataa " "Node \"cnt~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103910 ""}  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1644644103910 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "count\[0\]~30\|combout " "Node \"count\[0\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103911 ""} { "Warning" "WSTA_SCC_NODE" "cnt~5\|dataa " "Node \"cnt~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103911 ""} { "Warning" "WSTA_SCC_NODE" "cnt~5\|combout " "Node \"cnt~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103911 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~30\|datad " "Node \"count\[0\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644103911 ""}  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1644644103911 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1644644103913 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "areset (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node areset (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1644644103923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q~1 " "Destination node q~1" {  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 88 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644644103923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[9\]~2 " "Destination node count\[9\]~2" {  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[9]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644644103923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[8\]~6 " "Destination node count\[8\]~6" {  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[8]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644644103923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[7\]~10 " "Destination node count\[7\]~10" {  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[7]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644644103923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[6\]~14 " "Destination node count\[6\]~14" {  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[6]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644644103923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[5\]~18 " "Destination node count\[5\]~18" {  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[5]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644644103923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[0\]~30 " "Destination node count\[0\]~30" {  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[0]~30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644644103923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[2\]~34 " "Destination node count\[2\]~34" {  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[2]~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644644103923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[1\]~38 " "Destination node count\[1\]~38" {  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[1]~38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644644103923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[4\]~22 " "Destination node count\[4\]~22" {  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[4]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644644103923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1644644103923 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1644644103923 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { areset } } } { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { areset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644644103923 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN T3 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node clk (placed in PIN T3 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1644644103924 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 85 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644644103924 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1644644104008 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1644644104008 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1644644104009 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1644644104009 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1644644104009 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1644644104010 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1644644104010 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1644644104010 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1644644104010 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1644644104011 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1644644104011 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 3.3V 1 11 0 " "Number of I/O pins in group: 12 (unused VREF, 3.3V VCCIO, 1 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1644644104013 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1644644104013 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1644644104013 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 83 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  83 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1644644104014 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1644644104014 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1644644104014 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1644644104014 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1644644104014 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1644644104014 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1644644104014 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1644644104014 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1644644104014 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1644644104014 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644644104022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1644644107482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644644107723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1644644107734 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1644644109385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644644109385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1644644109448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y13 X11_Y25 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y13 to location X11_Y25" {  } { { "loc" "" { Generic "C:/Users/rmala/Desktop/delivery 24/frequencia/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y13 to location X11_Y25"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y13 to location X11_Y25"} 0 13 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1644644111490 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1644644111490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644644112101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1644644112103 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1644644112103 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.63 " "Total time spent on timing analysis during the Fitter is 0.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1644644112116 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1644644112118 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "11 " "Found 11 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q 0 " "Pin \"q\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1644644112121 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[0\] 0 " "Pin \"count\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1644644112121 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[1\] 0 " "Pin \"count\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1644644112121 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[2\] 0 " "Pin \"count\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1644644112121 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[3\] 0 " "Pin \"count\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1644644112121 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[4\] 0 " "Pin \"count\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1644644112121 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[5\] 0 " "Pin \"count\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1644644112121 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[6\] 0 " "Pin \"count\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1644644112121 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[7\] 0 " "Pin \"count\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1644644112121 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[8\] 0 " "Pin \"count\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1644644112121 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[9\] 0 " "Pin \"count\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1644644112121 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1644644112121 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1644644112302 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1644644112313 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1644644112491 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644644113032 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1644644113169 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rmala/Desktop/delivery 24/frequencia/output_files/dsff_freqdivider.fit.smsg " "Generated suppressed messages file C:/Users/rmala/Desktop/delivery 24/frequencia/output_files/dsff_freqdivider.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1644644113276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4973 " "Peak virtual memory: 4973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1644644113437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 12 01:35:13 2022 " "Processing ended: Sat Feb 12 01:35:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1644644113437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1644644113437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1644644113437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1644644113437 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1644644114439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1644644114440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 12 01:35:14 2022 " "Processing started: Sat Feb 12 01:35:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1644644114440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1644644114440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off dsff_freqdivider -c dsff_freqdivider " "Command: quartus_asm --read_settings_files=off --write_settings_files=off dsff_freqdivider -c dsff_freqdivider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1644644114440 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1644644116992 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1644644117092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1644644118063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 12 01:35:18 2022 " "Processing ended: Sat Feb 12 01:35:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1644644118063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1644644118063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1644644118063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1644644118063 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1644644118655 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1644644119289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1644644119289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 12 01:35:18 2022 " "Processing started: Sat Feb 12 01:35:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1644644119289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1644644119289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dsff_freqdivider -c dsff_freqdivider " "Command: quartus_sta dsff_freqdivider -c dsff_freqdivider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1644644119290 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1644644119443 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1644644119699 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1644644119751 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1644644119751 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1644644119840 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dsff_freqdivider.sdc " "Synopsys Design Constraints File file not found: 'dsff_freqdivider.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1644644119851 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1644644119852 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1644644119852 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name areset areset " "create_clock -period 1.000 -name areset areset" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1644644119852 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1644644119852 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "count\[7\]~10\|combout " "Node \"count\[7\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119853 ""} { "Warning" "WSTA_SCC_NODE" "cnt~2\|datac " "Node \"cnt~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119853 ""} { "Warning" "WSTA_SCC_NODE" "cnt~2\|combout " "Node \"cnt~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119853 ""} { "Warning" "WSTA_SCC_NODE" "count\[7\]~10\|dataa " "Node \"count\[7\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119853 ""}  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1644644119853 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "count\[8\]~6\|combout " "Node \"count\[8\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119853 ""} { "Warning" "WSTA_SCC_NODE" "cnt~1\|datac " "Node \"cnt~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119853 ""} { "Warning" "WSTA_SCC_NODE" "cnt~1\|combout " "Node \"cnt~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119853 ""} { "Warning" "WSTA_SCC_NODE" "count\[8\]~6\|datab " "Node \"count\[8\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119853 ""}  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1644644119853 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "count\[3\]~26\|combout " "Node \"count\[3\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119854 ""} { "Warning" "WSTA_SCC_NODE" "cnt~9\|datac " "Node \"cnt~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119854 ""} { "Warning" "WSTA_SCC_NODE" "cnt~9\|combout " "Node \"cnt~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119854 ""} { "Warning" "WSTA_SCC_NODE" "count\[3\]~26\|dataa " "Node \"count\[3\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119854 ""}  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1644644119854 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt~0\|combout " "Node \"cnt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119854 ""} { "Warning" "WSTA_SCC_NODE" "count\[9\]~2\|datab " "Node \"count\[9\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119854 ""} { "Warning" "WSTA_SCC_NODE" "count\[9\]~2\|combout " "Node \"count\[9\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119854 ""} { "Warning" "WSTA_SCC_NODE" "cnt~0\|datab " "Node \"cnt~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119854 ""}  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1644644119854 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt~4\|combout " "Node \"cnt~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119854 ""} { "Warning" "WSTA_SCC_NODE" "count\[5\]~18\|dataa " "Node \"count\[5\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119854 ""} { "Warning" "WSTA_SCC_NODE" "count\[5\]~18\|combout " "Node \"count\[5\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119854 ""} { "Warning" "WSTA_SCC_NODE" "cnt~4\|datac " "Node \"cnt~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119854 ""}  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1644644119854 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt~3\|combout " "Node \"cnt~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119854 ""} { "Warning" "WSTA_SCC_NODE" "count\[6\]~14\|datab " "Node \"count\[6\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119854 ""} { "Warning" "WSTA_SCC_NODE" "count\[6\]~14\|combout " "Node \"count\[6\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119854 ""} { "Warning" "WSTA_SCC_NODE" "cnt~3\|dataa " "Node \"cnt~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119854 ""}  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1644644119854 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt~8\|combout " "Node \"cnt~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119855 ""} { "Warning" "WSTA_SCC_NODE" "count\[4\]~22\|dataa " "Node \"count\[4\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119855 ""} { "Warning" "WSTA_SCC_NODE" "count\[4\]~22\|combout " "Node \"count\[4\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119855 ""} { "Warning" "WSTA_SCC_NODE" "cnt~8\|datad " "Node \"cnt~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119855 ""}  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1644644119855 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt~6\|combout " "Node \"cnt~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119855 ""} { "Warning" "WSTA_SCC_NODE" "count\[2\]~34\|datab " "Node \"count\[2\]~34\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119855 ""} { "Warning" "WSTA_SCC_NODE" "count\[2\]~34\|combout " "Node \"count\[2\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119855 ""} { "Warning" "WSTA_SCC_NODE" "cnt~6\|datad " "Node \"cnt~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119855 ""}  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1644644119855 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt~7\|combout " "Node \"cnt~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119855 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~38\|datab " "Node \"count\[1\]~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119855 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~38\|combout " "Node \"count\[1\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119855 ""} { "Warning" "WSTA_SCC_NODE" "cnt~7\|datac " "Node \"cnt~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119855 ""}  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1644644119855 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "count\[0\]~30\|combout " "Node \"count\[0\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119856 ""} { "Warning" "WSTA_SCC_NODE" "cnt~5\|datad " "Node \"cnt~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119856 ""} { "Warning" "WSTA_SCC_NODE" "cnt~5\|combout " "Node \"cnt~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119856 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~30\|dataa " "Node \"count\[0\]~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644644119856 ""}  } { { "dsf_freqdivider.vhd" "" { Text "C:/Users/rmala/Desktop/delivery 24/frequencia/dsf_freqdivider.vhd" 203 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1644644119856 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1644644119858 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1644644119867 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1644644119872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.689 " "Worst-case setup slack is -4.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644119874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644119874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.689       -42.393 clk  " "   -4.689       -42.393 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644119874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.448       -33.426 areset  " "   -4.448       -33.426 areset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644119874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644644119874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.000 " "Worst-case hold slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644119877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644119877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000         0.000 areset  " "    0.000         0.000 areset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644119877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.267         0.000 clk  " "    1.267         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644119877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644644119877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.214 " "Worst-case recovery slack is -0.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644119879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644119879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.214        -1.984 clk  " "   -0.214        -1.984 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644119879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644644119879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.418 " "Worst-case removal slack is 0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644119881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644119881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418         0.000 clk  " "    0.418         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644119881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644644119881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644119883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644119883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941       -16.781 clk  " "   -1.941       -16.781 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644119883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941        -1.941 areset  " "   -1.941        -1.941 areset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644119883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644644119883 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1644644120007 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1644644120008 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1644644120018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.055 " "Worst-case setup slack is -1.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644120021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644120021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.055        -7.552 areset  " "   -1.055        -7.552 areset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644120021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.900        -7.206 clk  " "   -0.900        -7.206 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644120021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644644120021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.450 " "Worst-case hold slack is -0.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644120025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644120025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.450        -2.224 areset  " "   -0.450        -2.224 areset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644120025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.062        -0.317 clk  " "   -0.062        -0.317 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644120025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644644120025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.251 " "Worst-case recovery slack is 0.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644120031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644120031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251         0.000 clk  " "    0.251         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644120031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644644120031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.112 " "Worst-case removal slack is 0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644120036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644120036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112         0.000 clk  " "    0.112         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644120036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644644120036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644120040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644120040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -11.380 clk  " "   -1.380       -11.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644120040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 areset  " "   -1.380        -1.380 areset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644644120040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644644120040 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1644644120104 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1644644120128 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1644644120128 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4542 " "Peak virtual memory: 4542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1644644120195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 12 01:35:20 2022 " "Processing ended: Sat Feb 12 01:35:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1644644120195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1644644120195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1644644120195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1644644120195 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 125 s " "Quartus II Full Compilation was successful. 0 errors, 125 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1644644120939 ""}
