# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../uart.srcs/sources_1/new/baud_gen.v" \
"../../../../uart.srcs/sources_1/new/uart.sv" \
"../../../../uart.srcs/sources_1/new/uart_rx.v" \
"../../../../uart.srcs/sources_1/new/uart_tx.sv" \
"../../../../uart.srcs/sources_1/new/uart_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
