

================================================================
== Vitis HLS Report for 'rasterization1'
================================================================
* Date:           Tue Dec 17 15:06:51 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.595 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%triangle_2d_y2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_y2" [rendering.cpp:148]   --->   Operation 3 'read' 'triangle_2d_y2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%triangle_2d_x2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_x2" [rendering.cpp:148]   --->   Operation 4 'read' 'triangle_2d_x2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%triangle_2d_y1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_y1" [rendering.cpp:148]   --->   Operation 5 'read' 'triangle_2d_y1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%triangle_2d_x1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_x1" [rendering.cpp:148]   --->   Operation 6 'read' 'triangle_2d_x1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%triangle_2d_y0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_y0" [rendering.cpp:148]   --->   Operation 7 'read' 'triangle_2d_y0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%triangle_2d_x0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_x0" [rendering.cpp:148]   --->   Operation 8 'read' 'triangle_2d_x0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i8 %triangle_2d_x2_read"   --->   Operation 9 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln1496 = zext i8 %triangle_2d_x0_read"   --->   Operation 10 'zext' 'zext_ln1496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.70ns)   --->   "%ret_V_37 = sub i9 %zext_ln186, i9 %zext_ln1496"   --->   Operation 11 'sub' 'ret_V_37' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln186_3 = zext i8 %triangle_2d_y1_read"   --->   Operation 12 'zext' 'zext_ln186_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln1496_2 = zext i8 %triangle_2d_y0_read"   --->   Operation 13 'zext' 'zext_ln1496_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%ret_V_38 = sub i9 %zext_ln186_3, i9 %zext_ln1496_2"   --->   Operation 14 'sub' 'ret_V_38' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln186_8 = sext i9 %ret_V_37"   --->   Operation 15 'sext' 'sext_ln186_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln186_9 = sext i9 %ret_V_38"   --->   Operation 16 'sext' 'sext_ln186_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.46ns)   --->   "%ret_V_39 = mul i18 %sext_ln186_8, i18 %sext_ln186_9"   --->   Operation 17 'mul' 'ret_V_39' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1496_3 = zext i8 %triangle_2d_y2_read"   --->   Operation 18 'zext' 'zext_ln1496_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.70ns)   --->   "%ret_V_40 = sub i9 %zext_ln1496_3, i9 %zext_ln1496_2"   --->   Operation 19 'sub' 'ret_V_40' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln1496_4 = zext i8 %triangle_2d_x1_read"   --->   Operation 20 'zext' 'zext_ln1496_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.70ns)   --->   "%ret_V_41 = sub i9 %zext_ln1496_4, i9 %zext_ln1496"   --->   Operation 21 'sub' 'ret_V_41' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln186_10 = sext i9 %ret_V_40"   --->   Operation 22 'sext' 'sext_ln186_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln186_11 = sext i9 %ret_V_41"   --->   Operation 23 'sext' 'sext_ln186_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.46ns)   --->   "%ret_V_42 = mul i18 %sext_ln186_10, i18 %sext_ln186_11"   --->   Operation 24 'mul' 'ret_V_42' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%ret_V = sub i18 %ret_V_39, i18 %ret_V_42"   --->   Operation 25 'sub' 'ret_V' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.69ns)   --->   "%icmp_ln152 = icmp_eq  i18 %ret_V_39, i18 %ret_V_42" [rendering.cpp:152]   --->   Operation 26 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %ret_V, i32 17" [rendering.cpp:154]   --->   Operation 27 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.30ns)   --->   "%in1_V_1 = select i1 %tmp, i8 %triangle_2d_y0_read, i8 %triangle_2d_y1_read" [rendering.cpp:154]   --->   Operation 28 'select' 'in1_V_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.30ns)   --->   "%in1_V = select i1 %tmp, i8 %triangle_2d_x0_read, i8 %triangle_2d_x1_read" [rendering.cpp:154]   --->   Operation 29 'select' 'in1_V' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.30ns)   --->   "%in0_V_1 = select i1 %tmp, i8 %triangle_2d_y1_read, i8 %triangle_2d_y0_read" [rendering.cpp:154]   --->   Operation 30 'select' 'in0_V_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.30ns)   --->   "%in0_V = select i1 %tmp, i8 %triangle_2d_x1_read, i8 %triangle_2d_x0_read" [rendering.cpp:154]   --->   Operation 31 'select' 'in0_V' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.59>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11" [rendering.cpp:148]   --->   Operation 32 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%triangle_2d_same_z_V_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_z_V_read" [rendering.cpp:148]   --->   Operation 33 'read' 'triangle_2d_same_z_V_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%triangle_2d_same_y2_V_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_y2_V_read" [rendering.cpp:148]   --->   Operation 34 'read' 'triangle_2d_same_y2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%triangle_2d_same_x2_V_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_x2_V_read" [rendering.cpp:148]   --->   Operation 35 'read' 'triangle_2d_same_x2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%triangle_2d_same_y1_V_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_y1_V_read" [rendering.cpp:148]   --->   Operation 36 'read' 'triangle_2d_same_y1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%triangle_2d_same_x1_V_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_x1_V_read" [rendering.cpp:148]   --->   Operation 37 'read' 'triangle_2d_same_x1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%triangle_2d_same_y0_V_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_y0_V_read" [rendering.cpp:148]   --->   Operation 38 'read' 'triangle_2d_same_y0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%triangle_2d_same_x0_V_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_x0_V_read" [rendering.cpp:148]   --->   Operation 39 'read' 'triangle_2d_same_x0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_read_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5" [rendering.cpp:148]   --->   Operation 40 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_8 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4" [rendering.cpp:148]   --->   Operation 41 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_9 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3" [rendering.cpp:148]   --->   Operation 42 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_read29 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2" [rendering.cpp:148]   --->   Operation 43 'read' 'p_read29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_read18 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1" [rendering.cpp:148]   --->   Operation 44 'read' 'p_read18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%triangle_2d_z_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_z" [rendering.cpp:148]   --->   Operation 45 'read' 'triangle_2d_z_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.58ns)   --->   "%icmp_ln1027 = icmp_ult  i8 %in0_V, i8 %in1_V"   --->   Operation 46 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.58ns)   --->   "%icmp_ln1027_3 = icmp_ult  i8 %in1_V, i8 %triangle_2d_x2_read"   --->   Operation 47 'icmp' 'icmp_ln1027_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln76 = select i1 %icmp_ln1027_3, i8 %in1_V, i8 %triangle_2d_x2_read" [rendering.cpp:76]   --->   Operation 48 'select' 'select_ln76' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.58ns)   --->   "%icmp_ln1027_4 = icmp_ult  i8 %in0_V, i8 %triangle_2d_x2_read"   --->   Operation 49 'icmp' 'icmp_ln1027_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node rhs_5)   --->   "%select_ln69 = select i1 %icmp_ln1027_4, i8 %in0_V, i8 %triangle_2d_x2_read" [rendering.cpp:69]   --->   Operation 50 'select' 'select_ln69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.30ns) (out node of the LUT)   --->   "%rhs_5 = select i1 %icmp_ln1027, i8 %select_ln69, i8 %select_ln76" [rendering.cpp:67]   --->   Operation 51 'select' 'rhs_5' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.58ns)   --->   "%icmp_ln1035 = icmp_ugt  i8 %in0_V, i8 %in1_V"   --->   Operation 52 'icmp' 'icmp_ln1035' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.58ns)   --->   "%icmp_ln1035_1 = icmp_ugt  i8 %in1_V, i8 %triangle_2d_x2_read"   --->   Operation 53 'icmp' 'icmp_ln1035_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln96 = select i1 %icmp_ln1035_1, i8 %in1_V, i8 %triangle_2d_x2_read" [rendering.cpp:96]   --->   Operation 54 'select' 'select_ln96' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.58ns)   --->   "%icmp_ln1035_2 = icmp_ugt  i8 %in0_V, i8 %triangle_2d_x2_read"   --->   Operation 55 'icmp' 'icmp_ln1035_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node lhs_5)   --->   "%select_ln89 = select i1 %icmp_ln1035_2, i8 %in0_V, i8 %triangle_2d_x2_read" [rendering.cpp:89]   --->   Operation 56 'select' 'select_ln89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.30ns) (out node of the LUT)   --->   "%lhs_5 = select i1 %icmp_ln1035, i8 %select_ln89, i8 %select_ln96" [rendering.cpp:87]   --->   Operation 57 'select' 'lhs_5' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.58ns)   --->   "%icmp_ln1027_5 = icmp_ult  i8 %in0_V_1, i8 %in1_V_1"   --->   Operation 58 'icmp' 'icmp_ln1027_5' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.58ns)   --->   "%icmp_ln1027_6 = icmp_ult  i8 %in1_V_1, i8 %triangle_2d_y2_read"   --->   Operation 59 'icmp' 'icmp_ln1027_6' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln76_1 = select i1 %icmp_ln1027_6, i8 %in1_V_1, i8 %triangle_2d_y2_read" [rendering.cpp:76]   --->   Operation 60 'select' 'select_ln76_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.58ns)   --->   "%icmp_ln1027_7 = icmp_ult  i8 %in0_V_1, i8 %triangle_2d_y2_read"   --->   Operation 61 'icmp' 'icmp_ln1027_7' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node rhs_6)   --->   "%select_ln69_1 = select i1 %icmp_ln1027_7, i8 %in0_V_1, i8 %triangle_2d_y2_read" [rendering.cpp:69]   --->   Operation 62 'select' 'select_ln69_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.30ns) (out node of the LUT)   --->   "%rhs_6 = select i1 %icmp_ln1027_5, i8 %select_ln69_1, i8 %select_ln76_1" [rendering.cpp:67]   --->   Operation 63 'select' 'rhs_6' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.58ns)   --->   "%icmp_ln1035_3 = icmp_ugt  i8 %in0_V_1, i8 %in1_V_1"   --->   Operation 64 'icmp' 'icmp_ln1035_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.58ns)   --->   "%icmp_ln1035_4 = icmp_ugt  i8 %in1_V_1, i8 %triangle_2d_y2_read"   --->   Operation 65 'icmp' 'icmp_ln1035_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln96_1 = select i1 %icmp_ln1035_4, i8 %in1_V_1, i8 %triangle_2d_y2_read" [rendering.cpp:96]   --->   Operation 66 'select' 'select_ln96_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.58ns)   --->   "%icmp_ln1035_5 = icmp_ugt  i8 %in0_V_1, i8 %triangle_2d_y2_read"   --->   Operation 67 'icmp' 'icmp_ln1035_5' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node lhs_6)   --->   "%select_ln89_1 = select i1 %icmp_ln1035_5, i8 %in0_V_1, i8 %triangle_2d_y2_read" [rendering.cpp:89]   --->   Operation 68 'select' 'select_ln89_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.30ns) (out node of the LUT)   --->   "%lhs_6 = select i1 %icmp_ln1035_3, i8 %select_ln89_1, i8 %select_ln96_1" [rendering.cpp:87]   --->   Operation 69 'select' 'lhs_6' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln186_4 = zext i8 %lhs_5"   --->   Operation 70 'zext' 'zext_ln186_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln186_5 = zext i8 %rhs_5"   --->   Operation 71 'zext' 'zext_ln186_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.70ns)   --->   "%ret_V_35 = sub i9 %zext_ln186_4, i9 %zext_ln186_5"   --->   Operation 72 'sub' 'ret_V_35' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i9 %ret_V_35"   --->   Operation 73 'trunc' 'trunc_ln186' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln186_6 = zext i8 %lhs_6"   --->   Operation 74 'zext' 'zext_ln186_6' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln186_7 = zext i8 %rhs_6"   --->   Operation 75 'zext' 'zext_ln186_7' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.70ns)   --->   "%ret_V_36 = sub i9 %zext_ln186_6, i9 %zext_ln186_7"   --->   Operation 76 'sub' 'ret_V_36' <Predicate = (!icmp_ln152)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i9 %ret_V_35"   --->   Operation 77 'sext' 'sext_ln186' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln186_1 = sext i9 %ret_V_36"   --->   Operation 78 'sext' 'sext_ln186_1' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.46ns)   --->   "%mul_ln186 = mul i16 %sext_ln186, i16 %sext_ln186_1"   --->   Operation 79 'mul' 'mul_ln186' <Predicate = (!icmp_ln152)> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.30ns)   --->   "%select_ln152 = select i1 %icmp_ln152, i8 %p_read_9, i8 %rhs_6" [rendering.cpp:152]   --->   Operation 80 'select' 'select_ln152' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.30ns)   --->   "%select_ln152_1 = select i1 %icmp_ln152, i8 %p_read_8, i8 %lhs_6" [rendering.cpp:152]   --->   Operation 81 'select' 'select_ln152_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.30ns)   --->   "%select_ln152_2 = select i1 %icmp_ln152, i8 %p_read29, i8 %lhs_5" [rendering.cpp:152]   --->   Operation 82 'select' 'select_ln152_2' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.30ns)   --->   "%select_ln152_3 = select i1 %icmp_ln152, i8 %p_read_7, i8 %trunc_ln186" [rendering.cpp:152]   --->   Operation 83 'select' 'select_ln152_3' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.24ns)   --->   "%select_ln152_4 = select i1 %icmp_ln152, i16 %p_read, i16 %mul_ln186" [rendering.cpp:152]   --->   Operation 84 'select' 'select_ln152_4' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.30ns)   --->   "%select_ln152_5 = select i1 %icmp_ln152, i8 %p_read18, i8 %rhs_5" [rendering.cpp:152]   --->   Operation 85 'select' 'select_ln152_5' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.30ns)   --->   "%select_ln152_6 = select i1 %icmp_ln152, i8 %triangle_2d_same_x1_V_read_1, i8 %in1_V" [rendering.cpp:152]   --->   Operation 86 'select' 'select_ln152_6' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.30ns)   --->   "%select_ln152_7 = select i1 %icmp_ln152, i8 %triangle_2d_same_y0_V_read_1, i8 %in0_V_1" [rendering.cpp:152]   --->   Operation 87 'select' 'select_ln152_7' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.30ns)   --->   "%select_ln152_8 = select i1 %icmp_ln152, i8 %triangle_2d_same_y1_V_read_1, i8 %in1_V_1" [rendering.cpp:152]   --->   Operation 88 'select' 'select_ln152_8' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.30ns)   --->   "%select_ln152_9 = select i1 %icmp_ln152, i8 %triangle_2d_same_x2_V_read_1, i8 %triangle_2d_x2_read" [rendering.cpp:152]   --->   Operation 89 'select' 'select_ln152_9' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.30ns)   --->   "%select_ln152_10 = select i1 %icmp_ln152, i8 %triangle_2d_same_x0_V_read_1, i8 %in0_V" [rendering.cpp:152]   --->   Operation 90 'select' 'select_ln152_10' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.30ns)   --->   "%select_ln152_11 = select i1 %icmp_ln152, i8 %triangle_2d_same_y2_V_read_1, i8 %triangle_2d_y2_read" [rendering.cpp:152]   --->   Operation 91 'select' 'select_ln152_11' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.30ns)   --->   "%select_ln152_12 = select i1 %icmp_ln152, i8 %triangle_2d_same_z_V_read_1, i8 %triangle_2d_z_read" [rendering.cpp:152]   --->   Operation 92 'select' 'select_ln152_12' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i1 %icmp_ln152" [rendering.cpp:152]   --->   Operation 93 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i114 <undef>, i2 %zext_ln152" [rendering.cpp:177]   --->   Operation 94 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i114 %mrv_s, i8 %select_ln152_10" [rendering.cpp:177]   --->   Operation 95 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i114 %mrv_1, i8 %select_ln152_7" [rendering.cpp:177]   --->   Operation 96 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i114 %mrv_2, i8 %select_ln152_6" [rendering.cpp:177]   --->   Operation 97 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i114 %mrv_3, i8 %select_ln152_8" [rendering.cpp:177]   --->   Operation 98 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i114 %mrv_4, i8 %select_ln152_9" [rendering.cpp:177]   --->   Operation 99 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i114 %mrv_5, i8 %select_ln152_11" [rendering.cpp:177]   --->   Operation 100 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i114 %mrv_6, i8 %select_ln152_12" [rendering.cpp:177]   --->   Operation 101 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i114 %mrv_7, i8 %select_ln152_5" [rendering.cpp:177]   --->   Operation 102 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i114 %mrv_8, i8 %select_ln152_2" [rendering.cpp:177]   --->   Operation 103 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i114 %mrv_9, i8 %select_ln152" [rendering.cpp:177]   --->   Operation 104 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i114 %mrv_10, i8 %select_ln152_1" [rendering.cpp:177]   --->   Operation 105 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i114 %mrv_11, i8 %select_ln152_3" [rendering.cpp:177]   --->   Operation 106 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i114 %mrv_12, i16 %select_ln152_4" [rendering.cpp:177]   --->   Operation 107 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln177 = ret i114 %mrv_13" [rendering.cpp:177]   --->   Operation 108 'ret' 'ret_ln177' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.26ns
The critical path consists of the following:
	wire read operation ('triangle_2d_y2_read', rendering.cpp:148) on port 'triangle_2d_y2' (rendering.cpp:148) [35]  (0 ns)
	'sub' operation ('ret.V') [51]  (0.705 ns)
	'mul' operation ('ret.V') [56]  (1.46 ns)
	'sub' operation ('ret.V') [57]  (0.797 ns)
	'select' operation ('in1.V', rendering.cpp:154) [60]  (0.303 ns)

 <State 2>: 3.59ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1027_3') [65]  (0.581 ns)
	'select' operation ('select_ln76', rendering.cpp:76) [66]  (0.303 ns)
	'select' operation ('rhs', rendering.cpp:67) [69]  (0.303 ns)
	'sub' operation ('ret.V') [90]  (0.705 ns)
	'mul' operation ('mul_ln186') [97]  (1.46 ns)
	'select' operation ('select_ln152_4', rendering.cpp:152) [102]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
