Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Sun Nov 05 00:56:36 2017
| Host             : LAPTOP-VOM5DAG2 running 64-bit major release  (build 9200)
| Command          : report_power -file AUDIO_FX_TOP_power_routed.rpt -pb AUDIO_FX_TOP_power_summary_routed.pb -rpx AUDIO_FX_TOP_power_routed.rpx
| Design           : AUDIO_FX_TOP
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.180 |
| Dynamic (W)              | 0.108 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.1  |
| Junction Temperature (C) | 25.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.003 |        3 |       --- |             --- |
| Slice Logic             |     0.017 |    22018 |       --- |             --- |
|   LUT as Logic          |     0.016 |     9988 |     20800 |           48.02 |
|   F7/F8 Muxes           |    <0.001 |     5828 |     32600 |           17.88 |
|   CARRY4                |    <0.001 |       96 |      8150 |            1.18 |
|   Register              |    <0.001 |      499 |     41600 |            1.20 |
|   Others                |     0.000 |       45 |       --- |             --- |
|   BUFG                  |     0.000 |        1 |        32 |            3.13 |
|   LUT as Shift Register |     0.000 |     4968 |      9600 |           51.75 |
| Signals                 |     0.063 |    12547 |       --- |             --- |
| DSPs                    |    <0.001 |        1 |        90 |            1.11 |
| I/O                     |     0.025 |       53 |       106 |           50.00 |
| Static Power            |     0.072 |          |           |                 |
| Total                   |     0.180 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.093 |       0.084 |      0.010 |
| Vccaux    |       1.800 |     0.014 |       0.001 |      0.013 |
| Vcco33    |       3.300 |     0.008 |       0.007 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | CLK    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| AUDIO_FX_TOP                        |     0.108 |
|   clk20k                            |    <0.001 |
|   clk5                              |    <0.001 |
|   clk50M                            |    <0.001 |
|   ins                               |     0.002 |
|     clkDO                           |    <0.001 |
|     clkFA                           |    <0.001 |
|     clkLA                           |    <0.001 |
|     clkMI                           |    <0.001 |
|     clkRE                           |    <0.001 |
|     clkSO                           |    <0.001 |
|   nolabel_line80                    |     0.053 |
|   nolabel_line84                    |     0.023 |
|     clk8k                           |    <0.001 |
|     dmg1                            |     0.018 |
|       U0                            |     0.018 |
|         synth_options.dist_mem_inst |     0.018 |
|           gen_rom.rom_inst          |     0.018 |
|   pb                                |    <0.001 |
|     debouncer                       |    <0.001 |
|       clk5Hz                        |    <0.001 |
|     dmg0                            |     0.000 |
|       U0                            |     0.000 |
|   seven                             |     0.001 |
|   u1                                |    <0.001 |
|   u2                                |    <0.001 |
|   vc                                |     0.001 |
|     buttonD                         |    <0.001 |
|       clk5Hz                        |    <0.001 |
+-------------------------------------+-----------+


