0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/hp/.Xilinx/projects/project_full_adder_using_2_half_adder/project_full_adder_using_2_half_adder.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/hp/.Xilinx/projects/project_full_adder_using_2_half_adder/project_full_adder_using_2_half_adder.srcs/sim_1/new/full adder testbench.v,1735903452,verilog,,,,full_adder_testbench,,,,,,,,
C:/Users/hp/.Xilinx/projects/project_full_adder_using_2_half_adder/project_full_adder_using_2_half_adder.srcs/sources_1/new/full_adder_2HA.v,1735902784,verilog,,C:/Users/hp/.Xilinx/projects/project_half_adder/project_half_adder.srcs/sources_1/new/half adder.v,,full_adder_2HA,,,,,,,,
C:/Users/hp/.Xilinx/projects/project_half_adder/project_half_adder.srcs/sources_1/new/half adder.v,1735734506,verilog,,C:/Users/hp/.Xilinx/projects/project_full_adder_using_2_half_adder/project_full_adder_using_2_half_adder.srcs/sim_1/new/full adder testbench.v,,half_adder,,,,,,,,
