--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf papilio_pro.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1799 paths analyzed, 331 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.936ns.
--------------------------------------------------------------------------------

Paths for end point txi/etu_cnt_1 (SLICE_X15Y43.B4), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_8 (FF)
  Destination:          txi/etu_cnt_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.886ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.190 - 0.205)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_8 to txi/etu_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.AQ      Tcko                  0.430   txi/etu_cnt<11>
                                                       txi/etu_cnt_8
    SLICE_X16Y45.B1      net (fanout=2)        0.936   txi/etu_cnt<8>
    SLICE_X16Y45.B       Tilo                  0.254   data_tx<3>
                                                       txi/etu_full<14>1
    SLICE_X20Y46.B5      net (fanout=2)        0.881   txi/etu_full<14>
    SLICE_X20Y46.B       Tilo                  0.254   txi/dout
                                                       txi/etu_full<14>3
    SLICE_X15Y43.B4      net (fanout=19)       1.758   txi/etu_full
    SLICE_X15Y43.CLK     Tas                   0.373   txi/etu_cnt<3>
                                                       txi/Mmux_state[1]_etu_cnt[14]_mux_25_OUT71
                                                       txi/etu_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      4.886ns (1.311ns logic, 3.575ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_4 (FF)
  Destination:          txi/etu_cnt_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.866ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.190 - 0.203)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_4 to txi/etu_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.430   txi/etu_cnt<7>
                                                       txi/etu_cnt_4
    SLICE_X16Y44.A1      net (fanout=2)        0.780   txi/etu_cnt<4>
    SLICE_X16Y44.A       Tilo                  0.254   data_tx<7>
                                                       txi/etu_full<14>2
    SLICE_X20Y46.B6      net (fanout=2)        1.017   txi/etu_full<14>1
    SLICE_X20Y46.B       Tilo                  0.254   txi/dout
                                                       txi/etu_full<14>3
    SLICE_X15Y43.B4      net (fanout=19)       1.758   txi/etu_full
    SLICE_X15Y43.CLK     Tas                   0.373   txi/etu_cnt<3>
                                                       txi/Mmux_state[1]_etu_cnt[14]_mux_25_OUT71
                                                       txi/etu_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      4.866ns (1.311ns logic, 3.555ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_9 (FF)
  Destination:          txi/etu_cnt_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.844ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.190 - 0.205)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_9 to txi/etu_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.BQ      Tcko                  0.430   txi/etu_cnt<11>
                                                       txi/etu_cnt_9
    SLICE_X16Y44.A2      net (fanout=2)        0.758   txi/etu_cnt<9>
    SLICE_X16Y44.A       Tilo                  0.254   data_tx<7>
                                                       txi/etu_full<14>2
    SLICE_X20Y46.B6      net (fanout=2)        1.017   txi/etu_full<14>1
    SLICE_X20Y46.B       Tilo                  0.254   txi/dout
                                                       txi/etu_full<14>3
    SLICE_X15Y43.B4      net (fanout=19)       1.758   txi/etu_full
    SLICE_X15Y43.CLK     Tas                   0.373   txi/etu_cnt<3>
                                                       txi/Mmux_state[1]_etu_cnt[14]_mux_25_OUT71
                                                       txi/etu_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      4.844ns (1.311ns logic, 3.533ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point txi/etu_cnt_0 (SLICE_X15Y43.A4), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_8 (FF)
  Destination:          txi/etu_cnt_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.832ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.190 - 0.205)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_8 to txi/etu_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.AQ      Tcko                  0.430   txi/etu_cnt<11>
                                                       txi/etu_cnt_8
    SLICE_X16Y45.B1      net (fanout=2)        0.936   txi/etu_cnt<8>
    SLICE_X16Y45.B       Tilo                  0.254   data_tx<3>
                                                       txi/etu_full<14>1
    SLICE_X20Y46.B5      net (fanout=2)        0.881   txi/etu_full<14>
    SLICE_X20Y46.B       Tilo                  0.254   txi/dout
                                                       txi/etu_full<14>3
    SLICE_X15Y43.A4      net (fanout=19)       1.704   txi/etu_full
    SLICE_X15Y43.CLK     Tas                   0.373   txi/etu_cnt<3>
                                                       txi/Mmux_state[1]_etu_cnt[14]_mux_25_OUT16
                                                       txi/etu_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      4.832ns (1.311ns logic, 3.521ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_4 (FF)
  Destination:          txi/etu_cnt_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.812ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.190 - 0.203)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_4 to txi/etu_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.430   txi/etu_cnt<7>
                                                       txi/etu_cnt_4
    SLICE_X16Y44.A1      net (fanout=2)        0.780   txi/etu_cnt<4>
    SLICE_X16Y44.A       Tilo                  0.254   data_tx<7>
                                                       txi/etu_full<14>2
    SLICE_X20Y46.B6      net (fanout=2)        1.017   txi/etu_full<14>1
    SLICE_X20Y46.B       Tilo                  0.254   txi/dout
                                                       txi/etu_full<14>3
    SLICE_X15Y43.A4      net (fanout=19)       1.704   txi/etu_full
    SLICE_X15Y43.CLK     Tas                   0.373   txi/etu_cnt<3>
                                                       txi/Mmux_state[1]_etu_cnt[14]_mux_25_OUT16
                                                       txi/etu_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      4.812ns (1.311ns logic, 3.501ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_9 (FF)
  Destination:          txi/etu_cnt_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.790ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.190 - 0.205)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_9 to txi/etu_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.BQ      Tcko                  0.430   txi/etu_cnt<11>
                                                       txi/etu_cnt_9
    SLICE_X16Y44.A2      net (fanout=2)        0.758   txi/etu_cnt<9>
    SLICE_X16Y44.A       Tilo                  0.254   data_tx<7>
                                                       txi/etu_full<14>2
    SLICE_X20Y46.B6      net (fanout=2)        1.017   txi/etu_full<14>1
    SLICE_X20Y46.B       Tilo                  0.254   txi/dout
                                                       txi/etu_full<14>3
    SLICE_X15Y43.A4      net (fanout=19)       1.704   txi/etu_full
    SLICE_X15Y43.CLK     Tas                   0.373   txi/etu_cnt<3>
                                                       txi/Mmux_state[1]_etu_cnt[14]_mux_25_OUT16
                                                       txi/etu_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      4.790ns (1.311ns logic, 3.479ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point txi/etu_cnt_3 (SLICE_X15Y43.D5), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_8 (FF)
  Destination:          txi/etu_cnt_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.768ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.190 - 0.205)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_8 to txi/etu_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.AQ      Tcko                  0.430   txi/etu_cnt<11>
                                                       txi/etu_cnt_8
    SLICE_X16Y45.B1      net (fanout=2)        0.936   txi/etu_cnt<8>
    SLICE_X16Y45.B       Tilo                  0.254   data_tx<3>
                                                       txi/etu_full<14>1
    SLICE_X20Y46.B5      net (fanout=2)        0.881   txi/etu_full<14>
    SLICE_X20Y46.B       Tilo                  0.254   txi/dout
                                                       txi/etu_full<14>3
    SLICE_X15Y43.D5      net (fanout=19)       1.640   txi/etu_full
    SLICE_X15Y43.CLK     Tas                   0.373   txi/etu_cnt<3>
                                                       txi/Mmux_state[1]_etu_cnt[14]_mux_25_OUT91
                                                       txi/etu_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      4.768ns (1.311ns logic, 3.457ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_4 (FF)
  Destination:          txi/etu_cnt_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.748ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.190 - 0.203)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_4 to txi/etu_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.430   txi/etu_cnt<7>
                                                       txi/etu_cnt_4
    SLICE_X16Y44.A1      net (fanout=2)        0.780   txi/etu_cnt<4>
    SLICE_X16Y44.A       Tilo                  0.254   data_tx<7>
                                                       txi/etu_full<14>2
    SLICE_X20Y46.B6      net (fanout=2)        1.017   txi/etu_full<14>1
    SLICE_X20Y46.B       Tilo                  0.254   txi/dout
                                                       txi/etu_full<14>3
    SLICE_X15Y43.D5      net (fanout=19)       1.640   txi/etu_full
    SLICE_X15Y43.CLK     Tas                   0.373   txi/etu_cnt<3>
                                                       txi/Mmux_state[1]_etu_cnt[14]_mux_25_OUT91
                                                       txi/etu_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      4.748ns (1.311ns logic, 3.437ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_9 (FF)
  Destination:          txi/etu_cnt_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.726ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.190 - 0.205)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_9 to txi/etu_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.BQ      Tcko                  0.430   txi/etu_cnt<11>
                                                       txi/etu_cnt_9
    SLICE_X16Y44.A2      net (fanout=2)        0.758   txi/etu_cnt<9>
    SLICE_X16Y44.A       Tilo                  0.254   data_tx<7>
                                                       txi/etu_full<14>2
    SLICE_X20Y46.B6      net (fanout=2)        1.017   txi/etu_full<14>1
    SLICE_X20Y46.B       Tilo                  0.254   txi/dout
                                                       txi/etu_full<14>3
    SLICE_X15Y43.D5      net (fanout=19)       1.640   txi/etu_full
    SLICE_X15Y43.CLK     Tas                   0.373   txi/etu_cnt<3>
                                                       txi/Mmux_state[1]_etu_cnt[14]_mux_25_OUT91
                                                       txi/etu_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      4.726ns (1.311ns logic, 3.415ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point data_tx_0 (SLICE_X16Y45.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rxi/data_out_0 (FF)
  Destination:          data_tx_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rxi/data_out_0 to data_tx_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y45.AQ      Tcko                  0.198   rxi/data_out<3>
                                                       rxi/data_out_0
    SLICE_X16Y45.AX      net (fanout=2)        0.168   rxi/data_out<0>
    SLICE_X16Y45.CLK     Tckdi       (-Th)    -0.041   data_tx<3>
                                                       data_tx_0
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.239ns logic, 0.168ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point txi/data_4 (SLICE_X17Y44.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               txi/data_4 (FF)
  Destination:          txi/data_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: txi/data_4 to txi/data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y44.AQ      Tcko                  0.198   txi/data<7>
                                                       txi/data_4
    SLICE_X17Y44.A6      net (fanout=2)        0.026   txi/data<4>
    SLICE_X17Y44.CLK     Tah         (-Th)    -0.215   txi/data<7>
                                                       txi/data_4_dpot
                                                       txi/data_4
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point txi/bit_cnt_2 (SLICE_X20Y45.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               txi/bit_cnt_2 (FF)
  Destination:          txi/bit_cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.455ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: txi/bit_cnt_2 to txi/bit_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.DQ      Tcko                  0.234   txi/bit_cnt<2>
                                                       txi/bit_cnt_2
    SLICE_X20Y45.D6      net (fanout=2)        0.024   txi/bit_cnt<2>
    SLICE_X20Y45.CLK     Tah         (-Th)    -0.197   txi/bit_cnt<2>
                                                       txi/bit_cnt_2_dpot
                                                       txi/bit_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.431ns logic, 0.024ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.584ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: data_tx<7>/CLK
  Logical resource: data_tx_4/CK
  Location pin: SLICE_X16Y44.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: data_tx<7>/CLK
  Logical resource: data_tx_5/CK
  Location pin: SLICE_X16Y44.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.936|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1799 paths, 0 nets, and 437 connections

Design statistics:
   Minimum period:   4.936ns{1}   (Maximum frequency: 202.593MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar  7 15:48:32 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 378 MB



