
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 404.492 ; gain = 51.242
Command: synth_design -top top -part xc7a200tfbg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4876 
WARNING: [Synth 8-2507] parameter declaration becomes local in iic_drive with formal parameter declaration list [E:/a000_real_side/logic_eth/src/protocol_analyze/iic_drive.v:59]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 934.098 ; gain = 195.699
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/a000_real_side/logic_eth/src/top.v:23]
	Parameter P_SEND_LEN bound to: 16'b0000010000011000 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/a000_real_side/logic_eth/src/top.v:1085]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/a000_real_side/logic_eth/src/top.v:1086]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/a000_real_side/logic_eth/src/top.v:1087]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/a000_real_side/logic_eth/src/top.v:1088]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/a000_real_side/logic_eth/src/top.v:1209]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/a000_real_side/logic_eth/src/top.v:1211]
INFO: [Synth 8-6157] synthesizing module 'mmcm' [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/mmcm_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mmcm' (1#1) [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/mmcm_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mmcm_125' [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/mmcm_125_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mmcm_125' (2#1) [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/mmcm_125_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'CLK_DIV_module' [E:/a000_real_side/logic_eth/src/clk/CLK_DIV_module.v:23]
	Parameter P_CLK_DIV_CNT bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CLK_DIV_module' (3#1) [E:/a000_real_side/logic_eth/src/clk/CLK_DIV_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'rst_gen_module' [E:/a000_real_side/logic_eth/src/rst/rst_gen_module.v:23]
	Parameter P_RST_CYCLE bound to: 50 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rst_gen_module' (4#1) [E:/a000_real_side/logic_eth/src/rst/rst_gen_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'rst_gen_module__parameterized0' [E:/a000_real_side/logic_eth/src/rst/rst_gen_module.v:23]
	Parameter P_RST_CYCLE bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rst_gen_module__parameterized0' (4#1) [E:/a000_real_side/logic_eth/src/rst/rst_gen_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'CLK_DIV_module__parameterized0' [E:/a000_real_side/logic_eth/src/clk/CLK_DIV_module.v:23]
	Parameter P_CLK_DIV_CNT bound to: 50 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CLK_DIV_module__parameterized0' (4#1) [E:/a000_real_side/logic_eth/src/clk/CLK_DIV_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'CLK_DIV_module__parameterized1' [E:/a000_real_side/logic_eth/src/clk/CLK_DIV_module.v:23]
	Parameter P_CLK_DIV_CNT bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CLK_DIV_module__parameterized1' (4#1) [E:/a000_real_side/logic_eth/src/clk/CLK_DIV_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'rst_gen_module__parameterized1' [E:/a000_real_side/logic_eth/src/rst/rst_gen_module.v:23]
	Parameter P_RST_CYCLE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rst_gen_module__parameterized1' (4#1) [E:/a000_real_side/logic_eth/src/rst/rst_gen_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_adaptive_baud_rate' [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_adaptive_baud_rate.v:1]
	Parameter LP_STOP_BITS bound to: 2'b01 
	Parameter LP_MIN_EDGE_FOR_VERIFY bound to: 11 - type: integer 
	Parameter LP_RAM_DEPTH bound to: 16 - type: integer 
	Parameter LP_CLK_FREQ bound to: 50000000 - type: integer 
	Parameter LP_MIN_BAUD bound to: 9600 - type: integer 
	Parameter LP_MAX_BAUD bound to: 115200 - type: integer 
	Parameter LP_IDLE bound to: 4'b0000 
	Parameter LP_CACHE_EDGE bound to: 4'b0001 
	Parameter LP_CALCULATE_P bound to: 4'b0010 
	Parameter LP_RESTRAIN_VERIFY bound to: 4'b0011 
	Parameter LP_RECALL_CALCULATE bound to: 4'b0100 
	Parameter LP_VERIFY_NEXT_FRAME bound to: 4'b0101 
	Parameter LP_UPDATA bound to: 4'b0110 
	Parameter LP_DATA_ALIGN bound to: 4'b0111 
	Parameter LP_NORMAL_RX bound to: 4'b1000 
INFO: [Synth 8-226] default block is never used [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_adaptive_baud_rate.v:240]
WARNING: [Synth 8-6014] Unused sequential element ri_updata_min_b_data_reg was removed.  [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_adaptive_baud_rate.v:184]
WARNING: [Synth 8-6014] Unused sequential element ri_updata_min_b_vld_reg was removed.  [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_adaptive_baud_rate.v:203]
WARNING: [Synth 8-6014] Unused sequential element LP_MAX_T_reg was removed.  [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_adaptive_baud_rate.v:219]
WARNING: [Synth 8-6014] Unused sequential element r_stop_found_reg was removed.  [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_adaptive_baud_rate.v:445]
WARNING: [Synth 8-6014] Unused sequential element r_0_inx_reg was removed.  [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_adaptive_baud_rate.v:546]
WARNING: [Synth 8-6014] Unused sequential element r_0_data_reback_reg was removed.  [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_adaptive_baud_rate.v:566]
WARNING: [Synth 8-6014] Unused sequential element r_11_inx_reg was removed.  [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_adaptive_baud_rate.v:1137]
WARNING: [Synth 8-6014] Unused sequential element r_11_data_reback_reg was removed.  [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_adaptive_baud_rate.v:1157]
INFO: [Synth 8-6155] done synthesizing module 'uart_adaptive_baud_rate' (5#1) [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_adaptive_baud_rate.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_8B10B' [E:/a000_real_side/logic_eth/src/uart_adaptive/decoder_8B10B.v:13]
INFO: [Synth 8-6157] synthesizing module 'decoder_5B6B' [E:/a000_real_side/logic_eth/src/uart_adaptive/decoder_8B10B.v:384]
	Parameter POSITIVE bound to: 2'b01 
	Parameter NULL bound to: 2'b00 
	Parameter NEGATIVE bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_5B6B' (6#1) [E:/a000_real_side/logic_eth/src/uart_adaptive/decoder_8B10B.v:384]
INFO: [Synth 8-6157] synthesizing module 'decoder_3B4B' [E:/a000_real_side/logic_eth/src/uart_adaptive/decoder_8B10B.v:146]
	Parameter POSITIVE bound to: 2'b01 
	Parameter NULL bound to: 2'b00 
	Parameter NEGATIVE bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_3B4B' (7#1) [E:/a000_real_side/logic_eth/src/uart_adaptive/decoder_8B10B.v:146]
INFO: [Synth 8-6157] synthesizing module 'disp_check' [E:/a000_real_side/logic_eth/src/uart_adaptive/decoder_8B10B.v:514]
	Parameter POSITIVE bound to: 2'b01 
	Parameter NULL bound to: 2'b00 
	Parameter NEGATIVE bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [E:/a000_real_side/logic_eth/src/uart_adaptive/decoder_8B10B.v:577]
INFO: [Synth 8-155] case statement is not full and has no default [E:/a000_real_side/logic_eth/src/uart_adaptive/decoder_8B10B.v:589]
INFO: [Synth 8-155] case statement is not full and has no default [E:/a000_real_side/logic_eth/src/uart_adaptive/decoder_8B10B.v:605]
INFO: [Synth 8-155] case statement is not full and has no default [E:/a000_real_side/logic_eth/src/uart_adaptive/decoder_8B10B.v:570]
INFO: [Synth 8-6155] done synthesizing module 'disp_check' (8#1) [E:/a000_real_side/logic_eth/src/uart_adaptive/decoder_8B10B.v:514]
INFO: [Synth 8-6157] synthesizing module 'invalid_code_check' [E:/a000_real_side/logic_eth/src/uart_adaptive/decoder_8B10B.v:625]
INFO: [Synth 8-6155] done synthesizing module 'invalid_code_check' (9#1) [E:/a000_real_side/logic_eth/src/uart_adaptive/decoder_8B10B.v:625]
INFO: [Synth 8-6155] done synthesizing module 'decoder_8B10B' (10#1) [E:/a000_real_side/logic_eth/src/uart_adaptive/decoder_8B10B.v:13]
WARNING: [Synth 8-7023] instance 'decoder_8B10B_u0' of module 'decoder_8B10B' has 9 connections declared, but only 6 given [E:/a000_real_side/logic_eth/src/top.v:378]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_dma' [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_rx_dma.v:23]
	Parameter LP_CNT bound to: 5258 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO_10X128' [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/FIFO_10X128_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_10X128' (11#1) [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/FIFO_10X128_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_dma' (12#1) [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_rx_dma.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'i_rx_valid' does not match port width (1) of module 'uart_rx_dma' [E:/a000_real_side/logic_eth/src/top.v:403]
INFO: [Synth 8-6157] synthesizing module 'uart_tx_dma' [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_tx_dma.v:23]
INFO: [Synth 8-6157] synthesizing module 'FIFO_8X2048' [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/FIFO_8X2048_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_8X2048' (13#1) [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/FIFO_8X2048_stub.v:6]
WARNING: [Synth 8-689] width (10) of port connection 'dout' does not match port width (8) of module 'FIFO_8X2048' [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_tx_dma.v:57]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_dma' (14#1) [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_tx_dma.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (15#1) [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_type_spilt' [E:/a000_real_side/logic_eth/src/bus/uart_type_spilt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_type_spilt' (16#1) [E:/a000_real_side/logic_eth/src/bus/uart_type_spilt.v:23]
INFO: [Synth 8-6157] synthesizing module 'flash_drive' [E:/a000_real_side/logic_eth/src/protocol_analyze/flash_drive.v:23]
INFO: [Synth 8-6157] synthesizing module 'flash_ctrl' [E:/a000_real_side/logic_eth/src/protocol_analyze/flash_ctrl.v:24]
	Parameter P_DATA_WIDTH bound to: 8 - type: integer 
	Parameter P_OP_LEN bound to: 32 - type: integer 
	Parameter P_READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter P_CPOL bound to: 0 - type: integer 
	Parameter P_CPHL bound to: 0 - type: integer 
	Parameter P_TYPE_CLEAR bound to: 0 - type: integer 
	Parameter P_TYPE_WRITE bound to: 1 - type: integer 
	Parameter P_TYPE_READ bound to: 2 - type: integer 
	Parameter P_OP_TYPE_INS bound to: 0 - type: integer 
	Parameter P_OP_READ bound to: 1 - type: integer 
	Parameter P_OP_WRITE bound to: 2 - type: integer 
	Parameter P_IDLE bound to: 0 - type: integer 
	Parameter P_RUN bound to: 1 - type: integer 
	Parameter P_W_EN bound to: 2 - type: integer 
	Parameter P_W_INS bound to: 3 - type: integer 
	Parameter P_W_DATA bound to: 4 - type: integer 
	Parameter P_R_INS bound to: 5 - type: integer 
	Parameter P_R_DATA bound to: 6 - type: integer 
	Parameter P_CLEAR bound to: 7 - type: integer 
	Parameter P_BUSY bound to: 8 - type: integer 
	Parameter P_BUSY_CHECK bound to: 9 - type: integer 
	Parameter P_BUSY_WAIT bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO_8X512' [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/FIFO_8X512_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_8X512' (17#1) [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/FIFO_8X512_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element r_user_ready_1d_reg was removed.  [E:/a000_real_side/logic_eth/src/protocol_analyze/flash_ctrl.v:180]
WARNING: [Synth 8-6014] Unused sequential element ri_write_sop_reg was removed.  [E:/a000_real_side/logic_eth/src/protocol_analyze/flash_ctrl.v:340]
WARNING: [Synth 8-6014] Unused sequential element ri_write_eop_reg was removed.  [E:/a000_real_side/logic_eth/src/protocol_analyze/flash_ctrl.v:341]
INFO: [Synth 8-6155] done synthesizing module 'flash_ctrl' (18#1) [E:/a000_real_side/logic_eth/src/protocol_analyze/flash_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'spi_drive' [E:/a000_real_side/logic_eth/src/protocol_analyze/spi_drive.v:23]
	Parameter P_DATA_WIDTH bound to: 8 - type: integer 
	Parameter P_OP_LEN bound to: 32 - type: integer 
	Parameter P_READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter P_CPOL bound to: 0 - type: integer 
	Parameter P_CPHL bound to: 0 - type: integer 
	Parameter P_OP_TYPE_INS bound to: 0 - type: integer 
	Parameter P_OP_READ bound to: 1 - type: integer 
	Parameter P_OP_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spi_drive' (19#1) [E:/a000_real_side/logic_eth/src/protocol_analyze/spi_drive.v:23]
INFO: [Synth 8-6155] done synthesizing module 'flash_drive' (20#1) [E:/a000_real_side/logic_eth/src/protocol_analyze/flash_drive.v:23]
INFO: [Synth 8-6157] synthesizing module 'iic_drive' [E:/a000_real_side/logic_eth/src/protocol_analyze/iic_drive.v:21]
	Parameter P_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter P_ST_IDLE bound to: 0 - type: integer 
	Parameter P_ST_START bound to: 1 - type: integer 
	Parameter P_ST_UADDR bound to: 2 - type: integer 
	Parameter P_ST_DADDR1 bound to: 3 - type: integer 
	Parameter P_ST_DADDR2 bound to: 4 - type: integer 
	Parameter P_ST_WRITE bound to: 5 - type: integer 
	Parameter P_ST_RESTART bound to: 6 - type: integer 
	Parameter P_ST_READ bound to: 7 - type: integer 
	Parameter P_ST_WAIT bound to: 8 - type: integer 
	Parameter P_ST_STOP bound to: 9 - type: integer 
	Parameter P_ST_EMPTY bound to: 10 - type: integer 
	Parameter P_W bound to: 1 - type: integer 
	Parameter P_R bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_iic_sda_ctrl_reg was removed.  [E:/a000_real_side/logic_eth/src/protocol_analyze/iic_drive.v:277]
INFO: [Synth 8-6155] done synthesizing module 'iic_drive' (21#1) [E:/a000_real_side/logic_eth/src/protocol_analyze/iic_drive.v:21]
INFO: [Synth 8-6157] synthesizing module 'AXIS_BUF_2CLK_8X2048' [E:/a000_real_side/logic_eth/src/cdc/AXIS_BUF_2CLK_8X2048.v:23]
INFO: [Synth 8-6157] synthesizing module 'FIFO_8X2048_2CLK' [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/FIFO_8X2048_2CLK_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_8X2048_2CLK' (22#1) [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/FIFO_8X2048_2CLK_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FIFO_16X16_2CLK' [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/FIFO_16X16_2CLK_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_16X16_2CLK' (23#1) [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/FIFO_16X16_2CLK_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'AXIS_BUF_2CLK_8X2048' (24#1) [E:/a000_real_side/logic_eth/src/cdc/AXIS_BUF_2CLK_8X2048.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'o_post_axis_user' does not match port width (16) of module 'AXIS_BUF_2CLK_8X2048' [E:/a000_real_side/logic_eth/src/top.v:572]
INFO: [Synth 8-6157] synthesizing module 'AXIS_BUF_2CLK_16X16' [E:/a000_real_side/logic_eth/src/cdc/AXIS_BUF_2CLK_16X16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AXIS_BUF_2CLK_16X16' (25#1) [E:/a000_real_side/logic_eth/src/cdc/AXIS_BUF_2CLK_16X16.v:23]
INFO: [Synth 8-6157] synthesizing module 'logic_top' [E:/a000_real_side/logic_eth/src/logic/logic_top.v:23]
	Parameter P_SEND_LEN bound to: 1000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sample_clk_gen' [E:/a000_real_side/logic_eth/src/logic/sample_clk_gen.v:23]
INFO: [Synth 8-226] default block is never used [E:/a000_real_side/logic_eth/src/logic/sample_clk_gen.v:57]
INFO: [Synth 8-6155] done synthesizing module 'sample_clk_gen' (26#1) [E:/a000_real_side/logic_eth/src/logic/sample_clk_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'rst_gen_module__parameterized2' [E:/a000_real_side/logic_eth/src/rst/rst_gen_module.v:23]
	Parameter P_RST_CYCLE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rst_gen_module__parameterized2' (26#1) [E:/a000_real_side/logic_eth/src/rst/rst_gen_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'ASYNC_FIFO_1X16' [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/ASYNC_FIFO_1X16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ASYNC_FIFO_1X16' (27#1) [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/ASYNC_FIFO_1X16_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'sample_data_gen' [E:/a000_real_side/logic_eth/src/logic/sample_data_gen.v:23]
	Parameter P_SEND_LEN bound to: 1000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'one_channel_truth_table_detect' [E:/a000_real_side/logic_eth/src/scope/one_channel_truth_table_detect.v:23]
INFO: [Synth 8-6155] done synthesizing module 'one_channel_truth_table_detect' (28#1) [E:/a000_real_side/logic_eth/src/scope/one_channel_truth_table_detect.v:23]
WARNING: [Synth 8-6014] Unused sequential element ri_sam_data_2d_reg was removed.  [E:/a000_real_side/logic_eth/src/logic/sample_data_gen.v:195]
INFO: [Synth 8-6155] done synthesizing module 'sample_data_gen' (29#1) [E:/a000_real_side/logic_eth/src/logic/sample_data_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'iic_stream_rx' [E:/a000_real_side/logic_eth/src/protocol_analyze/iic_stream_rx.v:1]
WARNING: [Synth 8-6014] Unused sequential element IIC_END_0_reg was removed.  [E:/a000_real_side/logic_eth/src/protocol_analyze/iic_stream_rx.v:37]
INFO: [Synth 8-6155] done synthesizing module 'iic_stream_rx' (30#1) [E:/a000_real_side/logic_eth/src/protocol_analyze/iic_stream_rx.v:1]
INFO: [Synth 8-6157] synthesizing module 'FIFO_8X16' [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/FIFO_8X16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_8X16' (31#1) [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/FIFO_8X16_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'spi_stream_rx' [E:/a000_real_side/logic_eth/src/protocol_analyze/spi_stream_rx.v:2]
	Parameter BITS_LEN bound to: 8 - type: integer 
	Parameter CPOL bound to: 1'b0 
	Parameter CPHA bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element spi_cs_0_reg was removed.  [E:/a000_real_side/logic_eth/src/protocol_analyze/spi_stream_rx.v:34]
WARNING: [Synth 8-6014] Unused sequential element spi_clk_neg_reg was removed.  [E:/a000_real_side/logic_eth/src/protocol_analyze/spi_stream_rx.v:89]
INFO: [Synth 8-6155] done synthesizing module 'spi_stream_rx' (32#1) [E:/a000_real_side/logic_eth/src/protocol_analyze/spi_stream_rx.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart_stream_rx' [E:/a000_real_side/logic_eth/src/protocol_analyze/uart_stream_rx.v:23]
INFO: [Synth 8-226] default block is never used [E:/a000_real_side/logic_eth/src/protocol_analyze/uart_stream_rx.v:81]
INFO: [Synth 8-6155] done synthesizing module 'uart_stream_rx' (33#1) [E:/a000_real_side/logic_eth/src/protocol_analyze/uart_stream_rx.v:23]
WARNING: [Synth 8-6014] Unused sequential element ri_logic_frq_sel_reg was removed.  [E:/a000_real_side/logic_eth/src/logic/logic_top.v:248]
INFO: [Synth 8-6155] done synthesizing module 'logic_top' (34#1) [E:/a000_real_side/logic_eth/src/logic/logic_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'dds_single_channel_top' [E:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/imports/src/dds/dds_single_channel_top.v:21]
	Parameter P_CNT bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/imports/src/dds/dds_single_channel_top.v:43]
INFO: [Synth 8-6157] synthesizing module 'dds_ctrl' [E:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/imports/src/dds/dds_ctrl.v:22]
	Parameter P_CNT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dds_ctrl' (35#1) [E:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/imports/src/dds/dds_ctrl.v:22]
INFO: [Synth 8-6157] synthesizing module 'dds_drive' [E:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/imports/src/dds/dds_drive/dds_drive.v:3]
INFO: [Synth 8-6157] synthesizing module 'rom_sin_256' [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/rom_sin_256_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_sin_256' (36#1) [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/rom_sin_256_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dds_tri_gen' [E:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/imports/src/dds/dds_drive/dds_tri_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dds_tri_gen' (37#1) [E:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/imports/src/dds/dds_drive/dds_tri_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'dds_saw_gen' [E:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/imports/src/dds/dds_drive/dds_saw_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dds_saw_gen' (38#1) [E:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/imports/src/dds/dds_drive/dds_saw_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'dds_squ_gen' [E:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/imports/src/dds/dds_drive/dds_squ_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dds_squ_gen' (39#1) [E:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/imports/src/dds/dds_drive/dds_squ_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'LFSR_Gen' [E:/a000_real_side/logic_eth/src/LFSR/LFSR_Gen.v:23]
	Parameter P_LFSR_INIT bound to: 16'b1010000001110110 
INFO: [Synth 8-6155] done synthesizing module 'LFSR_Gen' (40#1) [E:/a000_real_side/logic_eth/src/LFSR/LFSR_Gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dds_drive' (41#1) [E:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/imports/src/dds/dds_drive/dds_drive.v:3]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dds_ctrl_u0'. This will prevent further optimization [E:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/imports/src/dds/dds_single_channel_top.v:72]
INFO: [Synth 8-6155] done synthesizing module 'dds_single_channel_top' (42#1) [E:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/imports/src/dds/dds_single_channel_top.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'i_per_axis_data' does not match port width (16) of module 'AXIS_BUF_2CLK_16X16' [E:/a000_real_side/logic_eth/src/top.v:853]
INFO: [Synth 8-6157] synthesizing module 'UDP_Stack_Module' [E:/a000_real_side/logic_eth/src/UDP/UDP_Stack_Module.v:23]
	Parameter P_TARGET_PORT bound to: 16'b0000010011010010 
	Parameter P_SOURCE_PORT bound to: 16'b0000010011010010 
	Parameter P_TARGET_IP bound to: -1062706077 - type: integer 
	Parameter P_SOURCE_IP bound to: -1062706076 - type: integer 
	Parameter P_TARTGET_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter P_SOURCE_MAC bound to: 48'b000000010000001000000011000001000000010100000110 
	Parameter P_CRC_CHEKC bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Ethernet_UDP' [E:/a000_real_side/logic_eth/src/UDP/Ethernet_UDP.v:23]
	Parameter P_TARGET_PORT bound to: 16'b0000010011010010 
	Parameter P_SOURCE_PORT bound to: 16'b0000010011010010 
INFO: [Synth 8-6157] synthesizing module 'UDP_tx' [E:/a000_real_side/logic_eth/src/UDP/UDP_tx.v:23]
	Parameter P_TARGET_PORT bound to: 16'b0000010011010010 
	Parameter P_SOURCE_PORT bound to: 16'b0000010011010010 
	Parameter P_ST_MIN_LEN bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO_MAC_8X64' [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/FIFO_MAC_8X64_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_MAC_8X64' (43#1) [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/FIFO_MAC_8X64_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element ri_send_last_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/UDP_tx.v:120]
INFO: [Synth 8-6155] done synthesizing module 'UDP_tx' (44#1) [E:/a000_real_side/logic_eth/src/UDP/UDP_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'UDP_rx' [E:/a000_real_side/logic_eth/src/UDP/UDP_rx.v:23]
	Parameter P_TARGET_PORT bound to: 16'b0000010011010010 
	Parameter P_SOURCE_PORT bound to: 16'b0000010011010010 
WARNING: [Synth 8-6014] Unused sequential element r_target_port_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/UDP_rx.v:82]
WARNING: [Synth 8-6014] Unused sequential element r_source_port_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/UDP_rx.v:92]
WARNING: [Synth 8-6014] Unused sequential element ri_ip_last_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/UDP_rx.v:104]
INFO: [Synth 8-6155] done synthesizing module 'UDP_rx' (45#1) [E:/a000_real_side/logic_eth/src/UDP/UDP_rx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ethernet_UDP' (46#1) [E:/a000_real_side/logic_eth/src/UDP/Ethernet_UDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ethernet_ICMP' [E:/a000_real_side/logic_eth/src/UDP/Ethernet_ICMP.v:23]
INFO: [Synth 8-6157] synthesizing module 'ICMP_tx' [E:/a000_real_side/logic_eth/src/UDP/ICMP_tx.v:23]
	Parameter P_LEN bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ICMP_tx' (47#1) [E:/a000_real_side/logic_eth/src/UDP/ICMP_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'ICMP_rx' [E:/a000_real_side/logic_eth/src/UDP/ICMP_rx.v:23]
WARNING: [Synth 8-6014] Unused sequential element ri_icmp_len_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/ICMP_rx.v:68]
WARNING: [Synth 8-6014] Unused sequential element ri_icmp_last_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/ICMP_rx.v:70]
INFO: [Synth 8-6155] done synthesizing module 'ICMP_rx' (48#1) [E:/a000_real_side/logic_eth/src/UDP/ICMP_rx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ethernet_ICMP' (49#1) [E:/a000_real_side/logic_eth/src/UDP/Ethernet_ICMP.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_2to1' [E:/a000_real_side/logic_eth/src/UDP/Data_2to1.v:23]
	Parameter P_LEN bound to: 38 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO_8X256' [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/FIFO_8X256_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_8X256' (50#1) [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/FIFO_8X256_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FIFO_32X16' [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/FIFO_32X16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_32X16' (51#1) [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/FIFO_32X16_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element ri_last_A_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/Data_2to1.v:164]
WARNING: [Synth 8-6014] Unused sequential element ri_last_B_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/Data_2to1.v:169]
INFO: [Synth 8-6155] done synthesizing module 'Data_2to1' (52#1) [E:/a000_real_side/logic_eth/src/UDP/Data_2to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ethernet_ARP' [E:/a000_real_side/logic_eth/src/UDP/Ethernet_ARP.v:23]
	Parameter P_TARGET_IP bound to: -1062706077 - type: integer 
	Parameter P_SOURCE_MAC bound to: 48'b000000010000001000000011000001000000010100000110 
	Parameter P_SOURCE_IP bound to: -1062706076 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ARP_tx' [E:/a000_real_side/logic_eth/src/UDP/ARP_tx.v:23]
	Parameter P_TARGET_IP bound to: -1062706077 - type: integer 
	Parameter P_SOURCE_MAC bound to: 48'b000000010000001000000011000001000000010100000110 
	Parameter P_SOURCE_IP bound to: -1062706076 - type: integer 
	Parameter P_LEN bound to: 46 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ARP_tx' (53#1) [E:/a000_real_side/logic_eth/src/UDP/ARP_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'ARP_Table' [E:/a000_real_side/logic_eth/src/UDP/ARP_Table.v:23]
	Parameter P_ST_IDLE bound to: 0 - type: integer 
	Parameter P_ST_SEEK bound to: 1 - type: integer 
	Parameter P_ST_UPDATA_S bound to: 2 - type: integer 
	Parameter P_ST_UPDATA bound to: 3 - type: integer 
	Parameter P_ST_MAC bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAM_IP' [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/RAM_IP_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_IP' (54#1) [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/RAM_IP_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RAM_MAC' [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/RAM_MAC_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_MAC' (55#1) [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/RAM_MAC_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element ri_updata_valid_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/ARP_Table.v:109]
INFO: [Synth 8-6155] done synthesizing module 'ARP_Table' (56#1) [E:/a000_real_side/logic_eth/src/UDP/ARP_Table.v:23]
INFO: [Synth 8-6157] synthesizing module 'ARP_rx' [E:/a000_real_side/logic_eth/src/UDP/ARP_rx.v:23]
	Parameter P_TARGET_IP bound to: -1062706077 - type: integer 
	Parameter P_SOURCE_MAC bound to: 48'b000000010000001000000011000001000000010100000110 
	Parameter P_SOURCE_IP bound to: -1062706076 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element ri_mac_last_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/ARP_rx.v:83]
WARNING: [Synth 8-6014] Unused sequential element ri_mac_data_1d_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/ARP_rx.v:85]
WARNING: [Synth 8-6014] Unused sequential element ri_source_ip_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/ARP_rx.v:97]
INFO: [Synth 8-6155] done synthesizing module 'ARP_rx' (57#1) [E:/a000_real_side/logic_eth/src/UDP/ARP_rx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ethernet_ARP' (58#1) [E:/a000_real_side/logic_eth/src/UDP/Ethernet_ARP.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ethernet_IP' [E:/a000_real_side/logic_eth/src/UDP/Ethernet_IP.v:23]
	Parameter P_ST_TARGET_IP bound to: -1062706077 - type: integer 
	Parameter P_ST_SOURCE_IP bound to: -1062706076 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IP_tx' [E:/a000_real_side/logic_eth/src/UDP/IP_tx.v:23]
	Parameter P_ST_TARGET_IP bound to: -1062706077 - type: integer 
	Parameter P_ST_SOURCE_IP bound to: -1062706076 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element ri_send_last_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/IP_tx.v:135]
INFO: [Synth 8-6155] done synthesizing module 'IP_tx' (59#1) [E:/a000_real_side/logic_eth/src/UDP/IP_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'IP_rx' [E:/a000_real_side/logic_eth/src/UDP/IP_rx.v:23]
	Parameter P_ST_TARGET_IP bound to: -1062706077 - type: integer 
	Parameter P_ST_SOURCE_IP bound to: -1062706076 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_target_ip_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/IP_rx.v:105]
WARNING: [Synth 8-6014] Unused sequential element ri_mac_last_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/IP_rx.v:126]
INFO: [Synth 8-6155] done synthesizing module 'IP_rx' (60#1) [E:/a000_real_side/logic_eth/src/UDP/IP_rx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ethernet_IP' (61#1) [E:/a000_real_side/logic_eth/src/UDP/Ethernet_IP.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_2to1__parameterized0' [E:/a000_real_side/logic_eth/src/UDP/Data_2to1.v:23]
	Parameter P_LEN bound to: 28 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element ri_last_A_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/Data_2to1.v:164]
WARNING: [Synth 8-6014] Unused sequential element ri_last_B_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/Data_2to1.v:169]
INFO: [Synth 8-6155] done synthesizing module 'Data_2to1__parameterized0' (61#1) [E:/a000_real_side/logic_eth/src/UDP/Data_2to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ethernet_MAC' [E:/a000_real_side/logic_eth/src/UDP/Ethernet_MAC.v:23]
	Parameter P_TARTGET_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter P_SOURCE_MAC bound to: 48'b000000010000001000000011000001000000010100000110 
	Parameter P_CRC_CHECK bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MAC_tx' [E:/a000_real_side/logic_eth/src/UDP/MAC_tx.v:23]
	Parameter P_TARTGET_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter P_SOURCE_MAC bound to: 48'b000000010000001000000011000001000000010100000110 
	Parameter P_CRC_CHECK bound to: 0 - type: integer 
	Parameter P_GAP bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO_16X64' [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/FIFO_16X64_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_16X64' (62#1) [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/FIFO_16X64_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'CRC32_D8' [E:/a000_real_side/logic_eth/src/UDP/CRC32_D8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CRC32_D8' (63#1) [E:/a000_real_side/logic_eth/src/UDP/CRC32_D8.v:1]
INFO: [Synth 8-226] default block is never used [E:/a000_real_side/logic_eth/src/UDP/MAC_tx.v:300]
WARNING: [Synth 8-6014] Unused sequential element ri_send_len_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/MAC_tx.v:167]
WARNING: [Synth 8-6014] Unused sequential element ri_send_valid_1d_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/MAC_tx.v:131]
WARNING: [Synth 8-6014] Unused sequential element ri_udp_valid_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/MAC_tx.v:345]
INFO: [Synth 8-6155] done synthesizing module 'MAC_tx' (64#1) [E:/a000_real_side/logic_eth/src/UDP/MAC_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_arp_ip_mux' [E:/a000_real_side/logic_eth/src/UDP/mac_arp_ip_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_arp_ip_mux' (65#1) [E:/a000_real_side/logic_eth/src/UDP/mac_arp_ip_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'CRC_Data_Pro' [E:/a000_real_side/logic_eth/src/UDP/CRC_Data_Pro.v:23]
	Parameter P_FRAME_GAP bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAM_8x1500_TrueDual' [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/RAM_8x1500_TrueDual_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_8x1500_TrueDual' (66#1) [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/RAM_8x1500_TrueDual_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FIFO_11X64' [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/FIFO_11X64_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_11X64' (67#1) [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/FIFO_11X64_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element ri_per_last_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/CRC_Data_Pro.v:135]
WARNING: [Synth 8-6014] Unused sequential element ri_per_last_1d_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/CRC_Data_Pro.v:194]
INFO: [Synth 8-6155] done synthesizing module 'CRC_Data_Pro' (68#1) [E:/a000_real_side/logic_eth/src/UDP/CRC_Data_Pro.v:23]
INFO: [Synth 8-6157] synthesizing module 'MAC_rx' [E:/a000_real_side/logic_eth/src/UDP/MAC_rx.v:23]
	Parameter P_TARTGET_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter P_SOURCE_MAC bound to: 48'b000000010000001000000011000001000000010100000110 
	Parameter P_CRC_CHECK bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_target_mac_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/MAC_rx.v:143]
WARNING: [Synth 8-6014] Unused sequential element r_source_mac_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/MAC_rx.v:153]
WARNING: [Synth 8-6014] Unused sequential element r_rec_mac_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/MAC_rx.v:175]
WARNING: [Synth 8-6014] Unused sequential element r_rec_mac_access_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/MAC_rx.v:185]
WARNING: [Synth 8-6014] Unused sequential element r_header_access_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/MAC_rx.v:206]
WARNING: [Synth 8-6014] Unused sequential element r_crc_result_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/MAC_rx.v:334]
WARNING: [Synth 8-5788] Register ri_GMII_data_5d_reg in module MAC_rx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a000_real_side/logic_eth/src/UDP/MAC_rx.v:98]
WARNING: [Synth 8-5788] Register ri_GMII_valid_5d_reg in module MAC_rx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a000_real_side/logic_eth/src/UDP/MAC_rx.v:136]
INFO: [Synth 8-6155] done synthesizing module 'MAC_rx' (69#1) [E:/a000_real_side/logic_eth/src/UDP/MAC_rx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ethernet_MAC' (70#1) [E:/a000_real_side/logic_eth/src/UDP/Ethernet_MAC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'UDP_Stack_Module' (71#1) [E:/a000_real_side/logic_eth/src/UDP/UDP_Stack_Module.v:23]
INFO: [Synth 8-6157] synthesizing module 'GMII2RGMII_Drive' [E:/a000_real_side/logic_eth/src/UDP/GMII2RGMII_Drive.v:23]
INFO: [Synth 8-6157] synthesizing module 'RGMII_RAM' [E:/a000_real_side/logic_eth/src/UDP/RGMII_RAM.v:23]
	Parameter P_GAP bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAM_8_1600' [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/RAM_8_1600_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_8_1600' (72#1) [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/RAM_8_1600_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FIFO_ASYNC_11_64' [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/FIFO_ASYNC_11_64_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_ASYNC_11_64' (73#1) [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/FIFO_ASYNC_11_64_stub.v:6]
WARNING: [Synth 8-689] width (12) of port connection 'din' does not match port width (11) of module 'FIFO_ASYNC_11_64' [E:/a000_real_side/logic_eth/src/UDP/RGMII_RAM.v:136]
INFO: [Synth 8-6155] done synthesizing module 'RGMII_RAM' (74#1) [E:/a000_real_side/logic_eth/src/UDP/RGMII_RAM.v:23]
INFO: [Synth 8-6157] synthesizing module 'RGMII_Tri' [E:/a000_real_side/logic_eth/src/UDP/RGMII_Tri.v:23]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (75#1) [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34811]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (76#1) [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34811]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49468]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (77#1) [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49468]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (78#1) [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1336]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (79#1) [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1336]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (80#1) [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
WARNING: [Synth 8-6014] Unused sequential element ri_send_data_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/RGMII_Tri.v:254]
WARNING: [Synth 8-6014] Unused sequential element ri_send_valid_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/RGMII_Tri.v:255]
WARNING: [Synth 8-6014] Unused sequential element r_tx_cnt_10_100_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/RGMII_Tri.v:261]
INFO: [Synth 8-6155] done synthesizing module 'RGMII_Tri' (81#1) [E:/a000_real_side/logic_eth/src/UDP/RGMII_Tri.v:23]
INFO: [Synth 8-6155] done synthesizing module 'GMII2RGMII_Drive' (82#1) [E:/a000_real_side/logic_eth/src/UDP/GMII2RGMII_Drive.v:23]
INFO: [Synth 8-6157] synthesizing module 'UDP_Stack_Module__parameterized0' [E:/a000_real_side/logic_eth/src/UDP/UDP_Stack_Module.v:23]
	Parameter P_TARGET_PORT bound to: 16'b0001111110010000 
	Parameter P_SOURCE_PORT bound to: 16'b0001111110010000 
	Parameter P_TARGET_IP bound to: -1062706077 - type: integer 
	Parameter P_SOURCE_IP bound to: -1062706076 - type: integer 
	Parameter P_TARTGET_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter P_SOURCE_MAC bound to: 48'b000000010000001000000011000001000000010100000110 
	Parameter P_CRC_CHEKC bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Ethernet_UDP__parameterized0' [E:/a000_real_side/logic_eth/src/UDP/Ethernet_UDP.v:23]
	Parameter P_TARGET_PORT bound to: 16'b0001111110010000 
	Parameter P_SOURCE_PORT bound to: 16'b0001111110010000 
INFO: [Synth 8-6157] synthesizing module 'UDP_tx__parameterized0' [E:/a000_real_side/logic_eth/src/UDP/UDP_tx.v:23]
	Parameter P_TARGET_PORT bound to: 16'b0001111110010000 
	Parameter P_SOURCE_PORT bound to: 16'b0001111110010000 
	Parameter P_ST_MIN_LEN bound to: 26 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element ri_send_last_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/UDP_tx.v:120]
INFO: [Synth 8-6155] done synthesizing module 'UDP_tx__parameterized0' (82#1) [E:/a000_real_side/logic_eth/src/UDP/UDP_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'UDP_rx__parameterized0' [E:/a000_real_side/logic_eth/src/UDP/UDP_rx.v:23]
	Parameter P_TARGET_PORT bound to: 16'b0001111110010000 
	Parameter P_SOURCE_PORT bound to: 16'b0001111110010000 
WARNING: [Synth 8-6014] Unused sequential element r_target_port_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/UDP_rx.v:82]
WARNING: [Synth 8-6014] Unused sequential element r_source_port_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/UDP_rx.v:92]
WARNING: [Synth 8-6014] Unused sequential element ri_ip_last_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/UDP_rx.v:104]
INFO: [Synth 8-6155] done synthesizing module 'UDP_rx__parameterized0' (82#1) [E:/a000_real_side/logic_eth/src/UDP/UDP_rx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ethernet_UDP__parameterized0' (82#1) [E:/a000_real_side/logic_eth/src/UDP/Ethernet_UDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ethernet_MAC__parameterized0' [E:/a000_real_side/logic_eth/src/UDP/Ethernet_MAC.v:23]
	Parameter P_TARTGET_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter P_SOURCE_MAC bound to: 48'b000000010000001000000011000001000000010100000110 
	Parameter P_CRC_CHECK bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MAC_tx__parameterized0' [E:/a000_real_side/logic_eth/src/UDP/MAC_tx.v:23]
	Parameter P_TARTGET_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter P_SOURCE_MAC bound to: 48'b000000010000001000000011000001000000010100000110 
	Parameter P_CRC_CHECK bound to: 1 - type: integer 
	Parameter P_GAP bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/a000_real_side/logic_eth/src/UDP/MAC_tx.v:300]
WARNING: [Synth 8-6014] Unused sequential element ri_send_len_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/MAC_tx.v:167]
WARNING: [Synth 8-6014] Unused sequential element ri_send_valid_1d_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/MAC_tx.v:131]
WARNING: [Synth 8-6014] Unused sequential element ri_udp_valid_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/MAC_tx.v:345]
INFO: [Synth 8-6155] done synthesizing module 'MAC_tx__parameterized0' (82#1) [E:/a000_real_side/logic_eth/src/UDP/MAC_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'MAC_rx__parameterized0' [E:/a000_real_side/logic_eth/src/UDP/MAC_rx.v:23]
	Parameter P_TARTGET_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter P_SOURCE_MAC bound to: 48'b000000010000001000000011000001000000010100000110 
	Parameter P_CRC_CHECK bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_target_mac_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/MAC_rx.v:143]
WARNING: [Synth 8-6014] Unused sequential element r_source_mac_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/MAC_rx.v:153]
WARNING: [Synth 8-6014] Unused sequential element r_rec_mac_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/MAC_rx.v:175]
WARNING: [Synth 8-6014] Unused sequential element r_rec_mac_access_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/MAC_rx.v:185]
WARNING: [Synth 8-6014] Unused sequential element r_header_access_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP/MAC_rx.v:206]
WARNING: [Synth 8-5788] Register ri_GMII_data_5d_reg in module MAC_rx__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a000_real_side/logic_eth/src/UDP/MAC_rx.v:98]
WARNING: [Synth 8-5788] Register ri_GMII_valid_5d_reg in module MAC_rx__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a000_real_side/logic_eth/src/UDP/MAC_rx.v:136]
INFO: [Synth 8-6155] done synthesizing module 'MAC_rx__parameterized0' (82#1) [E:/a000_real_side/logic_eth/src/UDP/MAC_rx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ethernet_MAC__parameterized0' (82#1) [E:/a000_real_side/logic_eth/src/UDP/Ethernet_MAC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'UDP_Stack_Module__parameterized0' (82#1) [E:/a000_real_side/logic_eth/src/UDP/UDP_Stack_Module.v:23]
INFO: [Synth 8-6157] synthesizing module 'UDP_Type_Spilt' [E:/a000_real_side/logic_eth/src/UDP_Type_Spilt.v:23]
	Parameter LP_TYPE_SCOPE bound to: 0 - type: integer 
	Parameter LP_TYPE_CUSTOM bound to: 1 - type: integer 
	Parameter LP_TYPE_MUSIC bound to: 2 - type: integer 
	Parameter LP_TYPE_CIPHER_CODE bound to: 3 - type: integer 
	Parameter LP_TYPE_UART bound to: 4 - type: integer 
	Parameter LP_TYPE_UPDATA bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'UDP_Type_Spilt' (83#1) [E:/a000_real_side/logic_eth/src/UDP_Type_Spilt.v:23]
INFO: [Synth 8-6157] synthesizing module 'UDP_Type_Gether' [E:/a000_real_side/logic_eth/src/UDP_Type_Gether.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/a000_real_side/logic_eth/src/UDP_Type_Gether.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/a000_real_side/logic_eth/src/UDP_Type_Gether.v:31]
INFO: [Synth 8-6157] synthesizing module 'FIFO_8X1024' [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/FIFO_8X1024_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_8X1024' (84#1) [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/.Xil/Vivado-18296-PC-1000-times/realtime/FIFO_8X1024_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element r_fifo_len_ad_rden_1d_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP_Type_Gether.v:177]
WARNING: [Synth 8-6014] Unused sequential element r_fifo_len_0_rden_1d_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP_Type_Gether.v:179]
WARNING: [Synth 8-6014] Unused sequential element r_fifo_len_sm3_rden_1d_reg was removed.  [E:/a000_real_side/logic_eth/src/UDP_Type_Gether.v:181]
INFO: [Synth 8-6155] done synthesizing module 'UDP_Type_Gether' (85#1) [E:/a000_real_side/logic_eth/src/UDP_Type_Gether.v:23]
INFO: [Synth 8-6157] synthesizing module 'scope_top' [E:/a000_real_side/logic_eth/src/scope/scope_top.v:23]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter LP_SEND_DATA bound to: 1000 - type: integer 
	Parameter LP_SEND_PARAM bound to: 8 - type: integer 
	Parameter LP_SEND_LEN bound to: 1008 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/a000_real_side/logic_eth/src/scope/adc_drive.v:32]
INFO: [Synth 8-6155] done synthesizing module 'adc_drive' (86#1) [E:/a000_real_side/logic_eth/src/scope/adc_drive.v:23]
INFO: [Synth 8-6155] done synthesizing module 'comparer' (87#1) [E:/a000_real_side/logic_eth/src/scope/comparer.v:23]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter CNT_GATE_S_MAX bound to: 28'b0000000010110111000110101111 
	Parameter CNT_RISE_MAX bound to: 28'b0000000000011110100001001000 
	Parameter CLK_STAND_FREQ bound to: 28'b0101111101011110000100000000 
WARNING: [Synth 8-7023] instance 'measure_top_u0' of module 'measure_top' has 9 connections declared, but only 8 given [E:/a000_real_side/logic_eth/src/scope/scope_top.v:76]
	Parameter P_SEND_LEN bound to: 1000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/a000_real_side/logic_eth/src/scope/scope_data_gen.v:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/a000_real_side/logic_eth/src/scope/scope_data_gen.v:43]
	Parameter LP_NUM bound to: 5000000 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_user_freq_reg was removed.  [E:/a000_real_side/logic_eth/src/scope/scope_top.v:109]
WARNING: [Synth 8-6014] Unused sequential element r_user_max_val_reg was removed.  [E:/a000_real_side/logic_eth/src/scope/scope_top.v:110]
WARNING: [Synth 8-6014] Unused sequential element r_user_min_val_reg was removed.  [E:/a000_real_side/logic_eth/src/scope/scope_top.v:111]
WARNING: [Synth 8-6014] Unused sequential element r_test_cnt_reg was removed.  [E:/a000_real_side/logic_eth/src/scope/scope_top.v:137]
WARNING: [Synth 8-6014] Unused sequential element r_test1000_cnt_reg was removed.  [E:/a000_real_side/logic_eth/src/scope/scope_top.v:147]
	Parameter LP_HEAD bound to: 16'b0000000000000111 
	Parameter LP_DATA bound to: 16'b0000001111110000 
	Parameter LP_LEN bound to: 16'b0000001111110111 
WARNING: [Synth 8-6014] Unused sequential element r_test_cnt_reg was removed.  [E:/a000_real_side/logic_eth/src/scope_UDP_Packet.v:58]
WARNING: [Synth 8-6014] Unused sequential element r_fifo_rden_1d_reg was removed.  [E:/a000_real_side/logic_eth/src/scope_UDP_Packet.v:87]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/a000_real_side/logic_eth/src/top.v:1465]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 10.000000 - type: float 
	Parameter P_INITIAL_KEY bound to: 128'b00000000000000010000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 
INFO: [Synth 8-3876] $readmem data file 'E:/a000_real/logic_eth/src/sm4/r_CK_Init.txt' is read successfully [E:/a000_real_side/logic_eth/src/sm4/Key_Extending.v:122]
INFO: [Synth 8-3876] $readmem data file 'E:/a000_real/logic_eth/src/sm4/r_s_Box_Init.txt' is read successfully [E:/a000_real_side/logic_eth/src/sm4/S_Box.v:48]
WARNING: [Synth 8-6014] Unused sequential element r_rK_valid_1d_reg was removed.  [E:/a000_real_side/logic_eth/src/sm4/Round_Function.v:114]
WARNING: [Synth 8-6014] Unused sequential element r_X_i0_1d_2d_reg was removed.  [E:/a000_real_side/logic_eth/src/sm4/Round_Function.v:119]
WARNING: [Synth 8-6014] Unused sequential element Gen_Round[31].r_round_data_reg[32] was removed.  [E:/a000_real_side/logic_eth/src/sm4/SM4_Decrypt.v:227]
WARNING: [Synth 8-6014] Unused sequential element Gen_Round[31].r_round_valid_reg[32] was removed.  [E:/a000_real_side/logic_eth/src/sm4/SM4_Decrypt.v:228]
WARNING: [Synth 8-6014] Unused sequential element r_Initial_key_reg[32] was removed.  [E:/a000_real_side/logic_eth/src/sm4/SM4_Decrypt.v:131]
WARNING: [Synth 8-6014] Unused sequential element ri_axis_data_reg was removed.  [E:/a000_real_side/logic_eth/src/sm4/SM4_Decrypt.v:193]
WARNING: [Synth 8-6014] Unused sequential element ri_axis_valid_reg was removed.  [E:/a000_real_side/logic_eth/src/sm4/SM4_Decrypt.v:194]
	Parameter P_DATA_NUMBER bound to: 256 - type: integer 
	Parameter P_OP_CLEAR bound to: 0 - type: integer 
	Parameter P_OP_WRITE bound to: 1 - type: integer 
	Parameter P_OP_READ bound to: 2 - type: integer 
	Parameter P_ST_IDLE bound to: 0 - type: integer 
	Parameter P_ST_4K_CHECK bound to: 1 - type: integer 
	Parameter P_ST_CLEAR bound to: 2 - type: integer 
	Parameter P_ST_WRITE bound to: 3 - type: integer 
	Parameter P_ST_WRITE_W bound to: 4 - type: integer 
	Parameter P_ST_READ bound to: 5 - type: integer 
	Parameter P_ST_CHECK bound to: 6 - type: integer 
	Parameter P_ST_WRITE_E bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [E:/a000_real_side/logic_eth/src/Remote_update/Updata_Ctrl.v:70]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [E:/a000_real_side/logic_eth/src/Remote_update/Updata_Ctrl.v:85]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [E:/a000_real_side/logic_eth/src/Remote_update/Updata_Ctrl.v:88]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [E:/a000_real_side/logic_eth/src/Remote_update/Updata_Ctrl.v:90]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [E:/a000_real_side/logic_eth/src/Remote_update/Updata_Ctrl.v:92]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [E:/a000_real_side/logic_eth/src/Remote_update/Updata_Ctrl.v:93]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [E:/a000_real_side/logic_eth/src/Remote_update/Updata_Ctrl.v:94]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [E:/a000_real_side/logic_eth/src/Remote_update/Updata_Ctrl.v:109]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'BRAM_8X1024_U0'. This will prevent further optimization [E:/a000_real_side/logic_eth/src/Remote_update/Updata_Ctrl.v:131]
WARNING: [Synth 8-6014] Unused sequential element ri_erx_axis_user_reg was removed.  [E:/a000_real_side/logic_eth/src/Remote_update/Updata_Ctrl.v:190]
WARNING: [Synth 8-6014] Unused sequential element ri_read_sop_reg was removed.  [E:/a000_real_side/logic_eth/src/Remote_update/Updata_Ctrl.v:195]
WARNING: [Synth 8-6014] Unused sequential element ri_read_sop_1d_reg was removed.  [E:/a000_real_side/logic_eth/src/Remote_update/Updata_Ctrl.v:199]
WARNING: [Synth 8-689] width (2) of port connection 'o_reply_info' does not match port width (8) of module 'Updata_Ctrl' [E:/a000_real_side/logic_eth/src/Remote_update/Updata_TOP.v:92]
	Parameter P_BYTES bound to: 100 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element ri_reply_info_reg was removed.  [E:/a000_real_side/logic_eth/src/Remote_update/Updata_reply.v:57]
WARNING: [Synth 8-6014] Unused sequential element ri_reply_valid_reg was removed.  [E:/a000_real_side/logic_eth/src/Remote_update/Updata_reply.v:58]
WARNING: [Synth 8-3848] Net w_encrypt_data in module/entity Updata_TOP does not have driver. [E:/a000_real_side/logic_eth/src/Remote_update/Updata_TOP.v:61]
WARNING: [Synth 8-3848] Net w_encrypt_valid in module/entity Updata_TOP does not have driver. [E:/a000_real_side/logic_eth/src/Remote_update/Updata_TOP.v:62]
	Parameter P_ST_INIT bound to: 0 - type: integer 
	Parameter P_ST_IDLE bound to: 1 - type: integer 
	Parameter P_ST_WRITE bound to: 2 - type: integer 
	Parameter P_ST_READ bound to: 3 - type: integer 
	Parameter P_LEN bound to: 256 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element ri_m_axi_rid_reg was removed.  [E:/a000_real_side/logic_eth/src/ddr_ctrl/AXI_Master_Drive.v:433]
WARNING: [Synth 8-6014] Unused sequential element ri_m_axi_rdata_reg was removed.  [E:/a000_real_side/logic_eth/src/ddr_ctrl/AXI_Master_Drive.v:434]
WARNING: [Synth 8-6014] Unused sequential element ri_m_axi_rresp_reg was removed.  [E:/a000_real_side/logic_eth/src/ddr_ctrl/AXI_Master_Drive.v:435]
WARNING: [Synth 8-6014] Unused sequential element ri_m_axi_rlast_reg was removed.  [E:/a000_real_side/logic_eth/src/ddr_ctrl/AXI_Master_Drive.v:436]
WARNING: [Synth 8-6014] Unused sequential element ri_m_axi_rvalid_reg was removed.  [E:/a000_real_side/logic_eth/src/ddr_ctrl/AXI_Master_Drive.v:437]
WARNING: [Synth 8-689] width (32) of port connection 'm_axi_awaddr' does not match port width (29) of module 'AXI_Master_Drive' [E:/a000_real_side/logic_eth/src/top.v:1661]
WARNING: [Synth 8-689] width (32) of port connection 'm_axi_araddr' does not match port width (29) of module 'AXI_Master_Drive' [E:/a000_real_side/logic_eth/src/top.v:1681]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'design_1_mig_7series_0_0' has 63 connections declared, but only 56 given [E:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:399]
	Parameter P_DDS_NUMBER bound to: 1024 - type: integer 
	Parameter P_FIFO_NUMBER bound to: 512 - type: integer 
	Parameter P_ST_INIT bound to: 0 - type: integer 
	Parameter P_ST_IDLE bound to: 1 - type: integer 
	Parameter P_ST_WRITE bound to: 2 - type: integer 
	Parameter P_ST_READ bound to: 3 - type: integer 
	Parameter P_LEN bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/a000_real_side/logic_eth/src/ddr_ctrl/DDR_Ctrl.v:77]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/a000_real_side/logic_eth/src/ddr_ctrl/DDR_Ctrl.v:79]
WARNING: [Synth 8-6014] Unused sequential element r_setup1_reg was removed.  [E:/a000_real_side/logic_eth/src/ddr_ctrl/DDR_Ctrl.v:318]
WARNING: [Synth 8-6014] Unused sequential element r_setup2_reg was removed.  [E:/a000_real_side/logic_eth/src/ddr_ctrl/DDR_Ctrl.v:329]
WARNING: [Synth 8-6014] Unused sequential element r_fifo_rdata_rden_1d_reg was removed.  [E:/a000_real_side/logic_eth/src/ddr_ctrl/DDR_Ctrl.v:340]
WARNING: [Synth 8-6014] Unused sequential element ri_m_axi_rid_reg was removed.  [E:/a000_real_side/logic_eth/src/ddr_ctrl/DDR_Ctrl.v:452]
WARNING: [Synth 8-6014] Unused sequential element ri_m_axi_rresp_reg was removed.  [E:/a000_real_side/logic_eth/src/ddr_ctrl/DDR_Ctrl.v:454]
WARNING: [Synth 8-6014] Unused sequential element r_read_cnt_reg was removed.  [E:/a000_real_side/logic_eth/src/ddr_ctrl/DDR_Ctrl.v:482]
WARNING: [Synth 8-6014] Unused sequential element r_dds_wend_1d_reg was removed.  [E:/a000_real_side/logic_eth/src/ddr_ctrl/DDR_Ctrl.v:571]
WARNING: [Synth 8-6014] Unused sequential element r_fifo_dds0_empty_1d_reg was removed.  [E:/a000_real_side/logic_eth/src/ddr_ctrl/DDR_Ctrl.v:580]
WARNING: [Synth 8-6014] Unused sequential element r_fifo_dds1_empty_1d_reg was removed.  [E:/a000_real_side/logic_eth/src/ddr_ctrl/DDR_Ctrl.v:582]
WARNING: [Synth 8-6014] Unused sequential element r_start1_reg was removed.  [E:/a000_real_side/logic_eth/src/ddr_ctrl/DDR_Ctrl.v:619]
WARNING: [Synth 8-6014] Unused sequential element r_start1_cnt_reg was removed.  [E:/a000_real_side/logic_eth/src/ddr_ctrl/DDR_Ctrl.v:629]
WARNING: [Synth 8-689] width (32) of port connection 'm_axi_awaddr' does not match port width (29) of module 'DDR_Ctrl' [E:/a000_real_side/logic_eth/src/top.v:1804]
WARNING: [Synth 8-689] width (32) of port connection 'm_axi_araddr' does not match port width (29) of module 'DDR_Ctrl' [E:/a000_real_side/logic_eth/src/top.v:1824]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_module.v:84]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_module.v:85]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_module.v:86]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_module.v:88]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_module.v:89]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_module.v:90]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter PLL0_FBDIV_IN bound to: 4 - type: integer 
	Parameter PLL1_FBDIV_IN bound to: 4 - type: integer 
	Parameter PLL0_FBDIV_45_IN bound to: 5 - type: integer 
	Parameter PLL1_FBDIV_45_IN bound to: 5 - type: integer 
	Parameter PLL0_REFCLK_DIV_IN bound to: 1 - type: integer 
	Parameter PLL1_REFCLK_DIV_IN bound to: 1 - type: integer 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000000000000000000000000000001010000000000000001 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK0_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK1_INVERTED bound to: 1'b0 
	Parameter IS_PLL0LOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_PLL1LOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter PLL0_CFG bound to: 27'b000000111110000001111011100 
	Parameter PLL0_DMON_CFG bound to: 1'b0 
	Parameter PLL0_FBDIV bound to: 4 - type: integer 
	Parameter PLL0_FBDIV_45 bound to: 5 - type: integer 
	Parameter PLL0_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter PLL0_LOCK_CFG bound to: 9'b111101000 
	Parameter PLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter PLL1_CFG bound to: 27'b000000111110000001111011100 
	Parameter PLL1_DMON_CFG bound to: 1'b0 
	Parameter PLL1_FBDIV bound to: 4 - type: integer 
	Parameter PLL1_FBDIV_45 bound to: 5 - type: integer 
	Parameter PLL1_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter PLL1_LOCK_CFG bound to: 9'b111101000 
	Parameter PLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter PLL_CLKOUT_CFG bound to: 8'b00000000 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter SIM_PLL0REFCLK_SEL bound to: 3'b001 
	Parameter SIM_PLL1REFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 2.0 - type: string 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_channel.v:67]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_channel.v:70]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_channel.v:71]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_channel.v:72]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_channel.v:73]
	Parameter MULT bound to: 18.000000 - type: float 
	Parameter DIVIDE bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 16.000000 - type: float 
	Parameter OUT0_DIVIDE bound to: 36.000000 - type: float 
	Parameter OUT1_DIVIDE bound to: 18 - type: integer 
	Parameter OUT2_DIVIDE bound to: 36 - type: integer 
	Parameter OUT3_DIVIDE bound to: 18 - type: integer 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 18.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 16.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 18 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 36 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 18 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
WARNING: [Synth 8-7023] instance 'aurora_8b10b_0_CLOCK_MODULE_u0' of module 'aurora_8b10b_0_CLOCK_MODULE' has 8 connections declared, but only 5 given [E:/a000_real_side/logic_eth/src/aurora/aurora_channel.v:79]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_8b10b_0_support_reset_logic.v:84]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b1 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b000010 
	Parameter c_mtbf_stages bound to: 3'b011 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_8b10b_0_cdc_sync_exdes.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_8b10b_0_cdc_sync_exdes.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_8b10b_0_cdc_sync_exdes.v:131]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_8b10b_0_cdc_sync_exdes.v:132]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_8b10b_0_cdc_sync_exdes.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_8b10b_0_cdc_sync_exdes.v:134]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_8b10b_0_cdc_sync_exdes.v:135]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_8b10b_0_cdc_sync_exdes.v:138]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_8b10b_0_cdc_sync_exdes.v:139]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_8b10b_0_cdc_sync_exdes.v:140]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_8b10b_0_cdc_sync_exdes.v:141]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_8b10b_0_cdc_sync_exdes.v:142]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_8b10b_0_cdc_sync_exdes.v:143]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_8b10b_0_cdc_sync_exdes.v:145]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_8b10b_0_cdc_sync_exdes.v:150]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_8b10b_0_cdc_sync_exdes.v:151]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_8b10b_0_cdc_sync_exdes.v:152]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_8b10b_0_cdc_sync_exdes.v:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_8b10b_0_cdc_sync_exdes.v:154]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [E:/a000_real_side/logic_eth/src/aurora/aurora_8b10b_0_cdc_sync_exdes.v:155]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_tx_tdata' does not match port width (16) of module 'aurora_8b10b_0' [E:/a000_real_side/logic_eth/src/aurora/aurora_channel.v:102]
WARNING: [Synth 8-689] width (4) of port connection 's_axi_tx_tkeep' does not match port width (2) of module 'aurora_8b10b_0' [E:/a000_real_side/logic_eth/src/aurora/aurora_channel.v:103]
WARNING: [Synth 8-689] width (32) of port connection 'm_axi_rx_tdata' does not match port width (16) of module 'aurora_8b10b_0' [E:/a000_real_side/logic_eth/src/aurora/aurora_channel.v:107]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_rx_tkeep' does not match port width (2) of module 'aurora_8b10b_0' [E:/a000_real_side/logic_eth/src/aurora/aurora_channel.v:108]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'aurora_8b10b_0_u0'. This will prevent further optimization [E:/a000_real_side/logic_eth/src/aurora/aurora_channel.v:101]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'aurora_8b10b_0_CLOCK_MODULE_u0'. This will prevent further optimization [E:/a000_real_side/logic_eth/src/aurora/aurora_channel.v:79]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'support_reset_logic_i_u0'. This will prevent further optimization [E:/a000_real_side/logic_eth/src/aurora/aurora_channel.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'i_per_axis_data' does not match port width (8) of module 'AXIS_BUF_2CLK_8X2048' [E:/a000_real_side/logic_eth/src/top.v:1944]
WARNING: [Synth 8-689] width (1) of port connection 'o_post_axis_data' does not match port width (8) of module 'AXIS_BUF_2CLK_8X2048' [E:/a000_real_side/logic_eth/src/top.v:1951]
WARNING: [Synth 8-689] width (1) of port connection 'o_post_axis_user' does not match port width (16) of module 'AXIS_BUF_2CLK_8X2048' [E:/a000_real_side/logic_eth/src/top.v:1952]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'UDP_Stack_Module_u1'. This will prevent further optimization [E:/a000_real_side/logic_eth/src/top.v:1118]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'cdc_scope_2_gether'. This will prevent further optimization [E:/a000_real_side/logic_eth/src/top.v:1406]
WARNING: [Synth 8-3848] Net i_clk_50M in module/entity top does not have driver. [E:/a000_real_side/logic_eth/src/top.v:1890]
WARNING: [Synth 8-3848] Net w_clk_50M_rst in module/entity top does not have driver. [E:/a000_real_side/logic_eth/src/top.v:1891]
WARNING: [Synth 8-3848] Net m_c1_axi_tx_tdata in module/entity top does not have driver. [E:/a000_real_side/logic_eth/src/top.v:1864]
WARNING: [Synth 8-3848] Net m_c1_axi_tx_tkeep in module/entity top does not have driver. [E:/a000_real_side/logic_eth/src/top.v:1865]
WARNING: [Synth 8-3848] Net m_c1_axi_tx_tlast in module/entity top does not have driver. [E:/a000_real_side/logic_eth/src/top.v:1866]
WARNING: [Synth 8-3848] Net m_c1_axi_tx_tvalid in module/entity top does not have driver. [E:/a000_real_side/logic_eth/src/top.v:1867]
WARNING: [Synth 8-3848] Net w_c0_loopback in module/entity top does not have driver. [E:/a000_real_side/logic_eth/src/top.v:1878]
WARNING: [Synth 8-3848] Net w_c1_loopback in module/entity top does not have driver. [E:/a000_real_side/logic_eth/src/top.v:1884]
WARNING: [Synth 8-3848] Net w_clk_5Mhz_rst in module/entity top does not have driver. [E:/a000_real_side/logic_eth/src/top.v:106]
WARNING: [Synth 8-3848] Net w_clk_50Mhz_rst in module/entity top does not have driver. [E:/a000_real_side/logic_eth/src/top.v:103]
WARNING: [Synth 8-3848] Net S01_AXI_0_bid in module/entity top does not have driver. [E:/a000_real_side/logic_eth/src/top.v:1819]
WARNING: [Synth 8-3848] Net S01_AXI_0_rid in module/entity top does not have driver. [E:/a000_real_side/logic_eth/src/top.v:1834]
WARNING: [Synth 8-3848] Net w_udma_rx_data in module/entity top does not have driver. [E:/a000_real_side/logic_eth/src/top.v:163]
WARNING: [Synth 8-3848] Net w_udma_rx_valid in module/entity top does not have driver. [E:/a000_real_side/logic_eth/src/top.v:164]
WARNING: [Synth 8-3848] Net w_user_dma_tx_valid in module/entity top does not have driver. [E:/a000_real_side/logic_eth/src/top.v:392]
WARNING: [Synth 8-3848] Net w_user_dma_tx_data in module/entity top does not have driver. [E:/a000_real_side/logic_eth/src/top.v:391]
WARNING: [Synth 8-3848] Net w_updata_min_b_vld in module/entity top does not have driver. [E:/a000_real_side/logic_eth/src/top.v:342]
WARNING: [Synth 8-3848] Net w_updata_min_b_data in module/entity top does not have driver. [E:/a000_real_side/logic_eth/src/top.v:343]
WARNING: [Synth 8-3848] Net w_updata_max_b_vld in module/entity top does not have driver. [E:/a000_real_side/logic_eth/src/top.v:344]
WARNING: [Synth 8-3848] Net w_updata_max_b_data in module/entity top does not have driver. [E:/a000_real_side/logic_eth/src/top.v:345]
WARNING: [Synth 8-3848] Net w_updata_8b10_or_nor_vld in module/entity top does not have driver. [E:/a000_real_side/logic_eth/src/top.v:346]
WARNING: [Synth 8-3848] Net w_updata_8b10_or_nor_data in module/entity top does not have driver. [E:/a000_real_side/logic_eth/src/top.v:347]
WARNING: [Synth 8-3848] Net w_etx_axis_ready in module/entity top does not have driver. [E:/a000_real_side/logic_eth/src/top.v:1452]
WARNING: [Synth 8-3848] Net S00_AXI_0_bid in module/entity top does not have driver. [E:/a000_real_side/logic_eth/src/top.v:1676]
WARNING: [Synth 8-3848] Net S00_AXI_0_rid in module/entity top does not have driver. [E:/a000_real_side/logic_eth/src/top.v:1691]
WARNING: [Synth 8-3848] Net w_verify_sm3_ok in module/entity top does not have driver. [E:/a000_real_side/logic_eth/src/top.v:1305]
WARNING: [Synth 8-3848] Net w_spi_miso in module/entity top does not have driver. [E:/a000_real_side/logic_eth/src/top.v:520]
WARNING: [Synth 8-3848] Net w_pro_uart_tx in module/entity top does not have driver. [E:/a000_real_side/logic_eth/src/top.v:480]
WARNING: [Synth 8-3917] design top has port o_sfp_dis[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port o_sfp_dis[0] driven by constant 1
WARNING: [Synth 8-3917] design top has port o_spi_wp_hold[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port o_spi_wp_hold[0] driven by constant 1
WARNING: [Synth 8-3331] design AXIS_BUF_2CLK_8X2048 has unconnected port i_per_rst
WARNING: [Synth 8-3331] design aurora_8b10b_0_cdc_sync_exdes has unconnected port prmry_rst_n
WARNING: [Synth 8-3331] design aurora_8b10b_0_cdc_sync_exdes has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design aurora_8b10b_0_cdc_sync_exdes has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design aurora_8b10b_0_cdc_sync_exdes has unconnected port scndry_rst_n
WARNING: [Synth 8-3331] design aurora_channel has unconnected port s_axi_tx_tdata[31]
WARNING: [Synth 8-3331] design aurora_channel has unconnected port s_axi_tx_tdata[30]
WARNING: [Synth 8-3331] design aurora_channel has unconnected port s_axi_tx_tdata[29]
WARNING: [Synth 8-3331] design aurora_channel has unconnected port s_axi_tx_tdata[28]
WARNING: [Synth 8-3331] design aurora_channel has unconnected port s_axi_tx_tdata[27]
WARNING: [Synth 8-3331] design aurora_channel has unconnected port s_axi_tx_tdata[26]
WARNING: [Synth 8-3331] design aurora_channel has unconnected port s_axi_tx_tdata[25]
WARNING: [Synth 8-3331] design aurora_channel has unconnected port s_axi_tx_tdata[24]
WARNING: [Synth 8-3331] design aurora_channel has unconnected port s_axi_tx_tdata[23]
WARNING: [Synth 8-3331] design aurora_channel has unconnected port s_axi_tx_tdata[22]
WARNING: [Synth 8-3331] design aurora_channel has unconnected port s_axi_tx_tdata[21]
WARNING: [Synth 8-3331] design aurora_channel has unconnected port s_axi_tx_tdata[20]
WARNING: [Synth 8-3331] design aurora_channel has unconnected port s_axi_tx_tdata[19]
WARNING: [Synth 8-3331] design aurora_channel has unconnected port s_axi_tx_tdata[18]
WARNING: [Synth 8-3331] design aurora_channel has unconnected port s_axi_tx_tdata[17]
WARNING: [Synth 8-3331] design aurora_channel has unconnected port s_axi_tx_tdata[16]
WARNING: [Synth 8-3331] design aurora_channel has unconnected port s_axi_tx_tkeep[3]
WARNING: [Synth 8-3331] design aurora_channel has unconnected port s_axi_tx_tkeep[2]
WARNING: [Synth 8-3331] design DDR_Ctrl has unconnected port m_axi_awready
WARNING: [Synth 8-3331] design DDR_Ctrl has unconnected port m_axi_wready
WARNING: [Synth 8-3331] design DDR_Ctrl has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design DDR_Ctrl has unconnected port m_axi_bresp[1]
WARNING: [Synth 8-3331] design DDR_Ctrl has unconnected port m_axi_bresp[0]
WARNING: [Synth 8-3331] design DDR_Ctrl has unconnected port m_axi_bvalid
WARNING: [Synth 8-3331] design DDR_Ctrl has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design DDR_Ctrl has unconnected port m_axi_rresp[1]
WARNING: [Synth 8-3331] design DDR_Ctrl has unconnected port m_axi_rresp[0]
WARNING: [Synth 8-3331] design DDR_Ctrl has unconnected port i_dds_number[15]
WARNING: [Synth 8-3331] design DDR_Ctrl has unconnected port i_dds_number[14]
WARNING: [Synth 8-3331] design DDR_Ctrl has unconnected port i_dds_number[13]
WARNING: [Synth 8-3331] design DDR_Ctrl has unconnected port i_dds_number[12]
WARNING: [Synth 8-3331] design DDR_Ctrl has unconnected port i_dds_number[11]
WARNING: [Synth 8-3331] design DDR_Ctrl has unconnected port i_dds_number[10]
WARNING: [Synth 8-3331] design DDR_Ctrl has unconnected port i_dds_number[9]
WARNING: [Synth 8-3331] design DDR_Ctrl has unconnected port i_dds_number[8]
WARNING: [Synth 8-3331] design DDR_Ctrl has unconnected port i_dds_number[7]
WARNING: [Synth 8-3331] design DDR_Ctrl has unconnected port i_dds_number[6]
WARNING: [Synth 8-3331] design DDR_Ctrl has unconnected port i_dds_number[5]
WARNING: [Synth 8-3331] design DDR_Ctrl has unconnected port i_dds_number[4]
WARNING: [Synth 8-3331] design DDR_Ctrl has unconnected port i_dds_number[3]
WARNING: [Synth 8-3331] design DDR_Ctrl has unconnected port i_dds_number[2]
WARNING: [Synth 8-3331] design DDR_Ctrl has unconnected port i_dds_number[1]
WARNING: [Synth 8-3331] design DDR_Ctrl has unconnected port i_dds_number[0]
WARNING: [Synth 8-3331] design DDR_Ctrl has unconnected port i_dss_number_valid
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_bresp[1]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_bresp[0]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[31]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[30]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[29]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[28]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[27]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[26]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[25]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[24]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[23]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[22]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[21]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[20]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[19]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[18]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[17]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[16]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[15]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[14]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[13]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[12]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[11]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[10]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[9]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[8]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[7]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[6]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[5]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[4]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[3]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[2]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[1]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rdata[0]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rresp[1]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rresp[0]
WARNING: [Synth 8-3331] design AXI_Master_Drive has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design Updata_reply has unconnected port i_reply_info[1]
WARNING: [Synth 8-3331] design Updata_reply has unconnected port i_reply_info[0]
WARNING: [Synth 8-3331] design Updata_reply has unconnected port i_etx_axis_ready
WARNING: [Synth 8-3331] design Updata_Ctrl has unconnected port i_erx_axis_user[15]
WARNING: [Synth 8-3331] design Updata_Ctrl has unconnected port i_erx_axis_user[14]
WARNING: [Synth 8-3331] design Updata_Ctrl has unconnected port i_erx_axis_user[13]
WARNING: [Synth 8-3331] design Updata_Ctrl has unconnected port i_erx_axis_user[12]
WARNING: [Synth 8-3331] design Updata_Ctrl has unconnected port i_erx_axis_user[11]
WARNING: [Synth 8-3331] design Updata_Ctrl has unconnected port i_erx_axis_user[10]
WARNING: [Synth 8-3331] design Updata_Ctrl has unconnected port i_erx_axis_user[9]
WARNING: [Synth 8-3331] design Updata_Ctrl has unconnected port i_erx_axis_user[8]
WARNING: [Synth 8-3331] design Updata_Ctrl has unconnected port i_erx_axis_user[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1072.449 ; gain = 334.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1072.449 ; gain = 334.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1072.449 ; gain = 334.051
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_wrapper_u0/design_1_i/mig_7series_0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_wrapper_u0/design_1_i/mig_7series_0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_wrapper_u0/design_1_i/util_vector_logic_0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_wrapper_u0/design_1_i/util_vector_logic_0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0/design_1_smartconnect_0_0_in_context.xdc] for cell 'design_1_wrapper_u0/design_1_i/smartconnect_0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0/design_1_smartconnect_0_0_in_context.xdc] for cell 'design_1_wrapper_u0/design_1_i/smartconnect_0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/rom_sin_256/rom_sin_256/rom_sin_256_in_context.xdc] for cell 'dds_single_channel_top_u0/dds_drive_u0/rom_sin_256_u0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/rom_sin_256/rom_sin_256/rom_sin_256_in_context.xdc] for cell 'dds_single_channel_top_u0/dds_drive_u0/rom_sin_256_u0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/rom_sin_256/rom_sin_256/rom_sin_256_in_context.xdc] for cell 'dds_single_channel_top_u1/dds_drive_u0/rom_sin_256_u0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/rom_sin_256/rom_sin_256/rom_sin_256_in_context.xdc] for cell 'dds_single_channel_top_u1/dds_drive_u0/rom_sin_256_u0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/ASYNC_FIFO_1X16/ASYNC_FIFO_1X16/ASYNC_FIFO_1X16_in_context.xdc] for cell 'logic_top_u0/ASYNC_FIFO_1X16_U0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/ASYNC_FIFO_1X16/ASYNC_FIFO_1X16/ASYNC_FIFO_1X16_in_context.xdc] for cell 'logic_top_u0/ASYNC_FIFO_1X16_U0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X512/FIFO_8X512/FIFO_8X512_in_context.xdc] for cell 'flash_drive/flash_ctrl_u0/FLASH_CTRL_FIFO_DATA_U0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X512/FIFO_8X512/FIFO_8X512_in_context.xdc] for cell 'flash_drive/flash_ctrl_u0/FLASH_CTRL_FIFO_DATA_U0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X512/FIFO_8X512/FIFO_8X512_in_context.xdc] for cell 'flash_drive/flash_ctrl_u0/FLASH_CTRL_FIFO_DATA_READ_U0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X512/FIFO_8X512/FIFO_8X512_in_context.xdc] for cell 'flash_drive/flash_ctrl_u0/FLASH_CTRL_FIFO_DATA_READ_U0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X512/FIFO_8X512/FIFO_8X512_in_context.xdc] for cell 'flash_drive_updata_u0/flash_ctrl_u0/FLASH_CTRL_FIFO_DATA_U0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X512/FIFO_8X512/FIFO_8X512_in_context.xdc] for cell 'flash_drive_updata_u0/flash_ctrl_u0/FLASH_CTRL_FIFO_DATA_U0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X512/FIFO_8X512/FIFO_8X512_in_context.xdc] for cell 'flash_drive_updata_u0/flash_ctrl_u0/FLASH_CTRL_FIFO_DATA_READ_U0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X512/FIFO_8X512/FIFO_8X512_in_context.xdc] for cell 'flash_drive_updata_u0/flash_ctrl_u0/FLASH_CTRL_FIFO_DATA_READ_U0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/mmcm/mmcm/mmcm_in_context.xdc] for cell 'mmcm_u0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/mmcm/mmcm/mmcm_in_context.xdc] for cell 'mmcm_u0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_logic_2_udma/FIFO_16X16_2CLK_LEN'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_logic_2_udma/FIFO_16X16_2CLK_LEN'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_logic/FIFO_16X16_2CLK_DATA'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_logic/FIFO_16X16_2CLK_DATA'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_logic/FIFO_16X16_2CLK_LEN'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_logic/FIFO_16X16_2CLK_LEN'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds1_1/FIFO_16X16_2CLK_DATA'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds1_1/FIFO_16X16_2CLK_DATA'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds1_1/FIFO_16X16_2CLK_LEN'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds1_1/FIFO_16X16_2CLK_LEN'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds1_2/FIFO_16X16_2CLK_DATA'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds1_2/FIFO_16X16_2CLK_DATA'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds1_2/FIFO_16X16_2CLK_LEN'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds1_2/FIFO_16X16_2CLK_LEN'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds1_22/FIFO_16X16_2CLK_DATA'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds1_22/FIFO_16X16_2CLK_DATA'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds1_22/FIFO_16X16_2CLK_LEN'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds1_22/FIFO_16X16_2CLK_LEN'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds1_3/FIFO_16X16_2CLK_DATA'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds1_3/FIFO_16X16_2CLK_DATA'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds1_3/FIFO_16X16_2CLK_LEN'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds1_3/FIFO_16X16_2CLK_LEN'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds1_4/FIFO_16X16_2CLK_DATA'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds1_4/FIFO_16X16_2CLK_DATA'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds1_4/FIFO_16X16_2CLK_LEN'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds1_4/FIFO_16X16_2CLK_LEN'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds1_5/FIFO_16X16_2CLK_DATA'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds1_5/FIFO_16X16_2CLK_DATA'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds1_5/FIFO_16X16_2CLK_LEN'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds1_5/FIFO_16X16_2CLK_LEN'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds1_6/FIFO_16X16_2CLK_DATA'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds1_6/FIFO_16X16_2CLK_DATA'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds1_6/FIFO_16X16_2CLK_LEN'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds1_6/FIFO_16X16_2CLK_LEN'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds2_1/FIFO_16X16_2CLK_DATA'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds2_1/FIFO_16X16_2CLK_DATA'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds2_1/FIFO_16X16_2CLK_LEN'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds2_1/FIFO_16X16_2CLK_LEN'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds2_2/FIFO_16X16_2CLK_DATA'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds2_2/FIFO_16X16_2CLK_DATA'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds2_2/FIFO_16X16_2CLK_LEN'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds2_2/FIFO_16X16_2CLK_LEN'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds2_22/FIFO_16X16_2CLK_DATA'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds2_22/FIFO_16X16_2CLK_DATA'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds2_22/FIFO_16X16_2CLK_LEN'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds2_22/FIFO_16X16_2CLK_LEN'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds2_3/FIFO_16X16_2CLK_DATA'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds2_3/FIFO_16X16_2CLK_DATA'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds2_3/FIFO_16X16_2CLK_LEN'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds2_3/FIFO_16X16_2CLK_LEN'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds2_4/FIFO_16X16_2CLK_DATA'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds2_4/FIFO_16X16_2CLK_DATA'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds2_4/FIFO_16X16_2CLK_LEN'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds2_4/FIFO_16X16_2CLK_LEN'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds2_5/FIFO_16X16_2CLK_DATA'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds2_5/FIFO_16X16_2CLK_DATA'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds2_5/FIFO_16X16_2CLK_LEN'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds2_5/FIFO_16X16_2CLK_LEN'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds2_6/FIFO_16X16_2CLK_DATA'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds2_6/FIFO_16X16_2CLK_DATA'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds2_6/FIFO_16X16_2CLK_LEN'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_udma_2_dds2_6/FIFO_16X16_2CLK_LEN'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_spilt_2_scope_0/FIFO_16X16_2CLK_DATA'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_spilt_2_scope_0/FIFO_16X16_2CLK_DATA'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_spilt_2_scope_0/FIFO_16X16_2CLK_LEN'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_spilt_2_scope_0/FIFO_16X16_2CLK_LEN'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_scope_2_gether/FIFO_16X16_2CLK_LEN'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_scope_2_gether/FIFO_16X16_2CLK_LEN'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'AXIS_BUF_2CLK_updata_u0/FIFO_16X16_2CLK_LEN'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'AXIS_BUF_2CLK_updata_u0/FIFO_16X16_2CLK_LEN'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'AXIS_BUF_2CLK_updata_u1/FIFO_16X16_2CLK_LEN'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'AXIS_BUF_2CLK_updata_u1/FIFO_16X16_2CLK_LEN'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_sfp_2_gether/FIFO_16X16_2CLK_LEN'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'cdc_sfp_2_gether/FIFO_16X16_2CLK_LEN'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/mmcm_125/mmcm_125/mmcm_125_in_context.xdc] for cell 'mmcm_125_u0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/mmcm_125/mmcm_125/mmcm_125_in_context.xdc] for cell 'mmcm_125_u0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_8X256/FIFO_8X256/FIFO_8X256_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_8X256_U0_A'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_8X256/FIFO_8X256/FIFO_8X256_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_8X256_U0_A'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_8X256/FIFO_8X256/FIFO_8X256_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_8X256_U0_B'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_8X256/FIFO_8X256/FIFO_8X256_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_8X256_U0_B'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_8X256/FIFO_8X256/FIFO_8X256_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_A'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_8X256/FIFO_8X256/FIFO_8X256_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_A'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_8X256/FIFO_8X256/FIFO_8X256_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_B'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_8X256/FIFO_8X256/FIFO_8X256_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_B'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_8X256/FIFO_8X256/FIFO_8X256_in_context.xdc] for cell 'UDP_Stack_Module_u1/Data_2to1_ICMP_UDP/FIFO_8X256_U0_A'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_8X256/FIFO_8X256/FIFO_8X256_in_context.xdc] for cell 'UDP_Stack_Module_u1/Data_2to1_ICMP_UDP/FIFO_8X256_U0_A'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_8X256/FIFO_8X256/FIFO_8X256_in_context.xdc] for cell 'UDP_Stack_Module_u1/Data_2to1_ICMP_UDP/FIFO_8X256_U0_B'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_8X256/FIFO_8X256/FIFO_8X256_in_context.xdc] for cell 'UDP_Stack_Module_u1/Data_2to1_ICMP_UDP/FIFO_8X256_U0_B'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_8X256/FIFO_8X256/FIFO_8X256_in_context.xdc] for cell 'UDP_Stack_Module_u1/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_A'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_8X256/FIFO_8X256/FIFO_8X256_in_context.xdc] for cell 'UDP_Stack_Module_u1/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_A'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_8X256/FIFO_8X256/FIFO_8X256_in_context.xdc] for cell 'UDP_Stack_Module_u1/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_B'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_8X256/FIFO_8X256/FIFO_8X256_in_context.xdc] for cell 'UDP_Stack_Module_u1/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_B'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_ASYNC_11_64/FIFO_ASYNC_11_64/FIFO_ASYNC_11_64_in_context.xdc] for cell 'GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_ASYNC_11_64/FIFO_ASYNC_11_64/FIFO_ASYNC_11_64_in_context.xdc] for cell 'GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_ASYNC_11_64/FIFO_ASYNC_11_64/FIFO_ASYNC_11_64_in_context.xdc] for cell 'GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_ASYNC_11_64/FIFO_ASYNC_11_64/FIFO_ASYNC_11_64_in_context.xdc] for cell 'GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_ASYNC_11_64/FIFO_ASYNC_11_64/FIFO_ASYNC_11_64_in_context.xdc] for cell 'GMII2RGMII_Drive_u1/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_ASYNC_11_64/FIFO_ASYNC_11_64/FIFO_ASYNC_11_64_in_context.xdc] for cell 'GMII2RGMII_Drive_u1/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_ASYNC_11_64/FIFO_ASYNC_11_64/FIFO_ASYNC_11_64_in_context.xdc] for cell 'GMII2RGMII_Drive_u1/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_ASYNC_11_64/FIFO_ASYNC_11_64/FIFO_ASYNC_11_64_in_context.xdc] for cell 'GMII2RGMII_Drive_u1/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_32X16/FIFO_32X16/FIFO_32X16_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_32X16_A'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_32X16/FIFO_32X16/FIFO_32X16_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_32X16_A'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_32X16/FIFO_32X16/FIFO_32X16_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_32X16_B'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_32X16/FIFO_32X16/FIFO_32X16_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_32X16_B'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_32X16/FIFO_32X16/FIFO_32X16_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_32X16_A'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_32X16/FIFO_32X16/FIFO_32X16_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_32X16_A'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_32X16/FIFO_32X16/FIFO_32X16_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_32X16_B'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_32X16/FIFO_32X16/FIFO_32X16_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_32X16_B'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_32X16/FIFO_32X16/FIFO_32X16_in_context.xdc] for cell 'UDP_Stack_Module_u1/Data_2to1_ICMP_UDP/FIFO_32X16_A'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_32X16/FIFO_32X16/FIFO_32X16_in_context.xdc] for cell 'UDP_Stack_Module_u1/Data_2to1_ICMP_UDP/FIFO_32X16_A'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_32X16/FIFO_32X16/FIFO_32X16_in_context.xdc] for cell 'UDP_Stack_Module_u1/Data_2to1_ICMP_UDP/FIFO_32X16_B'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_32X16/FIFO_32X16/FIFO_32X16_in_context.xdc] for cell 'UDP_Stack_Module_u1/Data_2to1_ICMP_UDP/FIFO_32X16_B'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_32X16/FIFO_32X16/FIFO_32X16_in_context.xdc] for cell 'UDP_Stack_Module_u1/Data_2to1_ARP_IP_U0/FIFO_32X16_A'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_32X16/FIFO_32X16/FIFO_32X16_in_context.xdc] for cell 'UDP_Stack_Module_u1/Data_2to1_ARP_IP_U0/FIFO_32X16_A'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_32X16/FIFO_32X16/FIFO_32X16_in_context.xdc] for cell 'UDP_Stack_Module_u1/Data_2to1_ARP_IP_U0/FIFO_32X16_B'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_32X16/FIFO_32X16/FIFO_32X16_in_context.xdc] for cell 'UDP_Stack_Module_u1/Data_2to1_ARP_IP_U0/FIFO_32X16_B'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_MAC_8X64/FIFO_MAC_8X64/FIFO_MAC_8X64_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_UDP_u0/UDP_tx_u0/FIFO_UDP_8X64_U0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_MAC_8X64/FIFO_MAC_8X64/FIFO_MAC_8X64_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_UDP_u0/UDP_tx_u0/FIFO_UDP_8X64_U0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_MAC_8X64/FIFO_MAC_8X64/FIFO_MAC_8X64_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/FIFO_IP_8X64_U0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_MAC_8X64/FIFO_MAC_8X64/FIFO_MAC_8X64_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/FIFO_IP_8X64_U0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_MAC_8X64/FIFO_MAC_8X64/FIFO_MAC_8X64_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_MAC_8X1024_U0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_MAC_8X64/FIFO_MAC_8X64/FIFO_MAC_8X64_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_MAC_8X1024_U0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_MAC_8X64/FIFO_MAC_8X64/FIFO_MAC_8X64_in_context.xdc] for cell 'UDP_Stack_Module_u1/Ethernet_UDP_u0/UDP_tx_u0/FIFO_UDP_8X64_U0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_MAC_8X64/FIFO_MAC_8X64/FIFO_MAC_8X64_in_context.xdc] for cell 'UDP_Stack_Module_u1/Ethernet_UDP_u0/UDP_tx_u0/FIFO_UDP_8X64_U0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_MAC_8X64/FIFO_MAC_8X64/FIFO_MAC_8X64_in_context.xdc] for cell 'UDP_Stack_Module_u1/Ethernet_IP_u0/IP_tx_u0/FIFO_IP_8X64_U0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_MAC_8X64/FIFO_MAC_8X64/FIFO_MAC_8X64_in_context.xdc] for cell 'UDP_Stack_Module_u1/Ethernet_IP_u0/IP_tx_u0/FIFO_IP_8X64_U0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_MAC_8X64/FIFO_MAC_8X64/FIFO_MAC_8X64_in_context.xdc] for cell 'UDP_Stack_Module_u1/Ethernet_MAC_u0/MAC_tx_u0/FIFO_MAC_8X1024_U0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_MAC_8X64/FIFO_MAC_8X64/FIFO_MAC_8X64_in_context.xdc] for cell 'UDP_Stack_Module_u1/Ethernet_MAC_u0/MAC_tx_u0/FIFO_MAC_8X1024_U0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_MAC_8X64/FIFO_MAC_8X64/FIFO_MAC_8X64_in_context.xdc] for cell 'AXI_Master_Drive_u0/FIFO_MAC_8X64_u0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_MAC_8X64/FIFO_MAC_8X64/FIFO_MAC_8X64_in_context.xdc] for cell 'AXI_Master_Drive_u0/FIFO_MAC_8X64_u0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/RAM_8_1600/RAM_8_1600/RAM_8_1600_in_context.xdc] for cell 'GMII2RGMII_Drive_u0/RGMII_RAM_u0/RAM_8_1600_U0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/RAM_8_1600/RAM_8_1600/RAM_8_1600_in_context.xdc] for cell 'GMII2RGMII_Drive_u0/RGMII_RAM_u0/RAM_8_1600_U0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/RAM_8_1600/RAM_8_1600/RAM_8_1600_in_context.xdc] for cell 'GMII2RGMII_Drive_u0/RGMII_RAM_u0/RAM_8_1600_tx_U0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/RAM_8_1600/RAM_8_1600/RAM_8_1600_in_context.xdc] for cell 'GMII2RGMII_Drive_u0/RGMII_RAM_u0/RAM_8_1600_tx_U0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/RAM_8_1600/RAM_8_1600/RAM_8_1600_in_context.xdc] for cell 'GMII2RGMII_Drive_u1/RGMII_RAM_u0/RAM_8_1600_U0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/RAM_8_1600/RAM_8_1600/RAM_8_1600_in_context.xdc] for cell 'GMII2RGMII_Drive_u1/RGMII_RAM_u0/RAM_8_1600_U0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/RAM_8_1600/RAM_8_1600/RAM_8_1600_in_context.xdc] for cell 'GMII2RGMII_Drive_u1/RGMII_RAM_u0/RAM_8_1600_tx_U0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/RAM_8_1600/RAM_8_1600/RAM_8_1600_in_context.xdc] for cell 'GMII2RGMII_Drive_u1/RGMII_RAM_u0/RAM_8_1600_tx_U0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/RAM_MAC/RAM_MAC/RAM_MAC_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/RAM_MAC_U0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/RAM_MAC/RAM_MAC/RAM_MAC_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/RAM_MAC_U0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/RAM_MAC/RAM_MAC/RAM_MAC_in_context.xdc] for cell 'UDP_Stack_Module_u1/Ethernet_ARP_u0/ARP_Table_u0/RAM_MAC_U0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/RAM_MAC/RAM_MAC/RAM_MAC_in_context.xdc] for cell 'UDP_Stack_Module_u1/Ethernet_ARP_u0/ARP_Table_u0/RAM_MAC_U0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/RAM_IP/RAM_IP/RAM_IP_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/RAM_IP_U0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/RAM_IP/RAM_IP/RAM_IP_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/RAM_IP_U0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/RAM_IP/RAM_IP/RAM_IP_in_context.xdc] for cell 'UDP_Stack_Module_u1/Ethernet_ARP_u0/ARP_Table_u0/RAM_IP_U0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/RAM_IP/RAM_IP/RAM_IP_in_context.xdc] for cell 'UDP_Stack_Module_u1/Ethernet_ARP_u0/ARP_Table_u0/RAM_IP_U0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/RAM_8x1500_TrueDual/RAM_8x1500_TrueDual/RAM_8_1600_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/RAM_8x1500_TrueDual_u0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/RAM_8x1500_TrueDual/RAM_8x1500_TrueDual/RAM_8_1600_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/RAM_8x1500_TrueDual_u0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/RAM_8x1500_TrueDual/RAM_8x1500_TrueDual/RAM_8_1600_in_context.xdc] for cell 'UDP_Stack_Module_u1/Ethernet_MAC_u0/CRC_Data_Pro_u0/RAM_8x1500_TrueDual_u0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/RAM_8x1500_TrueDual/RAM_8x1500_TrueDual/RAM_8_1600_in_context.xdc] for cell 'UDP_Stack_Module_u1/Ethernet_MAC_u0/CRC_Data_Pro_u0/RAM_8x1500_TrueDual_u0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_16X64/FIFO_16X64/FIFO_16X64_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_16X64/FIFO_16X64/FIFO_16X64_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_16X64/FIFO_16X64/FIFO_16X64_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_16X64_U1'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_16X64/FIFO_16X64/FIFO_16X64_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_16X64_U1'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_16X64/FIFO_16X64/FIFO_16X64_in_context.xdc] for cell 'UDP_Stack_Module_u1/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_16X64/FIFO_16X64/FIFO_16X64_in_context.xdc] for cell 'UDP_Stack_Module_u1/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_16X64/FIFO_16X64/FIFO_16X64_in_context.xdc] for cell 'UDP_Stack_Module_u1/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_16X64_U1'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_16X64/FIFO_16X64/FIFO_16X64_in_context.xdc] for cell 'UDP_Stack_Module_u1/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_16X64_U1'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_16X64/FIFO_16X64/FIFO_16X64_in_context.xdc] for cell 'UDP_Type_Gether_u0/FIFO_16X64_LEN_u0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_16X64/FIFO_16X64/FIFO_16X64_in_context.xdc] for cell 'UDP_Type_Gether_u0/FIFO_16X64_LEN_u0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_16X64/FIFO_16X64/FIFO_16X64_in_context.xdc] for cell 'UDP_Type_Gether_u0/FIFO_16X64_LEN_0_u0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_16X64/FIFO_16X64/FIFO_16X64_in_context.xdc] for cell 'UDP_Type_Gether_u0/FIFO_16X64_LEN_0_u0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_16X64/FIFO_16X64/FIFO_16X64_in_context.xdc] for cell 'UDP_Type_Gether_u0/FIFO_16X64_LEN_sm3_u0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_16X64/FIFO_16X64/FIFO_16X64_in_context.xdc] for cell 'UDP_Type_Gether_u0/FIFO_16X64_LEN_sm3_u0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_11X64/FIFO_11X64/FIFO_11X64_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_11X64_U0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_11X64/FIFO_11X64/FIFO_11X64_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_11X64_U0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_11X64/FIFO_11X64/FIFO_11X64_in_context.xdc] for cell 'UDP_Stack_Module_u1/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_11X64_U0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/udp/FIFO_11X64/FIFO_11X64/FIFO_11X64_in_context.xdc] for cell 'UDP_Stack_Module_u1/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_11X64_U0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X16/FIFO_8X16/FIFO_8X16_in_context.xdc] for cell 'logic_top_u0/FIFO_8X16_IIC'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X16/FIFO_8X16/FIFO_8X16_in_context.xdc] for cell 'logic_top_u0/FIFO_8X16_IIC'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X16/FIFO_8X16/FIFO_8X16_in_context.xdc] for cell 'logic_top_u0/FIFO_8X16_SPI'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X16/FIFO_8X16/FIFO_8X16_in_context.xdc] for cell 'logic_top_u0/FIFO_8X16_SPI'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X16/FIFO_8X16/FIFO_8X16_in_context.xdc] for cell 'logic_top_u0/FIFO_8X16_UART'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X16/FIFO_8X16/FIFO_8X16_in_context.xdc] for cell 'logic_top_u0/FIFO_8X16_UART'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X16/FIFO_8X16/FIFO_8X16_in_context.xdc] for cell 'UDP_Type_Gether_u0/FIFO_8X16_sm3_U0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X16/FIFO_8X16/FIFO_8X16_in_context.xdc] for cell 'UDP_Type_Gether_u0/FIFO_8X16_sm3_U0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X1024/FIFO_8X1024/FIFO_8X1024_in_context.xdc] for cell 'UDP_Type_Gether_u0/FIFO_8X1024_AD_U0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X1024/FIFO_8X1024/FIFO_8X1024_in_context.xdc] for cell 'UDP_Type_Gether_u0/FIFO_8X1024_AD_U0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X1024/FIFO_8X1024/FIFO_8X1024_in_context.xdc] for cell 'UDP_Type_Gether_u0/FIFO_8X1024_0_U0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X1024/FIFO_8X1024/FIFO_8X1024_in_context.xdc] for cell 'UDP_Type_Gether_u0/FIFO_8X1024_0_U0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X1024/FIFO_8X1024/FIFO_8X1024_in_context.xdc] for cell 'scope_UDP_Packet_u0/FIFO_8X1024_u0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X1024/FIFO_8X1024/FIFO_8X1024_in_context.xdc] for cell 'scope_UDP_Packet_u0/FIFO_8X1024_u0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X2048/FIFO_8X2048/FIFO_8X2048_in_context.xdc] for cell 'uart_tx_dma_u0/FIFO_8X2048_U0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X2048/FIFO_8X2048/FIFO_8X2048_in_context.xdc] for cell 'uart_tx_dma_u0/FIFO_8X2048_U0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X2048/FIFO_8X2048/FIFO_8X2048_in_context.xdc] for cell 'AXI_Master_Drive_u0/FIFO_8X2048_u0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X2048/FIFO_8X2048/FIFO_8X2048_in_context.xdc] for cell 'AXI_Master_Drive_u0/FIFO_8X2048_u0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_32X512/FIFO_32X512/FIFO_32X512_in_context.xdc] for cell 'DDR_Ctrl_u0/FIFO_32X512_U0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_32X512/FIFO_32X512/FIFO_32X512_in_context.xdc] for cell 'DDR_Ctrl_u0/FIFO_32X512_U0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_32to16_512/FIFO_32to16_512/FIFO_32to16_512_in_context.xdc] for cell 'DDR_Ctrl_u0/FIFO_16X1024_u0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_32to16_512/FIFO_32to16_512/FIFO_32to16_512_in_context.xdc] for cell 'DDR_Ctrl_u0/FIFO_16X1024_u0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_32to16_512/FIFO_32to16_512/FIFO_32to16_512_in_context.xdc] for cell 'DDR_Ctrl_u0/FIFO_16X1024_u1'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_32to16_512/FIFO_32to16_512/FIFO_32to16_512_in_context.xdc] for cell 'DDR_Ctrl_u0/FIFO_16X1024_u1'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/BRAM_8X1024/BRAM_8X1024/BRAM_8X1024_in_context.xdc] for cell 'Updata_TOP_u0/Updata_Ctrl_u0/BRAM_8X1024_U0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/BRAM_8X1024/BRAM_8X1024/BRAM_8X1024_in_context.xdc] for cell 'Updata_TOP_u0/Updata_Ctrl_u0/BRAM_8X1024_U0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X2048_2CLK/FIFO_8X2048_2CLK/FIFO_8X2048_2CLK_in_context.xdc] for cell 'cdc_logic_2_udma/FIFO_8X8192_2CLK_DATA'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X2048_2CLK/FIFO_8X2048_2CLK/FIFO_8X2048_2CLK_in_context.xdc] for cell 'cdc_logic_2_udma/FIFO_8X8192_2CLK_DATA'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X2048_2CLK/FIFO_8X2048_2CLK/FIFO_8X2048_2CLK_in_context.xdc] for cell 'cdc_scope_2_gether/FIFO_8X8192_2CLK_DATA'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X2048_2CLK/FIFO_8X2048_2CLK/FIFO_8X2048_2CLK_in_context.xdc] for cell 'cdc_scope_2_gether/FIFO_8X8192_2CLK_DATA'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X2048_2CLK/FIFO_8X2048_2CLK/FIFO_8X2048_2CLK_in_context.xdc] for cell 'AXIS_BUF_2CLK_updata_u0/FIFO_8X8192_2CLK_DATA'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X2048_2CLK/FIFO_8X2048_2CLK/FIFO_8X2048_2CLK_in_context.xdc] for cell 'AXIS_BUF_2CLK_updata_u0/FIFO_8X8192_2CLK_DATA'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X2048_2CLK/FIFO_8X2048_2CLK/FIFO_8X2048_2CLK_in_context.xdc] for cell 'AXIS_BUF_2CLK_updata_u1/FIFO_8X8192_2CLK_DATA'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X2048_2CLK/FIFO_8X2048_2CLK/FIFO_8X2048_2CLK_in_context.xdc] for cell 'AXIS_BUF_2CLK_updata_u1/FIFO_8X8192_2CLK_DATA'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X2048_2CLK/FIFO_8X2048_2CLK/FIFO_8X2048_2CLK_in_context.xdc] for cell 'cdc_sfp_2_gether/FIFO_8X8192_2CLK_DATA'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_8X2048_2CLK/FIFO_8X2048_2CLK/FIFO_8X2048_2CLK_in_context.xdc] for cell 'cdc_sfp_2_gether/FIFO_8X8192_2CLK_DATA'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_10X128/FIFO_10X128/FIFO_10X128_in_context.xdc] for cell 'uart_rx_dma_u0/FIFO_10X128_u0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/FIFO_10X128/FIFO_10X128/FIFO_10X128_in_context.xdc] for cell 'uart_rx_dma_u0/FIFO_10X128_u0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/aurora_8b10b_0_in_context.xdc] for cell 'aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/aurora_8b10b_0_in_context.xdc] for cell 'aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/aurora_8b10b_0_in_context.xdc] for cell 'aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/aurora_8b10b_0_in_context.xdc] for cell 'aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0'
Parsing XDC File [E:/a000_real_side/logic_eth/project_1/project_1.srcs/constrs_1/new/sm.xdc]
Finished Parsing XDC File [E:/a000_real_side/logic_eth/project_1/project_1.srcs/constrs_1/new/sm.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/a000_real_side/logic_eth/project_1/project_1.srcs/constrs_1/new/sm.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1384.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.631 . Memory (MB): peak = 1384.965 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'AXIS_BUF_2CLK_updata_u0/FIFO_16X16_2CLK_LEN' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'AXIS_BUF_2CLK_updata_u0/FIFO_8X8192_2CLK_DATA' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'AXIS_BUF_2CLK_updata_u1/FIFO_16X16_2CLK_LEN' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'AXIS_BUF_2CLK_updata_u1/FIFO_8X8192_2CLK_DATA' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'AXI_Master_Drive_u0/FIFO_8X2048_u0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'AXI_Master_Drive_u0/FIFO_MAC_8X64_u0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'GMII2RGMII_Drive_u0/RGMII_RAM_u0/RAM_8_1600_U0' at clock pin 'clkb' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'GMII2RGMII_Drive_u0/RGMII_RAM_u0/RAM_8_1600_tx_U0' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GMII2RGMII_Drive_u1/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GMII2RGMII_Drive_u1/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'GMII2RGMII_Drive_u1/RGMII_RAM_u0/RAM_8_1600_U0' at clock pin 'clkb' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'GMII2RGMII_Drive_u1/RGMII_RAM_u0/RAM_8_1600_tx_U0' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_32X16_A' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_32X16_B' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_A' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_B' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_32X16_A' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_32X16_B' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_8X256_U0_A' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_8X256_U0_B' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/RAM_IP_U0' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/RAM_MAC_U0' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/FIFO_IP_8X64_U0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_11X64_U0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_16X64_U1' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/RAM_8x1500_TrueDual_u0' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_MAC_8X1024_U0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Ethernet_UDP_u0/UDP_tx_u0/FIFO_UDP_8X64_U0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u1/Data_2to1_ARP_IP_U0/FIFO_32X16_A' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u1/Data_2to1_ARP_IP_U0/FIFO_32X16_B' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u1/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_A' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u1/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_B' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u1/Data_2to1_ICMP_UDP/FIFO_32X16_A' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u1/Data_2to1_ICMP_UDP/FIFO_32X16_B' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u1/Data_2to1_ICMP_UDP/FIFO_8X256_U0_A' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u1/Data_2to1_ICMP_UDP/FIFO_8X256_U0_B' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u1/Ethernet_ARP_u0/ARP_Table_u0/RAM_IP_U0' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u1/Ethernet_ARP_u0/ARP_Table_u0/RAM_MAC_U0' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u1/Ethernet_IP_u0/IP_tx_u0/FIFO_IP_8X64_U0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u1/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_11X64_U0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u1/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_16X64_U1' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u1/Ethernet_MAC_u0/CRC_Data_Pro_u0/RAM_8x1500_TrueDual_u0' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u1/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u1/Ethernet_MAC_u0/MAC_tx_u0/FIFO_MAC_8X1024_U0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u1/Ethernet_UDP_u0/UDP_tx_u0/FIFO_UDP_8X64_U0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Type_Gether_u0/FIFO_16X64_LEN_0_u0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Type_Gether_u0/FIFO_16X64_LEN_sm3_u0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Type_Gether_u0/FIFO_16X64_LEN_u0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Type_Gether_u0/FIFO_8X1024_0_U0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Type_Gether_u0/FIFO_8X1024_AD_U0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Type_Gether_u0/FIFO_8X16_sm3_U0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'cdc_scope_2_gether/FIFO_16X16_2CLK_LEN' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'cdc_scope_2_gether/FIFO_8X8192_2CLK_DATA' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'cdc_sfp_2_gether/FIFO_16X16_2CLK_LEN' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'cdc_sfp_2_gether/FIFO_8X8192_2CLK_DATA' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'cdc_spilt_2_scope_0/FIFO_16X16_2CLK_DATA' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'cdc_spilt_2_scope_0/FIFO_16X16_2CLK_LEN' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_wrapper_u0/design_1_i/smartconnect_0' at clock pin 'aclk1' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:38 . Memory (MB): peak = 1384.965 ; gain = 646.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:38 . Memory (MB): peak = 1384.965 ; gain = 646.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[0]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[0]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[10]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[10]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[11]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[11]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[12]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[12]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[13]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[13]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[1]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[1]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[2]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[2]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[3]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[3]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[4]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[4]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[5]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[5]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[6]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[6]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[7]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[7]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[8]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[8]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[9]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[9]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ba[0]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ba[0]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ba[1]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ba[1]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ba[2]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ba[2]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_cas_n. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_cas_n. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ck_n[0]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ck_n[0]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ck_p[0]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ck_p[0]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_cke[0]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_cke[0]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_cs_n[0]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_cs_n[0]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dm[0]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dm[0]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dm[1]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dm[1]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dm[2]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dm[2]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dm[3]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dm[3]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[0]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[0]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[10]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[10]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[11]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[11]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[12]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[12]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[13]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[13]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[14]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[14]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[15]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[15]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[16]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[16]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[17]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[17]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[18]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[18]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[19]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[19]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[1]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[1]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[20]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[20]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[21]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[21]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[22]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[22]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[23]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[23]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[24]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[24]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[25]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[25]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[26]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[26]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[27]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[27]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[28]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[28]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[29]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[29]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[2]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[2]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[30]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[30]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[31]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[31]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[3]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[3]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[4]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[4]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[5]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[5]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[6]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[6]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[7]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[7]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[8]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[8]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[9]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[9]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_n[0]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_n[0]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_n[1]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_n[1]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_n[2]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_n[2]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_n[3]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_n[3]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_p[0]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_p[0]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_p[1]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_p[1]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_p[2]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_p[2]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_p[3]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_p[3]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_odt[0]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_odt[0]. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ras_n. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ras_n. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_reset_n. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_reset_n. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_we_n. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_we_n. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for i_clk. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/mmcm/mmcm/mmcm_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_clk. (constraint file  e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/mmcm/mmcm/mmcm_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for design_1_wrapper_u0/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_u0/design_1_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_u0/design_1_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_u0/design_1_i/smartconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dds_single_channel_top_u0/dds_drive_u0/rom_sin_256_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dds_single_channel_top_u1/dds_drive_u0/rom_sin_256_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for logic_top_u0/ASYNC_FIFO_1X16_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for flash_drive/flash_ctrl_u0/FLASH_CTRL_FIFO_DATA_READ_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for flash_drive_updata_u0/flash_ctrl_u0/FLASH_CTRL_FIFO_DATA_READ_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for flash_drive/flash_ctrl_u0/FLASH_CTRL_FIFO_DATA_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for flash_drive_updata_u0/flash_ctrl_u0/FLASH_CTRL_FIFO_DATA_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mmcm_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_logic/FIFO_16X16_2CLK_DATA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_dds1_1/FIFO_16X16_2CLK_DATA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_dds1_2/FIFO_16X16_2CLK_DATA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_dds1_22/FIFO_16X16_2CLK_DATA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_dds1_3/FIFO_16X16_2CLK_DATA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_dds1_4/FIFO_16X16_2CLK_DATA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_dds1_5/FIFO_16X16_2CLK_DATA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_dds1_6/FIFO_16X16_2CLK_DATA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_dds2_1/FIFO_16X16_2CLK_DATA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_dds2_2/FIFO_16X16_2CLK_DATA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_dds2_22/FIFO_16X16_2CLK_DATA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_dds2_3/FIFO_16X16_2CLK_DATA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_dds2_4/FIFO_16X16_2CLK_DATA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_dds2_5/FIFO_16X16_2CLK_DATA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_dds2_6/FIFO_16X16_2CLK_DATA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_spilt_2_scope_0/FIFO_16X16_2CLK_DATA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_logic_2_udma/FIFO_16X16_2CLK_LEN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_logic/FIFO_16X16_2CLK_LEN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_dds1_1/FIFO_16X16_2CLK_LEN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_dds1_2/FIFO_16X16_2CLK_LEN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_dds1_22/FIFO_16X16_2CLK_LEN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_dds1_3/FIFO_16X16_2CLK_LEN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_dds1_4/FIFO_16X16_2CLK_LEN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_dds1_5/FIFO_16X16_2CLK_LEN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_dds1_6/FIFO_16X16_2CLK_LEN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_dds2_1/FIFO_16X16_2CLK_LEN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_dds2_2/FIFO_16X16_2CLK_LEN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_dds2_22/FIFO_16X16_2CLK_LEN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_dds2_3/FIFO_16X16_2CLK_LEN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_dds2_4/FIFO_16X16_2CLK_LEN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_dds2_5/FIFO_16X16_2CLK_LEN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_udma_2_dds2_6/FIFO_16X16_2CLK_LEN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_spilt_2_scope_0/FIFO_16X16_2CLK_LEN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_scope_2_gether/FIFO_16X16_2CLK_LEN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AXIS_BUF_2CLK_updata_u0/FIFO_16X16_2CLK_LEN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AXIS_BUF_2CLK_updata_u1/FIFO_16X16_2CLK_LEN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_sfp_2_gether/FIFO_16X16_2CLK_LEN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mmcm_125_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_8X256_U0_A. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_A. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u1/Data_2to1_ICMP_UDP/FIFO_8X256_U0_A. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u1/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_A. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_8X256_U0_B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u1/Data_2to1_ICMP_UDP/FIFO_8X256_U0_B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u1/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for GMII2RGMII_Drive_u1/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for GMII2RGMII_Drive_u1/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_32X16_A. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_32X16_A. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u1/Data_2to1_ICMP_UDP/FIFO_32X16_A. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u1/Data_2to1_ARP_IP_U0/FIFO_32X16_A. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_32X16_B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_32X16_B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u1/Data_2to1_ICMP_UDP/FIFO_32X16_B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u1/Data_2to1_ARP_IP_U0/FIFO_32X16_B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/FIFO_IP_8X64_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u1/Ethernet_IP_u0/IP_tx_u0/FIFO_IP_8X64_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_MAC_8X1024_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u1/Ethernet_MAC_u0/MAC_tx_u0/FIFO_MAC_8X1024_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AXI_Master_Drive_u0/FIFO_MAC_8X64_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Ethernet_UDP_u0/UDP_tx_u0/FIFO_UDP_8X64_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u1/Ethernet_UDP_u0/UDP_tx_u0/FIFO_UDP_8X64_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for GMII2RGMII_Drive_u0/RGMII_RAM_u0/RAM_8_1600_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for GMII2RGMII_Drive_u1/RGMII_RAM_u0/RAM_8_1600_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for GMII2RGMII_Drive_u0/RGMII_RAM_u0/RAM_8_1600_tx_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for GMII2RGMII_Drive_u1/RGMII_RAM_u0/RAM_8_1600_tx_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/RAM_MAC_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u1/Ethernet_ARP_u0/ARP_Table_u0/RAM_MAC_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/RAM_IP_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u1/Ethernet_ARP_u0/ARP_Table_u0/RAM_IP_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/RAM_8x1500_TrueDual_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u1/Ethernet_MAC_u0/CRC_Data_Pro_u0/RAM_8x1500_TrueDual_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u1/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Type_Gether_u0/FIFO_16X64_LEN_0_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Type_Gether_u0/FIFO_16X64_LEN_sm3_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Type_Gether_u0/FIFO_16X64_LEN_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_16X64_U1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u1/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_16X64_U1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_11X64_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u1/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_11X64_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for logic_top_u0/FIFO_8X16_IIC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for logic_top_u0/FIFO_8X16_SPI. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for logic_top_u0/FIFO_8X16_UART. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Type_Gether_u0/FIFO_8X16_sm3_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Type_Gether_u0/FIFO_8X1024_0_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Type_Gether_u0/FIFO_8X1024_AD_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for scope_UDP_Packet_u0/FIFO_8X1024_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart_tx_dma_u0/FIFO_8X2048_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AXI_Master_Drive_u0/FIFO_8X2048_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DDR_Ctrl_u0/FIFO_32X512_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DDR_Ctrl_u0/FIFO_16X1024_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DDR_Ctrl_u0/FIFO_16X1024_u1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Updata_TOP_u0/Updata_Ctrl_u0/BRAM_8X1024_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_logic_2_udma/FIFO_8X8192_2CLK_DATA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_scope_2_gether/FIFO_8X8192_2CLK_DATA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AXIS_BUF_2CLK_updata_u0/FIFO_8X8192_2CLK_DATA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AXIS_BUF_2CLK_updata_u1/FIFO_8X8192_2CLK_DATA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cdc_sfp_2_gether/FIFO_8X8192_2CLK_DATA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart_rx_dma_u0/FIFO_10X128_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:39 . Memory (MB): peak = 1384.965 ; gain = 646.566
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_adaptive_baud_rate.v:495]
INFO: [Synth 8-5546] ROM "r_frame_pos" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_frame_pos" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ro_dds1_type_vld_reg' into 'ro_dds1_run_vld_reg' [E:/a000_real_side/logic_eth/src/bus/uart_type_spilt.v:139]
INFO: [Synth 8-4471] merging register 'ro_dds2_type_vld_reg' into 'ro_dds2_run_vld_reg' [E:/a000_real_side/logic_eth/src/bus/uart_type_spilt.v:156]
INFO: [Synth 8-802] inferred FSM for state register 'r_st_current_reg' in module 'flash_ctrl__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'r_st_current_reg' in module 'iic_drive'
INFO: [Synth 8-4471] merging register 'ro_fifo_read_reg' into 'r_sam_vld_pos_reg' [E:/a000_real_side/logic_eth/src/logic/sample_data_gen.v:91]
INFO: [Synth 8-4471] merging register 'r_detect_vld_run_reg' into 'ro_sam_data_vld_reg' [E:/a000_real_side/logic_eth/src/logic/sample_data_gen.v:96]
INFO: [Synth 8-802] inferred FSM for state register 'r_st_current_reg' in module 'ARP_Table__xdcDup__1'
INFO: [Synth 8-4471] merging register 'ro_icmp_len_reg[15:0]' into 'ro_udp_len_reg[15:0]' [E:/a000_real_side/logic_eth/src/UDP/IP_rx.v:95]
INFO: [Synth 8-4471] merging register 'r_ram_we_A_reg' into 'r_ram_en_A_reg' [E:/a000_real_side/logic_eth/src/UDP/CRC_Data_Pro.v:91]
INFO: [Synth 8-4471] merging register 'ri_per_valid_1d_reg' into 'r_ram_en_A_reg' [E:/a000_real_side/logic_eth/src/UDP/CRC_Data_Pro.v:170]
INFO: [Synth 8-802] inferred FSM for state register 'r_st_current_reg' in module 'ARP_Table'
INFO: [Synth 8-4471] merging register 'r_ram_we_A_reg' into 'r_ram_en_A_reg' [E:/a000_real_side/logic_eth/src/UDP/CRC_Data_Pro.v:91]
INFO: [Synth 8-4471] merging register 'ri_per_valid_1d_reg' into 'r_ram_en_A_reg' [E:/a000_real_side/logic_eth/src/UDP/CRC_Data_Pro.v:170]
INFO: [Synth 8-4471] merging register 'ro_trigger_mode_vld_reg' into 'ro_trigger_coupling_vld_reg' [E:/a000_real_side/logic_eth/src/UDP_Type_Spilt.v:116]
INFO: [Synth 8-4471] merging register 'ro_uart_min_b_vld_reg' into 'ro_uart_max_b_vld_reg' [E:/a000_real_side/logic_eth/src/UDP_Type_Spilt.v:135]
INFO: [Synth 8-5546] ROM "ro_show_ad_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'r_st_current_reg' in module 'flash_ctrl'
INFO: [Synth 8-5544] ROM "r_s_Box" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_st_current_reg' in module 'Updata_Ctrl'
INFO: [Synth 8-4471] merging register 'ro_m_axi_awlock_reg[0:0]' into 'ro_m_axi_awid_reg[0:0]' [E:/a000_real_side/logic_eth/src/ddr_ctrl/AXI_Master_Drive.v:163]
INFO: [Synth 8-4471] merging register 'ro_m_axi_arlock_reg[0:0]' into 'ro_m_axi_arid_reg[0:0]' [E:/a000_real_side/logic_eth/src/ddr_ctrl/AXI_Master_Drive.v:178]
INFO: [Synth 8-802] inferred FSM for state register 'r_st_current_reg' in module 'AXI_Master_Drive'
INFO: [Synth 8-4471] merging register 'r_fifo_dds1_rden_reg' into 'r_fifo_dds0_rden_reg' [E:/a000_real_side/logic_eth/src/ddr_ctrl/DDR_Ctrl.v:274]
INFO: [Synth 8-4471] merging register 'ro_dds1_valid_reg' into 'ro_dds0_valid_reg' [E:/a000_real_side/logic_eth/src/ddr_ctrl/DDR_Ctrl.v:231]
INFO: [Synth 8-4471] merging register 'ro_m_axi_arlock_reg[0:0]' into 'ro_m_axi_arid_reg[0:0]' [E:/a000_real_side/logic_eth/src/ddr_ctrl/DDR_Ctrl.v:216]
INFO: [Synth 8-802] inferred FSM for state register 'r_st_current_reg' in module 'DDR_Ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  P_IDLE |                      00000000001 |                         00000000
                   P_RUN |                      00000000010 |                         00000001
                 P_R_INS |                      00000000100 |                         00000101
                P_R_DATA |                      00000001000 |                         00000110
                  P_W_EN |                      00000010000 |                         00000010
                 P_W_INS |                      00000100000 |                         00000011
                P_W_DATA |                      00001000000 |                         00000100
                 P_CLEAR |                      00010000000 |                         00000111
                  P_BUSY |                      00100000000 |                         00001000
            P_BUSY_CHECK |                      01000000000 |                         00001001
             P_BUSY_WAIT |                      10000000000 |                         00001010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_st_current_reg' using encoding 'one-hot' in module 'flash_ctrl__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               P_ST_IDLE |                      10000000000 |                         00000000
              P_ST_START |                      01000000000 |                         00000001
              P_ST_UADDR |                      00001000000 |                         00000010
               P_ST_READ |                      00010000000 |                         00000111
             P_ST_DADDR1 |                      00000010000 |                         00000011
             P_ST_DADDR2 |                      00000100000 |                         00000100
              P_ST_WRITE |                      00000001000 |                         00000101
               P_ST_WAIT |                      00000000100 |                         00001000
            P_ST_RESTART |                      00000000001 |                         00000110
               P_ST_STOP |                      00000000010 |                         00001001
              P_ST_EMPTY |                      00100000000 |                         00001010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_st_current_reg' using encoding 'one-hot' in module 'iic_drive'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               P_ST_IDLE |                            00001 |                         00000000
               P_ST_SEEK |                            10000 |                         00000001
                P_ST_MAC |                            00010 |                         00000100
           P_ST_UPDATA_S |                            01000 |                         00000010
             P_ST_UPDATA |                            00100 |                         00000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_st_current_reg' using encoding 'one-hot' in module 'ARP_Table__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               P_ST_IDLE |                            00001 |                         00000000
               P_ST_SEEK |                            10000 |                         00000001
                P_ST_MAC |                            00010 |                         00000100
           P_ST_UPDATA_S |                            01000 |                         00000010
             P_ST_UPDATA |                            00100 |                         00000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_st_current_reg' using encoding 'one-hot' in module 'ARP_Table'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  P_IDLE |                      00000000001 |                         00000000
                   P_RUN |                      00000000010 |                         00000001
                 P_R_INS |                      00000000100 |                         00000101
                P_R_DATA |                      00000001000 |                         00000110
                  P_W_EN |                      00000010000 |                         00000010
                 P_W_INS |                      00000100000 |                         00000011
                P_W_DATA |                      00001000000 |                         00000100
                 P_CLEAR |                      00010000000 |                         00000111
                  P_BUSY |                      00100000000 |                         00001000
            P_BUSY_CHECK |                      01000000000 |                         00001001
             P_BUSY_WAIT |                      10000000000 |                         00001010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_st_current_reg' using encoding 'one-hot' in module 'flash_ctrl'
INFO: [Synth 8-6159] Found Keep on FSM register 'r_st_current_reg' in module 'Updata_Ctrl', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               P_ST_IDLE |                         00000000 |                         00000000
           P_ST_4K_CHECK |                         00000001 |                         00000001
              P_ST_WRITE |                         00000011 |                         00000011
            P_ST_WRITE_W |                         00000100 |                         00000100
               P_ST_READ |                         00000101 |                         00000101
              P_ST_CHECK |                         00000110 |                         00000110
              P_ST_CLEAR |                         00000010 |                         00000010
            P_ST_WRITE_E |                         00000111 |                         00000111
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               P_ST_INIT |                              001 |                         00000000
               P_ST_IDLE |                              010 |                         00000001
              P_ST_WRITE |                              100 |                         00000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_st_current_reg' using encoding 'one-hot' in module 'AXI_Master_Drive'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               P_ST_INIT |                              001 |                         00000000
               P_ST_IDLE |                              010 |                         00000001
               P_ST_READ |                              100 |                         00000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_st_current_reg' using encoding 'one-hot' in module 'DDR_Ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:51 . Memory (MB): peak = 1384.965 ; gain = 646.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |dds_ctrl                               |           2|      5647|
|2     |dds_single_channel_top__xdcDup__1__GC0 |           1|      1254|
|3     |dds_single_channel_top__GC0            |           1|      1254|
|4     |RGMII_Tri__GC0                         |           1|        34|
|5     |RGMII_RAM__xdcDup__1                   |           1|      1111|
|6     |RGMII_RAM                              |           1|      1111|
|7     |Key_Extending                          |          32|      9854|
|8     |Round_Function                         |          32|      9256|
|9     |SM4_Decrypt__GC0                       |           1|     14599|
|10    |Updata_TOP__GC0                        |           1|      1809|
|11    |aurora_8b10b_0_CLOCK_MODULE__GC0       |           1|         7|
|12    |aurora_channel__xdcDup__1__GC0         |           1|        75|
|13    |aurora_channel__GC0                    |           1|        75|
|14    |aurora_module__GC0                     |           1|       227|
|15    |uart_adaptive_baud_rate                |           1|     28753|
|16    |top__GCB1                              |           1|      5636|
|17    |top__GCB2                              |           1|     19889|
|18    |top__GCB3                              |           1|     16651|
|19    |scope_top                              |           1|     17017|
|20    |top__GCB5                              |           1|      9860|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 76    
	   3 Input     32 Bit       Adders := 15    
	   2 Input     28 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   8 Input     19 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 10    
	   2 Input     16 Bit       Adders := 43    
	   3 Input     14 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 9     
	   2 Input     11 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 36    
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 128   
	   4 Input     32 Bit         XORs := 96    
	   6 Input     32 Bit         XORs := 32    
	   2 Input     12 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 52    
	   2 Input      1 Bit         XORs := 80    
	   3 Input      1 Bit         XORs := 40    
	   5 Input      1 Bit         XORs := 40    
	   6 Input      1 Bit         XORs := 28    
	   8 Input      1 Bit         XORs := 12    
	   7 Input      1 Bit         XORs := 12    
	   9 Input      1 Bit         XORs := 8     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 290   
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 18    
	               43 Bit    Registers := 2     
	               33 Bit    Registers := 16    
	               32 Bit    Registers := 359   
	               29 Bit    Registers := 3     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 4     
	               26 Bit    Registers := 4     
	               24 Bit    Registers := 6     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 179   
	               14 Bit    Registers := 12    
	               13 Bit    Registers := 7     
	               12 Bit    Registers := 23    
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 429   
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 25    
	                3 Bit    Registers := 25    
	                2 Bit    Registers := 34    
	                1 Bit    Registers := 1267  
+---Multipliers : 
	                27x48  Multipliers := 1     
	                 5x32  Multipliers := 2     
	                 4x32  Multipliers := 3     
	                 2x32  Multipliers := 1     
	                 3x32  Multipliers := 3     
+---Muxes : 
	  17 Input    128 Bit        Muxes := 256   
	   2 Input    128 Bit        Muxes := 31    
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 16    
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 69    
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 8     
	   2 Input     13 Bit        Muxes := 7     
	   5 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 17    
	   2 Input     11 Bit        Muxes := 43    
	   5 Input     11 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 3     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	  13 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 146   
	  16 Input      8 Bit        Muxes := 256   
	   7 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 3     
	  11 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 13    
	   3 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 36    
	  13 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 6     
	  11 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 58    
	   3 Input      3 Bit        Muxes := 9     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 24    
	   3 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 2     
	  15 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 25    
	   2 Input      1 Bit        Muxes := 471   
	   9 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	  49 Input      1 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module uart_adaptive_baud_rate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 18    
	   3 Input     32 Bit       Adders := 15    
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 16    
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               33 Bit    Registers := 16    
	               32 Bit    Registers := 22    
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---Multipliers : 
	                 5x32  Multipliers := 2     
	                 4x32  Multipliers := 3     
	                 2x32  Multipliers := 1     
	                 3x32  Multipliers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 3     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 43    
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 100   
	   9 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module dds_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               43 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module dds_tri_gen__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module dds_saw_gen__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module dds_squ_gen__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module LFSR_Gen__2 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 20    
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 12    
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
Module dds_drive__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module dds_tri_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module dds_saw_gen 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module dds_squ_gen 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module LFSR_Gen 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 20    
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 12    
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
Module dds_drive 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module RGMII_RAM__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module RGMII_Tri 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RGMII_RAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module adc_drive 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module comparer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module freq_measure 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Multipliers : 
	                27x48  Multipliers := 1     
Module timer_trigger_seek_peak 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module measure_max_min 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module timer_1s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module scope_data_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module scope_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module S_Box__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  17 Input    128 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
Module S_Box__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  17 Input    128 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
Module S_Box__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  17 Input    128 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
Module S_Box__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  17 Input    128 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
Module Key_Extending 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   4 Input     32 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module S_Box__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  17 Input    128 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
Module S_Box__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  17 Input    128 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
Module S_Box__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  17 Input    128 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
Module S_Box 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  17 Input    128 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
Module Round_Function 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input     32 Bit         XORs := 1     
	   4 Input     32 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 5     
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 4     
Module SM4_Decrypt 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 65    
	               32 Bit    Registers := 68    
	                1 Bit    Registers := 67    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 1     
Module Updata_Ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 1     
Module Updata_reply 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aurora_8b10b_0_cdc_sync_exdes__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module aurora_8b10b_0_SUPPORT_RESET_LOGIC__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module aurora_8b10b_0_cdc_sync_exdes 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module aurora_8b10b_0_SUPPORT_RESET_LOGIC 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module aurora_8b10b_0_gt_common_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
Module AXIS_BUF_2CLK_16X16__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AXIS_BUF_2CLK_16X16__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AXIS_BUF_2CLK_16X16__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AXIS_BUF_2CLK_16X16__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AXIS_BUF_2CLK_16X16__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AXIS_BUF_2CLK_16X16__xdcDup__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AXIS_BUF_2CLK_16X16__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AXIS_BUF_2CLK_16X16__xdcDup__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AXIS_BUF_2CLK_16X16__xdcDup__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AXIS_BUF_2CLK_16X16__xdcDup__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module uart_type_spilt 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module AXIS_BUF_2CLK_16X16__xdcDup__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AXIS_BUF_2CLK_16X16__xdcDup__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module DDR_Ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module UDP_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module UDP_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ICMP_tx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module ICMP_rx__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module Data_2to1__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module ARP_tx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ARP_Table__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 10    
Module ARP_rx__2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module Ethernet_ARP__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module IP_tx__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   8 Input     19 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module IP_rx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Data_2to1__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module CRC32_D8__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 10    
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 3     
	   9 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
Module MAC_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module mac_arp_ip_mux__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CRC_Data_Pro__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module CRC32_D8__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 10    
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 3     
	   9 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
Module MAC_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module UDP_Type_Spilt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module AXI_Master_Drive 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 1     
Module flash_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     13 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   3 Input      4 Bit        Muxes := 3     
	  11 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module spi_drive__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module AXIS_BUF_2CLK_8X2048__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module UDP_tx__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module UDP_rx__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ICMP_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module ICMP_rx 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module Data_2to1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module ARP_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ARP_Table 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 10    
Module ARP_rx 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module Ethernet_ARP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module IP_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   8 Input     19 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module IP_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Data_2to1__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module CRC32_D8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 10    
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 3     
	   9 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
Module MAC_tx__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module mac_arp_ip_mux 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CRC_Data_Pro 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module CRC32_D8__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 10    
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 3     
	   9 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
Module MAC_rx__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module UDP_Type_Gether 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module scope_UDP_Packet 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AXIS_BUF_2CLK_8X2048__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AXIS_BUF_2CLK_8X2048__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AXIS_BUF_2CLK_16X16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AXIS_BUF_2CLK_16X16__xdcDup__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AXIS_BUF_2CLK_8X2048 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AXIS_BUF_2CLK_16X16__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sample_clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module rst_gen_module__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sample_data_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module iic_stream_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module spi_stream_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module uart_stream_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module logic_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module AXIS_BUF_2CLK_16X16__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AXIS_BUF_2CLK_8X2048__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module iic_drive 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 11    
	   2 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  11 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module flash_ctrl__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     13 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   3 Input      4 Bit        Muxes := 3     
	  11 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module spi_drive 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module uart_tx_dma 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module uart_rx_dma 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module decoder_5B6B 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  49 Input      1 Bit        Muxes := 2     
Module decoder_3B4B 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 4     
	  15 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 3     
Module disp_check 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
	   9 Input      1 Bit        Muxes := 1     
Module invalid_code_check 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module decoder_8B10B 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module rst_gen_module__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module CLK_DIV_module__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rst_gen_module__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CLK_DIV_module__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module rst_gen_module__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rst_gen_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CLK_DIV_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP ro_pay_dds_data_mul0, operation Mode is: A*B.
DSP Report: operator ro_pay_dds_data_mul0 is absorbed into DSP ro_pay_dds_data_mul0.
INFO: [Synth 8-4471] merging register 'the_decoder_3B4B/dout_valid_reg' into 'the_decoder_5B6B/dout_valid_reg' [E:/a000_real_side/logic_eth/src/uart_adaptive/decoder_8B10B.v:189]
INFO: [Synth 8-4471] merging register 'din_valid_dly_reg' into 'the_decoder_5B6B/dout_valid_reg' [E:/a000_real_side/logic_eth/src/uart_adaptive/decoder_8B10B.v:82]
WARNING: [Synth 8-3917] design top has port o_sfp_dis[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port o_sfp_dis[0] driven by constant 1
WARNING: [Synth 8-3917] design top has port o_spi_wp_hold[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port o_spi_wp_hold[0] driven by constant 1
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/r_shift_frq_reg[1]' (FDCE) to 'dds_ctrl:/r_shift_frq_reg[26]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/r_shift_frq_reg[2]' (FDCE) to 'dds_ctrl:/r_shift_frq_reg[26]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/r_shift_frq_reg[3]' (FDCE) to 'dds_ctrl:/r_shift_frq_reg[26]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/r_shift_frq_reg[4]' (FDCE) to 'dds_ctrl:/r_shift_frq_reg[26]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/r_shift_frq_reg[5]' (FDCE) to 'dds_ctrl:/r_shift_frq_reg[26]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/r_shift_frq_reg[6]' (FDCE) to 'dds_ctrl:/r_shift_frq_reg[26]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/r_shift_frq_reg[7]' (FDCE) to 'dds_ctrl:/r_shift_frq_reg[26]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/r_shift_frq_reg[8]' (FDCE) to 'dds_ctrl:/r_shift_frq_reg[26]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/r_shift_frq_reg[9]' (FDCE) to 'dds_ctrl:/r_shift_frq_reg[26]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/r_shift_frq_reg[10]' (FDCE) to 'dds_ctrl:/r_shift_frq_reg[26]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/r_shift_frq_reg[11]' (FDCE) to 'dds_ctrl:/r_shift_frq_reg[26]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/r_shift_frq_reg[12]' (FDCE) to 'dds_ctrl:/r_shift_frq_reg[26]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/r_shift_frq_reg[13]' (FDCE) to 'dds_ctrl:/r_shift_frq_reg[26]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/r_shift_frq_reg[14]' (FDCE) to 'dds_ctrl:/r_shift_frq_reg[26]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/r_shift_frq_reg[15]' (FDCE) to 'dds_ctrl:/r_shift_frq_reg[26]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/r_shift_frq_reg[16]' (FDCE) to 'dds_ctrl:/r_shift_frq_reg[26]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/r_shift_frq_reg[17]' (FDCE) to 'dds_ctrl:/r_shift_frq_reg[26]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/r_shift_frq_reg[18]' (FDCE) to 'dds_ctrl:/r_shift_frq_reg[26]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/r_shift_frq_reg[19]' (FDCE) to 'dds_ctrl:/r_shift_frq_reg[26]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/r_shift_frq_reg[20]' (FDCE) to 'dds_ctrl:/r_shift_frq_reg[26]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/r_shift_frq_reg[21]' (FDCE) to 'dds_ctrl:/r_shift_frq_reg[26]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/r_shift_frq_reg[22]' (FDCE) to 'dds_ctrl:/r_shift_frq_reg[26]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/r_shift_frq_reg[23]' (FDCE) to 'dds_ctrl:/r_shift_frq_reg[26]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/r_shift_frq_reg[24]' (FDCE) to 'dds_ctrl:/r_shift_frq_reg[26]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/r_shift_frq_reg[25]' (FDCE) to 'dds_ctrl:/r_shift_frq_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dds_ctrl:/\r_shift_frq_reg[26] )
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/ro_fword_reg[18]' (FDCE) to 'dds_ctrl:/ro_fword_reg[19]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/ro_fword_reg[19]' (FDCE) to 'dds_ctrl:/ro_fword_reg[20]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/ro_fword_reg[20]' (FDCE) to 'dds_ctrl:/ro_fword_reg[21]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/ro_fword_reg[21]' (FDCE) to 'dds_ctrl:/ro_fword_reg[22]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/ro_fword_reg[22]' (FDCE) to 'dds_ctrl:/ro_fword_reg[23]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/ro_fword_reg[23]' (FDCE) to 'dds_ctrl:/ro_fword_reg[24]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/ro_fword_reg[24]' (FDCE) to 'dds_ctrl:/ro_fword_reg[25]'
INFO: [Synth 8-3886] merging instance 'dds_ctrl:/ro_fword_reg[25]' (FDCE) to 'dds_ctrl:/ro_fword_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dds_ctrl:/\ro_fword_reg[26] )
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/LFSR_Gen_u0/ro_lfsr_value_reg[3]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/LFSR_Gen_u0/r_lfsr_reg[3]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/LFSR_Gen_u0/ro_lfsr_value_reg[7]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/LFSR_Gen_u0/r_lfsr_reg[7]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/LFSR_Gen_u0/ro_lfsr_value_reg[8]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/LFSR_Gen_u0/r_lfsr_reg[8]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/LFSR_Gen_u0/ro_lfsr_value_reg[9]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/LFSR_Gen_u0/r_lfsr_reg[9]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/LFSR_Gen_u0/ro_lfsr_value_reg[10]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/LFSR_Gen_u0/r_lfsr_reg[10]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/LFSR_Gen_u0/ro_lfsr_value_reg[11]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/LFSR_Gen_u0/r_lfsr_reg[11]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/LFSR_Gen_u0/ro_lfsr_value_reg[12]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/LFSR_Gen_u0/r_lfsr_reg[12]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/LFSR_Gen_u0/ro_lfsr_value_reg[14]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/LFSR_Gen_u0/r_lfsr_reg[14]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/LFSR_Gen_u0/ro_lfsr_value_reg[0]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/LFSR_Gen_u0/r_lfsr_reg[0]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_saw_gen_u0/ro_saw_data_reg[0]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_saw_gen_u0/ro_saw_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_tri_gen_0/ro_tri_data_reg[0]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_tri_gen_0/ro_tri_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[0]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_saw_gen_u0/ro_saw_data_reg[1]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_saw_gen_u0/ro_saw_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_tri_gen_0/ro_tri_data_reg[1]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_tri_gen_0/ro_tri_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[1]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_saw_gen_u0/ro_saw_data_reg[2]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_saw_gen_u0/ro_saw_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_tri_gen_0/ro_tri_data_reg[2]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_tri_gen_0/ro_tri_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[2]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_saw_gen_u0/ro_saw_data_reg[3]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_saw_gen_u0/ro_saw_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_tri_gen_0/ro_tri_data_reg[3]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_tri_gen_0/ro_tri_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[3]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_saw_gen_u0/ro_saw_data_reg[4]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_saw_gen_u0/ro_saw_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_tri_gen_0/ro_tri_data_reg[4]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_tri_gen_0/ro_tri_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[4]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dds_single_channel_top_u0/i_2_0/\dds_drive_u0/dds_saw_gen_u0/ro_saw_data_reg[5] )
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_tri_gen_0/ro_tri_data_reg[5]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_tri_gen_0/ro_tri_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[5]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[6]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[7]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[8]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[9]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[10]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[11]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[12]' (FDC) to 'dds_single_channel_top_u0/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/LFSR_Gen_u0/ro_lfsr_value_reg[3]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/LFSR_Gen_u0/r_lfsr_reg[3]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/LFSR_Gen_u0/ro_lfsr_value_reg[7]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/LFSR_Gen_u0/r_lfsr_reg[7]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/LFSR_Gen_u0/ro_lfsr_value_reg[8]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/LFSR_Gen_u0/r_lfsr_reg[8]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/LFSR_Gen_u0/ro_lfsr_value_reg[9]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/LFSR_Gen_u0/r_lfsr_reg[9]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/LFSR_Gen_u0/ro_lfsr_value_reg[10]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/LFSR_Gen_u0/r_lfsr_reg[10]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/LFSR_Gen_u0/ro_lfsr_value_reg[11]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/LFSR_Gen_u0/r_lfsr_reg[11]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/LFSR_Gen_u0/ro_lfsr_value_reg[12]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/LFSR_Gen_u0/r_lfsr_reg[12]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/LFSR_Gen_u0/ro_lfsr_value_reg[14]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/LFSR_Gen_u0/r_lfsr_reg[14]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/LFSR_Gen_u0/ro_lfsr_value_reg[0]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/LFSR_Gen_u0/r_lfsr_reg[0]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_saw_gen_u0/ro_saw_data_reg[0]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_saw_gen_u0/ro_saw_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_tri_gen_0/ro_tri_data_reg[0]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_tri_gen_0/ro_tri_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[0]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_saw_gen_u0/ro_saw_data_reg[1]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_saw_gen_u0/ro_saw_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_tri_gen_0/ro_tri_data_reg[1]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_tri_gen_0/ro_tri_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[1]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_saw_gen_u0/ro_saw_data_reg[2]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_saw_gen_u0/ro_saw_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_tri_gen_0/ro_tri_data_reg[2]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_tri_gen_0/ro_tri_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[2]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_saw_gen_u0/ro_saw_data_reg[3]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_saw_gen_u0/ro_saw_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_tri_gen_0/ro_tri_data_reg[3]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_tri_gen_0/ro_tri_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[3]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_saw_gen_u0/ro_saw_data_reg[4]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_saw_gen_u0/ro_saw_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_tri_gen_0/ro_tri_data_reg[4]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_tri_gen_0/ro_tri_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[4]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dds_single_channel_top_u1/i_2_0/\dds_drive_u0/dds_saw_gen_u0/ro_saw_data_reg[5] )
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_tri_gen_0/ro_tri_data_reg[5]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_tri_gen_0/ro_tri_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[5]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[6]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[7]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[8]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[9]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[10]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[11]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[12]' (FDC) to 'dds_single_channel_top_u1/i_2_0/dds_drive_u0/dds_squ_gen_u0/ro_squ_data_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RGMII_Tri__GC0:/r_cnt_10_100_reg)
INFO: [Synth 8-3886] merging instance 'Key_Extending:/ro_K_reg[0]' (FDC) to 'Key_Extending:/r_Ki_result_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Updata_TOP_u0i_2_7/\Updata_reply_u0/ro_etx_axis_user_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Updata_TOP_u0i_2_7/\Updata_Ctrl_u0/ro_operation_num_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Updata_TOP_u0i_2_7/\Updata_reply_u0/ro_etx_axis_user_reg[6] )
INFO: [Synth 8-5546] ROM "r_frame_pos" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_adaptive_baud_rate.v:423]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_adaptive_baud_rate.v:508]
DSP Report: Generating DSP r_stop_time1, operation Mode is: A*B.
DSP Report: operator r_stop_time1 is absorbed into DSP r_stop_time1.
DSP Report: operator r_stop_time1 is absorbed into DSP r_stop_time1.
DSP Report: Generating DSP r_stop_time1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_stop_time1 is absorbed into DSP r_stop_time1.
DSP Report: operator r_stop_time1 is absorbed into DSP r_stop_time1.
DSP Report: Generating DSP r_updata_frame_start_time1, operation Mode is: A*B.
DSP Report: operator r_updata_frame_start_time1 is absorbed into DSP r_updata_frame_start_time1.
DSP Report: operator r_updata_frame_start_time1 is absorbed into DSP r_updata_frame_start_time1.
DSP Report: Generating DSP r_updata_frame_start_time1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_updata_frame_start_time1 is absorbed into DSP r_updata_frame_start_time1.
DSP Report: operator r_updata_frame_start_time1 is absorbed into DSP r_updata_frame_start_time1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LP_MIN_T_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LP_DATA_BITS_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\LP_DATA_BITS_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LP_DATA_BITS_reg[2] )
INFO: [Synth 8-4471] merging register 'IP_rx_u0/r_source_ip_reg[31:0]' into 'IP_tx_u0/r_source_ip_reg[31:0]' [E:/a000_real_side/logic_eth/src/UDP/IP_rx.v:115]
INFO: [Synth 8-4471] merging register 'CRC_Data_Pro_u0/r_ram_we_B_reg' into 'MAC_rx_u0/ro_crc_error_reg' [E:/a000_real_side/logic_eth/src/UDP/CRC_Data_Pro.v:98]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (UDP_Stack_Module_u0/Ethernet_UDP_u0/\UDP_tx_u0/r_source_port_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP_Stack_Module_u0/Ethernet_UDP_u0/\UDP_tx_u0/r_source_port_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP_Stack_Module_u0/Ethernet_ICMP_u0/\ICMP_tx_u0/ro_icmp_len_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/\ri_type_B_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP_Stack_Module_u0/Ethernet_ARP_u0/\ARP_tx_u0/r_arp_cnt_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (UDP_Stack_Module_u0/Ethernet_ARP_u0/\ARP_tx_u0/ri_source_ip_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP_Stack_Module_u0/Ethernet_ARP_u0/\ARP_tx_u0/ri_source_mac_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP_Stack_Module_u0/Ethernet_ARP_u0/\ARP_tx_u0/r_arp_op_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP_Stack_Module_u0/Ethernet_MAC_u0/\MAC_rx_u0/ro_crc_error_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP_Stack_Module_u0/Ethernet_IP_u0/\IP_tx_u0/ro_mac_type_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/\ri_type_A_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP_Stack_Module_u0/Ethernet_IP_u0/\IP_tx_u0/r_source_ip_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (UDP_Stack_Module_u0/Ethernet_IP_u0/\IP_tx_u0/r_source_ip_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (UDP_Stack_Module_u0/Ethernet_MAC_u0/\MAC_tx_u0/r_source_mac_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP_Stack_Module_u0/Ethernet_MAC_u0/\MAC_tx_u0/r_source_mac_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\flash_drive_updata_u0/flash_ctrl_u0/ro_user_op_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\AXI_Master_Drive_u0/ro_m_axi_wstrb_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_Master_Drive_u0/ro_m_axi_awid_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_Master_Drive_u0/ro_m_axi_awaddr_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_Master_Drive_u0/ro_m_axi_arburst_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_Master_Drive_u0/ro_m_axi_araddr_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DDR_Ctrl_u0/\r_rfifo_flag_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DDR_Ctrl_u0/ro_m_axi_rready_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DDR_Ctrl_u0/\ro_m_axi_arsize_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DDR_Ctrl_u0/\ro_m_axi_araddr_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DDR_Ctrl_u0/\ro_m_axi_arid_reg[0] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_r_st_current_reg[0]) is unused and will be removed from module DDR_Ctrl.
INFO: [Synth 8-4471] merging register 'IP_rx_u0/r_source_ip_reg[31:0]' into 'IP_tx_u0/r_source_ip_reg[31:0]' [E:/a000_real_side/logic_eth/src/UDP/IP_rx.v:115]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP_Stack_Module_u1/Data_2to1_ICMP_UDP/\ri_type_B_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP_Stack_Module_u1/Ethernet_ARP_u0/\ARP_tx_u0/r_arp_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP_Stack_Module_u1/Ethernet_MAC_u0/\CRC_Data_Pro_u0/r_ram_we_B_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP_Stack_Module_u1/Ethernet_IP_u0/\IP_tx_u0/ro_mac_type_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP_Stack_Module_u1/Ethernet_ARP_u0/\ARP_tx_u0/r_arp_op_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP_Stack_Module_u1/Ethernet_ICMP_u0/\ICMP_tx_u0/ro_icmp_len_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP_Stack_Module_u1/Data_2to1_ARP_IP_U0/\ri_len_A_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP_Type_Gether_u0/\r_flag_reg[2] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 6 [E:/a000_real_side/logic_eth/src/scope/frq_measure.v:161]
DSP Report: Generating DSP freq_reg1, operation Mode is: A*B.
DSP Report: operator freq_reg1 is absorbed into DSP freq_reg1.
DSP Report: operator freq_reg1 is absorbed into DSP freq_reg1.
DSP Report: Generating DSP freq_reg1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator freq_reg1 is absorbed into DSP freq_reg1.
DSP Report: operator freq_reg1 is absorbed into DSP freq_reg1.
DSP Report: Generating DSP freq_reg1, operation Mode is: A*B.
DSP Report: operator freq_reg1 is absorbed into DSP freq_reg1.
DSP Report: operator freq_reg1 is absorbed into DSP freq_reg1.
DSP Report: Generating DSP freq_reg1, operation Mode is: (PCIN>>17)+(A:0x1e100)*B.
DSP Report: operator freq_reg1 is absorbed into DSP freq_reg1.
DSP Report: operator freq_reg1 is absorbed into DSP freq_reg1.
DSP Report: Generating DSP freq_reg1, operation Mode is: (A:0x1e100)*B.
DSP Report: operator freq_reg1 is absorbed into DSP freq_reg1.
DSP Report: operator freq_reg1 is absorbed into DSP freq_reg1.
DSP Report: Generating DSP freq_reg1, operation Mode is: (PCIN>>17)+(A:0x1e100)*B.
DSP Report: operator freq_reg1 is absorbed into DSP freq_reg1.
DSP Report: operator freq_reg1 is absorbed into DSP freq_reg1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:01:52 . Memory (MB): peak = 1384.965 ; gain = 646.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+-----------------------+---------------+----------------+
|Module Name   | RTL Object            | Depth x Width | Implemented As | 
+--------------+-----------------------+---------------+----------------+
|decoder_5B6B  | dout                  | 64x5          | LUT            | 
|decoder_5B6B  | disp                  | 64x2          | LUT            | 
|Key_Extending | p_0_out               | 32x23         | LUT            | 
|Key_Extending | p_0_out               | 32x23         | LUT            | 
|decoder_8B10B | the_decoder_5B6B/disp | 64x2          | LUT            | 
|decoder_8B10B | the_decoder_5B6B/dout | 64x5          | LUT            | 
+--------------+-----------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dds_ctrl                | A*B                      | 14     | 12     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uart_adaptive_baud_rate | A*B                      | 18     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uart_adaptive_baud_rate | (PCIN>>17)+A*B           | 16     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uart_adaptive_baud_rate | A*B                      | 18     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uart_adaptive_baud_rate | (PCIN>>17)+A*B           | 16     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|freq_measure            | A*B                      | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|freq_measure            | (PCIN>>17)+A*B           | 15     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|freq_measure            | A*B                      | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|freq_measure            | (PCIN>>17)+(A:0x1e100)*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|freq_measure            | (A:0x1e100)*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|freq_measure            | (PCIN>>17)+(A:0x1e100)*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_adaptive_baud_rate.v:175]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_adaptive_baud_rate.v:175]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_adaptive_baud_rate.v:175]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_adaptive_baud_rate.v:175]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/imports/src/dds/dds_ctrl.v:229]

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |dds_ctrl                               |           2|      4073|
|2     |dds_single_channel_top__xdcDup__1__GC0 |           1|       966|
|3     |dds_single_channel_top__GC0            |           1|       966|
|4     |RGMII_Tri__GC0                         |           2|        29|
|5     |RGMII_RAM__xdcDup__1                   |           1|       419|
|6     |RGMII_RAM                              |           1|       419|
|7     |Key_Extending                          |           1|      2198|
|8     |Round_Function                         |           1|      2609|
|9     |SM4_Decrypt__GC0                       |           1|     14569|
|10    |Updata_TOP__GC0                        |           1|       757|
|11    |aurora_8b10b_0_CLOCK_MODULE__GC0       |           2|         7|
|12    |aurora_channel__xdcDup__1__GC0         |           1|        75|
|13    |aurora_channel__GC0                    |           1|        75|
|14    |aurora_module__GC0                     |           1|       227|
|15    |uart_adaptive_baud_rate                |           1|     21087|
|16    |top__GCB1                              |           1|      2809|
|17    |top__GCB2                              |           1|      8133|
|18    |top__GCB3                              |           1|      8181|
|19    |scope_top                              |           1|       358|
|20    |top__GCB5                              |           1|      5454|
|21    |Round_Function__1                      |           1|      2609|
|22    |Round_Function__2                      |           1|      2609|
|23    |Round_Function__3                      |           1|      2609|
|24    |Round_Function__4                      |           1|      2609|
|25    |Round_Function__5                      |           1|      2609|
|26    |Round_Function__6                      |           1|      2609|
|27    |Round_Function__7                      |           1|      2609|
|28    |Round_Function__8                      |           1|      2609|
|29    |Round_Function__9                      |           1|      2609|
|30    |Round_Function__10                     |           1|      2609|
|31    |Round_Function__11                     |           1|      2609|
|32    |Round_Function__12                     |           1|      2609|
|33    |Round_Function__13                     |           1|      2609|
|34    |Round_Function__14                     |           1|      2609|
|35    |Round_Function__15                     |           1|      2609|
|36    |Round_Function__16                     |           1|      2609|
|37    |Round_Function__17                     |           1|      2609|
|38    |Round_Function__18                     |           1|      2609|
|39    |Round_Function__19                     |           1|      2609|
|40    |Round_Function__20                     |           1|      2609|
|41    |Round_Function__21                     |           1|      2609|
|42    |Round_Function__22                     |           1|      2609|
|43    |Round_Function__23                     |           1|      2609|
|44    |Round_Function__24                     |           1|      2609|
|45    |Round_Function__25                     |           1|      2609|
|46    |Round_Function__26                     |           1|      2609|
|47    |Round_Function__27                     |           1|      2609|
|48    |Round_Function__28                     |           1|      2609|
|49    |Round_Function__29                     |           2|      2609|
|50    |Round_Function__30                     |           1|      2225|
|51    |Key_Extending__1                       |           1|      2140|
|52    |Key_Extending__2                       |           1|      2144|
|53    |Key_Extending__3                       |           1|      2143|
|54    |Key_Extending__4                       |           1|      2146|
|55    |Key_Extending__5                       |           1|      2142|
|56    |Key_Extending__6                       |           1|      2148|
|57    |Key_Extending__7                       |           1|      2145|
|58    |Key_Extending__8                       |           1|      2149|
|59    |Key_Extending__9                       |           1|      2140|
|60    |Key_Extending__10                      |           1|      2142|
|61    |Key_Extending__11                      |           1|      2141|
|62    |Key_Extending__12                      |           1|      2144|
|63    |Key_Extending__13                      |           1|      2144|
|64    |Key_Extending__14                      |           1|      2144|
|65    |Key_Extending__15                      |           1|      2145|
|66    |Key_Extending__16                      |           1|      2145|
|67    |Key_Extending__17                      |           1|      2148|
|68    |Key_Extending__18                      |           1|      2146|
|69    |Key_Extending__19                      |           1|      2139|
|70    |Key_Extending__20                      |           1|      2143|
|71    |Key_Extending__21                      |           1|      2142|
|72    |Key_Extending__22                      |           1|      2148|
|73    |Key_Extending__23                      |           1|      2141|
|74    |Key_Extending__24                      |           1|      2145|
|75    |Key_Extending__25                      |           1|      2145|
|76    |Key_Extending__26                      |           1|      2150|
|77    |Key_Extending__27                      |           1|      2143|
|78    |Key_Extending__28                      |           1|      2140|
|79    |Key_Extending__29                      |           1|      2141|
|80    |Key_Extending__30                      |           1|      2144|
|81    |Key_Extending__31                      |           1|      2049|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_wrapper_u0/design_1_i/mig_7series_0/ui_clk' to pin 'design_1_wrapper_u0/design_1_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mmcm_u0/clk_out1' to pin 'mmcm_u0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mmcm_u0/clk_out2' to pin 'mmcm_u0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mmcm_u0/clk_out3' to pin 'mmcm_u0/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mmcm_125_u0/clk_out1' to pin 'mmcm_125_u0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'mmcm_125_u0/clk_in1' to 'i_2_3/w_clk_100Mhz'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mmcm_125_u0/clk_out2' to pin 'mmcm_125_u0/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'mmcm_125_u0/clk_in1' to 'i_2_3/w_clk_100Mhz'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mmcm_125_u0/clk_out3' to pin 'mmcm_125_u0/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'mmcm_125_u0/clk_in1' to 'i_2_3/w_clk_100Mhz'
INFO: [Synth 8-5578] Moved timing constraint from pin 'aurora_8b10b_0_u0/tx_out_clk' to pin 'aurora_8b10b_0_u0/bbstub_tx_out_clk/O'
INFO: [Synth 8-5819] Moved 9 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:02:12 . Memory (MB): peak = 1384.965 ; gain = 646.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_1/\flash_drive_updata_u0/flash_ctrl_u0/ri_operation_num_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_adaptive_baud_rate_u0/\ri_updata_max_b_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_adaptive_baud_rate_u0/\ri_updata_max_b_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_adaptive_baud_rate_u0/\ri_updata_max_b_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_adaptive_baud_rate_u0/\ri_updata_max_b_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_adaptive_baud_rate_u0/\ri_updata_max_b_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_adaptive_baud_rate_u0/\ri_updata_max_b_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_adaptive_baud_rate_u0/\ri_updata_max_b_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_adaptive_baud_rate_u0/\ri_updata_max_b_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_adaptive_baud_rate_u0/\ri_updata_max_b_data_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (uart_adaptive_baud_rate_u0/\ri_updata_max_b_data_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_adaptive_baud_rate_u0/\ri_updata_max_b_data_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_adaptive_baud_rate_u0/\ri_updata_max_b_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_adaptive_baud_rate_u0/\ri_updata_max_b_data_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_adaptive_baud_rate_u0/\ri_updata_max_b_data_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (uart_adaptive_baud_rate_u0/\ri_updata_max_b_data_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (uart_adaptive_baud_rate_u0/\ri_updata_max_b_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_adaptive_baud_rate_u0/ri_updata_max_b_vld_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_adaptive_baud_rate_u0/ri_updata_8b10_or_nor_data_reg)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:02:24 . Memory (MB): peak = 1398.176 ; gain = 659.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |dds_ctrl                               |           2|      4073|
|2     |dds_single_channel_top__xdcDup__1__GC0 |           1|       966|
|3     |dds_single_channel_top__GC0            |           1|       966|
|4     |RGMII_Tri__GC0                         |           2|        29|
|5     |RGMII_RAM__xdcDup__1                   |           1|       419|
|6     |RGMII_RAM                              |           1|       419|
|7     |Updata_TOP__GC0                        |           1|       755|
|8     |aurora_8b10b_0_CLOCK_MODULE__GC0       |           2|         7|
|9     |aurora_channel__xdcDup__1__GC0         |           1|        75|
|10    |aurora_channel__GC0                    |           1|        75|
|11    |aurora_module__GC0                     |           1|       227|
|12    |uart_adaptive_baud_rate                |           1|     18286|
|13    |top__GCB1                              |           1|      2809|
|14    |top__GCB2                              |           1|      8066|
|15    |top__GCB3                              |           1|      8170|
|16    |scope_top                              |           1|       357|
|17    |top__GCB5                              |           1|      5454|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/imports/src/dds/dds_ctrl.v:251]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/imports/src/dds/dds_ctrl.v:229]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/imports/src/dds/dds_ctrl.v:229]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_adaptive_baud_rate.v:175]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_adaptive_baud_rate.v:175]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_adaptive_baud_rate.v:175]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_adaptive_baud_rate.v:175]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:02:46 . Memory (MB): peak = 1398.219 ; gain = 659.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |dds_ctrl                               |           1|      1452|
|2     |dds_single_channel_top__xdcDup__1__GC0 |           1|       428|
|3     |dds_single_channel_top__GC0            |           1|       428|
|4     |RGMII_Tri__GC0                         |           1|        27|
|5     |RGMII_RAM__xdcDup__1                   |           1|       291|
|6     |RGMII_RAM                              |           1|       291|
|7     |Updata_TOP__GC0                        |           1|       464|
|8     |aurora_8b10b_0_CLOCK_MODULE__GC0       |           1|         7|
|9     |aurora_channel__xdcDup__1__GC0         |           1|        71|
|10    |aurora_channel__GC0                    |           1|        71|
|11    |aurora_module__GC0                     |           1|       227|
|12    |uart_adaptive_baud_rate                |           1|      8149|
|13    |top__GCB1                              |           1|      1895|
|14    |top__GCB2                              |           1|      5320|
|15    |top__GCB3                              |           1|      4708|
|16    |scope_top                              |           1|       248|
|17    |top__GCB5                              |           1|      2223|
|18    |dds_ctrl__2                            |           1|      1452|
|19    |RGMII_Tri__GC0__1                      |           1|        27|
|20    |aurora_8b10b_0_CLOCK_MODULE__GC0__1    |           1|         7|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/imports/src/dds/dds_ctrl.v:229]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/imports/src/dds/dds_ctrl.v:229]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_adaptive_baud_rate.v:175]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_adaptive_baud_rate.v:175]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_adaptive_baud_rate.v:175]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a000_real_side/logic_eth/src/uart_adaptive/uart_adaptive_baud_rate.v:175]
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin aurora_8b10b_0_CLOCK_MODULE_u0:INIT_CLK_P to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_8b10b_0_CLOCK_MODULE_u0:INIT_CLK_N to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_8b10b_0_CLOCK_MODULE_u0:INIT_CLK_P to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_8b10b_0_CLOCK_MODULE_u0:INIT_CLK_N to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:02:53 . Memory (MB): peak = 1402.965 ; gain = 664.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:02:53 . Memory (MB): peak = 1402.965 ; gain = 664.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:02:56 . Memory (MB): peak = 1402.965 ; gain = 664.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:02:56 . Memory (MB): peak = 1402.965 ; gain = 664.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:02:57 . Memory (MB): peak = 1402.965 ; gain = 664.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:02:57 . Memory (MB): peak = 1402.965 ; gain = 664.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|UDP_Stack_Module | Ethernet_MAC_u0/MAC_rx_u0/ri_GMII_data_4d_reg[7]                                   | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top              | Updata_TOP_u0/Updata_Ctrl_u0/ri_read_data_1d_reg[7]                                | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top              | aurora_module_u0/aurora_8b10b_0_gt_common_wrapper_u0/cpllpd_quad0_wait_reg[95]     | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|top              | aurora_module_u0/aurora_8b10b_0_gt_common_wrapper_u0/cpllreset_quad0_wait_reg[127] | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|top              | UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_rx_u0/ri_GMII_data_4d_reg[7]               | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top              | logic_top_u0/spi_stream_rx_u0/spi_cs_reg_reg[3]                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top              | logic_top_u0/spi_stream_rx_u0/spi_mosi_reg_reg[3]                                  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-----------------+------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |rom_sin_256                    |         2|
|2     |RAM_8_1600                     |         4|
|3     |FIFO_ASYNC_11_64               |         4|
|4     |FIFO_32X512                    |         1|
|5     |FIFO_32to16_512                |         2|
|6     |FIFO_8X256                     |         8|
|7     |FIFO_32X16                     |         8|
|8     |RAM_IP                         |         2|
|9     |RAM_MAC                        |         2|
|10    |FIFO_MAC_8X64                  |         7|
|11    |RAM_8x1500_TrueDual            |         2|
|12    |FIFO_11X64                     |         2|
|13    |FIFO_16X64                     |         7|
|14    |FIFO_8X1024                    |         3|
|15    |FIFO_8X16                      |         4|
|16    |FIFO_8X2048_2CLK               |         5|
|17    |FIFO_16X16_2CLK                |        37|
|18    |mmcm                           |         1|
|19    |mmcm_125                       |         1|
|20    |FIFO_8X2048                    |         2|
|21    |BRAM_8X1024                    |         1|
|22    |aurora_8b10b_0                 |         2|
|23    |design_1_mig_7series_0_0       |         1|
|24    |design_1_smartconnect_0_0      |         1|
|25    |design_1_util_vector_logic_0_0 |         1|
|26    |FIFO_8X512                     |         4|
|27    |ASYNC_FIFO_1X16                |         1|
|28    |FIFO_10X128                    |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |ASYNC_FIFO_1X16                |     1|
|2     |BRAM_8X1024                    |     1|
|3     |FIFO_10X128                    |     1|
|4     |FIFO_11X64                     |     1|
|5     |FIFO_11X64__2                  |     1|
|6     |FIFO_16X16_2CLK                |     1|
|7     |FIFO_16X16_2CLK__37            |     1|
|8     |FIFO_16X16_2CLK__38            |     1|
|9     |FIFO_16X16_2CLK__39            |     1|
|10    |FIFO_16X16_2CLK__40            |     1|
|11    |FIFO_16X16_2CLK__41            |     1|
|12    |FIFO_16X16_2CLK__42            |     1|
|13    |FIFO_16X16_2CLK__43            |     1|
|14    |FIFO_16X16_2CLK__44            |     1|
|15    |FIFO_16X16_2CLK__45            |     1|
|16    |FIFO_16X16_2CLK__46            |     1|
|17    |FIFO_16X16_2CLK__47            |     1|
|18    |FIFO_16X16_2CLK__48            |     1|
|19    |FIFO_16X16_2CLK__49            |     1|
|20    |FIFO_16X16_2CLK__50            |     1|
|21    |FIFO_16X16_2CLK__51            |     1|
|22    |FIFO_16X16_2CLK__52            |     1|
|23    |FIFO_16X16_2CLK__53            |     1|
|24    |FIFO_16X16_2CLK__54            |     1|
|25    |FIFO_16X16_2CLK__55            |     1|
|26    |FIFO_16X16_2CLK__56            |     1|
|27    |FIFO_16X16_2CLK__57            |     1|
|28    |FIFO_16X16_2CLK__58            |     1|
|29    |FIFO_16X16_2CLK__59            |     1|
|30    |FIFO_16X16_2CLK__60            |     1|
|31    |FIFO_16X16_2CLK__61            |     1|
|32    |FIFO_16X16_2CLK__62            |     1|
|33    |FIFO_16X16_2CLK__63            |     1|
|34    |FIFO_16X16_2CLK__64            |     1|
|35    |FIFO_16X16_2CLK__65            |     1|
|36    |FIFO_16X16_2CLK__66            |     1|
|37    |FIFO_16X16_2CLK__67            |     1|
|38    |FIFO_16X16_2CLK__68            |     1|
|39    |FIFO_16X16_2CLK__69            |     1|
|40    |FIFO_16X16_2CLK__70            |     1|
|41    |FIFO_16X16_2CLK__71            |     1|
|42    |FIFO_16X16_2CLK__72            |     1|
|43    |FIFO_16X64                     |     1|
|44    |FIFO_16X64__10                 |     1|
|45    |FIFO_16X64__11                 |     1|
|46    |FIFO_16X64__12                 |     1|
|47    |FIFO_16X64__7                  |     1|
|48    |FIFO_16X64__8                  |     1|
|49    |FIFO_16X64__9                  |     1|
|50    |FIFO_32X16                     |     1|
|51    |FIFO_32X16__10                 |     1|
|52    |FIFO_32X16__11                 |     1|
|53    |FIFO_32X16__12                 |     1|
|54    |FIFO_32X16__13                 |     1|
|55    |FIFO_32X16__14                 |     1|
|56    |FIFO_32X16__8                  |     1|
|57    |FIFO_32X16__9                  |     1|
|58    |FIFO_32X512                    |     1|
|59    |FIFO_32to16_512                |     1|
|60    |FIFO_32to16_512__2             |     1|
|61    |FIFO_8X1024                    |     1|
|62    |FIFO_8X1024__3                 |     1|
|63    |FIFO_8X1024__4                 |     1|
|64    |FIFO_8X16                      |     1|
|65    |FIFO_8X16__4                   |     1|
|66    |FIFO_8X16__5                   |     1|
|67    |FIFO_8X16__6                   |     1|
|68    |FIFO_8X2048                    |     1|
|69    |FIFO_8X2048_2CLK               |     1|
|70    |FIFO_8X2048_2CLK__5            |     1|
|71    |FIFO_8X2048_2CLK__6            |     1|
|72    |FIFO_8X2048_2CLK__7            |     1|
|73    |FIFO_8X2048_2CLK__8            |     1|
|74    |FIFO_8X2048__2                 |     1|
|75    |FIFO_8X256                     |     1|
|76    |FIFO_8X256__10                 |     1|
|77    |FIFO_8X256__11                 |     1|
|78    |FIFO_8X256__12                 |     1|
|79    |FIFO_8X256__13                 |     1|
|80    |FIFO_8X256__14                 |     1|
|81    |FIFO_8X256__8                  |     1|
|82    |FIFO_8X256__9                  |     1|
|83    |FIFO_8X512                     |     1|
|84    |FIFO_8X512__4                  |     1|
|85    |FIFO_8X512__5                  |     1|
|86    |FIFO_8X512__6                  |     1|
|87    |FIFO_ASYNC_11_64               |     1|
|88    |FIFO_ASYNC_11_64__4            |     1|
|89    |FIFO_ASYNC_11_64__5            |     1|
|90    |FIFO_ASYNC_11_64__6            |     1|
|91    |FIFO_MAC_8X64                  |     1|
|92    |FIFO_MAC_8X64__10              |     1|
|93    |FIFO_MAC_8X64__11              |     1|
|94    |FIFO_MAC_8X64__12              |     1|
|95    |FIFO_MAC_8X64__7               |     1|
|96    |FIFO_MAC_8X64__8               |     1|
|97    |FIFO_MAC_8X64__9               |     1|
|98    |RAM_8_1600                     |     1|
|99    |RAM_8_1600__4                  |     1|
|100   |RAM_8_1600__5                  |     1|
|101   |RAM_8_1600__6                  |     1|
|102   |RAM_8x1500_TrueDual            |     1|
|103   |RAM_8x1500_TrueDual__2         |     1|
|104   |RAM_IP                         |     1|
|105   |RAM_IP__2                      |     1|
|106   |RAM_MAC                        |     1|
|107   |RAM_MAC__2                     |     1|
|108   |aurora_8b10b_0                 |     1|
|109   |aurora_8b10b_0__2              |     1|
|110   |design_1_mig_7series_0_0       |     1|
|111   |design_1_smartconnect_0_0      |     1|
|112   |design_1_util_vector_logic_0_0 |     1|
|113   |mmcm                           |     1|
|114   |mmcm_125                       |     1|
|115   |rom_sin_256                    |     1|
|116   |rom_sin_256__2                 |     1|
|117   |BUFG                           |    14|
|118   |BUFIO                          |     2|
|119   |CARRY4                         |  1868|
|120   |DSP48E1                        |     4|
|121   |DSP48E1_1                      |     2|
|122   |GTPE2_COMMON                   |     1|
|123   |IBUFDS_GTE2                    |     1|
|124   |IDDR                           |    10|
|125   |LUT1                           |  1055|
|126   |LUT2                           |  3019|
|127   |LUT3                           |  1593|
|128   |LUT4                           |  2824|
|129   |LUT5                           |  1212|
|130   |LUT6                           |  4351|
|131   |MMCME2_ADV                     |     2|
|132   |MUXF7                          |   858|
|133   |MUXF8                          |   385|
|134   |ODDR                           |    10|
|135   |SRL16E                         |    26|
|136   |SRLC32E                        |     7|
|137   |STARTUPE2                      |     1|
|138   |FDCE                           |  5914|
|139   |FDPE                           |   408|
|140   |FDRE                           |  1852|
|141   |IBUF                           |    32|
|142   |IBUFDS                         |     2|
|143   |OBUF                           |    54|
+------+-------------------------------+------+

Report Instance Areas: 
+------+----------------------------------------+--------------------------------------+------+
|      |Instance                                |Module                                |Cells |
+------+----------------------------------------+--------------------------------------+------+
|1     |top                                     |                                      | 27804|
|2     |  dds_single_channel_top_u0             |dds_single_channel_top__xdcDup__1     |  1915|
|3     |    dds_ctrl_u0                         |dds_ctrl__2                           |  1487|
|4     |    dds_drive_u0                        |dds_drive__xdcDup__1                  |   428|
|5     |      LFSR_Gen_u0                       |LFSR_Gen_12                           |    70|
|6     |      dds_saw_gen_u0                    |dds_saw_gen_13                        |     8|
|7     |      dds_squ_gen_u0                    |dds_squ_gen_14                        |   126|
|8     |      dds_tri_gen_0                     |dds_tri_gen_15                        |    35|
|9     |  dds_single_channel_top_u1             |dds_single_channel_top                |  1915|
|10    |    dds_ctrl_u0                         |dds_ctrl                              |  1487|
|11    |    dds_drive_u0                        |dds_drive                             |   428|
|12    |      LFSR_Gen_u0                       |LFSR_Gen                              |    70|
|13    |      dds_saw_gen_u0                    |dds_saw_gen                           |     8|
|14    |      dds_squ_gen_u0                    |dds_squ_gen                           |   126|
|15    |      dds_tri_gen_0                     |dds_tri_gen                           |    35|
|16    |  GMII2RGMII_Drive_u0                   |GMII2RGMII_Drive__xdcDup__1           |   322|
|17    |    RGMII_RAM_u0                        |RGMII_RAM__xdcDup__1                  |   288|
|18    |    RGMII_Tri_u0                        |RGMII_Tri_2                           |    34|
|19    |  GMII2RGMII_Drive_u1                   |GMII2RGMII_Drive                      |   322|
|20    |    RGMII_RAM_u0                        |RGMII_RAM                             |   288|
|21    |    RGMII_Tri_u0                        |RGMII_Tri                             |    34|
|22    |  DDR_Ctrl_u0                           |DDR_Ctrl                              |   426|
|23    |  UDP_Stack_Module_u1                   |UDP_Stack_Module__parameterized0      |  4072|
|24    |    Data_2to1_ARP_IP_U0                 |Data_2to1__parameterized0             |   335|
|25    |    Data_2to1_ICMP_UDP                  |Data_2to1                             |   310|
|26    |    Ethernet_ARP_u0                     |Ethernet_ARP                          |   742|
|27    |      ARP_Table_u0                      |ARP_Table                             |   398|
|28    |      ARP_rx_U0                         |ARP_rx_10                             |   156|
|29    |      ARP_tx_u0                         |ARP_tx_11                             |   184|
|30    |    Ethernet_ICMP_u0                    |Ethernet_ICMP_3                       |   280|
|31    |      ICMP_rx_u0                        |ICMP_rx_8                             |    79|
|32    |      ICMP_tx_u0                        |ICMP_tx_9                             |   201|
|33    |    Ethernet_IP_u0                      |Ethernet_IP                           |   751|
|34    |      IP_rx_u0                          |IP_rx_7                               |   209|
|35    |      IP_tx_u0                          |IP_tx                                 |   542|
|36    |    Ethernet_MAC_u0                     |Ethernet_MAC__parameterized0          |  1290|
|37    |      CRC_Data_Pro_u0                   |CRC_Data_Pro                          |   361|
|38    |      MAC_rx_u0                         |MAC_rx__parameterized0                |   352|
|39    |        CRC32_D8_u0                     |CRC32_D8_6                            |    85|
|40    |      MAC_tx_u0                         |MAC_tx__parameterized0                |   559|
|41    |        CRC32_D8_u0                     |CRC32_D8_5                            |    89|
|42    |      mac_arp_ip_mux_u0                 |mac_arp_ip_mux_4                      |    18|
|43    |    Ethernet_UDP_u0                     |Ethernet_UDP__parameterized0          |   364|
|44    |      UDP_rx_u0                         |UDP_rx__parameterized0                |   157|
|45    |      UDP_tx_u0                         |UDP_tx__parameterized0                |   207|
|46    |  UDP_Type_Gether_u0                    |UDP_Type_Gether                       |   283|
|47    |  cdc_scope_2_gether                    |AXIS_BUF_2CLK_8X2048__xdcDup__2       |   144|
|48    |  AXIS_BUF_2CLK_updata_u0               |AXIS_BUF_2CLK_8X2048__xdcDup__3       |   128|
|49    |  AXIS_BUF_2CLK_updata_u1               |AXIS_BUF_2CLK_8X2048__xdcDup__4       |   125|
|50    |  AXI_Master_Drive_u0                   |AXI_Master_Drive                      |   234|
|51    |  CLK_DIV_module_100k_u0                |CLK_DIV_module__parameterized0        |    46|
|52    |  CLK_DIV_module_1M_u0                  |CLK_DIV_module__parameterized1        |    42|
|53    |  CLK_DIV_module_u0                     |CLK_DIV_module                        |    43|
|54    |  UDP_Stack_Module_u0                   |UDP_Stack_Module                      |  3460|
|55    |    Data_2to1_ARP_IP_U0                 |Data_2to1__parameterized0__xdcDup__1  |   333|
|56    |    Data_2to1_ICMP_UDP                  |Data_2to1__xdcDup__1                  |   307|
|57    |    Ethernet_ARP_u0                     |Ethernet_ARP__xdcDup__1               |   690|
|58    |      ARP_Table_u0                      |ARP_Table__xdcDup__1                  |   367|
|59    |      ARP_rx_U0                         |ARP_rx                                |   156|
|60    |      ARP_tx_u0                         |ARP_tx                                |   163|
|61    |    Ethernet_ICMP_u0                    |Ethernet_ICMP                         |   280|
|62    |      ICMP_rx_u0                        |ICMP_rx                               |    79|
|63    |      ICMP_tx_u0                        |ICMP_tx                               |   201|
|64    |    Ethernet_IP_u0                      |Ethernet_IP__xdcDup__1                |   537|
|65    |      IP_rx_u0                          |IP_rx                                 |   180|
|66    |      IP_tx_u0                          |IP_tx__xdcDup__1                      |   357|
|67    |    Ethernet_MAC_u0                     |Ethernet_MAC                          |   984|
|68    |      CRC_Data_Pro_u0                   |CRC_Data_Pro__xdcDup__1               |   342|
|69    |      MAC_rx_u0                         |MAC_rx                                |   168|
|70    |      MAC_tx_u0                         |MAC_tx                                |   456|
|71    |        CRC32_D8_u0                     |CRC32_D8                              |    89|
|72    |      mac_arp_ip_mux_u0                 |mac_arp_ip_mux                        |    18|
|73    |    Ethernet_UDP_u0                     |Ethernet_UDP                          |   329|
|74    |      UDP_rx_u0                         |UDP_rx                                |   163|
|75    |      UDP_tx_u0                         |UDP_tx                                |   166|
|76    |  UDP_Type_Spilt_u0                     |UDP_Type_Spilt                        |   156|
|77    |  Updata_TOP_u0                         |Updata_TOP                            |   465|
|78    |    Updata_Ctrl_u0                      |Updata_Ctrl                           |   399|
|79    |    Updata_reply_u0                     |Updata_reply                          |    66|
|80    |  aurora_module_u0                      |aurora_module                         |   210|
|81    |    aurora_channel_u0                   |aurora_channel__xdcDup__1             |    99|
|82    |      aurora_8b10b_0_CLOCK_MODULE_u0    |aurora_8b10b_0_CLOCK_MODULE__2        |     8|
|83    |      support_reset_logic_i_u0          |aurora_8b10b_0_SUPPORT_RESET_LOGIC__2 |    39|
|84    |        gt_rst_r_cdc_sync               |aurora_8b10b_0_cdc_sync_exdes_1       |    27|
|85    |    aurora_channel_u1                   |aurora_channel                        |    99|
|86    |      aurora_8b10b_0_CLOCK_MODULE_u0    |aurora_8b10b_0_CLOCK_MODULE           |     8|
|87    |      support_reset_logic_i_u0          |aurora_8b10b_0_SUPPORT_RESET_LOGIC    |    39|
|88    |        gt_rst_r_cdc_sync               |aurora_8b10b_0_cdc_sync_exdes         |    27|
|89    |    aurora_8b10b_0_gt_common_wrapper_u0 |aurora_8b10b_0_gt_common_wrapper      |    11|
|90    |  cdc_logic_2_udma                      |AXIS_BUF_2CLK_8X2048__xdcDup__1       |   125|
|91    |  cdc_sfp_2_gether                      |AXIS_BUF_2CLK_8X2048                  |   125|
|92    |  cdc_spilt_2_scope_0                   |AXIS_BUF_2CLK_16X16                   |   134|
|93    |  cdc_udma_2_dds1_1                     |AXIS_BUF_2CLK_16X16__xdcDup__2        |   134|
|94    |  cdc_udma_2_dds1_2                     |AXIS_BUF_2CLK_16X16__xdcDup__3        |   144|
|95    |  cdc_udma_2_dds1_22                    |AXIS_BUF_2CLK_16X16__xdcDup__4        |   138|
|96    |  cdc_udma_2_dds1_3                     |AXIS_BUF_2CLK_16X16__xdcDup__5        |   142|
|97    |  cdc_udma_2_dds1_4                     |AXIS_BUF_2CLK_16X16__xdcDup__6        |   143|
|98    |  cdc_udma_2_dds1_5                     |AXIS_BUF_2CLK_16X16__xdcDup__7        |   142|
|99    |  cdc_udma_2_dds1_6                     |AXIS_BUF_2CLK_16X16__xdcDup__8        |   140|
|100   |  cdc_udma_2_dds2_1                     |AXIS_BUF_2CLK_16X16__xdcDup__9        |   134|
|101   |  cdc_udma_2_dds2_2                     |AXIS_BUF_2CLK_16X16__xdcDup__10       |   144|
|102   |  cdc_udma_2_dds2_22                    |AXIS_BUF_2CLK_16X16__xdcDup__11       |   138|
|103   |  cdc_udma_2_dds2_3                     |AXIS_BUF_2CLK_16X16__xdcDup__12       |   142|
|104   |  cdc_udma_2_dds2_4                     |AXIS_BUF_2CLK_16X16__xdcDup__13       |   143|
|105   |  cdc_udma_2_dds2_5                     |AXIS_BUF_2CLK_16X16__xdcDup__14       |   142|
|106   |  cdc_udma_2_dds2_6                     |AXIS_BUF_2CLK_16X16__xdcDup__15       |   140|
|107   |  cdc_udma_2_logic                      |AXIS_BUF_2CLK_16X16__xdcDup__1        |   168|
|108   |  design_1_wrapper_u0                   |design_1_wrapper                      |   336|
|109   |    design_1_i                          |design_1                              |   334|
|110   |  flash_drive                           |flash_drive__xdcDup__1                |   368|
|111   |    flash_ctrl_u0                       |flash_ctrl__xdcDup__1                 |   114|
|112   |    spi_drive_u0                        |spi_drive_0                           |   254|
|113   |  flash_drive_updata_u0                 |flash_drive                           |   546|
|114   |    flash_ctrl_u0                       |flash_ctrl                            |   207|
|115   |    spi_drive_u0                        |spi_drive                             |   339|
|116   |  iic_drive                             |iic_drive                             |   144|
|117   |  logic_top_u0                          |logic_top                             |   583|
|118   |    iic_stream_rx_u0                    |iic_stream_rx                         |    40|
|119   |    rst_gen_module_u0                   |rst_gen_module__parameterized2        |    26|
|120   |    sample_clk_gen_u0                   |sample_clk_gen                        |    81|
|121   |    sample_data_gen_u0                  |sample_data_gen                       |   103|
|122   |    spi_stream_rx_u0                    |spi_stream_rx                         |    57|
|123   |    uart_stream_rx_u0                   |uart_stream_rx                        |   143|
|124   |  rst_gen_module_125M_rst               |rst_gen_module                        |    26|
|125   |  rst_gen_module_1M_rst                 |rst_gen_module__parameterized1        |    25|
|126   |  rst_gen_module_50M_rst                |rst_gen_module__parameterized0        |    30|
|127   |  scope_UDP_Packet_u0                   |scope_UDP_Packet                      |    86|
|128   |  scope_top_u0                          |scope_top                             |   248|
|129   |    adc_drive_u0                        |adc_drive                             |    23|
|130   |    scope_data_gen_u0                   |scope_data_gen                        |   161|
|131   |      timer_1s_u0                       |timer_1s                              |    76|
|132   |  uart_adaptive_baud_rate_u0            |uart_adaptive_baud_rate               |  8183|
|133   |  uart_rx_dma_u0                        |uart_rx_dma                           |    58|
|134   |  uart_tx_dma_u0                        |uart_tx_dma                           |    32|
|135   |  uart_tx_u0                            |uart_tx                               |   195|
+------+----------------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:02:57 . Memory (MB): peak = 1402.965 ; gain = 664.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 240 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:02:37 . Memory (MB): peak = 1402.965 ; gain = 352.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:02:59 . Memory (MB): peak = 1402.965 ; gain = 664.566
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/init_clk_ibufg_i' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/init_clk_ibufg_i' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/init_clk_ibufg_i' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/init_clk_ibufg_i' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
INFO: [Opt 31-138] Pushed 2 inverter(s) to 10 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1402.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
539 Infos, 333 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:03:15 . Memory (MB): peak = 1402.965 ; gain = 973.336
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1402.965 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/a000_real_side/logic_eth/project_1/project_1.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1402.965 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  7 22:12:52 2025...
