<!-- HTML header for doxygen 1.9.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
  <head>
    <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=11" />
    <meta name="generator" content="Doxygen 1.10.0" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>Iros: iris/include/iris/arch/x86/amd64/page_structure.h Source File</title>
    <link href="tabs.css" rel="stylesheet" type="text/css" />
    <script type="text/javascript" src="jquery.js"></script>
    <script type="text/javascript" src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
 <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
 <script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
    <link href="doxygen.css" rel="stylesheet" type="text/css" />
    <link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
    <!-- ... other metadata & script includes ... -->
    <script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
    <script type="text/javascript">
      DoxygenAwesomeDarkModeToggle.init();
    </script>
    <script type="text/javascript" src="doxygen-awesome-fragment-copy-button.js"></script>
    <script type="text/javascript">
      DoxygenAwesomeFragmentCopyButton.init();
    </script>
    <script type="text/javascript" src="doxygen-awesome-paragraph-link.js"></script>
    <script type="text/javascript">
      DoxygenAwesomeParagraphLink.init();
    </script>
    <script type="text/javascript" src="doxygen-awesome-interactive-toc.js"></script>
    <script type="text/javascript">
      DoxygenAwesomeInteractiveToc.init();
    </script>
  </head>
  <body>
      <div id="top">
        <!-- do not remove this div, it is closed by doxygen! -->
        <div id="titlearea">
          <table cellspacing="0" cellpadding="0">
            <tbody>
              <tr id="projectrow">
                <td id="projectalign">
                  <div id="projectname">
                    Iros
                  </div>
                </td>
              </tr>
            </tbody>
          </table>
        </div>
        <!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('page__structure_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">page_structure.h</div></div>
</div><!--header-->
<div class="contents">
<a href="page__structure_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="preprocessor">#pragma once</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="preprocessor">#include &lt;<a class="code" href="include_2di_2bit_2prelude_8h.html">di/bit/prelude.h</a>&gt;</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="preprocessor">#include &lt;<a class="code" href="include_2di_2vocab_2array_2prelude_8h.html">di/vocab/array/prelude.h</a>&gt;</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span> </div>
<div class="foldopen" id="foldopen00006" data-start="{" data-end="}">
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno"><a class="line" href="namespaceiris_1_1x86_1_1amd64_1_1page__structure.html">    6</a></span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespaceiris_1_1x86_1_1amd64_1_1page__structure.html">iris::x86::amd64::page_structure</a> {</div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacedi_1_1bit.html">di::bit</a>;</div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// The format of the amd64 paging structures in long mode is described</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// in the AMD64 Programmer&#39;s Manual; Volume 2; Figure 5-18, 5-19, 5-20, and 5-21.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno"><a class="line" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1Present.html">   11</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1Present.html">Present</a> : <a class="code hl_struct" href="structdi_1_1bit_1_1BitFlag.html">BitFlag</a>&lt;0&gt; {};</div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1Writable.html">   12</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1Writable.html">Writable</a> : <a class="code hl_struct" href="structdi_1_1bit_1_1BitFlag.html">BitFlag</a>&lt;1&gt; {};</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1User.html">   13</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1User.html">User</a> : <a class="code hl_struct" href="structdi_1_1bit_1_1BitFlag.html">BitFlag</a>&lt;2&gt; {};</div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">// This bit is obsolete in the amd64 architecture. See Table 7-4 from the amd manual.</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1WriteThrough.html">   16</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1WriteThrough.html">WriteThrough</a> : <a class="code hl_struct" href="structdi_1_1bit_1_1BitFlag.html">BitFlag</a>&lt;3&gt; {};</div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">// This bit allows disabling the cache when reading and writing to memory. This</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">// may be necessary on real-hardware when dealing with memory-mapped IO registers.</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1CacheDisable.html">   20</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1CacheDisable.html">CacheDisable</a> : <a class="code hl_struct" href="structdi_1_1bit_1_1BitFlag.html">BitFlag</a>&lt;4&gt; {};</div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">// This bit is set by the CPU when a corresponding section of memory is accessed.</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">// This can be used to collect memory usage decisions to effect swap and disk cache</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// behavior.</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1Accessed.html">   25</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1Accessed.html">Accessed</a> : <a class="code hl_struct" href="structdi_1_1bit_1_1BitFlag.html">BitFlag</a>&lt;5&gt; {};</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">// This bit is set by the CPU when a write has been made to an individual page.</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">// This can be used to know whether pages need to be flushed to disk when using</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">// memory-mapped file IO.</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1Dirty.html">   30</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1Dirty.html">Dirty</a> : <a class="code hl_struct" href="structdi_1_1bit_1_1BitFlag.html">BitFlag</a>&lt;6&gt; {};</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">// This bit enables either 2 MiB paging or 1 GiB paging, depending on which tier</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">// entry is being used.</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1HugePage.html">   34</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1HugePage.html">HugePage</a> : <a class="code hl_struct" href="structdi_1_1bit_1_1BitFlag.html">BitFlag</a>&lt;7&gt; {};</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">// This bit prevents TLB flushed (reloading cr3) from effecting these pages.</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">// This is ideally used to kernel pages, which are present in all address spaces.</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">// However, some mitigations for spectre and meltdown may restrict its usage.</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1Global.html">   39</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1Global.html">Global</a> : <a class="code hl_struct" href="structdi_1_1bit_1_1BitFlag.html">BitFlag</a>&lt;8&gt; {};</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">// This is the structure which stores the actual physical address which the</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">// CPU accesses. It must be page-aligned, and the lowest 12 bits must be dropped.</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1PhysicalAddress.html">   43</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1PhysicalAddress.html">PhysicalAddress</a> : <a class="code hl_struct" href="structdi_1_1bit_1_1BitField.html">BitField</a>&lt;12, 40&gt; {};</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1NotExecutable.html">   45</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1NotExecutable.html">NotExecutable</a> : <a class="code hl_struct" href="structdi_1_1bit_1_1BitFlag.html">BitFlag</a>&lt;63&gt; {};</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="namespaceiris_1_1x86_1_1amd64_1_1page__structure.html#a98c1e38ab16ebf6ac9e1279692d5f483">   47</a></span><span class="keyword">using </span><a class="code hl_typedef" href="namespaceiris_1_1x86_1_1amd64_1_1page__structure.html#a98c1e38ab16ebf6ac9e1279692d5f483">StructureEntry</a> = <a class="code hl_class" href="classdi_1_1bit_1_1BitStruct.html">BitStruct</a>&lt;8, <a class="code hl_struct" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1Present.html">Present</a>, <a class="code hl_struct" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1Writable.html">Writable</a>, <a class="code hl_struct" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1User.html">User</a>, <a class="code hl_struct" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1WriteThrough.html">WriteThrough</a>, <a class="code hl_struct" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1CacheDisable.html">CacheDisable</a>, <a class="code hl_struct" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1Accessed.html">Accessed</a>, <a class="code hl_struct" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1Dirty.html">Dirty</a>, <a class="code hl_struct" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1HugePage.html">HugePage</a>,</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>                                 <a class="code hl_struct" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1Global.html">Global</a>, <a class="code hl_struct" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1PhysicalAddress.html">PhysicalAddress</a>, <a class="code hl_struct" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1NotExecutable.html">NotExecutable</a>&gt;;</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="namespaceiris_1_1x86_1_1amd64_1_1page__structure.html#a55d1525615ab23bc47dceb4c6e28e050">   50</a></span><span class="keyword">using </span><a class="code hl_typedef" href="namespaceiris_1_1x86_1_1amd64_1_1page__structure.html#a55d1525615ab23bc47dceb4c6e28e050">PageStructureTable</a> = di::Array&lt;StructureEntry, 512&gt;;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">// The translation of virtual addresses to physical addresses is defined illustrated</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">// in Figure 5-17 of the AMD64 Programmer&#39;s Manual; Volume 2.</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1Pml4Offset.html">   54</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1Pml4Offset.html">Pml4Offset</a> : <a class="code hl_struct" href="structdi_1_1bit_1_1BitField.html">BitField</a>&lt;39, 9&gt; {};</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1PdpOffset.html">   55</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1PdpOffset.html">PdpOffset</a> : <a class="code hl_struct" href="structdi_1_1bit_1_1BitField.html">BitField</a>&lt;30, 9&gt; {};</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1PdOffset.html">   56</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1PdOffset.html">PdOffset</a> : <a class="code hl_struct" href="structdi_1_1bit_1_1BitField.html">BitField</a>&lt;21, 9&gt; {};</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1PtOffset.html">   57</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1PtOffset.html">PtOffset</a> : <a class="code hl_struct" href="structdi_1_1bit_1_1BitField.html">BitField</a>&lt;12, 9&gt; {};</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1PhysicalOffset.html">   58</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1PhysicalOffset.html">PhysicalOffset</a> : <a class="code hl_struct" href="structdi_1_1bit_1_1BitField.html">BitField</a>&lt;0, 12&gt; {};</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="namespaceiris_1_1x86_1_1amd64_1_1page__structure.html#a7165dcc0b243ab52c6ba4d0cc9836230">   60</a></span><span class="keyword">using </span><a class="code hl_typedef" href="namespaceiris_1_1x86_1_1amd64_1_1page__structure.html#a7165dcc0b243ab52c6ba4d0cc9836230">VirtualAddressStructure</a> = BitStruct&lt;8, Pml4Offset, PdpOffset, PdOffset, PtOffset, PhysicalOffset&gt;;</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>}</div>
</div>
<div class="ttc" id="aclassdi_1_1bit_1_1BitStruct_html"><div class="ttname"><a href="classdi_1_1bit_1_1BitStruct.html">di::bit::BitStruct</a></div><div class="ttdef"><b>Definition</b> bit_struct.h:11</div></div>
<div class="ttc" id="ainclude_2di_2bit_2prelude_8h_html"><div class="ttname"><a href="include_2di_2bit_2prelude_8h.html">prelude.h</a></div></div>
<div class="ttc" id="ainclude_2di_2vocab_2array_2prelude_8h_html"><div class="ttname"><a href="include_2di_2vocab_2array_2prelude_8h.html">prelude.h</a></div></div>
<div class="ttc" id="anamespacedi_1_1bit_html"><div class="ttname"><a href="namespacedi_1_1bit.html">di::bit</a></div><div class="ttdef"><b>Definition</b> bit_proxy_reference.h:5</div></div>
<div class="ttc" id="anamespaceiris_1_1x86_1_1amd64_1_1page__structure_html"><div class="ttname"><a href="namespaceiris_1_1x86_1_1amd64_1_1page__structure.html">iris::x86::amd64::page_structure</a></div><div class="ttdef"><b>Definition</b> page_structure.h:6</div></div>
<div class="ttc" id="anamespaceiris_1_1x86_1_1amd64_1_1page__structure_html_a55d1525615ab23bc47dceb4c6e28e050"><div class="ttname"><a href="namespaceiris_1_1x86_1_1amd64_1_1page__structure.html#a55d1525615ab23bc47dceb4c6e28e050">iris::x86::amd64::page_structure::PageStructureTable</a></div><div class="ttdeci">di::Array&lt; StructureEntry, 512 &gt; PageStructureTable</div><div class="ttdef"><b>Definition</b> page_structure.h:50</div></div>
<div class="ttc" id="anamespaceiris_1_1x86_1_1amd64_1_1page__structure_html_a7165dcc0b243ab52c6ba4d0cc9836230"><div class="ttname"><a href="namespaceiris_1_1x86_1_1amd64_1_1page__structure.html#a7165dcc0b243ab52c6ba4d0cc9836230">iris::x86::amd64::page_structure::VirtualAddressStructure</a></div><div class="ttdeci">BitStruct&lt; 8, Pml4Offset, PdpOffset, PdOffset, PtOffset, PhysicalOffset &gt; VirtualAddressStructure</div><div class="ttdef"><b>Definition</b> page_structure.h:60</div></div>
<div class="ttc" id="anamespaceiris_1_1x86_1_1amd64_1_1page__structure_html_a98c1e38ab16ebf6ac9e1279692d5f483"><div class="ttname"><a href="namespaceiris_1_1x86_1_1amd64_1_1page__structure.html#a98c1e38ab16ebf6ac9e1279692d5f483">iris::x86::amd64::page_structure::StructureEntry</a></div><div class="ttdeci">BitStruct&lt; 8, Present, Writable, User, WriteThrough, CacheDisable, Accessed, Dirty, HugePage, Global, PhysicalAddress, NotExecutable &gt; StructureEntry</div><div class="ttdef"><b>Definition</b> page_structure.h:47</div></div>
<div class="ttc" id="astructdi_1_1bit_1_1BitField_html"><div class="ttname"><a href="structdi_1_1bit_1_1BitField.html">di::bit::BitField</a></div><div class="ttdef"><b>Definition</b> bit_field.h:9</div></div>
<div class="ttc" id="astructdi_1_1bit_1_1BitFlag_html"><div class="ttname"><a href="structdi_1_1bit_1_1BitFlag.html">di::bit::BitFlag</a></div><div class="ttdef"><b>Definition</b> bit_flag.h:7</div></div>
<div class="ttc" id="astructiris_1_1x86_1_1amd64_1_1page__structure_1_1Accessed_html"><div class="ttname"><a href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1Accessed.html">iris::x86::amd64::page_structure::Accessed</a></div><div class="ttdef"><b>Definition</b> page_structure.h:25</div></div>
<div class="ttc" id="astructiris_1_1x86_1_1amd64_1_1page__structure_1_1CacheDisable_html"><div class="ttname"><a href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1CacheDisable.html">iris::x86::amd64::page_structure::CacheDisable</a></div><div class="ttdef"><b>Definition</b> page_structure.h:20</div></div>
<div class="ttc" id="astructiris_1_1x86_1_1amd64_1_1page__structure_1_1Dirty_html"><div class="ttname"><a href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1Dirty.html">iris::x86::amd64::page_structure::Dirty</a></div><div class="ttdef"><b>Definition</b> page_structure.h:30</div></div>
<div class="ttc" id="astructiris_1_1x86_1_1amd64_1_1page__structure_1_1Global_html"><div class="ttname"><a href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1Global.html">iris::x86::amd64::page_structure::Global</a></div><div class="ttdef"><b>Definition</b> page_structure.h:39</div></div>
<div class="ttc" id="astructiris_1_1x86_1_1amd64_1_1page__structure_1_1HugePage_html"><div class="ttname"><a href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1HugePage.html">iris::x86::amd64::page_structure::HugePage</a></div><div class="ttdef"><b>Definition</b> page_structure.h:34</div></div>
<div class="ttc" id="astructiris_1_1x86_1_1amd64_1_1page__structure_1_1NotExecutable_html"><div class="ttname"><a href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1NotExecutable.html">iris::x86::amd64::page_structure::NotExecutable</a></div><div class="ttdef"><b>Definition</b> page_structure.h:45</div></div>
<div class="ttc" id="astructiris_1_1x86_1_1amd64_1_1page__structure_1_1PdOffset_html"><div class="ttname"><a href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1PdOffset.html">iris::x86::amd64::page_structure::PdOffset</a></div><div class="ttdef"><b>Definition</b> page_structure.h:56</div></div>
<div class="ttc" id="astructiris_1_1x86_1_1amd64_1_1page__structure_1_1PdpOffset_html"><div class="ttname"><a href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1PdpOffset.html">iris::x86::amd64::page_structure::PdpOffset</a></div><div class="ttdef"><b>Definition</b> page_structure.h:55</div></div>
<div class="ttc" id="astructiris_1_1x86_1_1amd64_1_1page__structure_1_1PhysicalAddress_html"><div class="ttname"><a href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1PhysicalAddress.html">iris::x86::amd64::page_structure::PhysicalAddress</a></div><div class="ttdef"><b>Definition</b> page_structure.h:43</div></div>
<div class="ttc" id="astructiris_1_1x86_1_1amd64_1_1page__structure_1_1PhysicalOffset_html"><div class="ttname"><a href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1PhysicalOffset.html">iris::x86::amd64::page_structure::PhysicalOffset</a></div><div class="ttdef"><b>Definition</b> page_structure.h:58</div></div>
<div class="ttc" id="astructiris_1_1x86_1_1amd64_1_1page__structure_1_1Pml4Offset_html"><div class="ttname"><a href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1Pml4Offset.html">iris::x86::amd64::page_structure::Pml4Offset</a></div><div class="ttdef"><b>Definition</b> page_structure.h:54</div></div>
<div class="ttc" id="astructiris_1_1x86_1_1amd64_1_1page__structure_1_1Present_html"><div class="ttname"><a href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1Present.html">iris::x86::amd64::page_structure::Present</a></div><div class="ttdef"><b>Definition</b> page_structure.h:11</div></div>
<div class="ttc" id="astructiris_1_1x86_1_1amd64_1_1page__structure_1_1PtOffset_html"><div class="ttname"><a href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1PtOffset.html">iris::x86::amd64::page_structure::PtOffset</a></div><div class="ttdef"><b>Definition</b> page_structure.h:57</div></div>
<div class="ttc" id="astructiris_1_1x86_1_1amd64_1_1page__structure_1_1User_html"><div class="ttname"><a href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1User.html">iris::x86::amd64::page_structure::User</a></div><div class="ttdef"><b>Definition</b> page_structure.h:13</div></div>
<div class="ttc" id="astructiris_1_1x86_1_1amd64_1_1page__structure_1_1Writable_html"><div class="ttname"><a href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1Writable.html">iris::x86::amd64::page_structure::Writable</a></div><div class="ttdef"><b>Definition</b> page_structure.h:12</div></div>
<div class="ttc" id="astructiris_1_1x86_1_1amd64_1_1page__structure_1_1WriteThrough_html"><div class="ttname"><a href="structiris_1_1x86_1_1amd64_1_1page__structure_1_1WriteThrough.html">iris::x86::amd64::page_structure::WriteThrough</a></div><div class="ttdef"><b>Definition</b> page_structure.h:16</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_2605f0c6ea8f9a17a384edc9a2df15f4.html">iris</a></li><li class="navelem"><a class="el" href="dir_29a765eed241630f2929477fec556e75.html">include</a></li><li class="navelem"><a class="el" href="dir_ffe5edf85fa540270b5bdba28be40ae5.html">iris</a></li><li class="navelem"><a class="el" href="dir_5fe499bcb7f32920606defa2f08a6cab.html">arch</a></li><li class="navelem"><a class="el" href="dir_407e6dd7785b117805c64851fb4bc1a2.html">x86</a></li><li class="navelem"><a class="el" href="dir_69ecb03340787322ec15c613fc74d859.html">amd64</a></li><li class="navelem"><a class="el" href="page__structure_8h.html">page_structure.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0 </li>
  </ul>
</div>
</body>
</html>
