{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 15:56:00 2015 " "Info: Processing started: Tue Dec 15 15:56:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|Q\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|Q\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|Q\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|Q\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[15\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[15\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[29\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[29\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[14\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[14\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[26\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[26\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|Q\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|Q\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[23\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[7\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[7\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[31\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[31\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[13\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[13\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[21\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[21\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[5\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[5\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[25\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[25\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[30\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[30\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[22\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[22\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[6\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[6\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|Q\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|Q\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[2\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[2\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[18\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[18\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[10\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[10\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[20\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[20\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[24\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[24\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|Q\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|Q\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[11\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[11\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[3\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[3\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[27\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[27\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[19\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[19\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[9\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[9\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[1\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[1\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[28\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[28\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[4\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[4\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[12\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[12\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[8\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[8\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[0\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[0\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[30\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[30\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[14\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[14\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[26\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[26\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[15\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[15\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[29\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[29\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|Q\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|Q\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[17\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[17\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[16\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[16\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[6\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[6\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[22\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[22\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[2\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[2\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[18\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[18\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[10\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[10\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[20\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[20\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[24\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[24\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[23\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[23\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[7\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[7\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[31\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[31\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[13\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[13\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[5\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[5\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[21\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[21\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[25\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[25\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[28\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[28\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[4\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[4\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[12\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[12\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[8\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[8\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[0\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[0\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[9\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[9\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[1\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[1\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[27\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[27\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[19\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[19\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[11\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[11\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[3\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[3\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[15\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[15\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[31\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[31\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[29\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[29\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[26\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[26\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[15\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[15\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[29\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[29\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[26\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[26\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[16\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[16\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[17\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[17\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[7\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[7\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[23\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[23\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[13\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[13\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[5\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[5\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[21\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[21\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[19\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[19\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[25\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[25\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[10\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[10\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[18\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[18\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[2\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[2\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[20\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[20\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[24\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[24\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[22\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[22\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[6\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[6\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[30\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[30\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[14\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[14\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[26\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[26\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[15\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[15\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[29\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[29\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[23\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[23\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[7\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[7\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[31\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[31\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[25\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[25\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[21\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[21\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[5\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[5\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[13\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[13\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[10\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[10\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[2\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[2\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[18\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[18\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[20\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[20\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[24\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[24\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[22\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[22\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[6\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[6\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[30\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[30\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[14\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[14\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[27\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[27\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[3\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[3\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[11\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[11\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[9\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[9\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[1\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[1\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[28\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[28\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[4\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[4\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[12\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[12\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[8\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[8\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[0\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[0\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[22\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[22\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[6\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[6\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[30\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[30\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[14\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[14\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[10\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[10\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[18\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[18\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[2\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[2\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[20\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[20\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[24\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[24\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[23\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[23\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[7\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[7\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[31\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[31\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[25\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[25\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[5\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[5\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[21\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[21\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[13\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[13\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[30\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[30\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[14\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[14\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[26\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[26\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[29\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[29\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[15\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[15\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[11\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[11\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[3\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[3\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[27\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[27\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[19\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[19\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[9\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[9\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[1\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[1\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[28\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[28\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[4\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[4\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[12\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[12\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[8\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[8\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[0\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[0\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[17\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[17\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[16\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[16\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[28\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[28\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[12\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[12\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[4\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[4\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[8\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[8\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[0\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[0\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[11\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[11\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[3\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[3\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[27\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[27\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[19\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[19\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[9\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[9\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[1\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[1\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[6\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[6\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[22\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[22\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[10\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[10\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[18\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[18\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[2\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[2\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[24\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[24\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[20\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[20\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[13\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[13\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[5\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[5\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[21\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[21\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[23\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[23\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[7\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[7\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[31\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[31\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[25\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[25\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[17\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[17\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[16\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[16\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[16\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[16\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[17\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[17\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[8\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[8\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[0\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[0\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[28\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[28\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[4\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[4\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[12\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[12\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[9\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[9\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[1\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[1\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[27\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[27\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[19\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[19\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[3\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[3\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[11\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[11\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[16\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[16\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[17\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[17\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|Q\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|Q\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[14\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[14\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[26\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[26\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[31\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[31\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[15\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[15\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[29\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[29\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[30\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[30\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[6\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[6\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[22\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[22\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[20\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[20\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[24\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[24\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[10\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[10\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[2\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[2\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[18\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[18\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[23\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[23\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[7\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[7\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[25\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[25\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[13\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[13\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[5\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[5\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[21\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[21\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[28\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[28\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[4\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[4\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[12\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[12\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[0\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[0\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[8\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[8\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[3\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[3\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[11\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[11\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[27\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[27\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[19\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[19\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[9\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[9\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[1\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[1\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[16\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[16\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[17\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[17\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|Q\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|Q\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[14\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[14\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[26\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[26\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[31\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[31\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[15\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[15\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[29\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[29\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[6\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[6\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[22\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[22\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[30\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[30\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[10\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[10\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[2\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[2\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[18\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[18\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[20\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[20\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[24\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[24\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[23\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[23\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[7\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[7\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[25\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[25\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[5\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[5\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[21\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[21\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[13\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[13\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[28\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[28\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[4\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[4\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[12\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[12\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[8\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[8\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[0\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[0\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[3\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[3\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[11\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[11\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[27\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[27\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[19\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[19\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[9\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[9\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[1\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[1\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[16\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[16\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[17\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[17\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "init " "Info: Assuming node \"init\" is a latch enable. Will not compute fmax for this pin." {  } { { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "57 " "Warning: Found 57 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[16\]\[0\]~473 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[16\]\[0\]~473\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[16\]\[0\]~473" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[16\]\[0\]~475 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[16\]\[0\]~475\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[16\]\[0\]~475" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[17\]\[0\]~463 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[17\]\[0\]~463\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[17\]\[0\]~463" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[11\]\[0\]~347 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[11\]\[0\]~347\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[11\]\[0\]~347" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[0\]\[0\]~474 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[0\]\[0\]~474\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[0\]\[0\]~474" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[12\]\[0\]~469 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[12\]\[0\]~469\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[12\]\[0\]~469" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[10\]\[0\]~392 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[10\]\[0\]~392\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[10\]\[0\]~392" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[22\]\[0\]~466 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[22\]\[0\]~466\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[22\]\[0\]~466" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[1\]\[0\]~462 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[1\]\[0\]~462\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[1\]\[0\]~462" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[11\]\[0\]~458 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[11\]\[0\]~458\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[11\]\[0\]~458" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[19\]\[0\]~481 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[19\]\[0\]~481\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[19\]\[0\]~481" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[3\]\[0\]~362 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[3\]\[0\]~362\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[3\]\[0\]~362" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[11\]\[0\]~647 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[11\]\[0\]~647\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[11\]\[0\]~647" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[8\]\[0\]~471 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[8\]\[0\]~471\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[8\]\[0\]~471" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~646 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~646\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~646" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[20\]\[0\]~495 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[20\]\[0\]~495\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[20\]\[0\]~495" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[4\]\[0\]~470 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[4\]\[0\]~470\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[4\]\[0\]~470" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[28\]\[0\]~468 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[28\]\[0\]~468\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[28\]\[0\]~468" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[10\]\[0\]~650 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[10\]\[0\]~650\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[10\]\[0\]~650" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[18\]\[0\]~494 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[18\]\[0\]~494\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[18\]\[0\]~494" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[2\]\[0\]~407 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[2\]\[0\]~407\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[2\]\[0\]~407" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[22\]\[0\]~467 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[22\]\[0\]~467\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[22\]\[0\]~467" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[14\]\[0\]~422 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[14\]\[0\]~422\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[14\]\[0\]~422" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[9\]\[0\]~460 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[9\]\[0\]~460\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[9\]\[0\]~460" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[27\]\[0\]~482 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[27\]\[0\]~482\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[27\]\[0\]~482" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[3\]\[0\]~648 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[3\]\[0\]~648\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[3\]\[0\]~648" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[7\]\[0\]~645 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[7\]\[0\]~645\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[7\]\[0\]~645" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[1\]\[0\]~450 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[1\]\[0\]~450\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[1\]\[0\]~450" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[21\]\[0\]~457 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[21\]\[0\]~457\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[21\]\[0\]~457" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[13\]\[0\]~452 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[13\]\[0\]~452\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[13\]\[0\]~452" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[7\]\[0\]~449 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[7\]\[0\]~449\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[7\]\[0\]~449" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[13\]\[0\]~451 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[13\]\[0\]~451\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[13\]\[0\]~451" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[7\]\[0\]~377 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[7\]\[0\]~377\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[7\]\[0\]~377" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~456 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~456\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~456" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[24\]\[0\]~472 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[24\]\[0\]~472\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[24\]\[0\]~472" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[2\]\[0\]~651 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[2\]\[0\]~651\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[2\]\[0\]~651" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[30\]\[0\]~465 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[30\]\[0\]~465\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[30\]\[0\]~465" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[19\]\[0\]~459 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[19\]\[0\]~459\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[19\]\[0\]~459" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[14\]\[0\]~652 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[14\]\[0\]~652\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[14\]\[0\]~652" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[6\]\[0\]~476 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[6\]\[0\]~476\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[6\]\[0\]~476" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[22\]\[0\]~503 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[22\]\[0\]~503\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[22\]\[0\]~503" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[30\]\[0\]~653 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[30\]\[0\]~653\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[30\]\[0\]~653" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[25\]\[0\]~461 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[25\]\[0\]~461\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[25\]\[0\]~461" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[5\]\[0\]~455 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[5\]\[0\]~455\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[5\]\[0\]~455" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[31\]\[0\]~453 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[31\]\[0\]~453\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[31\]\[0\]~453" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[31\]\[0\]~490 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[31\]\[0\]~490\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[31\]\[0\]~490" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[15\]\[0\]~464 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[15\]\[0\]~464\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[15\]\[0\]~464" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[4\] " "Info: Detected ripple clock \"DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[4\]\" as buffer" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Register.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[7\]\[0\]~649 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[7\]\[0\]~649\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[7\]\[0\]~649" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~488 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~488\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~488" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[26\]\[0\]~492 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[26\]\[0\]~492\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[26\]\[0\]~492" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[29\]\[0\]~454 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[29\]\[0\]~454\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[29\]\[0\]~454" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[3\] " "Info: Detected ripple clock \"DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[3\]\" as buffer" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Register.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[1\] " "Info: Detected ripple clock \"DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[1\]\" as buffer" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Register.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[2\] " "Info: Detected ripple clock \"DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[2\]\" as buffer" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Register.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[0\] " "Info: Detected ripple clock \"DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[0\]\" as buffer" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Register.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:CU1\|CurrState.store " "Info: Detected ripple clock \"CU:CU1\|CurrState.store\" as buffer" {  } { { "CU.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/CU.v" 33 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:CU1\|CurrState.store" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register DataPath:DP1\|ROM:romA\|rom\[12\]\[3\] register DataPath:DP1\|ROM:romA\|Q\[3\] 59.77 MHz 16.73 ns Internal " "Info: Clock \"clk\" has Internal fmax of 59.77 MHz between source register \"DataPath:DP1\|ROM:romA\|rom\[12\]\[3\]\" and destination register \"DataPath:DP1\|ROM:romA\|Q\[3\]\" (period= 16.73 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.067 ns + Longest register register " "Info: + Longest register to register delay is 4.067 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DataPath:DP1\|ROM:romA\|rom\[12\]\[3\] 1 REG LCCOMB_X33_Y18_N12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 1; REG Node = 'DataPath:DP1\|ROM:romA\|rom\[12\]\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|ROM:romA|rom[12][3] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.544 ns) 0.865 ns DataPath:DP1\|ROM:romA\|Mux4~19 2 COMB LCCOMB_X33_Y18_N24 1 " "Info: 2: + IC(0.321 ns) + CELL(0.544 ns) = 0.865 ns; Loc. = LCCOMB_X33_Y18_N24; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux4~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { DataPath:DP1|ROM:romA|rom[12][3] DataPath:DP1|ROM:romA|Mux4~19 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.178 ns) 1.871 ns DataPath:DP1\|ROM:romA\|Mux4~20 3 COMB LCCOMB_X30_Y18_N20 1 " "Info: 3: + IC(0.828 ns) + CELL(0.178 ns) = 1.871 ns; Loc. = LCCOMB_X30_Y18_N20; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux4~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { DataPath:DP1|ROM:romA|Mux4~19 DataPath:DP1|ROM:romA|Mux4~20 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.322 ns) 2.502 ns DataPath:DP1\|ROM:romA\|Mux4~25 4 COMB LCCOMB_X30_Y18_N2 1 " "Info: 4: + IC(0.309 ns) + CELL(0.322 ns) = 2.502 ns; Loc. = LCCOMB_X30_Y18_N2; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux4~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { DataPath:DP1|ROM:romA|Mux4~20 DataPath:DP1|ROM:romA|Mux4~25 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 2.975 ns DataPath:DP1\|ROM:romA\|Mux4~29 5 COMB LCCOMB_X30_Y18_N14 1 " "Info: 5: + IC(0.295 ns) + CELL(0.178 ns) = 2.975 ns; Loc. = LCCOMB_X30_Y18_N14; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux4~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { DataPath:DP1|ROM:romA|Mux4~25 DataPath:DP1|ROM:romA|Mux4~29 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.319 ns) 3.595 ns DataPath:DP1\|ROM:romA\|Mux4~30 6 COMB LCCOMB_X30_Y18_N6 1 " "Info: 6: + IC(0.301 ns) + CELL(0.319 ns) = 3.595 ns; Loc. = LCCOMB_X30_Y18_N6; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux4~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { DataPath:DP1|ROM:romA|Mux4~29 DataPath:DP1|ROM:romA|Mux4~30 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 4.067 ns DataPath:DP1\|ROM:romA\|Q\[3\] 7 REG LCCOMB_X30_Y18_N12 4 " "Info: 7: + IC(0.294 ns) + CELL(0.178 ns) = 4.067 ns; Loc. = LCCOMB_X30_Y18_N12; Fanout = 4; REG Node = 'DataPath:DP1\|ROM:romA\|Q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { DataPath:DP1|ROM:romA|Mux4~30 DataPath:DP1|ROM:romA|Q[3] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.719 ns ( 42.27 % ) " "Info: Total cell delay = 1.719 ns ( 42.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.348 ns ( 57.73 % ) " "Info: Total interconnect delay = 2.348 ns ( 57.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.067 ns" { DataPath:DP1|ROM:romA|rom[12][3] DataPath:DP1|ROM:romA|Mux4~19 DataPath:DP1|ROM:romA|Mux4~20 DataPath:DP1|ROM:romA|Mux4~25 DataPath:DP1|ROM:romA|Mux4~29 DataPath:DP1|ROM:romA|Mux4~30 DataPath:DP1|ROM:romA|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.067 ns" { DataPath:DP1|ROM:romA|rom[12][3] {} DataPath:DP1|ROM:romA|Mux4~19 {} DataPath:DP1|ROM:romA|Mux4~20 {} DataPath:DP1|ROM:romA|Mux4~25 {} DataPath:DP1|ROM:romA|Mux4~29 {} DataPath:DP1|ROM:romA|Mux4~30 {} DataPath:DP1|ROM:romA|Q[3] {} } { 0.000ns 0.321ns 0.828ns 0.309ns 0.295ns 0.301ns 0.294ns } { 0.000ns 0.544ns 0.178ns 0.322ns 0.178ns 0.319ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.107 ns - Smallest " "Info: - Smallest clock skew is -3.107 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.730 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns clk 1 CLK PIN_M1 7 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.677 ns) + CELL(0.879 ns) 3.572 ns CU:CU1\|CurrState.store 2 REG LCFF_X30_Y20_N1 182 " "Info: 2: + IC(1.677 ns) + CELL(0.879 ns) = 3.572 ns; Loc. = LCFF_X30_Y20_N1; Fanout = 182; REG Node = 'CU:CU1\|CurrState.store'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.556 ns" { clk CU:CU1|CurrState.store } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/CU.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.318 ns) + CELL(0.000 ns) 5.890 ns CU:CU1\|CurrState.store~clkctrl 3 COMB CLKCTRL_G8 8 " "Info: 3: + IC(2.318 ns) + CELL(0.000 ns) = 5.890 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'CU:CU1\|CurrState.store~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { CU:CU1|CurrState.store CU:CU1|CurrState.store~clkctrl } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/CU.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.322 ns) 7.730 ns DataPath:DP1\|ROM:romA\|Q\[3\] 4 REG LCCOMB_X30_Y18_N12 4 " "Info: 4: + IC(1.518 ns) + CELL(0.322 ns) = 7.730 ns; Loc. = LCCOMB_X30_Y18_N12; Fanout = 4; REG Node = 'DataPath:DP1\|ROM:romA\|Q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.840 ns" { CU:CU1|CurrState.store~clkctrl DataPath:DP1|ROM:romA|Q[3] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.217 ns ( 28.68 % ) " "Info: Total cell delay = 2.217 ns ( 28.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.513 ns ( 71.32 % ) " "Info: Total interconnect delay = 5.513 ns ( 71.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.730 ns" { clk CU:CU1|CurrState.store CU:CU1|CurrState.store~clkctrl DataPath:DP1|ROM:romA|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.730 ns" { clk {} clk~combout {} CU:CU1|CurrState.store {} CU:CU1|CurrState.store~clkctrl {} DataPath:DP1|ROM:romA|Q[3] {} } { 0.000ns 0.000ns 1.677ns 2.318ns 1.518ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.837 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 10.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns clk 1 CLK PIN_M1 7 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.677 ns) + CELL(0.879 ns) 3.572 ns CU:CU1\|CurrState.store 2 REG LCFF_X30_Y20_N1 182 " "Info: 2: + IC(1.677 ns) + CELL(0.879 ns) = 3.572 ns; Loc. = LCFF_X30_Y20_N1; Fanout = 182; REG Node = 'CU:CU1\|CurrState.store'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.556 ns" { clk CU:CU1|CurrState.store } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/CU.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.521 ns) 5.663 ns DataPath:DP1\|ROM:romA\|rom\[1\]\[0\]~450 3 COMB LCCOMB_X30_Y19_N30 8 " "Info: 3: + IC(1.570 ns) + CELL(0.521 ns) = 5.663 ns; Loc. = LCCOMB_X30_Y19_N30; Fanout = 8; COMB Node = 'DataPath:DP1\|ROM:romA\|rom\[1\]\[0\]~450'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.091 ns" { CU:CU1|CurrState.store DataPath:DP1|ROM:romA|rom[1][0]~450 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.544 ns) 7.093 ns DataPath:DP1\|ROM:romA\|rom\[12\]\[0\]~469 4 COMB LCCOMB_X30_Y19_N28 1 " "Info: 4: + IC(0.886 ns) + CELL(0.544 ns) = 7.093 ns; Loc. = LCCOMB_X30_Y19_N28; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|rom\[12\]\[0\]~469'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.430 ns" { DataPath:DP1|ROM:romA|rom[1][0]~450 DataPath:DP1|ROM:romA|rom[12][0]~469 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.075 ns) + CELL(0.000 ns) 9.168 ns DataPath:DP1\|ROM:romA\|rom\[12\]\[0\]~469clkctrl 5 COMB CLKCTRL_G6 8 " "Info: 5: + IC(2.075 ns) + CELL(0.000 ns) = 9.168 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'DataPath:DP1\|ROM:romA\|rom\[12\]\[0\]~469clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.075 ns" { DataPath:DP1|ROM:romA|rom[12][0]~469 DataPath:DP1|ROM:romA|rom[12][0]~469clkctrl } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.178 ns) 10.837 ns DataPath:DP1\|ROM:romA\|rom\[12\]\[3\] 6 REG LCCOMB_X33_Y18_N12 1 " "Info: 6: + IC(1.491 ns) + CELL(0.178 ns) = 10.837 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 1; REG Node = 'DataPath:DP1\|ROM:romA\|rom\[12\]\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { DataPath:DP1|ROM:romA|rom[12][0]~469clkctrl DataPath:DP1|ROM:romA|rom[12][3] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.138 ns ( 28.96 % ) " "Info: Total cell delay = 3.138 ns ( 28.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.699 ns ( 71.04 % ) " "Info: Total interconnect delay = 7.699 ns ( 71.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.837 ns" { clk CU:CU1|CurrState.store DataPath:DP1|ROM:romA|rom[1][0]~450 DataPath:DP1|ROM:romA|rom[12][0]~469 DataPath:DP1|ROM:romA|rom[12][0]~469clkctrl DataPath:DP1|ROM:romA|rom[12][3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.837 ns" { clk {} clk~combout {} CU:CU1|CurrState.store {} DataPath:DP1|ROM:romA|rom[1][0]~450 {} DataPath:DP1|ROM:romA|rom[12][0]~469 {} DataPath:DP1|ROM:romA|rom[12][0]~469clkctrl {} DataPath:DP1|ROM:romA|rom[12][3] {} } { 0.000ns 0.000ns 1.677ns 1.570ns 0.886ns 2.075ns 1.491ns } { 0.000ns 1.016ns 0.879ns 0.521ns 0.544ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.730 ns" { clk CU:CU1|CurrState.store CU:CU1|CurrState.store~clkctrl DataPath:DP1|ROM:romA|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.730 ns" { clk {} clk~combout {} CU:CU1|CurrState.store {} CU:CU1|CurrState.store~clkctrl {} DataPath:DP1|ROM:romA|Q[3] {} } { 0.000ns 0.000ns 1.677ns 2.318ns 1.518ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.322ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.837 ns" { clk CU:CU1|CurrState.store DataPath:DP1|ROM:romA|rom[1][0]~450 DataPath:DP1|ROM:romA|rom[12][0]~469 DataPath:DP1|ROM:romA|rom[12][0]~469clkctrl DataPath:DP1|ROM:romA|rom[12][3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.837 ns" { clk {} clk~combout {} CU:CU1|CurrState.store {} DataPath:DP1|ROM:romA|rom[1][0]~450 {} DataPath:DP1|ROM:romA|rom[12][0]~469 {} DataPath:DP1|ROM:romA|rom[12][0]~469clkctrl {} DataPath:DP1|ROM:romA|rom[12][3] {} } { 0.000ns 0.000ns 1.677ns 1.570ns 0.886ns 2.075ns 1.491ns } { 0.000ns 1.016ns 0.879ns 0.521ns 0.544ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.191 ns + " "Info: + Micro setup delay of destination is 1.191 ns" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.067 ns" { DataPath:DP1|ROM:romA|rom[12][3] DataPath:DP1|ROM:romA|Mux4~19 DataPath:DP1|ROM:romA|Mux4~20 DataPath:DP1|ROM:romA|Mux4~25 DataPath:DP1|ROM:romA|Mux4~29 DataPath:DP1|ROM:romA|Mux4~30 DataPath:DP1|ROM:romA|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.067 ns" { DataPath:DP1|ROM:romA|rom[12][3] {} DataPath:DP1|ROM:romA|Mux4~19 {} DataPath:DP1|ROM:romA|Mux4~20 {} DataPath:DP1|ROM:romA|Mux4~25 {} DataPath:DP1|ROM:romA|Mux4~29 {} DataPath:DP1|ROM:romA|Mux4~30 {} DataPath:DP1|ROM:romA|Q[3] {} } { 0.000ns 0.321ns 0.828ns 0.309ns 0.295ns 0.301ns 0.294ns } { 0.000ns 0.544ns 0.178ns 0.322ns 0.178ns 0.319ns 0.178ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.730 ns" { clk CU:CU1|CurrState.store CU:CU1|CurrState.store~clkctrl DataPath:DP1|ROM:romA|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.730 ns" { clk {} clk~combout {} CU:CU1|CurrState.store {} CU:CU1|CurrState.store~clkctrl {} DataPath:DP1|ROM:romA|Q[3] {} } { 0.000ns 0.000ns 1.677ns 2.318ns 1.518ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.322ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.837 ns" { clk CU:CU1|CurrState.store DataPath:DP1|ROM:romA|rom[1][0]~450 DataPath:DP1|ROM:romA|rom[12][0]~469 DataPath:DP1|ROM:romA|rom[12][0]~469clkctrl DataPath:DP1|ROM:romA|rom[12][3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.837 ns" { clk {} clk~combout {} CU:CU1|CurrState.store {} DataPath:DP1|ROM:romA|rom[1][0]~450 {} DataPath:DP1|ROM:romA|rom[12][0]~469 {} DataPath:DP1|ROM:romA|rom[12][0]~469clkctrl {} DataPath:DP1|ROM:romA|rom[12][3] {} } { 0.000ns 0.000ns 1.677ns 1.570ns 0.886ns 2.075ns 1.491ns } { 0.000ns 1.016ns 0.879ns 0.521ns 0.544ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "DataPath:DP1\|InstructionSetOperations:ISO\|Register:regA\|A_Reg\[4\] DataPath:DP1\|ROM:romA\|rom\[19\]\[4\] clk 6.079 ns " "Info: Found hold time violation between source  pin or register \"DataPath:DP1\|InstructionSetOperations:ISO\|Register:regA\|A_Reg\[4\]\" and destination pin or register \"DataPath:DP1\|ROM:romA\|rom\[19\]\[4\]\" for clock \"clk\" (Hold time is 6.079 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.889 ns + Largest " "Info: + Largest clock skew is 7.889 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.780 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns clk 1 CLK PIN_M1 7 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.026 ns) + CELL(0.879 ns) 3.921 ns DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[4\] 2 REG LCFF_X30_Y23_N13 179 " "Info: 2: + IC(2.026 ns) + CELL(0.879 ns) = 3.921 ns; Loc. = LCFF_X30_Y23_N13; Fanout = 179; REG Node = 'DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.905 ns" { clk DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Register.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(0.485 ns) 5.741 ns DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~456 3 COMB LCCOMB_X29_Y20_N6 4 " "Info: 3: + IC(1.335 ns) + CELL(0.485 ns) = 5.741 ns; Loc. = LCCOMB_X29_Y20_N6; Fanout = 4; COMB Node = 'DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~456'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] DataPath:DP1|ROM:romA|rom[23][0]~456 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.178 ns) 6.767 ns DataPath:DP1\|ROM:romA\|rom\[19\]\[0\]~481 4 COMB LCCOMB_X28_Y19_N28 1 " "Info: 4: + IC(0.848 ns) + CELL(0.178 ns) = 6.767 ns; Loc. = LCCOMB_X28_Y19_N28; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|rom\[19\]\[0\]~481'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { DataPath:DP1|ROM:romA|rom[23][0]~456 DataPath:DP1|ROM:romA|rom[19][0]~481 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.156 ns) + CELL(0.000 ns) 8.923 ns DataPath:DP1\|ROM:romA\|rom\[19\]\[0\]~481clkctrl 5 COMB CLKCTRL_G1 8 " "Info: 5: + IC(2.156 ns) + CELL(0.000 ns) = 8.923 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'DataPath:DP1\|ROM:romA\|rom\[19\]\[0\]~481clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.156 ns" { DataPath:DP1|ROM:romA|rom[19][0]~481 DataPath:DP1|ROM:romA|rom[19][0]~481clkctrl } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.322 ns) 10.780 ns DataPath:DP1\|ROM:romA\|rom\[19\]\[4\] 6 REG LCCOMB_X31_Y19_N2 1 " "Info: 6: + IC(1.535 ns) + CELL(0.322 ns) = 10.780 ns; Loc. = LCCOMB_X31_Y19_N2; Fanout = 1; REG Node = 'DataPath:DP1\|ROM:romA\|rom\[19\]\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.857 ns" { DataPath:DP1|ROM:romA|rom[19][0]~481clkctrl DataPath:DP1|ROM:romA|rom[19][4] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.880 ns ( 26.72 % ) " "Info: Total cell delay = 2.880 ns ( 26.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.900 ns ( 73.28 % ) " "Info: Total interconnect delay = 7.900 ns ( 73.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.780 ns" { clk DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] DataPath:DP1|ROM:romA|rom[23][0]~456 DataPath:DP1|ROM:romA|rom[19][0]~481 DataPath:DP1|ROM:romA|rom[19][0]~481clkctrl DataPath:DP1|ROM:romA|rom[19][4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.780 ns" { clk {} clk~combout {} DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] {} DataPath:DP1|ROM:romA|rom[23][0]~456 {} DataPath:DP1|ROM:romA|rom[19][0]~481 {} DataPath:DP1|ROM:romA|rom[19][0]~481clkctrl {} DataPath:DP1|ROM:romA|rom[19][4] {} } { 0.000ns 0.000ns 2.026ns 1.335ns 0.848ns 2.156ns 1.535ns } { 0.000ns 1.016ns 0.879ns 0.485ns 0.178ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.891 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns clk 1 CLK PIN_M1 7 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.195 ns clk~clkctrl 2 COMB CLKCTRL_G3 18 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.195 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.094 ns) + CELL(0.602 ns) 2.891 ns DataPath:DP1\|InstructionSetOperations:ISO\|Register:regA\|A_Reg\[4\] 3 REG LCFF_X35_Y19_N13 36 " "Info: 3: + IC(1.094 ns) + CELL(0.602 ns) = 2.891 ns; Loc. = LCFF_X35_Y19_N13; Fanout = 36; REG Node = 'DataPath:DP1\|InstructionSetOperations:ISO\|Register:regA\|A_Reg\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { clk~clkctrl DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Register.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.618 ns ( 55.97 % ) " "Info: Total cell delay = 1.618 ns ( 55.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.273 ns ( 44.03 % ) " "Info: Total interconnect delay = 1.273 ns ( 44.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { clk clk~clkctrl DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { clk {} clk~combout {} clk~clkctrl {} DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] {} } { 0.000ns 0.000ns 0.179ns 1.094ns } { 0.000ns 1.016ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.780 ns" { clk DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] DataPath:DP1|ROM:romA|rom[23][0]~456 DataPath:DP1|ROM:romA|rom[19][0]~481 DataPath:DP1|ROM:romA|rom[19][0]~481clkctrl DataPath:DP1|ROM:romA|rom[19][4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.780 ns" { clk {} clk~combout {} DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] {} DataPath:DP1|ROM:romA|rom[23][0]~456 {} DataPath:DP1|ROM:romA|rom[19][0]~481 {} DataPath:DP1|ROM:romA|rom[19][0]~481clkctrl {} DataPath:DP1|ROM:romA|rom[19][4] {} } { 0.000ns 0.000ns 2.026ns 1.335ns 0.848ns 2.156ns 1.535ns } { 0.000ns 1.016ns 0.879ns 0.485ns 0.178ns 0.000ns 0.322ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { clk clk~clkctrl DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { clk {} clk~combout {} clk~clkctrl {} DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] {} } { 0.000ns 0.000ns 0.179ns 1.094ns } { 0.000ns 1.016ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Register.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.533 ns - Shortest register register " "Info: - Shortest register to register delay is 1.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DataPath:DP1\|InstructionSetOperations:ISO\|Register:regA\|A_Reg\[4\] 1 REG LCFF_X35_Y19_N13 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y19_N13; Fanout = 36; REG Node = 'DataPath:DP1\|InstructionSetOperations:ISO\|Register:regA\|A_Reg\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Register.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.545 ns) 1.533 ns DataPath:DP1\|ROM:romA\|rom\[19\]\[4\] 2 REG LCCOMB_X31_Y19_N2 1 " "Info: 2: + IC(0.988 ns) + CELL(0.545 ns) = 1.533 ns; Loc. = LCCOMB_X31_Y19_N2; Fanout = 1; REG Node = 'DataPath:DP1\|ROM:romA\|rom\[19\]\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] DataPath:DP1|ROM:romA|rom[19][4] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.545 ns ( 35.55 % ) " "Info: Total cell delay = 0.545 ns ( 35.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.988 ns ( 64.45 % ) " "Info: Total interconnect delay = 0.988 ns ( 64.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] DataPath:DP1|ROM:romA|rom[19][4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.533 ns" { DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] {} DataPath:DP1|ROM:romA|rom[19][4] {} } { 0.000ns 0.988ns } { 0.000ns 0.545ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Register.v" 17 -1 0 } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.780 ns" { clk DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] DataPath:DP1|ROM:romA|rom[23][0]~456 DataPath:DP1|ROM:romA|rom[19][0]~481 DataPath:DP1|ROM:romA|rom[19][0]~481clkctrl DataPath:DP1|ROM:romA|rom[19][4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.780 ns" { clk {} clk~combout {} DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] {} DataPath:DP1|ROM:romA|rom[23][0]~456 {} DataPath:DP1|ROM:romA|rom[19][0]~481 {} DataPath:DP1|ROM:romA|rom[19][0]~481clkctrl {} DataPath:DP1|ROM:romA|rom[19][4] {} } { 0.000ns 0.000ns 2.026ns 1.335ns 0.848ns 2.156ns 1.535ns } { 0.000ns 1.016ns 0.879ns 0.485ns 0.178ns 0.000ns 0.322ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { clk clk~clkctrl DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { clk {} clk~combout {} clk~clkctrl {} DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] {} } { 0.000ns 0.000ns 0.179ns 1.094ns } { 0.000ns 1.016ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] DataPath:DP1|ROM:romA|rom[19][4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.533 ns" { DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] {} DataPath:DP1|ROM:romA|rom[19][4] {} } { 0.000ns 0.988ns } { 0.000ns 0.545ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "DataPath:DP1\|ROM:romA\|Q\[3\] init clk 7.811 ns register " "Info: tsu for register \"DataPath:DP1\|ROM:romA\|Q\[3\]\" (data pin = \"init\", clock pin = \"clk\") is 7.811 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.350 ns + Longest pin register " "Info: + Longest pin to register delay is 14.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns init 1 CLK PIN_E11 97 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_E11; Fanout = 97; CLK Node = 'init'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.957 ns) + CELL(0.507 ns) 8.307 ns DataPath:DP1\|ROM:romA\|Mux7~1 2 COMB LCCOMB_X34_Y22_N8 48 " "Info: 2: + IC(6.957 ns) + CELL(0.507 ns) = 8.307 ns; Loc. = LCCOMB_X34_Y22_N8; Fanout = 48; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux7~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.464 ns" { init DataPath:DP1|ROM:romA|Mux7~1 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.322 ns) 10.189 ns DataPath:DP1\|ROM:romA\|Mux4~11 3 COMB LCCOMB_X28_Y19_N30 2 " "Info: 3: + IC(1.560 ns) + CELL(0.322 ns) = 10.189 ns; Loc. = LCCOMB_X28_Y19_N30; Fanout = 2; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux4~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { DataPath:DP1|ROM:romA|Mux7~1 DataPath:DP1|ROM:romA|Mux4~11 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 10.659 ns DataPath:DP1\|ROM:romA\|Mux4~12 4 COMB LCCOMB_X28_Y19_N26 1 " "Info: 4: + IC(0.292 ns) + CELL(0.178 ns) = 10.659 ns; Loc. = LCCOMB_X28_Y19_N26; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux4~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { DataPath:DP1|ROM:romA|Mux4~11 DataPath:DP1|ROM:romA|Mux4~12 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.178 ns) 11.706 ns DataPath:DP1\|ROM:romA\|Mux4~13 5 COMB LCCOMB_X28_Y17_N4 1 " "Info: 5: + IC(0.869 ns) + CELL(0.178 ns) = 11.706 ns; Loc. = LCCOMB_X28_Y17_N4; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux4~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { DataPath:DP1|ROM:romA|Mux4~12 DataPath:DP1|ROM:romA|Mux4~13 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.545 ns) 13.400 ns DataPath:DP1\|ROM:romA\|Mux4~14 6 COMB LCCOMB_X30_Y18_N26 1 " "Info: 6: + IC(1.149 ns) + CELL(0.545 ns) = 13.400 ns; Loc. = LCCOMB_X30_Y18_N26; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux4~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { DataPath:DP1|ROM:romA|Mux4~13 DataPath:DP1|ROM:romA|Mux4~14 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.178 ns) 13.878 ns DataPath:DP1\|ROM:romA\|Mux4~30 7 COMB LCCOMB_X30_Y18_N6 1 " "Info: 7: + IC(0.300 ns) + CELL(0.178 ns) = 13.878 ns; Loc. = LCCOMB_X30_Y18_N6; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux4~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { DataPath:DP1|ROM:romA|Mux4~14 DataPath:DP1|ROM:romA|Mux4~30 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 14.350 ns DataPath:DP1\|ROM:romA\|Q\[3\] 8 REG LCCOMB_X30_Y18_N12 4 " "Info: 8: + IC(0.294 ns) + CELL(0.178 ns) = 14.350 ns; Loc. = LCCOMB_X30_Y18_N12; Fanout = 4; REG Node = 'DataPath:DP1\|ROM:romA\|Q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { DataPath:DP1|ROM:romA|Mux4~30 DataPath:DP1|ROM:romA|Q[3] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.929 ns ( 20.41 % ) " "Info: Total cell delay = 2.929 ns ( 20.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.421 ns ( 79.59 % ) " "Info: Total interconnect delay = 11.421 ns ( 79.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.350 ns" { init DataPath:DP1|ROM:romA|Mux7~1 DataPath:DP1|ROM:romA|Mux4~11 DataPath:DP1|ROM:romA|Mux4~12 DataPath:DP1|ROM:romA|Mux4~13 DataPath:DP1|ROM:romA|Mux4~14 DataPath:DP1|ROM:romA|Mux4~30 DataPath:DP1|ROM:romA|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.350 ns" { init {} init~combout {} DataPath:DP1|ROM:romA|Mux7~1 {} DataPath:DP1|ROM:romA|Mux4~11 {} DataPath:DP1|ROM:romA|Mux4~12 {} DataPath:DP1|ROM:romA|Mux4~13 {} DataPath:DP1|ROM:romA|Mux4~14 {} DataPath:DP1|ROM:romA|Mux4~30 {} DataPath:DP1|ROM:romA|Q[3] {} } { 0.000ns 0.000ns 6.957ns 1.560ns 0.292ns 0.869ns 1.149ns 0.300ns 0.294ns } { 0.000ns 0.843ns 0.507ns 0.322ns 0.178ns 0.178ns 0.545ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.191 ns + " "Info: + Micro setup delay of destination is 1.191 ns" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.730 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns clk 1 CLK PIN_M1 7 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.677 ns) + CELL(0.879 ns) 3.572 ns CU:CU1\|CurrState.store 2 REG LCFF_X30_Y20_N1 182 " "Info: 2: + IC(1.677 ns) + CELL(0.879 ns) = 3.572 ns; Loc. = LCFF_X30_Y20_N1; Fanout = 182; REG Node = 'CU:CU1\|CurrState.store'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.556 ns" { clk CU:CU1|CurrState.store } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/CU.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.318 ns) + CELL(0.000 ns) 5.890 ns CU:CU1\|CurrState.store~clkctrl 3 COMB CLKCTRL_G8 8 " "Info: 3: + IC(2.318 ns) + CELL(0.000 ns) = 5.890 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'CU:CU1\|CurrState.store~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { CU:CU1|CurrState.store CU:CU1|CurrState.store~clkctrl } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/CU.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.322 ns) 7.730 ns DataPath:DP1\|ROM:romA\|Q\[3\] 4 REG LCCOMB_X30_Y18_N12 4 " "Info: 4: + IC(1.518 ns) + CELL(0.322 ns) = 7.730 ns; Loc. = LCCOMB_X30_Y18_N12; Fanout = 4; REG Node = 'DataPath:DP1\|ROM:romA\|Q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.840 ns" { CU:CU1|CurrState.store~clkctrl DataPath:DP1|ROM:romA|Q[3] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.217 ns ( 28.68 % ) " "Info: Total cell delay = 2.217 ns ( 28.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.513 ns ( 71.32 % ) " "Info: Total interconnect delay = 5.513 ns ( 71.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.730 ns" { clk CU:CU1|CurrState.store CU:CU1|CurrState.store~clkctrl DataPath:DP1|ROM:romA|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.730 ns" { clk {} clk~combout {} CU:CU1|CurrState.store {} CU:CU1|CurrState.store~clkctrl {} DataPath:DP1|ROM:romA|Q[3] {} } { 0.000ns 0.000ns 1.677ns 2.318ns 1.518ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.350 ns" { init DataPath:DP1|ROM:romA|Mux7~1 DataPath:DP1|ROM:romA|Mux4~11 DataPath:DP1|ROM:romA|Mux4~12 DataPath:DP1|ROM:romA|Mux4~13 DataPath:DP1|ROM:romA|Mux4~14 DataPath:DP1|ROM:romA|Mux4~30 DataPath:DP1|ROM:romA|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.350 ns" { init {} init~combout {} DataPath:DP1|ROM:romA|Mux7~1 {} DataPath:DP1|ROM:romA|Mux4~11 {} DataPath:DP1|ROM:romA|Mux4~12 {} DataPath:DP1|ROM:romA|Mux4~13 {} DataPath:DP1|ROM:romA|Mux4~14 {} DataPath:DP1|ROM:romA|Mux4~30 {} DataPath:DP1|ROM:romA|Q[3] {} } { 0.000ns 0.000ns 6.957ns 1.560ns 0.292ns 0.869ns 1.149ns 0.300ns 0.294ns } { 0.000ns 0.843ns 0.507ns 0.322ns 0.178ns 0.178ns 0.545ns 0.178ns 0.178ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.730 ns" { clk CU:CU1|CurrState.store CU:CU1|CurrState.store~clkctrl DataPath:DP1|ROM:romA|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.730 ns" { clk {} clk~combout {} CU:CU1|CurrState.store {} CU:CU1|CurrState.store~clkctrl {} DataPath:DP1|ROM:romA|Q[3] {} } { 0.000ns 0.000ns 1.677ns 2.318ns 1.518ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.322ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk RAMout\[2\] DataPath:DP1\|ROM:romA\|Q\[2\] 13.952 ns register " "Info: tco from clock \"clk\" to destination pin \"RAMout\[2\]\" through register \"DataPath:DP1\|ROM:romA\|Q\[2\]\" is 13.952 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.721 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns clk 1 CLK PIN_M1 7 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.677 ns) + CELL(0.879 ns) 3.572 ns CU:CU1\|CurrState.store 2 REG LCFF_X30_Y20_N1 182 " "Info: 2: + IC(1.677 ns) + CELL(0.879 ns) = 3.572 ns; Loc. = LCFF_X30_Y20_N1; Fanout = 182; REG Node = 'CU:CU1\|CurrState.store'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.556 ns" { clk CU:CU1|CurrState.store } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/CU.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.318 ns) + CELL(0.000 ns) 5.890 ns CU:CU1\|CurrState.store~clkctrl 3 COMB CLKCTRL_G8 8 " "Info: 3: + IC(2.318 ns) + CELL(0.000 ns) = 5.890 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'CU:CU1\|CurrState.store~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { CU:CU1|CurrState.store CU:CU1|CurrState.store~clkctrl } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/CU.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.509 ns) + CELL(0.322 ns) 7.721 ns DataPath:DP1\|ROM:romA\|Q\[2\] 4 REG LCCOMB_X32_Y18_N4 4 " "Info: 4: + IC(1.509 ns) + CELL(0.322 ns) = 7.721 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 4; REG Node = 'DataPath:DP1\|ROM:romA\|Q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { CU:CU1|CurrState.store~clkctrl DataPath:DP1|ROM:romA|Q[2] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.217 ns ( 28.71 % ) " "Info: Total cell delay = 2.217 ns ( 28.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.504 ns ( 71.29 % ) " "Info: Total interconnect delay = 5.504 ns ( 71.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.721 ns" { clk CU:CU1|CurrState.store CU:CU1|CurrState.store~clkctrl DataPath:DP1|ROM:romA|Q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.721 ns" { clk {} clk~combout {} CU:CU1|CurrState.store {} CU:CU1|CurrState.store~clkctrl {} DataPath:DP1|ROM:romA|Q[2] {} } { 0.000ns 0.000ns 1.677ns 2.318ns 1.509ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.231 ns + Longest register pin " "Info: + Longest register to pin delay is 6.231 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DataPath:DP1\|ROM:romA\|Q\[2\] 1 REG LCCOMB_X32_Y18_N4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 4; REG Node = 'DataPath:DP1\|ROM:romA\|Q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|ROM:romA|Q[2] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.235 ns) + CELL(2.996 ns) 6.231 ns RAMout\[2\] 2 PIN PIN_AA11 0 " "Info: 2: + IC(3.235 ns) + CELL(2.996 ns) = 6.231 ns; Loc. = PIN_AA11; Fanout = 0; PIN Node = 'RAMout\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.231 ns" { DataPath:DP1|ROM:romA|Q[2] RAMout[2] } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.996 ns ( 48.08 % ) " "Info: Total cell delay = 2.996 ns ( 48.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.235 ns ( 51.92 % ) " "Info: Total interconnect delay = 3.235 ns ( 51.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.231 ns" { DataPath:DP1|ROM:romA|Q[2] RAMout[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.231 ns" { DataPath:DP1|ROM:romA|Q[2] {} RAMout[2] {} } { 0.000ns 3.235ns } { 0.000ns 2.996ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.721 ns" { clk CU:CU1|CurrState.store CU:CU1|CurrState.store~clkctrl DataPath:DP1|ROM:romA|Q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.721 ns" { clk {} clk~combout {} CU:CU1|CurrState.store {} CU:CU1|CurrState.store~clkctrl {} DataPath:DP1|ROM:romA|Q[2] {} } { 0.000ns 0.000ns 1.677ns 2.318ns 1.509ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.322ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.231 ns" { DataPath:DP1|ROM:romA|Q[2] RAMout[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.231 ns" { DataPath:DP1|ROM:romA|Q[2] {} RAMout[2] {} } { 0.000ns 3.235ns } { 0.000ns 2.996ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DataPath:DP1\|ROM:romA\|Q\[1\] init clk -1.873 ns register " "Info: th for register \"DataPath:DP1\|ROM:romA\|Q\[1\]\" (data pin = \"init\", clock pin = \"clk\") is -1.873 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.689 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns clk 1 CLK PIN_M1 7 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.677 ns) + CELL(0.879 ns) 3.572 ns CU:CU1\|CurrState.store 2 REG LCFF_X30_Y20_N1 182 " "Info: 2: + IC(1.677 ns) + CELL(0.879 ns) = 3.572 ns; Loc. = LCFF_X30_Y20_N1; Fanout = 182; REG Node = 'CU:CU1\|CurrState.store'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.556 ns" { clk CU:CU1|CurrState.store } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/CU.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.318 ns) + CELL(0.000 ns) 5.890 ns CU:CU1\|CurrState.store~clkctrl 3 COMB CLKCTRL_G8 8 " "Info: 3: + IC(2.318 ns) + CELL(0.000 ns) = 5.890 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'CU:CU1\|CurrState.store~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { CU:CU1|CurrState.store CU:CU1|CurrState.store~clkctrl } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/CU.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.322 ns) 7.689 ns DataPath:DP1\|ROM:romA\|Q\[1\] 4 REG LCCOMB_X33_Y19_N0 4 " "Info: 4: + IC(1.477 ns) + CELL(0.322 ns) = 7.689 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 4; REG Node = 'DataPath:DP1\|ROM:romA\|Q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { CU:CU1|CurrState.store~clkctrl DataPath:DP1|ROM:romA|Q[1] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.217 ns ( 28.83 % ) " "Info: Total cell delay = 2.217 ns ( 28.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.472 ns ( 71.17 % ) " "Info: Total interconnect delay = 5.472 ns ( 71.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.689 ns" { clk CU:CU1|CurrState.store CU:CU1|CurrState.store~clkctrl DataPath:DP1|ROM:romA|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.689 ns" { clk {} clk~combout {} CU:CU1|CurrState.store {} CU:CU1|CurrState.store~clkctrl {} DataPath:DP1|ROM:romA|Q[1] {} } { 0.000ns 0.000ns 1.677ns 2.318ns 1.477ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.562 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns init 1 CLK PIN_E11 97 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_E11; Fanout = 97; CLK Node = 'init'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.148 ns) + CELL(0.521 ns) 7.512 ns DataPath:DP1\|ROM:romA\|Mux6~28 2 COMB LCCOMB_X33_Y23_N26 1 " "Info: 2: + IC(6.148 ns) + CELL(0.521 ns) = 7.512 ns; Loc. = LCCOMB_X33_Y23_N26; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux6~28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.669 ns" { init DataPath:DP1|ROM:romA|Mux6~28 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.178 ns) 8.608 ns DataPath:DP1\|ROM:romA\|Mux6~29 3 COMB LCCOMB_X33_Y19_N18 1 " "Info: 3: + IC(0.918 ns) + CELL(0.178 ns) = 8.608 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux6~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { DataPath:DP1|ROM:romA|Mux6~28 DataPath:DP1|ROM:romA|Mux6~29 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 9.084 ns DataPath:DP1\|ROM:romA\|Mux6~30 4 COMB LCCOMB_X33_Y19_N28 1 " "Info: 4: + IC(0.298 ns) + CELL(0.178 ns) = 9.084 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux6~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { DataPath:DP1|ROM:romA|Mux6~29 DataPath:DP1|ROM:romA|Mux6~30 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.178 ns) 9.562 ns DataPath:DP1\|ROM:romA\|Q\[1\] 5 REG LCCOMB_X33_Y19_N0 4 " "Info: 5: + IC(0.300 ns) + CELL(0.178 ns) = 9.562 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 4; REG Node = 'DataPath:DP1\|ROM:romA\|Q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { DataPath:DP1|ROM:romA|Mux6~30 DataPath:DP1|ROM:romA|Q[1] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.898 ns ( 19.85 % ) " "Info: Total cell delay = 1.898 ns ( 19.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.664 ns ( 80.15 % ) " "Info: Total interconnect delay = 7.664 ns ( 80.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.562 ns" { init DataPath:DP1|ROM:romA|Mux6~28 DataPath:DP1|ROM:romA|Mux6~29 DataPath:DP1|ROM:romA|Mux6~30 DataPath:DP1|ROM:romA|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.562 ns" { init {} init~combout {} DataPath:DP1|ROM:romA|Mux6~28 {} DataPath:DP1|ROM:romA|Mux6~29 {} DataPath:DP1|ROM:romA|Mux6~30 {} DataPath:DP1|ROM:romA|Q[1] {} } { 0.000ns 0.000ns 6.148ns 0.918ns 0.298ns 0.300ns } { 0.000ns 0.843ns 0.521ns 0.178ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.689 ns" { clk CU:CU1|CurrState.store CU:CU1|CurrState.store~clkctrl DataPath:DP1|ROM:romA|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.689 ns" { clk {} clk~combout {} CU:CU1|CurrState.store {} CU:CU1|CurrState.store~clkctrl {} DataPath:DP1|ROM:romA|Q[1] {} } { 0.000ns 0.000ns 1.677ns 2.318ns 1.477ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.322ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.562 ns" { init DataPath:DP1|ROM:romA|Mux6~28 DataPath:DP1|ROM:romA|Mux6~29 DataPath:DP1|ROM:romA|Mux6~30 DataPath:DP1|ROM:romA|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.562 ns" { init {} init~combout {} DataPath:DP1|ROM:romA|Mux6~28 {} DataPath:DP1|ROM:romA|Mux6~29 {} DataPath:DP1|ROM:romA|Mux6~30 {} DataPath:DP1|ROM:romA|Q[1] {} } { 0.000ns 0.000ns 6.148ns 0.918ns 0.298ns 0.300ns } { 0.000ns 0.843ns 0.521ns 0.178ns 0.178ns 0.178ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 269 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 269 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 15:56:01 2015 " "Info: Processing ended: Tue Dec 15 15:56:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
