// Seed: 2550172050
module module_0;
  wire id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri id_0
);
  supply1 id_2 = id_0;
  module_0 modCall_1 ();
  assign id_3 = -1;
  wire id_4 = 1, id_5;
endmodule
module module_0 (
    output wand  id_0,
    output logic id_1,
    input  tri1  id_2,
    input  tri0  module_2,
    input  wand  id_4,
    output tri   id_5
);
  assign id_1 = -1;
  module_0 modCall_1 ();
  for (id_7 = id_4; -1; id_5 = 1'b0 & -1 & $display(1'h0, id_2, id_3) ? id_3 : 1) final id_1 <= 1;
endmodule
