{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1499474925560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1499474925563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul  7 20:48:45 2017 " "Processing started: Fri Jul  7 20:48:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1499474925563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499474925563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj -c Proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proj -c Proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499474925564 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1499474925783 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga_adapter/vga_pll.v " "Can't analyze file -- file vga_adapter/vga_pll.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1499474933191 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga_adapter/vga_controller.v " "Can't analyze file -- file vga_adapter/vga_controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1499474933192 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga_adapter/vga_address_translator.v " "Can't analyze file -- file vga_adapter/vga_address_translator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1499474933192 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga_adapter/vga_adapter.v " "Can't analyze file -- file vga_adapter/vga_adapter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1499474933193 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "project.v " "Can't analyze file -- file project.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1499474933193 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Proj.v 2 2 " "Using design file Proj.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Proj " "Found entity 1: Proj" {  } { { "Proj.v" "" { Text "/cmshome/yueming1/Desktop/b58Proj/Project/Proj.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499474933261 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock " "Found entity 2: clock" {  } { { "Proj.v" "" { Text "/cmshome/yueming1/Desktop/b58Proj/Project/Proj.v" 574 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499474933261 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1499474933261 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Proj.v(121) " "Verilog HDL Instantiation warning at Proj.v(121): instance has no name" {  } { { "Proj.v" "" { Text "/cmshome/yueming1/Desktop/b58Proj/Project/Proj.v" 121 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1499474933262 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proj " "Elaborating entity \"Proj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1499474933286 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "border_initing Proj.v(60) " "Verilog HDL or VHDL warning at Proj.v(60): object \"border_initing\" assigned a value but never read" {  } { { "Proj.v" "" { Text "/cmshome/yueming1/Desktop/b58Proj/Project/Proj.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1499474933288 "|Proj"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "paddle_initing Proj.v(60) " "Verilog HDL or VHDL warning at Proj.v(60): object \"paddle_initing\" assigned a value but never read" {  } { { "Proj.v" "" { Text "/cmshome/yueming1/Desktop/b58Proj/Project/Proj.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1499474933288 "|Proj"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ball_initing Proj.v(60) " "Verilog HDL or VHDL warning at Proj.v(60): object \"ball_initing\" assigned a value but never read" {  } { { "Proj.v" "" { Text "/cmshome/yueming1/Desktop/b58Proj/Project/Proj.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1499474933288 "|Proj"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "block_initing Proj.v(60) " "Verilog HDL or VHDL warning at Proj.v(60): object \"block_initing\" assigned a value but never read" {  } { { "Proj.v" "" { Text "/cmshome/yueming1/Desktop/b58Proj/Project/Proj.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1499474933288 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Proj.v(140) " "Verilog HDL assignment warning at Proj.v(140): truncated value with size 9 to match size of target (8)" {  } { { "Proj.v" "" { Text "/cmshome/yueming1/Desktop/b58Proj/Project/Proj.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499474933289 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Proj.v(563) " "Verilog HDL assignment warning at Proj.v(563): truncated value with size 9 to match size of target (8)" {  } { { "Proj.v" "" { Text "/cmshome/yueming1/Desktop/b58Proj/Project/Proj.v" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499474933297 "|Proj"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Proj.v(208) " "Verilog HDL Case Statement warning at Proj.v(208): case item expression covers a value already covered by a previous case item" {  } { { "Proj.v" "" { Text "/cmshome/yueming1/Desktop/b58Proj/Project/Proj.v" 208 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1499474933297 "|Proj"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Proj.v(214) " "Verilog HDL Case Statement warning at Proj.v(214): case item expression covers a value already covered by a previous case item" {  } { { "Proj.v" "" { Text "/cmshome/yueming1/Desktop/b58Proj/Project/Proj.v" 214 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1499474933297 "|Proj"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Proj.v(220) " "Verilog HDL Case Statement warning at Proj.v(220): case item expression covers a value already covered by a previous case item" {  } { { "Proj.v" "" { Text "/cmshome/yueming1/Desktop/b58Proj/Project/Proj.v" 220 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1499474933297 "|Proj"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Proj.v(226) " "Verilog HDL Case Statement warning at Proj.v(226): case item expression covers a value already covered by a previous case item" {  } { { "Proj.v" "" { Text "/cmshome/yueming1/Desktop/b58Proj/Project/Proj.v" 226 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1499474933297 "|Proj"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Proj.v(238) " "Verilog HDL Case Statement warning at Proj.v(238): case item expression covers a value already covered by a previous case item" {  } { { "Proj.v" "" { Text "/cmshome/yueming1/Desktop/b58Proj/Project/Proj.v" 238 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1499474933297 "|Proj"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Proj.v(261) " "Verilog HDL Case Statement warning at Proj.v(261): case item expression covers a value already covered by a previous case item" {  } { { "Proj.v" "" { Text "/cmshome/yueming1/Desktop/b58Proj/Project/Proj.v" 261 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1499474933297 "|Proj"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..8\] Proj.v(21) " "Output port \"LEDR\[17..8\]\" at Proj.v(21) has no driver" {  } { { "Proj.v" "" { Text "/cmshome/yueming1/Desktop/b58Proj/Project/Proj.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1499474933306 "|Proj"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[6\] Proj.v(21) " "Output port \"LEDR\[6\]\" at Proj.v(21) has no driver" {  } { { "Proj.v" "" { Text "/cmshome/yueming1/Desktop/b58Proj/Project/Proj.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1499474933306 "|Proj"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:comb_21 " "Elaborating entity \"clock\" for hierarchy \"clock:comb_21\"" {  } { { "Proj.v" "comb_21" { Text "/cmshome/yueming1/Desktop/b58Proj/Project/Proj.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499474933583 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "VGA vga_adapter " "Node instance \"VGA\" instantiates undefined entity \"vga_adapter\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Proj.v" "VGA" { Text "/cmshome/yueming1/Desktop/b58Proj/Project/Proj.v" 53 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1499474933598 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1177 " "Peak virtual memory: 1177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1499474933714 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul  7 20:48:53 2017 " "Processing ended: Fri Jul  7 20:48:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1499474933714 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1499474933714 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1499474933714 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1499474933714 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 22 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 22 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1499474933815 ""}
