<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Sysctrl Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Sysctrl Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_d21___s_y_s_c_t_r_l.html">System Control</a> &#124; <a class="el" href="group___s_a_m_r21___s_y_s_c_t_r_l.html">System Control</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>SYSCTRL hardware registers.  
 <a href="struct_sysctrl.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a1d808a00eac38e52b0109553dc0f6146"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___i_n_t_e_n_c_l_r___type.html">SYSCTRL_INTENCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a1d808a00eac38e52b0109553dc0f6146">INTENCLR</a></td></tr>
<tr class="memdesc:a1d808a00eac38e52b0109553dc0f6146"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 (R/W 32) Interrupt Enable Clear.  <a href="#a1d808a00eac38e52b0109553dc0f6146">More...</a><br /></td></tr>
<tr class="separator:a1d808a00eac38e52b0109553dc0f6146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6b27c37a7c7adbbd42c718eb0f6754b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___i_n_t_e_n_s_e_t___type.html">SYSCTRL_INTENSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#aa6b27c37a7c7adbbd42c718eb0f6754b">INTENSET</a></td></tr>
<tr class="memdesc:aa6b27c37a7c7adbbd42c718eb0f6754b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x04 (R/W 32) Interrupt Enable Set.  <a href="#aa6b27c37a7c7adbbd42c718eb0f6754b">More...</a><br /></td></tr>
<tr class="separator:aa6b27c37a7c7adbbd42c718eb0f6754b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a325bea42d801793b8a4d7bee7f450a2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___i_n_t_f_l_a_g___type.html">SYSCTRL_INTFLAG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a325bea42d801793b8a4d7bee7f450a2d">INTFLAG</a></td></tr>
<tr class="memdesc:a325bea42d801793b8a4d7bee7f450a2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x08 (R/W 32) Interrupt Flag Status and Clear.  <a href="#a325bea42d801793b8a4d7bee7f450a2d">More...</a><br /></td></tr>
<tr class="separator:a325bea42d801793b8a4d7bee7f450a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4842dba7be30bf1892fe34b23a609181"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_s_y_s_c_t_r_l___p_c_l_k_s_r___type.html">SYSCTRL_PCLKSR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a4842dba7be30bf1892fe34b23a609181">PCLKSR</a></td></tr>
<tr class="memdesc:a4842dba7be30bf1892fe34b23a609181"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0C (R/ 32) Power and Clocks Status.  <a href="#a4842dba7be30bf1892fe34b23a609181">More...</a><br /></td></tr>
<tr class="separator:a4842dba7be30bf1892fe34b23a609181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a704fdb07aa59f53bdff5052e95442f47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___x_o_s_c___type.html">SYSCTRL_XOSC_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a704fdb07aa59f53bdff5052e95442f47">XOSC</a></td></tr>
<tr class="memdesc:a704fdb07aa59f53bdff5052e95442f47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x10 (R/W 16) External Multipurpose Crystal Oscillator (XOSC) Control.  <a href="#a704fdb07aa59f53bdff5052e95442f47">More...</a><br /></td></tr>
<tr class="separator:a704fdb07aa59f53bdff5052e95442f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e5d6a915ea4537cf07dee3bb8de31b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a4e5d6a915ea4537cf07dee3bb8de31b3">Reserved1</a> [0x2]</td></tr>
<tr class="separator:a4e5d6a915ea4537cf07dee3bb8de31b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c2566d752a034eb2954bd034c10f749"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___x_o_s_c32_k___type.html">SYSCTRL_XOSC32K_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a1c2566d752a034eb2954bd034c10f749">XOSC32K</a></td></tr>
<tr class="memdesc:a1c2566d752a034eb2954bd034c10f749"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x14 (R/W 16) 32kHz External Crystal Oscillator (XOSC32K) Control.  <a href="#a1c2566d752a034eb2954bd034c10f749">More...</a><br /></td></tr>
<tr class="separator:a1c2566d752a034eb2954bd034c10f749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e22156efdbee765577c760f170204da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a2e22156efdbee765577c760f170204da">Reserved2</a> [0x2]</td></tr>
<tr class="separator:a2e22156efdbee765577c760f170204da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f03dd3c1354f85981f73e0210510533"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___o_s_c32_k___type.html">SYSCTRL_OSC32K_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a4f03dd3c1354f85981f73e0210510533">OSC32K</a></td></tr>
<tr class="memdesc:a4f03dd3c1354f85981f73e0210510533"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x18 (R/W 32) 32kHz Internal Oscillator (OSC32K) Control.  <a href="#a4f03dd3c1354f85981f73e0210510533">More...</a><br /></td></tr>
<tr class="separator:a4f03dd3c1354f85981f73e0210510533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf5df9c96b0edb3eedc367c22440ed3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___o_s_c_u_l_p32_k___type.html">SYSCTRL_OSCULP32K_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#adf5df9c96b0edb3eedc367c22440ed3b">OSCULP32K</a></td></tr>
<tr class="memdesc:adf5df9c96b0edb3eedc367c22440ed3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1C (R/W 8) 32kHz Ultra Low Power Internal Oscillator (OSCULP32K) Control.  <a href="#adf5df9c96b0edb3eedc367c22440ed3b">More...</a><br /></td></tr>
<tr class="separator:adf5df9c96b0edb3eedc367c22440ed3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad587b0d2659c96b844f8cc1b3fc70de5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#ad587b0d2659c96b844f8cc1b3fc70de5">Reserved3</a> [0x3]</td></tr>
<tr class="separator:ad587b0d2659c96b844f8cc1b3fc70de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2d62a994e2590b1a6df6dfacf67cc7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___o_s_c8_m___type.html">SYSCTRL_OSC8M_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#aa2d62a994e2590b1a6df6dfacf67cc7a">OSC8M</a></td></tr>
<tr class="memdesc:aa2d62a994e2590b1a6df6dfacf67cc7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x20 (R/W 32) 8MHz Internal Oscillator (OSC8M) Control.  <a href="#aa2d62a994e2590b1a6df6dfacf67cc7a">More...</a><br /></td></tr>
<tr class="separator:aa2d62a994e2590b1a6df6dfacf67cc7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a012d1f947bb97eaa9d093d7a3870c783"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_f_l_l_c_t_r_l___type.html">SYSCTRL_DFLLCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a012d1f947bb97eaa9d093d7a3870c783">DFLLCTRL</a></td></tr>
<tr class="memdesc:a012d1f947bb97eaa9d093d7a3870c783"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x24 (R/W 16) DFLL48M Control.  <a href="#a012d1f947bb97eaa9d093d7a3870c783">More...</a><br /></td></tr>
<tr class="separator:a012d1f947bb97eaa9d093d7a3870c783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdb8a8dce919f0c98e4427301fb81799"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#afdb8a8dce919f0c98e4427301fb81799">Reserved4</a> [0x2]</td></tr>
<tr class="separator:afdb8a8dce919f0c98e4427301fb81799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dba2cdd1024de2cac3543ddccd3c78a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_f_l_l_v_a_l___type.html">SYSCTRL_DFLLVAL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a6dba2cdd1024de2cac3543ddccd3c78a">DFLLVAL</a></td></tr>
<tr class="memdesc:a6dba2cdd1024de2cac3543ddccd3c78a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x28 (R/W 32) DFLL48M Value.  <a href="#a6dba2cdd1024de2cac3543ddccd3c78a">More...</a><br /></td></tr>
<tr class="separator:a6dba2cdd1024de2cac3543ddccd3c78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32426316b39e0cdc64c497f66f4cb270"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_f_l_l_m_u_l___type.html">SYSCTRL_DFLLMUL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a32426316b39e0cdc64c497f66f4cb270">DFLLMUL</a></td></tr>
<tr class="memdesc:a32426316b39e0cdc64c497f66f4cb270"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x2C (R/W 32) DFLL48M Multiplier.  <a href="#a32426316b39e0cdc64c497f66f4cb270">More...</a><br /></td></tr>
<tr class="separator:a32426316b39e0cdc64c497f66f4cb270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92c0b2513c4e5c8871748ba38cf71691"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_f_l_l_s_y_n_c___type.html">SYSCTRL_DFLLSYNC_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a92c0b2513c4e5c8871748ba38cf71691">DFLLSYNC</a></td></tr>
<tr class="memdesc:a92c0b2513c4e5c8871748ba38cf71691"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x30 (R/W 8) DFLL48M Synchronization.  <a href="#a92c0b2513c4e5c8871748ba38cf71691">More...</a><br /></td></tr>
<tr class="separator:a92c0b2513c4e5c8871748ba38cf71691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af394bf9b0d9734e8ff54edce637994a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#af394bf9b0d9734e8ff54edce637994a1">Reserved5</a> [0x3]</td></tr>
<tr class="separator:af394bf9b0d9734e8ff54edce637994a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a889177f83fff9b146ba0946792ca02ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___b_o_d33___type.html">SYSCTRL_BOD33_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a889177f83fff9b146ba0946792ca02ac">BOD33</a></td></tr>
<tr class="memdesc:a889177f83fff9b146ba0946792ca02ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x34 (R/W 32) 3.3V Brown-Out Detector (BOD33) Control.  <a href="#a889177f83fff9b146ba0946792ca02ac">More...</a><br /></td></tr>
<tr class="separator:a889177f83fff9b146ba0946792ca02ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d71a9bbb521a12fd1a3e6cd3ce98aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a00d71a9bbb521a12fd1a3e6cd3ce98aa">Reserved6</a> [0x4]</td></tr>
<tr class="separator:a00d71a9bbb521a12fd1a3e6cd3ce98aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0197791e83fea741592ef43e5c22e528"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___v_r_e_g___type.html">SYSCTRL_VREG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a0197791e83fea741592ef43e5c22e528">VREG</a></td></tr>
<tr class="memdesc:a0197791e83fea741592ef43e5c22e528"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x3C (R/W 16) Voltage Regulator System (VREG) Control.  <a href="#a0197791e83fea741592ef43e5c22e528">More...</a><br /></td></tr>
<tr class="separator:a0197791e83fea741592ef43e5c22e528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4bf6833f73a86ae3316eaf008355a66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#ae4bf6833f73a86ae3316eaf008355a66">Reserved7</a> [0x2]</td></tr>
<tr class="separator:ae4bf6833f73a86ae3316eaf008355a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19869edd9d8d89257a60e585a700e028"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___v_r_e_f___type.html">SYSCTRL_VREF_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a19869edd9d8d89257a60e585a700e028">VREF</a></td></tr>
<tr class="memdesc:a19869edd9d8d89257a60e585a700e028"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x40 (R/W 32) Voltage References System (VREF) Control.  <a href="#a19869edd9d8d89257a60e585a700e028">More...</a><br /></td></tr>
<tr class="separator:a19869edd9d8d89257a60e585a700e028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8587a145ac2dff5a1425faf5bc7c6c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_a___type.html">SYSCTRL_DPLLCTRLA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#aa8587a145ac2dff5a1425faf5bc7c6c0">DPLLCTRLA</a></td></tr>
<tr class="memdesc:aa8587a145ac2dff5a1425faf5bc7c6c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x44 (R/W 8) DPLL Control A.  <a href="#aa8587a145ac2dff5a1425faf5bc7c6c0">More...</a><br /></td></tr>
<tr class="separator:aa8587a145ac2dff5a1425faf5bc7c6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63d44c8132f6cef2a3ceacef69bf4d83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a63d44c8132f6cef2a3ceacef69bf4d83">Reserved8</a> [0x3]</td></tr>
<tr class="separator:a63d44c8132f6cef2a3ceacef69bf4d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70ffba38ed4ce7b15fed4772764567b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_r_a_t_i_o___type.html">SYSCTRL_DPLLRATIO_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a70ffba38ed4ce7b15fed4772764567b8">DPLLRATIO</a></td></tr>
<tr class="memdesc:a70ffba38ed4ce7b15fed4772764567b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x48 (R/W 32) DPLL Ratio Control.  <a href="#a70ffba38ed4ce7b15fed4772764567b8">More...</a><br /></td></tr>
<tr class="separator:a70ffba38ed4ce7b15fed4772764567b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a218349cb36190230b3285bf64b5f31e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html">SYSCTRL_DPLLCTRLB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a218349cb36190230b3285bf64b5f31e7">DPLLCTRLB</a></td></tr>
<tr class="memdesc:a218349cb36190230b3285bf64b5f31e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x4C (R/W 32) DPLL Control B.  <a href="#a218349cb36190230b3285bf64b5f31e7">More...</a><br /></td></tr>
<tr class="separator:a218349cb36190230b3285bf64b5f31e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e23ba910f1392daf817d67a3d15829d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type.html">SYSCTRL_DPLLSTATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a8e23ba910f1392daf817d67a3d15829d">DPLLSTATUS</a></td></tr>
<tr class="memdesc:a8e23ba910f1392daf817d67a3d15829d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x50 (R/ 8) DPLL Status.  <a href="#a8e23ba910f1392daf817d67a3d15829d">More...</a><br /></td></tr>
<tr class="separator:a8e23ba910f1392daf817d67a3d15829d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SYSCTRL hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00917">917</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a889177f83fff9b146ba0946792ca02ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a889177f83fff9b146ba0946792ca02ac">&#9670;&nbsp;</a></span>BOD33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___b_o_d33___type.html">SYSCTRL_BOD33_Type</a> BOD33</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x34 (R/W 32) 3.3V Brown-Out Detector (BOD33) Control. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00936">936</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a012d1f947bb97eaa9d093d7a3870c783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a012d1f947bb97eaa9d093d7a3870c783">&#9670;&nbsp;</a></span>DFLLCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_f_l_l_c_t_r_l___type.html">SYSCTRL_DFLLCTRL_Type</a> DFLLCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x24 (R/W 16) DFLL48M Control. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00930">930</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a32426316b39e0cdc64c497f66f4cb270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32426316b39e0cdc64c497f66f4cb270">&#9670;&nbsp;</a></span>DFLLMUL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_f_l_l_m_u_l___type.html">SYSCTRL_DFLLMUL_Type</a> DFLLMUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x2C (R/W 32) DFLL48M Multiplier. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00933">933</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a92c0b2513c4e5c8871748ba38cf71691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92c0b2513c4e5c8871748ba38cf71691">&#9670;&nbsp;</a></span>DFLLSYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_f_l_l_s_y_n_c___type.html">SYSCTRL_DFLLSYNC_Type</a> DFLLSYNC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x30 (R/W 8) DFLL48M Synchronization. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00934">934</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a6dba2cdd1024de2cac3543ddccd3c78a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dba2cdd1024de2cac3543ddccd3c78a">&#9670;&nbsp;</a></span>DFLLVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_f_l_l_v_a_l___type.html">SYSCTRL_DFLLVAL_Type</a> DFLLVAL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x28 (R/W 32) DFLL48M Value. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00932">932</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="aa8587a145ac2dff5a1425faf5bc7c6c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8587a145ac2dff5a1425faf5bc7c6c0">&#9670;&nbsp;</a></span>DPLLCTRLA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_a___type.html">SYSCTRL_DPLLCTRLA_Type</a> DPLLCTRLA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x44 (R/W 8) DPLL Control A. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00941">941</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a218349cb36190230b3285bf64b5f31e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a218349cb36190230b3285bf64b5f31e7">&#9670;&nbsp;</a></span>DPLLCTRLB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html">SYSCTRL_DPLLCTRLB_Type</a> DPLLCTRLB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x4C (R/W 32) DPLL Control B. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00944">944</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a70ffba38ed4ce7b15fed4772764567b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70ffba38ed4ce7b15fed4772764567b8">&#9670;&nbsp;</a></span>DPLLRATIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_r_a_t_i_o___type.html">SYSCTRL_DPLLRATIO_Type</a> DPLLRATIO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x48 (R/W 32) DPLL Ratio Control. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00943">943</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a8e23ba910f1392daf817d67a3d15829d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e23ba910f1392daf817d67a3d15829d">&#9670;&nbsp;</a></span>DPLLSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type.html">SYSCTRL_DPLLSTATUS_Type</a> DPLLSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x50 (R/ 8) DPLL Status. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00945">945</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a1d808a00eac38e52b0109553dc0f6146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d808a00eac38e52b0109553dc0f6146">&#9670;&nbsp;</a></span>INTENCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___i_n_t_e_n_c_l_r___type.html">SYSCTRL_INTENCLR_Type</a> INTENCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00 (R/W 32) Interrupt Enable Clear. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00918">918</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="aa6b27c37a7c7adbbd42c718eb0f6754b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6b27c37a7c7adbbd42c718eb0f6754b">&#9670;&nbsp;</a></span>INTENSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___i_n_t_e_n_s_e_t___type.html">SYSCTRL_INTENSET_Type</a> INTENSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x04 (R/W 32) Interrupt Enable Set. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00919">919</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a325bea42d801793b8a4d7bee7f450a2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a325bea42d801793b8a4d7bee7f450a2d">&#9670;&nbsp;</a></span>INTFLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___i_n_t_f_l_a_g___type.html">SYSCTRL_INTFLAG_Type</a> INTFLAG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x08 (R/W 32) Interrupt Flag Status and Clear. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00920">920</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a4f03dd3c1354f85981f73e0210510533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f03dd3c1354f85981f73e0210510533">&#9670;&nbsp;</a></span>OSC32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___o_s_c32_k___type.html">SYSCTRL_OSC32K_Type</a> OSC32K</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x18 (R/W 32) 32kHz Internal Oscillator (OSC32K) Control. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00926">926</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="aa2d62a994e2590b1a6df6dfacf67cc7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2d62a994e2590b1a6df6dfacf67cc7a">&#9670;&nbsp;</a></span>OSC8M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___o_s_c8_m___type.html">SYSCTRL_OSC8M_Type</a> OSC8M</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x20 (R/W 32) 8MHz Internal Oscillator (OSC8M) Control. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00929">929</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="adf5df9c96b0edb3eedc367c22440ed3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf5df9c96b0edb3eedc367c22440ed3b">&#9670;&nbsp;</a></span>OSCULP32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___o_s_c_u_l_p32_k___type.html">SYSCTRL_OSCULP32K_Type</a> OSCULP32K</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x1C (R/W 8) 32kHz Ultra Low Power Internal Oscillator (OSCULP32K) Control. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00927">927</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a4842dba7be30bf1892fe34b23a609181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4842dba7be30bf1892fe34b23a609181">&#9670;&nbsp;</a></span>PCLKSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_s_y_s_c_t_r_l___p_c_l_k_s_r___type.html">SYSCTRL_PCLKSR_Type</a> PCLKSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0C (R/ 32) Power and Clocks Status. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00921">921</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a4e5d6a915ea4537cf07dee3bb8de31b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e5d6a915ea4537cf07dee3bb8de31b3">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00923">923</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a2e22156efdbee765577c760f170204da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e22156efdbee765577c760f170204da">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00925">925</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="ad587b0d2659c96b844f8cc1b3fc70de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad587b0d2659c96b844f8cc1b3fc70de5">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00928">928</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="afdb8a8dce919f0c98e4427301fb81799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdb8a8dce919f0c98e4427301fb81799">&#9670;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00931">931</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="af394bf9b0d9734e8ff54edce637994a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af394bf9b0d9734e8ff54edce637994a1">&#9670;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00935">935</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a00d71a9bbb521a12fd1a3e6cd3ce98aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00d71a9bbb521a12fd1a3e6cd3ce98aa">&#9670;&nbsp;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00937">937</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="ae4bf6833f73a86ae3316eaf008355a66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4bf6833f73a86ae3316eaf008355a66">&#9670;&nbsp;</a></span>Reserved7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00939">939</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a63d44c8132f6cef2a3ceacef69bf4d83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63d44c8132f6cef2a3ceacef69bf4d83">&#9670;&nbsp;</a></span>Reserved8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00942">942</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a19869edd9d8d89257a60e585a700e028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19869edd9d8d89257a60e585a700e028">&#9670;&nbsp;</a></span>VREF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___v_r_e_f___type.html">SYSCTRL_VREF_Type</a> VREF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x40 (R/W 32) Voltage References System (VREF) Control. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00940">940</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a0197791e83fea741592ef43e5c22e528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0197791e83fea741592ef43e5c22e528">&#9670;&nbsp;</a></span>VREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___v_r_e_g___type.html">SYSCTRL_VREG_Type</a> VREG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x3C (R/W 16) Voltage Regulator System (VREG) Control. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00938">938</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a704fdb07aa59f53bdff5052e95442f47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a704fdb07aa59f53bdff5052e95442f47">&#9670;&nbsp;</a></span>XOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___x_o_s_c___type.html">SYSCTRL_XOSC_Type</a> XOSC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x10 (R/W 16) External Multipurpose Crystal Oscillator (XOSC) Control. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00922">922</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<a id="a1c2566d752a034eb2954bd034c10f749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c2566d752a034eb2954bd034c10f749">&#9670;&nbsp;</a></span>XOSC32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___x_o_s_c32_k___type.html">SYSCTRL_XOSC32K_Type</a> XOSC32K</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x14 (R/W 16) 32kHz External Crystal Oscillator (XOSC32K) Control. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html#l00924">924</a> of file <a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/sam0_common/include/cmsis/samd21/include/component/<a class="el" href="samd21_2include_2component_2sysctrl_8h_source.html">sysctrl.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:22 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
