// Seed: 1946142500
module module_0 (
    input wand id_0
    , id_5, id_6,
    input supply1 id_1,
    input wire id_2,
    input wand id_3
);
  initial @(negedge id_5);
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1
    , id_21,
    input supply0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input supply1 id_6,
    output uwire id_7,
    input tri1 id_8,
    input supply1 id_9
    , id_22,
    input tri1 id_10,
    input wor id_11,
    input tri id_12,
    input tri1 id_13,
    output tri0 id_14,
    input supply0 id_15,
    output supply0 id_16,
    input wor id_17,
    input wor id_18,
    input supply0 id_19
);
  assign id_22 = id_9;
  assign id_21 = 1;
  id_23(
      .id_0(1), .id_1(id_15), .id_2(id_3)
  );
  module_0 modCall_1 (
      id_21,
      id_11,
      id_19,
      id_10
  );
endmodule
