/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 312 224)
	(text "RegModule" (rect 5 0 51 12)(font "Arial" ))
	(text "inst" (rect 8 192 20 204)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "rs_read[4..0]" (rect 0 0 53 12)(font "Arial" ))
		(text "rs_read[4..0]" (rect 21 27 74 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "rt_read[4..0]" (rect 0 0 50 12)(font "Arial" ))
		(text "rt_read[4..0]" (rect 21 43 71 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "write_data_in[31..0]" (rect 0 0 75 12)(font "Arial" ))
		(text "write_data_in[31..0]" (rect 21 59 96 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "rd[4..0]" (rect 0 0 29 12)(font "Arial" ))
		(text "rd[4..0]" (rect 21 75 50 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "WriteEnable" (rect 0 0 49 12)(font "Arial" ))
		(text "WriteEnable" (rect 21 91 70 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "reset" (rect 0 0 20 12)(font "Arial" ))
		(text "reset" (rect 21 107 41 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 1))
	)
	(port
		(pt 0 128)
		(input)
		(text "clock" (rect 0 0 20 12)(font "Arial" ))
		(text "clock" (rect 21 123 41 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 1))
	)
	(port
		(pt 0 144)
		(input)
		(text "read_address_debug[4..0]" (rect 0 0 106 12)(font "Arial" ))
		(text "read_address_debug[4..0]" (rect 21 139 127 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 0 160)
		(input)
		(text "clock_debug" (rect 0 0 49 12)(font "Arial" ))
		(text "clock_debug" (rect 21 155 70 167)(font "Arial" ))
		(line (pt 0 160)(pt 16 160)(line_width 1))
	)
	(port
		(pt 296 32)
		(output)
		(text "rs_out[31..0]" (rect 0 0 49 12)(font "Arial" ))
		(text "rs_out[31..0]" (rect 226 27 275 39)(font "Arial" ))
		(line (pt 296 32)(pt 280 32)(line_width 3))
	)
	(port
		(pt 296 48)
		(output)
		(text "rt_out[31..0]" (rect 0 0 47 12)(font "Arial" ))
		(text "rt_out[31..0]" (rect 228 43 275 55)(font "Arial" ))
		(line (pt 296 48)(pt 280 48)(line_width 3))
	)
	(port
		(pt 296 64)
		(output)
		(text "data_out_debug[31..0]" (rect 0 0 87 12)(font "Arial" ))
		(text "data_out_debug[31..0]" (rect 188 59 275 71)(font "Arial" ))
		(line (pt 296 64)(pt 280 64)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 280 192)(line_width 1))
	)
)
