;chisel3.BuildInfo$@527a8665
circuit QueueSinglePipeTester : 
  module Queue : 
    input clock : Clock
    input reset : Reset
    output io : {flip enq : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}, deq : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}, count : UInt<1>}
    
    cmem ram : UInt<4>[1] @[Decoupled.scala 220:95]
    wire enq_ptr_value : UInt
    enq_ptr_value <= UInt<1>("h00")
    wire deq_ptr_value : UInt
    deq_ptr_value <= UInt<1>("h00")
    reg maybe_full : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Decoupled.scala 223:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 225:33]
    node _empty_T = eq(maybe_full, UInt<1>("h00")) @[Decoupled.scala 226:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 226:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 227:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 40:37]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 40:37]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 231:17]
      infer mport MPORT = ram[UInt<1>("h00")], clock @[Decoupled.scala 232:8]
      MPORT <= io.enq.bits @[Decoupled.scala 232:24]
      skip @[Decoupled.scala 231:17]
    when do_deq : @[Decoupled.scala 235:17]
      skip @[Decoupled.scala 235:17]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 238:16]
    when _T : @[Decoupled.scala 238:28]
      maybe_full <= do_enq @[Decoupled.scala 239:16]
      skip @[Decoupled.scala 238:28]
    node _io_deq_valid_T = eq(empty, UInt<1>("h00")) @[Decoupled.scala 242:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 242:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h00")) @[Decoupled.scala 243:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 243:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>("h00")], clock @[Decoupled.scala 251:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 251:17]
    when io.deq.ready : @[Decoupled.scala 264:25]
      io.enq.ready <= UInt<1>("h01") @[Decoupled.scala 264:40]
      skip @[Decoupled.scala 264:25]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 267:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 267:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 269:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>("h01"), UInt<1>("h00")) @[Decoupled.scala 269:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 269:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 269:14]
    
  module MaxPeriodFibonacciLFSR : 
    input clock : Clock
    input reset : Reset
    output io : {flip seed : {valid : UInt<1>, bits : UInt<1>[16]}, flip increment : UInt<1>, out : UInt<1>[16]}
    
    wire _state_WIRE : UInt<1>[16] @[PRNG.scala 38:28]
    _state_WIRE[0] <= UInt<1>("h01") @[PRNG.scala 38:28]
    _state_WIRE[1] <= UInt<1>("h00") @[PRNG.scala 38:28]
    _state_WIRE[2] <= UInt<1>("h00") @[PRNG.scala 38:28]
    _state_WIRE[3] <= UInt<1>("h00") @[PRNG.scala 38:28]
    _state_WIRE[4] <= UInt<1>("h00") @[PRNG.scala 38:28]
    _state_WIRE[5] <= UInt<1>("h00") @[PRNG.scala 38:28]
    _state_WIRE[6] <= UInt<1>("h00") @[PRNG.scala 38:28]
    _state_WIRE[7] <= UInt<1>("h00") @[PRNG.scala 38:28]
    _state_WIRE[8] <= UInt<1>("h00") @[PRNG.scala 38:28]
    _state_WIRE[9] <= UInt<1>("h00") @[PRNG.scala 38:28]
    _state_WIRE[10] <= UInt<1>("h00") @[PRNG.scala 38:28]
    _state_WIRE[11] <= UInt<1>("h00") @[PRNG.scala 38:28]
    _state_WIRE[12] <= UInt<1>("h00") @[PRNG.scala 38:28]
    _state_WIRE[13] <= UInt<1>("h00") @[PRNG.scala 38:28]
    _state_WIRE[14] <= UInt<1>("h00") @[PRNG.scala 38:28]
    _state_WIRE[15] <= UInt<1>("h00") @[PRNG.scala 38:28]
    reg state : UInt<1>[16], clock with : (reset => (reset, _state_WIRE)) @[PRNG.scala 47:50]
    when io.increment : @[PRNG.scala 61:23]
      node _T = xor(state[15], state[13]) @[LFSR.scala 15:41]
      node _T_1 = xor(_T, state[12]) @[LFSR.scala 15:41]
      node _T_2 = xor(_T_1, state[10]) @[LFSR.scala 15:41]
      state[0] <= _T_2 @[PRNG.scala 62:11]
      state[1] <= state[0] @[PRNG.scala 62:11]
      state[2] <= state[1] @[PRNG.scala 62:11]
      state[3] <= state[2] @[PRNG.scala 62:11]
      state[4] <= state[3] @[PRNG.scala 62:11]
      state[5] <= state[4] @[PRNG.scala 62:11]
      state[6] <= state[5] @[PRNG.scala 62:11]
      state[7] <= state[6] @[PRNG.scala 62:11]
      state[8] <= state[7] @[PRNG.scala 62:11]
      state[9] <= state[8] @[PRNG.scala 62:11]
      state[10] <= state[9] @[PRNG.scala 62:11]
      state[11] <= state[10] @[PRNG.scala 62:11]
      state[12] <= state[11] @[PRNG.scala 62:11]
      state[13] <= state[12] @[PRNG.scala 62:11]
      state[14] <= state[13] @[PRNG.scala 62:11]
      state[15] <= state[14] @[PRNG.scala 62:11]
      skip @[PRNG.scala 61:23]
    when io.seed.valid : @[PRNG.scala 65:25]
      state[0] <= io.seed.bits[0] @[PRNG.scala 66:11]
      state[1] <= io.seed.bits[1] @[PRNG.scala 66:11]
      state[2] <= io.seed.bits[2] @[PRNG.scala 66:11]
      state[3] <= io.seed.bits[3] @[PRNG.scala 66:11]
      state[4] <= io.seed.bits[4] @[PRNG.scala 66:11]
      state[5] <= io.seed.bits[5] @[PRNG.scala 66:11]
      state[6] <= io.seed.bits[6] @[PRNG.scala 66:11]
      state[7] <= io.seed.bits[7] @[PRNG.scala 66:11]
      state[8] <= io.seed.bits[8] @[PRNG.scala 66:11]
      state[9] <= io.seed.bits[9] @[PRNG.scala 66:11]
      state[10] <= io.seed.bits[10] @[PRNG.scala 66:11]
      state[11] <= io.seed.bits[11] @[PRNG.scala 66:11]
      state[12] <= io.seed.bits[12] @[PRNG.scala 66:11]
      state[13] <= io.seed.bits[13] @[PRNG.scala 66:11]
      state[14] <= io.seed.bits[14] @[PRNG.scala 66:11]
      state[15] <= io.seed.bits[15] @[PRNG.scala 66:11]
      skip @[PRNG.scala 65:25]
    io.out[0] <= state[0] @[PRNG.scala 69:10]
    io.out[1] <= state[1] @[PRNG.scala 69:10]
    io.out[2] <= state[2] @[PRNG.scala 69:10]
    io.out[3] <= state[3] @[PRNG.scala 69:10]
    io.out[4] <= state[4] @[PRNG.scala 69:10]
    io.out[5] <= state[5] @[PRNG.scala 69:10]
    io.out[6] <= state[6] @[PRNG.scala 69:10]
    io.out[7] <= state[7] @[PRNG.scala 69:10]
    io.out[8] <= state[8] @[PRNG.scala 69:10]
    io.out[9] <= state[9] @[PRNG.scala 69:10]
    io.out[10] <= state[10] @[PRNG.scala 69:10]
    io.out[11] <= state[11] @[PRNG.scala 69:10]
    io.out[12] <= state[12] @[PRNG.scala 69:10]
    io.out[13] <= state[13] @[PRNG.scala 69:10]
    io.out[14] <= state[14] @[PRNG.scala 69:10]
    io.out[15] <= state[15] @[PRNG.scala 69:10]
    
  module QueueSinglePipeTester : 
    input clock : Clock
    input reset : UInt<1>
    output io : {}
    
    inst q of Queue @[QueueSpec.scala 93:17]
    q.clock <= clock
    q.reset <= reset
    wire elems : UInt<4>[20] @[QueueSpec.scala 94:22]
    elems[0] <= UInt<4>("h02") @[QueueSpec.scala 94:22]
    elems[1] <= UInt<4>("h0f") @[QueueSpec.scala 94:22]
    elems[2] <= UInt<4>("h01") @[QueueSpec.scala 94:22]
    elems[3] <= UInt<4>("h0e") @[QueueSpec.scala 94:22]
    elems[4] <= UInt<4>("h0a") @[QueueSpec.scala 94:22]
    elems[5] <= UInt<4>("h00") @[QueueSpec.scala 94:22]
    elems[6] <= UInt<4>("h02") @[QueueSpec.scala 94:22]
    elems[7] <= UInt<4>("h01") @[QueueSpec.scala 94:22]
    elems[8] <= UInt<4>("h0c") @[QueueSpec.scala 94:22]
    elems[9] <= UInt<4>("h0e") @[QueueSpec.scala 94:22]
    elems[10] <= UInt<4>("h03") @[QueueSpec.scala 94:22]
    elems[11] <= UInt<4>("h00") @[QueueSpec.scala 94:22]
    elems[12] <= UInt<4>("h06") @[QueueSpec.scala 94:22]
    elems[13] <= UInt<4>("h0c") @[QueueSpec.scala 94:22]
    elems[14] <= UInt<4>("h06") @[QueueSpec.scala 94:22]
    elems[15] <= UInt<4>("h02") @[QueueSpec.scala 94:22]
    elems[16] <= UInt<4>("h01") @[QueueSpec.scala 94:22]
    elems[17] <= UInt<4>("h02") @[QueueSpec.scala 94:22]
    elems[18] <= UInt<4>("h0c") @[QueueSpec.scala 94:22]
    elems[19] <= UInt<4>("h0f") @[QueueSpec.scala 94:22]
    reg value : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[Counter.scala 60:40]
    reg value_1 : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[Counter.scala 60:40]
    node _q_io_enq_valid_T = lt(value, UInt<5>("h014")) @[QueueSpec.scala 100:34]
    q.io.enq.valid <= _q_io_enq_valid_T @[QueueSpec.scala 100:18]
    inst q_io_deq_ready_prng of MaxPeriodFibonacciLFSR @[PRNG.scala 82:22]
    q_io_deq_ready_prng.clock <= clock
    q_io_deq_ready_prng.reset <= reset
    q_io_deq_ready_prng.io.seed.valid <= UInt<1>("h00") @[PRNG.scala 83:24]
    q_io_deq_ready_prng.io.seed.bits[0] is invalid @[PRNG.scala 84:23]
    q_io_deq_ready_prng.io.seed.bits[1] is invalid @[PRNG.scala 84:23]
    q_io_deq_ready_prng.io.seed.bits[2] is invalid @[PRNG.scala 84:23]
    q_io_deq_ready_prng.io.seed.bits[3] is invalid @[PRNG.scala 84:23]
    q_io_deq_ready_prng.io.seed.bits[4] is invalid @[PRNG.scala 84:23]
    q_io_deq_ready_prng.io.seed.bits[5] is invalid @[PRNG.scala 84:23]
    q_io_deq_ready_prng.io.seed.bits[6] is invalid @[PRNG.scala 84:23]
    q_io_deq_ready_prng.io.seed.bits[7] is invalid @[PRNG.scala 84:23]
    q_io_deq_ready_prng.io.seed.bits[8] is invalid @[PRNG.scala 84:23]
    q_io_deq_ready_prng.io.seed.bits[9] is invalid @[PRNG.scala 84:23]
    q_io_deq_ready_prng.io.seed.bits[10] is invalid @[PRNG.scala 84:23]
    q_io_deq_ready_prng.io.seed.bits[11] is invalid @[PRNG.scala 84:23]
    q_io_deq_ready_prng.io.seed.bits[12] is invalid @[PRNG.scala 84:23]
    q_io_deq_ready_prng.io.seed.bits[13] is invalid @[PRNG.scala 84:23]
    q_io_deq_ready_prng.io.seed.bits[14] is invalid @[PRNG.scala 84:23]
    q_io_deq_ready_prng.io.seed.bits[15] is invalid @[PRNG.scala 84:23]
    q_io_deq_ready_prng.io.increment <= UInt<1>("h01") @[PRNG.scala 85:23]
    node q_io_deq_ready_lo_lo_lo = cat(q_io_deq_ready_prng.io.out[1], q_io_deq_ready_prng.io.out[0]) @[PRNG.scala 86:17]
    node q_io_deq_ready_lo_lo_hi = cat(q_io_deq_ready_prng.io.out[3], q_io_deq_ready_prng.io.out[2]) @[PRNG.scala 86:17]
    node q_io_deq_ready_lo_lo = cat(q_io_deq_ready_lo_lo_hi, q_io_deq_ready_lo_lo_lo) @[PRNG.scala 86:17]
    node q_io_deq_ready_lo_hi_lo = cat(q_io_deq_ready_prng.io.out[5], q_io_deq_ready_prng.io.out[4]) @[PRNG.scala 86:17]
    node q_io_deq_ready_lo_hi_hi = cat(q_io_deq_ready_prng.io.out[7], q_io_deq_ready_prng.io.out[6]) @[PRNG.scala 86:17]
    node q_io_deq_ready_lo_hi = cat(q_io_deq_ready_lo_hi_hi, q_io_deq_ready_lo_hi_lo) @[PRNG.scala 86:17]
    node q_io_deq_ready_lo = cat(q_io_deq_ready_lo_hi, q_io_deq_ready_lo_lo) @[PRNG.scala 86:17]
    node q_io_deq_ready_hi_lo_lo = cat(q_io_deq_ready_prng.io.out[9], q_io_deq_ready_prng.io.out[8]) @[PRNG.scala 86:17]
    node q_io_deq_ready_hi_lo_hi = cat(q_io_deq_ready_prng.io.out[11], q_io_deq_ready_prng.io.out[10]) @[PRNG.scala 86:17]
    node q_io_deq_ready_hi_lo = cat(q_io_deq_ready_hi_lo_hi, q_io_deq_ready_hi_lo_lo) @[PRNG.scala 86:17]
    node q_io_deq_ready_hi_hi_lo = cat(q_io_deq_ready_prng.io.out[13], q_io_deq_ready_prng.io.out[12]) @[PRNG.scala 86:17]
    node q_io_deq_ready_hi_hi_hi = cat(q_io_deq_ready_prng.io.out[15], q_io_deq_ready_prng.io.out[14]) @[PRNG.scala 86:17]
    node q_io_deq_ready_hi_hi = cat(q_io_deq_ready_hi_hi_hi, q_io_deq_ready_hi_hi_lo) @[PRNG.scala 86:17]
    node q_io_deq_ready_hi = cat(q_io_deq_ready_hi_hi, q_io_deq_ready_hi_lo) @[PRNG.scala 86:17]
    node _q_io_deq_ready_T = cat(q_io_deq_ready_hi, q_io_deq_ready_lo) @[PRNG.scala 86:17]
    node _q_io_deq_ready_T_1 = bits(_q_io_deq_ready_T, 11, 11) @[QueueSpec.scala 101:29]
    q.io.deq.ready <= _q_io_deq_ready_T_1 @[QueueSpec.scala 101:18]
    node _T = eq(q.io.count, UInt<1>("h01")) @[QueueSpec.scala 103:40]
    node _T_1 = eq(q.io.deq.ready, UInt<1>("h00")) @[QueueSpec.scala 103:51]
    node _T_2 = and(_T, _T_1) @[QueueSpec.scala 103:48]
    node _T_3 = or(q.io.enq.ready, _T_2) @[QueueSpec.scala 103:25]
    node _T_4 = bits(reset, 0, 0) @[QueueSpec.scala 103:9]
    node _T_5 = or(_T_3, _T_4) @[QueueSpec.scala 103:9]
    node _T_6 = eq(_T_5, UInt<1>("h00")) @[QueueSpec.scala 103:9]
    when _T_6 : @[QueueSpec.scala 103:9]
      printf(clock, UInt<1>(1), "Assertion failed\n    at QueueSpec.scala:103 assert(q.io.enq.ready || (q.io.count === 1.U && !q.io.deq.ready))\n") @[QueueSpec.scala 103:9]
      stop(clock, UInt<1>(1), 1) @[QueueSpec.scala 103:9]
      skip @[QueueSpec.scala 103:9]
    q.io.enq.bits <= elems[value] @[QueueSpec.scala 105:17]
    node _T_7 = and(q.io.enq.ready, q.io.enq.valid) @[Decoupled.scala 40:37]
    when _T_7 : @[QueueSpec.scala 106:25]
      node wrap = eq(value, UInt<5>("h014")) @[Counter.scala 72:24]
      node _value_T = add(value, UInt<1>("h01")) @[Counter.scala 76:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 76:24]
      value <= _value_T_1 @[Counter.scala 76:15]
      when wrap : @[Counter.scala 86:20]
        value <= UInt<1>("h00") @[Counter.scala 86:28]
        skip @[Counter.scala 86:20]
      skip @[QueueSpec.scala 106:25]
    node _T_8 = and(q.io.deq.ready, q.io.deq.valid) @[Decoupled.scala 40:37]
    when _T_8 : @[QueueSpec.scala 109:25]
      node wrap_1 = eq(value_1, UInt<5>("h014")) @[Counter.scala 72:24]
      node _value_T_2 = add(value_1, UInt<1>("h01")) @[Counter.scala 76:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 76:24]
      value_1 <= _value_T_3 @[Counter.scala 76:15]
      when wrap_1 : @[Counter.scala 86:20]
        value_1 <= UInt<1>("h00") @[Counter.scala 86:28]
        skip @[Counter.scala 86:20]
      skip @[QueueSpec.scala 109:25]
    node _T_9 = eq(value_1, UInt<5>("h014")) @[QueueSpec.scala 113:21]
    when _T_9 : @[QueueSpec.scala 113:44]
      node _T_10 = bits(reset, 0, 0) @[QueueSpec.scala 114:9]
      node _T_11 = eq(_T_10, UInt<1>("h00")) @[QueueSpec.scala 114:9]
      when _T_11 : @[QueueSpec.scala 114:9]
        stop(clock, UInt<1>(1), 0) @[QueueSpec.scala 114:9]
        skip @[QueueSpec.scala 114:9]
      skip @[QueueSpec.scala 113:44]
    
