<<<<<<< HEAD
E:/jikken-root/work/src/calc/halfadder.v {1 {vlog -work jikke-calc_one -stats=none E:/jikken-root/work/src/calc/halfadder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module halfadder

Top level modules:
	halfadder

} {} {}} E:/jikken-root/work/src/calc/fulladder.v {1 {vlog -work jikke-calc_one -stats=none E:/jikken-root/work/src/calc/fulladder.v
=======
E:/jikken-root/work/src/calc/fulladder.v {1 {vlog -work jikke-calc_one -stats=none E:/jikken-root/work/src/calc/fulladder.v
>>>>>>> dd60a8e3cb3b8119fd996aba61f3f9033034393e
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fulladder

Top level modules:
	fulladder

<<<<<<< HEAD
} {} {}} E:/jikken-root/work/src/calc/test_calc_one.v {1 {vlog -work jikke-calc_one -stats=none E:/jikken-root/work/src/calc/test_calc_one.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module test_calc_one

Top level modules:
	test_calc_one
=======
} {} {}} E:/jikken-root/work/src/calc/halfadder.v {1 {vlog -work jikke-calc_one -stats=none E:/jikken-root/work/src/calc/halfadder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module halfadder

Top level modules:
	halfadder
>>>>>>> dd60a8e3cb3b8119fd996aba61f3f9033034393e

} {} {}} E:/jikken-root/work/src/calc/controller_sim.v {1 {vlog -work jikke-calc_one -stats=none E:/jikken-root/work/src/calc/controller_sim.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module controller
-- Compiling module syncro
-- Compiling module decord
-- Compiling module register
-- Compiling module devide
-- Compiling module seg_convert
-- Compiling module seg_convert_2
-- Compiling module controller_2
-- Compiling module dynamic_display

Top level modules:
	controller

<<<<<<< HEAD
} {} {}} E:/jikken-root/work/src/calc/add.v {1 {vlog -work jikke-calc_one -stats=none E:/jikken-root/work/src/calc/add.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module add

Top level modules:
	add
=======
} {} {}} E:/jikken-root/work/src/calc/calc_one_top.v {1 {vlog -work jikke-calc_one -stats=none E:/jikken-root/work/src/calc/calc_one_top.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module calc_one_top

Top level modules:
	calc_one_top
>>>>>>> dd60a8e3cb3b8119fd996aba61f3f9033034393e

} {} {}} E:/jikken-root/work/src/calc/sub.v {1 {vlog -work jikke-calc_one -stats=none E:/jikken-root/work/src/calc/sub.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module sub

Top level modules:
	sub

<<<<<<< HEAD
} {} {}} E:/jikken-root/work/src/calc/calc_one_top.v {1 {vlog -work jikke-calc_one -stats=none E:/jikken-root/work/src/calc/calc_one_top.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module calc_one_top

Top level modules:
	calc_one_top

=======
>>>>>>> dd60a8e3cb3b8119fd996aba61f3f9033034393e
} {} {}}
