// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer8_out_dout,
        layer8_out_num_data_valid,
        layer8_out_fifo_cap,
        layer8_out_empty_n,
        layer8_out_read,
        layer9_out_din,
        layer9_out_num_data_valid,
        layer9_out_fifo_cap,
        layer9_out_full_n,
        layer9_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [95:0] layer8_out_dout;
input  [8:0] layer8_out_num_data_valid;
input  [8:0] layer8_out_fifo_cap;
input   layer8_out_empty_n;
output   layer8_out_read;
output  [255:0] layer9_out_din;
input  [6:0] layer9_out_num_data_valid;
input  [6:0] layer9_out_fifo_cap;
input   layer9_out_full_n;
output   layer9_out_write;
output   start_out;
output   start_write;

reg ap_idle;
reg layer8_out_read;
reg layer9_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln191_reg_2668;
reg   [0:0] icmp_ln191_reg_2668_pp0_iter1_reg;
reg   [0:0] and_ln191_2_reg_2690;
reg    ap_predicate_op381_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln241_fu_290_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] sY_1;
reg   [31:0] pY_1;
reg   [31:0] pX_1;
reg   [31:0] sX_1;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_79;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_78;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_77;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_76;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_75;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_74;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_73;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_72;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_71;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_70;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_69;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_68;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_67;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_66;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_65;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_64;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_63;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_62;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_61;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_60;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_59;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_58;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_57;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_56;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_55;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_54;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_53;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_52;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_51;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_50;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_49;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_48;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_q0;
reg    layer8_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer9_out_blk_n;
reg   [0:0] icmp_ln241_reg_2664;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln191_fu_306_p2;
wire   [0:0] icmp_ln191_5_fu_320_p2;
reg   [0:0] icmp_ln191_5_reg_2672;
wire   [0:0] icmp_ln191_6_fu_326_p2;
reg   [0:0] icmp_ln191_6_reg_2677;
wire   [0:0] icmp_ln212_fu_338_p2;
reg   [0:0] icmp_ln212_reg_2682;
wire   [0:0] icmp_ln216_fu_392_p2;
reg   [0:0] icmp_ln216_reg_2686;
wire   [0:0] and_ln191_2_fu_1063_p2;
wire   [9:0] res_pack_data_fu_1153_p3;
reg   [9:0] res_pack_data_reg_2694;
wire   [9:0] res_pack_data_4_fu_1245_p3;
reg   [9:0] res_pack_data_4_reg_2699;
wire   [9:0] res_pack_data_5_fu_1337_p3;
reg   [9:0] res_pack_data_5_reg_2704;
wire   [9:0] res_pack_data_6_fu_1429_p3;
reg   [9:0] res_pack_data_6_reg_2709;
wire   [9:0] select_ln65_93_fu_1521_p3;
reg   [9:0] select_ln65_93_reg_2714;
wire   [9:0] select_ln65_96_fu_1613_p3;
reg   [9:0] select_ln65_96_reg_2719;
wire   [9:0] select_ln65_99_fu_1705_p3;
reg   [9:0] select_ln65_99_reg_2724;
wire   [9:0] select_ln65_102_fu_1797_p3;
reg   [9:0] select_ln65_102_reg_2729;
wire   [9:0] select_ln65_105_fu_1889_p3;
reg   [9:0] select_ln65_105_reg_2734;
wire   [9:0] select_ln65_108_fu_1981_p3;
reg   [9:0] select_ln65_108_reg_2739;
wire   [9:0] select_ln65_111_fu_2073_p3;
reg   [9:0] select_ln65_111_reg_2744;
wire   [9:0] select_ln65_114_fu_2165_p3;
reg   [9:0] select_ln65_114_reg_2749;
wire   [9:0] select_ln65_117_fu_2257_p3;
reg   [9:0] select_ln65_117_reg_2754;
wire   [9:0] select_ln65_120_fu_2349_p3;
reg   [9:0] select_ln65_120_reg_2759;
wire   [9:0] select_ln65_123_fu_2441_p3;
reg   [9:0] select_ln65_123_reg_2764;
wire   [9:0] select_ln65_126_fu_2533_p3;
reg   [9:0] select_ln65_126_reg_2769;
reg   [31:0] ap_phi_mux_storemerge_i_phi_fu_275_p4;
wire   [31:0] add_ln222_fu_2559_p2;
reg   [31:0] ap_phi_reg_pp0_iter1_storemerge_i_reg_271;
wire   [31:0] ap_phi_reg_pp0_iter0_storemerge_i_reg_271;
wire   [31:0] add_ln216_fu_386_p2;
wire   [31:0] add_ln212_fu_332_p2;
wire   [31:0] add_ln227_fu_358_p2;
wire   [5:0] trunc_ln247_fu_415_p1;
wire   [5:0] trunc_ln247_24_fu_439_p4;
wire   [5:0] trunc_ln247_25_fu_449_p4;
wire   [5:0] trunc_ln247_26_fu_459_p4;
wire   [5:0] trunc_ln247_27_fu_469_p4;
wire   [5:0] trunc_ln247_28_fu_479_p4;
wire   [5:0] trunc_ln247_29_fu_489_p4;
wire   [5:0] trunc_ln247_30_fu_499_p4;
wire   [5:0] trunc_ln247_31_fu_509_p4;
wire   [5:0] trunc_ln247_32_fu_519_p4;
wire   [5:0] trunc_ln247_33_fu_529_p4;
wire   [5:0] trunc_ln247_34_fu_539_p4;
wire   [5:0] trunc_ln247_35_fu_549_p4;
wire   [5:0] trunc_ln247_36_fu_559_p4;
wire   [5:0] trunc_ln247_s_fu_419_p4;
wire   [5:0] trunc_ln247_23_fu_429_p4;
reg   [7:0] indvar_flatten_fu_254;
wire   [7:0] add_ln241_fu_296_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] select_ln227_fu_350_p3;
wire   [0:0] and_ln191_fu_1059_p2;
wire   [0:0] icmp_ln191_4_fu_1053_p2;
wire   [9:0] pool_window_V_fu_1069_p3;
wire   [9:0] pool_window_V_96_fu_1077_p3;
wire   [0:0] icmp_ln1651_fu_1101_p2;
wire   [0:0] xor_ln1651_fu_1107_p2;
wire   [9:0] pool_window_V_97_fu_1085_p3;
wire   [9:0] pool_window_V_98_fu_1093_p3;
wire   [0:0] icmp_ln1651_80_fu_1121_p2;
wire   [0:0] xor_ln1651_80_fu_1127_p2;
wire   [9:0] select_ln65_fu_1113_p3;
wire   [9:0] select_ln65_80_fu_1133_p3;
wire   [0:0] icmp_ln1651_81_fu_1141_p2;
wire   [0:0] xor_ln1651_81_fu_1147_p2;
wire   [9:0] pool_window_V_99_fu_1161_p3;
wire   [9:0] pool_window_V_100_fu_1169_p3;
wire   [0:0] icmp_ln1651_82_fu_1193_p2;
wire   [0:0] xor_ln1651_82_fu_1199_p2;
wire   [9:0] pool_window_V_101_fu_1177_p3;
wire   [9:0] pool_window_V_102_fu_1185_p3;
wire   [0:0] icmp_ln1651_83_fu_1213_p2;
wire   [0:0] xor_ln1651_83_fu_1219_p2;
wire   [9:0] select_ln65_82_fu_1205_p3;
wire   [9:0] select_ln65_83_fu_1225_p3;
wire   [0:0] icmp_ln1651_84_fu_1233_p2;
wire   [0:0] xor_ln1651_84_fu_1239_p2;
wire   [9:0] pool_window_V_103_fu_1253_p3;
wire   [9:0] pool_window_V_104_fu_1261_p3;
wire   [0:0] icmp_ln1651_85_fu_1285_p2;
wire   [0:0] xor_ln1651_85_fu_1291_p2;
wire   [9:0] pool_window_V_105_fu_1269_p3;
wire   [9:0] pool_window_V_106_fu_1277_p3;
wire   [0:0] icmp_ln1651_86_fu_1305_p2;
wire   [0:0] xor_ln1651_86_fu_1311_p2;
wire   [9:0] select_ln65_85_fu_1297_p3;
wire   [9:0] select_ln65_86_fu_1317_p3;
wire   [0:0] icmp_ln1651_87_fu_1325_p2;
wire   [0:0] xor_ln1651_87_fu_1331_p2;
wire   [9:0] pool_window_V_107_fu_1345_p3;
wire   [9:0] pool_window_V_108_fu_1353_p3;
wire   [0:0] icmp_ln1651_88_fu_1377_p2;
wire   [0:0] xor_ln1651_88_fu_1383_p2;
wire   [9:0] pool_window_V_109_fu_1361_p3;
wire   [9:0] pool_window_V_110_fu_1369_p3;
wire   [0:0] icmp_ln1651_89_fu_1397_p2;
wire   [0:0] xor_ln1651_89_fu_1403_p2;
wire   [9:0] select_ln65_88_fu_1389_p3;
wire   [9:0] select_ln65_89_fu_1409_p3;
wire   [0:0] icmp_ln1651_90_fu_1417_p2;
wire   [0:0] xor_ln1651_90_fu_1423_p2;
wire   [9:0] pool_window_V_111_fu_1437_p3;
wire   [9:0] pool_window_V_112_fu_1445_p3;
wire   [0:0] icmp_ln1651_91_fu_1469_p2;
wire   [0:0] xor_ln1651_91_fu_1475_p2;
wire   [9:0] pool_window_V_113_fu_1453_p3;
wire   [9:0] pool_window_V_114_fu_1461_p3;
wire   [0:0] icmp_ln1651_92_fu_1489_p2;
wire   [0:0] xor_ln1651_92_fu_1495_p2;
wire   [9:0] select_ln65_91_fu_1481_p3;
wire   [9:0] select_ln65_92_fu_1501_p3;
wire   [0:0] icmp_ln1651_93_fu_1509_p2;
wire   [0:0] xor_ln1651_93_fu_1515_p2;
wire   [9:0] pool_window_V_115_fu_1529_p3;
wire   [9:0] pool_window_V_116_fu_1537_p3;
wire   [0:0] icmp_ln1651_94_fu_1561_p2;
wire   [0:0] xor_ln1651_94_fu_1567_p2;
wire   [9:0] pool_window_V_117_fu_1545_p3;
wire   [9:0] pool_window_V_118_fu_1553_p3;
wire   [0:0] icmp_ln1651_95_fu_1581_p2;
wire   [0:0] xor_ln1651_95_fu_1587_p2;
wire   [9:0] select_ln65_94_fu_1573_p3;
wire   [9:0] select_ln65_95_fu_1593_p3;
wire   [0:0] icmp_ln1651_96_fu_1601_p2;
wire   [0:0] xor_ln1651_96_fu_1607_p2;
wire   [9:0] pool_window_V_119_fu_1621_p3;
wire   [9:0] pool_window_V_120_fu_1629_p3;
wire   [0:0] icmp_ln1651_97_fu_1653_p2;
wire   [0:0] xor_ln1651_97_fu_1659_p2;
wire   [9:0] pool_window_V_121_fu_1637_p3;
wire   [9:0] pool_window_V_122_fu_1645_p3;
wire   [0:0] icmp_ln1651_98_fu_1673_p2;
wire   [0:0] xor_ln1651_98_fu_1679_p2;
wire   [9:0] select_ln65_97_fu_1665_p3;
wire   [9:0] select_ln65_98_fu_1685_p3;
wire   [0:0] icmp_ln1651_99_fu_1693_p2;
wire   [0:0] xor_ln1651_99_fu_1699_p2;
wire   [9:0] pool_window_V_123_fu_1713_p3;
wire   [9:0] pool_window_V_124_fu_1721_p3;
wire   [0:0] icmp_ln1651_100_fu_1745_p2;
wire   [0:0] xor_ln1651_100_fu_1751_p2;
wire   [9:0] pool_window_V_125_fu_1729_p3;
wire   [9:0] pool_window_V_126_fu_1737_p3;
wire   [0:0] icmp_ln1651_101_fu_1765_p2;
wire   [0:0] xor_ln1651_101_fu_1771_p2;
wire   [9:0] select_ln65_100_fu_1757_p3;
wire   [9:0] select_ln65_101_fu_1777_p3;
wire   [0:0] icmp_ln1651_102_fu_1785_p2;
wire   [0:0] xor_ln1651_102_fu_1791_p2;
wire   [9:0] pool_window_V_127_fu_1805_p3;
wire   [9:0] pool_window_V_128_fu_1813_p3;
wire   [0:0] icmp_ln1651_103_fu_1837_p2;
wire   [0:0] xor_ln1651_103_fu_1843_p2;
wire   [9:0] pool_window_V_129_fu_1821_p3;
wire   [9:0] pool_window_V_130_fu_1829_p3;
wire   [0:0] icmp_ln1651_104_fu_1857_p2;
wire   [0:0] xor_ln1651_104_fu_1863_p2;
wire   [9:0] select_ln65_103_fu_1849_p3;
wire   [9:0] select_ln65_104_fu_1869_p3;
wire   [0:0] icmp_ln1651_105_fu_1877_p2;
wire   [0:0] xor_ln1651_105_fu_1883_p2;
wire   [9:0] pool_window_V_131_fu_1897_p3;
wire   [9:0] pool_window_V_132_fu_1905_p3;
wire   [0:0] icmp_ln1651_106_fu_1929_p2;
wire   [0:0] xor_ln1651_106_fu_1935_p2;
wire   [9:0] pool_window_V_133_fu_1913_p3;
wire   [9:0] pool_window_V_134_fu_1921_p3;
wire   [0:0] icmp_ln1651_107_fu_1949_p2;
wire   [0:0] xor_ln1651_107_fu_1955_p2;
wire   [9:0] select_ln65_106_fu_1941_p3;
wire   [9:0] select_ln65_107_fu_1961_p3;
wire   [0:0] icmp_ln1651_108_fu_1969_p2;
wire   [0:0] xor_ln1651_108_fu_1975_p2;
wire   [9:0] pool_window_V_135_fu_1989_p3;
wire   [9:0] pool_window_V_136_fu_1997_p3;
wire   [0:0] icmp_ln1651_109_fu_2021_p2;
wire   [0:0] xor_ln1651_109_fu_2027_p2;
wire   [9:0] pool_window_V_137_fu_2005_p3;
wire   [9:0] pool_window_V_138_fu_2013_p3;
wire   [0:0] icmp_ln1651_110_fu_2041_p2;
wire   [0:0] xor_ln1651_110_fu_2047_p2;
wire   [9:0] select_ln65_109_fu_2033_p3;
wire   [9:0] select_ln65_110_fu_2053_p3;
wire   [0:0] icmp_ln1651_111_fu_2061_p2;
wire   [0:0] xor_ln1651_111_fu_2067_p2;
wire   [9:0] pool_window_V_139_fu_2081_p3;
wire   [9:0] pool_window_V_140_fu_2089_p3;
wire   [0:0] icmp_ln1651_112_fu_2113_p2;
wire   [0:0] xor_ln1651_112_fu_2119_p2;
wire   [9:0] pool_window_V_141_fu_2097_p3;
wire   [9:0] pool_window_V_142_fu_2105_p3;
wire   [0:0] icmp_ln1651_113_fu_2133_p2;
wire   [0:0] xor_ln1651_113_fu_2139_p2;
wire   [9:0] select_ln65_112_fu_2125_p3;
wire   [9:0] select_ln65_113_fu_2145_p3;
wire   [0:0] icmp_ln1651_114_fu_2153_p2;
wire   [0:0] xor_ln1651_114_fu_2159_p2;
wire   [9:0] pool_window_V_143_fu_2173_p3;
wire   [9:0] pool_window_V_144_fu_2181_p3;
wire   [0:0] icmp_ln1651_115_fu_2205_p2;
wire   [0:0] xor_ln1651_115_fu_2211_p2;
wire   [9:0] pool_window_V_145_fu_2189_p3;
wire   [9:0] pool_window_V_146_fu_2197_p3;
wire   [0:0] icmp_ln1651_116_fu_2225_p2;
wire   [0:0] xor_ln1651_116_fu_2231_p2;
wire   [9:0] select_ln65_115_fu_2217_p3;
wire   [9:0] select_ln65_116_fu_2237_p3;
wire   [0:0] icmp_ln1651_117_fu_2245_p2;
wire   [0:0] xor_ln1651_117_fu_2251_p2;
wire   [9:0] pool_window_V_147_fu_2265_p3;
wire   [9:0] pool_window_V_148_fu_2273_p3;
wire   [0:0] icmp_ln1651_118_fu_2297_p2;
wire   [0:0] xor_ln1651_118_fu_2303_p2;
wire   [9:0] pool_window_V_149_fu_2281_p3;
wire   [9:0] pool_window_V_150_fu_2289_p3;
wire   [0:0] icmp_ln1651_119_fu_2317_p2;
wire   [0:0] xor_ln1651_119_fu_2323_p2;
wire   [9:0] select_ln65_118_fu_2309_p3;
wire   [9:0] select_ln65_119_fu_2329_p3;
wire   [0:0] icmp_ln1651_120_fu_2337_p2;
wire   [0:0] xor_ln1651_120_fu_2343_p2;
wire   [9:0] pool_window_V_151_fu_2357_p3;
wire   [9:0] pool_window_V_152_fu_2365_p3;
wire   [0:0] icmp_ln1651_121_fu_2389_p2;
wire   [0:0] xor_ln1651_121_fu_2395_p2;
wire   [9:0] pool_window_V_153_fu_2373_p3;
wire   [9:0] pool_window_V_154_fu_2381_p3;
wire   [0:0] icmp_ln1651_122_fu_2409_p2;
wire   [0:0] xor_ln1651_122_fu_2415_p2;
wire   [9:0] select_ln65_121_fu_2401_p3;
wire   [9:0] select_ln65_122_fu_2421_p3;
wire   [0:0] icmp_ln1651_123_fu_2429_p2;
wire   [0:0] xor_ln1651_123_fu_2435_p2;
wire   [9:0] pool_window_V_155_fu_2449_p3;
wire   [9:0] pool_window_V_156_fu_2457_p3;
wire   [0:0] icmp_ln1651_124_fu_2481_p2;
wire   [0:0] xor_ln1651_124_fu_2487_p2;
wire   [9:0] pool_window_V_157_fu_2465_p3;
wire   [9:0] pool_window_V_158_fu_2473_p3;
wire   [0:0] icmp_ln1651_125_fu_2501_p2;
wire   [0:0] xor_ln1651_125_fu_2507_p2;
wire   [9:0] select_ln65_124_fu_2493_p3;
wire   [9:0] select_ln65_125_fu_2513_p3;
wire   [0:0] icmp_ln1651_126_fu_2521_p2;
wire   [0:0] xor_ln1651_126_fu_2527_p2;
wire   [0:0] icmp_ln222_fu_2545_p2;
wire   [31:0] select_ln222_fu_2551_p3;
wire   [15:0] zext_ln837_28_fu_2614_p1;
wire   [15:0] zext_ln837_27_fu_2611_p1;
wire   [15:0] zext_ln837_26_fu_2608_p1;
wire   [15:0] zext_ln837_25_fu_2605_p1;
wire   [15:0] zext_ln837_24_fu_2602_p1;
wire   [15:0] zext_ln837_23_fu_2599_p1;
wire   [15:0] zext_ln837_22_fu_2596_p1;
wire   [15:0] zext_ln837_21_fu_2593_p1;
wire   [15:0] zext_ln837_20_fu_2590_p1;
wire   [15:0] zext_ln837_19_fu_2587_p1;
wire   [15:0] zext_ln837_fu_2584_p1;
wire   [15:0] zext_ln184_6_fu_2581_p1;
wire   [15:0] zext_ln184_5_fu_2578_p1;
wire   [15:0] zext_ln184_4_fu_2575_p1;
wire   [15:0] zext_ln184_fu_2572_p1;
wire   [249:0] or_ln208_s_fu_2617_p17;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_360;
reg    ap_condition_358;
reg    ap_condition_497;
reg    ap_condition_384;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 sY_1 = 32'd0;
#0 pY_1 = 32'd0;
#0 pX_1 = 32'd0;
#0 sX_1 = 32'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_79 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_78 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_77 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_76 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_75 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_74 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_73 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_72 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_71 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_70 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_69 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_68 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_67 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_66 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_65 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_64 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_63 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_62 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_61 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_60 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_59 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_58 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_57 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_56 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_55 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_54 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_53 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_52 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_51 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_50 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_49 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_48 = 6'd0;
end

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_we0),
    .d0(trunc_ln247_fu_415_p1),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_q0)
);

kernel_wrapper_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_358)) begin
        if ((1'b1 == ap_condition_360)) begin
            ap_phi_reg_pp0_iter1_storemerge_i_reg_271 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_storemerge_i_reg_271 <= ap_phi_reg_pp0_iter0_storemerge_i_reg_271;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_358)) begin
        if ((icmp_ln241_fu_290_p2 == 1'd0)) begin
            indvar_flatten_fu_254 <= add_ln241_fu_296_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_254 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_497)) begin
        if ((icmp_ln212_fu_338_p2 == 1'd1)) begin
            pX_1 <= 32'd0;
        end else if ((icmp_ln212_fu_338_p2 == 1'd0)) begin
            pX_1 <= add_ln212_fu_332_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_384)) begin
        if ((icmp_ln216_fu_392_p2 == 1'd1)) begin
            pY_1 <= 32'd0;
        end else if ((icmp_ln216_fu_392_p2 == 1'd0)) begin
            pY_1 <= add_ln216_fu_386_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_497)) begin
        if ((icmp_ln212_fu_338_p2 == 1'd1)) begin
            sX_1 <= 32'd0;
        end else if ((icmp_ln212_fu_338_p2 == 1'd0)) begin
            sX_1 <= add_ln227_fu_358_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln191_reg_2668 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln191_2_reg_2690 <= and_ln191_2_fu_1063_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln191_reg_2668_pp0_iter1_reg <= icmp_ln191_reg_2668;
        icmp_ln241_reg_2664 <= icmp_ln241_fu_290_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_290_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln191_fu_306_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln191_5_reg_2672 <= icmp_ln191_5_fu_320_p2;
        icmp_ln191_6_reg_2677 <= icmp_ln191_6_fu_326_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_290_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln191_reg_2668 <= icmp_ln191_fu_306_p2;
        icmp_ln212_reg_2682 <= icmp_ln212_fu_338_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_290_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln212_fu_338_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln216_reg_2686 <= icmp_ln216_fu_392_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_48 <= {{layer8_out_dout[95:90]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_49 <= {{layer8_out_dout[89:84]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_50 <= {{layer8_out_dout[83:78]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_51 <= {{layer8_out_dout[77:72]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_52 <= {{layer8_out_dout[71:66]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_53 <= {{layer8_out_dout[65:60]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_54 <= {{layer8_out_dout[59:54]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_55 <= {{layer8_out_dout[53:48]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_56 <= {{layer8_out_dout[47:42]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_57 <= {{layer8_out_dout[41:36]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_58 <= {{layer8_out_dout[35:30]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_59 <= {{layer8_out_dout[29:24]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_60 <= {{layer8_out_dout[23:18]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_61 <= {{layer8_out_dout[17:12]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_62 <= {{layer8_out_dout[11:6]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_63 <= trunc_ln247_fu_415_p1;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_64 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_65 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_66 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_67 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_68 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_69 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_70 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_71 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_72 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_73 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_74 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_75 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_76 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_77 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_78 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_79 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln191_2_fu_1063_p2) & (icmp_ln191_reg_2668 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_pack_data_4_reg_2699[9 : 4] <= res_pack_data_4_fu_1245_p3[9 : 4];
        res_pack_data_5_reg_2704[9 : 4] <= res_pack_data_5_fu_1337_p3[9 : 4];
        res_pack_data_6_reg_2709[9 : 4] <= res_pack_data_6_fu_1429_p3[9 : 4];
        res_pack_data_reg_2694[9 : 4] <= res_pack_data_fu_1153_p3[9 : 4];
        select_ln65_102_reg_2729[9 : 4] <= select_ln65_102_fu_1797_p3[9 : 4];
        select_ln65_105_reg_2734[9 : 4] <= select_ln65_105_fu_1889_p3[9 : 4];
        select_ln65_108_reg_2739[9 : 4] <= select_ln65_108_fu_1981_p3[9 : 4];
        select_ln65_111_reg_2744[9 : 4] <= select_ln65_111_fu_2073_p3[9 : 4];
        select_ln65_114_reg_2749[9 : 4] <= select_ln65_114_fu_2165_p3[9 : 4];
        select_ln65_117_reg_2754[9 : 4] <= select_ln65_117_fu_2257_p3[9 : 4];
        select_ln65_120_reg_2759[9 : 4] <= select_ln65_120_fu_2349_p3[9 : 4];
        select_ln65_123_reg_2764[9 : 4] <= select_ln65_123_fu_2441_p3[9 : 4];
        select_ln65_126_reg_2769[9 : 4] <= select_ln65_126_fu_2533_p3[9 : 4];
        select_ln65_93_reg_2714[9 : 4] <= select_ln65_93_fu_1521_p3[9 : 4];
        select_ln65_96_reg_2719[9 : 4] <= select_ln65_96_fu_1613_p3[9 : 4];
        select_ln65_99_reg_2724[9 : 4] <= select_ln65_99_fu_1705_p3[9 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln212_reg_2682 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sY_1 <= ap_phi_mux_storemerge_i_phi_fu_275_p4;
    end
end

always @ (*) begin
    if (((icmp_ln241_fu_290_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln216_reg_2686 == 1'd0) & (icmp_ln212_reg_2682 == 1'd1) & (icmp_ln241_reg_2664 == 1'd0))) begin
        ap_phi_mux_storemerge_i_phi_fu_275_p4 = add_ln222_fu_2559_p2;
    end else begin
        ap_phi_mux_storemerge_i_phi_fu_275_p4 = ap_phi_reg_pp0_iter1_storemerge_i_reg_271;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 8'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_254;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer8_out_blk_n = layer8_out_empty_n;
    end else begin
        layer8_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer8_out_read = 1'b1;
    end else begin
        layer8_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op381_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer9_out_blk_n = layer9_out_full_n;
    end else begin
        layer9_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op381_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer9_out_write = 1'b1;
    end else begin
        layer9_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln212_fu_332_p2 = (pX_1 + 32'd1);

assign add_ln216_fu_386_p2 = (pY_1 + 32'd1);

assign add_ln222_fu_2559_p2 = (sY_1 + select_ln222_fu_2551_p3);

assign add_ln227_fu_358_p2 = (sX_1 + select_ln227_fu_350_p3);

assign add_ln241_fu_296_p2 = (ap_sig_allocacmp_indvar_flatten_load + 8'd1);

assign and_ln191_2_fu_1063_p2 = (icmp_ln191_4_fu_1053_p2 & and_ln191_fu_1059_p2);

assign and_ln191_fu_1059_p2 = (icmp_ln191_6_reg_2677 & icmp_ln191_5_reg_2672);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op381_write_state3 == 1'b1) & (layer9_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer8_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op381_write_state3 == 1'b1) & (layer9_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer8_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op381_write_state3 == 1'b1) & (layer9_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer8_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (layer8_out_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op381_write_state3 == 1'b1) & (layer9_out_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_358 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_360 = ((icmp_ln241_fu_290_p2 == 1'd0) & (icmp_ln216_fu_392_p2 == 1'd1) & (icmp_ln212_fu_338_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_384 = ((icmp_ln241_fu_290_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln212_fu_338_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_497 = ((icmp_ln241_fu_290_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_storemerge_i_reg_271 = 'bx;

always @ (*) begin
    ap_predicate_op381_write_state3 = ((1'd1 == and_ln191_2_reg_2690) & (icmp_ln191_reg_2668_pp0_iter1_reg == 1'd1));
end

assign ap_ready = internal_ap_ready;

assign icmp_ln1651_100_fu_1745_p2 = ((pool_window_V_123_fu_1713_p3 < pool_window_V_124_fu_1721_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_101_fu_1765_p2 = ((pool_window_V_125_fu_1729_p3 < pool_window_V_126_fu_1737_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_102_fu_1785_p2 = ((select_ln65_100_fu_1757_p3 < select_ln65_101_fu_1777_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_103_fu_1837_p2 = ((pool_window_V_127_fu_1805_p3 < pool_window_V_128_fu_1813_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_104_fu_1857_p2 = ((pool_window_V_129_fu_1821_p3 < pool_window_V_130_fu_1829_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_105_fu_1877_p2 = ((select_ln65_103_fu_1849_p3 < select_ln65_104_fu_1869_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_106_fu_1929_p2 = ((pool_window_V_131_fu_1897_p3 < pool_window_V_132_fu_1905_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_107_fu_1949_p2 = ((pool_window_V_133_fu_1913_p3 < pool_window_V_134_fu_1921_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_108_fu_1969_p2 = ((select_ln65_106_fu_1941_p3 < select_ln65_107_fu_1961_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_109_fu_2021_p2 = ((pool_window_V_135_fu_1989_p3 < pool_window_V_136_fu_1997_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_110_fu_2041_p2 = ((pool_window_V_137_fu_2005_p3 < pool_window_V_138_fu_2013_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_111_fu_2061_p2 = ((select_ln65_109_fu_2033_p3 < select_ln65_110_fu_2053_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_112_fu_2113_p2 = ((pool_window_V_139_fu_2081_p3 < pool_window_V_140_fu_2089_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_113_fu_2133_p2 = ((pool_window_V_141_fu_2097_p3 < pool_window_V_142_fu_2105_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_114_fu_2153_p2 = ((select_ln65_112_fu_2125_p3 < select_ln65_113_fu_2145_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_115_fu_2205_p2 = ((pool_window_V_143_fu_2173_p3 < pool_window_V_144_fu_2181_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_116_fu_2225_p2 = ((pool_window_V_145_fu_2189_p3 < pool_window_V_146_fu_2197_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_117_fu_2245_p2 = ((select_ln65_115_fu_2217_p3 < select_ln65_116_fu_2237_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_118_fu_2297_p2 = ((pool_window_V_147_fu_2265_p3 < pool_window_V_148_fu_2273_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_119_fu_2317_p2 = ((pool_window_V_149_fu_2281_p3 < pool_window_V_150_fu_2289_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_120_fu_2337_p2 = ((select_ln65_118_fu_2309_p3 < select_ln65_119_fu_2329_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_121_fu_2389_p2 = ((pool_window_V_151_fu_2357_p3 < pool_window_V_152_fu_2365_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_122_fu_2409_p2 = ((pool_window_V_153_fu_2373_p3 < pool_window_V_154_fu_2381_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_123_fu_2429_p2 = ((select_ln65_121_fu_2401_p3 < select_ln65_122_fu_2421_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_124_fu_2481_p2 = ((pool_window_V_155_fu_2449_p3 < pool_window_V_156_fu_2457_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_125_fu_2501_p2 = ((pool_window_V_157_fu_2465_p3 < pool_window_V_158_fu_2473_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_126_fu_2521_p2 = ((select_ln65_124_fu_2493_p3 < select_ln65_125_fu_2513_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_80_fu_1121_p2 = ((pool_window_V_97_fu_1085_p3 < pool_window_V_98_fu_1093_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_81_fu_1141_p2 = ((select_ln65_fu_1113_p3 < select_ln65_80_fu_1133_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_82_fu_1193_p2 = ((pool_window_V_99_fu_1161_p3 < pool_window_V_100_fu_1169_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_83_fu_1213_p2 = ((pool_window_V_101_fu_1177_p3 < pool_window_V_102_fu_1185_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_84_fu_1233_p2 = ((select_ln65_82_fu_1205_p3 < select_ln65_83_fu_1225_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_85_fu_1285_p2 = ((pool_window_V_103_fu_1253_p3 < pool_window_V_104_fu_1261_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_86_fu_1305_p2 = ((pool_window_V_105_fu_1269_p3 < pool_window_V_106_fu_1277_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_87_fu_1325_p2 = ((select_ln65_85_fu_1297_p3 < select_ln65_86_fu_1317_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_88_fu_1377_p2 = ((pool_window_V_107_fu_1345_p3 < pool_window_V_108_fu_1353_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_89_fu_1397_p2 = ((pool_window_V_109_fu_1361_p3 < pool_window_V_110_fu_1369_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_90_fu_1417_p2 = ((select_ln65_88_fu_1389_p3 < select_ln65_89_fu_1409_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_91_fu_1469_p2 = ((pool_window_V_111_fu_1437_p3 < pool_window_V_112_fu_1445_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_92_fu_1489_p2 = ((pool_window_V_113_fu_1453_p3 < pool_window_V_114_fu_1461_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_93_fu_1509_p2 = ((select_ln65_91_fu_1481_p3 < select_ln65_92_fu_1501_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_94_fu_1561_p2 = ((pool_window_V_115_fu_1529_p3 < pool_window_V_116_fu_1537_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_95_fu_1581_p2 = ((pool_window_V_117_fu_1545_p3 < pool_window_V_118_fu_1553_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_96_fu_1601_p2 = ((select_ln65_94_fu_1573_p3 < select_ln65_95_fu_1593_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_97_fu_1653_p2 = ((pool_window_V_119_fu_1621_p3 < pool_window_V_120_fu_1629_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_98_fu_1673_p2 = ((pool_window_V_121_fu_1637_p3 < pool_window_V_122_fu_1645_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_99_fu_1693_p2 = ((select_ln65_97_fu_1665_p3 < select_ln65_98_fu_1685_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_fu_1101_p2 = ((pool_window_V_fu_1069_p3 < pool_window_V_96_fu_1077_p3) ? 1'b1 : 1'b0);

assign icmp_ln191_4_fu_1053_p2 = ((sY_1 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln191_5_fu_320_p2 = (($signed(pY_1) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln191_6_fu_326_p2 = (($signed(pX_1) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln191_fu_306_p2 = ((sX_1 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln212_fu_338_p2 = ((add_ln212_fu_332_p2 == 32'd13) ? 1'b1 : 1'b0);

assign icmp_ln216_fu_392_p2 = ((add_ln216_fu_386_p2 == 32'd13) ? 1'b1 : 1'b0);

assign icmp_ln222_fu_2545_p2 = ((sY_1 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln241_fu_290_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 8'd169) ? 1'b1 : 1'b0);

assign layer9_out_din = or_ln208_s_fu_2617_p17;

assign or_ln208_s_fu_2617_p17 = {{{{{{{{{{{{{{{{select_ln65_126_reg_2769}, {zext_ln837_28_fu_2614_p1}}, {zext_ln837_27_fu_2611_p1}}, {zext_ln837_26_fu_2608_p1}}, {zext_ln837_25_fu_2605_p1}}, {zext_ln837_24_fu_2602_p1}}, {zext_ln837_23_fu_2599_p1}}, {zext_ln837_22_fu_2596_p1}}, {zext_ln837_21_fu_2593_p1}}, {zext_ln837_20_fu_2590_p1}}, {zext_ln837_19_fu_2587_p1}}, {zext_ln837_fu_2584_p1}}, {zext_ln184_6_fu_2581_p1}}, {zext_ln184_5_fu_2578_p1}}, {zext_ln184_4_fu_2575_p1}}, {zext_ln184_fu_2572_p1}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_d0 = {{layer8_out_dout[95:90]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_d0 = {{layer8_out_dout[89:84]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_d0 = {{layer8_out_dout[83:78]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_d0 = {{layer8_out_dout[77:72]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_d0 = {{layer8_out_dout[71:66]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_d0 = {{layer8_out_dout[65:60]}};

assign pool_window_V_100_fu_1169_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_q0}, {4'd0}};

assign pool_window_V_101_fu_1177_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_62}, {4'd0}};

assign pool_window_V_102_fu_1185_p3 = {{trunc_ln247_24_fu_439_p4}, {4'd0}};

assign pool_window_V_103_fu_1253_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_77}, {4'd0}};

assign pool_window_V_104_fu_1261_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_q0}, {4'd0}};

assign pool_window_V_105_fu_1269_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_61}, {4'd0}};

assign pool_window_V_106_fu_1277_p3 = {{trunc_ln247_25_fu_449_p4}, {4'd0}};

assign pool_window_V_107_fu_1345_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_76}, {4'd0}};

assign pool_window_V_108_fu_1353_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_q0}, {4'd0}};

assign pool_window_V_109_fu_1361_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_60}, {4'd0}};

assign pool_window_V_110_fu_1369_p3 = {{trunc_ln247_26_fu_459_p4}, {4'd0}};

assign pool_window_V_111_fu_1437_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_75}, {4'd0}};

assign pool_window_V_112_fu_1445_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_q0}, {4'd0}};

assign pool_window_V_113_fu_1453_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_59}, {4'd0}};

assign pool_window_V_114_fu_1461_p3 = {{trunc_ln247_27_fu_469_p4}, {4'd0}};

assign pool_window_V_115_fu_1529_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_74}, {4'd0}};

assign pool_window_V_116_fu_1537_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_q0}, {4'd0}};

assign pool_window_V_117_fu_1545_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_58}, {4'd0}};

assign pool_window_V_118_fu_1553_p3 = {{trunc_ln247_28_fu_479_p4}, {4'd0}};

assign pool_window_V_119_fu_1621_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_73}, {4'd0}};

assign pool_window_V_120_fu_1629_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_q0}, {4'd0}};

assign pool_window_V_121_fu_1637_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_57}, {4'd0}};

assign pool_window_V_122_fu_1645_p3 = {{trunc_ln247_29_fu_489_p4}, {4'd0}};

assign pool_window_V_123_fu_1713_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_72}, {4'd0}};

assign pool_window_V_124_fu_1721_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_q0}, {4'd0}};

assign pool_window_V_125_fu_1729_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_56}, {4'd0}};

assign pool_window_V_126_fu_1737_p3 = {{trunc_ln247_30_fu_499_p4}, {4'd0}};

assign pool_window_V_127_fu_1805_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_71}, {4'd0}};

assign pool_window_V_128_fu_1813_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_q0}, {4'd0}};

assign pool_window_V_129_fu_1821_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_55}, {4'd0}};

assign pool_window_V_130_fu_1829_p3 = {{trunc_ln247_31_fu_509_p4}, {4'd0}};

assign pool_window_V_131_fu_1897_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_70}, {4'd0}};

assign pool_window_V_132_fu_1905_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_q0}, {4'd0}};

assign pool_window_V_133_fu_1913_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_54}, {4'd0}};

assign pool_window_V_134_fu_1921_p3 = {{trunc_ln247_32_fu_519_p4}, {4'd0}};

assign pool_window_V_135_fu_1989_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_69}, {4'd0}};

assign pool_window_V_136_fu_1997_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_q0}, {4'd0}};

assign pool_window_V_137_fu_2005_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_53}, {4'd0}};

assign pool_window_V_138_fu_2013_p3 = {{trunc_ln247_33_fu_529_p4}, {4'd0}};

assign pool_window_V_139_fu_2081_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_68}, {4'd0}};

assign pool_window_V_140_fu_2089_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_q0}, {4'd0}};

assign pool_window_V_141_fu_2097_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_52}, {4'd0}};

assign pool_window_V_142_fu_2105_p3 = {{trunc_ln247_34_fu_539_p4}, {4'd0}};

assign pool_window_V_143_fu_2173_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_67}, {4'd0}};

assign pool_window_V_144_fu_2181_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_q0}, {4'd0}};

assign pool_window_V_145_fu_2189_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_51}, {4'd0}};

assign pool_window_V_146_fu_2197_p3 = {{trunc_ln247_35_fu_549_p4}, {4'd0}};

assign pool_window_V_147_fu_2265_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_66}, {4'd0}};

assign pool_window_V_148_fu_2273_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_q0}, {4'd0}};

assign pool_window_V_149_fu_2281_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_50}, {4'd0}};

assign pool_window_V_150_fu_2289_p3 = {{trunc_ln247_36_fu_559_p4}, {4'd0}};

assign pool_window_V_151_fu_2357_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_65}, {4'd0}};

assign pool_window_V_152_fu_2365_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_q0}, {4'd0}};

assign pool_window_V_153_fu_2373_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_49}, {4'd0}};

assign pool_window_V_154_fu_2381_p3 = {{trunc_ln247_s_fu_419_p4}, {4'd0}};

assign pool_window_V_155_fu_2449_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_64}, {4'd0}};

assign pool_window_V_156_fu_2457_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_q0}, {4'd0}};

assign pool_window_V_157_fu_2465_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_48}, {4'd0}};

assign pool_window_V_158_fu_2473_p3 = {{trunc_ln247_23_fu_429_p4}, {4'd0}};

assign pool_window_V_96_fu_1077_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_q0}, {4'd0}};

assign pool_window_V_97_fu_1085_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_63}, {4'd0}};

assign pool_window_V_98_fu_1093_p3 = {{trunc_ln247_fu_415_p1}, {4'd0}};

assign pool_window_V_99_fu_1161_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_78}, {4'd0}};

assign pool_window_V_fu_1069_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_79}, {4'd0}};

assign res_pack_data_4_fu_1245_p3 = ((xor_ln1651_84_fu_1239_p2[0:0] == 1'b1) ? select_ln65_82_fu_1205_p3 : select_ln65_83_fu_1225_p3);

assign res_pack_data_5_fu_1337_p3 = ((xor_ln1651_87_fu_1331_p2[0:0] == 1'b1) ? select_ln65_85_fu_1297_p3 : select_ln65_86_fu_1317_p3);

assign res_pack_data_6_fu_1429_p3 = ((xor_ln1651_90_fu_1423_p2[0:0] == 1'b1) ? select_ln65_88_fu_1389_p3 : select_ln65_89_fu_1409_p3);

assign res_pack_data_fu_1153_p3 = ((xor_ln1651_81_fu_1147_p2[0:0] == 1'b1) ? select_ln65_fu_1113_p3 : select_ln65_80_fu_1133_p3);

assign select_ln222_fu_2551_p3 = ((icmp_ln222_fu_2545_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign select_ln227_fu_350_p3 = ((icmp_ln191_fu_306_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign select_ln65_100_fu_1757_p3 = ((xor_ln1651_100_fu_1751_p2[0:0] == 1'b1) ? pool_window_V_123_fu_1713_p3 : pool_window_V_124_fu_1721_p3);

assign select_ln65_101_fu_1777_p3 = ((xor_ln1651_101_fu_1771_p2[0:0] == 1'b1) ? pool_window_V_125_fu_1729_p3 : pool_window_V_126_fu_1737_p3);

assign select_ln65_102_fu_1797_p3 = ((xor_ln1651_102_fu_1791_p2[0:0] == 1'b1) ? select_ln65_100_fu_1757_p3 : select_ln65_101_fu_1777_p3);

assign select_ln65_103_fu_1849_p3 = ((xor_ln1651_103_fu_1843_p2[0:0] == 1'b1) ? pool_window_V_127_fu_1805_p3 : pool_window_V_128_fu_1813_p3);

assign select_ln65_104_fu_1869_p3 = ((xor_ln1651_104_fu_1863_p2[0:0] == 1'b1) ? pool_window_V_129_fu_1821_p3 : pool_window_V_130_fu_1829_p3);

assign select_ln65_105_fu_1889_p3 = ((xor_ln1651_105_fu_1883_p2[0:0] == 1'b1) ? select_ln65_103_fu_1849_p3 : select_ln65_104_fu_1869_p3);

assign select_ln65_106_fu_1941_p3 = ((xor_ln1651_106_fu_1935_p2[0:0] == 1'b1) ? pool_window_V_131_fu_1897_p3 : pool_window_V_132_fu_1905_p3);

assign select_ln65_107_fu_1961_p3 = ((xor_ln1651_107_fu_1955_p2[0:0] == 1'b1) ? pool_window_V_133_fu_1913_p3 : pool_window_V_134_fu_1921_p3);

assign select_ln65_108_fu_1981_p3 = ((xor_ln1651_108_fu_1975_p2[0:0] == 1'b1) ? select_ln65_106_fu_1941_p3 : select_ln65_107_fu_1961_p3);

assign select_ln65_109_fu_2033_p3 = ((xor_ln1651_109_fu_2027_p2[0:0] == 1'b1) ? pool_window_V_135_fu_1989_p3 : pool_window_V_136_fu_1997_p3);

assign select_ln65_110_fu_2053_p3 = ((xor_ln1651_110_fu_2047_p2[0:0] == 1'b1) ? pool_window_V_137_fu_2005_p3 : pool_window_V_138_fu_2013_p3);

assign select_ln65_111_fu_2073_p3 = ((xor_ln1651_111_fu_2067_p2[0:0] == 1'b1) ? select_ln65_109_fu_2033_p3 : select_ln65_110_fu_2053_p3);

assign select_ln65_112_fu_2125_p3 = ((xor_ln1651_112_fu_2119_p2[0:0] == 1'b1) ? pool_window_V_139_fu_2081_p3 : pool_window_V_140_fu_2089_p3);

assign select_ln65_113_fu_2145_p3 = ((xor_ln1651_113_fu_2139_p2[0:0] == 1'b1) ? pool_window_V_141_fu_2097_p3 : pool_window_V_142_fu_2105_p3);

assign select_ln65_114_fu_2165_p3 = ((xor_ln1651_114_fu_2159_p2[0:0] == 1'b1) ? select_ln65_112_fu_2125_p3 : select_ln65_113_fu_2145_p3);

assign select_ln65_115_fu_2217_p3 = ((xor_ln1651_115_fu_2211_p2[0:0] == 1'b1) ? pool_window_V_143_fu_2173_p3 : pool_window_V_144_fu_2181_p3);

assign select_ln65_116_fu_2237_p3 = ((xor_ln1651_116_fu_2231_p2[0:0] == 1'b1) ? pool_window_V_145_fu_2189_p3 : pool_window_V_146_fu_2197_p3);

assign select_ln65_117_fu_2257_p3 = ((xor_ln1651_117_fu_2251_p2[0:0] == 1'b1) ? select_ln65_115_fu_2217_p3 : select_ln65_116_fu_2237_p3);

assign select_ln65_118_fu_2309_p3 = ((xor_ln1651_118_fu_2303_p2[0:0] == 1'b1) ? pool_window_V_147_fu_2265_p3 : pool_window_V_148_fu_2273_p3);

assign select_ln65_119_fu_2329_p3 = ((xor_ln1651_119_fu_2323_p2[0:0] == 1'b1) ? pool_window_V_149_fu_2281_p3 : pool_window_V_150_fu_2289_p3);

assign select_ln65_120_fu_2349_p3 = ((xor_ln1651_120_fu_2343_p2[0:0] == 1'b1) ? select_ln65_118_fu_2309_p3 : select_ln65_119_fu_2329_p3);

assign select_ln65_121_fu_2401_p3 = ((xor_ln1651_121_fu_2395_p2[0:0] == 1'b1) ? pool_window_V_151_fu_2357_p3 : pool_window_V_152_fu_2365_p3);

assign select_ln65_122_fu_2421_p3 = ((xor_ln1651_122_fu_2415_p2[0:0] == 1'b1) ? pool_window_V_153_fu_2373_p3 : pool_window_V_154_fu_2381_p3);

assign select_ln65_123_fu_2441_p3 = ((xor_ln1651_123_fu_2435_p2[0:0] == 1'b1) ? select_ln65_121_fu_2401_p3 : select_ln65_122_fu_2421_p3);

assign select_ln65_124_fu_2493_p3 = ((xor_ln1651_124_fu_2487_p2[0:0] == 1'b1) ? pool_window_V_155_fu_2449_p3 : pool_window_V_156_fu_2457_p3);

assign select_ln65_125_fu_2513_p3 = ((xor_ln1651_125_fu_2507_p2[0:0] == 1'b1) ? pool_window_V_157_fu_2465_p3 : pool_window_V_158_fu_2473_p3);

assign select_ln65_126_fu_2533_p3 = ((xor_ln1651_126_fu_2527_p2[0:0] == 1'b1) ? select_ln65_124_fu_2493_p3 : select_ln65_125_fu_2513_p3);

assign select_ln65_80_fu_1133_p3 = ((xor_ln1651_80_fu_1127_p2[0:0] == 1'b1) ? pool_window_V_97_fu_1085_p3 : pool_window_V_98_fu_1093_p3);

assign select_ln65_82_fu_1205_p3 = ((xor_ln1651_82_fu_1199_p2[0:0] == 1'b1) ? pool_window_V_99_fu_1161_p3 : pool_window_V_100_fu_1169_p3);

assign select_ln65_83_fu_1225_p3 = ((xor_ln1651_83_fu_1219_p2[0:0] == 1'b1) ? pool_window_V_101_fu_1177_p3 : pool_window_V_102_fu_1185_p3);

assign select_ln65_85_fu_1297_p3 = ((xor_ln1651_85_fu_1291_p2[0:0] == 1'b1) ? pool_window_V_103_fu_1253_p3 : pool_window_V_104_fu_1261_p3);

assign select_ln65_86_fu_1317_p3 = ((xor_ln1651_86_fu_1311_p2[0:0] == 1'b1) ? pool_window_V_105_fu_1269_p3 : pool_window_V_106_fu_1277_p3);

assign select_ln65_88_fu_1389_p3 = ((xor_ln1651_88_fu_1383_p2[0:0] == 1'b1) ? pool_window_V_107_fu_1345_p3 : pool_window_V_108_fu_1353_p3);

assign select_ln65_89_fu_1409_p3 = ((xor_ln1651_89_fu_1403_p2[0:0] == 1'b1) ? pool_window_V_109_fu_1361_p3 : pool_window_V_110_fu_1369_p3);

assign select_ln65_91_fu_1481_p3 = ((xor_ln1651_91_fu_1475_p2[0:0] == 1'b1) ? pool_window_V_111_fu_1437_p3 : pool_window_V_112_fu_1445_p3);

assign select_ln65_92_fu_1501_p3 = ((xor_ln1651_92_fu_1495_p2[0:0] == 1'b1) ? pool_window_V_113_fu_1453_p3 : pool_window_V_114_fu_1461_p3);

assign select_ln65_93_fu_1521_p3 = ((xor_ln1651_93_fu_1515_p2[0:0] == 1'b1) ? select_ln65_91_fu_1481_p3 : select_ln65_92_fu_1501_p3);

assign select_ln65_94_fu_1573_p3 = ((xor_ln1651_94_fu_1567_p2[0:0] == 1'b1) ? pool_window_V_115_fu_1529_p3 : pool_window_V_116_fu_1537_p3);

assign select_ln65_95_fu_1593_p3 = ((xor_ln1651_95_fu_1587_p2[0:0] == 1'b1) ? pool_window_V_117_fu_1545_p3 : pool_window_V_118_fu_1553_p3);

assign select_ln65_96_fu_1613_p3 = ((xor_ln1651_96_fu_1607_p2[0:0] == 1'b1) ? select_ln65_94_fu_1573_p3 : select_ln65_95_fu_1593_p3);

assign select_ln65_97_fu_1665_p3 = ((xor_ln1651_97_fu_1659_p2[0:0] == 1'b1) ? pool_window_V_119_fu_1621_p3 : pool_window_V_120_fu_1629_p3);

assign select_ln65_98_fu_1685_p3 = ((xor_ln1651_98_fu_1679_p2[0:0] == 1'b1) ? pool_window_V_121_fu_1637_p3 : pool_window_V_122_fu_1645_p3);

assign select_ln65_99_fu_1705_p3 = ((xor_ln1651_99_fu_1699_p2[0:0] == 1'b1) ? select_ln65_97_fu_1665_p3 : select_ln65_98_fu_1685_p3);

assign select_ln65_fu_1113_p3 = ((xor_ln1651_fu_1107_p2[0:0] == 1'b1) ? pool_window_V_fu_1069_p3 : pool_window_V_96_fu_1077_p3);

assign start_out = real_start;

assign trunc_ln247_23_fu_429_p4 = {{layer8_out_dout[95:90]}};

assign trunc_ln247_24_fu_439_p4 = {{layer8_out_dout[11:6]}};

assign trunc_ln247_25_fu_449_p4 = {{layer8_out_dout[17:12]}};

assign trunc_ln247_26_fu_459_p4 = {{layer8_out_dout[23:18]}};

assign trunc_ln247_27_fu_469_p4 = {{layer8_out_dout[29:24]}};

assign trunc_ln247_28_fu_479_p4 = {{layer8_out_dout[35:30]}};

assign trunc_ln247_29_fu_489_p4 = {{layer8_out_dout[41:36]}};

assign trunc_ln247_30_fu_499_p4 = {{layer8_out_dout[47:42]}};

assign trunc_ln247_31_fu_509_p4 = {{layer8_out_dout[53:48]}};

assign trunc_ln247_32_fu_519_p4 = {{layer8_out_dout[59:54]}};

assign trunc_ln247_33_fu_529_p4 = {{layer8_out_dout[65:60]}};

assign trunc_ln247_34_fu_539_p4 = {{layer8_out_dout[71:66]}};

assign trunc_ln247_35_fu_549_p4 = {{layer8_out_dout[77:72]}};

assign trunc_ln247_36_fu_559_p4 = {{layer8_out_dout[83:78]}};

assign trunc_ln247_fu_415_p1 = layer8_out_dout[5:0];

assign trunc_ln247_s_fu_419_p4 = {{layer8_out_dout[89:84]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_d0 = {{layer8_out_dout[53:48]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_d0 = {{layer8_out_dout[47:42]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_d0 = {{layer8_out_dout[41:36]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_d0 = {{layer8_out_dout[35:30]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_d0 = {{layer8_out_dout[29:24]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_d0 = {{layer8_out_dout[23:18]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_d0 = {{layer8_out_dout[17:12]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_d0 = {{layer8_out_dout[11:6]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_d0 = {{layer8_out_dout[59:54]}};

assign xor_ln1651_100_fu_1751_p2 = (icmp_ln1651_100_fu_1745_p2 ^ 1'd1);

assign xor_ln1651_101_fu_1771_p2 = (icmp_ln1651_101_fu_1765_p2 ^ 1'd1);

assign xor_ln1651_102_fu_1791_p2 = (icmp_ln1651_102_fu_1785_p2 ^ 1'd1);

assign xor_ln1651_103_fu_1843_p2 = (icmp_ln1651_103_fu_1837_p2 ^ 1'd1);

assign xor_ln1651_104_fu_1863_p2 = (icmp_ln1651_104_fu_1857_p2 ^ 1'd1);

assign xor_ln1651_105_fu_1883_p2 = (icmp_ln1651_105_fu_1877_p2 ^ 1'd1);

assign xor_ln1651_106_fu_1935_p2 = (icmp_ln1651_106_fu_1929_p2 ^ 1'd1);

assign xor_ln1651_107_fu_1955_p2 = (icmp_ln1651_107_fu_1949_p2 ^ 1'd1);

assign xor_ln1651_108_fu_1975_p2 = (icmp_ln1651_108_fu_1969_p2 ^ 1'd1);

assign xor_ln1651_109_fu_2027_p2 = (icmp_ln1651_109_fu_2021_p2 ^ 1'd1);

assign xor_ln1651_110_fu_2047_p2 = (icmp_ln1651_110_fu_2041_p2 ^ 1'd1);

assign xor_ln1651_111_fu_2067_p2 = (icmp_ln1651_111_fu_2061_p2 ^ 1'd1);

assign xor_ln1651_112_fu_2119_p2 = (icmp_ln1651_112_fu_2113_p2 ^ 1'd1);

assign xor_ln1651_113_fu_2139_p2 = (icmp_ln1651_113_fu_2133_p2 ^ 1'd1);

assign xor_ln1651_114_fu_2159_p2 = (icmp_ln1651_114_fu_2153_p2 ^ 1'd1);

assign xor_ln1651_115_fu_2211_p2 = (icmp_ln1651_115_fu_2205_p2 ^ 1'd1);

assign xor_ln1651_116_fu_2231_p2 = (icmp_ln1651_116_fu_2225_p2 ^ 1'd1);

assign xor_ln1651_117_fu_2251_p2 = (icmp_ln1651_117_fu_2245_p2 ^ 1'd1);

assign xor_ln1651_118_fu_2303_p2 = (icmp_ln1651_118_fu_2297_p2 ^ 1'd1);

assign xor_ln1651_119_fu_2323_p2 = (icmp_ln1651_119_fu_2317_p2 ^ 1'd1);

assign xor_ln1651_120_fu_2343_p2 = (icmp_ln1651_120_fu_2337_p2 ^ 1'd1);

assign xor_ln1651_121_fu_2395_p2 = (icmp_ln1651_121_fu_2389_p2 ^ 1'd1);

assign xor_ln1651_122_fu_2415_p2 = (icmp_ln1651_122_fu_2409_p2 ^ 1'd1);

assign xor_ln1651_123_fu_2435_p2 = (icmp_ln1651_123_fu_2429_p2 ^ 1'd1);

assign xor_ln1651_124_fu_2487_p2 = (icmp_ln1651_124_fu_2481_p2 ^ 1'd1);

assign xor_ln1651_125_fu_2507_p2 = (icmp_ln1651_125_fu_2501_p2 ^ 1'd1);

assign xor_ln1651_126_fu_2527_p2 = (icmp_ln1651_126_fu_2521_p2 ^ 1'd1);

assign xor_ln1651_80_fu_1127_p2 = (icmp_ln1651_80_fu_1121_p2 ^ 1'd1);

assign xor_ln1651_81_fu_1147_p2 = (icmp_ln1651_81_fu_1141_p2 ^ 1'd1);

assign xor_ln1651_82_fu_1199_p2 = (icmp_ln1651_82_fu_1193_p2 ^ 1'd1);

assign xor_ln1651_83_fu_1219_p2 = (icmp_ln1651_83_fu_1213_p2 ^ 1'd1);

assign xor_ln1651_84_fu_1239_p2 = (icmp_ln1651_84_fu_1233_p2 ^ 1'd1);

assign xor_ln1651_85_fu_1291_p2 = (icmp_ln1651_85_fu_1285_p2 ^ 1'd1);

assign xor_ln1651_86_fu_1311_p2 = (icmp_ln1651_86_fu_1305_p2 ^ 1'd1);

assign xor_ln1651_87_fu_1331_p2 = (icmp_ln1651_87_fu_1325_p2 ^ 1'd1);

assign xor_ln1651_88_fu_1383_p2 = (icmp_ln1651_88_fu_1377_p2 ^ 1'd1);

assign xor_ln1651_89_fu_1403_p2 = (icmp_ln1651_89_fu_1397_p2 ^ 1'd1);

assign xor_ln1651_90_fu_1423_p2 = (icmp_ln1651_90_fu_1417_p2 ^ 1'd1);

assign xor_ln1651_91_fu_1475_p2 = (icmp_ln1651_91_fu_1469_p2 ^ 1'd1);

assign xor_ln1651_92_fu_1495_p2 = (icmp_ln1651_92_fu_1489_p2 ^ 1'd1);

assign xor_ln1651_93_fu_1515_p2 = (icmp_ln1651_93_fu_1509_p2 ^ 1'd1);

assign xor_ln1651_94_fu_1567_p2 = (icmp_ln1651_94_fu_1561_p2 ^ 1'd1);

assign xor_ln1651_95_fu_1587_p2 = (icmp_ln1651_95_fu_1581_p2 ^ 1'd1);

assign xor_ln1651_96_fu_1607_p2 = (icmp_ln1651_96_fu_1601_p2 ^ 1'd1);

assign xor_ln1651_97_fu_1659_p2 = (icmp_ln1651_97_fu_1653_p2 ^ 1'd1);

assign xor_ln1651_98_fu_1679_p2 = (icmp_ln1651_98_fu_1673_p2 ^ 1'd1);

assign xor_ln1651_99_fu_1699_p2 = (icmp_ln1651_99_fu_1693_p2 ^ 1'd1);

assign xor_ln1651_fu_1107_p2 = (icmp_ln1651_fu_1101_p2 ^ 1'd1);

assign zext_ln184_4_fu_2575_p1 = res_pack_data_4_reg_2699;

assign zext_ln184_5_fu_2578_p1 = res_pack_data_5_reg_2704;

assign zext_ln184_6_fu_2581_p1 = res_pack_data_6_reg_2709;

assign zext_ln184_fu_2572_p1 = res_pack_data_reg_2694;

assign zext_ln837_19_fu_2587_p1 = select_ln65_96_reg_2719;

assign zext_ln837_20_fu_2590_p1 = select_ln65_99_reg_2724;

assign zext_ln837_21_fu_2593_p1 = select_ln65_102_reg_2729;

assign zext_ln837_22_fu_2596_p1 = select_ln65_105_reg_2734;

assign zext_ln837_23_fu_2599_p1 = select_ln65_108_reg_2739;

assign zext_ln837_24_fu_2602_p1 = select_ln65_111_reg_2744;

assign zext_ln837_25_fu_2605_p1 = select_ln65_114_reg_2749;

assign zext_ln837_26_fu_2608_p1 = select_ln65_117_reg_2754;

assign zext_ln837_27_fu_2611_p1 = select_ln65_120_reg_2759;

assign zext_ln837_28_fu_2614_p1 = select_ln65_123_reg_2764;

assign zext_ln837_fu_2584_p1 = select_ln65_93_reg_2714;

always @ (posedge ap_clk) begin
    res_pack_data_reg_2694[3:0] <= 4'b0000;
    res_pack_data_4_reg_2699[3:0] <= 4'b0000;
    res_pack_data_5_reg_2704[3:0] <= 4'b0000;
    res_pack_data_6_reg_2709[3:0] <= 4'b0000;
    select_ln65_93_reg_2714[3:0] <= 4'b0000;
    select_ln65_96_reg_2719[3:0] <= 4'b0000;
    select_ln65_99_reg_2724[3:0] <= 4'b0000;
    select_ln65_102_reg_2729[3:0] <= 4'b0000;
    select_ln65_105_reg_2734[3:0] <= 4'b0000;
    select_ln65_108_reg_2739[3:0] <= 4'b0000;
    select_ln65_111_reg_2744[3:0] <= 4'b0000;
    select_ln65_114_reg_2749[3:0] <= 4'b0000;
    select_ln65_117_reg_2754[3:0] <= 4'b0000;
    select_ln65_120_reg_2759[3:0] <= 4'b0000;
    select_ln65_123_reg_2764[3:0] <= 4'b0000;
    select_ln65_126_reg_2769[3:0] <= 4'b0000;
end

endmodule //kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s
