[1] C. Lefurgy et al., “Energy management for commercial servers,” Computer, no. 12, pp. 39–48, 2003.
[2] L. A. Barroso et al., “The case for energy-proportional computing,”
Computer, no. 12, 2007.
[3] H. Lee et al., “Evidence and solution of over-RESET problem for
HfO x based resistive memory with sub-ns switching speed and high
endurance,” in IEDM, 2010, pp. 19–7.
[4] M. R. Jokar et al., “Sequoia: A high-endurance NVM-based cache
architecture,” TVLSI, pp. 954–967, 2016.
[5] J. B. Kotra et al., “Re-NUCA: A practical nuca architecture for reram
based last-level caches,” in IPDPS, 2016, pp. 576–585.
[6] A. Jadidi et al., “A Study on Performance and Power Efﬁciency of
Dense Non-Volatile Caches in Multi-Core Systems,” in SIGMETRICS,
2017, pp. 27–28.

[7] A. Jadidi et al., “High-endurance and performance-efﬁcient design
of hybrid cache architectures through adaptive line replacement,” in
ISLPED, 2011, pp. 79–84.
[8] F. Bedeschi et al., “A bipolar-selected phase change memory featuring
multi-level cell storage,” JSSC, pp. 217–227, 2009.
[9] A. Jadidi et al., “Exploring the Potential for Collaborative Data Compression and Hard-Error Tolerance in PCM Memories,” in DSN, 2017.
[10] P. Chi et al., “PRIME: A novel processing-in-memory architecture for
neural network computation in reram-based main memory,” in ISCA,
2016, pp. 27–39.
[11] L. Song et al., “PipeLayer: A pipelined ReRAM-based accelerator for
deep learning,” in HPCA, 2017, pp. 541–552.
[12] L. Ni et al., “An Energy-efﬁcient Digital ReRAM-crossbar based CNN
with Bitwise Parallelism,” JXCDC, 2017.
[13] A. Shaﬁee et al., “ISAAC: A convolutional neural network accelerator
with in-situ analog arithmetic in crossbars,” in ISCA, 2016, pp. 14–26.
[14] C. Xu et al., “Overcoming the challenges of crossbar resistive memory
architectures,” in HPCA, 2015, pp. 476–488.
[15] M. Arjomand et al., “Boosting access parallelism to PCM-based main
memory,” in ISCA, 2016, pp. 695–706.
[16] M. Hoseinzadeh et al., “Reducing access latency of MLC PCMs through
line striping,” in ISCA, 2014, pp. 277–288.
[17] M. Jalili et al., “A reliable 3D MLC PCM architecture with resistance
drift predictor,” in DSN, 2014, pp. 204–215.
[18] S. Cho et al., “Flip-N-Write: A simple deterministic technique to
improve PRAM write performance, energy and endurance,” in MICRO,
2009, pp. 347–357.
[19] C. W. Smullen et al., “Relaxing non-volatility for fast and energyefﬁcient STT-RAM caches,” in HPCA, 2011, pp. 50–61.
[20] N. Agrawal et al., “Design Tradeoffs for SSD Performance,” in USENIX
ATC, 2008, pp. 57–70.
[21] L. Jiang et al., “Improving write operations in MLC phase change
memory,” in HPCA, 2012, pp. 1–10.
[22] M. K. Qureshi et al., “Improving read performance of phase change
memories via write cancellation and write pausing,” in HPCA, 2010,
pp. 1–11.
[23] B. C. Lee et al., “Architecting Phase Change Memory as a Scalable
DRAM Alternative,” SIGARCH Comput. Archit. News, pp. 2–13, 2009.
[24] E. Kultursay et al., “Evaluating STT-RAM as an energy-efﬁcient main
memory alternative,” in ISPASS, 2013, pp. 256–267.
[25] Z. Wang et al., “Adaptive placement and migration policy for an STTRAM-based hybrid cache,” in HPCA, 2014, pp. 13–24.
[26] P. Zhou et al., “Energy reduction for STT-RAM using early write
termination,” in ICCAD, 2009, pp. 264–268.
[27] G. Sun et al., “A novel architecture of the 3D stacked MRAM L2 cache
for CMPs,” in HPCA, 2009, pp. 239–249.
[28] C. Xu et al., “Design implications of memristor-based RRAM crosspoint structures,” in DATE, 2011, pp. 1–6.
[29] J. Liang et al., “Cross-point memory array without cell selectorsdevice
characteristics and data storage pattern dependencies,” Electron Devices,
IEEE Transactions on, pp. 2531–2538, 2010.
[30] D. Niu et al., “Design trade-offs for high density cross-point resistive
memory,” in ISLPED, 2012, pp. 209–214.
[31] M. Shevgoor et al., “Improving memristor memory with sneak current
sharing,” in ICCD, 2015, pp. 549–556.
[32] N. Binkert et al., “The gem5 simulator,” SIGARCH Comput. Archit.
News, pp. 1–7, 2011.
[33] J. Liu et al., “RAIDR: Retention-aware intelligent DRAM refresh,” in
ISCA, 2012, pp. 1–12.
[34] M. Arjomand et al., “MLC PCM main memory with accelerated read,”
in ISPASS, 2016, pp. 143–144.
[35] J. L. Henning, “SPEC CPU2006 benchmark descriptions,” SIGARCH
Comput. Archit. News, pp. 1–17, 2006.
[36] M. Shevgoor et al., “Efﬁciently prefetching complex address patterns,”
in MICRO, 2015, pp. 141–152.
[37] N. Agarwal et al., “Thermostat: Application-transparent Page Management for Two-tiered Main Memory,” in ASPLOS, 2017, pp. 631–644.
[38] M. Ferdman et al., “Clearing the clouds: a study of emerging scale-out
workloads on modern hardware,” in ASPLOS, 2012, pp. 37–48.
[39] D. H. Bailey et al., “The NAS parallel benchmarks,” IJSA, pp. 63–73,
1991.
[40] Google. (2016) PerfKit Benchmarker. [Online]. Available:
https://github.com/GoogleCloudPlatform/PerfKitBenchmarker
