../Core/Src/tim.c:50:6:MX_TIM1_Init	4
../Core/Src/tim.c:96:6:MX_TIM2_Init	4
../Core/Src/tim.c:141:6:MX_TIM3_Init	4
../Core/Src/tim.c:186:6:MX_TIM4_Init	4
../Core/Src/tim.c:231:6:MX_TIM5_Init	4
../Core/Src/tim.c:276:6:MX_TIM6_Init	3
../Core/Src/tim.c:315:6:HAL_TIM_Base_MspInit	7
../Core/Src/tim.c:410:6:HAL_TIM_Base_MspDeInit	7
