Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot otter_tb_behav xil_defaultlib.otter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/imports/Downloads/control_unit_dcdr_v_1_07.sv:145]
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/imports/Downloads/control_unit_dcdr_v_1_07.sv:173]
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/imports/Downloads/control_unit_fsm_v_1_07.sv:193]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Top_mod
Compiling module xil_defaultlib.cnt_convert_14b
Compiling module xil_defaultlib.cnt_convert_7b
Compiling module xil_defaultlib.clk_divder
Compiling module xil_defaultlib.univ_sseg
Compiling module xil_defaultlib.clk_2n_div_test(n=17)
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.otter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot otter_tb_behav
