

================================================================
== Vivado HLS Report for 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s'
================================================================
* Date:           Tue Apr  9 23:31:58 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1686|     1686| 8.430 us | 8.430 us |  1686|  1686|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     1684|     1684|         5|          2|          1|   841|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    693|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    260|    -|
|Memory           |        0|      -|     256|    128|    -|
|Multiplexer      |        -|      -|       -|    198|    -|
|Register         |        -|      -|     474|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     730|   1279|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+-------+---+----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP48E| FF| LUT| URAM|
    +----------------------------------+-----------------------------+---------+-------+---+----+-----+
    |myproject_axi_mux_42_32_1_1_U195  |myproject_axi_mux_42_32_1_1  |        0|      0|  0|  65|    0|
    |myproject_axi_mux_42_32_1_1_U196  |myproject_axi_mux_42_32_1_1  |        0|      0|  0|  65|    0|
    |myproject_axi_mux_42_32_1_1_U197  |myproject_axi_mux_42_32_1_1  |        0|      0|  0|  65|    0|
    |myproject_axi_mux_42_32_1_1_U198  |myproject_axi_mux_42_32_1_1  |        0|      0|  0|  65|    0|
    +----------------------------------+-----------------------------+---------+-------+---+----+-----+
    |Total                             |                             |        0|      0|  0| 260|    0|
    +----------------------------------+-----------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory           |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_buffer_Array_V_3_0_0_U  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde  |        0|  64|  32|    0|    29|    6|     1|          174|
    |line_buffer_Array_V_3_0_1_U  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde  |        0|  64|  32|    0|    29|    6|     1|          174|
    |line_buffer_Array_V_3_0_2_U  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde  |        0|  64|  32|    0|    29|    6|     1|          174|
    |line_buffer_Array_V_3_0_3_U  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde  |        0|  64|  32|    0|    29|    6|     1|          174|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                        |                                                                                  |        0| 256| 128|    0|   116|   24|     4|          696|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln220_fu_590_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln222_fu_602_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln225_fu_546_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln227_fu_558_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln241_fu_176_p2               |     +    |      0|  0|  14|          10|           1|
    |and_ln191_1_fu_356_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln191_2_fu_362_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln191_fu_350_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_263                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_303                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_313                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_318                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_795                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_800                  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op154         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op21          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_10_fu_534_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_11_fu_741_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_1_fu_405_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_2_fu_639_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_3_fu_528_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_4_fu_442_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_5_fu_448_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_6_fu_673_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_7_fu_485_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_8_fu_491_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_9_fu_707_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_fu_399_p2             |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln191_1_fu_324_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln191_2_fu_334_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln191_3_fu_344_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln191_fu_314_p2              |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln212_fu_540_p2              |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln216_fu_584_p2              |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln241_fu_170_p2              |   icmp   |      0|  0|  13|          10|           9|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln222_fu_608_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln227_fu_564_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln65_10_fu_702_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln65_12_fu_724_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln65_13_fu_627_p3          |  select  |      0|  0|   3|           1|           2|
    |select_ln65_14_fu_736_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln65_15_fu_648_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln65_16_fu_661_p3          |  select  |      0|  0|   3|           1|           2|
    |select_ln65_17_fu_682_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln65_18_fu_695_p3          |  select  |      0|  0|   3|           1|           2|
    |select_ln65_19_fu_716_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln65_20_fu_729_p3          |  select  |      0|  0|   3|           1|           2|
    |select_ln65_21_fu_750_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln65_2_fu_634_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_4_fu_656_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_6_fu_668_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_8_fu_690_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_fu_622_p3             |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 693|         567|         384|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  27|          5|    1|          5|
    |ap_done                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                      |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_152_p4      |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_159  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_storemerge_i_i_reg_159  |   9|          2|   32|         64|
    |ap_sig_allocacmp_sY_load                     |   9|          2|   32|         64|
    |data_V_data_0_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                        |   9|          2|    1|          2|
    |indvar_flatten_reg_148                       |   9|          2|   10|         20|
    |pX                                           |   9|          2|   32|         64|
    |pY                                           |   9|          2|   32|         64|
    |real_start                                   |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                         |   9|          2|    1|          2|
    |sX                                           |   9|          2|   32|         64|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 198|         43|  224|        451|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |add_ln241_reg_917                            |  10|   0|   10|          0|
    |and_ln191_2_reg_950                          |   1|   0|    1|          0|
    |ap_CS_fsm                                    |   4|   0|    4|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_159  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge_i_i_reg_159  |  32|   0|   32|          0|
    |icmp_ln1496_10_reg_1092                      |   1|   0|    1|          0|
    |icmp_ln1496_1_reg_984                        |   1|   0|    1|          0|
    |icmp_ln1496_3_reg_1086                       |   1|   0|    1|          0|
    |icmp_ln1496_4_reg_1014                       |   1|   0|    1|          0|
    |icmp_ln1496_5_reg_1020                       |   1|   0|    1|          0|
    |icmp_ln1496_7_reg_1050                       |   1|   0|    1|          0|
    |icmp_ln1496_8_reg_1056                       |   1|   0|    1|          0|
    |icmp_ln1496_reg_978                          |   1|   0|    1|          0|
    |icmp_ln212_reg_1098                          |   1|   0|    1|          0|
    |icmp_ln216_reg_1107                          |   1|   0|    1|          0|
    |icmp_ln241_reg_913                           |   1|   0|    1|          0|
    |icmp_ln241_reg_913_pp0_iter1_reg             |   1|   0|    1|          0|
    |indvar_flatten_reg_148                       |  10|   0|   10|          0|
    |kernel_data_V_3_12                           |   6|   0|    6|          0|
    |kernel_data_V_3_13                           |   6|   0|    6|          0|
    |kernel_data_V_3_14                           |   6|   0|    6|          0|
    |kernel_data_V_3_15                           |   6|   0|    6|          0|
    |kernel_data_V_3_4                            |   6|   0|    6|          0|
    |kernel_data_V_3_5                            |   6|   0|    6|          0|
    |kernel_data_V_3_6                            |   6|   0|    6|          0|
    |kernel_data_V_3_7                            |   6|   0|    6|          0|
    |pX                                           |  32|   0|   32|          0|
    |pY                                           |  32|   0|   32|          0|
    |pool_window_0_V_2_reg_990                    |   6|   0|   16|         10|
    |pool_window_0_V_4_reg_1026                   |   6|   0|   16|         10|
    |pool_window_0_V_6_reg_1062                   |   6|   0|   16|         10|
    |pool_window_0_V_reg_954                      |   6|   0|   16|         10|
    |pool_window_1_V_2_reg_996                    |   6|   0|   16|         10|
    |pool_window_1_V_4_reg_1032                   |   6|   0|   16|         10|
    |pool_window_1_V_6_reg_1068                   |   6|   0|   16|         10|
    |pool_window_1_V_reg_960                      |   6|   0|   16|         10|
    |pool_window_2_V_2_reg_1002                   |   6|   0|   16|         10|
    |pool_window_2_V_4_reg_1038                   |   6|   0|   16|         10|
    |pool_window_2_V_6_reg_1074                   |   6|   0|   16|         10|
    |pool_window_2_V_reg_966                      |   6|   0|   16|         10|
    |pool_window_3_V_2_reg_1008                   |   6|   0|   16|         10|
    |pool_window_3_V_4_reg_1044                   |   6|   0|   16|         10|
    |pool_window_3_V_6_reg_1080                   |   6|   0|   16|         10|
    |pool_window_3_V_reg_972                      |   6|   0|   16|         10|
    |sX                                           |  32|   0|   32|          0|
    |sY                                           |  32|   0|   32|          0|
    |select_ln222_reg_1111                        |  32|   0|   32|          0|
    |select_ln227_reg_1102                        |  32|   0|   32|          0|
    |select_ln65_15_reg_1116                      |   2|   0|    2|          0|
    |select_ln65_17_reg_1121                      |   2|   0|    2|          0|
    |select_ln65_19_reg_1126                      |   2|   0|    2|          0|
    |select_ln65_21_reg_1131                      |   2|   0|    2|          0|
    |start_once_reg                               |   1|   0|    1|          0|
    |tmp_data_0_V_3_reg_922                       |   6|   0|    6|          0|
    |tmp_data_1_V_3_reg_929                       |   6|   0|    6|          0|
    |tmp_data_2_V_3_reg_936                       |   6|   0|    6|          0|
    |tmp_data_3_V_3_reg_943                       |   6|   0|    6|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 474|   0|  634|        160|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> | return value |
|start_out                | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> | return value |
|start_write              | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> | return value |
|data_V_data_0_V_dout     |  in |    6|   ap_fifo  |                              data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                              data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                              data_V_data_0_V                             |    pointer   |
|data_V_data_1_V_dout     |  in |    6|   ap_fifo  |                              data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                              data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                              data_V_data_1_V                             |    pointer   |
|data_V_data_2_V_dout     |  in |    6|   ap_fifo  |                              data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                              data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                              data_V_data_2_V                             |    pointer   |
|data_V_data_3_V_dout     |  in |    6|   ap_fifo  |                              data_V_data_3_V                             |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                              data_V_data_3_V                             |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                              data_V_data_3_V                             |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                              res_V_data_0_V                              |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_0_V                              |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                              res_V_data_0_V                              |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                              res_V_data_1_V                              |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_1_V                              |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                              res_V_data_1_V                              |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                              res_V_data_2_V                              |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_2_V                              |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                              res_V_data_2_V                              |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                              res_V_data_3_V                              |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_3_V                              |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                              res_V_data_3_V                              |    pointer   |
+-------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %0" [firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %codeRepl ], [ %add_ln241, %ReadInputWidth_end ]" [firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 17 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.77ns)   --->   "%icmp_ln241 = icmp eq i10 %indvar_flatten, -183" [firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 18 'icmp' 'icmp_ln241' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln241 = add i10 %indvar_flatten, 1" [firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 19 'add' 'add_ln241' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln241, label %"pooling2d_buffer_cl<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config9>.exit", label %ReadInputWidth_begin" [firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 21 [1/1] (2.18ns)   --->   "%empty_48 = call { i6, i6, i6, i6 } @_ssdm_op_Read.ap_fifo.volatile.i6P.i6P.i6P.i6P(i6* %data_V_data_0_V, i6* %data_V_data_1_V, i6* %data_V_data_2_V, i6* %data_V_data_3_V)" [firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 21 'read' 'empty_48' <Predicate = (!icmp_ln241)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_0_V_3 = extractvalue { i6, i6, i6, i6 } %empty_48, 0" [firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 22 'extractvalue' 'tmp_data_0_V_3' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_1_V_3 = extractvalue { i6, i6, i6, i6 } %empty_48, 1" [firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 23 'extractvalue' 'tmp_data_1_V_3' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_2_V_3 = extractvalue { i6, i6, i6, i6 } %empty_48, 2" [firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 24 'extractvalue' 'tmp_data_2_V_3' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_3_V_3 = extractvalue { i6, i6, i6, i6 } %empty_48, 3" [firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 25 'extractvalue' 'tmp_data_3_V_3' <Predicate = (!icmp_ln241)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.42>
ST_4 : Operation 26 [1/1] (1.62ns)   --->   "%DataOut_V_26 = call i6 @"_ssdm_op_MemShiftRead.[29 x i6]P"(i6* getelementptr inbounds ([29 x i6]* @line_buffer_Array_V_3_0_0, i64 0, i64 28), i6 %tmp_data_0_V_3, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 26 'memshiftread' 'DataOut_V_26' <Predicate = (!icmp_ln241)> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 29> <ShiftMem>
ST_4 : Operation 27 [1/1] (1.62ns)   --->   "%DataOut_V_27 = call i6 @"_ssdm_op_MemShiftRead.[29 x i6]P"(i6* getelementptr inbounds ([29 x i6]* @line_buffer_Array_V_3_0_1, i64 0, i64 28), i6 %tmp_data_1_V_3, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 27 'memshiftread' 'DataOut_V_27' <Predicate = (!icmp_ln241)> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 29> <ShiftMem>
ST_4 : Operation 28 [1/1] (1.62ns)   --->   "%DataOut_V_28 = call i6 @"_ssdm_op_MemShiftRead.[29 x i6]P"(i6* getelementptr inbounds ([29 x i6]* @line_buffer_Array_V_3_0_2, i64 0, i64 28), i6 %tmp_data_2_V_3, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 28 'memshiftread' 'DataOut_V_28' <Predicate = (!icmp_ln241)> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 29> <ShiftMem>
ST_4 : Operation 29 [1/1] (1.62ns)   --->   "%DataOut_V = call i6 @"_ssdm_op_MemShiftRead.[29 x i6]P"(i6* getelementptr inbounds ([29 x i6]* @line_buffer_Array_V_3_0_3, i64 0, i64 28), i6 %tmp_data_3_V_3, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 29 'memshiftread' 'DataOut_V' <Predicate = (!icmp_ln241)> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 29> <ShiftMem>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_data_V_3_4_load = load i6* @kernel_data_V_3_4, align 1" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 30 'load' 'kernel_data_V_3_4_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_data_V_3_5_load = load i6* @kernel_data_V_3_5, align 1" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 31 'load' 'kernel_data_V_3_5_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_data_V_3_6_load = load i6* @kernel_data_V_3_6, align 1" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 32 'load' 'kernel_data_V_3_6_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_data_V_3_7_load = load i6* @kernel_data_V_3_7, align 1" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 33 'load' 'kernel_data_V_3_7_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_data_V_3_12_load = load i6* @kernel_data_V_3_12, align 1" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 34 'load' 'kernel_data_V_3_12_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_data_V_3_13_load = load i6* @kernel_data_V_3_13, align 1" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 35 'load' 'kernel_data_V_3_13_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_data_V_3_14_load = load i6* @kernel_data_V_3_14, align 1" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 36 'load' 'kernel_data_V_3_14_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_data_V_3_15_load = load i6* @kernel_data_V_3_15, align 1" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 37 'load' 'kernel_data_V_3_15_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "store i6 %DataOut_V_26, i6* @kernel_data_V_3_4, align 1" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 38 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "store i6 %DataOut_V_27, i6* @kernel_data_V_3_5, align 1" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 39 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "store i6 %DataOut_V_28, i6* @kernel_data_V_3_6, align 1" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 40 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "store i6 %DataOut_V, i6* @kernel_data_V_3_7, align 1" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 41 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "store i6 %tmp_data_0_V_3, i6* @kernel_data_V_3_12, align 1" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 42 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "store i6 %tmp_data_1_V_3, i6* @kernel_data_V_3_13, align 1" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 43 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "store i6 %tmp_data_2_V_3, i6* @kernel_data_V_3_14, align 1" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 44 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "store i6 %tmp_data_3_V_3, i6* @kernel_data_V_3_15, align 1" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 45 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%sX_load = load i32* @sX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 46 'load' 'sX_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (2.47ns)   --->   "%icmp_ln191 = icmp eq i32 %sX_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 47 'icmp' 'icmp_ln191' <Predicate = (!icmp_ln241)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%sY_load = load i32* @sY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 48 'load' 'sY_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.47ns)   --->   "%icmp_ln191_1 = icmp eq i32 %sY_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 49 'icmp' 'icmp_ln191_1' <Predicate = (!icmp_ln241)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%pY_load = load i32* @pY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 50 'load' 'pY_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (2.47ns)   --->   "%icmp_ln191_2 = icmp sgt i32 %pY_load, 0" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 51 'icmp' 'icmp_ln191_2' <Predicate = (!icmp_ln241)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%pX_load = load i32* @pX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 52 'load' 'pX_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln191_3 = icmp sgt i32 %pX_load, 0" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 53 'icmp' 'icmp_ln191_3' <Predicate = (!icmp_ln241)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_2)   --->   "%and_ln191 = and i1 %icmp_ln191, %icmp_ln191_1" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 54 'and' 'and_ln191' <Predicate = (!icmp_ln241)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_2)   --->   "%and_ln191_1 = and i1 %icmp_ln191_2, %icmp_ln191_3" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 55 'and' 'and_ln191_1' <Predicate = (!icmp_ln241)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln191_2 = and i1 %and_ln191_1, %and_ln191" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 56 'and' 'and_ln191_2' <Predicate = (!icmp_ln241)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %and_ln191_2, label %.preheader.i.i.0, label %._crit_edge63.i.i" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 57 'br' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%pool_window_0_V = call i16 @_ssdm_op_BitConcatenate.i16.i6.i10(i6 %kernel_data_V_3_4_load, i10 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 58 'bitconcatenate' 'pool_window_0_V' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%pool_window_1_V = call i16 @_ssdm_op_BitConcatenate.i16.i6.i10(i6 %DataOut_V_26, i10 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 59 'bitconcatenate' 'pool_window_1_V' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%pool_window_2_V = call i16 @_ssdm_op_BitConcatenate.i16.i6.i10(i6 %kernel_data_V_3_12_load, i10 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 60 'bitconcatenate' 'pool_window_2_V' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%pool_window_3_V = call i16 @_ssdm_op_BitConcatenate.i16.i6.i10(i6 %tmp_data_0_V_3, i10 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 61 'bitconcatenate' 'pool_window_3_V' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (2.42ns)   --->   "%icmp_ln1496 = icmp ult i16 %pool_window_0_V, %pool_window_1_V" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 62 'icmp' 'icmp_ln1496' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (2.42ns)   --->   "%icmp_ln1496_1 = icmp ult i16 %pool_window_2_V, %pool_window_3_V" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 63 'icmp' 'icmp_ln1496_1' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%pool_window_0_V_2 = call i16 @_ssdm_op_BitConcatenate.i16.i6.i10(i6 %kernel_data_V_3_5_load, i10 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 64 'bitconcatenate' 'pool_window_0_V_2' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%pool_window_1_V_2 = call i16 @_ssdm_op_BitConcatenate.i16.i6.i10(i6 %DataOut_V_27, i10 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 65 'bitconcatenate' 'pool_window_1_V_2' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%pool_window_2_V_2 = call i16 @_ssdm_op_BitConcatenate.i16.i6.i10(i6 %kernel_data_V_3_13_load, i10 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 66 'bitconcatenate' 'pool_window_2_V_2' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%pool_window_3_V_2 = call i16 @_ssdm_op_BitConcatenate.i16.i6.i10(i6 %tmp_data_1_V_3, i10 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 67 'bitconcatenate' 'pool_window_3_V_2' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (2.42ns)   --->   "%icmp_ln1496_4 = icmp ult i16 %pool_window_0_V_2, %pool_window_1_V_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 68 'icmp' 'icmp_ln1496_4' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (2.42ns)   --->   "%icmp_ln1496_5 = icmp ult i16 %pool_window_2_V_2, %pool_window_3_V_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 69 'icmp' 'icmp_ln1496_5' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%pool_window_0_V_4 = call i16 @_ssdm_op_BitConcatenate.i16.i6.i10(i6 %kernel_data_V_3_6_load, i10 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 70 'bitconcatenate' 'pool_window_0_V_4' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%pool_window_1_V_4 = call i16 @_ssdm_op_BitConcatenate.i16.i6.i10(i6 %DataOut_V_28, i10 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 71 'bitconcatenate' 'pool_window_1_V_4' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%pool_window_2_V_4 = call i16 @_ssdm_op_BitConcatenate.i16.i6.i10(i6 %kernel_data_V_3_14_load, i10 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 72 'bitconcatenate' 'pool_window_2_V_4' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%pool_window_3_V_4 = call i16 @_ssdm_op_BitConcatenate.i16.i6.i10(i6 %tmp_data_2_V_3, i10 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 73 'bitconcatenate' 'pool_window_3_V_4' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (2.42ns)   --->   "%icmp_ln1496_7 = icmp ult i16 %pool_window_0_V_4, %pool_window_1_V_4" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 74 'icmp' 'icmp_ln1496_7' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (2.42ns)   --->   "%icmp_ln1496_8 = icmp ult i16 %pool_window_2_V_4, %pool_window_3_V_4" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 75 'icmp' 'icmp_ln1496_8' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%pool_window_0_V_6 = call i16 @_ssdm_op_BitConcatenate.i16.i6.i10(i6 %kernel_data_V_3_7_load, i10 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 76 'bitconcatenate' 'pool_window_0_V_6' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%pool_window_1_V_6 = call i16 @_ssdm_op_BitConcatenate.i16.i6.i10(i6 %DataOut_V, i10 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 77 'bitconcatenate' 'pool_window_1_V_6' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%pool_window_2_V_6 = call i16 @_ssdm_op_BitConcatenate.i16.i6.i10(i6 %kernel_data_V_3_15_load, i10 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 78 'bitconcatenate' 'pool_window_2_V_6' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%pool_window_3_V_6 = call i16 @_ssdm_op_BitConcatenate.i16.i6.i10(i6 %tmp_data_3_V_3, i10 0)" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 79 'bitconcatenate' 'pool_window_3_V_6' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (2.42ns)   --->   "%icmp_ln1496_3 = icmp ult i16 %pool_window_0_V_6, %pool_window_1_V_6" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 80 'icmp' 'icmp_ln1496_3' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (2.42ns)   --->   "%icmp_ln1496_10 = icmp ult i16 %pool_window_2_V_6, %pool_window_3_V_6" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 81 'icmp' 'icmp_ln1496_10' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (2.47ns)   --->   "%icmp_ln212 = icmp eq i32 %pX_load, 28" [firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 82 'icmp' 'icmp_ln212' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln212, label %1, label %5" [firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (2.55ns)   --->   "%add_ln225 = add nsw i32 %pX_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:225->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 84 'add' 'add_ln225' <Predicate = (!icmp_ln212)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (1.76ns)   --->   "store i32 %add_ln225, i32* @pX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:225->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 85 'store' <Predicate = (!icmp_ln212)> <Delay = 1.76>
ST_4 : Operation 86 [1/1] (2.55ns)   --->   "%add_ln227 = add i32 %sX_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 86 'add' 'add_ln227' <Predicate = (!icmp_ln212)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.69ns)   --->   "%select_ln227 = select i1 %icmp_ln191, i32 0, i32 %add_ln227" [firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 87 'select' 'select_ln227' <Predicate = (!icmp_ln212)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:214->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 88 'store' <Predicate = (icmp_ln212)> <Delay = 1.76>
ST_4 : Operation 89 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:215->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 89 'store' <Predicate = (icmp_ln212)> <Delay = 1.76>
ST_4 : Operation 90 [1/1] (2.47ns)   --->   "%icmp_ln216 = icmp eq i32 %pY_load, 28" [firmware/nnet_utils/nnet_pooling_stream.h:216->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 90 'icmp' 'icmp_ln216' <Predicate = (icmp_ln212)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln216, label %2, label %3" [firmware/nnet_utils/nnet_pooling_stream.h:216->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 91 'br' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (2.55ns)   --->   "%add_ln220 = add nsw i32 %pY_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:220->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 92 'add' 'add_ln220' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.76ns)   --->   "store i32 %add_ln220, i32* @pY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:220->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 93 'store' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 1.76>
ST_4 : Operation 94 [1/1] (2.55ns)   --->   "%add_ln222 = add i32 %sY_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:222->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 94 'add' 'add_ln222' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.69ns)   --->   "%select_ln222 = select i1 %icmp_ln191_1, i32 0, i32 %add_ln222" [firmware/nnet_utils/nnet_pooling_stream.h:222->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 95 'select' 'select_ln222' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:217->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 96 'store' <Predicate = (!icmp_ln241 & icmp_ln212 & icmp_ln216)> <Delay = 1.76>
ST_4 : Operation 97 [1/1] (1.76ns)   --->   "br label %4" [firmware/nnet_utils/nnet_pooling_stream.h:219->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 97 'br' <Predicate = (!icmp_ln241 & icmp_ln212 & icmp_ln216)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.42>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_2)   --->   "%select_ln65 = select i1 %icmp_ln1496, i16 %pool_window_1_V, i16 %pool_window_0_V" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 98 'select' 'select_ln65' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_15)   --->   "%select_ln65_13 = select i1 %icmp_ln1496_1, i2 -1, i2 -2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 99 'select' 'select_ln65_13' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_2)   --->   "%select_ln65_2 = select i1 %icmp_ln1496_1, i16 %pool_window_3_V, i16 %pool_window_2_V" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 100 'select' 'select_ln65_2' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1496_2 = icmp ult i16 %select_ln65, %select_ln65_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 101 'icmp' 'icmp_ln1496_2' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_15)   --->   "%zext_ln65 = zext i1 %icmp_ln1496 to i2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 102 'zext' 'zext_ln65' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln65_15 = select i1 %icmp_ln1496_2, i2 %select_ln65_13, i2 %zext_ln65" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 103 'select' 'select_ln65_15' <Predicate = (and_ln191_2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_6)   --->   "%select_ln65_4 = select i1 %icmp_ln1496_4, i16 %pool_window_1_V_2, i16 %pool_window_0_V_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 104 'select' 'select_ln65_4' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_17)   --->   "%select_ln65_16 = select i1 %icmp_ln1496_5, i2 -1, i2 -2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 105 'select' 'select_ln65_16' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_6)   --->   "%select_ln65_6 = select i1 %icmp_ln1496_5, i16 %pool_window_3_V_2, i16 %pool_window_2_V_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 106 'select' 'select_ln65_6' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1496_6 = icmp ult i16 %select_ln65_4, %select_ln65_6" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 107 'icmp' 'icmp_ln1496_6' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_17)   --->   "%zext_ln65_1 = zext i1 %icmp_ln1496_4 to i2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 108 'zext' 'zext_ln65_1' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln65_17 = select i1 %icmp_ln1496_6, i2 %select_ln65_16, i2 %zext_ln65_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 109 'select' 'select_ln65_17' <Predicate = (and_ln191_2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_9)   --->   "%select_ln65_8 = select i1 %icmp_ln1496_7, i16 %pool_window_1_V_4, i16 %pool_window_0_V_4" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 110 'select' 'select_ln65_8' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_19)   --->   "%select_ln65_18 = select i1 %icmp_ln1496_8, i2 -1, i2 -2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 111 'select' 'select_ln65_18' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_9)   --->   "%select_ln65_10 = select i1 %icmp_ln1496_8, i16 %pool_window_3_V_4, i16 %pool_window_2_V_4" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 112 'select' 'select_ln65_10' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1496_9 = icmp ult i16 %select_ln65_8, %select_ln65_10" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 113 'icmp' 'icmp_ln1496_9' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_19)   --->   "%zext_ln65_2 = zext i1 %icmp_ln1496_7 to i2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 114 'zext' 'zext_ln65_2' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln65_19 = select i1 %icmp_ln1496_9, i2 %select_ln65_18, i2 %zext_ln65_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 115 'select' 'select_ln65_19' <Predicate = (and_ln191_2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_11)   --->   "%select_ln65_12 = select i1 %icmp_ln1496_3, i16 %pool_window_1_V_6, i16 %pool_window_0_V_6" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 116 'select' 'select_ln65_12' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_21)   --->   "%select_ln65_20 = select i1 %icmp_ln1496_10, i2 -1, i2 -2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 117 'select' 'select_ln65_20' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_11)   --->   "%select_ln65_14 = select i1 %icmp_ln1496_10, i16 %pool_window_3_V_6, i16 %pool_window_2_V_6" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 118 'select' 'select_ln65_14' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1496_11 = icmp ult i16 %select_ln65_12, %select_ln65_14" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 119 'icmp' 'icmp_ln1496_11' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_21)   --->   "%zext_ln65_3 = zext i1 %icmp_ln1496_3 to i2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 120 'zext' 'zext_ln65_3' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln65_21 = select i1 %icmp_ln1496_11, i2 %select_ln65_20, i2 %zext_ln65_3" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 121 'select' 'select_ln65_21' <Predicate = (and_ln191_2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (1.76ns)   --->   "store i32 %select_ln227, i32* @sX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 122 'store' <Predicate = (!icmp_ln212)> <Delay = 1.76>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "br label %ReadInputWidth_end"   --->   Operation 123 'br' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (1.76ns)   --->   "br label %4"   --->   Operation 124 'br' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 4.14>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)"   --->   Operation 125 'specloopname' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 841, i64 841, i64 841)"   --->   Operation 126 'speclooptripcount' 'empty_47' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str36) nounwind" [firmware/nnet_utils/nnet_pooling_stream.h:243->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 127 'specloopname' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str36)" [firmware/nnet_utils/nnet_pooling_stream.h:243->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 128 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_pooling_stream.h:245->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 129 'specpipeline' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%pool_window_0_V_1 = zext i16 %pool_window_0_V to i32" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 130 'zext' 'pool_window_0_V_1' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%pool_window_1_V_1 = zext i16 %pool_window_1_V to i32" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 131 'zext' 'pool_window_1_V_1' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%pool_window_2_V_1 = zext i16 %pool_window_2_V to i32" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 132 'zext' 'pool_window_2_V_1' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%pool_window_3_V_1 = zext i16 %pool_window_3_V to i32" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 133 'zext' 'pool_window_3_V_1' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (1.95ns)   --->   "%tmp_27 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %pool_window_0_V_1, i32 %pool_window_1_V_1, i32 %pool_window_2_V_1, i32 %pool_window_3_V_1, i2 %select_ln65_15)" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 134 'mux' 'tmp_27' <Predicate = (and_ln191_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_data_0_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_27, i32 6, i32 21)" [firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 135 'partselect' 'tmp_data_0_V' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%pool_window_0_V_3 = zext i16 %pool_window_0_V_2 to i32" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 136 'zext' 'pool_window_0_V_3' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%pool_window_1_V_3 = zext i16 %pool_window_1_V_2 to i32" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 137 'zext' 'pool_window_1_V_3' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%pool_window_2_V_3 = zext i16 %pool_window_2_V_2 to i32" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 138 'zext' 'pool_window_2_V_3' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%pool_window_3_V_3 = zext i16 %pool_window_3_V_2 to i32" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 139 'zext' 'pool_window_3_V_3' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (1.95ns)   --->   "%tmp_28 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %pool_window_0_V_3, i32 %pool_window_1_V_3, i32 %pool_window_2_V_3, i32 %pool_window_3_V_3, i2 %select_ln65_17)" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 140 'mux' 'tmp_28' <Predicate = (and_ln191_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_data_1_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_28, i32 6, i32 21)" [firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 141 'partselect' 'tmp_data_1_V' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%pool_window_0_V_5 = zext i16 %pool_window_0_V_4 to i32" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 142 'zext' 'pool_window_0_V_5' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%pool_window_1_V_5 = zext i16 %pool_window_1_V_4 to i32" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 143 'zext' 'pool_window_1_V_5' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%pool_window_2_V_5 = zext i16 %pool_window_2_V_4 to i32" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 144 'zext' 'pool_window_2_V_5' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%pool_window_3_V_5 = zext i16 %pool_window_3_V_4 to i32" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 145 'zext' 'pool_window_3_V_5' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (1.95ns)   --->   "%tmp_29 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %pool_window_0_V_5, i32 %pool_window_1_V_5, i32 %pool_window_2_V_5, i32 %pool_window_3_V_5, i2 %select_ln65_19)" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 146 'mux' 'tmp_29' <Predicate = (and_ln191_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_data_2_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_29, i32 6, i32 21)" [firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 147 'partselect' 'tmp_data_2_V' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%pool_window_0_V_7 = zext i16 %pool_window_0_V_6 to i32" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 148 'zext' 'pool_window_0_V_7' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%pool_window_1_V_7 = zext i16 %pool_window_1_V_6 to i32" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 149 'zext' 'pool_window_1_V_7' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%pool_window_2_V_7 = zext i16 %pool_window_2_V_6 to i32" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 150 'zext' 'pool_window_2_V_7' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%pool_window_3_V_7 = zext i16 %pool_window_3_V_6 to i32" [firmware/nnet_utils/nnet_pooling_stream.h:199->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 151 'zext' 'pool_window_3_V_7' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (1.95ns)   --->   "%tmp_30 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %pool_window_0_V_7, i32 %pool_window_1_V_7, i32 %pool_window_2_V_7, i32 %pool_window_3_V_7, i2 %select_ln65_21)" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 152 'mux' 'tmp_30' <Predicate = (and_ln191_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_data_3_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_30, i32 6, i32 21)" [firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 153 'partselect' 'tmp_data_3_V' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V)" [firmware/nnet_utils/nnet_pooling_stream.h:208->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 154 'write' <Predicate = (and_ln191_2)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "br label %._crit_edge63.i.i" [firmware/nnet_utils/nnet_pooling_stream.h:209->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 155 'br' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%storemerge_i_i = phi i32 [ %select_ln222, %3 ], [ 0, %2 ]" [firmware/nnet_utils/nnet_pooling_stream.h:222->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 156 'phi' 'storemerge_i_i' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "store i32 %storemerge_i_i, i32* @sY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:218->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 157 'store' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "br label %ReadInputWidth_end" [firmware/nnet_utils/nnet_pooling_stream.h:224->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 158 'br' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str36, i32 %tmp_s)" [firmware/nnet_utils/nnet_pooling_stream.h:248->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 159 'specregionend' 'empty' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 160 'br' <Predicate = (!icmp_ln241)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_pooling_stream.h:263]   --->   Operation 161 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_3_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_0_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_0_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
br_ln241                (br               ) [ 01111110]
indvar_flatten          (phi              ) [ 00100000]
icmp_ln241              (icmp             ) [ 00111110]
add_ln241               (add              ) [ 01111110]
br_ln241                (br               ) [ 00000000]
empty_48                (read             ) [ 00000000]
tmp_data_0_V_3          (extractvalue     ) [ 00101000]
tmp_data_1_V_3          (extractvalue     ) [ 00101000]
tmp_data_2_V_3          (extractvalue     ) [ 00101000]
tmp_data_3_V_3          (extractvalue     ) [ 00101000]
DataOut_V_26            (memshiftread     ) [ 00000000]
DataOut_V_27            (memshiftread     ) [ 00000000]
DataOut_V_28            (memshiftread     ) [ 00000000]
DataOut_V               (memshiftread     ) [ 00000000]
kernel_data_V_3_4_load  (load             ) [ 00000000]
kernel_data_V_3_5_load  (load             ) [ 00000000]
kernel_data_V_3_6_load  (load             ) [ 00000000]
kernel_data_V_3_7_load  (load             ) [ 00000000]
kernel_data_V_3_12_load (load             ) [ 00000000]
kernel_data_V_3_13_load (load             ) [ 00000000]
kernel_data_V_3_14_load (load             ) [ 00000000]
kernel_data_V_3_15_load (load             ) [ 00000000]
store_ln214             (store            ) [ 00000000]
store_ln214             (store            ) [ 00000000]
store_ln214             (store            ) [ 00000000]
store_ln214             (store            ) [ 00000000]
store_ln214             (store            ) [ 00000000]
store_ln214             (store            ) [ 00000000]
store_ln214             (store            ) [ 00000000]
store_ln214             (store            ) [ 00000000]
sX_load                 (load             ) [ 00000000]
icmp_ln191              (icmp             ) [ 00000000]
sY_load                 (load             ) [ 00000000]
icmp_ln191_1            (icmp             ) [ 00000000]
pY_load                 (load             ) [ 00000000]
icmp_ln191_2            (icmp             ) [ 00000000]
pX_load                 (load             ) [ 00000000]
icmp_ln191_3            (icmp             ) [ 00000000]
and_ln191               (and              ) [ 00000000]
and_ln191_1             (and              ) [ 00000000]
and_ln191_2             (and              ) [ 00111110]
br_ln191                (br               ) [ 00000000]
pool_window_0_V         (bitconcatenate   ) [ 00110110]
pool_window_1_V         (bitconcatenate   ) [ 00110110]
pool_window_2_V         (bitconcatenate   ) [ 00110110]
pool_window_3_V         (bitconcatenate   ) [ 00110110]
icmp_ln1496             (icmp             ) [ 00010100]
icmp_ln1496_1           (icmp             ) [ 00010100]
pool_window_0_V_2       (bitconcatenate   ) [ 00110110]
pool_window_1_V_2       (bitconcatenate   ) [ 00110110]
pool_window_2_V_2       (bitconcatenate   ) [ 00110110]
pool_window_3_V_2       (bitconcatenate   ) [ 00110110]
icmp_ln1496_4           (icmp             ) [ 00010100]
icmp_ln1496_5           (icmp             ) [ 00010100]
pool_window_0_V_4       (bitconcatenate   ) [ 00110110]
pool_window_1_V_4       (bitconcatenate   ) [ 00110110]
pool_window_2_V_4       (bitconcatenate   ) [ 00110110]
pool_window_3_V_4       (bitconcatenate   ) [ 00110110]
icmp_ln1496_7           (icmp             ) [ 00010100]
icmp_ln1496_8           (icmp             ) [ 00010100]
pool_window_0_V_6       (bitconcatenate   ) [ 00110110]
pool_window_1_V_6       (bitconcatenate   ) [ 00110110]
pool_window_2_V_6       (bitconcatenate   ) [ 00110110]
pool_window_3_V_6       (bitconcatenate   ) [ 00110110]
icmp_ln1496_3           (icmp             ) [ 00010100]
icmp_ln1496_10          (icmp             ) [ 00010100]
icmp_ln212              (icmp             ) [ 00111110]
br_ln212                (br               ) [ 00000000]
add_ln225               (add              ) [ 00000000]
store_ln225             (store            ) [ 00000000]
add_ln227               (add              ) [ 00000000]
select_ln227            (select           ) [ 00010100]
store_ln214             (store            ) [ 00000000]
store_ln215             (store            ) [ 00000000]
icmp_ln216              (icmp             ) [ 00111110]
br_ln216                (br               ) [ 00000000]
add_ln220               (add              ) [ 00000000]
store_ln220             (store            ) [ 00000000]
add_ln222               (add              ) [ 00000000]
select_ln222            (select           ) [ 00111110]
store_ln217             (store            ) [ 00000000]
br_ln219                (br               ) [ 00111110]
select_ln65             (select           ) [ 00000000]
select_ln65_13          (select           ) [ 00000000]
select_ln65_2           (select           ) [ 00000000]
icmp_ln1496_2           (icmp             ) [ 00000000]
zext_ln65               (zext             ) [ 00000000]
select_ln65_15          (select           ) [ 00100010]
select_ln65_4           (select           ) [ 00000000]
select_ln65_16          (select           ) [ 00000000]
select_ln65_6           (select           ) [ 00000000]
icmp_ln1496_6           (icmp             ) [ 00000000]
zext_ln65_1             (zext             ) [ 00000000]
select_ln65_17          (select           ) [ 00100010]
select_ln65_8           (select           ) [ 00000000]
select_ln65_18          (select           ) [ 00000000]
select_ln65_10          (select           ) [ 00000000]
icmp_ln1496_9           (icmp             ) [ 00000000]
zext_ln65_2             (zext             ) [ 00000000]
select_ln65_19          (select           ) [ 00100010]
select_ln65_12          (select           ) [ 00000000]
select_ln65_20          (select           ) [ 00000000]
select_ln65_14          (select           ) [ 00000000]
icmp_ln1496_11          (icmp             ) [ 00000000]
zext_ln65_3             (zext             ) [ 00000000]
select_ln65_21          (select           ) [ 00100010]
store_ln227             (store            ) [ 00000000]
br_ln0                  (br               ) [ 00000000]
br_ln0                  (br               ) [ 00111110]
specloopname_ln0        (specloopname     ) [ 00000000]
empty_47                (speclooptripcount) [ 00000000]
specloopname_ln243      (specloopname     ) [ 00000000]
tmp_s                   (specregionbegin  ) [ 00000000]
specpipeline_ln245      (specpipeline     ) [ 00000000]
pool_window_0_V_1       (zext             ) [ 00000000]
pool_window_1_V_1       (zext             ) [ 00000000]
pool_window_2_V_1       (zext             ) [ 00000000]
pool_window_3_V_1       (zext             ) [ 00000000]
tmp_27                  (mux              ) [ 00000000]
tmp_data_0_V            (partselect       ) [ 00000000]
pool_window_0_V_3       (zext             ) [ 00000000]
pool_window_1_V_3       (zext             ) [ 00000000]
pool_window_2_V_3       (zext             ) [ 00000000]
pool_window_3_V_3       (zext             ) [ 00000000]
tmp_28                  (mux              ) [ 00000000]
tmp_data_1_V            (partselect       ) [ 00000000]
pool_window_0_V_5       (zext             ) [ 00000000]
pool_window_1_V_5       (zext             ) [ 00000000]
pool_window_2_V_5       (zext             ) [ 00000000]
pool_window_3_V_5       (zext             ) [ 00000000]
tmp_29                  (mux              ) [ 00000000]
tmp_data_2_V            (partselect       ) [ 00000000]
pool_window_0_V_7       (zext             ) [ 00000000]
pool_window_1_V_7       (zext             ) [ 00000000]
pool_window_2_V_7       (zext             ) [ 00000000]
pool_window_3_V_7       (zext             ) [ 00000000]
tmp_30                  (mux              ) [ 00000000]
tmp_data_3_V            (partselect       ) [ 00000000]
write_ln208             (write            ) [ 00000000]
br_ln209                (br               ) [ 00000000]
storemerge_i_i          (phi              ) [ 00100010]
store_ln218             (store            ) [ 00000000]
br_ln224                (br               ) [ 00000000]
empty                   (specregionend    ) [ 00000000]
br_ln0                  (br               ) [ 01111110]
ret_ln263               (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pX">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sX">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pY">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sY">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_3_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_3_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_3_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_3_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_3_12">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_3_13">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_13"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_3_14">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_3_15">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_15"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="line_buffer_Array_V_3_0_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="line_buffer_Array_V_3_0_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="line_buffer_Array_V_3_0_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="line_buffer_Array_V_3_0_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i6P.i6P.i6P.i6P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[29 x i6]P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i6.i10"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="empty_48_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="24" slack="0"/>
<pin id="122" dir="0" index="1" bw="6" slack="0"/>
<pin id="123" dir="0" index="2" bw="6" slack="0"/>
<pin id="124" dir="0" index="3" bw="6" slack="0"/>
<pin id="125" dir="0" index="4" bw="6" slack="0"/>
<pin id="126" dir="1" index="5" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_48/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln208_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="0" index="2" bw="16" slack="0"/>
<pin id="136" dir="0" index="3" bw="16" slack="0"/>
<pin id="137" dir="0" index="4" bw="16" slack="0"/>
<pin id="138" dir="0" index="5" bw="16" slack="0"/>
<pin id="139" dir="0" index="6" bw="16" slack="0"/>
<pin id="140" dir="0" index="7" bw="16" slack="0"/>
<pin id="141" dir="0" index="8" bw="16" slack="0"/>
<pin id="142" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln208/6 "/>
</bind>
</comp>

<comp id="148" class="1005" name="indvar_flatten_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="1"/>
<pin id="150" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="indvar_flatten_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="10" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="159" class="1005" name="storemerge_i_i_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="2"/>
<pin id="161" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="storemerge_i_i (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="storemerge_i_i_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="2"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="1" slack="2"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i_i/6 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln241_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="10" slack="0"/>
<pin id="172" dir="0" index="1" bw="10" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln241_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln241/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_data_0_V_3_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="24" slack="0"/>
<pin id="184" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V_3/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_data_1_V_3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="24" slack="0"/>
<pin id="188" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V_3/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_data_2_V_3_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="24" slack="0"/>
<pin id="192" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V_3/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_data_3_V_3_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="24" slack="0"/>
<pin id="196" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V_3/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="DataOut_V_26_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="0" index="1" bw="6" slack="0"/>
<pin id="201" dir="0" index="2" bw="6" slack="1"/>
<pin id="202" dir="0" index="3" bw="1" slack="0"/>
<pin id="203" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_26/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="DataOut_V_27_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="0" index="1" bw="6" slack="0"/>
<pin id="210" dir="0" index="2" bw="6" slack="1"/>
<pin id="211" dir="0" index="3" bw="1" slack="0"/>
<pin id="212" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_27/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="DataOut_V_28_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="0" index="1" bw="6" slack="0"/>
<pin id="219" dir="0" index="2" bw="6" slack="1"/>
<pin id="220" dir="0" index="3" bw="1" slack="0"/>
<pin id="221" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_28/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="DataOut_V_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="0"/>
<pin id="227" dir="0" index="1" bw="6" slack="0"/>
<pin id="228" dir="0" index="2" bw="6" slack="1"/>
<pin id="229" dir="0" index="3" bw="1" slack="0"/>
<pin id="230" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="kernel_data_V_3_4_load_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="0"/>
<pin id="236" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_3_4_load/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="kernel_data_V_3_5_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_3_5_load/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="kernel_data_V_3_6_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="0"/>
<pin id="244" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_3_6_load/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="kernel_data_V_3_7_load_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_3_7_load/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="kernel_data_V_3_12_load_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="0"/>
<pin id="252" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_3_12_load/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="kernel_data_V_3_13_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="0"/>
<pin id="256" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_3_13_load/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="kernel_data_V_3_14_load_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_3_14_load/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="kernel_data_V_3_15_load_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_3_15_load/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln214_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="0" index="1" bw="6" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln214_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="0" index="1" bw="6" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln214_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="0"/>
<pin id="280" dir="0" index="1" bw="6" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln214_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="0" index="1" bw="6" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln214_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="1"/>
<pin id="292" dir="0" index="1" bw="6" slack="0"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln214_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="1"/>
<pin id="297" dir="0" index="1" bw="6" slack="0"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln214_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="1"/>
<pin id="302" dir="0" index="1" bw="6" slack="0"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln214_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="1"/>
<pin id="307" dir="0" index="1" bw="6" slack="0"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="sX_load_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_load/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="icmp_ln191_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln191/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sY_load_load_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_load/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln191_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln191_1/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="pY_load_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_load/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln191_2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln191_2/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="pX_load_load_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_load/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="icmp_ln191_3_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln191_3/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="and_ln191_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln191/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="and_ln191_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln191_1/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="and_ln191_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln191_2/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="pool_window_0_V_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="0" index="1" bw="6" slack="0"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_0_V/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="pool_window_1_V_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="0" index="1" bw="6" slack="0"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_1_V/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="pool_window_2_V_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="0" index="1" bw="6" slack="0"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_2_V/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="pool_window_3_V_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="0"/>
<pin id="394" dir="0" index="1" bw="6" slack="1"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_3_V/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln1496_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="0"/>
<pin id="401" dir="0" index="1" bw="16" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln1496_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="0"/>
<pin id="407" dir="0" index="1" bw="16" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_1/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="pool_window_0_V_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="0"/>
<pin id="413" dir="0" index="1" bw="6" slack="0"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_0_V_2/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="pool_window_1_V_2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="0"/>
<pin id="421" dir="0" index="1" bw="6" slack="0"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_1_V_2/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="pool_window_2_V_2_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="0"/>
<pin id="429" dir="0" index="1" bw="6" slack="0"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_2_V_2/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="pool_window_3_V_2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="0"/>
<pin id="437" dir="0" index="1" bw="6" slack="1"/>
<pin id="438" dir="0" index="2" bw="1" slack="0"/>
<pin id="439" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_3_V_2/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln1496_4_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="0"/>
<pin id="444" dir="0" index="1" bw="16" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_4/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="icmp_ln1496_5_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="0"/>
<pin id="450" dir="0" index="1" bw="16" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_5/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="pool_window_0_V_4_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="0"/>
<pin id="456" dir="0" index="1" bw="6" slack="0"/>
<pin id="457" dir="0" index="2" bw="1" slack="0"/>
<pin id="458" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_0_V_4/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="pool_window_1_V_4_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="0"/>
<pin id="464" dir="0" index="1" bw="6" slack="0"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_1_V_4/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="pool_window_2_V_4_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="0"/>
<pin id="472" dir="0" index="1" bw="6" slack="0"/>
<pin id="473" dir="0" index="2" bw="1" slack="0"/>
<pin id="474" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_2_V_4/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="pool_window_3_V_4_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="0"/>
<pin id="480" dir="0" index="1" bw="6" slack="1"/>
<pin id="481" dir="0" index="2" bw="1" slack="0"/>
<pin id="482" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_3_V_4/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="icmp_ln1496_7_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="0"/>
<pin id="487" dir="0" index="1" bw="16" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_7/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="icmp_ln1496_8_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="16" slack="0"/>
<pin id="493" dir="0" index="1" bw="16" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_8/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="pool_window_0_V_6_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="0"/>
<pin id="499" dir="0" index="1" bw="6" slack="0"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_0_V_6/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="pool_window_1_V_6_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="0"/>
<pin id="507" dir="0" index="1" bw="6" slack="0"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_1_V_6/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="pool_window_2_V_6_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="16" slack="0"/>
<pin id="515" dir="0" index="1" bw="6" slack="0"/>
<pin id="516" dir="0" index="2" bw="1" slack="0"/>
<pin id="517" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_2_V_6/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="pool_window_3_V_6_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="16" slack="0"/>
<pin id="523" dir="0" index="1" bw="6" slack="1"/>
<pin id="524" dir="0" index="2" bw="1" slack="0"/>
<pin id="525" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pool_window_3_V_6/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="icmp_ln1496_3_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="16" slack="0"/>
<pin id="530" dir="0" index="1" bw="16" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_3/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="icmp_ln1496_10_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="16" slack="0"/>
<pin id="536" dir="0" index="1" bw="16" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_10/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="icmp_ln212_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln212/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="add_ln225_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln225/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="store_ln225_store_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="0"/>
<pin id="555" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln225/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln227_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln227/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="select_ln227_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="0"/>
<pin id="567" dir="0" index="2" bw="32" slack="0"/>
<pin id="568" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln227/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="store_ln214_store_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="0"/>
<pin id="575" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="store_ln215_store_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="0"/>
<pin id="581" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln215/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="icmp_ln216_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln216/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="add_ln220_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="store_ln220_store_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="0" index="1" bw="32" slack="0"/>
<pin id="599" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/4 "/>
</bind>
</comp>

<comp id="602" class="1004" name="add_ln222_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln222/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="select_ln222_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="0" index="2" bw="32" slack="0"/>
<pin id="612" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln222/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="store_ln217_store_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln217/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="select_ln65_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="1"/>
<pin id="624" dir="0" index="1" bw="16" slack="1"/>
<pin id="625" dir="0" index="2" bw="16" slack="1"/>
<pin id="626" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="select_ln65_13_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="1"/>
<pin id="629" dir="0" index="1" bw="2" slack="0"/>
<pin id="630" dir="0" index="2" bw="2" slack="0"/>
<pin id="631" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_13/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="select_ln65_2_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="1"/>
<pin id="636" dir="0" index="1" bw="16" slack="1"/>
<pin id="637" dir="0" index="2" bw="16" slack="1"/>
<pin id="638" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_2/5 "/>
</bind>
</comp>

<comp id="639" class="1004" name="icmp_ln1496_2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="16" slack="0"/>
<pin id="641" dir="0" index="1" bw="16" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_2/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="zext_ln65_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="1"/>
<pin id="647" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="select_ln65_15_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="2" slack="0"/>
<pin id="651" dir="0" index="2" bw="2" slack="0"/>
<pin id="652" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_15/5 "/>
</bind>
</comp>

<comp id="656" class="1004" name="select_ln65_4_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="1"/>
<pin id="658" dir="0" index="1" bw="16" slack="1"/>
<pin id="659" dir="0" index="2" bw="16" slack="1"/>
<pin id="660" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_4/5 "/>
</bind>
</comp>

<comp id="661" class="1004" name="select_ln65_16_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="1"/>
<pin id="663" dir="0" index="1" bw="2" slack="0"/>
<pin id="664" dir="0" index="2" bw="2" slack="0"/>
<pin id="665" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_16/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="select_ln65_6_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="1"/>
<pin id="670" dir="0" index="1" bw="16" slack="1"/>
<pin id="671" dir="0" index="2" bw="16" slack="1"/>
<pin id="672" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_6/5 "/>
</bind>
</comp>

<comp id="673" class="1004" name="icmp_ln1496_6_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="16" slack="0"/>
<pin id="675" dir="0" index="1" bw="16" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_6/5 "/>
</bind>
</comp>

<comp id="679" class="1004" name="zext_ln65_1_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="1"/>
<pin id="681" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_1/5 "/>
</bind>
</comp>

<comp id="682" class="1004" name="select_ln65_17_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="2" slack="0"/>
<pin id="685" dir="0" index="2" bw="2" slack="0"/>
<pin id="686" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_17/5 "/>
</bind>
</comp>

<comp id="690" class="1004" name="select_ln65_8_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="1"/>
<pin id="692" dir="0" index="1" bw="16" slack="1"/>
<pin id="693" dir="0" index="2" bw="16" slack="1"/>
<pin id="694" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_8/5 "/>
</bind>
</comp>

<comp id="695" class="1004" name="select_ln65_18_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="1"/>
<pin id="697" dir="0" index="1" bw="2" slack="0"/>
<pin id="698" dir="0" index="2" bw="2" slack="0"/>
<pin id="699" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_18/5 "/>
</bind>
</comp>

<comp id="702" class="1004" name="select_ln65_10_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="1"/>
<pin id="704" dir="0" index="1" bw="16" slack="1"/>
<pin id="705" dir="0" index="2" bw="16" slack="1"/>
<pin id="706" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_10/5 "/>
</bind>
</comp>

<comp id="707" class="1004" name="icmp_ln1496_9_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="16" slack="0"/>
<pin id="709" dir="0" index="1" bw="16" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_9/5 "/>
</bind>
</comp>

<comp id="713" class="1004" name="zext_ln65_2_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="1"/>
<pin id="715" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_2/5 "/>
</bind>
</comp>

<comp id="716" class="1004" name="select_ln65_19_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="2" slack="0"/>
<pin id="719" dir="0" index="2" bw="2" slack="0"/>
<pin id="720" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_19/5 "/>
</bind>
</comp>

<comp id="724" class="1004" name="select_ln65_12_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="1"/>
<pin id="726" dir="0" index="1" bw="16" slack="1"/>
<pin id="727" dir="0" index="2" bw="16" slack="1"/>
<pin id="728" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_12/5 "/>
</bind>
</comp>

<comp id="729" class="1004" name="select_ln65_20_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="1"/>
<pin id="731" dir="0" index="1" bw="2" slack="0"/>
<pin id="732" dir="0" index="2" bw="2" slack="0"/>
<pin id="733" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_20/5 "/>
</bind>
</comp>

<comp id="736" class="1004" name="select_ln65_14_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="1"/>
<pin id="738" dir="0" index="1" bw="16" slack="1"/>
<pin id="739" dir="0" index="2" bw="16" slack="1"/>
<pin id="740" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_14/5 "/>
</bind>
</comp>

<comp id="741" class="1004" name="icmp_ln1496_11_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="16" slack="0"/>
<pin id="743" dir="0" index="1" bw="16" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_11/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln65_3_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="1"/>
<pin id="749" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_3/5 "/>
</bind>
</comp>

<comp id="750" class="1004" name="select_ln65_21_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="2" slack="0"/>
<pin id="753" dir="0" index="2" bw="2" slack="0"/>
<pin id="754" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_21/5 "/>
</bind>
</comp>

<comp id="758" class="1004" name="store_ln227_store_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="1"/>
<pin id="760" dir="0" index="1" bw="32" slack="0"/>
<pin id="761" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln227/5 "/>
</bind>
</comp>

<comp id="763" class="1004" name="pool_window_0_V_1_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="16" slack="2"/>
<pin id="765" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_0_V_1/6 "/>
</bind>
</comp>

<comp id="766" class="1004" name="pool_window_1_V_1_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="16" slack="2"/>
<pin id="768" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_1_V_1/6 "/>
</bind>
</comp>

<comp id="769" class="1004" name="pool_window_2_V_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="16" slack="2"/>
<pin id="771" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_2_V_1/6 "/>
</bind>
</comp>

<comp id="772" class="1004" name="pool_window_3_V_1_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="16" slack="2"/>
<pin id="774" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_3_V_1/6 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_27_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="0"/>
<pin id="777" dir="0" index="1" bw="16" slack="0"/>
<pin id="778" dir="0" index="2" bw="16" slack="0"/>
<pin id="779" dir="0" index="3" bw="16" slack="0"/>
<pin id="780" dir="0" index="4" bw="16" slack="0"/>
<pin id="781" dir="0" index="5" bw="2" slack="1"/>
<pin id="782" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_27/6 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_data_0_V_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="16" slack="0"/>
<pin id="790" dir="0" index="1" bw="32" slack="0"/>
<pin id="791" dir="0" index="2" bw="4" slack="0"/>
<pin id="792" dir="0" index="3" bw="6" slack="0"/>
<pin id="793" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_0_V/6 "/>
</bind>
</comp>

<comp id="799" class="1004" name="pool_window_0_V_3_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="16" slack="2"/>
<pin id="801" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_0_V_3/6 "/>
</bind>
</comp>

<comp id="802" class="1004" name="pool_window_1_V_3_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="16" slack="2"/>
<pin id="804" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_1_V_3/6 "/>
</bind>
</comp>

<comp id="805" class="1004" name="pool_window_2_V_3_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="16" slack="2"/>
<pin id="807" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_2_V_3/6 "/>
</bind>
</comp>

<comp id="808" class="1004" name="pool_window_3_V_3_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="16" slack="2"/>
<pin id="810" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_3_V_3/6 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_28_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="0"/>
<pin id="813" dir="0" index="1" bw="16" slack="0"/>
<pin id="814" dir="0" index="2" bw="16" slack="0"/>
<pin id="815" dir="0" index="3" bw="16" slack="0"/>
<pin id="816" dir="0" index="4" bw="16" slack="0"/>
<pin id="817" dir="0" index="5" bw="2" slack="1"/>
<pin id="818" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_28/6 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_data_1_V_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="16" slack="0"/>
<pin id="826" dir="0" index="1" bw="32" slack="0"/>
<pin id="827" dir="0" index="2" bw="4" slack="0"/>
<pin id="828" dir="0" index="3" bw="6" slack="0"/>
<pin id="829" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_1_V/6 "/>
</bind>
</comp>

<comp id="835" class="1004" name="pool_window_0_V_5_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="16" slack="2"/>
<pin id="837" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_0_V_5/6 "/>
</bind>
</comp>

<comp id="838" class="1004" name="pool_window_1_V_5_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="16" slack="2"/>
<pin id="840" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_1_V_5/6 "/>
</bind>
</comp>

<comp id="841" class="1004" name="pool_window_2_V_5_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="16" slack="2"/>
<pin id="843" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_2_V_5/6 "/>
</bind>
</comp>

<comp id="844" class="1004" name="pool_window_3_V_5_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="16" slack="2"/>
<pin id="846" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_3_V_5/6 "/>
</bind>
</comp>

<comp id="847" class="1004" name="tmp_29_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="0"/>
<pin id="849" dir="0" index="1" bw="16" slack="0"/>
<pin id="850" dir="0" index="2" bw="16" slack="0"/>
<pin id="851" dir="0" index="3" bw="16" slack="0"/>
<pin id="852" dir="0" index="4" bw="16" slack="0"/>
<pin id="853" dir="0" index="5" bw="2" slack="1"/>
<pin id="854" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_29/6 "/>
</bind>
</comp>

<comp id="860" class="1004" name="tmp_data_2_V_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="16" slack="0"/>
<pin id="862" dir="0" index="1" bw="32" slack="0"/>
<pin id="863" dir="0" index="2" bw="4" slack="0"/>
<pin id="864" dir="0" index="3" bw="6" slack="0"/>
<pin id="865" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_2_V/6 "/>
</bind>
</comp>

<comp id="871" class="1004" name="pool_window_0_V_7_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="16" slack="2"/>
<pin id="873" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_0_V_7/6 "/>
</bind>
</comp>

<comp id="874" class="1004" name="pool_window_1_V_7_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="16" slack="2"/>
<pin id="876" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_1_V_7/6 "/>
</bind>
</comp>

<comp id="877" class="1004" name="pool_window_2_V_7_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="16" slack="2"/>
<pin id="879" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_2_V_7/6 "/>
</bind>
</comp>

<comp id="880" class="1004" name="pool_window_3_V_7_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="16" slack="2"/>
<pin id="882" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pool_window_3_V_7/6 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_30_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="0"/>
<pin id="885" dir="0" index="1" bw="16" slack="0"/>
<pin id="886" dir="0" index="2" bw="16" slack="0"/>
<pin id="887" dir="0" index="3" bw="16" slack="0"/>
<pin id="888" dir="0" index="4" bw="16" slack="0"/>
<pin id="889" dir="0" index="5" bw="2" slack="1"/>
<pin id="890" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_30/6 "/>
</bind>
</comp>

<comp id="896" class="1004" name="tmp_data_3_V_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="16" slack="0"/>
<pin id="898" dir="0" index="1" bw="32" slack="0"/>
<pin id="899" dir="0" index="2" bw="4" slack="0"/>
<pin id="900" dir="0" index="3" bw="6" slack="0"/>
<pin id="901" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_3_V/6 "/>
</bind>
</comp>

<comp id="907" class="1004" name="store_ln218_store_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="0"/>
<pin id="909" dir="0" index="1" bw="32" slack="0"/>
<pin id="910" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln218/6 "/>
</bind>
</comp>

<comp id="913" class="1005" name="icmp_ln241_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="1"/>
<pin id="915" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln241 "/>
</bind>
</comp>

<comp id="917" class="1005" name="add_ln241_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="10" slack="0"/>
<pin id="919" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln241 "/>
</bind>
</comp>

<comp id="922" class="1005" name="tmp_data_0_V_3_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="6" slack="1"/>
<pin id="924" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_3 "/>
</bind>
</comp>

<comp id="929" class="1005" name="tmp_data_1_V_3_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="6" slack="1"/>
<pin id="931" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_3 "/>
</bind>
</comp>

<comp id="936" class="1005" name="tmp_data_2_V_3_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="6" slack="1"/>
<pin id="938" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_3 "/>
</bind>
</comp>

<comp id="943" class="1005" name="tmp_data_3_V_3_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="6" slack="1"/>
<pin id="945" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V_3 "/>
</bind>
</comp>

<comp id="950" class="1005" name="and_ln191_2_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="1"/>
<pin id="952" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln191_2 "/>
</bind>
</comp>

<comp id="954" class="1005" name="pool_window_0_V_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="16" slack="1"/>
<pin id="956" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_0_V "/>
</bind>
</comp>

<comp id="960" class="1005" name="pool_window_1_V_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="16" slack="1"/>
<pin id="962" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_1_V "/>
</bind>
</comp>

<comp id="966" class="1005" name="pool_window_2_V_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="16" slack="1"/>
<pin id="968" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_2_V "/>
</bind>
</comp>

<comp id="972" class="1005" name="pool_window_3_V_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="16" slack="1"/>
<pin id="974" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_3_V "/>
</bind>
</comp>

<comp id="978" class="1005" name="icmp_ln1496_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="1"/>
<pin id="980" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1496 "/>
</bind>
</comp>

<comp id="984" class="1005" name="icmp_ln1496_1_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="1"/>
<pin id="986" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1496_1 "/>
</bind>
</comp>

<comp id="990" class="1005" name="pool_window_0_V_2_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="16" slack="1"/>
<pin id="992" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_0_V_2 "/>
</bind>
</comp>

<comp id="996" class="1005" name="pool_window_1_V_2_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="16" slack="1"/>
<pin id="998" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_1_V_2 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="pool_window_2_V_2_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="16" slack="1"/>
<pin id="1004" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_2_V_2 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="pool_window_3_V_2_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="16" slack="1"/>
<pin id="1010" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_3_V_2 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="icmp_ln1496_4_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="1"/>
<pin id="1016" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1496_4 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="icmp_ln1496_5_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="1"/>
<pin id="1022" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1496_5 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="pool_window_0_V_4_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="16" slack="1"/>
<pin id="1028" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_0_V_4 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="pool_window_1_V_4_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="16" slack="1"/>
<pin id="1034" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_1_V_4 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="pool_window_2_V_4_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="16" slack="1"/>
<pin id="1040" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_2_V_4 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="pool_window_3_V_4_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="16" slack="1"/>
<pin id="1046" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_3_V_4 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="icmp_ln1496_7_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="1"/>
<pin id="1052" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1496_7 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="icmp_ln1496_8_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="1"/>
<pin id="1058" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1496_8 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="pool_window_0_V_6_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="16" slack="1"/>
<pin id="1064" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_0_V_6 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="pool_window_1_V_6_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="16" slack="1"/>
<pin id="1070" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_1_V_6 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="pool_window_2_V_6_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="16" slack="1"/>
<pin id="1076" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_2_V_6 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="pool_window_3_V_6_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="16" slack="1"/>
<pin id="1082" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_3_V_6 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="icmp_ln1496_3_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="1"/>
<pin id="1088" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1496_3 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="icmp_ln1496_10_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="1"/>
<pin id="1094" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1496_10 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="icmp_ln212_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="1"/>
<pin id="1100" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln212 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="select_ln227_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="32" slack="1"/>
<pin id="1104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln227 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="icmp_ln216_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="1"/>
<pin id="1109" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln216 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="select_ln222_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="32" slack="2"/>
<pin id="1113" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln222 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="select_ln65_15_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="2" slack="1"/>
<pin id="1118" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_15 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="select_ln65_17_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="2" slack="1"/>
<pin id="1123" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_17 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="select_ln65_19_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="2" slack="1"/>
<pin id="1128" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_19 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="select_ln65_21_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="2" slack="1"/>
<pin id="1133" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="66" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="120" pin=4"/></net>

<net id="143"><net_src comp="116" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="132" pin=4"/></net>

<net id="151"><net_src comp="60" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="52" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="174"><net_src comp="152" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="62" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="152" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="64" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="120" pin="5"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="120" pin="5"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="120" pin="5"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="120" pin="5"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="68" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="70" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="72" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="213"><net_src comp="68" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="74" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="72" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="222"><net_src comp="68" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="76" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="72" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="231"><net_src comp="68" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="78" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="72" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="237"><net_src comp="24" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="26" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="30" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="32" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="36" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="38" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="198" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="24" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="207" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="26" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="216" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="28" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="225" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="30" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="32" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="34" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="36" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="38" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="18" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="80" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="22" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="80" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="20" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="52" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="16" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="52" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="314" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="324" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="334" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="344" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="350" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="373"><net_src comp="82" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="234" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="60" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="381"><net_src comp="82" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="198" pin="4"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="60" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="389"><net_src comp="82" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="250" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="60" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="397"><net_src comp="82" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="60" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="403"><net_src comp="368" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="376" pin="3"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="384" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="392" pin="3"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="82" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="238" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="60" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="424"><net_src comp="82" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="207" pin="4"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="60" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="432"><net_src comp="82" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="254" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="60" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="440"><net_src comp="82" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="60" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="446"><net_src comp="411" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="419" pin="3"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="427" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="435" pin="3"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="82" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="242" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="60" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="467"><net_src comp="82" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="216" pin="4"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="60" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="475"><net_src comp="82" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="258" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="60" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="483"><net_src comp="82" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="60" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="489"><net_src comp="454" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="462" pin="3"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="470" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="478" pin="3"/><net_sink comp="491" pin=1"/></net>

<net id="502"><net_src comp="82" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="246" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="60" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="510"><net_src comp="82" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="225" pin="4"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="60" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="518"><net_src comp="82" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="262" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="60" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="526"><net_src comp="82" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="60" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="532"><net_src comp="497" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="505" pin="3"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="513" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="521" pin="3"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="340" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="84" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="340" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="80" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="16" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="310" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="80" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="569"><net_src comp="314" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="52" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="558" pin="2"/><net_sink comp="564" pin=2"/></net>

<net id="576"><net_src comp="52" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="16" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="52" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="18" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="330" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="84" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="330" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="80" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="20" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="320" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="80" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="613"><net_src comp="324" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="52" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="602" pin="2"/><net_sink comp="608" pin=2"/></net>

<net id="620"><net_src comp="52" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="20" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="632"><net_src comp="86" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="633"><net_src comp="88" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="643"><net_src comp="622" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="634" pin="3"/><net_sink comp="639" pin=1"/></net>

<net id="653"><net_src comp="639" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="627" pin="3"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="645" pin="1"/><net_sink comp="648" pin=2"/></net>

<net id="666"><net_src comp="86" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="667"><net_src comp="88" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="677"><net_src comp="656" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="668" pin="3"/><net_sink comp="673" pin=1"/></net>

<net id="687"><net_src comp="673" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="661" pin="3"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="679" pin="1"/><net_sink comp="682" pin=2"/></net>

<net id="700"><net_src comp="86" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="701"><net_src comp="88" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="711"><net_src comp="690" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="702" pin="3"/><net_sink comp="707" pin=1"/></net>

<net id="721"><net_src comp="707" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="695" pin="3"/><net_sink comp="716" pin=1"/></net>

<net id="723"><net_src comp="713" pin="1"/><net_sink comp="716" pin=2"/></net>

<net id="734"><net_src comp="86" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="735"><net_src comp="88" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="745"><net_src comp="724" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="736" pin="3"/><net_sink comp="741" pin=1"/></net>

<net id="755"><net_src comp="741" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="729" pin="3"/><net_sink comp="750" pin=1"/></net>

<net id="757"><net_src comp="747" pin="1"/><net_sink comp="750" pin=2"/></net>

<net id="762"><net_src comp="18" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="783"><net_src comp="108" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="784"><net_src comp="763" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="766" pin="1"/><net_sink comp="775" pin=2"/></net>

<net id="786"><net_src comp="769" pin="1"/><net_sink comp="775" pin=3"/></net>

<net id="787"><net_src comp="772" pin="1"/><net_sink comp="775" pin=4"/></net>

<net id="794"><net_src comp="110" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="775" pin="6"/><net_sink comp="788" pin=1"/></net>

<net id="796"><net_src comp="112" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="797"><net_src comp="114" pin="0"/><net_sink comp="788" pin=3"/></net>

<net id="798"><net_src comp="788" pin="4"/><net_sink comp="132" pin=5"/></net>

<net id="819"><net_src comp="108" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="820"><net_src comp="799" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="802" pin="1"/><net_sink comp="811" pin=2"/></net>

<net id="822"><net_src comp="805" pin="1"/><net_sink comp="811" pin=3"/></net>

<net id="823"><net_src comp="808" pin="1"/><net_sink comp="811" pin=4"/></net>

<net id="830"><net_src comp="110" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="831"><net_src comp="811" pin="6"/><net_sink comp="824" pin=1"/></net>

<net id="832"><net_src comp="112" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="833"><net_src comp="114" pin="0"/><net_sink comp="824" pin=3"/></net>

<net id="834"><net_src comp="824" pin="4"/><net_sink comp="132" pin=6"/></net>

<net id="855"><net_src comp="108" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="856"><net_src comp="835" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="857"><net_src comp="838" pin="1"/><net_sink comp="847" pin=2"/></net>

<net id="858"><net_src comp="841" pin="1"/><net_sink comp="847" pin=3"/></net>

<net id="859"><net_src comp="844" pin="1"/><net_sink comp="847" pin=4"/></net>

<net id="866"><net_src comp="110" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="867"><net_src comp="847" pin="6"/><net_sink comp="860" pin=1"/></net>

<net id="868"><net_src comp="112" pin="0"/><net_sink comp="860" pin=2"/></net>

<net id="869"><net_src comp="114" pin="0"/><net_sink comp="860" pin=3"/></net>

<net id="870"><net_src comp="860" pin="4"/><net_sink comp="132" pin=7"/></net>

<net id="891"><net_src comp="108" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="892"><net_src comp="871" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="874" pin="1"/><net_sink comp="883" pin=2"/></net>

<net id="894"><net_src comp="877" pin="1"/><net_sink comp="883" pin=3"/></net>

<net id="895"><net_src comp="880" pin="1"/><net_sink comp="883" pin=4"/></net>

<net id="902"><net_src comp="110" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="883" pin="6"/><net_sink comp="896" pin=1"/></net>

<net id="904"><net_src comp="112" pin="0"/><net_sink comp="896" pin=2"/></net>

<net id="905"><net_src comp="114" pin="0"/><net_sink comp="896" pin=3"/></net>

<net id="906"><net_src comp="896" pin="4"/><net_sink comp="132" pin=8"/></net>

<net id="911"><net_src comp="163" pin="4"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="22" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="916"><net_src comp="170" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="920"><net_src comp="176" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="925"><net_src comp="182" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="927"><net_src comp="922" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="928"><net_src comp="922" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="932"><net_src comp="186" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="934"><net_src comp="929" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="935"><net_src comp="929" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="939"><net_src comp="190" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="941"><net_src comp="936" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="942"><net_src comp="936" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="946"><net_src comp="194" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="949"><net_src comp="943" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="953"><net_src comp="362" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="957"><net_src comp="368" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="622" pin=2"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="963"><net_src comp="376" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="965"><net_src comp="960" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="969"><net_src comp="384" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="634" pin=2"/></net>

<net id="971"><net_src comp="966" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="975"><net_src comp="392" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="981"><net_src comp="399" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="987"><net_src comp="405" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="993"><net_src comp="411" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="656" pin=2"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="999"><net_src comp="419" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="1001"><net_src comp="996" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1005"><net_src comp="427" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="668" pin=2"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1011"><net_src comp="435" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="1013"><net_src comp="1008" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1017"><net_src comp="442" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1019"><net_src comp="1014" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1023"><net_src comp="448" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1025"><net_src comp="1020" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="1029"><net_src comp="454" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="690" pin=2"/></net>

<net id="1031"><net_src comp="1026" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1035"><net_src comp="462" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="1037"><net_src comp="1032" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1041"><net_src comp="470" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="702" pin=2"/></net>

<net id="1043"><net_src comp="1038" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1047"><net_src comp="478" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1053"><net_src comp="485" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="1055"><net_src comp="1050" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1059"><net_src comp="491" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1061"><net_src comp="1056" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="1065"><net_src comp="497" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="724" pin=2"/></net>

<net id="1067"><net_src comp="1062" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="1071"><net_src comp="505" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="1073"><net_src comp="1068" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1077"><net_src comp="513" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="736" pin=2"/></net>

<net id="1079"><net_src comp="1074" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1083"><net_src comp="521" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1089"><net_src comp="528" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1091"><net_src comp="1086" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1095"><net_src comp="534" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1097"><net_src comp="1092" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1101"><net_src comp="540" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1105"><net_src comp="564" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1110"><net_src comp="584" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1114"><net_src comp="608" pin="3"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="1119"><net_src comp="648" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="775" pin=5"/></net>

<net id="1124"><net_src comp="682" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="811" pin=5"/></net>

<net id="1129"><net_src comp="716" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="847" pin=5"/></net>

<net id="1134"><net_src comp="750" pin="3"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="883" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {6 }
	Port: res_V_data_1_V | {6 }
	Port: res_V_data_2_V | {6 }
	Port: res_V_data_3_V | {6 }
	Port: pX | {4 }
	Port: sX | {4 5 }
	Port: pY | {4 }
	Port: sY | {6 }
	Port: kernel_data_V_3_4 | {4 }
	Port: kernel_data_V_3_5 | {4 }
	Port: kernel_data_V_3_6 | {4 }
	Port: kernel_data_V_3_7 | {4 }
	Port: kernel_data_V_3_12 | {4 }
	Port: kernel_data_V_3_13 | {4 }
	Port: kernel_data_V_3_14 | {4 }
	Port: kernel_data_V_3_15 | {4 }
	Port: line_buffer_Array_V_3_0_0 | {}
	Port: line_buffer_Array_V_3_0_1 | {}
	Port: line_buffer_Array_V_3_0_2 | {}
	Port: line_buffer_Array_V_3_0_3 | {}
 - Input state : 
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : data_V_data_0_V | {3 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : data_V_data_1_V | {3 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : data_V_data_2_V | {3 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : data_V_data_3_V | {3 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : pX | {4 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : sX | {4 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : pY | {4 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : sY | {4 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : kernel_data_V_3_4 | {4 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : kernel_data_V_3_5 | {4 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : kernel_data_V_3_6 | {4 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : kernel_data_V_3_7 | {4 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : kernel_data_V_3_12 | {4 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : kernel_data_V_3_13 | {4 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : kernel_data_V_3_14 | {4 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : kernel_data_V_3_15 | {4 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : line_buffer_Array_V_3_0_0 | {}
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : line_buffer_Array_V_3_0_1 | {}
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : line_buffer_Array_V_3_0_2 | {}
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> : line_buffer_Array_V_3_0_3 | {}
  - Chain level:
	State 1
	State 2
		icmp_ln241 : 1
		add_ln241 : 1
		br_ln241 : 2
	State 3
	State 4
		store_ln214 : 1
		store_ln214 : 1
		store_ln214 : 1
		store_ln214 : 1
		icmp_ln191 : 1
		icmp_ln191_1 : 1
		icmp_ln191_2 : 1
		icmp_ln191_3 : 1
		and_ln191 : 2
		and_ln191_1 : 2
		and_ln191_2 : 2
		br_ln191 : 2
		pool_window_0_V : 1
		pool_window_1_V : 1
		pool_window_2_V : 1
		icmp_ln1496 : 2
		icmp_ln1496_1 : 2
		pool_window_0_V_2 : 1
		pool_window_1_V_2 : 1
		pool_window_2_V_2 : 1
		icmp_ln1496_4 : 2
		icmp_ln1496_5 : 2
		pool_window_0_V_4 : 1
		pool_window_1_V_4 : 1
		pool_window_2_V_4 : 1
		icmp_ln1496_7 : 2
		icmp_ln1496_8 : 2
		pool_window_0_V_6 : 1
		pool_window_1_V_6 : 1
		pool_window_2_V_6 : 1
		icmp_ln1496_3 : 2
		icmp_ln1496_10 : 2
		icmp_ln212 : 1
		br_ln212 : 2
		add_ln225 : 1
		store_ln225 : 2
		add_ln227 : 1
		select_ln227 : 2
		icmp_ln216 : 1
		br_ln216 : 2
		add_ln220 : 1
		store_ln220 : 2
		add_ln222 : 1
		select_ln222 : 2
	State 5
		icmp_ln1496_2 : 1
		select_ln65_15 : 2
		icmp_ln1496_6 : 1
		select_ln65_17 : 2
		icmp_ln1496_9 : 1
		select_ln65_19 : 2
		icmp_ln1496_11 : 1
		select_ln65_21 : 2
	State 6
		tmp_27 : 1
		tmp_data_0_V : 2
		tmp_28 : 1
		tmp_data_1_V : 2
		tmp_29 : 1
		tmp_data_2_V : 2
		tmp_30 : 1
		tmp_data_3_V : 2
		write_ln208 : 3
		store_ln218 : 1
		empty : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln241_fu_170    |    0    |    13   |
|          |     icmp_ln191_fu_314    |    0    |    18   |
|          |    icmp_ln191_1_fu_324   |    0    |    18   |
|          |    icmp_ln191_2_fu_334   |    0    |    18   |
|          |    icmp_ln191_3_fu_344   |    0    |    18   |
|          |    icmp_ln1496_fu_399    |    0    |    13   |
|          |   icmp_ln1496_1_fu_405   |    0    |    13   |
|          |   icmp_ln1496_4_fu_442   |    0    |    13   |
|          |   icmp_ln1496_5_fu_448   |    0    |    13   |
|   icmp   |   icmp_ln1496_7_fu_485   |    0    |    13   |
|          |   icmp_ln1496_8_fu_491   |    0    |    13   |
|          |   icmp_ln1496_3_fu_528   |    0    |    13   |
|          |   icmp_ln1496_10_fu_534  |    0    |    13   |
|          |     icmp_ln212_fu_540    |    0    |    18   |
|          |     icmp_ln216_fu_584    |    0    |    18   |
|          |   icmp_ln1496_2_fu_639   |    0    |    13   |
|          |   icmp_ln1496_6_fu_673   |    0    |    13   |
|          |   icmp_ln1496_9_fu_707   |    0    |    13   |
|          |   icmp_ln1496_11_fu_741  |    0    |    13   |
|----------|--------------------------|---------|---------|
|          |       tmp_27_fu_775      |    0    |    65   |
|    mux   |       tmp_28_fu_811      |    0    |    65   |
|          |       tmp_29_fu_847      |    0    |    65   |
|          |       tmp_30_fu_883      |    0    |    65   |
|----------|--------------------------|---------|---------|
|          |    select_ln227_fu_564   |    0    |    32   |
|          |    select_ln222_fu_608   |    0    |    32   |
|          |    select_ln65_fu_622    |    0    |    16   |
|          |   select_ln65_13_fu_627  |    0    |    2    |
|          |   select_ln65_2_fu_634   |    0    |    16   |
|          |   select_ln65_15_fu_648  |    0    |    2    |
|          |   select_ln65_4_fu_656   |    0    |    16   |
|          |   select_ln65_16_fu_661  |    0    |    2    |
|  select  |   select_ln65_6_fu_668   |    0    |    16   |
|          |   select_ln65_17_fu_682  |    0    |    2    |
|          |   select_ln65_8_fu_690   |    0    |    16   |
|          |   select_ln65_18_fu_695  |    0    |    2    |
|          |   select_ln65_10_fu_702  |    0    |    16   |
|          |   select_ln65_19_fu_716  |    0    |    2    |
|          |   select_ln65_12_fu_724  |    0    |    16   |
|          |   select_ln65_20_fu_729  |    0    |    2    |
|          |   select_ln65_14_fu_736  |    0    |    16   |
|          |   select_ln65_21_fu_750  |    0    |    2    |
|----------|--------------------------|---------|---------|
|          |     add_ln241_fu_176     |    0    |    14   |
|          |     add_ln225_fu_546     |    0    |    39   |
|    add   |     add_ln227_fu_558     |    0    |    39   |
|          |     add_ln220_fu_590     |    0    |    39   |
|          |     add_ln222_fu_602     |    0    |    39   |
|----------|--------------------------|---------|---------|
|          |     and_ln191_fu_350     |    0    |    2    |
|    and   |    and_ln191_1_fu_356    |    0    |    2    |
|          |    and_ln191_2_fu_362    |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |   empty_48_read_fu_120   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln208_write_fu_132 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |   tmp_data_0_V_3_fu_182  |    0    |    0    |
|extractvalue|   tmp_data_1_V_3_fu_186  |    0    |    0    |
|          |   tmp_data_2_V_3_fu_190  |    0    |    0    |
|          |   tmp_data_3_V_3_fu_194  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    DataOut_V_26_fu_198   |    0    |    0    |
|memshiftread|    DataOut_V_27_fu_207   |    0    |    0    |
|          |    DataOut_V_28_fu_216   |    0    |    0    |
|          |     DataOut_V_fu_225     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |  pool_window_0_V_fu_368  |    0    |    0    |
|          |  pool_window_1_V_fu_376  |    0    |    0    |
|          |  pool_window_2_V_fu_384  |    0    |    0    |
|          |  pool_window_3_V_fu_392  |    0    |    0    |
|          | pool_window_0_V_2_fu_411 |    0    |    0    |
|          | pool_window_1_V_2_fu_419 |    0    |    0    |
|          | pool_window_2_V_2_fu_427 |    0    |    0    |
|bitconcatenate| pool_window_3_V_2_fu_435 |    0    |    0    |
|          | pool_window_0_V_4_fu_454 |    0    |    0    |
|          | pool_window_1_V_4_fu_462 |    0    |    0    |
|          | pool_window_2_V_4_fu_470 |    0    |    0    |
|          | pool_window_3_V_4_fu_478 |    0    |    0    |
|          | pool_window_0_V_6_fu_497 |    0    |    0    |
|          | pool_window_1_V_6_fu_505 |    0    |    0    |
|          | pool_window_2_V_6_fu_513 |    0    |    0    |
|          | pool_window_3_V_6_fu_521 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln65_fu_645     |    0    |    0    |
|          |    zext_ln65_1_fu_679    |    0    |    0    |
|          |    zext_ln65_2_fu_713    |    0    |    0    |
|          |    zext_ln65_3_fu_747    |    0    |    0    |
|          | pool_window_0_V_1_fu_763 |    0    |    0    |
|          | pool_window_1_V_1_fu_766 |    0    |    0    |
|          | pool_window_2_V_1_fu_769 |    0    |    0    |
|          | pool_window_3_V_1_fu_772 |    0    |    0    |
|          | pool_window_0_V_3_fu_799 |    0    |    0    |
|   zext   | pool_window_1_V_3_fu_802 |    0    |    0    |
|          | pool_window_2_V_3_fu_805 |    0    |    0    |
|          | pool_window_3_V_3_fu_808 |    0    |    0    |
|          | pool_window_0_V_5_fu_835 |    0    |    0    |
|          | pool_window_1_V_5_fu_838 |    0    |    0    |
|          | pool_window_2_V_5_fu_841 |    0    |    0    |
|          | pool_window_3_V_5_fu_844 |    0    |    0    |
|          | pool_window_0_V_7_fu_871 |    0    |    0    |
|          | pool_window_1_V_7_fu_874 |    0    |    0    |
|          | pool_window_2_V_7_fu_877 |    0    |    0    |
|          | pool_window_3_V_7_fu_880 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    tmp_data_0_V_fu_788   |    0    |    0    |
|partselect|    tmp_data_1_V_fu_824   |    0    |    0    |
|          |    tmp_data_2_V_fu_860   |    0    |    0    |
|          |    tmp_data_3_V_fu_896   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   921   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln241_reg_917    |   10   |
|    and_ln191_2_reg_950   |    1   |
|  icmp_ln1496_10_reg_1092 |    1   |
|   icmp_ln1496_1_reg_984  |    1   |
|  icmp_ln1496_3_reg_1086  |    1   |
|  icmp_ln1496_4_reg_1014  |    1   |
|  icmp_ln1496_5_reg_1020  |    1   |
|  icmp_ln1496_7_reg_1050  |    1   |
|  icmp_ln1496_8_reg_1056  |    1   |
|    icmp_ln1496_reg_978   |    1   |
|    icmp_ln212_reg_1098   |    1   |
|    icmp_ln216_reg_1107   |    1   |
|    icmp_ln241_reg_913    |    1   |
|  indvar_flatten_reg_148  |   10   |
| pool_window_0_V_2_reg_990|   16   |
|pool_window_0_V_4_reg_1026|   16   |
|pool_window_0_V_6_reg_1062|   16   |
|  pool_window_0_V_reg_954 |   16   |
| pool_window_1_V_2_reg_996|   16   |
|pool_window_1_V_4_reg_1032|   16   |
|pool_window_1_V_6_reg_1068|   16   |
|  pool_window_1_V_reg_960 |   16   |
|pool_window_2_V_2_reg_1002|   16   |
|pool_window_2_V_4_reg_1038|   16   |
|pool_window_2_V_6_reg_1074|   16   |
|  pool_window_2_V_reg_966 |   16   |
|pool_window_3_V_2_reg_1008|   16   |
|pool_window_3_V_4_reg_1044|   16   |
|pool_window_3_V_6_reg_1080|   16   |
|  pool_window_3_V_reg_972 |   16   |
|   select_ln222_reg_1111  |   32   |
|   select_ln227_reg_1102  |   32   |
|  select_ln65_15_reg_1116 |    2   |
|  select_ln65_17_reg_1121 |    2   |
|  select_ln65_19_reg_1126 |    2   |
|  select_ln65_21_reg_1131 |    2   |
|  storemerge_i_i_reg_159  |   32   |
|  tmp_data_0_V_3_reg_922  |    6   |
|  tmp_data_1_V_3_reg_929  |    6   |
|  tmp_data_2_V_3_reg_936  |    6   |
|  tmp_data_3_V_3_reg_943  |    6   |
+--------------------------+--------+
|           Total          |   416  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   921  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   416  |    -   |
+-----------+--------+--------+
|   Total   |   416  |   921  |
+-----------+--------+--------+
