
tgl103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006680  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c0  08006790  08006790  00016790  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006950  08006950  00016950  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006958  08006958  00016958  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800695c  0800695c  0001695c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000544  20000000  08006960  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000001e8  20000544  08006ea4  00020544  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  2000072c  08006ea4  0002072c  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00020544  2**0
                  CONTENTS, READONLY
 10 .debug_line   00005dbe  00000000  00000000  0002056d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0000e9f1  00000000  00000000  0002632b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002768  00000000  00000000  00034d1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000a08  00000000  00000000  00037488  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000da8  00000000  00000000  00037e90  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    000077fb  00000000  00000000  00038c38  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00003247  00000000  00000000  00040433  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007e  00000000  00000000  0004367a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002514  00000000  00000000  000436f8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000544 	.word	0x20000544
 800012c:	00000000 	.word	0x00000000
 8000130:	08006778 	.word	0x08006778

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000548 	.word	0x20000548
 800014c:	08006778 	.word	0x08006778

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f092 0f00 	teq	r2, #0
 800044a:	bf14      	ite	ne
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000460:	e720      	b.n	80002a4 <__adddf3+0x138>
 8000462:	bf00      	nop

08000464 <__aeabi_ul2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f04f 0500 	mov.w	r5, #0
 8000472:	e00a      	b.n	800048a <__aeabi_l2d+0x16>

08000474 <__aeabi_l2d>:
 8000474:	ea50 0201 	orrs.w	r2, r0, r1
 8000478:	bf08      	it	eq
 800047a:	4770      	bxeq	lr
 800047c:	b530      	push	{r4, r5, lr}
 800047e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000482:	d502      	bpl.n	800048a <__aeabi_l2d+0x16>
 8000484:	4240      	negs	r0, r0
 8000486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000496:	f43f aedc 	beq.w	8000252 <__adddf3+0xe6>
 800049a:	f04f 0203 	mov.w	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b2:	f1c2 0320 	rsb	r3, r2, #32
 80004b6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ba:	fa20 f002 	lsr.w	r0, r0, r2
 80004be:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c2:	ea40 000e 	orr.w	r0, r0, lr
 80004c6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ca:	4414      	add	r4, r2
 80004cc:	e6c1      	b.n	8000252 <__adddf3+0xe6>
 80004ce:	bf00      	nop

080004d0 <__aeabi_dmul>:
 80004d0:	b570      	push	{r4, r5, r6, lr}
 80004d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004de:	bf1d      	ittte	ne
 80004e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e4:	ea94 0f0c 	teqne	r4, ip
 80004e8:	ea95 0f0c 	teqne	r5, ip
 80004ec:	f000 f8de 	bleq	80006ac <__aeabi_dmul+0x1dc>
 80004f0:	442c      	add	r4, r5
 80004f2:	ea81 0603 	eor.w	r6, r1, r3
 80004f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000502:	bf18      	it	ne
 8000504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800050c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000510:	d038      	beq.n	8000584 <__aeabi_dmul+0xb4>
 8000512:	fba0 ce02 	umull	ip, lr, r0, r2
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800051e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000522:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000526:	f04f 0600 	mov.w	r6, #0
 800052a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800052e:	f09c 0f00 	teq	ip, #0
 8000532:	bf18      	it	ne
 8000534:	f04e 0e01 	orrne.w	lr, lr, #1
 8000538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800053c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000544:	d204      	bcs.n	8000550 <__aeabi_dmul+0x80>
 8000546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054a:	416d      	adcs	r5, r5
 800054c:	eb46 0606 	adc.w	r6, r6, r6
 8000550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800055c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000568:	bf88      	it	hi
 800056a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800056e:	d81e      	bhi.n	80005ae <__aeabi_dmul+0xde>
 8000570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000574:	bf08      	it	eq
 8000576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057a:	f150 0000 	adcs.w	r0, r0, #0
 800057e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000582:	bd70      	pop	{r4, r5, r6, pc}
 8000584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000588:	ea46 0101 	orr.w	r1, r6, r1
 800058c:	ea40 0002 	orr.w	r0, r0, r2
 8000590:	ea81 0103 	eor.w	r1, r1, r3
 8000594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000598:	bfc2      	ittt	gt
 800059a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800059e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	popgt	{r4, r5, r6, pc}
 80005a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a8:	f04f 0e00 	mov.w	lr, #0
 80005ac:	3c01      	subs	r4, #1
 80005ae:	f300 80ab 	bgt.w	8000708 <__aeabi_dmul+0x238>
 80005b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005b6:	bfde      	ittt	le
 80005b8:	2000      	movle	r0, #0
 80005ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005be:	bd70      	pople	{r4, r5, r6, pc}
 80005c0:	f1c4 0400 	rsb	r4, r4, #0
 80005c4:	3c20      	subs	r4, #32
 80005c6:	da35      	bge.n	8000634 <__aeabi_dmul+0x164>
 80005c8:	340c      	adds	r4, #12
 80005ca:	dc1b      	bgt.n	8000604 <__aeabi_dmul+0x134>
 80005cc:	f104 0414 	add.w	r4, r4, #20
 80005d0:	f1c4 0520 	rsb	r5, r4, #32
 80005d4:	fa00 f305 	lsl.w	r3, r0, r5
 80005d8:	fa20 f004 	lsr.w	r0, r0, r4
 80005dc:	fa01 f205 	lsl.w	r2, r1, r5
 80005e0:	ea40 0002 	orr.w	r0, r0, r2
 80005e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f0:	fa21 f604 	lsr.w	r6, r1, r4
 80005f4:	eb42 0106 	adc.w	r1, r2, r6
 80005f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005fc:	bf08      	it	eq
 80005fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f1c4 040c 	rsb	r4, r4, #12
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f304 	lsl.w	r3, r0, r4
 8000610:	fa20 f005 	lsr.w	r0, r0, r5
 8000614:	fa01 f204 	lsl.w	r2, r1, r4
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000624:	f141 0100 	adc.w	r1, r1, #0
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 0520 	rsb	r5, r4, #32
 8000638:	fa00 f205 	lsl.w	r2, r0, r5
 800063c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000640:	fa20 f304 	lsr.w	r3, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea43 0302 	orr.w	r3, r3, r2
 800064c:	fa21 f004 	lsr.w	r0, r1, r4
 8000650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000654:	fa21 f204 	lsr.w	r2, r1, r4
 8000658:	ea20 0002 	bic.w	r0, r0, r2
 800065c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f094 0f00 	teq	r4, #0
 8000670:	d10f      	bne.n	8000692 <__aeabi_dmul+0x1c2>
 8000672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000676:	0040      	lsls	r0, r0, #1
 8000678:	eb41 0101 	adc.w	r1, r1, r1
 800067c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000680:	bf08      	it	eq
 8000682:	3c01      	subeq	r4, #1
 8000684:	d0f7      	beq.n	8000676 <__aeabi_dmul+0x1a6>
 8000686:	ea41 0106 	orr.w	r1, r1, r6
 800068a:	f095 0f00 	teq	r5, #0
 800068e:	bf18      	it	ne
 8000690:	4770      	bxne	lr
 8000692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000696:	0052      	lsls	r2, r2, #1
 8000698:	eb43 0303 	adc.w	r3, r3, r3
 800069c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3d01      	subeq	r5, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1c6>
 80006a6:	ea43 0306 	orr.w	r3, r3, r6
 80006aa:	4770      	bx	lr
 80006ac:	ea94 0f0c 	teq	r4, ip
 80006b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b4:	bf18      	it	ne
 80006b6:	ea95 0f0c 	teqne	r5, ip
 80006ba:	d00c      	beq.n	80006d6 <__aeabi_dmul+0x206>
 80006bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c0:	bf18      	it	ne
 80006c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006c6:	d1d1      	bne.n	800066c <__aeabi_dmul+0x19c>
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	f04f 0000 	mov.w	r0, #0
 80006d4:	bd70      	pop	{r4, r5, r6, pc}
 80006d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006da:	bf06      	itte	eq
 80006dc:	4610      	moveq	r0, r2
 80006de:	4619      	moveq	r1, r3
 80006e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e4:	d019      	beq.n	800071a <__aeabi_dmul+0x24a>
 80006e6:	ea94 0f0c 	teq	r4, ip
 80006ea:	d102      	bne.n	80006f2 <__aeabi_dmul+0x222>
 80006ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f0:	d113      	bne.n	800071a <__aeabi_dmul+0x24a>
 80006f2:	ea95 0f0c 	teq	r5, ip
 80006f6:	d105      	bne.n	8000704 <__aeabi_dmul+0x234>
 80006f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006fc:	bf1c      	itt	ne
 80006fe:	4610      	movne	r0, r2
 8000700:	4619      	movne	r1, r3
 8000702:	d10a      	bne.n	800071a <__aeabi_dmul+0x24a>
 8000704:	ea81 0103 	eor.w	r1, r1, r3
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	bd70      	pop	{r4, r5, r6, pc}
 800071a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800071e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000722:	bd70      	pop	{r4, r5, r6, pc}

08000724 <__aeabi_ddiv>:
 8000724:	b570      	push	{r4, r5, r6, lr}
 8000726:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800072a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800072e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000732:	bf1d      	ittte	ne
 8000734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000738:	ea94 0f0c 	teqne	r4, ip
 800073c:	ea95 0f0c 	teqne	r5, ip
 8000740:	f000 f8a7 	bleq	8000892 <__aeabi_ddiv+0x16e>
 8000744:	eba4 0405 	sub.w	r4, r4, r5
 8000748:	ea81 0e03 	eor.w	lr, r1, r3
 800074c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000750:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000754:	f000 8088 	beq.w	8000868 <__aeabi_ddiv+0x144>
 8000758:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800075c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000768:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800076c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000774:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800077c:	429d      	cmp	r5, r3
 800077e:	bf08      	it	eq
 8000780:	4296      	cmpeq	r6, r2
 8000782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000786:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800078a:	d202      	bcs.n	8000792 <__aeabi_ddiv+0x6e>
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	1ab6      	subs	r6, r6, r2
 8000794:	eb65 0503 	sbc.w	r5, r5, r3
 8000798:	085b      	lsrs	r3, r3, #1
 800079a:	ea4f 0232 	mov.w	r2, r2, rrx
 800079e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ae:	bf22      	ittt	cs
 80007b0:	1ab6      	subcs	r6, r6, r2
 80007b2:	4675      	movcs	r5, lr
 80007b4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000800:	ea55 0e06 	orrs.w	lr, r5, r6
 8000804:	d018      	beq.n	8000838 <__aeabi_ddiv+0x114>
 8000806:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800080e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800081e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000822:	d1c0      	bne.n	80007a6 <__aeabi_ddiv+0x82>
 8000824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000828:	d10b      	bne.n	8000842 <__aeabi_ddiv+0x11e>
 800082a:	ea41 0100 	orr.w	r1, r1, r0
 800082e:	f04f 0000 	mov.w	r0, #0
 8000832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000836:	e7b6      	b.n	80007a6 <__aeabi_ddiv+0x82>
 8000838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800083c:	bf04      	itt	eq
 800083e:	4301      	orreq	r1, r0
 8000840:	2000      	moveq	r0, #0
 8000842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000846:	bf88      	it	hi
 8000848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800084c:	f63f aeaf 	bhi.w	80005ae <__aeabi_dmul+0xde>
 8000850:	ebb5 0c03 	subs.w	ip, r5, r3
 8000854:	bf04      	itt	eq
 8000856:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800085e:	f150 0000 	adcs.w	r0, r0, #0
 8000862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000866:	bd70      	pop	{r4, r5, r6, pc}
 8000868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800086c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000874:	bfc2      	ittt	gt
 8000876:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800087e:	bd70      	popgt	{r4, r5, r6, pc}
 8000880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000884:	f04f 0e00 	mov.w	lr, #0
 8000888:	3c01      	subs	r4, #1
 800088a:	e690      	b.n	80005ae <__aeabi_dmul+0xde>
 800088c:	ea45 0e06 	orr.w	lr, r5, r6
 8000890:	e68d      	b.n	80005ae <__aeabi_dmul+0xde>
 8000892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000896:	ea94 0f0c 	teq	r4, ip
 800089a:	bf08      	it	eq
 800089c:	ea95 0f0c 	teqeq	r5, ip
 80008a0:	f43f af3b 	beq.w	800071a <__aeabi_dmul+0x24a>
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	d10a      	bne.n	80008c0 <__aeabi_ddiv+0x19c>
 80008aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ae:	f47f af34 	bne.w	800071a <__aeabi_dmul+0x24a>
 80008b2:	ea95 0f0c 	teq	r5, ip
 80008b6:	f47f af25 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ba:	4610      	mov	r0, r2
 80008bc:	4619      	mov	r1, r3
 80008be:	e72c      	b.n	800071a <__aeabi_dmul+0x24a>
 80008c0:	ea95 0f0c 	teq	r5, ip
 80008c4:	d106      	bne.n	80008d4 <__aeabi_ddiv+0x1b0>
 80008c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ca:	f43f aefd 	beq.w	80006c8 <__aeabi_dmul+0x1f8>
 80008ce:	4610      	mov	r0, r2
 80008d0:	4619      	mov	r1, r3
 80008d2:	e722      	b.n	800071a <__aeabi_dmul+0x24a>
 80008d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d8:	bf18      	it	ne
 80008da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008de:	f47f aec5 	bne.w	800066c <__aeabi_dmul+0x19c>
 80008e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008e6:	f47f af0d 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008ee:	f47f aeeb 	bne.w	80006c8 <__aeabi_dmul+0x1f8>
 80008f2:	e712      	b.n	800071a <__aeabi_dmul+0x24a>

080008f4 <__gedf2>:
 80008f4:	f04f 3cff 	mov.w	ip, #4294967295
 80008f8:	e006      	b.n	8000908 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__ledf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	e002      	b.n	8000908 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__cmpdf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	f84d cd04 	str.w	ip, [sp, #-4]!
 800090c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000910:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000914:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000918:	bf18      	it	ne
 800091a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800091e:	d01b      	beq.n	8000958 <__cmpdf2+0x54>
 8000920:	b001      	add	sp, #4
 8000922:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000926:	bf0c      	ite	eq
 8000928:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800092c:	ea91 0f03 	teqne	r1, r3
 8000930:	bf02      	ittt	eq
 8000932:	ea90 0f02 	teqeq	r0, r2
 8000936:	2000      	moveq	r0, #0
 8000938:	4770      	bxeq	lr
 800093a:	f110 0f00 	cmn.w	r0, #0
 800093e:	ea91 0f03 	teq	r1, r3
 8000942:	bf58      	it	pl
 8000944:	4299      	cmppl	r1, r3
 8000946:	bf08      	it	eq
 8000948:	4290      	cmpeq	r0, r2
 800094a:	bf2c      	ite	cs
 800094c:	17d8      	asrcs	r0, r3, #31
 800094e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000952:	f040 0001 	orr.w	r0, r0, #1
 8000956:	4770      	bx	lr
 8000958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	d102      	bne.n	8000968 <__cmpdf2+0x64>
 8000962:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000966:	d107      	bne.n	8000978 <__cmpdf2+0x74>
 8000968:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800096c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000970:	d1d6      	bne.n	8000920 <__cmpdf2+0x1c>
 8000972:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000976:	d0d3      	beq.n	8000920 <__cmpdf2+0x1c>
 8000978:	f85d 0b04 	ldr.w	r0, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop

08000980 <__aeabi_cdrcmple>:
 8000980:	4684      	mov	ip, r0
 8000982:	4610      	mov	r0, r2
 8000984:	4662      	mov	r2, ip
 8000986:	468c      	mov	ip, r1
 8000988:	4619      	mov	r1, r3
 800098a:	4663      	mov	r3, ip
 800098c:	e000      	b.n	8000990 <__aeabi_cdcmpeq>
 800098e:	bf00      	nop

08000990 <__aeabi_cdcmpeq>:
 8000990:	b501      	push	{r0, lr}
 8000992:	f7ff ffb7 	bl	8000904 <__cmpdf2>
 8000996:	2800      	cmp	r0, #0
 8000998:	bf48      	it	mi
 800099a:	f110 0f00 	cmnmi.w	r0, #0
 800099e:	bd01      	pop	{r0, pc}

080009a0 <__aeabi_dcmpeq>:
 80009a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a4:	f7ff fff4 	bl	8000990 <__aeabi_cdcmpeq>
 80009a8:	bf0c      	ite	eq
 80009aa:	2001      	moveq	r0, #1
 80009ac:	2000      	movne	r0, #0
 80009ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b2:	bf00      	nop

080009b4 <__aeabi_dcmplt>:
 80009b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b8:	f7ff ffea 	bl	8000990 <__aeabi_cdcmpeq>
 80009bc:	bf34      	ite	cc
 80009be:	2001      	movcc	r0, #1
 80009c0:	2000      	movcs	r0, #0
 80009c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009c6:	bf00      	nop

080009c8 <__aeabi_dcmple>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff ffe0 	bl	8000990 <__aeabi_cdcmpeq>
 80009d0:	bf94      	ite	ls
 80009d2:	2001      	movls	r0, #1
 80009d4:	2000      	movhi	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmpge>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffce 	bl	8000980 <__aeabi_cdrcmple>
 80009e4:	bf94      	ite	ls
 80009e6:	2001      	movls	r0, #1
 80009e8:	2000      	movhi	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmpgt>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffc4 	bl	8000980 <__aeabi_cdrcmple>
 80009f8:	bf34      	ite	cc
 80009fa:	2001      	movcc	r0, #1
 80009fc:	2000      	movcs	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpun>:
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	d102      	bne.n	8000a14 <__aeabi_dcmpun+0x10>
 8000a0e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a12:	d10a      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a14:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a1c:	d102      	bne.n	8000a24 <__aeabi_dcmpun+0x20>
 8000a1e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a22:	d102      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a24:	f04f 0000 	mov.w	r0, #0
 8000a28:	4770      	bx	lr
 8000a2a:	f04f 0001 	mov.w	r0, #1
 8000a2e:	4770      	bx	lr

08000a30 <__aeabi_d2iz>:
 8000a30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a34:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a38:	d215      	bcs.n	8000a66 <__aeabi_d2iz+0x36>
 8000a3a:	d511      	bpl.n	8000a60 <__aeabi_d2iz+0x30>
 8000a3c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a40:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a44:	d912      	bls.n	8000a6c <__aeabi_d2iz+0x3c>
 8000a46:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a52:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a56:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5a:	bf18      	it	ne
 8000a5c:	4240      	negne	r0, r0
 8000a5e:	4770      	bx	lr
 8000a60:	f04f 0000 	mov.w	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6a:	d105      	bne.n	8000a78 <__aeabi_d2iz+0x48>
 8000a6c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a70:	bf08      	it	eq
 8000a72:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a76:	4770      	bx	lr
 8000a78:	f04f 0000 	mov.w	r0, #0
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop

08000a80 <__aeabi_frsub>:
 8000a80:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a84:	e002      	b.n	8000a8c <__addsf3>
 8000a86:	bf00      	nop

08000a88 <__aeabi_fsub>:
 8000a88:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a8c <__addsf3>:
 8000a8c:	0042      	lsls	r2, r0, #1
 8000a8e:	bf1f      	itttt	ne
 8000a90:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a94:	ea92 0f03 	teqne	r2, r3
 8000a98:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a9c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa0:	d06a      	beq.n	8000b78 <__addsf3+0xec>
 8000aa2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aa6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000aaa:	bfc1      	itttt	gt
 8000aac:	18d2      	addgt	r2, r2, r3
 8000aae:	4041      	eorgt	r1, r0
 8000ab0:	4048      	eorgt	r0, r1
 8000ab2:	4041      	eorgt	r1, r0
 8000ab4:	bfb8      	it	lt
 8000ab6:	425b      	neglt	r3, r3
 8000ab8:	2b19      	cmp	r3, #25
 8000aba:	bf88      	it	hi
 8000abc:	4770      	bxhi	lr
 8000abe:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ac2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ac6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000aca:	bf18      	it	ne
 8000acc:	4240      	negne	r0, r0
 8000ace:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ad6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ada:	bf18      	it	ne
 8000adc:	4249      	negne	r1, r1
 8000ade:	ea92 0f03 	teq	r2, r3
 8000ae2:	d03f      	beq.n	8000b64 <__addsf3+0xd8>
 8000ae4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ae8:	fa41 fc03 	asr.w	ip, r1, r3
 8000aec:	eb10 000c 	adds.w	r0, r0, ip
 8000af0:	f1c3 0320 	rsb	r3, r3, #32
 8000af4:	fa01 f103 	lsl.w	r1, r1, r3
 8000af8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000afc:	d502      	bpl.n	8000b04 <__addsf3+0x78>
 8000afe:	4249      	negs	r1, r1
 8000b00:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b04:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b08:	d313      	bcc.n	8000b32 <__addsf3+0xa6>
 8000b0a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b0e:	d306      	bcc.n	8000b1e <__addsf3+0x92>
 8000b10:	0840      	lsrs	r0, r0, #1
 8000b12:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b16:	f102 0201 	add.w	r2, r2, #1
 8000b1a:	2afe      	cmp	r2, #254	; 0xfe
 8000b1c:	d251      	bcs.n	8000bc2 <__addsf3+0x136>
 8000b1e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b22:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b26:	bf08      	it	eq
 8000b28:	f020 0001 	biceq.w	r0, r0, #1
 8000b2c:	ea40 0003 	orr.w	r0, r0, r3
 8000b30:	4770      	bx	lr
 8000b32:	0049      	lsls	r1, r1, #1
 8000b34:	eb40 0000 	adc.w	r0, r0, r0
 8000b38:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b3c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b40:	d1ed      	bne.n	8000b1e <__addsf3+0x92>
 8000b42:	fab0 fc80 	clz	ip, r0
 8000b46:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b4a:	ebb2 020c 	subs.w	r2, r2, ip
 8000b4e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b52:	bfaa      	itet	ge
 8000b54:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b58:	4252      	neglt	r2, r2
 8000b5a:	4318      	orrge	r0, r3
 8000b5c:	bfbc      	itt	lt
 8000b5e:	40d0      	lsrlt	r0, r2
 8000b60:	4318      	orrlt	r0, r3
 8000b62:	4770      	bx	lr
 8000b64:	f092 0f00 	teq	r2, #0
 8000b68:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b6c:	bf06      	itte	eq
 8000b6e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b72:	3201      	addeq	r2, #1
 8000b74:	3b01      	subne	r3, #1
 8000b76:	e7b5      	b.n	8000ae4 <__addsf3+0x58>
 8000b78:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b7c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b80:	bf18      	it	ne
 8000b82:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b86:	d021      	beq.n	8000bcc <__addsf3+0x140>
 8000b88:	ea92 0f03 	teq	r2, r3
 8000b8c:	d004      	beq.n	8000b98 <__addsf3+0x10c>
 8000b8e:	f092 0f00 	teq	r2, #0
 8000b92:	bf08      	it	eq
 8000b94:	4608      	moveq	r0, r1
 8000b96:	4770      	bx	lr
 8000b98:	ea90 0f01 	teq	r0, r1
 8000b9c:	bf1c      	itt	ne
 8000b9e:	2000      	movne	r0, #0
 8000ba0:	4770      	bxne	lr
 8000ba2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ba6:	d104      	bne.n	8000bb2 <__addsf3+0x126>
 8000ba8:	0040      	lsls	r0, r0, #1
 8000baa:	bf28      	it	cs
 8000bac:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb0:	4770      	bx	lr
 8000bb2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bb6:	bf3c      	itt	cc
 8000bb8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bbc:	4770      	bxcc	lr
 8000bbe:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bc2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bc6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bca:	4770      	bx	lr
 8000bcc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd0:	bf16      	itet	ne
 8000bd2:	4608      	movne	r0, r1
 8000bd4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bd8:	4601      	movne	r1, r0
 8000bda:	0242      	lsls	r2, r0, #9
 8000bdc:	bf06      	itte	eq
 8000bde:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000be2:	ea90 0f01 	teqeq	r0, r1
 8000be6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bea:	4770      	bx	lr

08000bec <__aeabi_ui2f>:
 8000bec:	f04f 0300 	mov.w	r3, #0
 8000bf0:	e004      	b.n	8000bfc <__aeabi_i2f+0x8>
 8000bf2:	bf00      	nop

08000bf4 <__aeabi_i2f>:
 8000bf4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000bf8:	bf48      	it	mi
 8000bfa:	4240      	negmi	r0, r0
 8000bfc:	ea5f 0c00 	movs.w	ip, r0
 8000c00:	bf08      	it	eq
 8000c02:	4770      	bxeq	lr
 8000c04:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c08:	4601      	mov	r1, r0
 8000c0a:	f04f 0000 	mov.w	r0, #0
 8000c0e:	e01c      	b.n	8000c4a <__aeabi_l2f+0x2a>

08000c10 <__aeabi_ul2f>:
 8000c10:	ea50 0201 	orrs.w	r2, r0, r1
 8000c14:	bf08      	it	eq
 8000c16:	4770      	bxeq	lr
 8000c18:	f04f 0300 	mov.w	r3, #0
 8000c1c:	e00a      	b.n	8000c34 <__aeabi_l2f+0x14>
 8000c1e:	bf00      	nop

08000c20 <__aeabi_l2f>:
 8000c20:	ea50 0201 	orrs.w	r2, r0, r1
 8000c24:	bf08      	it	eq
 8000c26:	4770      	bxeq	lr
 8000c28:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c2c:	d502      	bpl.n	8000c34 <__aeabi_l2f+0x14>
 8000c2e:	4240      	negs	r0, r0
 8000c30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c34:	ea5f 0c01 	movs.w	ip, r1
 8000c38:	bf02      	ittt	eq
 8000c3a:	4684      	moveq	ip, r0
 8000c3c:	4601      	moveq	r1, r0
 8000c3e:	2000      	moveq	r0, #0
 8000c40:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c44:	bf08      	it	eq
 8000c46:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c4a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c4e:	fabc f28c 	clz	r2, ip
 8000c52:	3a08      	subs	r2, #8
 8000c54:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c58:	db10      	blt.n	8000c7c <__aeabi_l2f+0x5c>
 8000c5a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c5e:	4463      	add	r3, ip
 8000c60:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c64:	f1c2 0220 	rsb	r2, r2, #32
 8000c68:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c6c:	fa20 f202 	lsr.w	r2, r0, r2
 8000c70:	eb43 0002 	adc.w	r0, r3, r2
 8000c74:	bf08      	it	eq
 8000c76:	f020 0001 	biceq.w	r0, r0, #1
 8000c7a:	4770      	bx	lr
 8000c7c:	f102 0220 	add.w	r2, r2, #32
 8000c80:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c84:	f1c2 0220 	rsb	r2, r2, #32
 8000c88:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c8c:	fa21 f202 	lsr.w	r2, r1, r2
 8000c90:	eb43 0002 	adc.w	r0, r3, r2
 8000c94:	bf08      	it	eq
 8000c96:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c9a:	4770      	bx	lr

08000c9c <__aeabi_uldivmod>:
 8000c9c:	b953      	cbnz	r3, 8000cb4 <__aeabi_uldivmod+0x18>
 8000c9e:	b94a      	cbnz	r2, 8000cb4 <__aeabi_uldivmod+0x18>
 8000ca0:	2900      	cmp	r1, #0
 8000ca2:	bf08      	it	eq
 8000ca4:	2800      	cmpeq	r0, #0
 8000ca6:	bf1c      	itt	ne
 8000ca8:	f04f 31ff 	movne.w	r1, #4294967295
 8000cac:	f04f 30ff 	movne.w	r0, #4294967295
 8000cb0:	f000 b982 	b.w	8000fb8 <__aeabi_idiv0>
 8000cb4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cbc:	f000 f806 	bl	8000ccc <__udivmoddi4>
 8000cc0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc8:	b004      	add	sp, #16
 8000cca:	4770      	bx	lr

08000ccc <__udivmoddi4>:
 8000ccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000cd0:	468c      	mov	ip, r1
 8000cd2:	460c      	mov	r4, r1
 8000cd4:	4605      	mov	r5, r0
 8000cd6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d14f      	bne.n	8000d7c <__udivmoddi4+0xb0>
 8000cdc:	428a      	cmp	r2, r1
 8000cde:	4617      	mov	r7, r2
 8000ce0:	d96b      	bls.n	8000dba <__udivmoddi4+0xee>
 8000ce2:	fab2 fe82 	clz	lr, r2
 8000ce6:	f1be 0f00 	cmp.w	lr, #0
 8000cea:	d00b      	beq.n	8000d04 <__udivmoddi4+0x38>
 8000cec:	f1ce 0520 	rsb	r5, lr, #32
 8000cf0:	fa20 f505 	lsr.w	r5, r0, r5
 8000cf4:	fa01 f30e 	lsl.w	r3, r1, lr
 8000cf8:	ea45 0c03 	orr.w	ip, r5, r3
 8000cfc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000d00:	fa00 f50e 	lsl.w	r5, r0, lr
 8000d04:	0c39      	lsrs	r1, r7, #16
 8000d06:	fbbc f0f1 	udiv	r0, ip, r1
 8000d0a:	b2ba      	uxth	r2, r7
 8000d0c:	fb01 c310 	mls	r3, r1, r0, ip
 8000d10:	fb00 f802 	mul.w	r8, r0, r2
 8000d14:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 8000d18:	ea4c 4403 	orr.w	r4, ip, r3, lsl #16
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	d909      	bls.n	8000d34 <__udivmoddi4+0x68>
 8000d20:	19e4      	adds	r4, r4, r7
 8000d22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d26:	f080 8128 	bcs.w	8000f7a <__udivmoddi4+0x2ae>
 8000d2a:	45a0      	cmp	r8, r4
 8000d2c:	f240 8125 	bls.w	8000f7a <__udivmoddi4+0x2ae>
 8000d30:	3802      	subs	r0, #2
 8000d32:	443c      	add	r4, r7
 8000d34:	ebc8 0404 	rsb	r4, r8, r4
 8000d38:	fbb4 f3f1 	udiv	r3, r4, r1
 8000d3c:	fb01 4c13 	mls	ip, r1, r3, r4
 8000d40:	fb03 f202 	mul.w	r2, r3, r2
 8000d44:	b2ac      	uxth	r4, r5
 8000d46:	ea44 410c 	orr.w	r1, r4, ip, lsl #16
 8000d4a:	428a      	cmp	r2, r1
 8000d4c:	d909      	bls.n	8000d62 <__udivmoddi4+0x96>
 8000d4e:	19c9      	adds	r1, r1, r7
 8000d50:	f103 34ff 	add.w	r4, r3, #4294967295
 8000d54:	f080 810f 	bcs.w	8000f76 <__udivmoddi4+0x2aa>
 8000d58:	428a      	cmp	r2, r1
 8000d5a:	f240 810c 	bls.w	8000f76 <__udivmoddi4+0x2aa>
 8000d5e:	3b02      	subs	r3, #2
 8000d60:	4439      	add	r1, r7
 8000d62:	1a8a      	subs	r2, r1, r2
 8000d64:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d68:	2100      	movs	r1, #0
 8000d6a:	2e00      	cmp	r6, #0
 8000d6c:	d063      	beq.n	8000e36 <__udivmoddi4+0x16a>
 8000d6e:	fa22 f20e 	lsr.w	r2, r2, lr
 8000d72:	2300      	movs	r3, #0
 8000d74:	e886 000c 	stmia.w	r6, {r2, r3}
 8000d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d7c:	428b      	cmp	r3, r1
 8000d7e:	d907      	bls.n	8000d90 <__udivmoddi4+0xc4>
 8000d80:	2e00      	cmp	r6, #0
 8000d82:	d056      	beq.n	8000e32 <__udivmoddi4+0x166>
 8000d84:	2100      	movs	r1, #0
 8000d86:	e886 0011 	stmia.w	r6, {r0, r4}
 8000d8a:	4608      	mov	r0, r1
 8000d8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d90:	fab3 f183 	clz	r1, r3
 8000d94:	2900      	cmp	r1, #0
 8000d96:	f040 8093 	bne.w	8000ec0 <__udivmoddi4+0x1f4>
 8000d9a:	42a3      	cmp	r3, r4
 8000d9c:	d302      	bcc.n	8000da4 <__udivmoddi4+0xd8>
 8000d9e:	4282      	cmp	r2, r0
 8000da0:	f200 80fe 	bhi.w	8000fa0 <__udivmoddi4+0x2d4>
 8000da4:	1a85      	subs	r5, r0, r2
 8000da6:	eb64 0303 	sbc.w	r3, r4, r3
 8000daa:	469c      	mov	ip, r3
 8000dac:	2001      	movs	r0, #1
 8000dae:	2e00      	cmp	r6, #0
 8000db0:	d041      	beq.n	8000e36 <__udivmoddi4+0x16a>
 8000db2:	e886 1020 	stmia.w	r6, {r5, ip}
 8000db6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000dba:	b912      	cbnz	r2, 8000dc2 <__udivmoddi4+0xf6>
 8000dbc:	2701      	movs	r7, #1
 8000dbe:	fbb7 f7f2 	udiv	r7, r7, r2
 8000dc2:	fab7 fe87 	clz	lr, r7
 8000dc6:	f1be 0f00 	cmp.w	lr, #0
 8000dca:	d136      	bne.n	8000e3a <__udivmoddi4+0x16e>
 8000dcc:	1be4      	subs	r4, r4, r7
 8000dce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000dd2:	fa1f f987 	uxth.w	r9, r7
 8000dd6:	2101      	movs	r1, #1
 8000dd8:	fbb4 f3f8 	udiv	r3, r4, r8
 8000ddc:	fb08 4413 	mls	r4, r8, r3, r4
 8000de0:	fb09 f203 	mul.w	r2, r9, r3
 8000de4:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 8000de8:	ea4c 4404 	orr.w	r4, ip, r4, lsl #16
 8000dec:	42a2      	cmp	r2, r4
 8000dee:	d907      	bls.n	8000e00 <__udivmoddi4+0x134>
 8000df0:	19e4      	adds	r4, r4, r7
 8000df2:	f103 30ff 	add.w	r0, r3, #4294967295
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x132>
 8000df8:	42a2      	cmp	r2, r4
 8000dfa:	f200 80d3 	bhi.w	8000fa4 <__udivmoddi4+0x2d8>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	1aa4      	subs	r4, r4, r2
 8000e02:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e06:	fb08 4810 	mls	r8, r8, r0, r4
 8000e0a:	fb09 f900 	mul.w	r9, r9, r0
 8000e0e:	b2ac      	uxth	r4, r5
 8000e10:	ea44 4208 	orr.w	r2, r4, r8, lsl #16
 8000e14:	4591      	cmp	r9, r2
 8000e16:	d907      	bls.n	8000e28 <__udivmoddi4+0x15c>
 8000e18:	19d2      	adds	r2, r2, r7
 8000e1a:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e1e:	d202      	bcs.n	8000e26 <__udivmoddi4+0x15a>
 8000e20:	4591      	cmp	r9, r2
 8000e22:	f200 80ba 	bhi.w	8000f9a <__udivmoddi4+0x2ce>
 8000e26:	4620      	mov	r0, r4
 8000e28:	ebc9 0202 	rsb	r2, r9, r2
 8000e2c:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e30:	e79b      	b.n	8000d6a <__udivmoddi4+0x9e>
 8000e32:	4631      	mov	r1, r6
 8000e34:	4630      	mov	r0, r6
 8000e36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000e3a:	fa07 f70e 	lsl.w	r7, r7, lr
 8000e3e:	f1ce 0c20 	rsb	ip, lr, #32
 8000e42:	fa24 f30c 	lsr.w	r3, r4, ip
 8000e46:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000e4a:	fbb3 faf8 	udiv	sl, r3, r8
 8000e4e:	fa1f f987 	uxth.w	r9, r7
 8000e52:	fb08 351a 	mls	r5, r8, sl, r3
 8000e56:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000e5a:	fa04 f40e 	lsl.w	r4, r4, lr
 8000e5e:	fb0a fb09 	mul.w	fp, sl, r9
 8000e62:	ea4c 0c04 	orr.w	ip, ip, r4
 8000e66:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000e6a:	ea42 4305 	orr.w	r3, r2, r5, lsl #16
 8000e6e:	459b      	cmp	fp, r3
 8000e70:	fa00 f50e 	lsl.w	r5, r0, lr
 8000e74:	d90a      	bls.n	8000e8c <__udivmoddi4+0x1c0>
 8000e76:	19db      	adds	r3, r3, r7
 8000e78:	f10a 32ff 	add.w	r2, sl, #4294967295
 8000e7c:	f080 808b 	bcs.w	8000f96 <__udivmoddi4+0x2ca>
 8000e80:	459b      	cmp	fp, r3
 8000e82:	f240 8088 	bls.w	8000f96 <__udivmoddi4+0x2ca>
 8000e86:	f1aa 0a02 	sub.w	sl, sl, #2
 8000e8a:	443b      	add	r3, r7
 8000e8c:	ebcb 0303 	rsb	r3, fp, r3
 8000e90:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e94:	fb08 3310 	mls	r3, r8, r0, r3
 8000e98:	fb00 f409 	mul.w	r4, r0, r9
 8000e9c:	fa1f fc8c 	uxth.w	ip, ip
 8000ea0:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x1ec>
 8000ea8:	19db      	adds	r3, r3, r7
 8000eaa:	f100 32ff 	add.w	r2, r0, #4294967295
 8000eae:	d26e      	bcs.n	8000f8e <__udivmoddi4+0x2c2>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	d96c      	bls.n	8000f8e <__udivmoddi4+0x2c2>
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	443b      	add	r3, r7
 8000eb8:	1b1c      	subs	r4, r3, r4
 8000eba:	ea40 410a 	orr.w	r1, r0, sl, lsl #16
 8000ebe:	e78b      	b.n	8000dd8 <__udivmoddi4+0x10c>
 8000ec0:	f1c1 0e20 	rsb	lr, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 fc0e 	lsr.w	ip, r2, lr
 8000eca:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ece:	fa24 f70e 	lsr.w	r7, r4, lr
 8000ed2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ed6:	fbb7 faf9 	udiv	sl, r7, r9
 8000eda:	fa1f f38c 	uxth.w	r3, ip
 8000ede:	fb09 771a 	mls	r7, r9, sl, r7
 8000ee2:	fa20 f80e 	lsr.w	r8, r0, lr
 8000ee6:	408c      	lsls	r4, r1
 8000ee8:	fb0a f503 	mul.w	r5, sl, r3
 8000eec:	ea48 0404 	orr.w	r4, r8, r4
 8000ef0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8000ef4:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
 8000ef8:	42bd      	cmp	r5, r7
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	fa00 fb01 	lsl.w	fp, r0, r1
 8000f02:	d909      	bls.n	8000f18 <__udivmoddi4+0x24c>
 8000f04:	eb17 070c 	adds.w	r7, r7, ip
 8000f08:	f10a 30ff 	add.w	r0, sl, #4294967295
 8000f0c:	d241      	bcs.n	8000f92 <__udivmoddi4+0x2c6>
 8000f0e:	42bd      	cmp	r5, r7
 8000f10:	d93f      	bls.n	8000f92 <__udivmoddi4+0x2c6>
 8000f12:	f1aa 0a02 	sub.w	sl, sl, #2
 8000f16:	4467      	add	r7, ip
 8000f18:	1b7f      	subs	r7, r7, r5
 8000f1a:	fbb7 f5f9 	udiv	r5, r7, r9
 8000f1e:	fb09 7715 	mls	r7, r9, r5, r7
 8000f22:	fb05 f303 	mul.w	r3, r5, r3
 8000f26:	b2a4      	uxth	r4, r4
 8000f28:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 8000f2c:	42bb      	cmp	r3, r7
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x276>
 8000f30:	eb17 070c 	adds.w	r7, r7, ip
 8000f34:	f105 30ff 	add.w	r0, r5, #4294967295
 8000f38:	d227      	bcs.n	8000f8a <__udivmoddi4+0x2be>
 8000f3a:	42bb      	cmp	r3, r7
 8000f3c:	d925      	bls.n	8000f8a <__udivmoddi4+0x2be>
 8000f3e:	3d02      	subs	r5, #2
 8000f40:	4467      	add	r7, ip
 8000f42:	ea45 400a 	orr.w	r0, r5, sl, lsl #16
 8000f46:	fba0 8902 	umull	r8, r9, r0, r2
 8000f4a:	1aff      	subs	r7, r7, r3
 8000f4c:	454f      	cmp	r7, r9
 8000f4e:	4645      	mov	r5, r8
 8000f50:	464c      	mov	r4, r9
 8000f52:	d314      	bcc.n	8000f7e <__udivmoddi4+0x2b2>
 8000f54:	d029      	beq.n	8000faa <__udivmoddi4+0x2de>
 8000f56:	b366      	cbz	r6, 8000fb2 <__udivmoddi4+0x2e6>
 8000f58:	ebbb 0305 	subs.w	r3, fp, r5
 8000f5c:	eb67 0704 	sbc.w	r7, r7, r4
 8000f60:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000f64:	40cb      	lsrs	r3, r1
 8000f66:	40cf      	lsrs	r7, r1
 8000f68:	ea4e 0303 	orr.w	r3, lr, r3
 8000f6c:	e886 0088 	stmia.w	r6, {r3, r7}
 8000f70:	2100      	movs	r1, #0
 8000f72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000f76:	4623      	mov	r3, r4
 8000f78:	e6f3      	b.n	8000d62 <__udivmoddi4+0x96>
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	e6da      	b.n	8000d34 <__udivmoddi4+0x68>
 8000f7e:	ebb8 0502 	subs.w	r5, r8, r2
 8000f82:	eb69 040c 	sbc.w	r4, r9, ip
 8000f86:	3801      	subs	r0, #1
 8000f88:	e7e5      	b.n	8000f56 <__udivmoddi4+0x28a>
 8000f8a:	4605      	mov	r5, r0
 8000f8c:	e7d9      	b.n	8000f42 <__udivmoddi4+0x276>
 8000f8e:	4610      	mov	r0, r2
 8000f90:	e792      	b.n	8000eb8 <__udivmoddi4+0x1ec>
 8000f92:	4682      	mov	sl, r0
 8000f94:	e7c0      	b.n	8000f18 <__udivmoddi4+0x24c>
 8000f96:	4692      	mov	sl, r2
 8000f98:	e778      	b.n	8000e8c <__udivmoddi4+0x1c0>
 8000f9a:	3802      	subs	r0, #2
 8000f9c:	443a      	add	r2, r7
 8000f9e:	e743      	b.n	8000e28 <__udivmoddi4+0x15c>
 8000fa0:	4608      	mov	r0, r1
 8000fa2:	e704      	b.n	8000dae <__udivmoddi4+0xe2>
 8000fa4:	3b02      	subs	r3, #2
 8000fa6:	443c      	add	r4, r7
 8000fa8:	e72a      	b.n	8000e00 <__udivmoddi4+0x134>
 8000faa:	45c3      	cmp	fp, r8
 8000fac:	d3e7      	bcc.n	8000f7e <__udivmoddi4+0x2b2>
 8000fae:	463c      	mov	r4, r7
 8000fb0:	e7d1      	b.n	8000f56 <__udivmoddi4+0x28a>
 8000fb2:	4631      	mov	r1, r6
 8000fb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000fb8 <__aeabi_idiv0>:
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop

08000fbc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000fbc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000fbe:	e003      	b.n	8000fc8 <LoopCopyDataInit>

08000fc0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000fc0:	4b0b      	ldr	r3, [pc, #44]	; (8000ff0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000fc2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000fc4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000fc6:	3104      	adds	r1, #4

08000fc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000fc8:	480a      	ldr	r0, [pc, #40]	; (8000ff4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000fca:	4b0b      	ldr	r3, [pc, #44]	; (8000ff8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000fcc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000fce:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000fd0:	d3f6      	bcc.n	8000fc0 <CopyDataInit>
  ldr r2, =_sbss
 8000fd2:	4a0a      	ldr	r2, [pc, #40]	; (8000ffc <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000fd4:	e002      	b.n	8000fdc <LoopFillZerobss>

08000fd6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000fd6:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000fd8:	f842 3b04 	str.w	r3, [r2], #4

08000fdc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000fdc:	4b08      	ldr	r3, [pc, #32]	; (8001000 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000fde:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000fe0:	d3f9      	bcc.n	8000fd6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000fe2:	f000 f811 	bl	8001008 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000fe6:	f002 fa83 	bl	80034f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000fea:	f001 ff1d 	bl	8002e28 <main>
  bx lr
 8000fee:	4770      	bx	lr
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 8000ff0:	08006960 	.word	0x08006960
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 8000ff4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000ff8:	20000544 	.word	0x20000544
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 8000ffc:	20000544 	.word	0x20000544
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 8001000:	2000072c 	.word	0x2000072c

08001004 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001004:	e7fe      	b.n	8001004 <CAN1_RX1_IRQHandler>
	...

08001008 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001008:	4b0f      	ldr	r3, [pc, #60]	; (8001048 <SystemInit+0x40>)
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	f042 0201 	orr.w	r2, r2, #1
 8001010:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8001012:	6859      	ldr	r1, [r3, #4]
 8001014:	4a0d      	ldr	r2, [pc, #52]	; (800104c <SystemInit+0x44>)
 8001016:	400a      	ands	r2, r1
 8001018:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800101a:	681a      	ldr	r2, [r3, #0]
 800101c:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001020:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001024:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001026:	681a      	ldr	r2, [r3, #0]
 8001028:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800102c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 800102e:	685a      	ldr	r2, [r3, #4]
 8001030:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001034:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8001036:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800103a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800103c:	4b04      	ldr	r3, [pc, #16]	; (8001050 <SystemInit+0x48>)
 800103e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001042:	609a      	str	r2, [r3, #8]
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop
 8001048:	40021000 	.word	0x40021000
 800104c:	f8ff0000 	.word	0xf8ff0000
 8001050:	e000ed00 	.word	0xe000ed00

08001054 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001054:	b510      	push	{r4, lr}
 8001056:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001058:	f001 f95e 	bl	8002318 <HAL_RCC_GetHCLKFreq>
 800105c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001060:	fbb0 f0f3 	udiv	r0, r0, r3
 8001064:	f000 fb7a 	bl	800175c <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8001068:	2200      	movs	r2, #0
 800106a:	4621      	mov	r1, r4
 800106c:	f04f 30ff 	mov.w	r0, #4294967295
 8001070:	f000 fb34 	bl	80016dc <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8001074:	2000      	movs	r0, #0
 8001076:	bd10      	pop	{r4, pc}

08001078 <HAL_Init>:
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001078:	4a07      	ldr	r2, [pc, #28]	; (8001098 <HAL_Init+0x20>)
  *        In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800107a:	b508      	push	{r3, lr}
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800107c:	6813      	ldr	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800107e:	2003      	movs	r0, #3
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001080:	f043 0310 	orr.w	r3, r3, #16
 8001084:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001086:	f000 fb17 	bl	80016b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800108a:	2000      	movs	r0, #0
 800108c:	f7ff ffe2 	bl	8001054 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001090:	f001 fffe 	bl	8003090 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8001094:	2000      	movs	r0, #0
 8001096:	bd08      	pop	{r3, pc}
 8001098:	40022000 	.word	0x40022000

0800109c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800109c:	4a02      	ldr	r2, [pc, #8]	; (80010a8 <HAL_IncTick+0xc>)
 800109e:	6813      	ldr	r3, [r2, #0]
 80010a0:	3301      	adds	r3, #1
 80010a2:	6013      	str	r3, [r2, #0]
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	20000560 	.word	0x20000560

080010ac <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80010ac:	4b01      	ldr	r3, [pc, #4]	; (80010b4 <HAL_GetTick+0x8>)
 80010ae:	6818      	ldr	r0, [r3, #0]
}
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop
 80010b4:	20000560 	.word	0x20000560

080010b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80010b8:	b513      	push	{r0, r1, r4, lr}
 80010ba:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0;
  tickstart = HAL_GetTick();
 80010bc:	f7ff fff6 	bl	80010ac <HAL_GetTick>
 80010c0:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 80010c2:	f7ff fff3 	bl	80010ac <HAL_GetTick>
 80010c6:	9b01      	ldr	r3, [sp, #4]
 80010c8:	1b00      	subs	r0, r0, r4
 80010ca:	4298      	cmp	r0, r3
 80010cc:	d3f9      	bcc.n	80010c2 <HAL_Delay+0xa>
  {
  }
}
 80010ce:	b002      	add	sp, #8
 80010d0:	bd10      	pop	{r4, pc}

080010d2 <HAL_ADC_ConvCpltCallback>:
 80010d2:	4770      	bx	lr

080010d4 <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80010d4:	6a43      	ldr	r3, [r0, #36]	; 0x24
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80010d6:	b510      	push	{r4, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80010d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80010da:	f012 0f50 	tst.w	r2, #80	; 0x50
 80010de:	d11b      	bne.n	8001118 <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80010e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80010e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80010e6:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80010e8:	681a      	ldr	r2, [r3, #0]
 80010ea:	6892      	ldr	r2, [r2, #8]
 80010ec:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 80010f0:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 80010f4:	d10c      	bne.n	8001110 <ADC_DMAConvCplt+0x3c>
 80010f6:	68da      	ldr	r2, [r3, #12]
 80010f8:	b952      	cbnz	r2, 8001110 <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80010fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80010fc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001100:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001102:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001104:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001106:	bf5e      	ittt	pl
 8001108:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
 800110a:	f042 0201 	orrpl.w	r2, r2, #1
 800110e:	629a      	strpl	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff ffde 	bl	80010d2 <HAL_ADC_ConvCpltCallback>
 8001116:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001118:	6a1b      	ldr	r3, [r3, #32]
  }
}
 800111a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_ADC_ConvCpltCallback(hadc); 
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800111e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001120:	4718      	bx	r3

08001122 <HAL_ADC_ConvHalfCpltCallback>:
 8001122:	4770      	bx	lr

08001124 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001124:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8001126:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001128:	f7ff fffb 	bl	8001122 <HAL_ADC_ConvHalfCpltCallback>
 800112c:	bd08      	pop	{r3, pc}

0800112e <HAL_ADC_LevelOutOfWindowCallback>:
 800112e:	4770      	bx	lr

08001130 <HAL_ADC_IRQHandler>:
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8001130:	6803      	ldr	r3, [r0, #0]
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001132:	b510      	push	{r4, lr}
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8001134:	685a      	ldr	r2, [r3, #4]
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001136:	4604      	mov	r4, r0
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8001138:	0690      	lsls	r0, r2, #26
 800113a:	d527      	bpl.n	800118c <HAL_ADC_IRQHandler+0x5c>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 800113c:	681a      	ldr	r2, [r3, #0]
 800113e:	0791      	lsls	r1, r2, #30
 8001140:	d524      	bpl.n	800118c <HAL_ADC_IRQHandler+0x5c>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001142:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001144:	06d2      	lsls	r2, r2, #27
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001146:	bf5e      	ittt	pl
 8001148:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 800114a:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 800114e:	62a2      	strpl	r2, [r4, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001150:	689a      	ldr	r2, [r3, #8]
 8001152:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8001156:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 800115a:	d110      	bne.n	800117e <HAL_ADC_IRQHandler+0x4e>
 800115c:	68e2      	ldr	r2, [r4, #12]
 800115e:	b972      	cbnz	r2, 800117e <HAL_ADC_IRQHandler+0x4e>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001160:	685a      	ldr	r2, [r3, #4]
 8001162:	f022 0220 	bic.w	r2, r2, #32
 8001166:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001168:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800116a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800116e:	62a3      	str	r3, [r4, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001170:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001172:	04db      	lsls	r3, r3, #19
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001174:	bf5e      	ittt	pl
 8001176:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 8001178:	f043 0301 	orrpl.w	r3, r3, #1
 800117c:	62a3      	strpl	r3, [r4, #40]	; 0x28
        }
      }

      /* Conversion complete callback */
      HAL_ADC_ConvCpltCallback(hadc);
 800117e:	4620      	mov	r0, r4
 8001180:	f7ff ffa7 	bl	80010d2 <HAL_ADC_ConvCpltCallback>
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001184:	6823      	ldr	r3, [r4, #0]
 8001186:	f06f 0212 	mvn.w	r2, #18
 800118a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 800118c:	6823      	ldr	r3, [r4, #0]
 800118e:	685a      	ldr	r2, [r3, #4]
 8001190:	0610      	lsls	r0, r2, #24
 8001192:	d530      	bpl.n	80011f6 <HAL_ADC_IRQHandler+0xc6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8001194:	681a      	ldr	r2, [r3, #0]
 8001196:	0751      	lsls	r1, r2, #29
 8001198:	d52d      	bpl.n	80011f6 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800119a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800119c:	06d2      	lsls	r2, r2, #27
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800119e:	bf5e      	ittt	pl
 80011a0:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 80011a2:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 80011a6:	62a2      	strpl	r2, [r4, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80011a8:	689a      	ldr	r2, [r3, #8]
 80011aa:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
 80011ae:	f5b2 4fe0 	cmp.w	r2, #28672	; 0x7000
 80011b2:	d00a      	beq.n	80011ca <HAL_ADC_IRQHandler+0x9a>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80011b4:	685a      	ldr	r2, [r3, #4]
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80011b6:	0550      	lsls	r0, r2, #21
 80011b8:	d416      	bmi.n	80011e8 <HAL_ADC_IRQHandler+0xb8>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80011ba:	689a      	ldr	r2, [r3, #8]
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80011bc:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 80011c0:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 80011c4:	d110      	bne.n	80011e8 <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80011c6:	68e2      	ldr	r2, [r4, #12]
 80011c8:	b972      	cbnz	r2, 80011e8 <HAL_ADC_IRQHandler+0xb8>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80011ca:	685a      	ldr	r2, [r3, #4]
 80011cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80011d0:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80011d2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80011d4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80011d8:	62a3      	str	r3, [r4, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80011da:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80011dc:	05d9      	lsls	r1, r3, #23
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80011de:	bf5e      	ittt	pl
 80011e0:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 80011e2:	f043 0301 	orrpl.w	r3, r3, #1
 80011e6:	62a3      	strpl	r3, [r4, #40]	; 0x28
        }
      }

      /* Conversion complete callback */ 
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80011e8:	4620      	mov	r0, r4
 80011ea:	f000 fa63 	bl	80016b4 <HAL_ADCEx_InjectedConvCpltCallback>
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80011ee:	6823      	ldr	r3, [r4, #0]
 80011f0:	f06f 020c 	mvn.w	r2, #12
 80011f4:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 80011f6:	6823      	ldr	r3, [r4, #0]
 80011f8:	685a      	ldr	r2, [r3, #4]
 80011fa:	0652      	lsls	r2, r2, #25
 80011fc:	d50d      	bpl.n	800121a <HAL_ADC_IRQHandler+0xea>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	07db      	lsls	r3, r3, #31
 8001202:	d50a      	bpl.n	800121a <HAL_ADC_IRQHandler+0xea>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001204:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      
      /* Level out of window callback */ 
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001206:	4620      	mov	r0, r4
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001208:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800120c:	62a3      	str	r3, [r4, #40]	; 0x28
      
      /* Level out of window callback */ 
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800120e:	f7ff ff8e 	bl	800112e <HAL_ADC_LevelOutOfWindowCallback>
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001212:	6823      	ldr	r3, [r4, #0]
 8001214:	f06f 0201 	mvn.w	r2, #1
 8001218:	601a      	str	r2, [r3, #0]
 800121a:	bd10      	pop	{r4, pc}

0800121c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800121c:	4770      	bx	lr

0800121e <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800121e:	6a40      	ldr	r0, [r0, #36]	; 0x24
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001220:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001222:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001224:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001228:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800122a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800122c:	f043 0304 	orr.w	r3, r3, #4
 8001230:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8001232:	f7ff fff3 	bl	800121c <HAL_ADC_ErrorCallback>
 8001236:	bd08      	pop	{r3, pc}

08001238 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001238:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0;
 800123a:	2300      	movs	r3, #0
 800123c:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800123e:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8001242:	2b01      	cmp	r3, #1
 8001244:	f000 80ae 	beq.w	80013a4 <HAL_ADC_ConfigChannel+0x16c>
 8001248:	2301      	movs	r3, #1
 800124a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 800124e:	684b      	ldr	r3, [r1, #4]
 8001250:	6804      	ldr	r4, [r0, #0]
 8001252:	2b06      	cmp	r3, #6
 8001254:	680d      	ldr	r5, [r1, #0]
 8001256:	d818      	bhi.n	800128a <HAL_ADC_ConfigChannel+0x52>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001258:	6b67      	ldr	r7, [r4, #52]	; 0x34
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800125a:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 800125e:	fa92 f6a2 	rbit	r6, r2
 8001262:	fab6 f686 	clz	r6, r6
 8001266:	3b01      	subs	r3, #1
 8001268:	fa92 f2a2 	rbit	r2, r2
 800126c:	fab2 f282 	clz	r2, r2
 8001270:	435e      	muls	r6, r3
 8001272:	4353      	muls	r3, r2
 8001274:	f04f 0e1f 	mov.w	lr, #31
 8001278:	fa0e f606 	lsl.w	r6, lr, r6
 800127c:	ea27 0606 	bic.w	r6, r7, r6
 8001280:	fa05 f303 	lsl.w	r3, r5, r3
 8001284:	4333      	orrs	r3, r6
 8001286:	6363      	str	r3, [r4, #52]	; 0x34
 8001288:	e030      	b.n	80012ec <HAL_ADC_ConfigChannel+0xb4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800128a:	2b0c      	cmp	r3, #12
 800128c:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 8001290:	d816      	bhi.n	80012c0 <HAL_ADC_ConfigChannel+0x88>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001292:	6b27      	ldr	r7, [r4, #48]	; 0x30
 8001294:	fa92 f6a2 	rbit	r6, r2
 8001298:	fab6 f686 	clz	r6, r6
 800129c:	3b07      	subs	r3, #7
 800129e:	fa92 f2a2 	rbit	r2, r2
 80012a2:	fab2 f282 	clz	r2, r2
 80012a6:	435e      	muls	r6, r3
 80012a8:	435a      	muls	r2, r3
 80012aa:	f04f 0e1f 	mov.w	lr, #31
 80012ae:	fa0e f606 	lsl.w	r6, lr, r6
 80012b2:	ea27 0606 	bic.w	r6, r7, r6
 80012b6:	fa05 f202 	lsl.w	r2, r5, r2
 80012ba:	4332      	orrs	r2, r6
 80012bc:	6322      	str	r2, [r4, #48]	; 0x30
 80012be:	e015      	b.n	80012ec <HAL_ADC_ConfigChannel+0xb4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80012c0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80012c2:	fa92 f6a2 	rbit	r6, r2
 80012c6:	fab6 f686 	clz	r6, r6
 80012ca:	3b0d      	subs	r3, #13
 80012cc:	fa92 f2a2 	rbit	r2, r2
 80012d0:	fab2 f282 	clz	r2, r2
 80012d4:	435e      	muls	r6, r3
 80012d6:	4353      	muls	r3, r2
 80012d8:	f04f 0e1f 	mov.w	lr, #31
 80012dc:	fa0e f606 	lsl.w	r6, lr, r6
 80012e0:	ea27 0606 	bic.w	r6, r7, r6
 80012e4:	fa05 f303 	lsl.w	r3, r5, r3
 80012e8:	4333      	orrs	r3, r6
 80012ea:	62e3      	str	r3, [r4, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80012ec:	2d09      	cmp	r5, #9
 80012ee:	f04f 0338 	mov.w	r3, #56	; 0x38
 80012f2:	688e      	ldr	r6, [r1, #8]
 80012f4:	d918      	bls.n	8001328 <HAL_ADC_ConfigChannel+0xf0>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80012f6:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 80012fa:	fa93 f7a3 	rbit	r7, r3
 80012fe:	fab7 f787 	clz	r7, r7
 8001302:	f1a5 010a 	sub.w	r1, r5, #10
 8001306:	fa93 f3a3 	rbit	r3, r3
 800130a:	fab3 f283 	clz	r2, r3
 800130e:	fb01 f307 	mul.w	r3, r1, r7
 8001312:	4351      	muls	r1, r2
 8001314:	2707      	movs	r7, #7
 8001316:	fa07 f303 	lsl.w	r3, r7, r3
 800131a:	ea2e 0303 	bic.w	r3, lr, r3
 800131e:	fa06 f201 	lsl.w	r2, r6, r1
 8001322:	431a      	orrs	r2, r3
 8001324:	60e2      	str	r2, [r4, #12]
 8001326:	e013      	b.n	8001350 <HAL_ADC_ConfigChannel+0x118>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001328:	6927      	ldr	r7, [r4, #16]
 800132a:	fa93 f1a3 	rbit	r1, r3
 800132e:	fab1 f181 	clz	r1, r1
 8001332:	fa93 f3a3 	rbit	r3, r3
 8001336:	fab3 f383 	clz	r3, r3
 800133a:	4369      	muls	r1, r5
 800133c:	436b      	muls	r3, r5
 800133e:	2207      	movs	r2, #7
 8001340:	fa02 f101 	lsl.w	r1, r2, r1
 8001344:	ea27 0101 	bic.w	r1, r7, r1
 8001348:	fa06 f203 	lsl.w	r2, r6, r3
 800134c:	430a      	orrs	r2, r1
 800134e:	6122      	str	r2, [r4, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001350:	f1a5 0310 	sub.w	r3, r5, #16
 8001354:	2b01      	cmp	r3, #1
 8001356:	d901      	bls.n	800135c <HAL_ADC_ConfigChannel+0x124>
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001358:	2300      	movs	r3, #0
 800135a:	e01e      	b.n	800139a <HAL_ADC_ConfigChannel+0x162>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800135c:	4b13      	ldr	r3, [pc, #76]	; (80013ac <HAL_ADC_ConfigChannel+0x174>)
 800135e:	429c      	cmp	r4, r3
 8001360:	d116      	bne.n	8001390 <HAL_ADC_ConfigChannel+0x158>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001362:	68a3      	ldr	r3, [r4, #8]
 8001364:	021b      	lsls	r3, r3, #8
 8001366:	d4f7      	bmi.n	8001358 <HAL_ADC_ConfigChannel+0x120>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001368:	68a3      	ldr	r3, [r4, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800136a:	2d10      	cmp	r5, #16
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800136c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001370:	60a3      	str	r3, [r4, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001372:	d1f1      	bne.n	8001358 <HAL_ADC_ConfigChannel+0x120>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8001374:	4b0e      	ldr	r3, [pc, #56]	; (80013b0 <HAL_ADC_ConfigChannel+0x178>)
 8001376:	4a0f      	ldr	r2, [pc, #60]	; (80013b4 <HAL_ADC_ConfigChannel+0x17c>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	fbb3 f2f2 	udiv	r2, r3, r2
 800137e:	230a      	movs	r3, #10
 8001380:	4353      	muls	r3, r2
          while(wait_loop_index != 0)
          {
            wait_loop_index--;
 8001382:	9301      	str	r3, [sp, #4]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
          while(wait_loop_index != 0)
 8001384:	9b01      	ldr	r3, [sp, #4]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d0e6      	beq.n	8001358 <HAL_ADC_ConfigChannel+0x120>
          {
            wait_loop_index--;
 800138a:	9b01      	ldr	r3, [sp, #4]
 800138c:	3b01      	subs	r3, #1
 800138e:	e7f8      	b.n	8001382 <HAL_ADC_ConfigChannel+0x14a>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001390:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001392:	f043 0320 	orr.w	r3, r3, #32
 8001396:	6283      	str	r3, [r0, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001398:	2301      	movs	r3, #1
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800139a:	2200      	movs	r2, #0
 800139c:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80013a0:	4618      	mov	r0, r3
 80013a2:	e000      	b.n	80013a6 <HAL_ADC_ConfigChannel+0x16e>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80013a4:	2002      	movs	r0, #2
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return tmp_hal_status;
}
 80013a6:	b003      	add	sp, #12
 80013a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013aa:	bf00      	nop
 80013ac:	40012400 	.word	0x40012400
 80013b0:	20000000 	.word	0x20000000
 80013b4:	000f4240 	.word	0x000f4240

080013b8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80013b8:	b573      	push	{r0, r1, r4, r5, r6, lr}
  uint32_t tickstart = 0;
  __IO uint32_t wait_loop_index = 0;
 80013ba:	2300      	movs	r3, #0
 80013bc:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80013be:	6803      	ldr	r3, [r0, #0]
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80013c0:	4604      	mov	r4, r0
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80013c2:	689a      	ldr	r2, [r3, #8]
 80013c4:	07d2      	lsls	r2, r2, #31
 80013c6:	d501      	bpl.n	80013cc <ADC_Enable+0x14>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80013c8:	2000      	movs	r0, #0
 80013ca:	e026      	b.n	800141a <ADC_Enable+0x62>
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80013cc:	689a      	ldr	r2, [r3, #8]
 80013ce:	f042 0201 	orr.w	r2, r2, #1
 80013d2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80013d4:	4b12      	ldr	r3, [pc, #72]	; (8001420 <ADC_Enable+0x68>)
 80013d6:	4a13      	ldr	r2, [pc, #76]	; (8001424 <ADC_Enable+0x6c>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	fbb3 f3f2 	udiv	r3, r3, r2
    while(wait_loop_index != 0)
    {
      wait_loop_index--;
 80013de:	9301      	str	r3, [sp, #4]
    __HAL_ADC_ENABLE(hadc);
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
    while(wait_loop_index != 0)
 80013e0:	9b01      	ldr	r3, [sp, #4]
 80013e2:	b113      	cbz	r3, 80013ea <ADC_Enable+0x32>
    {
      wait_loop_index--;
 80013e4:	9b01      	ldr	r3, [sp, #4]
 80013e6:	3b01      	subs	r3, #1
 80013e8:	e7f9      	b.n	80013de <ADC_Enable+0x26>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80013ea:	f7ff fe5f 	bl	80010ac <HAL_GetTick>
 80013ee:	4606      	mov	r6, r0

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80013f0:	6823      	ldr	r3, [r4, #0]
 80013f2:	689b      	ldr	r3, [r3, #8]
 80013f4:	f013 0501 	ands.w	r5, r3, #1
 80013f8:	d1e6      	bne.n	80013c8 <ADC_Enable+0x10>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80013fa:	f7ff fe57 	bl	80010ac <HAL_GetTick>
 80013fe:	1b80      	subs	r0, r0, r6
 8001400:	2802      	cmp	r0, #2
 8001402:	d9f5      	bls.n	80013f0 <ADC_Enable+0x38>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001404:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001406:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
    while(ADC_IS_ENABLE(hadc) == RESET)
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800140a:	f043 0310 	orr.w	r3, r3, #16
 800140e:	62a3      	str	r3, [r4, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001410:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001412:	2001      	movs	r0, #1
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001414:	f043 0301 	orr.w	r3, r3, #1
 8001418:	62e3      	str	r3, [r4, #44]	; 0x2c
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
}
 800141a:	b002      	add	sp, #8
 800141c:	bd70      	pop	{r4, r5, r6, pc}
 800141e:	bf00      	nop
 8001420:	20000000 	.word	0x20000000
 8001424:	000f4240 	.word	0x000f4240

08001428 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001428:	e92d 41b8 	stmdb	sp!, {r3, r4, r5, r7, r8, lr}
 800142c:	4690      	mov	r8, r2
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800142e:	4b41      	ldr	r3, [pc, #260]	; (8001534 <HAL_ADC_Start_DMA+0x10c>)
 8001430:	6802      	ldr	r2, [r0, #0]
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001432:	4604      	mov	r4, r0
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001434:	429a      	cmp	r2, r3
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001436:	460f      	mov	r7, r1
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001438:	d002      	beq.n	8001440 <HAL_ADC_Start_DMA+0x18>
 800143a:	493f      	ldr	r1, [pc, #252]	; (8001538 <HAL_ADC_Start_DMA+0x110>)
 800143c:	428a      	cmp	r2, r1
 800143e:	d103      	bne.n	8001448 <HAL_ADC_Start_DMA+0x20>
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8001446:	d16f      	bne.n	8001528 <HAL_ADC_Start_DMA+0x100>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001448:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 800144c:	2b01      	cmp	r3, #1
 800144e:	d06e      	beq.n	800152e <HAL_ADC_Start_DMA+0x106>
 8001450:	2301      	movs	r3, #1
 8001452:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001456:	4620      	mov	r0, r4
 8001458:	f7ff ffae 	bl	80013b8 <ADC_Enable>
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800145c:	2800      	cmp	r0, #0
 800145e:	d15e      	bne.n	800151e <HAL_ADC_Start_DMA+0xf6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001460:	6aa0      	ldr	r0, [r4, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001462:	6821      	ldr	r1, [r4, #0]
    if (tmp_hal_status == HAL_OK)
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001464:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001468:	4b33      	ldr	r3, [pc, #204]	; (8001538 <HAL_ADC_Start_DMA+0x110>)
    if (tmp_hal_status == HAL_OK)
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800146a:	f020 0001 	bic.w	r0, r0, #1
 800146e:	f440 7080 	orr.w	r0, r0, #256	; 0x100
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001472:	4299      	cmp	r1, r3
    if (tmp_hal_status == HAL_OK)
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001474:	62a0      	str	r0, [r4, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001476:	d104      	bne.n	8001482 <HAL_ADC_Start_DMA+0x5a>
 8001478:	4a2e      	ldr	r2, [pc, #184]	; (8001534 <HAL_ADC_Start_DMA+0x10c>)
 800147a:	6853      	ldr	r3, [r2, #4]
 800147c:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8001480:	d10d      	bne.n	800149e <HAL_ADC_Start_DMA+0x76>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001482:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001484:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001488:	62a3      	str	r3, [r4, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800148a:	684b      	ldr	r3, [r1, #4]
 800148c:	055a      	lsls	r2, r3, #21
 800148e:	d513      	bpl.n	80014b8 <HAL_ADC_Start_DMA+0x90>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001490:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001492:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001496:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800149a:	62a3      	str	r3, [r4, #40]	; 0x28
 800149c:	e00c      	b.n	80014b8 <HAL_ADC_Start_DMA+0x90>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800149e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80014a0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80014a4:	62a3      	str	r3, [r4, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80014a6:	6853      	ldr	r3, [r2, #4]
 80014a8:	055b      	lsls	r3, r3, #21
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80014aa:	bf41      	itttt	mi
 80014ac:	6aa0      	ldrmi	r0, [r4, #40]	; 0x28
 80014ae:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 80014b2:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 80014b6:	62a0      	strmi	r0, [r4, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80014b8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80014ba:	6a20      	ldr	r0, [r4, #32]
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80014bc:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80014c0:	bf18      	it	ne
 80014c2:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80014c4:	f04f 0500 	mov.w	r5, #0
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80014c8:	bf18      	it	ne
 80014ca:	f023 0306 	bicne.w	r3, r3, #6
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80014ce:	62e3      	str	r3, [r4, #44]	; 0x2c
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80014d0:	4b1a      	ldr	r3, [pc, #104]	; (800153c <HAL_ADC_Start_DMA+0x114>)
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80014d2:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80014d6:	6283      	str	r3, [r0, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80014d8:	4b19      	ldr	r3, [pc, #100]	; (8001540 <HAL_ADC_Start_DMA+0x118>)
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80014da:	463a      	mov	r2, r7
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80014dc:	62c3      	str	r3, [r0, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80014de:	4b19      	ldr	r3, [pc, #100]	; (8001544 <HAL_ADC_Start_DMA+0x11c>)
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80014e0:	314c      	adds	r1, #76	; 0x4c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80014e2:	6303      	str	r3, [r0, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80014e4:	f06f 0302 	mvn.w	r3, #2
 80014e8:	f841 3c4c 	str.w	r3, [r1, #-76]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80014ec:	f851 3c44 	ldr.w	r3, [r1, #-68]
 80014f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014f4:	f841 3c44 	str.w	r3, [r1, #-68]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80014f8:	4643      	mov	r3, r8
 80014fa:	f000 f97b 	bl	80017f4 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80014fe:	6823      	ldr	r3, [r4, #0]
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001500:	4628      	mov	r0, r5
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001502:	689a      	ldr	r2, [r3, #8]
 8001504:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8001508:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800150c:	689a      	ldr	r2, [r3, #8]
 800150e:	bf0c      	ite	eq
 8001510:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001514:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 8001518:	609a      	str	r2, [r3, #8]
 800151a:	e8bd 81b8 	ldmia.w	sp!, {r3, r4, r5, r7, r8, pc}
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800151e:	2300      	movs	r3, #0
 8001520:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8001524:	e8bd 81b8 	ldmia.w	sp!, {r3, r4, r5, r7, r8, pc}
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001528:	2001      	movs	r0, #1
 800152a:	e8bd 81b8 	ldmia.w	sp!, {r3, r4, r5, r7, r8, pc}
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800152e:	2002      	movs	r0, #2
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 8001530:	e8bd 81b8 	ldmia.w	sp!, {r3, r4, r5, r7, r8, pc}
 8001534:	40012400 	.word	0x40012400
 8001538:	40012800 	.word	0x40012800
 800153c:	080010d5 	.word	0x080010d5
 8001540:	08001125 	.word	0x08001125
 8001544:	0800121f 	.word	0x0800121f

08001548 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001548:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800154a:	6803      	ldr	r3, [r0, #0]
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800154c:	4604      	mov	r4, r0
  uint32_t tickstart = 0;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800154e:	689a      	ldr	r2, [r3, #8]
 8001550:	07d2      	lsls	r2, r2, #31
 8001552:	d401      	bmi.n	8001558 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001554:	2000      	movs	r0, #0
 8001556:	bd38      	pop	{r3, r4, r5, pc}
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001558:	689a      	ldr	r2, [r3, #8]
 800155a:	f022 0201 	bic.w	r2, r2, #1
 800155e:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001560:	f7ff fda4 	bl	80010ac <HAL_GetTick>
 8001564:	4605      	mov	r5, r0
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001566:	6823      	ldr	r3, [r4, #0]
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	07db      	lsls	r3, r3, #31
 800156c:	d5f2      	bpl.n	8001554 <ADC_ConversionStop_Disable+0xc>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800156e:	f7ff fd9d 	bl	80010ac <HAL_GetTick>
 8001572:	1b40      	subs	r0, r0, r5
 8001574:	2802      	cmp	r0, #2
 8001576:	d9f6      	bls.n	8001566 <ADC_ConversionStop_Disable+0x1e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001578:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800157a:	2001      	movs	r0, #1
    while(ADC_IS_ENABLE(hadc) != RESET)
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800157c:	f043 0310 	orr.w	r3, r3, #16
 8001580:	62a3      	str	r3, [r4, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001582:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001584:	f043 0301 	orr.w	r3, r3, #1
 8001588:	62e3      	str	r3, [r4, #44]	; 0x2c
 800158a:	bd38      	pop	{r3, r4, r5, pc}

0800158c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800158c:	b538      	push	{r3, r4, r5, lr}
  uint32_t tmp_cr1 = 0;
  uint32_t tmp_cr2 = 0;
  uint32_t tmp_sqr1 = 0;
  
  /* Check ADC handle */
  if(hadc == NULL)
 800158e:	4604      	mov	r4, r0
 8001590:	2800      	cmp	r0, #0
 8001592:	f000 8088 	beq.w	80016a6 <HAL_ADC_Init+0x11a>
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001596:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001598:	b923      	cbnz	r3, 80015a4 <HAL_ADC_Init+0x18>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800159a:	62c3      	str	r3, [r0, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800159c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80015a0:	f001 fdbc 	bl	800311c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80015a4:	4620      	mov	r0, r4
 80015a6:	f7ff ffcf 	bl	8001548 <ADC_ConversionStop_Disable>
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80015aa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80015ac:	f013 0f10 	tst.w	r3, #16
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015b0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80015b2:	d175      	bne.n	80016a0 <HAL_ADC_Init+0x114>
 80015b4:	2800      	cmp	r0, #0
 80015b6:	d173      	bne.n	80016a0 <HAL_ADC_Init+0x114>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015b8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80015bc:	f023 0302 	bic.w	r3, r3, #2
 80015c0:	f043 0302 	orr.w	r3, r3, #2
 80015c4:	62a3      	str	r3, [r4, #40]	; 0x28
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 80015c6:	68e0      	ldr	r0, [r4, #12]
 80015c8:	2302      	movs	r3, #2
 80015ca:	fa93 f3a3 	rbit	r3, r3
 80015ce:	fab3 f383 	clz	r3, r3
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80015d2:	6861      	ldr	r1, [r4, #4]
 80015d4:	69e2      	ldr	r2, [r4, #28]
 80015d6:	fa00 f303 	lsl.w	r3, r0, r3
 80015da:	430a      	orrs	r2, r1
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80015dc:	68a1      	ldr	r1, [r4, #8]
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80015de:	4313      	orrs	r3, r2
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80015e0:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 80015e4:	d005      	beq.n	80015f2 <HAL_ADC_Init+0x66>
 80015e6:	2901      	cmp	r1, #1
 80015e8:	bf14      	ite	ne
 80015ea:	2200      	movne	r2, #0
 80015ec:	f44f 7280 	moveq.w	r2, #256	; 0x100
 80015f0:	e000      	b.n	80015f4 <HAL_ADC_Init+0x68>
 80015f2:	460a      	mov	r2, r1
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80015f4:	6965      	ldr	r5, [r4, #20]
 80015f6:	2d01      	cmp	r5, #1
 80015f8:	d115      	bne.n	8001626 <HAL_ADC_Init+0x9a>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80015fa:	b960      	cbnz	r0, 8001616 <HAL_ADC_Init+0x8a>
 80015fc:	f44f 4060 	mov.w	r0, #57344	; 0xe000
 8001600:	fa90 f0a0 	rbit	r0, r0
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001604:	fab0 f580 	clz	r5, r0
 8001608:	69a0      	ldr	r0, [r4, #24]
 800160a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800160e:	3801      	subs	r0, #1
 8001610:	40a8      	lsls	r0, r5
 8001612:	4302      	orrs	r2, r0
 8001614:	e007      	b.n	8001626 <HAL_ADC_Init+0x9a>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001616:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001618:	f040 0020 	orr.w	r0, r0, #32
 800161c:	62a0      	str	r0, [r4, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800161e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8001620:	f040 0001 	orr.w	r0, r0, #1
 8001624:	62e0      	str	r0, [r4, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001626:	6820      	ldr	r0, [r4, #0]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001628:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800162c:	6845      	ldr	r5, [r0, #4]
 800162e:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 8001632:	ea42 0205 	orr.w	r2, r2, r5
 8001636:	6042      	str	r2, [r0, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001638:	6885      	ldr	r5, [r0, #8]
 800163a:	4a1c      	ldr	r2, [pc, #112]	; (80016ac <HAL_ADC_Init+0x120>)
 800163c:	ea02 0205 	and.w	r2, r2, r5
 8001640:	ea42 0203 	orr.w	r2, r2, r3
 8001644:	6082      	str	r2, [r0, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001646:	d001      	beq.n	800164c <HAL_ADC_Init+0xc0>
 8001648:	2901      	cmp	r1, #1
 800164a:	d10a      	bne.n	8001662 <HAL_ADC_Init+0xd6>
 800164c:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
 8001650:	fa92 f2a2 	rbit	r2, r2
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001654:	fab2 f282 	clz	r2, r2
 8001658:	6921      	ldr	r1, [r4, #16]
 800165a:	3901      	subs	r1, #1
 800165c:	fa01 f202 	lsl.w	r2, r1, r2
 8001660:	e000      	b.n	8001664 <HAL_ADC_Init+0xd8>
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cr1 = 0;
  uint32_t tmp_cr2 = 0;
  uint32_t tmp_sqr1 = 0;
 8001662:	2200      	movs	r2, #0
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001664:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8001666:	f421 0170 	bic.w	r1, r1, #15728640	; 0xf00000
 800166a:	430a      	orrs	r2, r1
 800166c:	62c2      	str	r2, [r0, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800166e:	6881      	ldr	r1, [r0, #8]
 8001670:	4a0f      	ldr	r2, [pc, #60]	; (80016b0 <HAL_ADC_Init+0x124>)
 8001672:	400a      	ands	r2, r1
 8001674:	4293      	cmp	r3, r2
 8001676:	d108      	bne.n	800168a <HAL_ADC_Init+0xfe>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001678:	2000      	movs	r0, #0
 800167a:	62e0      	str	r0, [r4, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800167c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800167e:	f023 0303 	bic.w	r3, r3, #3
 8001682:	f043 0301 	orr.w	r3, r3, #1
 8001686:	62a3      	str	r3, [r4, #40]	; 0x28
 8001688:	bd38      	pop	{r3, r4, r5, pc}
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800168a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800168c:	f023 0312 	bic.w	r3, r3, #18
 8001690:	f043 0310 	orr.w	r3, r3, #16
 8001694:	62a3      	str	r3, [r4, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001696:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001698:	f043 0301 	orr.w	r3, r3, #1
 800169c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800169e:	e002      	b.n	80016a6 <HAL_ADC_Init+0x11a>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016a0:	f043 0310 	orr.w	r3, r3, #16
 80016a4:	62a3      	str	r3, [r4, #40]	; 0x28
  uint32_t tmp_sqr1 = 0;
  
  /* Check ADC handle */
  if(hadc == NULL)
  {
    return HAL_ERROR;
 80016a6:	2001      	movs	r0, #1
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 80016a8:	bd38      	pop	{r3, r4, r5, pc}
 80016aa:	bf00      	nop
 80016ac:	ffe1f7fd 	.word	0xffe1f7fd
 80016b0:	ff1f0efe 	.word	0xff1f0efe

080016b4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80016b4:	4770      	bx	lr
	...

080016b8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016b8:	4a07      	ldr	r2, [pc, #28]	; (80016d8 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 80016ba:	0200      	lsls	r0, r0, #8
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016bc:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 80016be:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 80016c2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80016c6:	041b      	lsls	r3, r3, #16
 80016c8:	0c1b      	lsrs	r3, r3, #16
 80016ca:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016d2:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 80016d4:	60d3      	str	r3, [r2, #12]
 80016d6:	4770      	bx	lr
 80016d8:	e000ed00 	.word	0xe000ed00

080016dc <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016dc:	4b17      	ldr	r3, [pc, #92]	; (800173c <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016de:	b530      	push	{r4, r5, lr}
 80016e0:	68db      	ldr	r3, [r3, #12]
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016e2:	f3c3 2302 	ubfx	r3, r3, #8, #3
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016e6:	f1c3 0407 	rsb	r4, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016ea:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016ec:	2c04      	cmp	r4, #4
 80016ee:	bf28      	it	cs
 80016f0:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016f2:	2d06      	cmp	r5, #6

  return (
 80016f4:	f04f 0501 	mov.w	r5, #1
 80016f8:	fa05 f404 	lsl.w	r4, r5, r4
 80016fc:	f104 34ff 	add.w	r4, r4, #4294967295
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001700:	bf8c      	ite	hi
 8001702:	3b03      	subhi	r3, #3
 8001704:	2300      	movls	r3, #0

  return (
 8001706:	400c      	ands	r4, r1
 8001708:	409c      	lsls	r4, r3
 800170a:	fa05 f303 	lsl.w	r3, r5, r3
 800170e:	3b01      	subs	r3, #1
 8001710:	401a      	ands	r2, r3
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8001712:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8001714:	ea42 0204 	orr.w	r2, r2, r4
 8001718:	ea4f 1202 	mov.w	r2, r2, lsl #4
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800171c:	bfaf      	iteee	ge
 800171e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001722:	4b07      	ldrlt	r3, [pc, #28]	; (8001740 <HAL_NVIC_SetPriority+0x64>)
 8001724:	f000 000f 	andlt.w	r0, r0, #15
 8001728:	b2d2      	uxtblt	r2, r2
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800172a:	bfa5      	ittet	ge
 800172c:	b2d2      	uxtbge	r2, r2
 800172e:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001732:	541a      	strblt	r2, [r3, r0]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001734:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001738:	bd30      	pop	{r4, r5, pc}
 800173a:	bf00      	nop
 800173c:	e000ed00 	.word	0xe000ed00
 8001740:	e000ed14 	.word	0xe000ed14

08001744 <HAL_NVIC_EnableIRQ>:
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001744:	0942      	lsrs	r2, r0, #5
 8001746:	2301      	movs	r3, #1
 8001748:	f000 001f 	and.w	r0, r0, #31
 800174c:	fa03 f000 	lsl.w	r0, r3, r0
 8001750:	4b01      	ldr	r3, [pc, #4]	; (8001758 <HAL_NVIC_EnableIRQ+0x14>)
 8001752:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001756:	4770      	bx	lr
 8001758:	e000e100 	.word	0xe000e100

0800175c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800175c:	3801      	subs	r0, #1
 800175e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001762:	d20a      	bcs.n	800177a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001764:	4b06      	ldr	r3, [pc, #24]	; (8001780 <HAL_SYSTICK_Config+0x24>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001766:	4a07      	ldr	r2, [pc, #28]	; (8001784 <HAL_SYSTICK_Config+0x28>)
 8001768:	21f0      	movs	r1, #240	; 0xf0
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800176a:	6058      	str	r0, [r3, #4]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800176c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001770:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001772:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001774:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001776:	601a      	str	r2, [r3, #0]
 8001778:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 800177a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop
 8001780:	e000e010 	.word	0xe000e010
 8001784:	e000ed00 	.word	0xe000ed00

08001788 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001788:	4b04      	ldr	r3, [pc, #16]	; (800179c <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800178a:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	bf0c      	ite	eq
 8001790:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001794:	f022 0204 	bicne.w	r2, r2, #4
 8001798:	601a      	str	r2, [r3, #0]
 800179a:	4770      	bx	lr
 800179c:	e000e010 	.word	0xe000e010

080017a0 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80017a0:	4770      	bx	lr

080017a2 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80017a2:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80017a4:	f7ff fffc 	bl	80017a0 <HAL_SYSTICK_Callback>
 80017a8:	bd08      	pop	{r3, pc}

080017aa <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80017aa:	b510      	push	{r4, lr}
  uint32_t tmp = 0;
  
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80017ac:	b300      	cbz	r0, 80017f0 <HAL_DMA_Init+0x46>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  if(hdma->State == HAL_DMA_STATE_RESET)
 80017ae:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 80017b2:	b90b      	cbnz	r3, 80017b8 <HAL_DMA_Init+0xe>
  {  
    /* Allocate lock resource and initialize it */
    hdma->Lock = HAL_UNLOCKED;
 80017b4:	f880 3020 	strb.w	r3, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80017b8:	6882      	ldr	r2, [r0, #8]
 80017ba:	6841      	ldr	r1, [r0, #4]
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80017bc:	6804      	ldr	r4, [r0, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80017be:	4311      	orrs	r1, r2
 80017c0:	68c2      	ldr	r2, [r0, #12]
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80017c2:	6823      	ldr	r3, [r4, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80017c4:	4311      	orrs	r1, r2
 80017c6:	6902      	ldr	r2, [r0, #16]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80017c8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80017cc:	4311      	orrs	r1, r2
 80017ce:	6942      	ldr	r2, [r0, #20]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80017d0:	f023 0330 	bic.w	r3, r3, #48	; 0x30
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80017d4:	4311      	orrs	r1, r2
 80017d6:	6982      	ldr	r2, [r0, #24]
 80017d8:	4311      	orrs	r1, r2
 80017da:	69c2      	ldr	r2, [r0, #28]
 80017dc:	430a      	orrs	r2, r1
 80017de:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80017e0:	6023      	str	r3, [r4, #0]
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80017e2:	2201      	movs	r2, #1

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017e4:	2300      	movs	r3, #0
 80017e6:	6343      	str	r3, [r0, #52]	; 0x34

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80017e8:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  
  return HAL_OK;
 80017ec:	4618      	mov	r0, r3
 80017ee:	bd10      	pop	{r4, pc}
  uint32_t tmp = 0;
  
  /* Check the DMA handle allocation */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 80017f0:	2001      	movs	r0, #1

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
  
  return HAL_OK;
}
 80017f2:	bd10      	pop	{r4, pc}

080017f4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80017f4:	b530      	push	{r4, r5, lr}
  /* Process locked */
  __HAL_LOCK(hdma);
 80017f6:	f890 4020 	ldrb.w	r4, [r0, #32]
 80017fa:	2c01      	cmp	r4, #1
 80017fc:	f04f 0402 	mov.w	r4, #2
 8001800:	d023      	beq.n	800184a <HAL_DMA_Start_IT+0x56>

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001802:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21

   /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001806:	6804      	ldr	r4, [r0, #0]
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Process locked */
  __HAL_LOCK(hdma);
 8001808:	2501      	movs	r5, #1
 800180a:	f880 5020 	strb.w	r5, [r0, #32]

   /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800180e:	6825      	ldr	r5, [r4, #0]
 8001810:	f025 0501 	bic.w	r5, r5, #1
 8001814:	6025      	str	r5, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001816:	6063      	str	r3, [r4, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001818:	6843      	ldr	r3, [r0, #4]
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_TE);
  
   /* Enable the Peripheral */
  __HAL_DMA_ENABLE(hdma);
  
  return HAL_OK;
 800181a:	2000      	movs	r0, #0
{
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800181c:	2b10      	cmp	r3, #16
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800181e:	bf0b      	itete	eq
 8001820:	60a2      	streq	r2, [r4, #8]
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001822:	60a1      	strne	r1, [r4, #8]
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001824:	60e1      	streq	r1, [r4, #12]
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001826:	60e2      	strne	r2, [r4, #12]
  
  /* Configure the source, destination address and the data length */
  DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
  
  /* Enable the transfer complete interrupt */
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_TC);
 8001828:	6823      	ldr	r3, [r4, #0]
 800182a:	f043 0302 	orr.w	r3, r3, #2
 800182e:	6023      	str	r3, [r4, #0]

  /* Enable the Half transfer complete interrupt */
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);  
 8001830:	6823      	ldr	r3, [r4, #0]
 8001832:	f043 0304 	orr.w	r3, r3, #4
 8001836:	6023      	str	r3, [r4, #0]

  /* Enable the transfer Error interrupt */
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_TE);
 8001838:	6823      	ldr	r3, [r4, #0]
 800183a:	f043 0308 	orr.w	r3, r3, #8
 800183e:	6023      	str	r3, [r4, #0]
  
   /* Enable the Peripheral */
  __HAL_DMA_ENABLE(hdma);
 8001840:	6823      	ldr	r3, [r4, #0]
 8001842:	f043 0301 	orr.w	r3, r3, #1
 8001846:	6023      	str	r3, [r4, #0]
  
  return HAL_OK;
 8001848:	bd30      	pop	{r4, r5, pc}
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Process locked */
  __HAL_LOCK(hdma);
 800184a:	4620      	mov	r0, r4
  
   /* Enable the Peripheral */
  __HAL_DMA_ENABLE(hdma);
  
  return HAL_OK;
} 
 800184c:	bd30      	pop	{r4, r5, pc}
	...

08001850 <HAL_DMA_IRQHandler>:
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  /* Transfer Error Interrupt management ***************************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 8001850:	4b91      	ldr	r3, [pc, #580]	; (8001a98 <HAL_DMA_IRQHandler+0x248>)
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001852:	b570      	push	{r4, r5, r6, lr}
  /* Transfer Error Interrupt management ***************************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 8001854:	6819      	ldr	r1, [r3, #0]
 8001856:	4d91      	ldr	r5, [pc, #580]	; (8001a9c <HAL_DMA_IRQHandler+0x24c>)
 8001858:	6803      	ldr	r3, [r0, #0]
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800185a:	4604      	mov	r4, r0
  /* Transfer Error Interrupt management ***************************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 800185c:	42ab      	cmp	r3, r5
 800185e:	d013      	beq.n	8001888 <HAL_DMA_IRQHandler+0x38>
 8001860:	4a8f      	ldr	r2, [pc, #572]	; (8001aa0 <HAL_DMA_IRQHandler+0x250>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d012      	beq.n	800188c <HAL_DMA_IRQHandler+0x3c>
 8001866:	3214      	adds	r2, #20
 8001868:	4293      	cmp	r3, r2
 800186a:	d011      	beq.n	8001890 <HAL_DMA_IRQHandler+0x40>
 800186c:	3214      	adds	r2, #20
 800186e:	4293      	cmp	r3, r2
 8001870:	d011      	beq.n	8001896 <HAL_DMA_IRQHandler+0x46>
 8001872:	3214      	adds	r2, #20
 8001874:	4293      	cmp	r3, r2
 8001876:	d011      	beq.n	800189c <HAL_DMA_IRQHandler+0x4c>
 8001878:	3214      	adds	r2, #20
 800187a:	4293      	cmp	r3, r2
 800187c:	bf0c      	ite	eq
 800187e:	f44f 0200 	moveq.w	r2, #8388608	; 0x800000
 8001882:	f04f 6200 	movne.w	r2, #134217728	; 0x8000000
 8001886:	e00b      	b.n	80018a0 <HAL_DMA_IRQHandler+0x50>
 8001888:	2208      	movs	r2, #8
 800188a:	e009      	b.n	80018a0 <HAL_DMA_IRQHandler+0x50>
 800188c:	2280      	movs	r2, #128	; 0x80
 800188e:	e007      	b.n	80018a0 <HAL_DMA_IRQHandler+0x50>
 8001890:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001894:	e004      	b.n	80018a0 <HAL_DMA_IRQHandler+0x50>
 8001896:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800189a:	e001      	b.n	80018a0 <HAL_DMA_IRQHandler+0x50>
 800189c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80018a0:	420a      	tst	r2, r1
 80018a2:	d038      	beq.n	8001916 <HAL_DMA_IRQHandler+0xc6>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	0712      	lsls	r2, r2, #28
 80018a8:	d535      	bpl.n	8001916 <HAL_DMA_IRQHandler+0xc6>
    {
      /* Disable the transfer error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
 80018aa:	681a      	ldr	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80018ac:	42ab      	cmp	r3, r5
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
    {
      /* Disable the transfer error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
 80018ae:	f022 0208 	bic.w	r2, r2, #8
 80018b2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80018b4:	d013      	beq.n	80018de <HAL_DMA_IRQHandler+0x8e>
 80018b6:	4a7a      	ldr	r2, [pc, #488]	; (8001aa0 <HAL_DMA_IRQHandler+0x250>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d012      	beq.n	80018e2 <HAL_DMA_IRQHandler+0x92>
 80018bc:	3214      	adds	r2, #20
 80018be:	4293      	cmp	r3, r2
 80018c0:	d011      	beq.n	80018e6 <HAL_DMA_IRQHandler+0x96>
 80018c2:	3214      	adds	r2, #20
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d011      	beq.n	80018ec <HAL_DMA_IRQHandler+0x9c>
 80018c8:	3214      	adds	r2, #20
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d011      	beq.n	80018f2 <HAL_DMA_IRQHandler+0xa2>
 80018ce:	3214      	adds	r2, #20
 80018d0:	4293      	cmp	r3, r2
 80018d2:	bf0c      	ite	eq
 80018d4:	f44f 0300 	moveq.w	r3, #8388608	; 0x800000
 80018d8:	f04f 6300 	movne.w	r3, #134217728	; 0x8000000
 80018dc:	e00b      	b.n	80018f6 <HAL_DMA_IRQHandler+0xa6>
 80018de:	2308      	movs	r3, #8
 80018e0:	e009      	b.n	80018f6 <HAL_DMA_IRQHandler+0xa6>
 80018e2:	2380      	movs	r3, #128	; 0x80
 80018e4:	e007      	b.n	80018f6 <HAL_DMA_IRQHandler+0xa6>
 80018e6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80018ea:	e004      	b.n	80018f6 <HAL_DMA_IRQHandler+0xa6>
 80018ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80018f0:	e001      	b.n	80018f6 <HAL_DMA_IRQHandler+0xa6>
 80018f2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80018f6:	4a68      	ldr	r2, [pc, #416]	; (8001a98 <HAL_DMA_IRQHandler+0x248>)
 80018f8:	6053      	str	r3, [r2, #4]
      
      /* Update error code */
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_TE);
 80018fa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80018fc:	f043 0301 	orr.w	r3, r3, #1
 8001900:	6363      	str	r3, [r4, #52]	; 0x34
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8001902:	2304      	movs	r3, #4
 8001904:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
      
      /* Process Unlocked */
      __HAL_UNLOCK(hdma); 
 8001908:	2300      	movs	r3, #0
 800190a:	f884 3020 	strb.w	r3, [r4, #32]
      
      if (hdma->XferErrorCallback != NULL)
 800190e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001910:	b10b      	cbz	r3, 8001916 <HAL_DMA_IRQHandler+0xc6>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8001912:	4620      	mov	r0, r4
 8001914:	4798      	blx	r3
      }
    }
  }

  /* Half Transfer Complete Interrupt management ******************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 8001916:	4b60      	ldr	r3, [pc, #384]	; (8001a98 <HAL_DMA_IRQHandler+0x248>)
 8001918:	6819      	ldr	r1, [r3, #0]
 800191a:	6823      	ldr	r3, [r4, #0]
 800191c:	42ab      	cmp	r3, r5
 800191e:	d013      	beq.n	8001948 <HAL_DMA_IRQHandler+0xf8>
 8001920:	4a5f      	ldr	r2, [pc, #380]	; (8001aa0 <HAL_DMA_IRQHandler+0x250>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d012      	beq.n	800194c <HAL_DMA_IRQHandler+0xfc>
 8001926:	3214      	adds	r2, #20
 8001928:	4293      	cmp	r3, r2
 800192a:	d011      	beq.n	8001950 <HAL_DMA_IRQHandler+0x100>
 800192c:	3214      	adds	r2, #20
 800192e:	4293      	cmp	r3, r2
 8001930:	d011      	beq.n	8001956 <HAL_DMA_IRQHandler+0x106>
 8001932:	3214      	adds	r2, #20
 8001934:	4293      	cmp	r3, r2
 8001936:	d011      	beq.n	800195c <HAL_DMA_IRQHandler+0x10c>
 8001938:	3214      	adds	r2, #20
 800193a:	4293      	cmp	r3, r2
 800193c:	bf0c      	ite	eq
 800193e:	f44f 0280 	moveq.w	r2, #4194304	; 0x400000
 8001942:	f04f 6280 	movne.w	r2, #67108864	; 0x4000000
 8001946:	e00b      	b.n	8001960 <HAL_DMA_IRQHandler+0x110>
 8001948:	2204      	movs	r2, #4
 800194a:	e009      	b.n	8001960 <HAL_DMA_IRQHandler+0x110>
 800194c:	2240      	movs	r2, #64	; 0x40
 800194e:	e007      	b.n	8001960 <HAL_DMA_IRQHandler+0x110>
 8001950:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001954:	e004      	b.n	8001960 <HAL_DMA_IRQHandler+0x110>
 8001956:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800195a:	e001      	b.n	8001960 <HAL_DMA_IRQHandler+0x110>
 800195c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001960:	420a      	tst	r2, r1
 8001962:	d034      	beq.n	80019ce <HAL_DMA_IRQHandler+0x17e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	0756      	lsls	r6, r2, #29
 8001968:	d531      	bpl.n	80019ce <HAL_DMA_IRQHandler+0x17e>
    { 
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 800196a:	681a      	ldr	r2, [r3, #0]
 800196c:	0690      	lsls	r0, r2, #26
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800196e:	bf5e      	ittt	pl
 8001970:	681a      	ldrpl	r2, [r3, #0]
 8001972:	f022 0204 	bicpl.w	r2, r2, #4
 8001976:	601a      	strpl	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001978:	42ab      	cmp	r3, r5
 800197a:	d013      	beq.n	80019a4 <HAL_DMA_IRQHandler+0x154>
 800197c:	4a48      	ldr	r2, [pc, #288]	; (8001aa0 <HAL_DMA_IRQHandler+0x250>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d012      	beq.n	80019a8 <HAL_DMA_IRQHandler+0x158>
 8001982:	3214      	adds	r2, #20
 8001984:	4293      	cmp	r3, r2
 8001986:	d011      	beq.n	80019ac <HAL_DMA_IRQHandler+0x15c>
 8001988:	3214      	adds	r2, #20
 800198a:	4293      	cmp	r3, r2
 800198c:	d011      	beq.n	80019b2 <HAL_DMA_IRQHandler+0x162>
 800198e:	3214      	adds	r2, #20
 8001990:	4293      	cmp	r3, r2
 8001992:	d011      	beq.n	80019b8 <HAL_DMA_IRQHandler+0x168>
 8001994:	3214      	adds	r2, #20
 8001996:	4293      	cmp	r3, r2
 8001998:	bf0c      	ite	eq
 800199a:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 800199e:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 80019a2:	e00b      	b.n	80019bc <HAL_DMA_IRQHandler+0x16c>
 80019a4:	2304      	movs	r3, #4
 80019a6:	e009      	b.n	80019bc <HAL_DMA_IRQHandler+0x16c>
 80019a8:	2340      	movs	r3, #64	; 0x40
 80019aa:	e007      	b.n	80019bc <HAL_DMA_IRQHandler+0x16c>
 80019ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019b0:	e004      	b.n	80019bc <HAL_DMA_IRQHandler+0x16c>
 80019b2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80019b6:	e001      	b.n	80019bc <HAL_DMA_IRQHandler+0x16c>
 80019b8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80019bc:	4a36      	ldr	r2, [pc, #216]	; (8001a98 <HAL_DMA_IRQHandler+0x248>)
 80019be:	6053      	str	r3, [r2, #4]

      /* Change DMA peripheral state */
      hdma->State = HAL_DMA_STATE_READY_HALF;
 80019c0:	2311      	movs	r3, #17
 80019c2:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21

      if(hdma->XferHalfCpltCallback != NULL)
 80019c6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80019c8:	b10b      	cbz	r3, 80019ce <HAL_DMA_IRQHandler+0x17e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80019ca:	4620      	mov	r0, r4
 80019cc:	4798      	blx	r3
      }
    }
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 80019ce:	4b32      	ldr	r3, [pc, #200]	; (8001a98 <HAL_DMA_IRQHandler+0x248>)
 80019d0:	6819      	ldr	r1, [r3, #0]
 80019d2:	6823      	ldr	r3, [r4, #0]
 80019d4:	42ab      	cmp	r3, r5
 80019d6:	d013      	beq.n	8001a00 <HAL_DMA_IRQHandler+0x1b0>
 80019d8:	4a31      	ldr	r2, [pc, #196]	; (8001aa0 <HAL_DMA_IRQHandler+0x250>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d012      	beq.n	8001a04 <HAL_DMA_IRQHandler+0x1b4>
 80019de:	3214      	adds	r2, #20
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d011      	beq.n	8001a08 <HAL_DMA_IRQHandler+0x1b8>
 80019e4:	3214      	adds	r2, #20
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d011      	beq.n	8001a0e <HAL_DMA_IRQHandler+0x1be>
 80019ea:	3214      	adds	r2, #20
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d011      	beq.n	8001a14 <HAL_DMA_IRQHandler+0x1c4>
 80019f0:	3214      	adds	r2, #20
 80019f2:	4293      	cmp	r3, r2
 80019f4:	bf0c      	ite	eq
 80019f6:	f44f 1200 	moveq.w	r2, #2097152	; 0x200000
 80019fa:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
 80019fe:	e00b      	b.n	8001a18 <HAL_DMA_IRQHandler+0x1c8>
 8001a00:	2202      	movs	r2, #2
 8001a02:	e009      	b.n	8001a18 <HAL_DMA_IRQHandler+0x1c8>
 8001a04:	2220      	movs	r2, #32
 8001a06:	e007      	b.n	8001a18 <HAL_DMA_IRQHandler+0x1c8>
 8001a08:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a0c:	e004      	b.n	8001a18 <HAL_DMA_IRQHandler+0x1c8>
 8001a0e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a12:	e001      	b.n	8001a18 <HAL_DMA_IRQHandler+0x1c8>
 8001a14:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001a18:	420a      	tst	r2, r1
 8001a1a:	d03b      	beq.n	8001a94 <HAL_DMA_IRQHandler+0x244>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	0791      	lsls	r1, r2, #30
 8001a20:	d538      	bpl.n	8001a94 <HAL_DMA_IRQHandler+0x244>
    {
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	0692      	lsls	r2, r2, #26
      {
        /* Disable the transfer complete interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TC);
 8001a26:	bf5e      	ittt	pl
 8001a28:	681a      	ldrpl	r2, [r3, #0]
 8001a2a:	f022 0202 	bicpl.w	r2, r2, #2
 8001a2e:	601a      	strpl	r2, [r3, #0]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001a30:	42ab      	cmp	r3, r5
 8001a32:	d013      	beq.n	8001a5c <HAL_DMA_IRQHandler+0x20c>
 8001a34:	4a1a      	ldr	r2, [pc, #104]	; (8001aa0 <HAL_DMA_IRQHandler+0x250>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d012      	beq.n	8001a60 <HAL_DMA_IRQHandler+0x210>
 8001a3a:	3214      	adds	r2, #20
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d011      	beq.n	8001a64 <HAL_DMA_IRQHandler+0x214>
 8001a40:	3214      	adds	r2, #20
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d011      	beq.n	8001a6a <HAL_DMA_IRQHandler+0x21a>
 8001a46:	3214      	adds	r2, #20
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d011      	beq.n	8001a70 <HAL_DMA_IRQHandler+0x220>
 8001a4c:	3214      	adds	r2, #20
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	bf0c      	ite	eq
 8001a52:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 8001a56:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 8001a5a:	e00b      	b.n	8001a74 <HAL_DMA_IRQHandler+0x224>
 8001a5c:	2302      	movs	r3, #2
 8001a5e:	e009      	b.n	8001a74 <HAL_DMA_IRQHandler+0x224>
 8001a60:	2320      	movs	r3, #32
 8001a62:	e007      	b.n	8001a74 <HAL_DMA_IRQHandler+0x224>
 8001a64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a68:	e004      	b.n	8001a74 <HAL_DMA_IRQHandler+0x224>
 8001a6a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a6e:	e001      	b.n	8001a74 <HAL_DMA_IRQHandler+0x224>
 8001a70:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a74:	4a08      	ldr	r2, [pc, #32]	; (8001a98 <HAL_DMA_IRQHandler+0x248>)
 8001a76:	6053      	str	r3, [r2, #4]
    
      /* Update error code */
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_NONE);
 8001a78:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001a7a:	6363      	str	r3, [r4, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001a82:	2300      	movs	r3, #0
 8001a84:	f884 3020 	strb.w	r3, [r4, #32]
    
      if(hdma->XferCpltCallback != NULL)
 8001a88:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001a8a:	b11b      	cbz	r3, 8001a94 <HAL_DMA_IRQHandler+0x244>
      {       
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8001a8c:	4620      	mov	r0, r4
      }
    }
  }
}
 8001a8e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      __HAL_UNLOCK(hdma);
    
      if(hdma->XferCpltCallback != NULL)
      {       
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8001a92:	4718      	bx	r3
 8001a94:	bd70      	pop	{r4, r5, r6, pc}
 8001a96:	bf00      	nop
 8001a98:	40020000 	.word	0x40020000
 8001a9c:	40020008 	.word	0x40020008
 8001aa0:	4002001c 	.word	0x4002001c

08001aa4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001aa4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t temp = 0x00;
  uint32_t config = 0x00;
 8001aa8:	2400      	movs	r4, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001aaa:	4626      	mov	r6, r4
 8001aac:	4b62      	ldr	r3, [pc, #392]	; (8001c38 <HAL_GPIO_Init+0x194>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001aae:	f8df e194 	ldr.w	lr, [pc, #404]	; 8001c44 <HAL_GPIO_Init+0x1a0>
 8001ab2:	f8df c194 	ldr.w	ip, [pc, #404]	; 8001c48 <HAL_GPIO_Init+0x1a4>

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001ab6:	2201      	movs	r2, #1
    
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if (iocurrent == ioposition)
 8001ab8:	680d      	ldr	r5, [r1, #0]

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001aba:	40b2      	lsls	r2, r6
    
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if (iocurrent == ioposition)
 8001abc:	ea32 0505 	bics.w	r5, r2, r5
 8001ac0:	f040 80b3 	bne.w	8001c2a <HAL_GPIO_Init+0x186>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001ac4:	684d      	ldr	r5, [r1, #4]
 8001ac6:	2d12      	cmp	r5, #18
 8001ac8:	d028      	beq.n	8001b1c <HAL_GPIO_Init+0x78>
 8001aca:	d80e      	bhi.n	8001aea <HAL_GPIO_Init+0x46>
 8001acc:	2d02      	cmp	r5, #2
 8001ace:	d022      	beq.n	8001b16 <HAL_GPIO_Init+0x72>
 8001ad0:	d804      	bhi.n	8001adc <HAL_GPIO_Init+0x38>
 8001ad2:	b335      	cbz	r5, 8001b22 <HAL_GPIO_Init+0x7e>
 8001ad4:	2d01      	cmp	r5, #1
 8001ad6:	d12d      	bne.n	8001b34 <HAL_GPIO_Init+0x90>
      {
        /* If we are configuring the pin in OUTPUT push-pull mode */
        case GPIO_MODE_OUTPUT_PP:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ad8:	68cc      	ldr	r4, [r1, #12]
          break;
 8001ada:	e02b      	b.n	8001b34 <HAL_GPIO_Init+0x90>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001adc:	2d03      	cmp	r5, #3
 8001ade:	d018      	beq.n	8001b12 <HAL_GPIO_Init+0x6e>
 8001ae0:	2d11      	cmp	r5, #17
 8001ae2:	d127      	bne.n	8001b34 <HAL_GPIO_Init+0x90>
          
        /* If we are configuring the pin in OUTPUT open-drain mode */
        case GPIO_MODE_OUTPUT_OD:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ae4:	68cc      	ldr	r4, [r1, #12]
 8001ae6:	3404      	adds	r4, #4
          break;
 8001ae8:	e024      	b.n	8001b34 <HAL_GPIO_Init+0x90>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001aea:	4f54      	ldr	r7, [pc, #336]	; (8001c3c <HAL_GPIO_Init+0x198>)
 8001aec:	42bd      	cmp	r5, r7
 8001aee:	d018      	beq.n	8001b22 <HAL_GPIO_Init+0x7e>
 8001af0:	d806      	bhi.n	8001b00 <HAL_GPIO_Init+0x5c>
 8001af2:	f8df 8158 	ldr.w	r8, [pc, #344]	; 8001c4c <HAL_GPIO_Init+0x1a8>
 8001af6:	4545      	cmp	r5, r8
 8001af8:	d013      	beq.n	8001b22 <HAL_GPIO_Init+0x7e>
 8001afa:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
 8001afe:	e005      	b.n	8001b0c <HAL_GPIO_Init+0x68>
 8001b00:	4575      	cmp	r5, lr
 8001b02:	d00e      	beq.n	8001b22 <HAL_GPIO_Init+0x7e>
 8001b04:	4565      	cmp	r5, ip
 8001b06:	d00c      	beq.n	8001b22 <HAL_GPIO_Init+0x7e>
 8001b08:	f8df 8144 	ldr.w	r8, [pc, #324]	; 8001c50 <HAL_GPIO_Init+0x1ac>
 8001b0c:	4545      	cmp	r5, r8
 8001b0e:	d111      	bne.n	8001b34 <HAL_GPIO_Init+0x90>
 8001b10:	e007      	b.n	8001b22 <HAL_GPIO_Init+0x7e>
          }
          break; 
          
        /* If we are configuring the pin in INPUT analog mode */
        case GPIO_MODE_ANALOG:
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001b12:	2400      	movs	r4, #0
 8001b14:	e00e      	b.n	8001b34 <HAL_GPIO_Init+0x90>
          
        /* If we are configuring the pin in ALTERNATE FUNCTION push-pull mode */
        case GPIO_MODE_AF_PP:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b16:	68cc      	ldr	r4, [r1, #12]
 8001b18:	3408      	adds	r4, #8
          break;
 8001b1a:	e00b      	b.n	8001b34 <HAL_GPIO_Init+0x90>
          
        /* If we are configuring the pin in ALTERNATE FUNCTION open-drain mode */
        case GPIO_MODE_AF_OD:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b1c:	68cc      	ldr	r4, [r1, #12]
 8001b1e:	340c      	adds	r4, #12
          break;
 8001b20:	e008      	b.n	8001b34 <HAL_GPIO_Init+0x90>
        case GPIO_MODE_EVT_RISING:
        case GPIO_MODE_EVT_FALLING:
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if(GPIO_Init->Pull == GPIO_NOPULL)
 8001b22:	688c      	ldr	r4, [r1, #8]
 8001b24:	b12c      	cbz	r4, 8001b32 <HAL_GPIO_Init+0x8e>
          {  
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
          }
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 8001b26:	2c01      	cmp	r4, #1
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
            
            /* Set the corresponding ODR bit */
            GPIOx->BSRR = ioposition;
 8001b28:	bf0c      	ite	eq
 8001b2a:	6102      	streq	r2, [r0, #16]
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
            
            /* Reset the corresponding ODR bit */
            GPIOx->BRR = ioposition;
 8001b2c:	6142      	strne	r2, [r0, #20]
            /* Set the corresponding ODR bit */
            GPIOx->BSRR = ioposition;
          }
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b2e:	2408      	movs	r4, #8
 8001b30:	e000      	b.n	8001b34 <HAL_GPIO_Init+0x90>
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if(GPIO_Init->Pull == GPIO_NOPULL)
          {  
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b32:	2404      	movs	r4, #4
          break;
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001b34:	2aff      	cmp	r2, #255	; 0xff
 8001b36:	bf97      	itett	ls
 8001b38:	4683      	movls	fp, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
 8001b3a:	f1a6 0508 	subhi.w	r5, r6, #8
          break;
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001b3e:	f8d0 9000 	ldrls.w	r9, [r0]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
 8001b42:	00b5      	lslls	r5, r6, #2
          break;
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001b44:	bf84      	itt	hi
 8001b46:	f8d0 9004 	ldrhi.w	r9, [r0, #4]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
 8001b4a:	00ad      	lslhi	r5, r5, #2
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8001b4c:	f04f 080f 	mov.w	r8, #15
 8001b50:	fa08 fa05 	lsl.w	sl, r8, r5
 8001b54:	ea29 090a 	bic.w	r9, r9, sl
 8001b58:	fa04 f505 	lsl.w	r5, r4, r5
          break;
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001b5c:	bf88      	it	hi
 8001b5e:	f100 0b04 	addhi.w	fp, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8001b62:	ea49 0505 	orr.w	r5, r9, r5
 8001b66:	f8cb 5000 	str.w	r5, [fp]
      
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001b6a:	f8d1 9004 	ldr.w	r9, [r1, #4]
 8001b6e:	f019 5f80 	tst.w	r9, #268435456	; 0x10000000
 8001b72:	d05a      	beq.n	8001c2a <HAL_GPIO_Init+0x186>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b74:	4d32      	ldr	r5, [pc, #200]	; (8001c40 <HAL_GPIO_Init+0x19c>)
 8001b76:	4f32      	ldr	r7, [pc, #200]	; (8001c40 <HAL_GPIO_Init+0x19c>)
 8001b78:	69ad      	ldr	r5, [r5, #24]
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001b7a:	f006 0a03 	and.w	sl, r6, #3
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b7e:	f045 0501 	orr.w	r5, r5, #1
 8001b82:	61bd      	str	r5, [r7, #24]
 8001b84:	69bd      	ldr	r5, [r7, #24]
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001b86:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b8a:	f005 0501 	and.w	r5, r5, #1
 8001b8e:	9501      	str	r5, [sp, #4]
 8001b90:	9d01      	ldr	r5, [sp, #4]
 8001b92:	f026 0503 	bic.w	r5, r6, #3
 8001b96:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 8001b9a:	f505 3580 	add.w	r5, r5, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2];
 8001b9e:	f8d5 b008 	ldr.w	fp, [r5, #8]
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001ba2:	f5a7 3784 	sub.w	r7, r7, #67584	; 0x10800
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001ba6:	fa08 f80a 	lsl.w	r8, r8, sl
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001baa:	42b8      	cmp	r0, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001bac:	ea2b 0808 	bic.w	r8, fp, r8
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001bb0:	d010      	beq.n	8001bd4 <HAL_GPIO_Init+0x130>
 8001bb2:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001bb6:	42b8      	cmp	r0, r7
 8001bb8:	d00f      	beq.n	8001bda <HAL_GPIO_Init+0x136>
 8001bba:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001bbe:	42b8      	cmp	r0, r7
 8001bc0:	d00e      	beq.n	8001be0 <HAL_GPIO_Init+0x13c>
 8001bc2:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001bc6:	42b8      	cmp	r0, r7
 8001bc8:	bf0c      	ite	eq
 8001bca:	f04f 0b03 	moveq.w	fp, #3
 8001bce:	f04f 0b04 	movne.w	fp, #4
 8001bd2:	e007      	b.n	8001be4 <HAL_GPIO_Init+0x140>
 8001bd4:	f04f 0b00 	mov.w	fp, #0
 8001bd8:	e004      	b.n	8001be4 <HAL_GPIO_Init+0x140>
 8001bda:	f04f 0b01 	mov.w	fp, #1
 8001bde:	e001      	b.n	8001be4 <HAL_GPIO_Init+0x140>
 8001be0:	f04f 0b02 	mov.w	fp, #2
 8001be4:	fa0b fa0a 	lsl.w	sl, fp, sl
 8001be8:	ea4a 0a08 	orr.w	sl, sl, r8
        AFIO->EXTICR[position >> 2] = temp;
 8001bec:	f8c5 a008 	str.w	sl, [r5, #8]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 8001bf0:	681d      	ldr	r5, [r3, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        AFIO->EXTICR[position >> 2] = temp;
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001bf2:	f419 3f80 	tst.w	r9, #65536	; 0x10000
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 8001bf6:	bf14      	ite	ne
 8001bf8:	4315      	orrne	r5, r2
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 8001bfa:	4395      	biceq	r5, r2
 8001bfc:	601d      	str	r5, [r3, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 8001bfe:	685d      	ldr	r5, [r3, #4]
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c00:	f419 3f00 	tst.w	r9, #131072	; 0x20000
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 8001c04:	bf14      	ite	ne
 8001c06:	4315      	orrne	r5, r2
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 8001c08:	4395      	biceq	r5, r2
 8001c0a:	605d      	str	r5, [r3, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 8001c0c:	689d      	ldr	r5, [r3, #8]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c0e:	f419 1f80 	tst.w	r9, #1048576	; 0x100000
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 8001c12:	bf14      	ite	ne
 8001c14:	4315      	orrne	r5, r2
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 8001c16:	4395      	biceq	r5, r2
 8001c18:	609d      	str	r5, [r3, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 8001c1a:	68dd      	ldr	r5, [r3, #12]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c1c:	f419 1f00 	tst.w	r9, #2097152	; 0x200000
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 8001c20:	bf14      	ite	ne
 8001c22:	432a      	orrne	r2, r5
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 8001c24:	ea25 0202 	biceq.w	r2, r5, r2
 8001c28:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001c2a:	3601      	adds	r6, #1
 8001c2c:	2e10      	cmp	r6, #16
 8001c2e:	f47f af42 	bne.w	8001ab6 <HAL_GPIO_Init+0x12>
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
        }
      }
    }
  }
}
 8001c32:	b003      	add	sp, #12
 8001c34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001c38:	40010400 	.word	0x40010400
 8001c3c:	10210000 	.word	0x10210000
 8001c40:	40021000 	.word	0x40021000
 8001c44:	10310000 	.word	0x10310000
 8001c48:	10320000 	.word	0x10320000
 8001c4c:	10110000 	.word	0x10110000
 8001c50:	10220000 	.word	0x10220000

08001c54 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c54:	b902      	cbnz	r2, 8001c58 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001c56:	0409      	lsls	r1, r1, #16
 8001c58:	6101      	str	r1, [r0, #16]
 8001c5a:	4770      	bx	lr

08001c5c <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001c5c:	68c3      	ldr	r3, [r0, #12]
 8001c5e:	4059      	eors	r1, r3
 8001c60:	60c1      	str	r1, [r0, #12]
 8001c62:	4770      	bx	lr

08001c64 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c64:	6803      	ldr	r3, [r0, #0]
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c66:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c6a:	07dc      	lsls	r4, r3, #31
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c6c:	4605      	mov	r5, r0
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c6e:	d403      	bmi.n	8001c78 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c70:	682b      	ldr	r3, [r5, #0]
 8001c72:	0798      	lsls	r0, r3, #30
 8001c74:	d473      	bmi.n	8001d5e <HAL_RCC_OscConfig+0xfa>
 8001c76:	e0f2      	b.n	8001e5e <HAL_RCC_OscConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001c78:	4cb9      	ldr	r4, [pc, #740]	; (8001f60 <HAL_RCC_OscConfig+0x2fc>)
 8001c7a:	6863      	ldr	r3, [r4, #4]
 8001c7c:	f003 030c 	and.w	r3, r3, #12
 8001c80:	2b04      	cmp	r3, #4
 8001c82:	d007      	beq.n	8001c94 <HAL_RCC_OscConfig+0x30>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c84:	6863      	ldr	r3, [r4, #4]
 8001c86:	f003 030c 	and.w	r3, r3, #12
 8001c8a:	2b08      	cmp	r3, #8
 8001c8c:	d116      	bne.n	8001cbc <HAL_RCC_OscConfig+0x58>
 8001c8e:	6863      	ldr	r3, [r4, #4]
 8001c90:	03d9      	lsls	r1, r3, #15
 8001c92:	d513      	bpl.n	8001cbc <HAL_RCC_OscConfig+0x58>
 8001c94:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c98:	fa93 f2a3 	rbit	r2, r3
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c9c:	6822      	ldr	r2, [r4, #0]
 8001c9e:	fa93 f3a3 	rbit	r3, r3
 8001ca2:	fab3 f383 	clz	r3, r3
 8001ca6:	f003 031f 	and.w	r3, r3, #31
 8001caa:	fa22 f303 	lsr.w	r3, r2, r3
 8001cae:	07da      	lsls	r2, r3, #31
 8001cb0:	d5de      	bpl.n	8001c70 <HAL_RCC_OscConfig+0xc>
 8001cb2:	686b      	ldr	r3, [r5, #4]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d1db      	bne.n	8001c70 <HAL_RCC_OscConfig+0xc>
      {
        return HAL_ERROR;
 8001cb8:	2001      	movs	r0, #1
 8001cba:	e22d      	b.n	8002118 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cbc:	686b      	ldr	r3, [r5, #4]
 8001cbe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cc2:	d015      	beq.n	8001cf0 <HAL_RCC_OscConfig+0x8c>
 8001cc4:	b96b      	cbnz	r3, 8001ce2 <HAL_RCC_OscConfig+0x7e>
 8001cc6:	6823      	ldr	r3, [r4, #0]
 8001cc8:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8001ccc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cd0:	6023      	str	r3, [r4, #0]
 8001cd2:	6823      	ldr	r3, [r4, #0]
 8001cd4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cd8:	6023      	str	r3, [r4, #0]
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cda:	f7ff f9e7 	bl	80010ac <HAL_GetTick>
 8001cde:	4607      	mov	r7, r0
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ce0:	e02f      	b.n	8001d42 <HAL_RCC_OscConfig+0xde>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ce2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ce6:	6823      	ldr	r3, [r4, #0]
 8001ce8:	d106      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x94>
 8001cea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001cee:	6023      	str	r3, [r4, #0]
 8001cf0:	6823      	ldr	r3, [r4, #0]
 8001cf2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cf6:	e005      	b.n	8001d04 <HAL_RCC_OscConfig+0xa0>
 8001cf8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cfc:	6023      	str	r3, [r4, #0]
 8001cfe:	6823      	ldr	r3, [r4, #0]
 8001d00:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d04:	6023      	str	r3, [r4, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d06:	f7ff f9d1 	bl	80010ac <HAL_GetTick>
 8001d0a:	4607      	mov	r7, r0
 8001d0c:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8001d10:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d14:	6822      	ldr	r2, [r4, #0]
 8001d16:	fa96 f3a6 	rbit	r3, r6
 8001d1a:	fab3 f383 	clz	r3, r3
 8001d1e:	f003 031f 	and.w	r3, r3, #31
 8001d22:	fa22 f303 	lsr.w	r3, r2, r3
 8001d26:	07db      	lsls	r3, r3, #31
 8001d28:	d4a2      	bmi.n	8001c70 <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d2a:	f7ff f9bf 	bl	80010ac <HAL_GetTick>
 8001d2e:	1bc0      	subs	r0, r0, r7
 8001d30:	2864      	cmp	r0, #100	; 0x64
 8001d32:	d9ed      	bls.n	8001d10 <HAL_RCC_OscConfig+0xac>
          {
            return HAL_TIMEOUT;
 8001d34:	2003      	movs	r0, #3
 8001d36:	e1ef      	b.n	8002118 <HAL_RCC_OscConfig+0x4b4>
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d38:	f7ff f9b8 	bl	80010ac <HAL_GetTick>
 8001d3c:	1bc0      	subs	r0, r0, r7
 8001d3e:	2864      	cmp	r0, #100	; 0x64
 8001d40:	d8f8      	bhi.n	8001d34 <HAL_RCC_OscConfig+0xd0>
 8001d42:	fa96 f3a6 	rbit	r3, r6
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d46:	6822      	ldr	r2, [r4, #0]
 8001d48:	fa96 f3a6 	rbit	r3, r6
 8001d4c:	fab3 f383 	clz	r3, r3
 8001d50:	f003 031f 	and.w	r3, r3, #31
 8001d54:	fa22 f303 	lsr.w	r3, r2, r3
 8001d58:	07d8      	lsls	r0, r3, #31
 8001d5a:	d4ed      	bmi.n	8001d38 <HAL_RCC_OscConfig+0xd4>
 8001d5c:	e788      	b.n	8001c70 <HAL_RCC_OscConfig+0xc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001d5e:	4c80      	ldr	r4, [pc, #512]	; (8001f60 <HAL_RCC_OscConfig+0x2fc>)
 8001d60:	6863      	ldr	r3, [r4, #4]
 8001d62:	f013 0f0c 	tst.w	r3, #12
 8001d66:	d007      	beq.n	8001d78 <HAL_RCC_OscConfig+0x114>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001d68:	6863      	ldr	r3, [r4, #4]
 8001d6a:	f003 030c 	and.w	r3, r3, #12
 8001d6e:	2b08      	cmp	r3, #8
 8001d70:	d121      	bne.n	8001db6 <HAL_RCC_OscConfig+0x152>
 8001d72:	6863      	ldr	r3, [r4, #4]
 8001d74:	03d9      	lsls	r1, r3, #15
 8001d76:	d41e      	bmi.n	8001db6 <HAL_RCC_OscConfig+0x152>
 8001d78:	2302      	movs	r3, #2
 8001d7a:	fa93 f2a3 	rbit	r2, r3
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d7e:	6822      	ldr	r2, [r4, #0]
 8001d80:	fa93 f3a3 	rbit	r3, r3
 8001d84:	fab3 f383 	clz	r3, r3
 8001d88:	f003 031f 	and.w	r3, r3, #31
 8001d8c:	fa22 f303 	lsr.w	r3, r2, r3
 8001d90:	07da      	lsls	r2, r3, #31
 8001d92:	d502      	bpl.n	8001d9a <HAL_RCC_OscConfig+0x136>
 8001d94:	692b      	ldr	r3, [r5, #16]
 8001d96:	2b01      	cmp	r3, #1
 8001d98:	d18e      	bne.n	8001cb8 <HAL_RCC_OscConfig+0x54>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d9a:	6823      	ldr	r3, [r4, #0]
 8001d9c:	22f8      	movs	r2, #248	; 0xf8
 8001d9e:	fa92 f2a2 	rbit	r2, r2
 8001da2:	fab2 f282 	clz	r2, r2
 8001da6:	6969      	ldr	r1, [r5, #20]
 8001da8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001dac:	fa01 f202 	lsl.w	r2, r1, r2
 8001db0:	4313      	orrs	r3, r2
 8001db2:	6023      	str	r3, [r4, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001db4:	e053      	b.n	8001e5e <HAL_RCC_OscConfig+0x1fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001db6:	692a      	ldr	r2, [r5, #16]
 8001db8:	2301      	movs	r3, #1
 8001dba:	b37a      	cbz	r2, 8001e1c <HAL_RCC_OscConfig+0x1b8>
 8001dbc:	fa93 f2a3 	rbit	r2, r3
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001dc0:	fab2 f282 	clz	r2, r2
 8001dc4:	0092      	lsls	r2, r2, #2
 8001dc6:	f102 4284 	add.w	r2, r2, #1107296256	; 0x42000000
 8001dca:	f502 0284 	add.w	r2, r2, #4325376	; 0x420000
 8001dce:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dd0:	f7ff f96c 	bl	80010ac <HAL_GetTick>
 8001dd4:	4607      	mov	r7, r0
 8001dd6:	2602      	movs	r6, #2
 8001dd8:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ddc:	4860      	ldr	r0, [pc, #384]	; (8001f60 <HAL_RCC_OscConfig+0x2fc>)
 8001dde:	6822      	ldr	r2, [r4, #0]
 8001de0:	fa96 f3a6 	rbit	r3, r6
 8001de4:	fab3 f383 	clz	r3, r3
 8001de8:	f003 031f 	and.w	r3, r3, #31
 8001dec:	fa22 f303 	lsr.w	r3, r2, r3
 8001df0:	07db      	lsls	r3, r3, #31
 8001df2:	d405      	bmi.n	8001e00 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001df4:	f7ff f95a 	bl	80010ac <HAL_GetTick>
 8001df8:	1bc0      	subs	r0, r0, r7
 8001dfa:	2802      	cmp	r0, #2
 8001dfc:	d9ec      	bls.n	8001dd8 <HAL_RCC_OscConfig+0x174>
 8001dfe:	e799      	b.n	8001d34 <HAL_RCC_OscConfig+0xd0>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e00:	6803      	ldr	r3, [r0, #0]
 8001e02:	22f8      	movs	r2, #248	; 0xf8
 8001e04:	fa92 f2a2 	rbit	r2, r2
 8001e08:	fab2 f282 	clz	r2, r2
 8001e0c:	6969      	ldr	r1, [r5, #20]
 8001e0e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001e12:	fa01 f202 	lsl.w	r2, r1, r2
 8001e16:	4313      	orrs	r3, r2
 8001e18:	6003      	str	r3, [r0, #0]
 8001e1a:	e020      	b.n	8001e5e <HAL_RCC_OscConfig+0x1fa>
 8001e1c:	fa93 f3a3 	rbit	r3, r3
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e20:	fab3 f383 	clz	r3, r3
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001e2a:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001e2e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e30:	f7ff f93c 	bl	80010ac <HAL_GetTick>
 8001e34:	4607      	mov	r7, r0
 8001e36:	2602      	movs	r6, #2
 8001e38:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e3c:	6822      	ldr	r2, [r4, #0]
 8001e3e:	fa96 f3a6 	rbit	r3, r6
 8001e42:	fab3 f383 	clz	r3, r3
 8001e46:	f003 031f 	and.w	r3, r3, #31
 8001e4a:	fa22 f303 	lsr.w	r3, r2, r3
 8001e4e:	07d9      	lsls	r1, r3, #31
 8001e50:	d505      	bpl.n	8001e5e <HAL_RCC_OscConfig+0x1fa>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e52:	f7ff f92b 	bl	80010ac <HAL_GetTick>
 8001e56:	1bc0      	subs	r0, r0, r7
 8001e58:	2802      	cmp	r0, #2
 8001e5a:	d9ed      	bls.n	8001e38 <HAL_RCC_OscConfig+0x1d4>
 8001e5c:	e76a      	b.n	8001d34 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e5e:	682b      	ldr	r3, [r5, #0]
 8001e60:	071a      	lsls	r2, r3, #28
 8001e62:	d546      	bpl.n	8001ef2 <HAL_RCC_OscConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e64:	69aa      	ldr	r2, [r5, #24]
 8001e66:	4c3e      	ldr	r4, [pc, #248]	; (8001f60 <HAL_RCC_OscConfig+0x2fc>)
 8001e68:	2301      	movs	r3, #1
 8001e6a:	493e      	ldr	r1, [pc, #248]	; (8001f64 <HAL_RCC_OscConfig+0x300>)
 8001e6c:	b312      	cbz	r2, 8001eb4 <HAL_RCC_OscConfig+0x250>
 8001e6e:	fa93 f2a3 	rbit	r2, r3
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e72:	fab2 f282 	clz	r2, r2
 8001e76:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e7a:	f7ff f917 	bl	80010ac <HAL_GetTick>
 8001e7e:	4607      	mov	r7, r0
 8001e80:	2602      	movs	r6, #2
 8001e82:	fa96 f3a6 	rbit	r3, r6
 8001e86:	fa96 f3a6 	rbit	r3, r6
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e8a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001e8c:	fa96 f3a6 	rbit	r3, r6
 8001e90:	fab3 f383 	clz	r3, r3
 8001e94:	f003 031f 	and.w	r3, r3, #31
 8001e98:	fa22 f303 	lsr.w	r3, r2, r3
 8001e9c:	07db      	lsls	r3, r3, #31
 8001e9e:	d405      	bmi.n	8001eac <HAL_RCC_OscConfig+0x248>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ea0:	f7ff f904 	bl	80010ac <HAL_GetTick>
 8001ea4:	1bc0      	subs	r0, r0, r7
 8001ea6:	2802      	cmp	r0, #2
 8001ea8:	d9eb      	bls.n	8001e82 <HAL_RCC_OscConfig+0x21e>
 8001eaa:	e743      	b.n	8001d34 <HAL_RCC_OscConfig+0xd0>
          return HAL_TIMEOUT;
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      HAL_Delay(1);
 8001eac:	2001      	movs	r0, #1
 8001eae:	f7ff f903 	bl	80010b8 <HAL_Delay>
 8001eb2:	e01e      	b.n	8001ef2 <HAL_RCC_OscConfig+0x28e>
 8001eb4:	fa93 f3a3 	rbit	r3, r3
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001eb8:	fab3 f383 	clz	r3, r3
 8001ebc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ec0:	f7ff f8f4 	bl	80010ac <HAL_GetTick>
 8001ec4:	4607      	mov	r7, r0
 8001ec6:	2602      	movs	r6, #2
 8001ec8:	fa96 f3a6 	rbit	r3, r6
 8001ecc:	fa96 f3a6 	rbit	r3, r6
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ed0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001ed2:	fa96 f3a6 	rbit	r3, r6
 8001ed6:	fab3 f383 	clz	r3, r3
 8001eda:	f003 031f 	and.w	r3, r3, #31
 8001ede:	fa22 f303 	lsr.w	r3, r2, r3
 8001ee2:	07d8      	lsls	r0, r3, #31
 8001ee4:	d505      	bpl.n	8001ef2 <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ee6:	f7ff f8e1 	bl	80010ac <HAL_GetTick>
 8001eea:	1bc0      	subs	r0, r0, r7
 8001eec:	2802      	cmp	r0, #2
 8001eee:	d9eb      	bls.n	8001ec8 <HAL_RCC_OscConfig+0x264>
 8001ef0:	e720      	b.n	8001d34 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ef2:	682b      	ldr	r3, [r5, #0]
 8001ef4:	0759      	lsls	r1, r3, #29
 8001ef6:	d404      	bmi.n	8001f02 <HAL_RCC_OscConfig+0x29e>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ef8:	69ea      	ldr	r2, [r5, #28]
 8001efa:	2a00      	cmp	r2, #0
 8001efc:	f040 8081 	bne.w	8002002 <HAL_RCC_OscConfig+0x39e>
 8001f00:	e0d8      	b.n	80020b4 <HAL_RCC_OscConfig+0x450>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f02:	4c17      	ldr	r4, [pc, #92]	; (8001f60 <HAL_RCC_OscConfig+0x2fc>)
    
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f04:	4e18      	ldr	r6, [pc, #96]	; (8001f68 <HAL_RCC_OscConfig+0x304>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f06:	69e3      	ldr	r3, [r4, #28]
 8001f08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f0c:	61e3      	str	r3, [r4, #28]
 8001f0e:	69e3      	ldr	r3, [r4, #28]
 8001f10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f14:	9301      	str	r3, [sp, #4]
 8001f16:	9b01      	ldr	r3, [sp, #4]
    
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f18:	6833      	ldr	r3, [r6, #0]
 8001f1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f1e:	6033      	str	r3, [r6, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f20:	f7ff f8c4 	bl	80010ac <HAL_GetTick>
 8001f24:	4607      	mov	r7, r0

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001f26:	6833      	ldr	r3, [r6, #0]
 8001f28:	05da      	lsls	r2, r3, #23
 8001f2a:	d405      	bmi.n	8001f38 <HAL_RCC_OscConfig+0x2d4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f2c:	f7ff f8be 	bl	80010ac <HAL_GetTick>
 8001f30:	1bc0      	subs	r0, r0, r7
 8001f32:	2864      	cmp	r0, #100	; 0x64
 8001f34:	d9f7      	bls.n	8001f26 <HAL_RCC_OscConfig+0x2c2>
 8001f36:	e6fd      	b.n	8001d34 <HAL_RCC_OscConfig+0xd0>
          return HAL_TIMEOUT;
        }
      }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f38:	68eb      	ldr	r3, [r5, #12]
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d01c      	beq.n	8001f78 <HAL_RCC_OscConfig+0x314>
 8001f3e:	b9ab      	cbnz	r3, 8001f6c <HAL_RCC_OscConfig+0x308>
 8001f40:	6a23      	ldr	r3, [r4, #32]
 8001f42:	2602      	movs	r6, #2
 8001f44:	f023 0301 	bic.w	r3, r3, #1
 8001f48:	6223      	str	r3, [r4, #32]
 8001f4a:	6a23      	ldr	r3, [r4, #32]
 8001f4c:	4637      	mov	r7, r6
 8001f4e:	f023 0304 	bic.w	r3, r3, #4
 8001f52:	6223      	str	r3, [r4, #32]
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f54:	f7ff f8aa 	bl	80010ac <HAL_GetTick>
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f58:	f241 3988 	movw	r9, #5000	; 0x1388
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f5c:	4680      	mov	r8, r0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f5e:	e048      	b.n	8001ff2 <HAL_RCC_OscConfig+0x38e>
 8001f60:	40021000 	.word	0x40021000
 8001f64:	42420480 	.word	0x42420480
 8001f68:	40007000 	.word	0x40007000
          return HAL_TIMEOUT;
        }
      }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f6c:	2b05      	cmp	r3, #5
 8001f6e:	6a23      	ldr	r3, [r4, #32]
 8001f70:	d106      	bne.n	8001f80 <HAL_RCC_OscConfig+0x31c>
 8001f72:	f043 0304 	orr.w	r3, r3, #4
 8001f76:	6223      	str	r3, [r4, #32]
 8001f78:	6a23      	ldr	r3, [r4, #32]
 8001f7a:	f043 0301 	orr.w	r3, r3, #1
 8001f7e:	e005      	b.n	8001f8c <HAL_RCC_OscConfig+0x328>
 8001f80:	f023 0301 	bic.w	r3, r3, #1
 8001f84:	6223      	str	r3, [r4, #32]
 8001f86:	6a23      	ldr	r3, [r4, #32]
 8001f88:	f023 0304 	bic.w	r3, r3, #4
 8001f8c:	6223      	str	r3, [r4, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f8e:	f7ff f88d 	bl	80010ac <HAL_GetTick>
 8001f92:	2602      	movs	r6, #2
 8001f94:	4681      	mov	r9, r0
 8001f96:	46b0      	mov	r8, r6
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f98:	f241 3788 	movw	r7, #5000	; 0x1388
 8001f9c:	fa96 f3a6 	rbit	r3, r6
 8001fa0:	fa96 f3a6 	rbit	r3, r6
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fa4:	b10b      	cbz	r3, 8001faa <HAL_RCC_OscConfig+0x346>
 8001fa6:	6a22      	ldr	r2, [r4, #32]
 8001fa8:	e000      	b.n	8001fac <HAL_RCC_OscConfig+0x348>
 8001faa:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001fac:	fa98 f3a8 	rbit	r3, r8
 8001fb0:	fab3 f383 	clz	r3, r3
 8001fb4:	f003 031f 	and.w	r3, r3, #31
 8001fb8:	fa22 f303 	lsr.w	r3, r2, r3
 8001fbc:	07db      	lsls	r3, r3, #31
 8001fbe:	d49b      	bmi.n	8001ef8 <HAL_RCC_OscConfig+0x294>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fc0:	f7ff f874 	bl	80010ac <HAL_GetTick>
 8001fc4:	ebc9 0000 	rsb	r0, r9, r0
 8001fc8:	42b8      	cmp	r0, r7
 8001fca:	d9e7      	bls.n	8001f9c <HAL_RCC_OscConfig+0x338>
 8001fcc:	e6b2      	b.n	8001d34 <HAL_RCC_OscConfig+0xd0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fce:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001fd0:	fa97 f3a7 	rbit	r3, r7
 8001fd4:	fab3 f383 	clz	r3, r3
 8001fd8:	f003 031f 	and.w	r3, r3, #31
 8001fdc:	fa22 f303 	lsr.w	r3, r2, r3
 8001fe0:	07d8      	lsls	r0, r3, #31
 8001fe2:	d589      	bpl.n	8001ef8 <HAL_RCC_OscConfig+0x294>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fe4:	f7ff f862 	bl	80010ac <HAL_GetTick>
 8001fe8:	ebc8 0000 	rsb	r0, r8, r0
 8001fec:	4548      	cmp	r0, r9
 8001fee:	f63f aea1 	bhi.w	8001d34 <HAL_RCC_OscConfig+0xd0>
 8001ff2:	fa96 f3a6 	rbit	r3, r6
 8001ff6:	fa96 f3a6 	rbit	r3, r6
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d0e7      	beq.n	8001fce <HAL_RCC_OscConfig+0x36a>
 8001ffe:	6a22      	ldr	r2, [r4, #32]
 8002000:	e7e6      	b.n	8001fd0 <HAL_RCC_OscConfig+0x36c>
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002002:	4c47      	ldr	r4, [pc, #284]	; (8002120 <HAL_RCC_OscConfig+0x4bc>)
 8002004:	6863      	ldr	r3, [r4, #4]
 8002006:	f003 030c 	and.w	r3, r3, #12
 800200a:	2b08      	cmp	r3, #8
 800200c:	f43f ae54 	beq.w	8001cb8 <HAL_RCC_OscConfig+0x54>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002010:	2a02      	cmp	r2, #2
 8002012:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002016:	d15c      	bne.n	80020d2 <HAL_RCC_OscConfig+0x46e>
 8002018:	fa93 f3a3 	rbit	r3, r3
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800201c:	fab3 f383 	clz	r3, r3
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002026:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 800202a:	2200      	movs	r2, #0
 800202c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800202e:	f7ff f83d 	bl	80010ac <HAL_GetTick>
 8002032:	4680      	mov	r8, r0
 8002034:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 8002038:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800203c:	4f38      	ldr	r7, [pc, #224]	; (8002120 <HAL_RCC_OscConfig+0x4bc>)
 800203e:	6822      	ldr	r2, [r4, #0]
 8002040:	fa96 f3a6 	rbit	r3, r6
 8002044:	fab3 f383 	clz	r3, r3
 8002048:	f003 031f 	and.w	r3, r3, #31
 800204c:	fa22 f303 	lsr.w	r3, r2, r3
 8002050:	07d9      	lsls	r1, r3, #31
 8002052:	d431      	bmi.n	80020b8 <HAL_RCC_OscConfig+0x454>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002054:	6a2e      	ldr	r6, [r5, #32]
 8002056:	f5b6 3f80 	cmp.w	r6, #65536	; 0x10000
 800205a:	d105      	bne.n	8002068 <HAL_RCC_OscConfig+0x404>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800205c:	6879      	ldr	r1, [r7, #4]
 800205e:	f421 3000 	bic.w	r0, r1, #131072	; 0x20000
 8002062:	68a9      	ldr	r1, [r5, #8]
 8002064:	4301      	orrs	r1, r0
 8002066:	6079      	str	r1, [r7, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002068:	6863      	ldr	r3, [r4, #4]
 800206a:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800206c:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 8002070:	4332      	orrs	r2, r6
 8002072:	4313      	orrs	r3, r2
 8002074:	6063      	str	r3, [r4, #4]
 8002076:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800207a:	fa93 f3a3 	rbit	r3, r3
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800207e:	fab3 f383 	clz	r3, r3
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002088:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 800208c:	2201      	movs	r2, #1
 800208e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002090:	f7ff f80c 	bl	80010ac <HAL_GetTick>
 8002094:	4606      	mov	r6, r0
 8002096:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 800209a:	fa95 f3a5 	rbit	r3, r5
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800209e:	6822      	ldr	r2, [r4, #0]
 80020a0:	fa95 f3a5 	rbit	r3, r5
 80020a4:	fab3 f383 	clz	r3, r3
 80020a8:	f003 031f 	and.w	r3, r3, #31
 80020ac:	fa22 f303 	lsr.w	r3, r2, r3
 80020b0:	07da      	lsls	r2, r3, #31
 80020b2:	d508      	bpl.n	80020c6 <HAL_RCC_OscConfig+0x462>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80020b4:	2000      	movs	r0, #0
 80020b6:	e02f      	b.n	8002118 <HAL_RCC_OscConfig+0x4b4>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020b8:	f7fe fff8 	bl	80010ac <HAL_GetTick>
 80020bc:	ebc8 0000 	rsb	r0, r8, r0
 80020c0:	2802      	cmp	r0, #2
 80020c2:	d9b9      	bls.n	8002038 <HAL_RCC_OscConfig+0x3d4>
 80020c4:	e636      	b.n	8001d34 <HAL_RCC_OscConfig+0xd0>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020c6:	f7fe fff1 	bl	80010ac <HAL_GetTick>
 80020ca:	1b80      	subs	r0, r0, r6
 80020cc:	2802      	cmp	r0, #2
 80020ce:	d9e4      	bls.n	800209a <HAL_RCC_OscConfig+0x436>
 80020d0:	e630      	b.n	8001d34 <HAL_RCC_OscConfig+0xd0>
 80020d2:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020d6:	fab3 f383 	clz	r3, r3
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 80020e0:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 80020e4:	2200      	movs	r2, #0
 80020e6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020e8:	f7fe ffe0 	bl	80010ac <HAL_GetTick>
 80020ec:	4606      	mov	r6, r0
 80020ee:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 80020f2:	fa95 f3a5 	rbit	r3, r5
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020f6:	6822      	ldr	r2, [r4, #0]
 80020f8:	fa95 f3a5 	rbit	r3, r5
 80020fc:	fab3 f383 	clz	r3, r3
 8002100:	f003 031f 	and.w	r3, r3, #31
 8002104:	fa22 f303 	lsr.w	r3, r2, r3
 8002108:	07db      	lsls	r3, r3, #31
 800210a:	d5d3      	bpl.n	80020b4 <HAL_RCC_OscConfig+0x450>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800210c:	f7fe ffce 	bl	80010ac <HAL_GetTick>
 8002110:	1b80      	subs	r0, r0, r6
 8002112:	2802      	cmp	r0, #2
 8002114:	d9ed      	bls.n	80020f2 <HAL_RCC_OscConfig+0x48e>
 8002116:	e60d      	b.n	8001d34 <HAL_RCC_OscConfig+0xd0>
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
}
 8002118:	b003      	add	sp, #12
 800211a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800211e:	bf00      	nop
 8002120:	40021000 	.word	0x40021000

08002124 <HAL_RCC_GetSysClockFreq>:
{
#if   defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002124:	4b1f      	ldr	r3, [pc, #124]	; (80021a4 <HAL_RCC_GetSysClockFreq+0x80>)
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002126:	b570      	push	{r4, r5, r6, lr}
#if   defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002128:	f103 0510 	add.w	r5, r3, #16
 800212c:	462e      	mov	r6, r5
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800212e:	b086      	sub	sp, #24
#if   defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002130:	ac02      	add	r4, sp, #8
 8002132:	4622      	mov	r2, r4
 8002134:	6818      	ldr	r0, [r3, #0]
 8002136:	6859      	ldr	r1, [r3, #4]
 8002138:	3308      	adds	r3, #8
 800213a:	c203      	stmia	r2!, {r0, r1}
 800213c:	42ab      	cmp	r3, r5
 800213e:	4614      	mov	r4, r2
 8002140:	d1f7      	bne.n	8002132 <HAL_RCC_GetSysClockFreq+0xe>
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 8002142:	8833      	ldrh	r3, [r6, #0]
  uint32_t sysclockfreq = 0;
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0, pll2mul = 0;
#endif /*RCC_CFGR2_PREDIV1SRC*/
  
  tmpreg = RCC->CFGR;
 8002144:	4c18      	ldr	r4, [pc, #96]	; (80021a8 <HAL_RCC_GetSysClockFreq+0x84>)
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 8002146:	f8ad 3004 	strh.w	r3, [sp, #4]
  uint32_t sysclockfreq = 0;
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0, pll2mul = 0;
#endif /*RCC_CFGR2_PREDIV1SRC*/
  
  tmpreg = RCC->CFGR;
 800214a:	6860      	ldr	r0, [r4, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800214c:	f000 030c 	and.w	r3, r0, #12
 8002150:	2b08      	cmp	r3, #8
 8002152:	d124      	bne.n	800219e <HAL_RCC_GetSysClockFreq+0x7a>
 8002154:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8002158:	fa93 f3a3 	rbit	r3, r3
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> POSITION_VAL(RCC_CFGR_PLLMULL)];
 800215c:	fab3 f383 	clz	r3, r3
 8002160:	f400 1270 	and.w	r2, r0, #3932160	; 0x3c0000
 8002164:	fa22 f303 	lsr.w	r3, r2, r3
 8002168:	aa06      	add	r2, sp, #24
 800216a:	4413      	add	r3, r2
 800216c:	f813 1c10 	ldrb.w	r1, [r3, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002170:	03c3      	lsls	r3, r0, #15
 8002172:	d511      	bpl.n	8002198 <HAL_RCC_GetSysClockFreq+0x74>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> POSITION_VAL(RCC_CFGR2_PREDIV1)];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> POSITION_VAL(RCC_CFGR_PLLXTPRE)];
 8002174:	6862      	ldr	r2, [r4, #4]
 8002176:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800217a:	fa93 f3a3 	rbit	r3, r3
 800217e:	fab3 f083 	clz	r0, r3
 8002182:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 8002186:	40c3      	lsrs	r3, r0
 8002188:	aa06      	add	r2, sp, #24
 800218a:	4413      	add	r3, r2
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 800218c:	f813 0c14 	ldrb.w	r0, [r3, #-20]
 8002190:	4b06      	ldr	r3, [pc, #24]	; (80021ac <HAL_RCC_GetSysClockFreq+0x88>)
 8002192:	fbb3 f0f0 	udiv	r0, r3, r0
 8002196:	e000      	b.n	800219a <HAL_RCC_GetSysClockFreq+0x76>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002198:	4805      	ldr	r0, [pc, #20]	; (80021b0 <HAL_RCC_GetSysClockFreq+0x8c>)
 800219a:	4348      	muls	r0, r1
 800219c:	e000      	b.n	80021a0 <HAL_RCC_GetSysClockFreq+0x7c>
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800219e:	4803      	ldr	r0, [pc, #12]	; (80021ac <HAL_RCC_GetSysClockFreq+0x88>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80021a0:	b006      	add	sp, #24
 80021a2:	bd70      	pop	{r4, r5, r6, pc}
 80021a4:	08006790 	.word	0x08006790
 80021a8:	40021000 	.word	0x40021000
 80021ac:	007a1200 	.word	0x007a1200
 80021b0:	003d0900 	.word	0x003d0900

080021b4 <HAL_RCC_ClockConfig>:
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80021b4:	4a54      	ldr	r2, [pc, #336]	; (8002308 <HAL_RCC_ClockConfig+0x154>)
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80021ba:	6813      	ldr	r3, [r2, #0]
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021bc:	4606      	mov	r6, r0
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80021be:	f003 0307 	and.w	r3, r3, #7
 80021c2:	428b      	cmp	r3, r1
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021c4:	460d      	mov	r5, r1
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80021c6:	d30a      	bcc.n	80021de <HAL_RCC_ClockConfig+0x2a>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021c8:	6831      	ldr	r1, [r6, #0]
 80021ca:	078c      	lsls	r4, r1, #30
 80021cc:	d514      	bpl.n	80021f8 <HAL_RCC_ClockConfig+0x44>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021ce:	484f      	ldr	r0, [pc, #316]	; (800230c <HAL_RCC_ClockConfig+0x158>)
 80021d0:	6843      	ldr	r3, [r0, #4]
 80021d2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021d6:	68b3      	ldr	r3, [r6, #8]
 80021d8:	4313      	orrs	r3, r2
 80021da:	6043      	str	r3, [r0, #4]
 80021dc:	e00c      	b.n	80021f8 <HAL_RCC_ClockConfig+0x44>
#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021de:	6813      	ldr	r3, [r2, #0]
 80021e0:	f023 0307 	bic.w	r3, r3, #7
 80021e4:	430b      	orrs	r3, r1
 80021e6:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80021e8:	6813      	ldr	r3, [r2, #0]
 80021ea:	f003 0307 	and.w	r3, r3, #7
 80021ee:	4299      	cmp	r1, r3
 80021f0:	d0ea      	beq.n	80021c8 <HAL_RCC_ClockConfig+0x14>
    {
      return HAL_ERROR;
 80021f2:	2001      	movs	r0, #1
 80021f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021f8:	07c8      	lsls	r0, r1, #31
 80021fa:	d406      	bmi.n	800220a <HAL_RCC_ClockConfig+0x56>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80021fc:	4a42      	ldr	r2, [pc, #264]	; (8002308 <HAL_RCC_ClockConfig+0x154>)
 80021fe:	6813      	ldr	r3, [r2, #0]
 8002200:	f003 0307 	and.w	r3, r3, #7
 8002204:	429d      	cmp	r5, r3
 8002206:	d34a      	bcc.n	800229e <HAL_RCC_ClockConfig+0xea>
 8002208:	e053      	b.n	80022b2 <HAL_RCC_ClockConfig+0xfe>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800220a:	6872      	ldr	r2, [r6, #4]
 800220c:	4c3f      	ldr	r4, [pc, #252]	; (800230c <HAL_RCC_ClockConfig+0x158>)
 800220e:	2a01      	cmp	r2, #1
 8002210:	d102      	bne.n	8002218 <HAL_RCC_ClockConfig+0x64>
 8002212:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002216:	e004      	b.n	8002222 <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002218:	2a02      	cmp	r2, #2
 800221a:	bf0c      	ite	eq
 800221c:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8002220:	2302      	movne	r3, #2
 8002222:	fa93 f1a3 	rbit	r1, r3
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002226:	6821      	ldr	r1, [r4, #0]
 8002228:	fa93 f3a3 	rbit	r3, r3
 800222c:	fab3 f383 	clz	r3, r3
 8002230:	f003 031f 	and.w	r3, r3, #31
 8002234:	fa21 f303 	lsr.w	r3, r1, r3
 8002238:	07d9      	lsls	r1, r3, #31
 800223a:	d5da      	bpl.n	80021f2 <HAL_RCC_ClockConfig+0x3e>
      {
        return HAL_ERROR;
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800223c:	6863      	ldr	r3, [r4, #4]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800223e:	f241 3888 	movw	r8, #5000	; 0x1388
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
      {
        return HAL_ERROR;
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002242:	f023 0303 	bic.w	r3, r3, #3
 8002246:	431a      	orrs	r2, r3
 8002248:	6062      	str	r2, [r4, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800224a:	f7fe ff2f 	bl	80010ac <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800224e:	6873      	ldr	r3, [r6, #4]
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002250:	4607      	mov	r7, r0
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002252:	2b01      	cmp	r3, #1
 8002254:	d10c      	bne.n	8002270 <HAL_RCC_ClockConfig+0xbc>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002256:	6863      	ldr	r3, [r4, #4]
 8002258:	f003 030c 	and.w	r3, r3, #12
 800225c:	2b04      	cmp	r3, #4
 800225e:	d0cd      	beq.n	80021fc <HAL_RCC_ClockConfig+0x48>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002260:	f7fe ff24 	bl	80010ac <HAL_GetTick>
 8002264:	1bc0      	subs	r0, r0, r7
 8002266:	4540      	cmp	r0, r8
 8002268:	d9f5      	bls.n	8002256 <HAL_RCC_ClockConfig+0xa2>
        {
          return HAL_TIMEOUT;
 800226a:	2003      	movs	r0, #3
 800226c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002270:	2b02      	cmp	r3, #2
 8002272:	d10f      	bne.n	8002294 <HAL_RCC_ClockConfig+0xe0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002274:	6863      	ldr	r3, [r4, #4]
 8002276:	f003 030c 	and.w	r3, r3, #12
 800227a:	2b08      	cmp	r3, #8
 800227c:	d0be      	beq.n	80021fc <HAL_RCC_ClockConfig+0x48>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800227e:	f7fe ff15 	bl	80010ac <HAL_GetTick>
 8002282:	1bc0      	subs	r0, r0, r7
 8002284:	4540      	cmp	r0, r8
 8002286:	d9f5      	bls.n	8002274 <HAL_RCC_ClockConfig+0xc0>
 8002288:	e7ef      	b.n	800226a <HAL_RCC_ClockConfig+0xb6>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800228a:	f7fe ff0f 	bl	80010ac <HAL_GetTick>
 800228e:	1bc0      	subs	r0, r0, r7
 8002290:	4540      	cmp	r0, r8
 8002292:	d8ea      	bhi.n	800226a <HAL_RCC_ClockConfig+0xb6>
        }
      }
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002294:	6863      	ldr	r3, [r4, #4]
 8002296:	f013 0f0c 	tst.w	r3, #12
 800229a:	d1f6      	bne.n	800228a <HAL_RCC_ClockConfig+0xd6>
 800229c:	e7ae      	b.n	80021fc <HAL_RCC_ClockConfig+0x48>
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800229e:	6813      	ldr	r3, [r2, #0]
 80022a0:	f023 0307 	bic.w	r3, r3, #7
 80022a4:	432b      	orrs	r3, r5
 80022a6:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80022a8:	6813      	ldr	r3, [r2, #0]
 80022aa:	f003 0307 	and.w	r3, r3, #7
 80022ae:	429d      	cmp	r5, r3
 80022b0:	d19f      	bne.n	80021f2 <HAL_RCC_ClockConfig+0x3e>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022b2:	6831      	ldr	r1, [r6, #0]
 80022b4:	4c15      	ldr	r4, [pc, #84]	; (800230c <HAL_RCC_ClockConfig+0x158>)
 80022b6:	f011 0f04 	tst.w	r1, #4
 80022ba:	d005      	beq.n	80022c8 <HAL_RCC_ClockConfig+0x114>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022bc:	6863      	ldr	r3, [r4, #4]
 80022be:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80022c2:	68f3      	ldr	r3, [r6, #12]
 80022c4:	4313      	orrs	r3, r2
 80022c6:	6063      	str	r3, [r4, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022c8:	070b      	lsls	r3, r1, #28
 80022ca:	d506      	bpl.n	80022da <HAL_RCC_ClockConfig+0x126>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80022cc:	6863      	ldr	r3, [r4, #4]
 80022ce:	6932      	ldr	r2, [r6, #16]
 80022d0:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80022d4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80022d8:	6063      	str	r3, [r4, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80022da:	f7ff ff23 	bl	8002124 <HAL_RCC_GetSysClockFreq>
 80022de:	6863      	ldr	r3, [r4, #4]
 80022e0:	22f0      	movs	r2, #240	; 0xf0
 80022e2:	fa92 f2a2 	rbit	r2, r2
 80022e6:	fab2 f282 	clz	r2, r2
 80022ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022ee:	40d3      	lsrs	r3, r2
 80022f0:	4a07      	ldr	r2, [pc, #28]	; (8002310 <HAL_RCC_ClockConfig+0x15c>)
 80022f2:	5cd3      	ldrb	r3, [r2, r3]
 80022f4:	40d8      	lsrs	r0, r3
 80022f6:	4b07      	ldr	r3, [pc, #28]	; (8002314 <HAL_RCC_ClockConfig+0x160>)
 80022f8:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80022fa:	2000      	movs	r0, #0
 80022fc:	f7fe feaa 	bl	8001054 <HAL_InitTick>
  
  return HAL_OK;
 8002300:	2000      	movs	r0, #0
}
 8002302:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002306:	bf00      	nop
 8002308:	40022000 	.word	0x40022000
 800230c:	40021000 	.word	0x40021000
 8002310:	080067a2 	.word	0x080067a2
 8002314:	20000000 	.word	0x20000000

08002318 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002318:	4b01      	ldr	r3, [pc, #4]	; (8002320 <HAL_RCC_GetHCLKFreq+0x8>)
 800231a:	6818      	ldr	r0, [r3, #0]
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop
 8002320:	20000000 	.word	0x20000000

08002324 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002324:	4b08      	ldr	r3, [pc, #32]	; (8002348 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002326:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	fa92 f2a2 	rbit	r2, r2
 8002330:	fab2 f282 	clz	r2, r2
 8002334:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002338:	40d3      	lsrs	r3, r2
 800233a:	4a04      	ldr	r2, [pc, #16]	; (800234c <HAL_RCC_GetPCLK1Freq+0x28>)
 800233c:	5cd3      	ldrb	r3, [r2, r3]
 800233e:	4a04      	ldr	r2, [pc, #16]	; (8002350 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8002340:	6810      	ldr	r0, [r2, #0]
}    
 8002342:	40d8      	lsrs	r0, r3
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	40021000 	.word	0x40021000
 800234c:	080067b2 	.word	0x080067b2
 8002350:	20000000 	.word	0x20000000

08002354 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002354:	4b08      	ldr	r3, [pc, #32]	; (8002378 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002356:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	fa92 f2a2 	rbit	r2, r2
 8002360:	fab2 f282 	clz	r2, r2
 8002364:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002368:	40d3      	lsrs	r3, r2
 800236a:	4a04      	ldr	r2, [pc, #16]	; (800237c <HAL_RCC_GetPCLK2Freq+0x28>)
 800236c:	5cd3      	ldrb	r3, [r2, r3]
 800236e:	4a04      	ldr	r2, [pc, #16]	; (8002380 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8002370:	6810      	ldr	r0, [r2, #0]
} 
 8002372:	40d8      	lsrs	r0, r3
 8002374:	4770      	bx	lr
 8002376:	bf00      	nop
 8002378:	40021000 	.word	0x40021000
 800237c:	080067b2 	.word	0x080067b2
 8002380:	20000000 	.word	0x20000000

08002384 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002384:	6803      	ldr	r3, [r0, #0]
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002386:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800238a:	07dc      	lsls	r4, r3, #31
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800238c:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800238e:	d564      	bpl.n	800245a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002390:	4c3e      	ldr	r4, [pc, #248]	; (800248c <HAL_RCCEx_PeriphCLKConfig+0x108>)
    
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 8002392:	4e3f      	ldr	r6, [pc, #252]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002394:	69e3      	ldr	r3, [r4, #28]
 8002396:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800239a:	61e3      	str	r3, [r4, #28]
 800239c:	69e3      	ldr	r3, [r4, #28]
 800239e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023a2:	9301      	str	r3, [sp, #4]
 80023a4:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 80023a6:	6833      	ldr	r3, [r6, #0]
 80023a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023ac:	6033      	str	r3, [r6, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80023ae:	f7fe fe7d 	bl	80010ac <HAL_GetTick>
 80023b2:	4607      	mov	r7, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80023b4:	6833      	ldr	r3, [r6, #0]
 80023b6:	05d8      	lsls	r0, r3, #23
 80023b8:	d406      	bmi.n	80023c8 <HAL_RCCEx_PeriphCLKConfig+0x44>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023ba:	f7fe fe77 	bl	80010ac <HAL_GetTick>
 80023be:	1bc0      	subs	r0, r0, r7
 80023c0:	2864      	cmp	r0, #100	; 0x64
 80023c2:	d9f7      	bls.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x30>
      {
        return HAL_TIMEOUT;
 80023c4:	2003      	movs	r0, #3
 80023c6:	e05d      	b.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x100>
      }      
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80023c8:	6a23      	ldr	r3, [r4, #32]
 80023ca:	4830      	ldr	r0, [pc, #192]	; (800248c <HAL_RCCEx_PeriphCLKConfig+0x108>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80023cc:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80023d0:	d106      	bne.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80023d2:	6a23      	ldr	r3, [r4, #32]
 80023d4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80023d8:	686b      	ldr	r3, [r5, #4]
 80023da:	4313      	orrs	r3, r2
 80023dc:	6223      	str	r3, [r4, #32]
 80023de:	e03c      	b.n	800245a <HAL_RCCEx_PeriphCLKConfig+0xd6>
      }      
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80023e0:	686a      	ldr	r2, [r5, #4]
 80023e2:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d0f3      	beq.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80023ea:	6a01      	ldr	r1, [r0, #32]
 80023ec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80023f0:	f421 7740 	bic.w	r7, r1, #768	; 0x300
 80023f4:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80023f8:	fab2 f282 	clz	r2, r2
 80023fc:	4e25      	ldr	r6, [pc, #148]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 80023fe:	f04f 0e01 	mov.w	lr, #1
 8002402:	f846 e022 	str.w	lr, [r6, r2, lsl #2]
 8002406:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 800240a:	fab3 f383 	clz	r3, r3
 800240e:	2200      	movs	r2, #0
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002410:	07c9      	lsls	r1, r1, #31
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002412:	f846 2023 	str.w	r2, [r6, r3, lsl #2]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002416:	6207      	str	r7, [r0, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002418:	d5db      	bpl.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
      {
        /* Get timeout */
        tickstart = HAL_GetTick();
 800241a:	f7fe fe47 	bl	80010ac <HAL_GetTick>
 800241e:	2602      	movs	r6, #2
 8002420:	4680      	mov	r8, r0
 8002422:	4637      	mov	r7, r6
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002424:	f241 3988 	movw	r9, #5000	; 0x1388
 8002428:	fa96 f3a6 	rbit	r3, r6
 800242c:	fa96 f3a6 	rbit	r3, r6
      {
        /* Get timeout */
        tickstart = HAL_GetTick();
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002430:	b10b      	cbz	r3, 8002436 <HAL_RCCEx_PeriphCLKConfig+0xb2>
 8002432:	6a22      	ldr	r2, [r4, #32]
 8002434:	e000      	b.n	8002438 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 8002436:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002438:	fa97 f3a7 	rbit	r3, r7
 800243c:	fab3 f383 	clz	r3, r3
 8002440:	f003 031f 	and.w	r3, r3, #31
 8002444:	fa22 f303 	lsr.w	r3, r2, r3
 8002448:	07da      	lsls	r2, r3, #31
 800244a:	d4c2      	bmi.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800244c:	f7fe fe2e 	bl	80010ac <HAL_GetTick>
 8002450:	ebc8 0000 	rsb	r0, r8, r0
 8002454:	4548      	cmp	r0, r9
 8002456:	d9e7      	bls.n	8002428 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8002458:	e7b4      	b.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x40>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800245a:	6828      	ldr	r0, [r5, #0]
 800245c:	0783      	lsls	r3, r0, #30
 800245e:	d506      	bpl.n	800246e <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002460:	490a      	ldr	r1, [pc, #40]	; (800248c <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8002462:	684b      	ldr	r3, [r1, #4]
 8002464:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002468:	68ab      	ldr	r3, [r5, #8]
 800246a:	4313      	orrs	r3, r2
 800246c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800246e:	f010 0010 	ands.w	r0, r0, #16
 8002472:	d007      	beq.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002474:	4905      	ldr	r1, [pc, #20]	; (800248c <HAL_RCCEx_PeriphCLKConfig+0x108>)
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002476:	2000      	movs	r0, #0
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002478:	684b      	ldr	r3, [r1, #4]
 800247a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800247e:	68eb      	ldr	r3, [r5, #12]
 8002480:	4313      	orrs	r3, r2
 8002482:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
}
 8002484:	b003      	add	sp, #12
 8002486:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800248a:	bf00      	nop
 800248c:	40021000 	.word	0x40021000
 8002490:	40007000 	.word	0x40007000
 8002494:	42420400 	.word	0x42420400

08002498 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002498:	6803      	ldr	r3, [r0, #0]
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);

  /* Return function status */
  return HAL_OK;
}
 800249a:	2000      	movs	r0, #0
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800249c:	68da      	ldr	r2, [r3, #12]
 800249e:	f042 0201 	orr.w	r2, r2, #1
 80024a2:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	f042 0201 	orr.w	r2, r2, #1
 80024aa:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
}
 80024ac:	4770      	bx	lr

080024ae <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
  uint32_t tmpsmcr = 0;

  /* Process Locked */
  __HAL_LOCK(htim);
 80024ae:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
  * @param  sClockSourceConfig : pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 80024b2:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpsmcr = 0;

  /* Process Locked */
  __HAL_LOCK(htim);
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	f04f 0302 	mov.w	r3, #2
 80024ba:	f000 80b0 	beq.w	800261e <HAL_TIM_ConfigClockSource+0x170>

  htim->State = HAL_TIM_STATE_BUSY;
 80024be:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80024c2:	6803      	ldr	r3, [r0, #0]
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
  uint32_t tmpsmcr = 0;

  /* Process Locked */
  __HAL_LOCK(htim);
 80024c4:	2201      	movs	r2, #1
 80024c6:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80024ca:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80024cc:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80024d0:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80024d4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80024d6:	680a      	ldr	r2, [r1, #0]
 80024d8:	2a40      	cmp	r2, #64	; 0x40
 80024da:	d077      	beq.n	80025cc <HAL_TIM_ConfigClockSource+0x11e>
 80024dc:	d818      	bhi.n	8002510 <HAL_TIM_ConfigClockSource+0x62>
 80024de:	2a10      	cmp	r2, #16
 80024e0:	f000 808b 	beq.w	80025fa <HAL_TIM_ConfigClockSource+0x14c>
 80024e4:	d808      	bhi.n	80024f8 <HAL_TIM_ConfigClockSource+0x4a>
 80024e6:	2a00      	cmp	r2, #0
 80024e8:	f040 8093 	bne.w	8002612 <HAL_TIM_ConfigClockSource+0x164>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80024ec:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80024ee:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80024f2:	f042 0207 	orr.w	r2, r2, #7
 80024f6:	e08b      	b.n	8002610 <HAL_TIM_ConfigClockSource+0x162>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;

  switch (sClockSourceConfig->ClockSource)
 80024f8:	2a20      	cmp	r2, #32
 80024fa:	f000 8084 	beq.w	8002606 <HAL_TIM_ConfigClockSource+0x158>
 80024fe:	2a30      	cmp	r2, #48	; 0x30
 8002500:	f040 8087 	bne.w	8002612 <HAL_TIM_ConfigClockSource+0x164>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8002504:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8002506:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800250a:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 800250e:	e07f      	b.n	8002610 <HAL_TIM_ConfigClockSource+0x162>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;

  switch (sClockSourceConfig->ClockSource)
 8002510:	2a70      	cmp	r2, #112	; 0x70
 8002512:	d035      	beq.n	8002580 <HAL_TIM_ConfigClockSource+0xd2>
 8002514:	d81b      	bhi.n	800254e <HAL_TIM_ConfigClockSource+0xa0>
 8002516:	2a50      	cmp	r2, #80	; 0x50
 8002518:	d041      	beq.n	800259e <HAL_TIM_ConfigClockSource+0xf0>
 800251a:	2a60      	cmp	r2, #96	; 0x60
 800251c:	d179      	bne.n	8002612 <HAL_TIM_ConfigClockSource+0x164>
{
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800251e:	6a1c      	ldr	r4, [r3, #32]

       /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002520:	684d      	ldr	r5, [r1, #4]
{
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002522:	f024 0410 	bic.w	r4, r4, #16

       /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002526:	68ce      	ldr	r6, [r1, #12]
{
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002528:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800252a:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800252c:	6a1a      	ldr	r2, [r3, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800252e:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002532:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4);
 8002536:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
  tmpccmr1 |= (TIM_ICFilter << 12);
 800253a:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |= (TIM_ICPolarity << 4);

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800253e:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8002540:	621a      	str	r2, [r3, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8002542:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8002544:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002548:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 800254c:	e060      	b.n	8002610 <HAL_TIM_ConfigClockSource+0x162>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;

  switch (sClockSourceConfig->ClockSource)
 800254e:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002552:	d011      	beq.n	8002578 <HAL_TIM_ConfigClockSource+0xca>
 8002554:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002558:	d15b      	bne.n	8002612 <HAL_TIM_ConfigClockSource+0x164>
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr = 0;

  tmpsmcr = TIMx->SMCR;
 800255a:	689c      	ldr	r4, [r3, #8]
 800255c:	688d      	ldr	r5, [r1, #8]
 800255e:	684a      	ldr	r2, [r1, #4]
 8002560:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002564:	68c9      	ldr	r1, [r1, #12]
 8002566:	432a      	orrs	r2, r5
 8002568:	4322      	orrs	r2, r4
 800256a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800256e:	609a      	str	r2, [r3, #8]
      TIM_ETR_SetConfig(htim->Instance,
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002570:	689a      	ldr	r2, [r3, #8]
 8002572:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002576:	e04b      	b.n	8002610 <HAL_TIM_ConfigClockSource+0x162>
  {
  case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
      /* Disable slave mode to clock the prescaler directly with the internal clock */
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002578:	689a      	ldr	r2, [r3, #8]
 800257a:	f022 0207 	bic.w	r2, r2, #7
 800257e:	e047      	b.n	8002610 <HAL_TIM_ConfigClockSource+0x162>
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr = 0;

  tmpsmcr = TIMx->SMCR;
 8002580:	689c      	ldr	r4, [r3, #8]
 8002582:	688d      	ldr	r5, [r1, #8]
 8002584:	684a      	ldr	r2, [r1, #4]
 8002586:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800258a:	68c9      	ldr	r1, [r1, #12]
 800258c:	432a      	orrs	r2, r5
 800258e:	4322      	orrs	r2, r4
 8002590:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002594:	609a      	str	r2, [r3, #8]
      TIM_ETR_SetConfig(htim->Instance,
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Get the TIMx SMCR register value */
      tmpsmcr = htim->Instance->SMCR;
 8002596:	689a      	ldr	r2, [r3, #8]
      /* Reset the SMS and TS Bits */
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002598:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 800259c:	e038      	b.n	8002610 <HAL_TIM_ConfigClockSource+0x162>
{
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800259e:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025a0:	6a1c      	ldr	r4, [r3, #32]

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
      
      TIM_TI1_ConfigInputStage(htim->Instance,
 80025a2:	684d      	ldr	r5, [r1, #4]
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025a4:	f024 0401 	bic.w	r4, r4, #1

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
      
      TIM_TI1_ConfigInputStage(htim->Instance,
 80025a8:	68ce      	ldr	r6, [r1, #12]
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025aa:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025ac:	6999      	ldr	r1, [r3, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80025ae:	f022 020a 	bic.w	r2, r2, #10
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80025b2:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
 80025b6:	432a      	orrs	r2, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4);
 80025b8:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80025bc:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80025be:	621a      	str	r2, [r3, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80025c0:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80025c2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80025c6:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 80025ca:	e021      	b.n	8002610 <HAL_TIM_ConfigClockSource+0x162>
{
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80025cc:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025ce:	6a1c      	ldr	r4, [r3, #32]

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80025d0:	684d      	ldr	r5, [r1, #4]
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025d2:	f024 0401 	bic.w	r4, r4, #1

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80025d6:	68ce      	ldr	r6, [r1, #12]
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025d8:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025da:	6999      	ldr	r1, [r3, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80025dc:	f022 020a 	bic.w	r2, r2, #10
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80025e0:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
 80025e4:	432a      	orrs	r2, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4);
 80025e6:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80025ea:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80025ec:	621a      	str	r2, [r3, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80025ee:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80025f0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80025f4:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 80025f8:	e00a      	b.n	8002610 <HAL_TIM_ConfigClockSource+0x162>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80025fa:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80025fc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002600:	f042 0217 	orr.w	r2, r2, #23
 8002604:	e004      	b.n	8002610 <HAL_TIM_ConfigClockSource+0x162>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8002606:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8002608:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800260c:	f042 0227 	orr.w	r2, r2, #39	; 0x27
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8002610:	609a      	str	r2, [r3, #8]
    break;

  default:
    break;
  }
  htim->State = HAL_TIM_STATE_READY;
 8002612:	2301      	movs	r3, #1
 8002614:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8002618:	2300      	movs	r3, #0
 800261a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
  uint32_t tmpsmcr = 0;

  /* Process Locked */
  __HAL_LOCK(htim);
 800261e:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);

  return HAL_OK;
}
 8002620:	bd70      	pop	{r4, r5, r6, pc}

08002622 <HAL_TIM_OC_DelayElapsedCallback>:
 8002622:	4770      	bx	lr

08002624 <HAL_TIM_IC_CaptureCallback>:
 8002624:	4770      	bx	lr

08002626 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002626:	4770      	bx	lr

08002628 <HAL_TIM_TriggerCallback>:
 8002628:	4770      	bx	lr

0800262a <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800262a:	6803      	ldr	r3, [r0, #0]
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800262c:	b510      	push	{r4, lr}
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800262e:	691a      	ldr	r2, [r3, #16]
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002630:	4604      	mov	r4, r0
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002632:	0791      	lsls	r1, r2, #30
 8002634:	d514      	bpl.n	8002660 <HAL_TIM_IRQHandler+0x36>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002636:	68da      	ldr	r2, [r3, #12]
 8002638:	0792      	lsls	r2, r2, #30
 800263a:	d511      	bpl.n	8002660 <HAL_TIM_IRQHandler+0x36>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800263c:	f06f 0202 	mvn.w	r2, #2
 8002640:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8002642:	699b      	ldr	r3, [r3, #24]
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002644:	2201      	movs	r2, #1

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8002646:	079b      	lsls	r3, r3, #30
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002648:	7602      	strb	r2, [r0, #24]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 800264a:	d002      	beq.n	8002652 <HAL_TIM_IRQHandler+0x28>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800264c:	f7ff ffea 	bl	8002624 <HAL_TIM_IC_CaptureCallback>
 8002650:	e004      	b.n	800265c <HAL_TIM_IRQHandler+0x32>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002652:	f7ff ffe6 	bl	8002622 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002656:	4620      	mov	r0, r4
 8002658:	f7ff ffe5 	bl	8002626 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800265c:	2300      	movs	r3, #0
 800265e:	7623      	strb	r3, [r4, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002660:	6823      	ldr	r3, [r4, #0]
 8002662:	691a      	ldr	r2, [r3, #16]
 8002664:	0750      	lsls	r0, r2, #29
 8002666:	d516      	bpl.n	8002696 <HAL_TIM_IRQHandler+0x6c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002668:	68da      	ldr	r2, [r3, #12]
 800266a:	0751      	lsls	r1, r2, #29
 800266c:	d513      	bpl.n	8002696 <HAL_TIM_IRQHandler+0x6c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800266e:	f06f 0204 	mvn.w	r2, #4
 8002672:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8002674:	699b      	ldr	r3, [r3, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002676:	2202      	movs	r2, #2
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8002678:	f413 7f40 	tst.w	r3, #768	; 0x300
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800267c:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800267e:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8002680:	d002      	beq.n	8002688 <HAL_TIM_IRQHandler+0x5e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8002682:	f7ff ffcf 	bl	8002624 <HAL_TIM_IC_CaptureCallback>
 8002686:	e004      	b.n	8002692 <HAL_TIM_IRQHandler+0x68>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002688:	f7ff ffcb 	bl	8002622 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800268c:	4620      	mov	r0, r4
 800268e:	f7ff ffca 	bl	8002626 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002692:	2300      	movs	r3, #0
 8002694:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002696:	6823      	ldr	r3, [r4, #0]
 8002698:	691a      	ldr	r2, [r3, #16]
 800269a:	0712      	lsls	r2, r2, #28
 800269c:	d515      	bpl.n	80026ca <HAL_TIM_IRQHandler+0xa0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800269e:	68da      	ldr	r2, [r3, #12]
 80026a0:	0710      	lsls	r0, r2, #28
 80026a2:	d512      	bpl.n	80026ca <HAL_TIM_IRQHandler+0xa0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80026a4:	f06f 0208 	mvn.w	r2, #8
 80026a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 80026aa:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80026ac:	2204      	movs	r2, #4
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 80026ae:	0799      	lsls	r1, r3, #30
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80026b0:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80026b2:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 80026b4:	d002      	beq.n	80026bc <HAL_TIM_IRQHandler+0x92>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80026b6:	f7ff ffb5 	bl	8002624 <HAL_TIM_IC_CaptureCallback>
 80026ba:	e004      	b.n	80026c6 <HAL_TIM_IRQHandler+0x9c>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026bc:	f7ff ffb1 	bl	8002622 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026c0:	4620      	mov	r0, r4
 80026c2:	f7ff ffb0 	bl	8002626 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026c6:	2300      	movs	r3, #0
 80026c8:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80026ca:	6823      	ldr	r3, [r4, #0]
 80026cc:	691a      	ldr	r2, [r3, #16]
 80026ce:	06d2      	lsls	r2, r2, #27
 80026d0:	d516      	bpl.n	8002700 <HAL_TIM_IRQHandler+0xd6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80026d2:	68da      	ldr	r2, [r3, #12]
 80026d4:	06d0      	lsls	r0, r2, #27
 80026d6:	d513      	bpl.n	8002700 <HAL_TIM_IRQHandler+0xd6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80026d8:	f06f 0210 	mvn.w	r2, #16
 80026dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 80026de:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80026e0:	2208      	movs	r2, #8
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 80026e2:	f413 7f40 	tst.w	r3, #768	; 0x300
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80026e6:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80026e8:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 80026ea:	d002      	beq.n	80026f2 <HAL_TIM_IRQHandler+0xc8>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80026ec:	f7ff ff9a 	bl	8002624 <HAL_TIM_IC_CaptureCallback>
 80026f0:	e004      	b.n	80026fc <HAL_TIM_IRQHandler+0xd2>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026f2:	f7ff ff96 	bl	8002622 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026f6:	4620      	mov	r0, r4
 80026f8:	f7ff ff95 	bl	8002626 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026fc:	2300      	movs	r3, #0
 80026fe:	7623      	strb	r3, [r4, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002700:	6823      	ldr	r3, [r4, #0]
 8002702:	691a      	ldr	r2, [r3, #16]
 8002704:	07d1      	lsls	r1, r2, #31
 8002706:	d508      	bpl.n	800271a <HAL_TIM_IRQHandler+0xf0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002708:	68da      	ldr	r2, [r3, #12]
 800270a:	07d2      	lsls	r2, r2, #31
 800270c:	d505      	bpl.n	800271a <HAL_TIM_IRQHandler+0xf0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800270e:	f06f 0201 	mvn.w	r2, #1
 8002712:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002714:	4620      	mov	r0, r4
 8002716:	f000 fab7 	bl	8002c88 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800271a:	6823      	ldr	r3, [r4, #0]
 800271c:	691a      	ldr	r2, [r3, #16]
 800271e:	0610      	lsls	r0, r2, #24
 8002720:	d508      	bpl.n	8002734 <HAL_TIM_IRQHandler+0x10a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002722:	68da      	ldr	r2, [r3, #12]
 8002724:	0611      	lsls	r1, r2, #24
 8002726:	d505      	bpl.n	8002734 <HAL_TIM_IRQHandler+0x10a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002728:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800272c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800272e:	4620      	mov	r0, r4
 8002730:	f000 f88f 	bl	8002852 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002734:	6823      	ldr	r3, [r4, #0]
 8002736:	691a      	ldr	r2, [r3, #16]
 8002738:	0652      	lsls	r2, r2, #25
 800273a:	d508      	bpl.n	800274e <HAL_TIM_IRQHandler+0x124>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800273c:	68da      	ldr	r2, [r3, #12]
 800273e:	0650      	lsls	r0, r2, #25
 8002740:	d505      	bpl.n	800274e <HAL_TIM_IRQHandler+0x124>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002742:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002746:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002748:	4620      	mov	r0, r4
 800274a:	f7ff ff6d 	bl	8002628 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800274e:	6823      	ldr	r3, [r4, #0]
 8002750:	691a      	ldr	r2, [r3, #16]
 8002752:	0691      	lsls	r1, r2, #26
 8002754:	d50a      	bpl.n	800276c <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002756:	68da      	ldr	r2, [r3, #12]
 8002758:	0692      	lsls	r2, r2, #26
 800275a:	d507      	bpl.n	800276c <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800275c:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8002760:	4620      	mov	r0, r4
    }
  }
}
 8002762:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002766:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8002768:	f000 b872 	b.w	8002850 <HAL_TIMEx_CommutationCallback>
 800276c:	bd10      	pop	{r4, pc}
	...

08002770 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002770:	4a18      	ldr	r2, [pc, #96]	; (80027d4 <TIM_Base_SetConfig+0x64>)
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;
 8002772:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002774:	4290      	cmp	r0, r2
 8002776:	d00a      	beq.n	800278e <TIM_Base_SetConfig+0x1e>
 8002778:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800277c:	d007      	beq.n	800278e <TIM_Base_SetConfig+0x1e>
 800277e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002782:	4290      	cmp	r0, r2
 8002784:	d003      	beq.n	800278e <TIM_Base_SetConfig+0x1e>
 8002786:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800278a:	4290      	cmp	r0, r2
 800278c:	d115      	bne.n	80027ba <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 800278e:	684a      	ldr	r2, [r1, #4]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002790:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002794:	4313      	orrs	r3, r2
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002796:	4a0f      	ldr	r2, [pc, #60]	; (80027d4 <TIM_Base_SetConfig+0x64>)
 8002798:	4290      	cmp	r0, r2
 800279a:	d00a      	beq.n	80027b2 <TIM_Base_SetConfig+0x42>
 800279c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80027a0:	d007      	beq.n	80027b2 <TIM_Base_SetConfig+0x42>
 80027a2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80027a6:	4290      	cmp	r0, r2
 80027a8:	d003      	beq.n	80027b2 <TIM_Base_SetConfig+0x42>
 80027aa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80027ae:	4290      	cmp	r0, r2
 80027b0:	d103      	bne.n	80027ba <TIM_Base_SetConfig+0x4a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80027b2:	68ca      	ldr	r2, [r1, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80027b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80027b8:	4313      	orrs	r3, r2
  }

  TIMx->CR1 = tmpcr1;
 80027ba:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80027bc:	688b      	ldr	r3, [r1, #8]
 80027be:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80027c0:	680b      	ldr	r3, [r1, #0]
 80027c2:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80027c4:	4b03      	ldr	r3, [pc, #12]	; (80027d4 <TIM_Base_SetConfig+0x64>)
 80027c6:	4298      	cmp	r0, r3
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80027c8:	bf04      	itt	eq
 80027ca:	690b      	ldreq	r3, [r1, #16]
 80027cc:	6303      	streq	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80027ce:	2301      	movs	r3, #1
 80027d0:	6143      	str	r3, [r0, #20]
 80027d2:	4770      	bx	lr
 80027d4:	40012c00 	.word	0x40012c00

080027d8 <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80027d8:	b510      	push	{r4, lr}
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80027da:	4604      	mov	r4, r0
 80027dc:	b1a0      	cbz	r0, 8002808 <HAL_TIM_Base_Init+0x30>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 80027de:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80027e2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80027e6:	b91b      	cbnz	r3, 80027f0 <HAL_TIM_Base_Init+0x18>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027e8:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80027ec:	f000 fcde 	bl	80031ac <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80027f0:	2302      	movs	r3, #2
 80027f2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027f6:	6820      	ldr	r0, [r4, #0]
 80027f8:	1d21      	adds	r1, r4, #4
 80027fa:	f7ff ffb9 	bl	8002770 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80027fe:	2301      	movs	r3, #1
 8002800:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  return HAL_OK;
 8002804:	2000      	movs	r0, #0
 8002806:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if(htim == NULL)
  {
    return HAL_ERROR;
 8002808:	2001      	movs	r0, #1

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;

  return HAL_OK;
}
 800280a:	bd10      	pop	{r4, pc}

0800280c <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 800280c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8002810:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8002812:	2b01      	cmp	r3, #1
 8002814:	f04f 0302 	mov.w	r3, #2
 8002818:	d018      	beq.n	800284c <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 800281a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800281e:	6803      	ldr	r3, [r0, #0]
 8002820:	685a      	ldr	r2, [r3, #4]
 8002822:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002826:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002828:	685c      	ldr	r4, [r3, #4]
 800282a:	680a      	ldr	r2, [r1, #0]
 800282c:	4322      	orrs	r2, r4
 800282e:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002830:	689a      	ldr	r2, [r3, #8]
 8002832:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002836:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002838:	689c      	ldr	r4, [r3, #8]
 800283a:	684a      	ldr	r2, [r1, #4]
 800283c:	4322      	orrs	r2, r4
 800283e:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8002840:	2301      	movs	r3, #1
 8002842:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8002846:	2300      	movs	r3, #0
 8002848:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 800284c:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);

  return HAL_OK;
}
 800284e:	bd10      	pop	{r4, pc}

08002850 <HAL_TIMEx_CommutationCallback>:
 8002850:	4770      	bx	lr

08002852 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002852:	4770      	bx	lr

08002854 <UART_SetConfig>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002854:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002858:	6806      	ldr	r6, [r0, #0]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode ;
  MODIFY_REG(huart->Instance->CR1, 
 800285a:	6881      	ldr	r1, [r0, #8]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800285c:	6933      	ldr	r3, [r6, #16]
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800285e:	4681      	mov	r9, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002860:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002864:	68c3      	ldr	r3, [r0, #12]
 8002866:	2419      	movs	r4, #25
 8002868:	4313      	orrs	r3, r2
 800286a:	6133      	str	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode ;
  MODIFY_REG(huart->Instance->CR1, 
 800286c:	6903      	ldr	r3, [r0, #16]
 800286e:	68f2      	ldr	r2, [r6, #12]
 8002870:	4319      	orrs	r1, r3
 8002872:	6943      	ldr	r3, [r0, #20]
 8002874:	4319      	orrs	r1, r3
 8002876:	f422 53b0 	bic.w	r3, r2, #5632	; 0x1600
 800287a:	f023 030c 	bic.w	r3, r3, #12
 800287e:	430b      	orrs	r3, r1
 8002880:	60f3      	str	r3, [r6, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE), 
             tmpreg);
  
  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002882:	6973      	ldr	r3, [r6, #20]
 8002884:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002888:	6983      	ldr	r3, [r0, #24]
 800288a:	4313      	orrs	r3, r2
 800288c:	6173      	str	r3, [r6, #20]
  
  /*------- UART-associated USART registers setting : BRR Configuration ------*/
  if((huart->Instance == USART1))
 800288e:	4b3d      	ldr	r3, [pc, #244]	; (8002984 <UART_SetConfig+0x130>)
 8002890:	429e      	cmp	r6, r3
 8002892:	d131      	bne.n	80028f8 <UART_SetConfig+0xa4>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002894:	f7ff fd5e 	bl	8002354 <HAL_RCC_GetPCLK2Freq>
 8002898:	4360      	muls	r0, r4
 800289a:	f8d9 7004 	ldr.w	r7, [r9, #4]
 800289e:	f04f 0864 	mov.w	r8, #100	; 0x64
 80028a2:	00bf      	lsls	r7, r7, #2
 80028a4:	fbb0 f7f7 	udiv	r7, r0, r7
 80028a8:	f7ff fd54 	bl	8002354 <HAL_RCC_GetPCLK2Freq>
 80028ac:	4360      	muls	r0, r4
 80028ae:	f8d9 5004 	ldr.w	r5, [r9, #4]
 80028b2:	fbb7 f7f8 	udiv	r7, r7, r8
 80028b6:	00ad      	lsls	r5, r5, #2
 80028b8:	fbb0 f5f5 	udiv	r5, r0, r5
 80028bc:	f7ff fd4a 	bl	8002354 <HAL_RCC_GetPCLK2Freq>
 80028c0:	4360      	muls	r0, r4
 80028c2:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80028c6:	013f      	lsls	r7, r7, #4
 80028c8:	009b      	lsls	r3, r3, #2
 80028ca:	fbb0 f0f3 	udiv	r0, r0, r3
 80028ce:	fbb0 f0f8 	udiv	r0, r0, r8
 80028d2:	fb08 5510 	mls	r5, r8, r0, r5
 80028d6:	f7ff fd3d 	bl	8002354 <HAL_RCC_GetPCLK2Freq>
 80028da:	012d      	lsls	r5, r5, #4
 80028dc:	3532      	adds	r5, #50	; 0x32
 80028de:	fbb5 f5f8 	udiv	r5, r5, r8
 80028e2:	4360      	muls	r0, r4
 80028e4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80028e8:	f005 05f0 	and.w	r5, r5, #240	; 0xf0
 80028ec:	0089      	lsls	r1, r1, #2
 80028ee:	fbb0 faf1 	udiv	sl, r0, r1
 80028f2:	f7ff fd2f 	bl	8002354 <HAL_RCC_GetPCLK2Freq>
 80028f6:	e030      	b.n	800295a <UART_SetConfig+0x106>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80028f8:	f7ff fd14 	bl	8002324 <HAL_RCC_GetPCLK1Freq>
 80028fc:	4360      	muls	r0, r4
 80028fe:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8002902:	f04f 0864 	mov.w	r8, #100	; 0x64
 8002906:	00bf      	lsls	r7, r7, #2
 8002908:	fbb0 f7f7 	udiv	r7, r0, r7
 800290c:	f7ff fd0a 	bl	8002324 <HAL_RCC_GetPCLK1Freq>
 8002910:	4360      	muls	r0, r4
 8002912:	f8d9 5004 	ldr.w	r5, [r9, #4]
 8002916:	fbb7 f7f8 	udiv	r7, r7, r8
 800291a:	00ad      	lsls	r5, r5, #2
 800291c:	fbb0 f5f5 	udiv	r5, r0, r5
 8002920:	f7ff fd00 	bl	8002324 <HAL_RCC_GetPCLK1Freq>
 8002924:	4360      	muls	r0, r4
 8002926:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800292a:	013f      	lsls	r7, r7, #4
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	fbb0 f0f3 	udiv	r0, r0, r3
 8002932:	fbb0 f0f8 	udiv	r0, r0, r8
 8002936:	fb08 5510 	mls	r5, r8, r0, r5
 800293a:	f7ff fcf3 	bl	8002324 <HAL_RCC_GetPCLK1Freq>
 800293e:	012d      	lsls	r5, r5, #4
 8002940:	3532      	adds	r5, #50	; 0x32
 8002942:	fbb5 f5f8 	udiv	r5, r5, r8
 8002946:	4360      	muls	r0, r4
 8002948:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800294c:	f005 05f0 	and.w	r5, r5, #240	; 0xf0
 8002950:	0089      	lsls	r1, r1, #2
 8002952:	fbb0 faf1 	udiv	sl, r0, r1
 8002956:	f7ff fce5 	bl	8002324 <HAL_RCC_GetPCLK1Freq>
 800295a:	4344      	muls	r4, r0
 800295c:	f8d9 0004 	ldr.w	r0, [r9, #4]
 8002960:	0080      	lsls	r0, r0, #2
 8002962:	fbb4 f0f0 	udiv	r0, r4, r0
 8002966:	fbb0 f0f8 	udiv	r0, r0, r8
 800296a:	fb08 a210 	mls	r2, r8, r0, sl
 800296e:	0112      	lsls	r2, r2, #4
 8002970:	3232      	adds	r2, #50	; 0x32
 8002972:	fbb2 f3f8 	udiv	r3, r2, r8
 8002976:	f003 030f 	and.w	r3, r3, #15
 800297a:	442b      	add	r3, r5
 800297c:	441f      	add	r7, r3
 800297e:	60b7      	str	r7, [r6, #8]
 8002980:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002984:	40013800 	.word	0x40013800

08002988 <UART_WaitOnFlagUntilTimeout.constprop.1>:
  * @param  Flag: specifies the UART flag to check.
  * @param  Status: The new Flag status (SET or RESET).
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Timeout)
 8002988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800298a:	4604      	mov	r4, r0
 800298c:	460e      	mov	r6, r1
 800298e:	4615      	mov	r5, r2
{
  uint32_t tickstart = 0;

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002990:	f7fe fb8c 	bl	80010ac <HAL_GetTick>
 8002994:	4607      	mov	r7, r0

  /* Wait until flag is set */
  if(Status == RESET)
  {
    while(__HAL_UART_GET_FLAG(huart, Flag) == RESET)
 8002996:	6822      	ldr	r2, [r4, #0]
 8002998:	6813      	ldr	r3, [r2, #0]
 800299a:	ea36 0303 	bics.w	r3, r6, r3
 800299e:	d021      	beq.n	80029e4 <UART_WaitOnFlagUntilTimeout.constprop.1+0x5c>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 80029a0:	1c6b      	adds	r3, r5, #1
 80029a2:	d0f9      	beq.n	8002998 <UART_WaitOnFlagUntilTimeout.constprop.1+0x10>
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 80029a4:	b9c5      	cbnz	r5, 80029d8 <UART_WaitOnFlagUntilTimeout.constprop.1+0x50>
        {
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80029a6:	6823      	ldr	r3, [r4, #0]
          huart->State= HAL_UART_STATE_READY;

          /* Process Unlocked */
          __HAL_UNLOCK(huart);

          return HAL_TIMEOUT;
 80029a8:	2003      	movs	r0, #3
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
        {
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80029aa:	68da      	ldr	r2, [r3, #12]
 80029ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80029b0:	60da      	str	r2, [r3, #12]
          __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80029b2:	68da      	ldr	r2, [r3, #12]
 80029b4:	f022 0220 	bic.w	r2, r2, #32
 80029b8:	60da      	str	r2, [r3, #12]
          __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80029ba:	68da      	ldr	r2, [r3, #12]
 80029bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80029c0:	60da      	str	r2, [r3, #12]
          __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80029c2:	695a      	ldr	r2, [r3, #20]
 80029c4:	f022 0201 	bic.w	r2, r2, #1
 80029c8:	615a      	str	r2, [r3, #20]

          huart->State= HAL_UART_STATE_READY;
 80029ca:	2301      	movs	r3, #1
 80029cc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80029d0:	2300      	movs	r3, #0
 80029d2:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 80029d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    while(__HAL_UART_GET_FLAG(huart, Flag) == RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 80029d8:	f7fe fb68 	bl	80010ac <HAL_GetTick>
 80029dc:	1bc0      	subs	r0, r0, r7
 80029de:	4285      	cmp	r5, r0
 80029e0:	d2d9      	bcs.n	8002996 <UART_WaitOnFlagUntilTimeout.constprop.1+0xe>
 80029e2:	e7e0      	b.n	80029a6 <UART_WaitOnFlagUntilTimeout.constprop.1+0x1e>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 80029e4:	2000      	movs	r0, #0
}
 80029e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080029e8 <HAL_UART_Init>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80029e8:	b510      	push	{r4, lr}
  /* Check the UART handle allocation */
  if(huart == NULL)
 80029ea:	4604      	mov	r4, r0
 80029ec:	b330      	cbz	r0, 8002a3c <HAL_UART_Init+0x54>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->State == HAL_UART_STATE_RESET)
 80029ee:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80029f2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80029f6:	b91b      	cbnz	r3, 8002a00 <HAL_UART_Init+0x18>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80029f8:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80029fc:	f000 fc0a 	bl	8003214 <HAL_UART_MspInit>
  }

  huart->State = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002a00:	6822      	ldr	r2, [r4, #0]
    
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
  }

  huart->State = HAL_UART_STATE_BUSY;
 8002a02:	2302      	movs	r3, #2
 8002a04:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002a08:	68d3      	ldr	r3, [r2, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002a0a:	4620      	mov	r0, r4
  }

  huart->State = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002a0c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002a10:	60d3      	str	r3, [r2, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002a12:	f7ff ff1f 	bl	8002854 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a16:	6823      	ldr	r3, [r4, #0]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a18:	2000      	movs	r0, #0
  UART_SetConfig(huart);
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a1a:	691a      	ldr	r2, [r3, #16]
 8002a1c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002a20:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a22:	695a      	ldr	r2, [r3, #20]
 8002a24:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002a28:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002a2a:	68da      	ldr	r2, [r3, #12]
 8002a2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002a30:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->State= HAL_UART_STATE_READY;
 8002a32:	2301      	movs	r3, #1
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a34:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->State= HAL_UART_STATE_READY;
 8002a36:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  return HAL_OK;
 8002a3a:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
  {
    return HAL_ERROR;
 8002a3c:	2001      	movs	r0, #1
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->State= HAL_UART_STATE_READY;
  
  return HAL_OK;
}
 8002a3e:	bd10      	pop	{r4, pc}

08002a40 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a40:	b570      	push	{r4, r5, r6, lr}
 8002a42:	460d      	mov	r5, r1
  uint16_t* tmp;
  uint32_t tmp_state = 0;
  
  tmp_state = huart->State;
 8002a44:	f890 1039 	ldrb.w	r1, [r0, #57]	; 0x39
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a48:	4604      	mov	r4, r0
  uint16_t* tmp;
  uint32_t tmp_state = 0;
  
  tmp_state = huart->State;
 8002a4a:	b2c9      	uxtb	r1, r1
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_RX))
 8002a4c:	2901      	cmp	r1, #1
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a4e:	461e      	mov	r6, r3
  uint16_t* tmp;
  uint32_t tmp_state = 0;
  
  tmp_state = huart->State;
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_RX))
 8002a50:	d001      	beq.n	8002a56 <HAL_UART_Transmit+0x16>
 8002a52:	2922      	cmp	r1, #34	; 0x22
 8002a54:	d14e      	bne.n	8002af4 <HAL_UART_Transmit+0xb4>
  {
    if((pData == NULL) || (Size == 0))
 8002a56:	2d00      	cmp	r5, #0
 8002a58:	d04a      	beq.n	8002af0 <HAL_UART_Transmit+0xb0>
 8002a5a:	2a00      	cmp	r2, #0
 8002a5c:	d048      	beq.n	8002af0 <HAL_UART_Transmit+0xb0>
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002a5e:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d046      	beq.n	8002af4 <HAL_UART_Transmit+0xb4>
 8002a66:	2301      	movs	r3, #1
 8002a68:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	63e3      	str	r3, [r4, #60]	; 0x3c
    /* Check if a non-blocking receive process is ongoing or not */
    if(huart->State == HAL_UART_STATE_BUSY_RX) 
 8002a70:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
    else
    {
      huart->State = HAL_UART_STATE_BUSY_TX;
    }

    huart->TxXferSize = Size;
 8002a74:	84a2      	strh	r2, [r4, #36]	; 0x24
    /* Process Locked */
    __HAL_LOCK(huart);

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    /* Check if a non-blocking receive process is ongoing or not */
    if(huart->State == HAL_UART_STATE_BUSY_RX) 
 8002a76:	2b22      	cmp	r3, #34	; 0x22
    {
      huart->State = HAL_UART_STATE_BUSY_TX_RX;
 8002a78:	bf0c      	ite	eq
 8002a7a:	2332      	moveq	r3, #50	; 0x32
    }
    else
    {
      huart->State = HAL_UART_STATE_BUSY_TX;
 8002a7c:	2312      	movne	r3, #18
 8002a7e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    }

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
 8002a82:	84e2      	strh	r2, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0)
 8002a84:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002a86:	b302      	cbz	r2, 8002aca <HAL_UART_Transmit+0x8a>
    {
      huart->TxXferCount--;
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002a88:	68a3      	ldr	r3, [r4, #8]

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0)
    {
      huart->TxXferCount--;
 8002a8a:	3a01      	subs	r2, #1
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002a8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0)
    {
      huart->TxXferCount--;
 8002a90:	84e2      	strh	r2, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8002a92:	f04f 0180 	mov.w	r1, #128	; 0x80
 8002a96:	4632      	mov	r2, r6
 8002a98:	4620      	mov	r0, r4
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0)
    {
      huart->TxXferCount--;
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002a9a:	d10d      	bne.n	8002ab8 <HAL_UART_Transmit+0x78>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8002a9c:	f7ff ff74 	bl	8002988 <UART_WaitOnFlagUntilTimeout.constprop.1>
 8002aa0:	b108      	cbz	r0, 8002aa6 <HAL_UART_Transmit+0x66>
        {
          return HAL_TIMEOUT;
 8002aa2:	2003      	movs	r0, #3
 8002aa4:	bd70      	pop	{r4, r5, r6, pc}
        }
        tmp = (uint16_t*) pData;
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002aa6:	882b      	ldrh	r3, [r5, #0]
 8002aa8:	6822      	ldr	r2, [r4, #0]
 8002aaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002aae:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8002ab0:	6923      	ldr	r3, [r4, #16]
 8002ab2:	b943      	cbnz	r3, 8002ac6 <HAL_UART_Transmit+0x86>
        {
          pData +=2;
 8002ab4:	3502      	adds	r5, #2
 8002ab6:	e7e5      	b.n	8002a84 <HAL_UART_Transmit+0x44>
          pData +=1;
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8002ab8:	f7ff ff66 	bl	8002988 <UART_WaitOnFlagUntilTimeout.constprop.1>
 8002abc:	2800      	cmp	r0, #0
 8002abe:	d1f0      	bne.n	8002aa2 <HAL_UART_Transmit+0x62>
        {
          return HAL_TIMEOUT;
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002ac0:	6823      	ldr	r3, [r4, #0]
 8002ac2:	782a      	ldrb	r2, [r5, #0]
 8002ac4:	605a      	str	r2, [r3, #4]
 8002ac6:	3501      	adds	r5, #1
 8002ac8:	e7dc      	b.n	8002a84 <HAL_UART_Transmit+0x44>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, Timeout) != HAL_OK)
 8002aca:	4632      	mov	r2, r6
 8002acc:	2140      	movs	r1, #64	; 0x40
 8002ace:	4620      	mov	r0, r4
 8002ad0:	f7ff ff5a 	bl	8002988 <UART_WaitOnFlagUntilTimeout.constprop.1>
 8002ad4:	2800      	cmp	r0, #0
 8002ad6:	d1e4      	bne.n	8002aa2 <HAL_UART_Transmit+0x62>
    { 
      return HAL_TIMEOUT;
    }

    /* Check if a non-blocking receive process is ongoing or not */
    if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
 8002ad8:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 8002adc:	2b32      	cmp	r3, #50	; 0x32
    {
      huart->State = HAL_UART_STATE_BUSY_RX;
 8002ade:	bf0c      	ite	eq
 8002ae0:	2322      	moveq	r3, #34	; 0x22
    }
    else
    {
      huart->State = HAL_UART_STATE_READY;
 8002ae2:	2301      	movne	r3, #1
 8002ae4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002ae8:	2300      	movs	r3, #0
 8002aea:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38

    return HAL_OK;
 8002aee:	bd70      	pop	{r4, r5, r6, pc}
  tmp_state = huart->State;
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_RX))
  {
    if((pData == NULL) || (Size == 0))
    {
      return  HAL_ERROR;
 8002af0:	2001      	movs	r0, #1
 8002af2:	bd70      	pop	{r4, r5, r6, pc}

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002af4:	2002      	movs	r0, #2
  }
}
 8002af6:	bd70      	pop	{r4, r5, r6, pc}

08002af8 <HAL_UART_TxCpltCallback>:
 8002af8:	4770      	bx	lr

08002afa <HAL_UART_RxCpltCallback>:
 8002afa:	4770      	bx	lr

08002afc <HAL_UART_ErrorCallback>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002afc:	4770      	bx	lr

08002afe <HAL_UART_IRQHandler>:
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
  uint32_t tmp_flag = 0, tmp_it_source = 0;

  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_PE);
 8002afe:	6802      	ldr	r2, [r0, #0]
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002b00:	b513      	push	{r0, r1, r4, lr}
  uint32_t tmp_flag = 0, tmp_it_source = 0;

  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_PE);
 8002b02:	6811      	ldr	r1, [r2, #0]
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002b04:	4604      	mov	r4, r0
  uint32_t tmp_flag = 0, tmp_it_source = 0;

  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_PE);
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_PE);  
  /* UART parity error interrupt occurred ------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8002b06:	07c9      	lsls	r1, r1, #31
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
  uint32_t tmp_flag = 0, tmp_it_source = 0;

  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_PE);
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_PE);  
 8002b08:	68d3      	ldr	r3, [r2, #12]
  /* UART parity error interrupt occurred ------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8002b0a:	d505      	bpl.n	8002b18 <HAL_UART_IRQHandler+0x1a>
 8002b0c:	05db      	lsls	r3, r3, #23
  { 
    huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002b0e:	bf42      	ittt	mi
 8002b10:	6bc3      	ldrmi	r3, [r0, #60]	; 0x3c
 8002b12:	f043 0301 	orrmi.w	r3, r3, #1
 8002b16:	63c3      	strmi	r3, [r0, #60]	; 0x3c
  }
  
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_FE);
 8002b18:	6811      	ldr	r1, [r2, #0]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 8002b1a:	6953      	ldr	r3, [r2, #20]
  /* UART frame error interrupt occurred -------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8002b1c:	0788      	lsls	r0, r1, #30
  { 
    huart->ErrorCode |= HAL_UART_ERROR_PE;
  }
  
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_FE);
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 8002b1e:	f003 0301 	and.w	r3, r3, #1
  /* UART frame error interrupt occurred -------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8002b22:	d504      	bpl.n	8002b2e <HAL_UART_IRQHandler+0x30>
 8002b24:	b11b      	cbz	r3, 8002b2e <HAL_UART_IRQHandler+0x30>
  { 
    huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002b26:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002b28:	f041 0104 	orr.w	r1, r1, #4
 8002b2c:	63e1      	str	r1, [r4, #60]	; 0x3c
  }
  
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_NE);
 8002b2e:	6811      	ldr	r1, [r2, #0]
  /* UART noise error interrupt occurred -------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8002b30:	0749      	lsls	r1, r1, #29
 8002b32:	d504      	bpl.n	8002b3e <HAL_UART_IRQHandler+0x40>
 8002b34:	b11b      	cbz	r3, 8002b3e <HAL_UART_IRQHandler+0x40>
  { 
    huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002b36:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002b38:	f041 0102 	orr.w	r1, r1, #2
 8002b3c:	63e1      	str	r1, [r4, #60]	; 0x3c
  }
  
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_ORE);
 8002b3e:	6811      	ldr	r1, [r2, #0]
  /* UART Over-Run interrupt occurred ----------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8002b40:	0708      	lsls	r0, r1, #28
 8002b42:	d504      	bpl.n	8002b4e <HAL_UART_IRQHandler+0x50>
 8002b44:	b11b      	cbz	r3, 8002b4e <HAL_UART_IRQHandler+0x50>
  { 
    huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002b46:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002b48:	f043 0308 	orr.w	r3, r3, #8
 8002b4c:	63e3      	str	r3, [r4, #60]	; 0x3c
  }
  
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE);
 8002b4e:	6811      	ldr	r1, [r2, #0]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_RXNE);
 8002b50:	68d3      	ldr	r3, [r2, #12]
  /* UART in mode Receiver ---------------------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8002b52:	0689      	lsls	r1, r1, #26
 8002b54:	d542      	bpl.n	8002bdc <HAL_UART_IRQHandler+0xde>
 8002b56:	0698      	lsls	r0, r3, #26
 8002b58:	d540      	bpl.n	8002bdc <HAL_UART_IRQHandler+0xde>
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  uint32_t tmp_state = 0;
  
  tmp_state = huart->State; 
 8002b5a:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
  if((tmp_state == HAL_UART_STATE_BUSY_RX) || (tmp_state == HAL_UART_STATE_BUSY_TX_RX))
 8002b5e:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 8002b62:	2b22      	cmp	r3, #34	; 0x22
 8002b64:	d13a      	bne.n	8002bdc <HAL_UART_IRQHandler+0xde>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002b66:	68a3      	ldr	r3, [r4, #8]
 8002b68:	6921      	ldr	r1, [r4, #16]
 8002b6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b6e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002b70:	d10b      	bne.n	8002b8a <HAL_UART_IRQHandler+0x8c>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
      if(huart->Init.Parity == UART_PARITY_NONE)
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002b72:	6852      	ldr	r2, [r2, #4]
  if((tmp_state == HAL_UART_STATE_BUSY_RX) || (tmp_state == HAL_UART_STATE_BUSY_TX_RX))
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002b74:	b921      	cbnz	r1, 8002b80 <HAL_UART_IRQHandler+0x82>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002b76:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b7a:	f823 2b02 	strh.w	r2, [r3], #2
 8002b7e:	e002      	b.n	8002b86 <HAL_UART_IRQHandler+0x88>
        huart->pRxBuffPtr += 2;
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002b80:	b2d2      	uxtb	r2, r2
 8002b82:	f823 2b01 	strh.w	r2, [r3], #1
        huart->pRxBuffPtr += 1;
 8002b86:	62a3      	str	r3, [r4, #40]	; 0x28
 8002b88:	e00a      	b.n	8002ba0 <HAL_UART_IRQHandler+0xa2>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002b8a:	b919      	cbnz	r1, 8002b94 <HAL_UART_IRQHandler+0x96>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002b8c:	1c59      	adds	r1, r3, #1
 8002b8e:	62a1      	str	r1, [r4, #40]	; 0x28
 8002b90:	6852      	ldr	r2, [r2, #4]
 8002b92:	e004      	b.n	8002b9e <HAL_UART_IRQHandler+0xa0>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002b94:	6852      	ldr	r2, [r2, #4]
 8002b96:	1c59      	adds	r1, r3, #1
 8002b98:	62a1      	str	r1, [r4, #40]	; 0x28
 8002b9a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002b9e:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0)
 8002ba0:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8002ba2:	3b01      	subs	r3, #1
 8002ba4:	b29b      	uxth	r3, r3
 8002ba6:	85e3      	strh	r3, [r4, #46]	; 0x2e
 8002ba8:	b9c3      	cbnz	r3, 8002bdc <HAL_UART_IRQHandler+0xde>
    {
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002baa:	6823      	ldr	r3, [r4, #0]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);

        huart->State = HAL_UART_STATE_READY;
      }
      HAL_UART_RxCpltCallback(huart);
 8002bac:	4620      	mov	r0, r4
      }
    }

    if(--huart->RxXferCount == 0)
    {
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002bae:	68da      	ldr	r2, [r3, #12]
 8002bb0:	f022 0220 	bic.w	r2, r2, #32
 8002bb4:	60da      	str	r2, [r3, #12]

      /* Check if a transmit process is ongoing or not */
      if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
 8002bb6:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002bba:	2a32      	cmp	r2, #50	; 0x32
        huart->State = HAL_UART_STATE_BUSY_TX;
      }
      else
      {
        /* Disable the UART Parity Error Interrupt */
        __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002bbc:	bf17      	itett	ne
 8002bbe:	68da      	ldrne	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);

      /* Check if a transmit process is ongoing or not */
      if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
      {
        huart->State = HAL_UART_STATE_BUSY_TX;
 8002bc0:	2312      	moveq	r3, #18
      }
      else
      {
        /* Disable the UART Parity Error Interrupt */
        __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002bc2:	f422 7280 	bicne.w	r2, r2, #256	; 0x100
 8002bc6:	60da      	strne	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002bc8:	bf1f      	itttt	ne
 8002bca:	695a      	ldrne	r2, [r3, #20]
 8002bcc:	f022 0201 	bicne.w	r2, r2, #1
 8002bd0:	615a      	strne	r2, [r3, #20]

        huart->State = HAL_UART_STATE_READY;
 8002bd2:	2301      	movne	r3, #1
 8002bd4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      }
      HAL_UART_RxCpltCallback(huart);
 8002bd8:	f7ff ff8f 	bl	8002afa <HAL_UART_RxCpltCallback>
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
  { 
    UART_Receive_IT(huart);
  }
  
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_TXE);
 8002bdc:	6823      	ldr	r3, [r4, #0]
 8002bde:	6819      	ldr	r1, [r3, #0]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TXE);
 8002be0:	68da      	ldr	r2, [r3, #12]
  /* UART in mode Transmitter ------------------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8002be2:	0609      	lsls	r1, r1, #24
 8002be4:	d528      	bpl.n	8002c38 <HAL_UART_IRQHandler+0x13a>
 8002be6:	0610      	lsls	r0, r2, #24
 8002be8:	d526      	bpl.n	8002c38 <HAL_UART_IRQHandler+0x13a>
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  uint32_t tmp_state = 0;
  
  tmp_state = huart->State;
 8002bea:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
  if((tmp_state == HAL_UART_STATE_BUSY_TX) || (tmp_state == HAL_UART_STATE_BUSY_TX_RX))
 8002bee:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8002bf2:	2a12      	cmp	r2, #18
 8002bf4:	d120      	bne.n	8002c38 <HAL_UART_IRQHandler+0x13a>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002bf6:	68a2      	ldr	r2, [r4, #8]
 8002bf8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002bfc:	6a22      	ldr	r2, [r4, #32]
 8002bfe:	d10a      	bne.n	8002c16 <HAL_UART_IRQHandler+0x118>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002c00:	8811      	ldrh	r1, [r2, #0]
 8002c02:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002c06:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002c08:	6921      	ldr	r1, [r4, #16]
 8002c0a:	b909      	cbnz	r1, 8002c10 <HAL_UART_IRQHandler+0x112>
      {
        huart->pTxBuffPtr += 2;
 8002c0c:	3202      	adds	r2, #2
 8002c0e:	e000      	b.n	8002c12 <HAL_UART_IRQHandler+0x114>
      }
      else
      {
        huart->pTxBuffPtr += 1;
 8002c10:	3201      	adds	r2, #1
 8002c12:	6222      	str	r2, [r4, #32]
 8002c14:	e003      	b.n	8002c1e <HAL_UART_IRQHandler+0x120>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002c16:	1c51      	adds	r1, r2, #1
 8002c18:	6221      	str	r1, [r4, #32]
 8002c1a:	7812      	ldrb	r2, [r2, #0]
 8002c1c:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0)
 8002c1e:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002c20:	3a01      	subs	r2, #1
 8002c22:	b292      	uxth	r2, r2
 8002c24:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002c26:	b93a      	cbnz	r2, 8002c38 <HAL_UART_IRQHandler+0x13a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002c28:	68da      	ldr	r2, [r3, #12]
 8002c2a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c2e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002c30:	68da      	ldr	r2, [r3, #12]
 8002c32:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002c36:	60da      	str	r2, [r3, #12]
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
  {
    UART_Transmit_IT(huart);
  }

  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_TC);
 8002c38:	6819      	ldr	r1, [r3, #0]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TC);
 8002c3a:	68da      	ldr	r2, [r3, #12]
  /* UART in mode Transmitter end --------------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8002c3c:	0649      	lsls	r1, r1, #25
 8002c3e:	d510      	bpl.n	8002c62 <HAL_UART_IRQHandler+0x164>
 8002c40:	0652      	lsls	r2, r2, #25
 8002c42:	d50e      	bpl.n	8002c62 <HAL_UART_IRQHandler+0x164>
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002c44:	68da      	ldr	r2, [r3, #12]
  else
  {
    huart->State = HAL_UART_STATE_READY;
  }
  
  HAL_UART_TxCpltCallback(huart);
 8002c46:	4620      	mov	r0, r4
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002c48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c4c:	60da      	str	r2, [r3, #12]
  
  /* Check if a receive process is ongoing or not */
  if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
 8002c4e:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 8002c52:	2b32      	cmp	r3, #50	; 0x32
  {
    huart->State = HAL_UART_STATE_BUSY_RX;
 8002c54:	bf0c      	ite	eq
 8002c56:	2322      	moveq	r3, #34	; 0x22
  }
  else
  {
    huart->State = HAL_UART_STATE_READY;
 8002c58:	2301      	movne	r3, #1
 8002c5a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  }
  
  HAL_UART_TxCpltCallback(huart);
 8002c5e:	f7ff ff4b 	bl	8002af8 <HAL_UART_TxCpltCallback>
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
  {
    UART_EndTransmit_IT(huart);
  }  

  if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002c62:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002c64:	b15b      	cbz	r3, 8002c7e <HAL_UART_IRQHandler+0x180>
  {
    /* Clear all the error flag at once */
    __HAL_UART_CLEAR_PEFLAG(huart);
 8002c66:	6823      	ldr	r3, [r4, #0]
    
    /* Set the UART state ready to be able to start again the process */
    huart->State = HAL_UART_STATE_READY;
    
    HAL_UART_ErrorCallback(huart);
 8002c68:	4620      	mov	r0, r4
  }  

  if(huart->ErrorCode != HAL_UART_ERROR_NONE)
  {
    /* Clear all the error flag at once */
    __HAL_UART_CLEAR_PEFLAG(huart);
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	9201      	str	r2, [sp, #4]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	9301      	str	r3, [sp, #4]
 8002c72:	9b01      	ldr	r3, [sp, #4]
    
    /* Set the UART state ready to be able to start again the process */
    huart->State = HAL_UART_STATE_READY;
 8002c74:	2301      	movs	r3, #1
 8002c76:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    
    HAL_UART_ErrorCallback(huart);
 8002c7a:	f7ff ff3f 	bl	8002afc <HAL_UART_ErrorCallback>
  }  
}
 8002c7e:	b002      	add	sp, #8
 8002c80:	bd10      	pop	{r4, pc}
 8002c82:	0000      	movs	r0, r0
 8002c84:	0000      	movs	r0, r0
	...

08002c88 <HAL_TIM_PeriodElapsedCallback>:
	uint8_t t;
	double    fV,Resistance;
    double Temp = 0.0;
//    uint16_t Resistance;

	if(htim->Instance==TIM2) {
 8002c88:	6803      	ldr	r3, [r0, #0]

/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c8a:	b537      	push	{r0, r1, r2, r4, r5, lr}
	uint8_t t;
	double    fV,Resistance;
    double Temp = 0.0;
//    uint16_t Resistance;

	if(htim->Instance==TIM2) {
 8002c8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c90:	d162      	bne.n	8002d58 <HAL_TIM_PeriodElapsedCallback+0xd0>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
 8002c92:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002c96:	483a      	ldr	r0, [pc, #232]	; (8002d80 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8002c98:	f7fe ffe0 	bl	8001c5c <HAL_GPIO_TogglePin>
		for(t=0;t<2;t++) {
			gADCDATA[t] = con_ADCDATA[t];
 8002c9c:	4a39      	ldr	r2, [pc, #228]	; (8002d84 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8002c9e:	4c3a      	ldr	r4, [pc, #232]	; (8002d88 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8002ca0:	8813      	ldrh	r3, [r2, #0]
 8002ca2:	b29b      	uxth	r3, r3
 8002ca4:	8023      	strh	r3, [r4, #0]
 8002ca6:	8853      	ldrh	r3, [r2, #2]
 8002ca8:	b29b      	uxth	r3, r3
 8002caa:	8063      	strh	r3, [r4, #2]
		/* Utilizes the Steinhart-Hart Thermistor Equation:				*/
		/*    Temperature in Kelvin = 1 / {A + B[ln(R)] + C[ln(R)]^3}		*/
		/*    where A = 0.001129148, B = 0.000234125 and C = 8.76741E-08	*/
		/******************************************************************/

		Resistance=((40960000.0/(4095-(float)gADCDATA[0])) - 10000.0);
 8002cac:	8820      	ldrh	r0, [r4, #0]
		fV = log(Resistance);
 8002cae:	b280      	uxth	r0, r0
 8002cb0:	f7fd ff9c 	bl	8000bec <__aeabi_ui2f>
 8002cb4:	4601      	mov	r1, r0
 8002cb6:	4835      	ldr	r0, [pc, #212]	; (8002d8c <HAL_TIM_PeriodElapsedCallback+0x104>)
 8002cb8:	f7fd fee6 	bl	8000a88 <__aeabi_fsub>
 8002cbc:	f7fd fbb4 	bl	8000428 <__aeabi_f2d>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	460b      	mov	r3, r1
 8002cc4:	2000      	movs	r0, #0
 8002cc6:	4932      	ldr	r1, [pc, #200]	; (8002d90 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8002cc8:	f7fd fd2c 	bl	8000724 <__aeabi_ddiv>
 8002ccc:	a324      	add	r3, pc, #144	; (adr r3, 8002d60 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8002cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cd2:	f7fd fa49 	bl	8000168 <__aeabi_dsub>
 8002cd6:	f003 faeb 	bl	80062b0 <log>
		Temp = 1 / (0.001129148 + (0.000234125 * fV));//  + (0.0000000876741 * fV * fV * fV));
 8002cda:	a323      	add	r3, pc, #140	; (adr r3, 8002d68 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8002cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ce0:	f7fd fbf6 	bl	80004d0 <__aeabi_dmul>
 8002ce4:	a322      	add	r3, pc, #136	; (adr r3, 8002d70 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8002ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cea:	f7fd fa3f 	bl	800016c <__adddf3>
 8002cee:	4602      	mov	r2, r0
 8002cf0:	460b      	mov	r3, r1
 8002cf2:	2000      	movs	r0, #0
 8002cf4:	4927      	ldr	r1, [pc, #156]	; (8002d94 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8002cf6:	f7fd fd15 	bl	8000724 <__aeabi_ddiv>
		Temp = Temp - 298.15;  // Convert Kelvin to Celsius
		sprintf(mathStr,"[%6u%6.2f]",(gADCDATA[0]),Temp);
 8002cfa:	a31f      	add	r3, pc, #124	; (adr r3, 8002d78 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8002cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d00:	f7fd fa32 	bl	8000168 <__aeabi_dsub>
 8002d04:	8825      	ldrh	r5, [r4, #0]
 8002d06:	e9cd 0100 	strd	r0, r1, [sp]
 8002d0a:	b2ad      	uxth	r5, r5
 8002d0c:	462a      	mov	r2, r5
 8002d0e:	4922      	ldr	r1, [pc, #136]	; (8002d98 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8002d10:	4822      	ldr	r0, [pc, #136]	; (8002d9c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8002d12:	f000 fc1b 	bl	800354c <sprintf>
		HAL_UART_Transmit(&huart1, (uint8_t *)mathStr, 14,1000);
 8002d16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d1a:	220e      	movs	r2, #14
 8002d1c:	491f      	ldr	r1, [pc, #124]	; (8002d9c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8002d1e:	4820      	ldr	r0, [pc, #128]	; (8002da0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8002d20:	f7ff fe8e 	bl	8002a40 <HAL_UART_Transmit>
		// TLCD_Init(GPIOB,GPIO_PIN_3,GPIO_PIN_4,GPIO_PIN_5,GPIO_PIN_6,GPIO_PIN_7,GPIO_PIN_8);
		TLCD_Puts(1,0,mathStr);
 8002d24:	4a1d      	ldr	r2, [pc, #116]	; (8002d9c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8002d26:	2100      	movs	r1, #0
 8002d28:	2001      	movs	r0, #1
 8002d2a:	f000 fbb8 	bl	800349e <TLCD_Puts>

		/*
		sprintf(mathStr,"*%10u%10.2f\r\n",gADCDATA[1],MMF(gADCDATA[1]));
		HAL_UART_Transmit(&huart1, (uint8_t *)mathStr, 23,1000);*/
		sprintf(mathStr,"[%10u]\r\n",gADCDATA[1]);
 8002d2e:	8862      	ldrh	r2, [r4, #2]
 8002d30:	491c      	ldr	r1, [pc, #112]	; (8002da4 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8002d32:	b292      	uxth	r2, r2
 8002d34:	4819      	ldr	r0, [pc, #100]	; (8002d9c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8002d36:	f000 fc09 	bl	800354c <sprintf>
		TLCD_Puts(2,0,mathStr);
 8002d3a:	4a18      	ldr	r2, [pc, #96]	; (8002d9c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8002d3c:	2100      	movs	r1, #0
 8002d3e:	2002      	movs	r0, #2
 8002d40:	f000 fbad 	bl	800349e <TLCD_Puts>
		HAL_UART_Transmit(&huart1, (uint8_t *)mathStr, 14,1000);
 8002d44:	4915      	ldr	r1, [pc, #84]	; (8002d9c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8002d46:	4816      	ldr	r0, [pc, #88]	; (8002da0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8002d48:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d4c:	220e      	movs	r2, #14
		sprintf(mathStr,"Sin(%03d) = %15.10lf\r\n",snum, sin(snum*3.141592/180));
		HAL_UART_Transmit(&huart1, (uint8_t *)mathStr, 28,1000);
		ui8++;
		snum++; */
	}
}
 8002d4e:	b003      	add	sp, #12
 8002d50:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		/*
		sprintf(mathStr,"*%10u%10.2f\r\n",gADCDATA[1],MMF(gADCDATA[1]));
		HAL_UART_Transmit(&huart1, (uint8_t *)mathStr, 23,1000);*/
		sprintf(mathStr,"[%10u]\r\n",gADCDATA[1]);
		TLCD_Puts(2,0,mathStr);
		HAL_UART_Transmit(&huart1, (uint8_t *)mathStr, 14,1000);
 8002d54:	f7ff be74 	b.w	8002a40 <HAL_UART_Transmit>
		sprintf(mathStr,"Sin(%03d) = %15.10lf\r\n",snum, sin(snum*3.141592/180));
		HAL_UART_Transmit(&huart1, (uint8_t *)mathStr, 28,1000);
		ui8++;
		snum++; */
	}
}
 8002d58:	b003      	add	sp, #12
 8002d5a:	bd30      	pop	{r4, r5, pc}
 8002d5c:	f3af 8000 	nop.w
 8002d60:	00000000 	.word	0x00000000
 8002d64:	40c38800 	.word	0x40c38800
 8002d68:	6fb4c3c2 	.word	0x6fb4c3c2
 8002d6c:	3f2eafee 	.word	0x3f2eafee
 8002d70:	6edeb890 	.word	0x6edeb890
 8002d74:	3f527ffd 	.word	0x3f527ffd
 8002d78:	66666666 	.word	0x66666666
 8002d7c:	4072a266 	.word	0x4072a266
 8002d80:	40010c00 	.word	0x40010c00
 8002d84:	2000071c 	.word	0x2000071c
 8002d88:	200005f8 	.word	0x200005f8
 8002d8c:	457ff000 	.word	0x457ff000
 8002d90:	41838800 	.word	0x41838800
 8002d94:	3ff00000 	.word	0x3ff00000
 8002d98:	080067ba 	.word	0x080067ba
 8002d9c:	200006b4 	.word	0x200006b4
 8002da0:	20000638 	.word	0x20000638
 8002da4:	080067c5 	.word	0x080067c5

08002da8 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8002da8:	b510      	push	{r4, lr}
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002daa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8002dae:	b094      	sub	sp, #80	; 0x50
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002db0:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002db2:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002db4:	2100      	movs	r1, #0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002db6:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002db8:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002dba:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002dbc:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002dc0:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002dc2:	910c      	str	r1, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002dc4:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002dc6:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002dc8:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002dca:	f7fe ff4b 	bl	8001c64 <HAL_RCC_OscConfig>
 8002dce:	b100      	cbz	r0, 8002dd2 <SystemClock_Config+0x2a>
 8002dd0:	e7fe      	b.n	8002dd0 <SystemClock_Config+0x28>
    Error_Handler();
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002dd2:	230f      	movs	r3, #15
 8002dd4:	9305      	str	r3, [sp, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002dd6:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002dd8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002ddc:	9009      	str	r0, [sp, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002dde:	4621      	mov	r1, r4
 8002de0:	a805      	add	r0, sp, #20

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002de2:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002de4:	9308      	str	r3, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002de6:	f7ff f9e5 	bl	80021b4 <HAL_RCC_ClockConfig>
 8002dea:	b100      	cbz	r0, 8002dee <SystemClock_Config+0x46>
 8002dec:	e7fe      	b.n	8002dec <SystemClock_Config+0x44>
  {
    Error_Handler();
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002dee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002df2:	a801      	add	r0, sp, #4
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
  {
    Error_Handler();
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002df4:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002df6:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002df8:	f7ff fac4 	bl	8002384 <HAL_RCCEx_PeriphCLKConfig>
 8002dfc:	4604      	mov	r4, r0
 8002dfe:	b100      	cbz	r0, 8002e02 <SystemClock_Config+0x5a>
 8002e00:	e7fe      	b.n	8002e00 <SystemClock_Config+0x58>
    Error_Handler();
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8002e02:	f7ff fa89 	bl	8002318 <HAL_RCC_GetHCLKFreq>
 8002e06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e0a:	fbb0 f0f3 	udiv	r0, r0, r3
 8002e0e:	f7fe fca5 	bl	800175c <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002e12:	2004      	movs	r0, #4
 8002e14:	f7fe fcb8 	bl	8001788 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002e18:	4622      	mov	r2, r4
 8002e1a:	4621      	mov	r1, r4
 8002e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e20:	f7fe fc5c 	bl	80016dc <HAL_NVIC_SetPriority>
}
 8002e24:	b014      	add	sp, #80	; 0x50
 8002e26:	bd10      	pop	{r4, pc}

08002e28 <main>:
}

/* USER CODE END 0 */

int main(void)
{
 8002e28:	b580      	push	{r7, lr}
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e2a:	4c8b      	ldr	r4, [pc, #556]	; (8003058 <main+0x230>)
}

/* USER CODE END 0 */

int main(void)
{
 8002e2c:	b090      	sub	sp, #64	; 0x40
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002e2e:	f7fe f923 	bl	8001078 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8002e32:	f7ff ffb9 	bl	8002da8 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e36:	69a3      	ldr	r3, [r4, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 8002e38:	2200      	movs	r2, #0
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e3a:	f043 0310 	orr.w	r3, r3, #16
 8002e3e:	61a3      	str	r3, [r4, #24]
 8002e40:	69a3      	ldr	r3, [r4, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 8002e42:	f44f 4120 	mov.w	r1, #40960	; 0xa000
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e46:	f003 0310 	and.w	r3, r3, #16
 8002e4a:	9306      	str	r3, [sp, #24]
 8002e4c:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e4e:	69a3      	ldr	r3, [r4, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 8002e50:	4882      	ldr	r0, [pc, #520]	; (800305c <main+0x234>)

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e52:	f043 0320 	orr.w	r3, r3, #32
 8002e56:	61a3      	str	r3, [r4, #24]
 8002e58:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e5a:	2501      	movs	r5, #1

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e5c:	f003 0320 	and.w	r3, r3, #32
 8002e60:	9307      	str	r3, [sp, #28]
 8002e62:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e64:	69a3      	ldr	r3, [r4, #24]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e66:	2602      	movs	r6, #2
  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e68:	f043 0304 	orr.w	r3, r3, #4
 8002e6c:	61a3      	str	r3, [r4, #24]
 8002e6e:	69a3      	ldr	r3, [r4, #24]
 8002e70:	f003 0304 	and.w	r3, r3, #4
 8002e74:	9308      	str	r3, [sp, #32]
 8002e76:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e78:	69a3      	ldr	r3, [r4, #24]
 8002e7a:	f043 0308 	orr.w	r3, r3, #8
 8002e7e:	61a3      	str	r3, [r4, #24]
 8002e80:	69a3      	ldr	r3, [r4, #24]
 8002e82:	f003 0308 	and.w	r3, r3, #8
 8002e86:	9309      	str	r3, [sp, #36]	; 0x24
 8002e88:	9b09      	ldr	r3, [sp, #36]	; 0x24

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 8002e8a:	f7fe fee3 	bl	8001c54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 8002e8e:	2200      	movs	r2, #0
 8002e90:	f241 11f8 	movw	r1, #4600	; 0x11f8
 8002e94:	4872      	ldr	r0, [pc, #456]	; (8003060 <main+0x238>)
 8002e96:	f7fe fedd 	bl	8001c54 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002e9a:	f44f 4320 	mov.w	r3, #40960	; 0xa000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e9e:	a90c      	add	r1, sp, #48	; 0x30
 8002ea0:	486e      	ldr	r0, [pc, #440]	; (800305c <main+0x234>)
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002ea2:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ea4:	950d      	str	r5, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ea6:	960f      	str	r6, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ea8:	f7fe fdfc 	bl	8001aa4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB3 PB4 PB5 
                           PB6 PB7 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 8002eac:	f241 13f8 	movw	r3, #4600	; 0x11f8
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002eb0:	a90c      	add	r1, sp, #48	; 0x30
 8002eb2:	486b      	ldr	r0, [pc, #428]	; (8003060 <main+0x238>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pins : PB12 PB3 PB4 PB5 
                           PB6 PB7 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 8002eb4:	930c      	str	r3, [sp, #48]	; 0x30
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002eb6:	950d      	str	r5, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eb8:	960f      	str	r6, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002eba:	f7fe fdf3 	bl	8001aa4 <HAL_GPIO_Init>
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002ebe:	6963      	ldr	r3, [r4, #20]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002ec0:	2200      	movs	r2, #0
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002ec2:	432b      	orrs	r3, r5
 8002ec4:	6163      	str	r3, [r4, #20]
 8002ec6:	6963      	ldr	r3, [r4, #20]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002ec8:	4611      	mov	r1, r2
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002eca:	402b      	ands	r3, r5
 8002ecc:	9305      	str	r3, [sp, #20]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002ece:	200b      	movs	r0, #11
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002ed0:	9b05      	ldr	r3, [sp, #20]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002ed2:	f7fe fc03 	bl	80016dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002ed6:	200b      	movs	r0, #11
 8002ed8:	f7fe fc34 	bl	8001744 <HAL_NVIC_EnableIRQ>

/* USART1 init function */
static void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 8002edc:	4861      	ldr	r0, [pc, #388]	; (8003064 <main+0x23c>)
  huart1.Init.BaudRate = 115200;
 8002ede:	4b62      	ldr	r3, [pc, #392]	; (8003068 <main+0x240>)
 8002ee0:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8002ee4:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ee8:	220c      	movs	r2, #12
static void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
  huart1.Init.BaudRate = 115200;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002eea:	2300      	movs	r3, #0
 8002eec:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002eee:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002ef0:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ef2:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ef4:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ef6:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002ef8:	f7ff fd76 	bl	80029e8 <HAL_UART_Init>
 8002efc:	b100      	cbz	r0, 8002f00 <main+0xd8>
 8002efe:	e7fe      	b.n	8002efe <main+0xd6>

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
  htim2.Init.Prescaler = 59999;
 8002f00:	f64e 275f 	movw	r7, #59999	; 0xea5f
{

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
 8002f04:	4c59      	ldr	r4, [pc, #356]	; (800306c <main+0x244>)
  htim2.Init.Prescaler = 59999;
 8002f06:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002f0a:	e884 0088 	stmia.w	r4, {r3, r7}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 1199;
 8002f0e:	f240 43af 	movw	r3, #1199	; 0x4af
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
  htim2.Init.Prescaler = 59999;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f12:	60a0      	str	r0, [r4, #8]
  htim2.Init.Period = 1199;
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f14:	6120      	str	r0, [r4, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002f16:	4620      	mov	r0, r4
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
  htim2.Init.Prescaler = 59999;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 1199;
 8002f18:	60e3      	str	r3, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002f1a:	f7ff fc5d 	bl	80027d8 <HAL_TIM_Base_Init>
 8002f1e:	b100      	cbz	r0, 8002f22 <main+0xfa>
 8002f20:	e7fe      	b.n	8002f20 <main+0xf8>
  {
    Error_Handler();
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f22:	f44f 5880 	mov.w	r8, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002f26:	a90c      	add	r1, sp, #48	; 0x30
 8002f28:	4620      	mov	r0, r4
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  {
    Error_Handler();
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f2a:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002f2e:	f7ff fabe 	bl	80024ae <HAL_TIM_ConfigClockSource>
 8002f32:	b100      	cbz	r0, 8002f36 <main+0x10e>
 8002f34:	e7fe      	b.n	8002f34 <main+0x10c>
  {
    Error_Handler();
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f36:	900a      	str	r0, [sp, #40]	; 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f38:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002f3a:	a90a      	add	r1, sp, #40	; 0x28
 8002f3c:	4620      	mov	r0, r4
 8002f3e:	f7ff fc65 	bl	800280c <HAL_TIMEx_MasterConfigSynchronization>
 8002f42:	b100      	cbz	r0, 8002f46 <main+0x11e>
 8002f44:	e7fe      	b.n	8002f44 <main+0x11c>
{

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
 8002f46:	4c4a      	ldr	r4, [pc, #296]	; (8003070 <main+0x248>)
 8002f48:	4b4a      	ldr	r3, [pc, #296]	; (8003074 <main+0x24c>)
  htim3.Init.Prescaler = 59999;
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f4a:	60a0      	str	r0, [r4, #8]

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 59999;
 8002f4c:	e884 0088 	stmia.w	r4, {r3, r7}
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 599;
 8002f50:	f240 2357 	movw	r3, #599	; 0x257
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f54:	6120      	str	r0, [r4, #16]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002f56:	4620      	mov	r0, r4
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 59999;
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 599;
 8002f58:	60e3      	str	r3, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002f5a:	f7ff fc3d 	bl	80027d8 <HAL_TIM_Base_Init>
 8002f5e:	b100      	cbz	r0, 8002f62 <main+0x13a>
 8002f60:	e7fe      	b.n	8002f60 <main+0x138>
  {
    Error_Handler();
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002f62:	a90c      	add	r1, sp, #48	; 0x30
 8002f64:	4620      	mov	r0, r4
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
  {
    Error_Handler();
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f66:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002f6a:	f7ff faa0 	bl	80024ae <HAL_TIM_ConfigClockSource>
 8002f6e:	b100      	cbz	r0, 8002f72 <main+0x14a>
 8002f70:	e7fe      	b.n	8002f70 <main+0x148>
  {
    Error_Handler();
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f72:	900a      	str	r0, [sp, #40]	; 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f74:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002f76:	a90a      	add	r1, sp, #40	; 0x28
 8002f78:	4620      	mov	r0, r4
 8002f7a:	f7ff fc47 	bl	800280c <HAL_TIMEx_MasterConfigSynchronization>
 8002f7e:	b100      	cbz	r0, 8002f82 <main+0x15a>
 8002f80:	e7fe      	b.n	8002f80 <main+0x158>

  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 8002f82:	4c3d      	ldr	r4, [pc, #244]	; (8003078 <main+0x250>)
 8002f84:	4b3d      	ldr	r3, [pc, #244]	; (800307c <main+0x254>)
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
  hadc1.Init.ContinuousConvMode = ENABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002f86:	6160      	str	r0, [r4, #20]

  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 8002f88:	6023      	str	r3, [r4, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002f8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f8e:	60a3      	str	r3, [r4, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002f90:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 8002f94:	61e3      	str	r3, [r4, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002f96:	6060      	str	r0, [r4, #4]
  hadc1.Init.NbrOfConversion = 4;
 8002f98:	2304      	movs	r3, #4
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002f9a:	4620      	mov	r0, r4

    /**Common config 
    */
  hadc1.Instance = ADC1;
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002f9c:	60e5      	str	r5, [r4, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 4;
 8002f9e:	6123      	str	r3, [r4, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002fa0:	f7fe faf4 	bl	800158c <HAL_ADC_Init>
 8002fa4:	b100      	cbz	r0, 8002fa8 <main+0x180>
 8002fa6:	e7fe      	b.n	8002fa6 <main+0x17e>
    Error_Handler();
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_0;
 8002fa8:	900c      	str	r0, [sp, #48]	; 0x30
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8002faa:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002fac:	a90c      	add	r1, sp, #48	; 0x30
 8002fae:	4620      	mov	r0, r4
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_0;
  sConfig.Rank = 1;
 8002fb0:	950d      	str	r5, [sp, #52]	; 0x34
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8002fb2:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002fb4:	f7fe f940 	bl	8001238 <HAL_ADC_ConfigChannel>
 8002fb8:	b100      	cbz	r0, 8002fbc <main+0x194>
 8002fba:	e7fe      	b.n	8002fba <main+0x192>

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_1;
  sConfig.Rank = 2;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002fbc:	a90c      	add	r1, sp, #48	; 0x30
 8002fbe:	4620      	mov	r0, r4
    Error_Handler();
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_1;
 8002fc0:	950c      	str	r5, [sp, #48]	; 0x30
  sConfig.Rank = 2;
 8002fc2:	960d      	str	r6, [sp, #52]	; 0x34
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002fc4:	f7fe f938 	bl	8001238 <HAL_ADC_ConfigChannel>
 8002fc8:	b100      	cbz	r0, 8002fcc <main+0x1a4>
 8002fca:	e7fe      	b.n	8002fca <main+0x1a2>
    Error_Handler();
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_2;
 8002fcc:	2502      	movs	r5, #2
  sConfig.Rank = 3;
 8002fce:	2403      	movs	r4, #3
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002fd0:	a90c      	add	r1, sp, #48	; 0x30
 8002fd2:	4829      	ldr	r0, [pc, #164]	; (8003078 <main+0x250>)
    Error_Handler();
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_2;
 8002fd4:	950c      	str	r5, [sp, #48]	; 0x30
  sConfig.Rank = 3;
 8002fd6:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002fd8:	f7fe f92e 	bl	8001238 <HAL_ADC_ConfigChannel>
 8002fdc:	b100      	cbz	r0, 8002fe0 <main+0x1b8>
 8002fde:	e7fe      	b.n	8002fde <main+0x1b6>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_3;
  sConfig.Rank = 4;
 8002fe0:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002fe2:	a90c      	add	r1, sp, #48	; 0x30
 8002fe4:	4824      	ldr	r0, [pc, #144]	; (8003078 <main+0x250>)
    Error_Handler();
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_3;
 8002fe6:	940c      	str	r4, [sp, #48]	; 0x30
  sConfig.Rank = 4;
 8002fe8:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002fea:	f7fe f925 	bl	8001238 <HAL_ADC_ConfigChannel>
 8002fee:	4604      	mov	r4, r0
 8002ff0:	b100      	cbz	r0, 8002ff4 <main+0x1cc>
 8002ff2:	e7fe      	b.n	8002ff2 <main+0x1ca>
  MX_USART1_UART_Init();
  MX_TIM2_Init();
  MX_TIM3_Init();
  MX_ADC1_Init();

  TLCD_Init(GPIOB,GPIO_PIN_3,GPIO_PIN_4,GPIO_PIN_5,GPIO_PIN_6,GPIO_PIN_7,GPIO_PIN_8);
 8002ff4:	2140      	movs	r1, #64	; 0x40
 8002ff6:	2280      	movs	r2, #128	; 0x80
 8002ff8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ffc:	e88d 000e 	stmia.w	sp, {r1, r2, r3}
 8003000:	4817      	ldr	r0, [pc, #92]	; (8003060 <main+0x238>)
 8003002:	2320      	movs	r3, #32
 8003004:	2210      	movs	r2, #16
 8003006:	2108      	movs	r1, #8
 8003008:	f000 f9e0 	bl	80033cc <TLCD_Init>
  TLCD_Puts(1,0,"12345678");
 800300c:	4a1c      	ldr	r2, [pc, #112]	; (8003080 <main+0x258>)
 800300e:	4621      	mov	r1, r4
 8003010:	2001      	movs	r0, #1
 8003012:	f000 fa44 	bl	800349e <TLCD_Puts>
  TLCD_Puts(2,0,"asdfghjk");
 8003016:	4a1b      	ldr	r2, [pc, #108]	; (8003084 <main+0x25c>)
 8003018:	4621      	mov	r1, r4
 800301a:	4628      	mov	r0, r5
 800301c:	f000 fa3f 	bl	800349e <TLCD_Puts>

  /* USER CODE BEGIN 2 */
  while(HAL_TIM_Base_Start_IT(&htim2)!=HAL_OK);
 8003020:	4812      	ldr	r0, [pc, #72]	; (800306c <main+0x244>)
 8003022:	f7ff fa39 	bl	8002498 <HAL_TIM_Base_Start_IT>
 8003026:	2800      	cmp	r0, #0
 8003028:	d1fa      	bne.n	8003020 <main+0x1f8>
  while(HAL_TIM_Base_Start_IT(&htim3)!=HAL_OK);
 800302a:	4811      	ldr	r0, [pc, #68]	; (8003070 <main+0x248>)
 800302c:	f7ff fa34 	bl	8002498 <HAL_TIM_Base_Start_IT>
 8003030:	2800      	cmp	r0, #0
 8003032:	d1fa      	bne.n	800302a <main+0x202>

  HAL_ADC_Start_DMA(&hadc1,(uint32_t *)&con_ADCDATA,6);
 8003034:	2206      	movs	r2, #6
 8003036:	4914      	ldr	r1, [pc, #80]	; (8003088 <main+0x260>)
 8003038:	480f      	ldr	r0, [pc, #60]	; (8003078 <main+0x250>)
 800303a:	f7fe f9f5 	bl	8001428 <HAL_ADC_Start_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12, GPIO_PIN_SET);
 800303e:	2201      	movs	r2, #1
 8003040:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003044:	4806      	ldr	r0, [pc, #24]	; (8003060 <main+0x238>)
 8003046:	f7fe fe05 	bl	8001c54 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13, GPIO_PIN_SET);
 800304a:	2201      	movs	r2, #1
 800304c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003050:	4802      	ldr	r0, [pc, #8]	; (800305c <main+0x234>)
 8003052:	f7fe fdff 	bl	8001c54 <HAL_GPIO_WritePin>
 8003056:	e7fe      	b.n	8003056 <main+0x22e>
 8003058:	40021000 	.word	0x40021000
 800305c:	40011000 	.word	0x40011000
 8003060:	40010c00 	.word	0x40010c00
 8003064:	20000638 	.word	0x20000638
 8003068:	40013800 	.word	0x40013800
 800306c:	200006dc 	.word	0x200006dc
 8003070:	200005bc 	.word	0x200005bc
 8003074:	40000400 	.word	0x40000400
 8003078:	20000608 	.word	0x20000608
 800307c:	40012400 	.word	0x40012400
 8003080:	080067ce 	.word	0x080067ce
 8003084:	080067d7 	.word	0x080067d7
 8003088:	2000071c 	.word	0x2000071c

0800308c <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 800308c:	e7fe      	b.n	800308c <Error_Handler>
	...

08003090 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003090:	4b20      	ldr	r3, [pc, #128]	; (8003114 <HAL_MspInit+0x84>)
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003092:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003094:	699a      	ldr	r2, [r3, #24]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003096:	2003      	movs	r0, #3
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003098:	f042 0201 	orr.w	r2, r2, #1
 800309c:	619a      	str	r2, [r3, #24]
 800309e:	699b      	ldr	r3, [r3, #24]
 80030a0:	f003 0301 	and.w	r3, r3, #1
 80030a4:	9301      	str	r3, [sp, #4]
 80030a6:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030a8:	f7fe fb06 	bl	80016b8 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80030ac:	2200      	movs	r2, #0
 80030ae:	4611      	mov	r1, r2
 80030b0:	f06f 000b 	mvn.w	r0, #11
 80030b4:	f7fe fb12 	bl	80016dc <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80030b8:	2200      	movs	r2, #0
 80030ba:	4611      	mov	r1, r2
 80030bc:	f06f 000a 	mvn.w	r0, #10
 80030c0:	f7fe fb0c 	bl	80016dc <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80030c4:	2200      	movs	r2, #0
 80030c6:	4611      	mov	r1, r2
 80030c8:	f06f 0009 	mvn.w	r0, #9
 80030cc:	f7fe fb06 	bl	80016dc <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80030d0:	2200      	movs	r2, #0
 80030d2:	4611      	mov	r1, r2
 80030d4:	f06f 0004 	mvn.w	r0, #4
 80030d8:	f7fe fb00 	bl	80016dc <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80030dc:	2200      	movs	r2, #0
 80030de:	4611      	mov	r1, r2
 80030e0:	f06f 0003 	mvn.w	r0, #3
 80030e4:	f7fe fafa 	bl	80016dc <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80030e8:	2200      	movs	r2, #0
 80030ea:	4611      	mov	r1, r2
 80030ec:	f06f 0001 	mvn.w	r0, #1
 80030f0:	f7fe faf4 	bl	80016dc <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80030f4:	2200      	movs	r2, #0
 80030f6:	4611      	mov	r1, r2
 80030f8:	f04f 30ff 	mov.w	r0, #4294967295
 80030fc:	f7fe faee 	bl	80016dc <HAL_NVIC_SetPriority>

    /**DISABLE: JTAG-DP Disabled and SW-DP Disabled 
    */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8003100:	4a05      	ldr	r2, [pc, #20]	; (8003118 <HAL_MspInit+0x88>)
 8003102:	6853      	ldr	r3, [r2, #4]
 8003104:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003108:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800310c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800310e:	b003      	add	sp, #12
 8003110:	f85d fb04 	ldr.w	pc, [sp], #4
 8003114:	40021000 	.word	0x40021000
 8003118:	40010000 	.word	0x40010000

0800311c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800311c:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 800311e:	6802      	ldr	r2, [r0, #0]
 8003120:	4b1e      	ldr	r3, [pc, #120]	; (800319c <HAL_ADC_MspInit+0x80>)

  /* USER CODE END MspInit 1 */
}

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003122:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8003124:	429a      	cmp	r2, r3

  /* USER CODE END MspInit 1 */
}

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003126:	4605      	mov	r5, r0

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8003128:	d135      	bne.n	8003196 <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800312a:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 800312e:	699a      	ldr	r2, [r3, #24]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003130:	481b      	ldr	r0, [pc, #108]	; (80031a0 <HAL_ADC_MspInit+0x84>)
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003132:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003136:	619a      	str	r2, [r3, #24]
 8003138:	699b      	ldr	r3, [r3, #24]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800313a:	a902      	add	r1, sp, #8
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800313c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003140:	9301      	str	r3, [sp, #4]
 8003142:	9b01      	ldr	r3, [sp, #4]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8003144:	230f      	movs	r3, #15
 8003146:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003148:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* Peripheral DMA init*/
  
    hdma_adc1.Instance = DMA1_Channel1;
 800314a:	4c16      	ldr	r4, [pc, #88]	; (80031a4 <HAL_ADC_MspInit+0x88>)
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800314c:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800314e:	f7fe fca9 	bl	8001aa4 <HAL_GPIO_Init>

    /* Peripheral DMA init*/
  
    hdma_adc1.Instance = DMA1_Channel1;
 8003152:	4b15      	ldr	r3, [pc, #84]	; (80031a8 <HAL_ADC_MspInit+0x8c>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003154:	4620      	mov	r0, r4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* Peripheral DMA init*/
  
    hdma_adc1.Instance = DMA1_Channel1;
 8003156:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003158:	2300      	movs	r3, #0
 800315a:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800315c:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800315e:	2380      	movs	r3, #128	; 0x80
 8003160:	60e3      	str	r3, [r4, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003162:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003166:	6123      	str	r3, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003168:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800316c:	6163      	str	r3, [r4, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800316e:	2320      	movs	r3, #32
 8003170:	61a3      	str	r3, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8003172:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003176:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003178:	f7fe fb17 	bl	80017aa <HAL_DMA_Init>
 800317c:	b108      	cbz	r0, 8003182 <HAL_ADC_MspInit+0x66>
    {
      Error_Handler();
 800317e:	f7ff ff85 	bl	800308c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8003182:	2200      	movs	r2, #0
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
    {
      Error_Handler();
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003184:	622c      	str	r4, [r5, #32]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8003186:	2012      	movs	r0, #18
 8003188:	4611      	mov	r1, r2
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
    {
      Error_Handler();
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800318a:	6265      	str	r5, [r4, #36]	; 0x24

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800318c:	f7fe faa6 	bl	80016dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8003190:	2012      	movs	r0, #18
 8003192:	f7fe fad7 	bl	8001744 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003196:	b007      	add	sp, #28
 8003198:	bd30      	pop	{r4, r5, pc}
 800319a:	bf00      	nop
 800319c:	40012400 	.word	0x40012400
 80031a0:	40010800 	.word	0x40010800
 80031a4:	20000678 	.word	0x20000678
 80031a8:	40020008 	.word	0x40020008

080031ac <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM2)
 80031ac:	6803      	ldr	r3, [r0, #0]
  /* USER CODE END ADC1_MspDeInit 1 */

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80031ae:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM2)
 80031b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031b4:	d111      	bne.n	80031da <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80031b6:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80031ba:	69da      	ldr	r2, [r3, #28]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80031bc:	201c      	movs	r0, #28
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80031be:	f042 0201 	orr.w	r2, r2, #1
 80031c2:	61da      	str	r2, [r3, #28]
 80031c4:	69db      	ldr	r3, [r3, #28]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80031c6:	2200      	movs	r2, #0
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80031c8:	f003 0301 	and.w	r3, r3, #1
 80031cc:	9300      	str	r3, [sp, #0]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80031ce:	4611      	mov	r1, r2
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80031d0:	9b00      	ldr	r3, [sp, #0]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80031d2:	f7fe fa83 	bl	80016dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80031d6:	201c      	movs	r0, #28
 80031d8:	e012      	b.n	8003200 <HAL_TIM_Base_MspInit+0x54>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 80031da:	4a0c      	ldr	r2, [pc, #48]	; (800320c <HAL_TIM_Base_MspInit+0x60>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d111      	bne.n	8003204 <HAL_TIM_Base_MspInit+0x58>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80031e0:	4b0b      	ldr	r3, [pc, #44]	; (8003210 <HAL_TIM_Base_MspInit+0x64>)
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80031e2:	201d      	movs	r0, #29
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80031e4:	69da      	ldr	r2, [r3, #28]
 80031e6:	f042 0202 	orr.w	r2, r2, #2
 80031ea:	61da      	str	r2, [r3, #28]
 80031ec:	69db      	ldr	r3, [r3, #28]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80031ee:	2200      	movs	r2, #0
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80031f0:	f003 0302 	and.w	r3, r3, #2
 80031f4:	9301      	str	r3, [sp, #4]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80031f6:	4611      	mov	r1, r2
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80031f8:	9b01      	ldr	r3, [sp, #4]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80031fa:	f7fe fa6f 	bl	80016dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80031fe:	201d      	movs	r0, #29
 8003200:	f7fe faa0 	bl	8001744 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003204:	b003      	add	sp, #12
 8003206:	f85d fb04 	ldr.w	pc, [sp], #4
 800320a:	bf00      	nop
 800320c:	40000400 	.word	0x40000400
 8003210:	40021000 	.word	0x40021000

08003214 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003214:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 8003216:	6802      	ldr	r2, [r0, #0]
 8003218:	4b16      	ldr	r3, [pc, #88]	; (8003274 <HAL_UART_MspInit+0x60>)
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800321a:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 800321c:	429a      	cmp	r2, r3
 800321e:	d127      	bne.n	8003270 <HAL_UART_MspInit+0x5c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003220:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8003224:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003226:	a902      	add	r1, sp, #8
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003228:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800322c:	619a      	str	r2, [r3, #24]
 800322e:	699b      	ldr	r3, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003230:	4811      	ldr	r0, [pc, #68]	; (8003278 <HAL_UART_MspInit+0x64>)
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003232:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003236:	9301      	str	r3, [sp, #4]
 8003238:	9b01      	ldr	r3, [sp, #4]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800323a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800323e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003240:	2302      	movs	r3, #2
 8003242:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003244:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003246:	2400      	movs	r4, #0
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003248:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800324a:	f7fe fc2b 	bl	8001aa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800324e:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003252:	a902      	add	r1, sp, #8
 8003254:	4808      	ldr	r0, [pc, #32]	; (8003278 <HAL_UART_MspInit+0x64>)
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003256:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003258:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800325a:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800325c:	f7fe fc22 	bl	8001aa4 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003260:	2025      	movs	r0, #37	; 0x25
 8003262:	4622      	mov	r2, r4
 8003264:	4621      	mov	r1, r4
 8003266:	f7fe fa39 	bl	80016dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800326a:	2025      	movs	r0, #37	; 0x25
 800326c:	f7fe fa6a 	bl	8001744 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003270:	b006      	add	sp, #24
 8003272:	bd10      	pop	{r4, pc}
 8003274:	40013800 	.word	0x40013800
 8003278:	40010800 	.word	0x40010800

0800327c <NMI_Handler>:
 800327c:	4770      	bx	lr

0800327e <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800327e:	e7fe      	b.n	800327e <HardFault_Handler>

08003280 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8003280:	e7fe      	b.n	8003280 <MemManage_Handler>

08003282 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8003282:	e7fe      	b.n	8003282 <BusFault_Handler>

08003284 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8003284:	e7fe      	b.n	8003284 <UsageFault_Handler>

08003286 <SVC_Handler>:
 8003286:	4770      	bx	lr

08003288 <DebugMon_Handler>:
 8003288:	4770      	bx	lr

0800328a <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 800328a:	4770      	bx	lr

0800328c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800328c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800328e:	f7fd ff05 	bl	800109c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003292:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  HAL_SYSTICK_IRQHandler();
 8003296:	f7fe ba84 	b.w	80017a2 <HAL_SYSTICK_IRQHandler>
	...

0800329c <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800329c:	4801      	ldr	r0, [pc, #4]	; (80032a4 <DMA1_Channel1_IRQHandler+0x8>)
 800329e:	f7fe bad7 	b.w	8001850 <HAL_DMA_IRQHandler>
 80032a2:	bf00      	nop
 80032a4:	20000678 	.word	0x20000678

080032a8 <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80032a8:	4801      	ldr	r0, [pc, #4]	; (80032b0 <ADC1_2_IRQHandler+0x8>)
 80032aa:	f7fd bf41 	b.w	8001130 <HAL_ADC_IRQHandler>
 80032ae:	bf00      	nop
 80032b0:	20000608 	.word	0x20000608

080032b4 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80032b4:	4801      	ldr	r0, [pc, #4]	; (80032bc <TIM2_IRQHandler+0x8>)
 80032b6:	f7ff b9b8 	b.w	800262a <HAL_TIM_IRQHandler>
 80032ba:	bf00      	nop
 80032bc:	200006dc 	.word	0x200006dc

080032c0 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80032c0:	4801      	ldr	r0, [pc, #4]	; (80032c8 <TIM3_IRQHandler+0x8>)
 80032c2:	f7ff b9b2 	b.w	800262a <HAL_TIM_IRQHandler>
 80032c6:	bf00      	nop
 80032c8:	200005bc 	.word	0x200005bc

080032cc <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80032cc:	4801      	ldr	r0, [pc, #4]	; (80032d4 <USART1_IRQHandler+0x8>)
 80032ce:	f7ff bc16 	b.w	8002afe <HAL_UART_IRQHandler>
 80032d2:	bf00      	nop
 80032d4:	20000638 	.word	0x20000638

080032d8 <TLCD_Enable>:
	else			HAL_GPIO_WritePin(GPIOx, TData7 , GPIO_PIN_RESET);
	TLCD_Enable();
}

void	TLCD_Enable()
{
 80032d8:	b538      	push	{r3, r4, r5, lr}
	HAL_GPIO_WritePin(GPIOx, TEN , GPIO_PIN_SET);
 80032da:	4d0e      	ldr	r5, [pc, #56]	; (8003314 <TLCD_Enable+0x3c>)
 80032dc:	4c0e      	ldr	r4, [pc, #56]	; (8003318 <TLCD_Enable+0x40>)
 80032de:	8829      	ldrh	r1, [r5, #0]
 80032e0:	2201      	movs	r2, #1
 80032e2:	6820      	ldr	r0, [r4, #0]
 80032e4:	f7fe fcb6 	bl	8001c54 <HAL_GPIO_WritePin>
	delay_us(2);
 80032e8:	2002      	movs	r0, #2
 80032ea:	f000 f8ed 	bl	80034c8 <delay_us>
	HAL_GPIO_WritePin(GPIOx, TEN , GPIO_PIN_SET);
 80032ee:	8829      	ldrh	r1, [r5, #0]
 80032f0:	2201      	movs	r2, #1
 80032f2:	6820      	ldr	r0, [r4, #0]
 80032f4:	f7fe fcae 	bl	8001c54 <HAL_GPIO_WritePin>
	delay_us(2);
 80032f8:	2002      	movs	r0, #2
 80032fa:	f000 f8e5 	bl	80034c8 <delay_us>
	HAL_GPIO_WritePin(GPIOx, TEN , GPIO_PIN_RESET);
 80032fe:	6820      	ldr	r0, [r4, #0]
 8003300:	8829      	ldrh	r1, [r5, #0]
 8003302:	2200      	movs	r2, #0
 8003304:	f7fe fca6 	bl	8001c54 <HAL_GPIO_WritePin>
	delay_us(40);
}
 8003308:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_GPIO_WritePin(GPIOx, TEN , GPIO_PIN_SET);
	delay_us(2);
	HAL_GPIO_WritePin(GPIOx, TEN , GPIO_PIN_SET);
	delay_us(2);
	HAL_GPIO_WritePin(GPIOx, TEN , GPIO_PIN_RESET);
	delay_us(40);
 800330c:	2028      	movs	r0, #40	; 0x28
 800330e:	f000 b8db 	b.w	80034c8 <delay_us>
 8003312:	bf00      	nop
 8003314:	200005ac 	.word	0x200005ac
 8003318:	2000059c 	.word	0x2000059c

0800331c <TLCD_4BitWrite>:
	TLCD_Cmd( 0x01 );
	delay_ms(2);   // 2ms
}

void	TLCD_4BitWrite(BYTE c)
{
 800331c:	b538      	push	{r3, r4, r5, lr}
 800331e:	4605      	mov	r5, r0
 8003320:	4b17      	ldr	r3, [pc, #92]	; (8003380 <TLCD_4BitWrite+0x64>)
 8003322:	4c18      	ldr	r4, [pc, #96]	; (8003384 <TLCD_4BitWrite+0x68>)
	if( c & 0x01 ) 	HAL_GPIO_WritePin(GPIOx, TData4 , GPIO_PIN_SET);
 8003324:	f010 0201 	ands.w	r2, r0, #1
	else			HAL_GPIO_WritePin(GPIOx, TData4 , GPIO_PIN_RESET);
 8003328:	8819      	ldrh	r1, [r3, #0]
	delay_ms(2);   // 2ms
}

void	TLCD_4BitWrite(BYTE c)
{
	if( c & 0x01 ) 	HAL_GPIO_WritePin(GPIOx, TData4 , GPIO_PIN_SET);
 800332a:	bf18      	it	ne
 800332c:	2201      	movne	r2, #1
	else			HAL_GPIO_WritePin(GPIOx, TData4 , GPIO_PIN_RESET);
 800332e:	6820      	ldr	r0, [r4, #0]
 8003330:	f7fe fc90 	bl	8001c54 <HAL_GPIO_WritePin>

	if( c & 0x02 ) 	HAL_GPIO_WritePin(GPIOx, TData5 , GPIO_PIN_SET);
 8003334:	f005 0102 	and.w	r1, r5, #2
 8003338:	f001 02ff 	and.w	r2, r1, #255	; 0xff
 800333c:	4b12      	ldr	r3, [pc, #72]	; (8003388 <TLCD_4BitWrite+0x6c>)
 800333e:	b101      	cbz	r1, 8003342 <TLCD_4BitWrite+0x26>
 8003340:	2201      	movs	r2, #1
	else			HAL_GPIO_WritePin(GPIOx, TData5 , GPIO_PIN_RESET);
 8003342:	8819      	ldrh	r1, [r3, #0]
 8003344:	6820      	ldr	r0, [r4, #0]
 8003346:	f7fe fc85 	bl	8001c54 <HAL_GPIO_WritePin>

	if( c & 0x04 ) 	HAL_GPIO_WritePin(GPIOx, TData6 , GPIO_PIN_SET);
 800334a:	f005 0104 	and.w	r1, r5, #4
 800334e:	f001 02ff 	and.w	r2, r1, #255	; 0xff
 8003352:	4b0e      	ldr	r3, [pc, #56]	; (800338c <TLCD_4BitWrite+0x70>)
 8003354:	b101      	cbz	r1, 8003358 <TLCD_4BitWrite+0x3c>
 8003356:	2201      	movs	r2, #1
	else			HAL_GPIO_WritePin(GPIOx, TData6 , GPIO_PIN_RESET);
 8003358:	8819      	ldrh	r1, [r3, #0]
 800335a:	6820      	ldr	r0, [r4, #0]

	if( c & 0x08 ) 	HAL_GPIO_WritePin(GPIOx, TData7 , GPIO_PIN_SET);
 800335c:	f005 0508 	and.w	r5, r5, #8

	if( c & 0x02 ) 	HAL_GPIO_WritePin(GPIOx, TData5 , GPIO_PIN_SET);
	else			HAL_GPIO_WritePin(GPIOx, TData5 , GPIO_PIN_RESET);

	if( c & 0x04 ) 	HAL_GPIO_WritePin(GPIOx, TData6 , GPIO_PIN_SET);
	else			HAL_GPIO_WritePin(GPIOx, TData6 , GPIO_PIN_RESET);
 8003360:	f7fe fc78 	bl	8001c54 <HAL_GPIO_WritePin>

	if( c & 0x08 ) 	HAL_GPIO_WritePin(GPIOx, TData7 , GPIO_PIN_SET);
 8003364:	f005 02ff 	and.w	r2, r5, #255	; 0xff
 8003368:	4b09      	ldr	r3, [pc, #36]	; (8003390 <TLCD_4BitWrite+0x74>)
 800336a:	b105      	cbz	r5, 800336e <TLCD_4BitWrite+0x52>
 800336c:	2201      	movs	r2, #1
	else			HAL_GPIO_WritePin(GPIOx, TData7 , GPIO_PIN_RESET);
 800336e:	8819      	ldrh	r1, [r3, #0]
 8003370:	6820      	ldr	r0, [r4, #0]
 8003372:	f7fe fc6f 	bl	8001c54 <HAL_GPIO_WritePin>
	TLCD_Enable();
}
 8003376:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	if( c & 0x04 ) 	HAL_GPIO_WritePin(GPIOx, TData6 , GPIO_PIN_SET);
	else			HAL_GPIO_WritePin(GPIOx, TData6 , GPIO_PIN_RESET);

	if( c & 0x08 ) 	HAL_GPIO_WritePin(GPIOx, TData7 , GPIO_PIN_SET);
	else			HAL_GPIO_WritePin(GPIOx, TData7 , GPIO_PIN_RESET);
	TLCD_Enable();
 800337a:	f7ff bfad 	b.w	80032d8 <TLCD_Enable>
 800337e:	bf00      	nop
 8003380:	200005b4 	.word	0x200005b4
 8003384:	2000059c 	.word	0x2000059c
 8003388:	200005a4 	.word	0x200005a4
 800338c:	200005a0 	.word	0x200005a0
 8003390:	200005a8 	.word	0x200005a8

08003394 <TNLD_Send>:
{
	TNLD_Send(v,HIGH);
}

void	TNLD_Send(uint8_t v,uint8_t m)
{
 8003394:	b510      	push	{r4, lr}
	if( m ) 	HAL_GPIO_WritePin(GPIOx, TRS , GPIO_PIN_SET);
 8003396:	460a      	mov	r2, r1
{
	TNLD_Send(v,HIGH);
}

void	TNLD_Send(uint8_t v,uint8_t m)
{
 8003398:	4604      	mov	r4, r0
 800339a:	4b08      	ldr	r3, [pc, #32]	; (80033bc <TNLD_Send+0x28>)
 800339c:	4808      	ldr	r0, [pc, #32]	; (80033c0 <TNLD_Send+0x2c>)
	if( m ) 	HAL_GPIO_WritePin(GPIOx, TRS , GPIO_PIN_SET);
 800339e:	b101      	cbz	r1, 80033a2 <TNLD_Send+0xe>
 80033a0:	2201      	movs	r2, #1
	else		HAL_GPIO_WritePin(GPIOx, TRS , GPIO_PIN_RESET);
 80033a2:	8801      	ldrh	r1, [r0, #0]
 80033a4:	6818      	ldr	r0, [r3, #0]
 80033a6:	f7fe fc55 	bl	8001c54 <HAL_GPIO_WritePin>

	TLCD_4BitWrite(v>>4);
 80033aa:	0920      	lsrs	r0, r4, #4
 80033ac:	f7ff ffb6 	bl	800331c <TLCD_4BitWrite>
	TLCD_4BitWrite(v);
 80033b0:	4620      	mov	r0, r4
}
 80033b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
{
	if( m ) 	HAL_GPIO_WritePin(GPIOx, TRS , GPIO_PIN_SET);
	else		HAL_GPIO_WritePin(GPIOx, TRS , GPIO_PIN_RESET);

	TLCD_4BitWrite(v>>4);
	TLCD_4BitWrite(v);
 80033b6:	f7ff bfb1 	b.w	800331c <TLCD_4BitWrite>
 80033ba:	bf00      	nop
 80033bc:	2000059c 	.word	0x2000059c
 80033c0:	200005b0 	.word	0x200005b0

080033c4 <TLCD_Cmd>:
	delay_us(40);
}

void 	TLCD_Cmd(BYTE cmd)
{
	TNLD_Send(cmd,LOW);
 80033c4:	2100      	movs	r1, #0
 80033c6:	f7ff bfe5 	b.w	8003394 <TNLD_Send>
	...

080033cc <TLCD_Init>:

// TLCD   GPIOx 10,11.........0,1,2,3
// 0->RS, 1->E
// SYSTICK_Config  1000000 ~!!!!!
void	TLCD_Init(GPIO_TypeDef *GPIOn, uint32_t RS,uint32_t EN, uint32_t Data4,uint32_t Data5,uint32_t Data6,uint32_t Data7)
{
 80033cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	GPIOx = GPIOn;
 80033ce:	4f27      	ldr	r7, [pc, #156]	; (800346c <TLCD_Init+0xa0>)

// TLCD   GPIOx 10,11.........0,1,2,3
// 0->RS, 1->E
// SYSTICK_Config  1000000 ~!!!!!
void	TLCD_Init(GPIO_TypeDef *GPIOn, uint32_t RS,uint32_t EN, uint32_t Data4,uint32_t Data5,uint32_t Data6,uint32_t Data7)
{
 80033d0:	9c06      	ldr	r4, [sp, #24]
	GPIOx = GPIOn;
 80033d2:	6038      	str	r0, [r7, #0]
	TRS = RS;
 80033d4:	4f26      	ldr	r7, [pc, #152]	; (8003470 <TLCD_Init+0xa4>)

// TLCD   GPIOx 10,11.........0,1,2,3
// 0->RS, 1->E
// SYSTICK_Config  1000000 ~!!!!!
void	TLCD_Init(GPIO_TypeDef *GPIOn, uint32_t RS,uint32_t EN, uint32_t Data4,uint32_t Data5,uint32_t Data6,uint32_t Data7)
{
 80033d6:	9e07      	ldr	r6, [sp, #28]
	GPIOx = GPIOn;
	TRS = RS;
 80033d8:	6039      	str	r1, [r7, #0]
	TEN = EN;
 80033da:	4f26      	ldr	r7, [pc, #152]	; (8003474 <TLCD_Init+0xa8>)

// TLCD   GPIOx 10,11.........0,1,2,3
// 0->RS, 1->E
// SYSTICK_Config  1000000 ~!!!!!
void	TLCD_Init(GPIO_TypeDef *GPIOn, uint32_t RS,uint32_t EN, uint32_t Data4,uint32_t Data5,uint32_t Data6,uint32_t Data7)
{
 80033dc:	9d08      	ldr	r5, [sp, #32]
	GPIOx = GPIOn;
	TRS = RS;
	TEN = EN;
 80033de:	603a      	str	r2, [r7, #0]
	TData4 = Data4;
 80033e0:	4f25      	ldr	r7, [pc, #148]	; (8003478 <TLCD_Init+0xac>)
 80033e2:	603b      	str	r3, [r7, #0]
	TData5 = Data5;
 80033e4:	4f25      	ldr	r7, [pc, #148]	; (800347c <TLCD_Init+0xb0>)
 80033e6:	603c      	str	r4, [r7, #0]
	TData6 = Data6;
 80033e8:	4f25      	ldr	r7, [pc, #148]	; (8003480 <TLCD_Init+0xb4>)
 80033ea:	603e      	str	r6, [r7, #0]
	TData7 = Data7;
 80033ec:	4f25      	ldr	r7, [pc, #148]	; (8003484 <TLCD_Init+0xb8>)
 80033ee:	603d      	str	r5, [r7, #0]

	// GPIOA 0,1 --> Control pin
	// GPIOA 2,3,4,5 --> Data pin
	HAL_GPIO_WritePin(GPIOn , RS | EN | Data4 | Data5 | Data6 | Data7 , GPIO_PIN_RESET);
 80033f0:	4335      	orrs	r5, r6
 80033f2:	432c      	orrs	r4, r5
 80033f4:	4323      	orrs	r3, r4
 80033f6:	431a      	orrs	r2, r3
 80033f8:	4311      	orrs	r1, r2
 80033fa:	b289      	uxth	r1, r1
 80033fc:	2200      	movs	r2, #0
 80033fe:	f7fe fc29 	bl	8001c54 <HAL_GPIO_WritePin>
	delay_ms(10);  // 10ms
 8003402:	200a      	movs	r0, #10
 8003404:	f000 f869 	bl	80034da <delay_ms>

	TLCD_4BitWrite(0x03);
 8003408:	2003      	movs	r0, #3
 800340a:	f7ff ff87 	bl	800331c <TLCD_4BitWrite>
	delay_ms(5);   // 5ms
 800340e:	2005      	movs	r0, #5
 8003410:	f000 f863 	bl	80034da <delay_ms>
	TLCD_4BitWrite(0x03);
 8003414:	2003      	movs	r0, #3
 8003416:	f7ff ff81 	bl	800331c <TLCD_4BitWrite>
	delay_ms(5);   // 5ms
 800341a:	2005      	movs	r0, #5
 800341c:	f000 f85d 	bl	80034da <delay_ms>
	TLCD_4BitWrite(0x03);
 8003420:	2003      	movs	r0, #3
 8003422:	f7ff ff7b 	bl	800331c <TLCD_4BitWrite>
	delay_ms(5);   // 5ms
 8003426:	2005      	movs	r0, #5
 8003428:	f000 f857 	bl	80034da <delay_ms>
	TLCD_4BitWrite(0x02);
 800342c:	2002      	movs	r0, #2
 800342e:	f7ff ff75 	bl	800331c <TLCD_4BitWrite>
	delay_ms(5);   // 5ms
 8003432:	2005      	movs	r0, #5
 8003434:	f000 f851 	bl	80034da <delay_ms>
	// Function Set
	// DL : 0->4bit, 1->8bit
	// N : 0->1 line, 1->2 line
	// F : 0-> 5*7, 1->5*10
	// I selected 4bit, 2 line, 5*7
	TLCD_Cmd( 0x28 );
 8003438:	2028      	movs	r0, #40	; 0x28
 800343a:	f7ff ffc3 	bl	80033c4 <TLCD_Cmd>
	delay_us(40);  // 40us
 800343e:	2028      	movs	r0, #40	; 0x28
 8003440:	f000 f842 	bl	80034c8 <delay_us>

	// Display Set
	// D : 0->disp off, 1->disp on
	// C : 0->Cur off, 1->Cur on
	// B : 0->Cur blink off, 1->Cur blink on
	TLCD_Cmd( 0x0C );
 8003444:	200c      	movs	r0, #12
 8003446:	f7ff ffbd 	bl	80033c4 <TLCD_Cmd>
	delay_us(40);  // 40us
 800344a:	2028      	movs	r0, #40	; 0x28
 800344c:	f000 f83c 	bl	80034c8 <delay_us>

	// Display Mode
	// I/D : 0->Dec Cursor pos, 1->Inc Cursor pos
	// S : 0-> No disp shift, 1-> Disp shift
	TLCD_Cmd( 0x06 );
 8003450:	2006      	movs	r0, #6
 8003452:	f7ff ffb7 	bl	80033c4 <TLCD_Cmd>
	delay_us(40);  // 40us
 8003456:	2028      	movs	r0, #40	; 0x28
 8003458:	f000 f836 	bl	80034c8 <delay_us>

	// LCD Clear display
	TLCD_Cmd( 0x01 );
 800345c:	2001      	movs	r0, #1
 800345e:	f7ff ffb1 	bl	80033c4 <TLCD_Cmd>
	delay_ms(2);   // 2ms
}
 8003462:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	TLCD_Cmd( 0x06 );
	delay_us(40);  // 40us

	// LCD Clear display
	TLCD_Cmd( 0x01 );
	delay_ms(2);   // 2ms
 8003466:	2002      	movs	r0, #2
 8003468:	f000 b837 	b.w	80034da <delay_ms>
 800346c:	2000059c 	.word	0x2000059c
 8003470:	200005b0 	.word	0x200005b0
 8003474:	200005ac 	.word	0x200005ac
 8003478:	200005b4 	.word	0x200005b4
 800347c:	200005a4 	.word	0x200005a4
 8003480:	200005a0 	.word	0x200005a0
 8003484:	200005a8 	.word	0x200005a8

08003488 <TLCD_Write>:
	TNLD_Send(cmd,LOW);
}

void	TLCD_Write(BYTE v)
{
	TNLD_Send(v,HIGH);
 8003488:	2101      	movs	r1, #1
 800348a:	f7ff bf83 	b.w	8003394 <TNLD_Send>

0800348e <TLCD_Putc>:
	TLCD_4BitWrite(v>>4);
	TLCD_4BitWrite(v);
}

void	TLCD_Putc(char c)
{
 800348e:	b508      	push	{r3, lr}
	TLCD_Write((BYTE)c);
 8003490:	f7ff fffa 	bl	8003488 <TLCD_Write>
	delay_us(1);
}
 8003494:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
}

void	TLCD_Putc(char c)
{
	TLCD_Write((BYTE)c);
	delay_us(1);
 8003498:	2001      	movs	r0, #1
 800349a:	f000 b815 	b.w	80034c8 <delay_us>

0800349e <TLCD_Puts>:
}

void	TLCD_Puts(uint8_t line, uint8_t n,char *s)
{
	if(line==1)		TLCD_Cmd(0x80+n);
 800349e:	2801      	cmp	r0, #1
	else 			TLCD_Cmd(0xC0+n);
 80034a0:	bf18      	it	ne
 80034a2:	f1a1 0040 	subne.w	r0, r1, #64	; 0x40
	TLCD_Write((BYTE)c);
	delay_us(1);
}

void	TLCD_Puts(uint8_t line, uint8_t n,char *s)
{
 80034a6:	b510      	push	{r4, lr}
	if(line==1)		TLCD_Cmd(0x80+n);
 80034a8:	bf08      	it	eq
 80034aa:	f081 0080 	eoreq.w	r0, r1, #128	; 0x80
	TLCD_Write((BYTE)c);
	delay_us(1);
}

void	TLCD_Puts(uint8_t line, uint8_t n,char *s)
{
 80034ae:	4614      	mov	r4, r2
	if(line==1)		TLCD_Cmd(0x80+n);
	else 			TLCD_Cmd(0xC0+n);
 80034b0:	bf18      	it	ne
 80034b2:	b2c0      	uxtbne	r0, r0
 80034b4:	f7ff ff86 	bl	80033c4 <TLCD_Cmd>
 80034b8:	3c01      	subs	r4, #1

	while(*s) {
 80034ba:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80034be:	b110      	cbz	r0, 80034c6 <TLCD_Puts+0x28>
		TLCD_Putc(*s);
 80034c0:	f7ff ffe5 	bl	800348e <TLCD_Putc>
 80034c4:	e7f9      	b.n	80034ba <TLCD_Puts+0x1c>
		s++;
	}
}
 80034c6:	bd10      	pop	{r4, pc}

080034c8 <delay_us>:

void delay_us(uint16_t count)
{
	int n;
    // 446re n=44
	for(;count!=0;count--)
 80034c8:	b130      	cbz	r0, 80034d8 <delay_us+0x10>
 80034ca:	230a      	movs	r3, #10
	for(n=0;n<10;n++) asm volatile("NOP");
 80034cc:	bf00      	nop
 80034ce:	3b01      	subs	r3, #1
 80034d0:	d1fc      	bne.n	80034cc <delay_us+0x4>

void delay_us(uint16_t count)
{
	int n;
    // 446re n=44
	for(;count!=0;count--)
 80034d2:	3801      	subs	r0, #1
 80034d4:	b280      	uxth	r0, r0
 80034d6:	e7f7      	b.n	80034c8 <delay_us>
	for(n=0;n<10;n++) asm volatile("NOP");
}
 80034d8:	4770      	bx	lr

080034da <delay_ms>:

void delay_ms(uint16_t count)
{
 80034da:	4602      	mov	r2, r0
 80034dc:	b508      	push	{r3, lr}
	for(;count!=0;count--) delay_us(1000);
 80034de:	b132      	cbz	r2, 80034ee <delay_ms+0x14>
 80034e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80034e4:	f7ff fff0 	bl	80034c8 <delay_us>
 80034e8:	3a01      	subs	r2, #1
 80034ea:	b292      	uxth	r2, r2
 80034ec:	e7f7      	b.n	80034de <delay_ms+0x4>
}
 80034ee:	bd08      	pop	{r3, pc}

080034f0 <__libc_init_array>:
 80034f0:	4b0e      	ldr	r3, [pc, #56]	; (800352c <__libc_init_array+0x3c>)
 80034f2:	b570      	push	{r4, r5, r6, lr}
 80034f4:	461e      	mov	r6, r3
 80034f6:	4c0e      	ldr	r4, [pc, #56]	; (8003530 <__libc_init_array+0x40>)
 80034f8:	2500      	movs	r5, #0
 80034fa:	1ae4      	subs	r4, r4, r3
 80034fc:	10a4      	asrs	r4, r4, #2
 80034fe:	42a5      	cmp	r5, r4
 8003500:	d004      	beq.n	800350c <__libc_init_array+0x1c>
 8003502:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003506:	4798      	blx	r3
 8003508:	3501      	adds	r5, #1
 800350a:	e7f8      	b.n	80034fe <__libc_init_array+0xe>
 800350c:	f003 f934 	bl	8006778 <_init>
 8003510:	4b08      	ldr	r3, [pc, #32]	; (8003534 <__libc_init_array+0x44>)
 8003512:	4c09      	ldr	r4, [pc, #36]	; (8003538 <__libc_init_array+0x48>)
 8003514:	461e      	mov	r6, r3
 8003516:	1ae4      	subs	r4, r4, r3
 8003518:	10a4      	asrs	r4, r4, #2
 800351a:	2500      	movs	r5, #0
 800351c:	42a5      	cmp	r5, r4
 800351e:	d004      	beq.n	800352a <__libc_init_array+0x3a>
 8003520:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003524:	4798      	blx	r3
 8003526:	3501      	adds	r5, #1
 8003528:	e7f8      	b.n	800351c <__libc_init_array+0x2c>
 800352a:	bd70      	pop	{r4, r5, r6, pc}
 800352c:	08006958 	.word	0x08006958
 8003530:	08006958 	.word	0x08006958
 8003534:	08006958 	.word	0x08006958
 8003538:	0800695c 	.word	0x0800695c

0800353c <memset>:
 800353c:	4603      	mov	r3, r0
 800353e:	4402      	add	r2, r0
 8003540:	4293      	cmp	r3, r2
 8003542:	d002      	beq.n	800354a <memset+0xe>
 8003544:	f803 1b01 	strb.w	r1, [r3], #1
 8003548:	e7fa      	b.n	8003540 <memset+0x4>
 800354a:	4770      	bx	lr

0800354c <sprintf>:
 800354c:	b40e      	push	{r1, r2, r3}
 800354e:	b500      	push	{lr}
 8003550:	f44f 7102 	mov.w	r1, #520	; 0x208
 8003554:	b09c      	sub	sp, #112	; 0x70
 8003556:	f8ad 1014 	strh.w	r1, [sp, #20]
 800355a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800355e:	9104      	str	r1, [sp, #16]
 8003560:	9107      	str	r1, [sp, #28]
 8003562:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003566:	ab1d      	add	r3, sp, #116	; 0x74
 8003568:	9002      	str	r0, [sp, #8]
 800356a:	9006      	str	r0, [sp, #24]
 800356c:	4808      	ldr	r0, [pc, #32]	; (8003590 <sprintf+0x44>)
 800356e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003572:	f8ad 1016 	strh.w	r1, [sp, #22]
 8003576:	6800      	ldr	r0, [r0, #0]
 8003578:	a902      	add	r1, sp, #8
 800357a:	9301      	str	r3, [sp, #4]
 800357c:	f000 f80a 	bl	8003594 <_svfprintf_r>
 8003580:	9b02      	ldr	r3, [sp, #8]
 8003582:	2200      	movs	r2, #0
 8003584:	701a      	strb	r2, [r3, #0]
 8003586:	b01c      	add	sp, #112	; 0x70
 8003588:	f85d eb04 	ldr.w	lr, [sp], #4
 800358c:	b003      	add	sp, #12
 800358e:	4770      	bx	lr
 8003590:	200000f4 	.word	0x200000f4

08003594 <_svfprintf_r>:
 8003594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003598:	b0bd      	sub	sp, #244	; 0xf4
 800359a:	468b      	mov	fp, r1
 800359c:	9209      	str	r2, [sp, #36]	; 0x24
 800359e:	461f      	mov	r7, r3
 80035a0:	4681      	mov	r9, r0
 80035a2:	f001 fdd5 	bl	8005150 <_localeconv_r>
 80035a6:	6803      	ldr	r3, [r0, #0]
 80035a8:	4618      	mov	r0, r3
 80035aa:	9311      	str	r3, [sp, #68]	; 0x44
 80035ac:	f7fc fdd0 	bl	8000150 <strlen>
 80035b0:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80035b4:	900a      	str	r0, [sp, #40]	; 0x28
 80035b6:	0619      	lsls	r1, r3, #24
 80035b8:	d515      	bpl.n	80035e6 <_svfprintf_r+0x52>
 80035ba:	f8db 3010 	ldr.w	r3, [fp, #16]
 80035be:	b993      	cbnz	r3, 80035e6 <_svfprintf_r+0x52>
 80035c0:	2140      	movs	r1, #64	; 0x40
 80035c2:	4648      	mov	r0, r9
 80035c4:	f001 fdd0 	bl	8005168 <_malloc_r>
 80035c8:	f8cb 0000 	str.w	r0, [fp]
 80035cc:	f8cb 0010 	str.w	r0, [fp, #16]
 80035d0:	b930      	cbnz	r0, 80035e0 <_svfprintf_r+0x4c>
 80035d2:	230c      	movs	r3, #12
 80035d4:	f8c9 3000 	str.w	r3, [r9]
 80035d8:	f04f 30ff 	mov.w	r0, #4294967295
 80035dc:	f000 bf8b 	b.w	80044f6 <_svfprintf_r+0xf62>
 80035e0:	2340      	movs	r3, #64	; 0x40
 80035e2:	f8cb 3014 	str.w	r3, [fp, #20]
 80035e6:	2300      	movs	r3, #0
 80035e8:	ac2c      	add	r4, sp, #176	; 0xb0
 80035ea:	941f      	str	r4, [sp, #124]	; 0x7c
 80035ec:	9321      	str	r3, [sp, #132]	; 0x84
 80035ee:	9320      	str	r3, [sp, #128]	; 0x80
 80035f0:	9308      	str	r3, [sp, #32]
 80035f2:	930c      	str	r3, [sp, #48]	; 0x30
 80035f4:	930d      	str	r3, [sp, #52]	; 0x34
 80035f6:	9313      	str	r3, [sp, #76]	; 0x4c
 80035f8:	9312      	str	r3, [sp, #72]	; 0x48
 80035fa:	930e      	str	r3, [sp, #56]	; 0x38
 80035fc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80035fe:	462b      	mov	r3, r5
 8003600:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003604:	b11a      	cbz	r2, 800360e <_svfprintf_r+0x7a>
 8003606:	2a25      	cmp	r2, #37	; 0x25
 8003608:	d001      	beq.n	800360e <_svfprintf_r+0x7a>
 800360a:	461d      	mov	r5, r3
 800360c:	e7f7      	b.n	80035fe <_svfprintf_r+0x6a>
 800360e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003610:	1aee      	subs	r6, r5, r3
 8003612:	d017      	beq.n	8003644 <_svfprintf_r+0xb0>
 8003614:	e884 0048 	stmia.w	r4, {r3, r6}
 8003618:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800361a:	4433      	add	r3, r6
 800361c:	9321      	str	r3, [sp, #132]	; 0x84
 800361e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003620:	3301      	adds	r3, #1
 8003622:	2b07      	cmp	r3, #7
 8003624:	9320      	str	r3, [sp, #128]	; 0x80
 8003626:	dc01      	bgt.n	800362c <_svfprintf_r+0x98>
 8003628:	3408      	adds	r4, #8
 800362a:	e008      	b.n	800363e <_svfprintf_r+0xaa>
 800362c:	aa1f      	add	r2, sp, #124	; 0x7c
 800362e:	4659      	mov	r1, fp
 8003630:	4648      	mov	r0, r9
 8003632:	f002 fab5 	bl	8005ba0 <__ssprint_r>
 8003636:	2800      	cmp	r0, #0
 8003638:	f040 8622 	bne.w	8004280 <_svfprintf_r+0xcec>
 800363c:	ac2c      	add	r4, sp, #176	; 0xb0
 800363e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003640:	4433      	add	r3, r6
 8003642:	930e      	str	r3, [sp, #56]	; 0x38
 8003644:	782b      	ldrb	r3, [r5, #0]
 8003646:	2b00      	cmp	r3, #0
 8003648:	f000 8613 	beq.w	8004272 <_svfprintf_r+0xcde>
 800364c:	2200      	movs	r2, #0
 800364e:	1c6b      	adds	r3, r5, #1
 8003650:	4611      	mov	r1, r2
 8003652:	4615      	mov	r5, r2
 8003654:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003658:	f04f 3aff 	mov.w	sl, #4294967295
 800365c:	920b      	str	r2, [sp, #44]	; 0x2c
 800365e:	200a      	movs	r0, #10
 8003660:	1c5e      	adds	r6, r3, #1
 8003662:	781b      	ldrb	r3, [r3, #0]
 8003664:	9609      	str	r6, [sp, #36]	; 0x24
 8003666:	9306      	str	r3, [sp, #24]
 8003668:	9b06      	ldr	r3, [sp, #24]
 800366a:	3b20      	subs	r3, #32
 800366c:	2b58      	cmp	r3, #88	; 0x58
 800366e:	f200 8259 	bhi.w	8003b24 <_svfprintf_r+0x590>
 8003672:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003676:	005c      	.short	0x005c
 8003678:	02570257 	.word	0x02570257
 800367c:	0257006b 	.word	0x0257006b
 8003680:	02570257 	.word	0x02570257
 8003684:	02570257 	.word	0x02570257
 8003688:	006e0257 	.word	0x006e0257
 800368c:	02570059 	.word	0x02570059
 8003690:	007b0078 	.word	0x007b0078
 8003694:	009f0257 	.word	0x009f0257
 8003698:	00a200a2 	.word	0x00a200a2
 800369c:	00a200a2 	.word	0x00a200a2
 80036a0:	00a200a2 	.word	0x00a200a2
 80036a4:	00a200a2 	.word	0x00a200a2
 80036a8:	025700a2 	.word	0x025700a2
 80036ac:	02570257 	.word	0x02570257
 80036b0:	02570257 	.word	0x02570257
 80036b4:	02570257 	.word	0x02570257
 80036b8:	02570257 	.word	0x02570257
 80036bc:	00d20257 	.word	0x00d20257
 80036c0:	025700fe 	.word	0x025700fe
 80036c4:	025700fe 	.word	0x025700fe
 80036c8:	02570257 	.word	0x02570257
 80036cc:	00b50257 	.word	0x00b50257
 80036d0:	02570257 	.word	0x02570257
 80036d4:	02570143 	.word	0x02570143
 80036d8:	02570257 	.word	0x02570257
 80036dc:	02570257 	.word	0x02570257
 80036e0:	0257018a 	.word	0x0257018a
 80036e4:	00660257 	.word	0x00660257
 80036e8:	02570257 	.word	0x02570257
 80036ec:	02570257 	.word	0x02570257
 80036f0:	02570257 	.word	0x02570257
 80036f4:	02570257 	.word	0x02570257
 80036f8:	02570257 	.word	0x02570257
 80036fc:	006100c9 	.word	0x006100c9
 8003700:	00fe00fe 	.word	0x00fe00fe
 8003704:	00b800fe 	.word	0x00b800fe
 8003708:	02570061 	.word	0x02570061
 800370c:	00bb0257 	.word	0x00bb0257
 8003710:	01250257 	.word	0x01250257
 8003714:	01600145 	.word	0x01600145
 8003718:	025700c6 	.word	0x025700c6
 800371c:	02570171 	.word	0x02570171
 8003720:	0257018c 	.word	0x0257018c
 8003724:	01a40257 	.word	0x01a40257
 8003728:	2201      	movs	r2, #1
 800372a:	212b      	movs	r1, #43	; 0x2b
 800372c:	e002      	b.n	8003734 <_svfprintf_r+0x1a0>
 800372e:	b909      	cbnz	r1, 8003734 <_svfprintf_r+0x1a0>
 8003730:	2201      	movs	r2, #1
 8003732:	2120      	movs	r1, #32
 8003734:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003736:	e793      	b.n	8003660 <_svfprintf_r+0xcc>
 8003738:	2a00      	cmp	r2, #0
 800373a:	d073      	beq.n	8003824 <_svfprintf_r+0x290>
 800373c:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003740:	e070      	b.n	8003824 <_svfprintf_r+0x290>
 8003742:	b10a      	cbz	r2, 8003748 <_svfprintf_r+0x1b4>
 8003744:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003748:	4ba9      	ldr	r3, [pc, #676]	; (80039f0 <_svfprintf_r+0x45c>)
 800374a:	e13c      	b.n	80039c6 <_svfprintf_r+0x432>
 800374c:	f045 0501 	orr.w	r5, r5, #1
 8003750:	e7f0      	b.n	8003734 <_svfprintf_r+0x1a0>
 8003752:	683e      	ldr	r6, [r7, #0]
 8003754:	1d3b      	adds	r3, r7, #4
 8003756:	2e00      	cmp	r6, #0
 8003758:	960b      	str	r6, [sp, #44]	; 0x2c
 800375a:	db01      	blt.n	8003760 <_svfprintf_r+0x1cc>
 800375c:	461f      	mov	r7, r3
 800375e:	e7e9      	b.n	8003734 <_svfprintf_r+0x1a0>
 8003760:	461f      	mov	r7, r3
 8003762:	4276      	negs	r6, r6
 8003764:	960b      	str	r6, [sp, #44]	; 0x2c
 8003766:	f045 0504 	orr.w	r5, r5, #4
 800376a:	e7e3      	b.n	8003734 <_svfprintf_r+0x1a0>
 800376c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800376e:	1c5e      	adds	r6, r3, #1
 8003770:	781b      	ldrb	r3, [r3, #0]
 8003772:	2b2a      	cmp	r3, #42	; 0x2a
 8003774:	9306      	str	r3, [sp, #24]
 8003776:	d001      	beq.n	800377c <_svfprintf_r+0x1e8>
 8003778:	2300      	movs	r3, #0
 800377a:	e00a      	b.n	8003792 <_svfprintf_r+0x1fe>
 800377c:	f8d7 a000 	ldr.w	sl, [r7]
 8003780:	1d3b      	adds	r3, r7, #4
 8003782:	f1ba 0f00 	cmp.w	sl, #0
 8003786:	461f      	mov	r7, r3
 8003788:	9609      	str	r6, [sp, #36]	; 0x24
 800378a:	dad3      	bge.n	8003734 <_svfprintf_r+0x1a0>
 800378c:	f04f 3aff 	mov.w	sl, #4294967295
 8003790:	e7d0      	b.n	8003734 <_svfprintf_r+0x1a0>
 8003792:	9609      	str	r6, [sp, #36]	; 0x24
 8003794:	9e06      	ldr	r6, [sp, #24]
 8003796:	3e30      	subs	r6, #48	; 0x30
 8003798:	2e09      	cmp	r6, #9
 800379a:	d808      	bhi.n	80037ae <_svfprintf_r+0x21a>
 800379c:	fb00 6303 	mla	r3, r0, r3, r6
 80037a0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80037a2:	46b6      	mov	lr, r6
 80037a4:	f81e 6b01 	ldrb.w	r6, [lr], #1
 80037a8:	9606      	str	r6, [sp, #24]
 80037aa:	4676      	mov	r6, lr
 80037ac:	e7f1      	b.n	8003792 <_svfprintf_r+0x1fe>
 80037ae:	ea43 7ae3 	orr.w	sl, r3, r3, asr #31
 80037b2:	e759      	b.n	8003668 <_svfprintf_r+0xd4>
 80037b4:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 80037b8:	e7bc      	b.n	8003734 <_svfprintf_r+0x1a0>
 80037ba:	2300      	movs	r3, #0
 80037bc:	930b      	str	r3, [sp, #44]	; 0x2c
 80037be:	9b06      	ldr	r3, [sp, #24]
 80037c0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80037c2:	3b30      	subs	r3, #48	; 0x30
 80037c4:	fb00 3306 	mla	r3, r0, r6, r3
 80037c8:	930b      	str	r3, [sp, #44]	; 0x2c
 80037ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037cc:	461e      	mov	r6, r3
 80037ce:	f816 3b01 	ldrb.w	r3, [r6], #1
 80037d2:	9306      	str	r3, [sp, #24]
 80037d4:	9b06      	ldr	r3, [sp, #24]
 80037d6:	9609      	str	r6, [sp, #36]	; 0x24
 80037d8:	3b30      	subs	r3, #48	; 0x30
 80037da:	2b09      	cmp	r3, #9
 80037dc:	d9ef      	bls.n	80037be <_svfprintf_r+0x22a>
 80037de:	e743      	b.n	8003668 <_svfprintf_r+0xd4>
 80037e0:	f045 0508 	orr.w	r5, r5, #8
 80037e4:	e7a6      	b.n	8003734 <_svfprintf_r+0x1a0>
 80037e6:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 80037ea:	e7a3      	b.n	8003734 <_svfprintf_r+0x1a0>
 80037ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037ee:	781b      	ldrb	r3, [r3, #0]
 80037f0:	2b6c      	cmp	r3, #108	; 0x6c
 80037f2:	d103      	bne.n	80037fc <_svfprintf_r+0x268>
 80037f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037f6:	3301      	adds	r3, #1
 80037f8:	9309      	str	r3, [sp, #36]	; 0x24
 80037fa:	e002      	b.n	8003802 <_svfprintf_r+0x26e>
 80037fc:	f045 0510 	orr.w	r5, r5, #16
 8003800:	e798      	b.n	8003734 <_svfprintf_r+0x1a0>
 8003802:	f045 0520 	orr.w	r5, r5, #32
 8003806:	e795      	b.n	8003734 <_svfprintf_r+0x1a0>
 8003808:	1d3b      	adds	r3, r7, #4
 800380a:	9307      	str	r3, [sp, #28]
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	2600      	movs	r6, #0
 8003810:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8003814:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8003818:	e193      	b.n	8003b42 <_svfprintf_r+0x5ae>
 800381a:	b10a      	cbz	r2, 8003820 <_svfprintf_r+0x28c>
 800381c:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003820:	f045 0510 	orr.w	r5, r5, #16
 8003824:	06aa      	lsls	r2, r5, #26
 8003826:	d508      	bpl.n	800383a <_svfprintf_r+0x2a6>
 8003828:	3707      	adds	r7, #7
 800382a:	f027 0707 	bic.w	r7, r7, #7
 800382e:	f107 0308 	add.w	r3, r7, #8
 8003832:	9307      	str	r3, [sp, #28]
 8003834:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003838:	e00e      	b.n	8003858 <_svfprintf_r+0x2c4>
 800383a:	f015 0f10 	tst.w	r5, #16
 800383e:	f107 0304 	add.w	r3, r7, #4
 8003842:	d002      	beq.n	800384a <_svfprintf_r+0x2b6>
 8003844:	9307      	str	r3, [sp, #28]
 8003846:	683e      	ldr	r6, [r7, #0]
 8003848:	e005      	b.n	8003856 <_svfprintf_r+0x2c2>
 800384a:	683e      	ldr	r6, [r7, #0]
 800384c:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003850:	9307      	str	r3, [sp, #28]
 8003852:	bf18      	it	ne
 8003854:	b236      	sxthne	r6, r6
 8003856:	17f7      	asrs	r7, r6, #31
 8003858:	2e00      	cmp	r6, #0
 800385a:	f177 0300 	sbcs.w	r3, r7, #0
 800385e:	f280 80e2 	bge.w	8003a26 <_svfprintf_r+0x492>
 8003862:	4276      	negs	r6, r6
 8003864:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8003868:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800386c:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8003870:	e0d9      	b.n	8003a26 <_svfprintf_r+0x492>
 8003872:	b10a      	cbz	r2, 8003878 <_svfprintf_r+0x2e4>
 8003874:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003878:	3707      	adds	r7, #7
 800387a:	f027 0707 	bic.w	r7, r7, #7
 800387e:	f107 0308 	add.w	r3, r7, #8
 8003882:	9307      	str	r3, [sp, #28]
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	f04f 32ff 	mov.w	r2, #4294967295
 800388a:	930c      	str	r3, [sp, #48]	; 0x30
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8003890:	930d      	str	r3, [sp, #52]	; 0x34
 8003892:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003894:	4638      	mov	r0, r7
 8003896:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 800389a:	4631      	mov	r1, r6
 800389c:	4b55      	ldr	r3, [pc, #340]	; (80039f4 <_svfprintf_r+0x460>)
 800389e:	f7fd f8b1 	bl	8000a04 <__aeabi_dcmpun>
 80038a2:	2800      	cmp	r0, #0
 80038a4:	f040 84f6 	bne.w	8004294 <_svfprintf_r+0xd00>
 80038a8:	f04f 32ff 	mov.w	r2, #4294967295
 80038ac:	4b51      	ldr	r3, [pc, #324]	; (80039f4 <_svfprintf_r+0x460>)
 80038ae:	4638      	mov	r0, r7
 80038b0:	4631      	mov	r1, r6
 80038b2:	f7fd f889 	bl	80009c8 <__aeabi_dcmple>
 80038b6:	2800      	cmp	r0, #0
 80038b8:	f040 84ec 	bne.w	8004294 <_svfprintf_r+0xd00>
 80038bc:	f000 be04 	b.w	80044c8 <_svfprintf_r+0xf34>
 80038c0:	b10a      	cbz	r2, 80038c6 <_svfprintf_r+0x332>
 80038c2:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 80038c6:	f015 0f20 	tst.w	r5, #32
 80038ca:	f107 0304 	add.w	r3, r7, #4
 80038ce:	d007      	beq.n	80038e0 <_svfprintf_r+0x34c>
 80038d0:	990e      	ldr	r1, [sp, #56]	; 0x38
 80038d2:	683a      	ldr	r2, [r7, #0]
 80038d4:	17ce      	asrs	r6, r1, #31
 80038d6:	4608      	mov	r0, r1
 80038d8:	4631      	mov	r1, r6
 80038da:	e9c2 0100 	strd	r0, r1, [r2]
 80038de:	e00b      	b.n	80038f8 <_svfprintf_r+0x364>
 80038e0:	06e9      	lsls	r1, r5, #27
 80038e2:	d406      	bmi.n	80038f2 <_svfprintf_r+0x35e>
 80038e4:	066a      	lsls	r2, r5, #25
 80038e6:	d504      	bpl.n	80038f2 <_svfprintf_r+0x35e>
 80038e8:	683a      	ldr	r2, [r7, #0]
 80038ea:	f8bd 1038 	ldrh.w	r1, [sp, #56]	; 0x38
 80038ee:	8011      	strh	r1, [r2, #0]
 80038f0:	e002      	b.n	80038f8 <_svfprintf_r+0x364>
 80038f2:	683a      	ldr	r2, [r7, #0]
 80038f4:	990e      	ldr	r1, [sp, #56]	; 0x38
 80038f6:	6011      	str	r1, [r2, #0]
 80038f8:	461f      	mov	r7, r3
 80038fa:	e67f      	b.n	80035fc <_svfprintf_r+0x68>
 80038fc:	f045 0510 	orr.w	r5, r5, #16
 8003900:	f015 0320 	ands.w	r3, r5, #32
 8003904:	d009      	beq.n	800391a <_svfprintf_r+0x386>
 8003906:	3707      	adds	r7, #7
 8003908:	f027 0707 	bic.w	r7, r7, #7
 800390c:	f107 0308 	add.w	r3, r7, #8
 8003910:	9307      	str	r3, [sp, #28]
 8003912:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003916:	2300      	movs	r3, #0
 8003918:	e081      	b.n	8003a1e <_svfprintf_r+0x48a>
 800391a:	1d3a      	adds	r2, r7, #4
 800391c:	f015 0110 	ands.w	r1, r5, #16
 8003920:	9207      	str	r2, [sp, #28]
 8003922:	d105      	bne.n	8003930 <_svfprintf_r+0x39c>
 8003924:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8003928:	d002      	beq.n	8003930 <_svfprintf_r+0x39c>
 800392a:	883e      	ldrh	r6, [r7, #0]
 800392c:	2700      	movs	r7, #0
 800392e:	e7f2      	b.n	8003916 <_svfprintf_r+0x382>
 8003930:	683e      	ldr	r6, [r7, #0]
 8003932:	2700      	movs	r7, #0
 8003934:	e073      	b.n	8003a1e <_svfprintf_r+0x48a>
 8003936:	1d3b      	adds	r3, r7, #4
 8003938:	9307      	str	r3, [sp, #28]
 800393a:	2330      	movs	r3, #48	; 0x30
 800393c:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8003940:	4b2d      	ldr	r3, [pc, #180]	; (80039f8 <_svfprintf_r+0x464>)
 8003942:	2278      	movs	r2, #120	; 0x78
 8003944:	683e      	ldr	r6, [r7, #0]
 8003946:	9313      	str	r3, [sp, #76]	; 0x4c
 8003948:	2700      	movs	r7, #0
 800394a:	f045 0502 	orr.w	r5, r5, #2
 800394e:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8003952:	2302      	movs	r3, #2
 8003954:	9206      	str	r2, [sp, #24]
 8003956:	e062      	b.n	8003a1e <_svfprintf_r+0x48a>
 8003958:	2600      	movs	r6, #0
 800395a:	1d3b      	adds	r3, r7, #4
 800395c:	45b2      	cmp	sl, r6
 800395e:	9307      	str	r3, [sp, #28]
 8003960:	f8d7 8000 	ldr.w	r8, [r7]
 8003964:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8003968:	db0a      	blt.n	8003980 <_svfprintf_r+0x3ec>
 800396a:	4652      	mov	r2, sl
 800396c:	4631      	mov	r1, r6
 800396e:	4640      	mov	r0, r8
 8003970:	f001 fe16 	bl	80055a0 <memchr>
 8003974:	2800      	cmp	r0, #0
 8003976:	f000 80ea 	beq.w	8003b4e <_svfprintf_r+0x5ba>
 800397a:	ebc8 0a00 	rsb	sl, r8, r0
 800397e:	e0e7      	b.n	8003b50 <_svfprintf_r+0x5bc>
 8003980:	4640      	mov	r0, r8
 8003982:	f7fc fbe5 	bl	8000150 <strlen>
 8003986:	4682      	mov	sl, r0
 8003988:	e0e2      	b.n	8003b50 <_svfprintf_r+0x5bc>
 800398a:	f045 0510 	orr.w	r5, r5, #16
 800398e:	06ae      	lsls	r6, r5, #26
 8003990:	d508      	bpl.n	80039a4 <_svfprintf_r+0x410>
 8003992:	3707      	adds	r7, #7
 8003994:	f027 0707 	bic.w	r7, r7, #7
 8003998:	f107 0308 	add.w	r3, r7, #8
 800399c:	9307      	str	r3, [sp, #28]
 800399e:	e9d7 6700 	ldrd	r6, r7, [r7]
 80039a2:	e00a      	b.n	80039ba <_svfprintf_r+0x426>
 80039a4:	1d3b      	adds	r3, r7, #4
 80039a6:	f015 0f10 	tst.w	r5, #16
 80039aa:	9307      	str	r3, [sp, #28]
 80039ac:	d103      	bne.n	80039b6 <_svfprintf_r+0x422>
 80039ae:	0668      	lsls	r0, r5, #25
 80039b0:	d501      	bpl.n	80039b6 <_svfprintf_r+0x422>
 80039b2:	883e      	ldrh	r6, [r7, #0]
 80039b4:	e000      	b.n	80039b8 <_svfprintf_r+0x424>
 80039b6:	683e      	ldr	r6, [r7, #0]
 80039b8:	2700      	movs	r7, #0
 80039ba:	2301      	movs	r3, #1
 80039bc:	e02f      	b.n	8003a1e <_svfprintf_r+0x48a>
 80039be:	b10a      	cbz	r2, 80039c4 <_svfprintf_r+0x430>
 80039c0:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 80039c4:	4b0c      	ldr	r3, [pc, #48]	; (80039f8 <_svfprintf_r+0x464>)
 80039c6:	06a9      	lsls	r1, r5, #26
 80039c8:	9313      	str	r3, [sp, #76]	; 0x4c
 80039ca:	d508      	bpl.n	80039de <_svfprintf_r+0x44a>
 80039cc:	3707      	adds	r7, #7
 80039ce:	f027 0707 	bic.w	r7, r7, #7
 80039d2:	f107 0308 	add.w	r3, r7, #8
 80039d6:	9307      	str	r3, [sp, #28]
 80039d8:	e9d7 6700 	ldrd	r6, r7, [r7]
 80039dc:	e010      	b.n	8003a00 <_svfprintf_r+0x46c>
 80039de:	1d3b      	adds	r3, r7, #4
 80039e0:	f015 0f10 	tst.w	r5, #16
 80039e4:	9307      	str	r3, [sp, #28]
 80039e6:	d109      	bne.n	80039fc <_svfprintf_r+0x468>
 80039e8:	066a      	lsls	r2, r5, #25
 80039ea:	d507      	bpl.n	80039fc <_svfprintf_r+0x468>
 80039ec:	883e      	ldrh	r6, [r7, #0]
 80039ee:	e006      	b.n	80039fe <_svfprintf_r+0x46a>
 80039f0:	08006800 	.word	0x08006800
 80039f4:	7fefffff 	.word	0x7fefffff
 80039f8:	08006811 	.word	0x08006811
 80039fc:	683e      	ldr	r6, [r7, #0]
 80039fe:	2700      	movs	r7, #0
 8003a00:	07eb      	lsls	r3, r5, #31
 8003a02:	d50b      	bpl.n	8003a1c <_svfprintf_r+0x488>
 8003a04:	ea56 0307 	orrs.w	r3, r6, r7
 8003a08:	d008      	beq.n	8003a1c <_svfprintf_r+0x488>
 8003a0a:	2330      	movs	r3, #48	; 0x30
 8003a0c:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8003a10:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8003a14:	f045 0502 	orr.w	r5, r5, #2
 8003a18:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 8003a1c:	2302      	movs	r3, #2
 8003a1e:	2200      	movs	r2, #0
 8003a20:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003a24:	e000      	b.n	8003a28 <_svfprintf_r+0x494>
 8003a26:	2301      	movs	r3, #1
 8003a28:	f1ba 0f00 	cmp.w	sl, #0
 8003a2c:	f2c0 855d 	blt.w	80044ea <_svfprintf_r+0xf56>
 8003a30:	ea56 0207 	orrs.w	r2, r6, r7
 8003a34:	f025 0180 	bic.w	r1, r5, #128	; 0x80
 8003a38:	d103      	bne.n	8003a42 <_svfprintf_r+0x4ae>
 8003a3a:	f1ba 0f00 	cmp.w	sl, #0
 8003a3e:	d05f      	beq.n	8003b00 <_svfprintf_r+0x56c>
 8003a40:	e006      	b.n	8003a50 <_svfprintf_r+0x4bc>
 8003a42:	460d      	mov	r5, r1
 8003a44:	2b01      	cmp	r3, #1
 8003a46:	d025      	beq.n	8003a94 <_svfprintf_r+0x500>
 8003a48:	2b02      	cmp	r3, #2
 8003a4a:	d046      	beq.n	8003ada <_svfprintf_r+0x546>
 8003a4c:	4629      	mov	r1, r5
 8003a4e:	e007      	b.n	8003a60 <_svfprintf_r+0x4cc>
 8003a50:	460d      	mov	r5, r1
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	d022      	beq.n	8003a9c <_svfprintf_r+0x508>
 8003a56:	2b02      	cmp	r3, #2
 8003a58:	d03d      	beq.n	8003ad6 <_svfprintf_r+0x542>
 8003a5a:	4629      	mov	r1, r5
 8003a5c:	2600      	movs	r6, #0
 8003a5e:	2700      	movs	r7, #0
 8003a60:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8003a64:	08f2      	lsrs	r2, r6, #3
 8003a66:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8003a6a:	08f8      	lsrs	r0, r7, #3
 8003a6c:	f006 0307 	and.w	r3, r6, #7
 8003a70:	4607      	mov	r7, r0
 8003a72:	4616      	mov	r6, r2
 8003a74:	3330      	adds	r3, #48	; 0x30
 8003a76:	ea56 0207 	orrs.w	r2, r6, r7
 8003a7a:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8003a7e:	d1f1      	bne.n	8003a64 <_svfprintf_r+0x4d0>
 8003a80:	07e8      	lsls	r0, r5, #31
 8003a82:	d548      	bpl.n	8003b16 <_svfprintf_r+0x582>
 8003a84:	2b30      	cmp	r3, #48	; 0x30
 8003a86:	d046      	beq.n	8003b16 <_svfprintf_r+0x582>
 8003a88:	2330      	movs	r3, #48	; 0x30
 8003a8a:	f808 3c01 	strb.w	r3, [r8, #-1]
 8003a8e:	f108 38ff 	add.w	r8, r8, #4294967295
 8003a92:	e040      	b.n	8003b16 <_svfprintf_r+0x582>
 8003a94:	2f00      	cmp	r7, #0
 8003a96:	bf08      	it	eq
 8003a98:	2e0a      	cmpeq	r6, #10
 8003a9a:	d205      	bcs.n	8003aa8 <_svfprintf_r+0x514>
 8003a9c:	3630      	adds	r6, #48	; 0x30
 8003a9e:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8003aa2:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8003aa6:	e029      	b.n	8003afc <_svfprintf_r+0x568>
 8003aa8:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8003aac:	4630      	mov	r0, r6
 8003aae:	4639      	mov	r1, r7
 8003ab0:	220a      	movs	r2, #10
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	f7fd f8f2 	bl	8000c9c <__aeabi_uldivmod>
 8003ab8:	3230      	adds	r2, #48	; 0x30
 8003aba:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8003abe:	2300      	movs	r3, #0
 8003ac0:	4630      	mov	r0, r6
 8003ac2:	4639      	mov	r1, r7
 8003ac4:	220a      	movs	r2, #10
 8003ac6:	f7fd f8e9 	bl	8000c9c <__aeabi_uldivmod>
 8003aca:	4606      	mov	r6, r0
 8003acc:	460f      	mov	r7, r1
 8003ace:	ea56 0307 	orrs.w	r3, r6, r7
 8003ad2:	d1eb      	bne.n	8003aac <_svfprintf_r+0x518>
 8003ad4:	e012      	b.n	8003afc <_svfprintf_r+0x568>
 8003ad6:	2600      	movs	r6, #0
 8003ad8:	2700      	movs	r7, #0
 8003ada:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8003ade:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8003ae0:	f006 030f 	and.w	r3, r6, #15
 8003ae4:	5cd3      	ldrb	r3, [r2, r3]
 8003ae6:	093a      	lsrs	r2, r7, #4
 8003ae8:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8003aec:	0933      	lsrs	r3, r6, #4
 8003aee:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8003af2:	461e      	mov	r6, r3
 8003af4:	4617      	mov	r7, r2
 8003af6:	ea56 0307 	orrs.w	r3, r6, r7
 8003afa:	d1f0      	bne.n	8003ade <_svfprintf_r+0x54a>
 8003afc:	4629      	mov	r1, r5
 8003afe:	e00a      	b.n	8003b16 <_svfprintf_r+0x582>
 8003b00:	b93b      	cbnz	r3, 8003b12 <_svfprintf_r+0x57e>
 8003b02:	07ea      	lsls	r2, r5, #31
 8003b04:	d505      	bpl.n	8003b12 <_svfprintf_r+0x57e>
 8003b06:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8003b0a:	2330      	movs	r3, #48	; 0x30
 8003b0c:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8003b10:	e001      	b.n	8003b16 <_svfprintf_r+0x582>
 8003b12:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8003b16:	ab2c      	add	r3, sp, #176	; 0xb0
 8003b18:	4656      	mov	r6, sl
 8003b1a:	460d      	mov	r5, r1
 8003b1c:	ebc8 0a03 	rsb	sl, r8, r3
 8003b20:	2700      	movs	r7, #0
 8003b22:	e016      	b.n	8003b52 <_svfprintf_r+0x5be>
 8003b24:	b10a      	cbz	r2, 8003b2a <_svfprintf_r+0x596>
 8003b26:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003b2a:	9b06      	ldr	r3, [sp, #24]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	f000 83a0 	beq.w	8004272 <_svfprintf_r+0xcde>
 8003b32:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8003b36:	2600      	movs	r6, #0
 8003b38:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8003b3c:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8003b40:	9707      	str	r7, [sp, #28]
 8003b42:	f04f 0a01 	mov.w	sl, #1
 8003b46:	4637      	mov	r7, r6
 8003b48:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8003b4c:	e001      	b.n	8003b52 <_svfprintf_r+0x5be>
 8003b4e:	4606      	mov	r6, r0
 8003b50:	4637      	mov	r7, r6
 8003b52:	4556      	cmp	r6, sl
 8003b54:	4633      	mov	r3, r6
 8003b56:	bfb8      	it	lt
 8003b58:	4653      	movlt	r3, sl
 8003b5a:	930f      	str	r3, [sp, #60]	; 0x3c
 8003b5c:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8003b60:	b113      	cbz	r3, 8003b68 <_svfprintf_r+0x5d4>
 8003b62:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003b64:	3301      	adds	r3, #1
 8003b66:	930f      	str	r3, [sp, #60]	; 0x3c
 8003b68:	f015 0302 	ands.w	r3, r5, #2
 8003b6c:	9314      	str	r3, [sp, #80]	; 0x50
 8003b6e:	bf1e      	ittt	ne
 8003b70:	9b0f      	ldrne	r3, [sp, #60]	; 0x3c
 8003b72:	3302      	addne	r3, #2
 8003b74:	930f      	strne	r3, [sp, #60]	; 0x3c
 8003b76:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8003b7a:	9315      	str	r3, [sp, #84]	; 0x54
 8003b7c:	d139      	bne.n	8003bf2 <_svfprintf_r+0x65e>
 8003b7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003b80:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003b82:	1a9b      	subs	r3, r3, r2
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	9310      	str	r3, [sp, #64]	; 0x40
 8003b88:	dd33      	ble.n	8003bf2 <_svfprintf_r+0x65e>
 8003b8a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003b8c:	2b10      	cmp	r3, #16
 8003b8e:	4ba3      	ldr	r3, [pc, #652]	; (8003e1c <_svfprintf_r+0x888>)
 8003b90:	6023      	str	r3, [r4, #0]
 8003b92:	dd18      	ble.n	8003bc6 <_svfprintf_r+0x632>
 8003b94:	2310      	movs	r3, #16
 8003b96:	6063      	str	r3, [r4, #4]
 8003b98:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003b9a:	3310      	adds	r3, #16
 8003b9c:	9321      	str	r3, [sp, #132]	; 0x84
 8003b9e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003ba0:	3301      	adds	r3, #1
 8003ba2:	2b07      	cmp	r3, #7
 8003ba4:	9320      	str	r3, [sp, #128]	; 0x80
 8003ba6:	dc01      	bgt.n	8003bac <_svfprintf_r+0x618>
 8003ba8:	3408      	adds	r4, #8
 8003baa:	e008      	b.n	8003bbe <_svfprintf_r+0x62a>
 8003bac:	aa1f      	add	r2, sp, #124	; 0x7c
 8003bae:	4659      	mov	r1, fp
 8003bb0:	4648      	mov	r0, r9
 8003bb2:	f001 fff5 	bl	8005ba0 <__ssprint_r>
 8003bb6:	2800      	cmp	r0, #0
 8003bb8:	f040 8362 	bne.w	8004280 <_svfprintf_r+0xcec>
 8003bbc:	ac2c      	add	r4, sp, #176	; 0xb0
 8003bbe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003bc0:	3b10      	subs	r3, #16
 8003bc2:	9310      	str	r3, [sp, #64]	; 0x40
 8003bc4:	e7e1      	b.n	8003b8a <_svfprintf_r+0x5f6>
 8003bc6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003bc8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003bca:	6063      	str	r3, [r4, #4]
 8003bcc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003bce:	4413      	add	r3, r2
 8003bd0:	9321      	str	r3, [sp, #132]	; 0x84
 8003bd2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003bd4:	3301      	adds	r3, #1
 8003bd6:	2b07      	cmp	r3, #7
 8003bd8:	9320      	str	r3, [sp, #128]	; 0x80
 8003bda:	dc01      	bgt.n	8003be0 <_svfprintf_r+0x64c>
 8003bdc:	3408      	adds	r4, #8
 8003bde:	e008      	b.n	8003bf2 <_svfprintf_r+0x65e>
 8003be0:	aa1f      	add	r2, sp, #124	; 0x7c
 8003be2:	4659      	mov	r1, fp
 8003be4:	4648      	mov	r0, r9
 8003be6:	f001 ffdb 	bl	8005ba0 <__ssprint_r>
 8003bea:	2800      	cmp	r0, #0
 8003bec:	f040 8348 	bne.w	8004280 <_svfprintf_r+0xcec>
 8003bf0:	ac2c      	add	r4, sp, #176	; 0xb0
 8003bf2:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8003bf6:	b1bb      	cbz	r3, 8003c28 <_svfprintf_r+0x694>
 8003bf8:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 8003bfc:	6023      	str	r3, [r4, #0]
 8003bfe:	2301      	movs	r3, #1
 8003c00:	6063      	str	r3, [r4, #4]
 8003c02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003c04:	3301      	adds	r3, #1
 8003c06:	9321      	str	r3, [sp, #132]	; 0x84
 8003c08:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003c0a:	3301      	adds	r3, #1
 8003c0c:	2b07      	cmp	r3, #7
 8003c0e:	9320      	str	r3, [sp, #128]	; 0x80
 8003c10:	dc01      	bgt.n	8003c16 <_svfprintf_r+0x682>
 8003c12:	3408      	adds	r4, #8
 8003c14:	e008      	b.n	8003c28 <_svfprintf_r+0x694>
 8003c16:	aa1f      	add	r2, sp, #124	; 0x7c
 8003c18:	4659      	mov	r1, fp
 8003c1a:	4648      	mov	r0, r9
 8003c1c:	f001 ffc0 	bl	8005ba0 <__ssprint_r>
 8003c20:	2800      	cmp	r0, #0
 8003c22:	f040 832d 	bne.w	8004280 <_svfprintf_r+0xcec>
 8003c26:	ac2c      	add	r4, sp, #176	; 0xb0
 8003c28:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003c2a:	b1b3      	cbz	r3, 8003c5a <_svfprintf_r+0x6c6>
 8003c2c:	ab18      	add	r3, sp, #96	; 0x60
 8003c2e:	6023      	str	r3, [r4, #0]
 8003c30:	2302      	movs	r3, #2
 8003c32:	6063      	str	r3, [r4, #4]
 8003c34:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003c36:	3302      	adds	r3, #2
 8003c38:	9321      	str	r3, [sp, #132]	; 0x84
 8003c3a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003c3c:	3301      	adds	r3, #1
 8003c3e:	2b07      	cmp	r3, #7
 8003c40:	9320      	str	r3, [sp, #128]	; 0x80
 8003c42:	dc01      	bgt.n	8003c48 <_svfprintf_r+0x6b4>
 8003c44:	3408      	adds	r4, #8
 8003c46:	e008      	b.n	8003c5a <_svfprintf_r+0x6c6>
 8003c48:	aa1f      	add	r2, sp, #124	; 0x7c
 8003c4a:	4659      	mov	r1, fp
 8003c4c:	4648      	mov	r0, r9
 8003c4e:	f001 ffa7 	bl	8005ba0 <__ssprint_r>
 8003c52:	2800      	cmp	r0, #0
 8003c54:	f040 8314 	bne.w	8004280 <_svfprintf_r+0xcec>
 8003c58:	ac2c      	add	r4, sp, #176	; 0xb0
 8003c5a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003c5c:	2b80      	cmp	r3, #128	; 0x80
 8003c5e:	d139      	bne.n	8003cd4 <_svfprintf_r+0x740>
 8003c60:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003c62:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003c64:	1a9b      	subs	r3, r3, r2
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	9310      	str	r3, [sp, #64]	; 0x40
 8003c6a:	dd33      	ble.n	8003cd4 <_svfprintf_r+0x740>
 8003c6c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003c6e:	2b10      	cmp	r3, #16
 8003c70:	4b6b      	ldr	r3, [pc, #428]	; (8003e20 <_svfprintf_r+0x88c>)
 8003c72:	6023      	str	r3, [r4, #0]
 8003c74:	dd18      	ble.n	8003ca8 <_svfprintf_r+0x714>
 8003c76:	2310      	movs	r3, #16
 8003c78:	6063      	str	r3, [r4, #4]
 8003c7a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003c7c:	3310      	adds	r3, #16
 8003c7e:	9321      	str	r3, [sp, #132]	; 0x84
 8003c80:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003c82:	3301      	adds	r3, #1
 8003c84:	2b07      	cmp	r3, #7
 8003c86:	9320      	str	r3, [sp, #128]	; 0x80
 8003c88:	dc01      	bgt.n	8003c8e <_svfprintf_r+0x6fa>
 8003c8a:	3408      	adds	r4, #8
 8003c8c:	e008      	b.n	8003ca0 <_svfprintf_r+0x70c>
 8003c8e:	aa1f      	add	r2, sp, #124	; 0x7c
 8003c90:	4659      	mov	r1, fp
 8003c92:	4648      	mov	r0, r9
 8003c94:	f001 ff84 	bl	8005ba0 <__ssprint_r>
 8003c98:	2800      	cmp	r0, #0
 8003c9a:	f040 82f1 	bne.w	8004280 <_svfprintf_r+0xcec>
 8003c9e:	ac2c      	add	r4, sp, #176	; 0xb0
 8003ca0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003ca2:	3b10      	subs	r3, #16
 8003ca4:	9310      	str	r3, [sp, #64]	; 0x40
 8003ca6:	e7e1      	b.n	8003c6c <_svfprintf_r+0x6d8>
 8003ca8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003caa:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003cac:	6063      	str	r3, [r4, #4]
 8003cae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003cb0:	4413      	add	r3, r2
 8003cb2:	9321      	str	r3, [sp, #132]	; 0x84
 8003cb4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003cb6:	3301      	adds	r3, #1
 8003cb8:	2b07      	cmp	r3, #7
 8003cba:	9320      	str	r3, [sp, #128]	; 0x80
 8003cbc:	dc01      	bgt.n	8003cc2 <_svfprintf_r+0x72e>
 8003cbe:	3408      	adds	r4, #8
 8003cc0:	e008      	b.n	8003cd4 <_svfprintf_r+0x740>
 8003cc2:	aa1f      	add	r2, sp, #124	; 0x7c
 8003cc4:	4659      	mov	r1, fp
 8003cc6:	4648      	mov	r0, r9
 8003cc8:	f001 ff6a 	bl	8005ba0 <__ssprint_r>
 8003ccc:	2800      	cmp	r0, #0
 8003cce:	f040 82d7 	bne.w	8004280 <_svfprintf_r+0xcec>
 8003cd2:	ac2c      	add	r4, sp, #176	; 0xb0
 8003cd4:	ebca 0606 	rsb	r6, sl, r6
 8003cd8:	2e00      	cmp	r6, #0
 8003cda:	dd2e      	ble.n	8003d3a <_svfprintf_r+0x7a6>
 8003cdc:	4b50      	ldr	r3, [pc, #320]	; (8003e20 <_svfprintf_r+0x88c>)
 8003cde:	2e10      	cmp	r6, #16
 8003ce0:	6023      	str	r3, [r4, #0]
 8003ce2:	dd16      	ble.n	8003d12 <_svfprintf_r+0x77e>
 8003ce4:	2310      	movs	r3, #16
 8003ce6:	6063      	str	r3, [r4, #4]
 8003ce8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003cea:	3310      	adds	r3, #16
 8003cec:	9321      	str	r3, [sp, #132]	; 0x84
 8003cee:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003cf0:	3301      	adds	r3, #1
 8003cf2:	2b07      	cmp	r3, #7
 8003cf4:	9320      	str	r3, [sp, #128]	; 0x80
 8003cf6:	dc01      	bgt.n	8003cfc <_svfprintf_r+0x768>
 8003cf8:	3408      	adds	r4, #8
 8003cfa:	e008      	b.n	8003d0e <_svfprintf_r+0x77a>
 8003cfc:	aa1f      	add	r2, sp, #124	; 0x7c
 8003cfe:	4659      	mov	r1, fp
 8003d00:	4648      	mov	r0, r9
 8003d02:	f001 ff4d 	bl	8005ba0 <__ssprint_r>
 8003d06:	2800      	cmp	r0, #0
 8003d08:	f040 82ba 	bne.w	8004280 <_svfprintf_r+0xcec>
 8003d0c:	ac2c      	add	r4, sp, #176	; 0xb0
 8003d0e:	3e10      	subs	r6, #16
 8003d10:	e7e4      	b.n	8003cdc <_svfprintf_r+0x748>
 8003d12:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003d14:	9821      	ldr	r0, [sp, #132]	; 0x84
 8003d16:	3301      	adds	r3, #1
 8003d18:	6066      	str	r6, [r4, #4]
 8003d1a:	2b07      	cmp	r3, #7
 8003d1c:	4406      	add	r6, r0
 8003d1e:	9621      	str	r6, [sp, #132]	; 0x84
 8003d20:	9320      	str	r3, [sp, #128]	; 0x80
 8003d22:	dc01      	bgt.n	8003d28 <_svfprintf_r+0x794>
 8003d24:	3408      	adds	r4, #8
 8003d26:	e008      	b.n	8003d3a <_svfprintf_r+0x7a6>
 8003d28:	aa1f      	add	r2, sp, #124	; 0x7c
 8003d2a:	4659      	mov	r1, fp
 8003d2c:	4648      	mov	r0, r9
 8003d2e:	f001 ff37 	bl	8005ba0 <__ssprint_r>
 8003d32:	2800      	cmp	r0, #0
 8003d34:	f040 82a4 	bne.w	8004280 <_svfprintf_r+0xcec>
 8003d38:	ac2c      	add	r4, sp, #176	; 0xb0
 8003d3a:	05eb      	lsls	r3, r5, #23
 8003d3c:	d414      	bmi.n	8003d68 <_svfprintf_r+0x7d4>
 8003d3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003d40:	e884 0500 	stmia.w	r4, {r8, sl}
 8003d44:	4453      	add	r3, sl
 8003d46:	9321      	str	r3, [sp, #132]	; 0x84
 8003d48:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003d4a:	3301      	adds	r3, #1
 8003d4c:	2b07      	cmp	r3, #7
 8003d4e:	9320      	str	r3, [sp, #128]	; 0x80
 8003d50:	f340 8245 	ble.w	80041de <_svfprintf_r+0xc4a>
 8003d54:	aa1f      	add	r2, sp, #124	; 0x7c
 8003d56:	4659      	mov	r1, fp
 8003d58:	4648      	mov	r0, r9
 8003d5a:	f001 ff21 	bl	8005ba0 <__ssprint_r>
 8003d5e:	2800      	cmp	r0, #0
 8003d60:	f040 828e 	bne.w	8004280 <_svfprintf_r+0xcec>
 8003d64:	ac2c      	add	r4, sp, #176	; 0xb0
 8003d66:	e23b      	b.n	80041e0 <_svfprintf_r+0xc4c>
 8003d68:	9b06      	ldr	r3, [sp, #24]
 8003d6a:	2b65      	cmp	r3, #101	; 0x65
 8003d6c:	f340 81ae 	ble.w	80040cc <_svfprintf_r+0xb38>
 8003d70:	2200      	movs	r2, #0
 8003d72:	2300      	movs	r3, #0
 8003d74:	980c      	ldr	r0, [sp, #48]	; 0x30
 8003d76:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003d78:	f7fc fe12 	bl	80009a0 <__aeabi_dcmpeq>
 8003d7c:	2800      	cmp	r0, #0
 8003d7e:	d05e      	beq.n	8003e3e <_svfprintf_r+0x8aa>
 8003d80:	4b28      	ldr	r3, [pc, #160]	; (8003e24 <_svfprintf_r+0x890>)
 8003d82:	6023      	str	r3, [r4, #0]
 8003d84:	2301      	movs	r3, #1
 8003d86:	6063      	str	r3, [r4, #4]
 8003d88:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003d8a:	3301      	adds	r3, #1
 8003d8c:	9321      	str	r3, [sp, #132]	; 0x84
 8003d8e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003d90:	3301      	adds	r3, #1
 8003d92:	2b07      	cmp	r3, #7
 8003d94:	9320      	str	r3, [sp, #128]	; 0x80
 8003d96:	dc01      	bgt.n	8003d9c <_svfprintf_r+0x808>
 8003d98:	3408      	adds	r4, #8
 8003d9a:	e008      	b.n	8003dae <_svfprintf_r+0x81a>
 8003d9c:	aa1f      	add	r2, sp, #124	; 0x7c
 8003d9e:	4659      	mov	r1, fp
 8003da0:	4648      	mov	r0, r9
 8003da2:	f001 fefd 	bl	8005ba0 <__ssprint_r>
 8003da6:	2800      	cmp	r0, #0
 8003da8:	f040 826a 	bne.w	8004280 <_svfprintf_r+0xcec>
 8003dac:	ac2c      	add	r4, sp, #176	; 0xb0
 8003dae:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003db0:	9a08      	ldr	r2, [sp, #32]
 8003db2:	4293      	cmp	r3, r2
 8003db4:	db02      	blt.n	8003dbc <_svfprintf_r+0x828>
 8003db6:	07ee      	lsls	r6, r5, #31
 8003db8:	f140 8212 	bpl.w	80041e0 <_svfprintf_r+0xc4c>
 8003dbc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003dbe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003dc0:	6023      	str	r3, [r4, #0]
 8003dc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003dc4:	6063      	str	r3, [r4, #4]
 8003dc6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003dc8:	4413      	add	r3, r2
 8003dca:	9321      	str	r3, [sp, #132]	; 0x84
 8003dcc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003dce:	3301      	adds	r3, #1
 8003dd0:	2b07      	cmp	r3, #7
 8003dd2:	9320      	str	r3, [sp, #128]	; 0x80
 8003dd4:	dc01      	bgt.n	8003dda <_svfprintf_r+0x846>
 8003dd6:	3408      	adds	r4, #8
 8003dd8:	e008      	b.n	8003dec <_svfprintf_r+0x858>
 8003dda:	aa1f      	add	r2, sp, #124	; 0x7c
 8003ddc:	4659      	mov	r1, fp
 8003dde:	4648      	mov	r0, r9
 8003de0:	f001 fede 	bl	8005ba0 <__ssprint_r>
 8003de4:	2800      	cmp	r0, #0
 8003de6:	f040 824b 	bne.w	8004280 <_svfprintf_r+0xcec>
 8003dea:	ac2c      	add	r4, sp, #176	; 0xb0
 8003dec:	9b08      	ldr	r3, [sp, #32]
 8003dee:	1e5e      	subs	r6, r3, #1
 8003df0:	2e00      	cmp	r6, #0
 8003df2:	f340 81f5 	ble.w	80041e0 <_svfprintf_r+0xc4c>
 8003df6:	4f0a      	ldr	r7, [pc, #40]	; (8003e20 <_svfprintf_r+0x88c>)
 8003df8:	f04f 0810 	mov.w	r8, #16
 8003dfc:	2e10      	cmp	r6, #16
 8003dfe:	f340 8159 	ble.w	80040b4 <_svfprintf_r+0xb20>
 8003e02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003e04:	e884 0180 	stmia.w	r4, {r7, r8}
 8003e08:	3310      	adds	r3, #16
 8003e0a:	9321      	str	r3, [sp, #132]	; 0x84
 8003e0c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003e0e:	3301      	adds	r3, #1
 8003e10:	2b07      	cmp	r3, #7
 8003e12:	9320      	str	r3, [sp, #128]	; 0x80
 8003e14:	dc08      	bgt.n	8003e28 <_svfprintf_r+0x894>
 8003e16:	3408      	adds	r4, #8
 8003e18:	e00f      	b.n	8003e3a <_svfprintf_r+0x8a6>
 8003e1a:	bf00      	nop
 8003e1c:	08006824 	.word	0x08006824
 8003e20:	080067e0 	.word	0x080067e0
 8003e24:	08006822 	.word	0x08006822
 8003e28:	aa1f      	add	r2, sp, #124	; 0x7c
 8003e2a:	4659      	mov	r1, fp
 8003e2c:	4648      	mov	r0, r9
 8003e2e:	f001 feb7 	bl	8005ba0 <__ssprint_r>
 8003e32:	2800      	cmp	r0, #0
 8003e34:	f040 8224 	bne.w	8004280 <_svfprintf_r+0xcec>
 8003e38:	ac2c      	add	r4, sp, #176	; 0xb0
 8003e3a:	3e10      	subs	r6, #16
 8003e3c:	e7de      	b.n	8003dfc <_svfprintf_r+0x868>
 8003e3e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	dc7c      	bgt.n	8003f3e <_svfprintf_r+0x9aa>
 8003e44:	4b9f      	ldr	r3, [pc, #636]	; (80040c4 <_svfprintf_r+0xb30>)
 8003e46:	6023      	str	r3, [r4, #0]
 8003e48:	2301      	movs	r3, #1
 8003e4a:	6063      	str	r3, [r4, #4]
 8003e4c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003e4e:	3301      	adds	r3, #1
 8003e50:	9321      	str	r3, [sp, #132]	; 0x84
 8003e52:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003e54:	3301      	adds	r3, #1
 8003e56:	2b07      	cmp	r3, #7
 8003e58:	9320      	str	r3, [sp, #128]	; 0x80
 8003e5a:	dc01      	bgt.n	8003e60 <_svfprintf_r+0x8cc>
 8003e5c:	3408      	adds	r4, #8
 8003e5e:	e008      	b.n	8003e72 <_svfprintf_r+0x8de>
 8003e60:	aa1f      	add	r2, sp, #124	; 0x7c
 8003e62:	4659      	mov	r1, fp
 8003e64:	4648      	mov	r0, r9
 8003e66:	f001 fe9b 	bl	8005ba0 <__ssprint_r>
 8003e6a:	2800      	cmp	r0, #0
 8003e6c:	f040 8208 	bne.w	8004280 <_svfprintf_r+0xcec>
 8003e70:	ac2c      	add	r4, sp, #176	; 0xb0
 8003e72:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003e74:	b923      	cbnz	r3, 8003e80 <_svfprintf_r+0x8ec>
 8003e76:	9b08      	ldr	r3, [sp, #32]
 8003e78:	b913      	cbnz	r3, 8003e80 <_svfprintf_r+0x8ec>
 8003e7a:	07e8      	lsls	r0, r5, #31
 8003e7c:	f140 81b0 	bpl.w	80041e0 <_svfprintf_r+0xc4c>
 8003e80:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003e82:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003e84:	6023      	str	r3, [r4, #0]
 8003e86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e88:	6063      	str	r3, [r4, #4]
 8003e8a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003e8c:	4413      	add	r3, r2
 8003e8e:	9321      	str	r3, [sp, #132]	; 0x84
 8003e90:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003e92:	3301      	adds	r3, #1
 8003e94:	2b07      	cmp	r3, #7
 8003e96:	9320      	str	r3, [sp, #128]	; 0x80
 8003e98:	dc02      	bgt.n	8003ea0 <_svfprintf_r+0x90c>
 8003e9a:	f104 0308 	add.w	r3, r4, #8
 8003e9e:	e008      	b.n	8003eb2 <_svfprintf_r+0x91e>
 8003ea0:	aa1f      	add	r2, sp, #124	; 0x7c
 8003ea2:	4659      	mov	r1, fp
 8003ea4:	4648      	mov	r0, r9
 8003ea6:	f001 fe7b 	bl	8005ba0 <__ssprint_r>
 8003eaa:	2800      	cmp	r0, #0
 8003eac:	f040 81e8 	bne.w	8004280 <_svfprintf_r+0xcec>
 8003eb0:	ab2c      	add	r3, sp, #176	; 0xb0
 8003eb2:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8003eb4:	4276      	negs	r6, r6
 8003eb6:	2e00      	cmp	r6, #0
 8003eb8:	dd30      	ble.n	8003f1c <_svfprintf_r+0x988>
 8003eba:	4f83      	ldr	r7, [pc, #524]	; (80040c8 <_svfprintf_r+0xb34>)
 8003ebc:	2410      	movs	r4, #16
 8003ebe:	2e10      	cmp	r6, #16
 8003ec0:	dd16      	ble.n	8003ef0 <_svfprintf_r+0x95c>
 8003ec2:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003ec4:	601f      	str	r7, [r3, #0]
 8003ec6:	3210      	adds	r2, #16
 8003ec8:	9221      	str	r2, [sp, #132]	; 0x84
 8003eca:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003ecc:	605c      	str	r4, [r3, #4]
 8003ece:	3201      	adds	r2, #1
 8003ed0:	2a07      	cmp	r2, #7
 8003ed2:	9220      	str	r2, [sp, #128]	; 0x80
 8003ed4:	dc01      	bgt.n	8003eda <_svfprintf_r+0x946>
 8003ed6:	3308      	adds	r3, #8
 8003ed8:	e008      	b.n	8003eec <_svfprintf_r+0x958>
 8003eda:	aa1f      	add	r2, sp, #124	; 0x7c
 8003edc:	4659      	mov	r1, fp
 8003ede:	4648      	mov	r0, r9
 8003ee0:	f001 fe5e 	bl	8005ba0 <__ssprint_r>
 8003ee4:	2800      	cmp	r0, #0
 8003ee6:	f040 81cb 	bne.w	8004280 <_svfprintf_r+0xcec>
 8003eea:	ab2c      	add	r3, sp, #176	; 0xb0
 8003eec:	3e10      	subs	r6, #16
 8003eee:	e7e6      	b.n	8003ebe <_svfprintf_r+0x92a>
 8003ef0:	4a75      	ldr	r2, [pc, #468]	; (80040c8 <_svfprintf_r+0xb34>)
 8003ef2:	e883 0044 	stmia.w	r3, {r2, r6}
 8003ef6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003ef8:	4416      	add	r6, r2
 8003efa:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003efc:	9621      	str	r6, [sp, #132]	; 0x84
 8003efe:	3201      	adds	r2, #1
 8003f00:	2a07      	cmp	r2, #7
 8003f02:	9220      	str	r2, [sp, #128]	; 0x80
 8003f04:	dc01      	bgt.n	8003f0a <_svfprintf_r+0x976>
 8003f06:	3308      	adds	r3, #8
 8003f08:	e008      	b.n	8003f1c <_svfprintf_r+0x988>
 8003f0a:	aa1f      	add	r2, sp, #124	; 0x7c
 8003f0c:	4659      	mov	r1, fp
 8003f0e:	4648      	mov	r0, r9
 8003f10:	f001 fe46 	bl	8005ba0 <__ssprint_r>
 8003f14:	2800      	cmp	r0, #0
 8003f16:	f040 81b3 	bne.w	8004280 <_svfprintf_r+0xcec>
 8003f1a:	ab2c      	add	r3, sp, #176	; 0xb0
 8003f1c:	9a08      	ldr	r2, [sp, #32]
 8003f1e:	9908      	ldr	r1, [sp, #32]
 8003f20:	605a      	str	r2, [r3, #4]
 8003f22:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003f24:	f8c3 8000 	str.w	r8, [r3]
 8003f28:	440a      	add	r2, r1
 8003f2a:	9221      	str	r2, [sp, #132]	; 0x84
 8003f2c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003f2e:	3201      	adds	r2, #1
 8003f30:	2a07      	cmp	r2, #7
 8003f32:	9220      	str	r2, [sp, #128]	; 0x80
 8003f34:	f73f af0e 	bgt.w	8003d54 <_svfprintf_r+0x7c0>
 8003f38:	f103 0408 	add.w	r4, r3, #8
 8003f3c:	e150      	b.n	80041e0 <_svfprintf_r+0xc4c>
 8003f3e:	9b08      	ldr	r3, [sp, #32]
 8003f40:	42bb      	cmp	r3, r7
 8003f42:	bfa8      	it	ge
 8003f44:	463b      	movge	r3, r7
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	461e      	mov	r6, r3
 8003f4a:	dd15      	ble.n	8003f78 <_svfprintf_r+0x9e4>
 8003f4c:	6063      	str	r3, [r4, #4]
 8003f4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003f50:	f8c4 8000 	str.w	r8, [r4]
 8003f54:	4433      	add	r3, r6
 8003f56:	9321      	str	r3, [sp, #132]	; 0x84
 8003f58:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003f5a:	3301      	adds	r3, #1
 8003f5c:	2b07      	cmp	r3, #7
 8003f5e:	9320      	str	r3, [sp, #128]	; 0x80
 8003f60:	dc01      	bgt.n	8003f66 <_svfprintf_r+0x9d2>
 8003f62:	3408      	adds	r4, #8
 8003f64:	e008      	b.n	8003f78 <_svfprintf_r+0x9e4>
 8003f66:	aa1f      	add	r2, sp, #124	; 0x7c
 8003f68:	4659      	mov	r1, fp
 8003f6a:	4648      	mov	r0, r9
 8003f6c:	f001 fe18 	bl	8005ba0 <__ssprint_r>
 8003f70:	2800      	cmp	r0, #0
 8003f72:	f040 8185 	bne.w	8004280 <_svfprintf_r+0xcec>
 8003f76:	ac2c      	add	r4, sp, #176	; 0xb0
 8003f78:	2e00      	cmp	r6, #0
 8003f7a:	bfb4      	ite	lt
 8003f7c:	463e      	movlt	r6, r7
 8003f7e:	1bbe      	subge	r6, r7, r6
 8003f80:	2e00      	cmp	r6, #0
 8003f82:	dd30      	ble.n	8003fe6 <_svfprintf_r+0xa52>
 8003f84:	f04f 0a10 	mov.w	sl, #16
 8003f88:	4b4f      	ldr	r3, [pc, #316]	; (80040c8 <_svfprintf_r+0xb34>)
 8003f8a:	2e10      	cmp	r6, #16
 8003f8c:	6023      	str	r3, [r4, #0]
 8003f8e:	dd16      	ble.n	8003fbe <_svfprintf_r+0xa2a>
 8003f90:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003f92:	f8c4 a004 	str.w	sl, [r4, #4]
 8003f96:	3310      	adds	r3, #16
 8003f98:	9321      	str	r3, [sp, #132]	; 0x84
 8003f9a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003f9c:	3301      	adds	r3, #1
 8003f9e:	2b07      	cmp	r3, #7
 8003fa0:	9320      	str	r3, [sp, #128]	; 0x80
 8003fa2:	dc01      	bgt.n	8003fa8 <_svfprintf_r+0xa14>
 8003fa4:	3408      	adds	r4, #8
 8003fa6:	e008      	b.n	8003fba <_svfprintf_r+0xa26>
 8003fa8:	aa1f      	add	r2, sp, #124	; 0x7c
 8003faa:	4659      	mov	r1, fp
 8003fac:	4648      	mov	r0, r9
 8003fae:	f001 fdf7 	bl	8005ba0 <__ssprint_r>
 8003fb2:	2800      	cmp	r0, #0
 8003fb4:	f040 8164 	bne.w	8004280 <_svfprintf_r+0xcec>
 8003fb8:	ac2c      	add	r4, sp, #176	; 0xb0
 8003fba:	3e10      	subs	r6, #16
 8003fbc:	e7e4      	b.n	8003f88 <_svfprintf_r+0x9f4>
 8003fbe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003fc0:	6066      	str	r6, [r4, #4]
 8003fc2:	441e      	add	r6, r3
 8003fc4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003fc6:	9621      	str	r6, [sp, #132]	; 0x84
 8003fc8:	3301      	adds	r3, #1
 8003fca:	2b07      	cmp	r3, #7
 8003fcc:	9320      	str	r3, [sp, #128]	; 0x80
 8003fce:	dc01      	bgt.n	8003fd4 <_svfprintf_r+0xa40>
 8003fd0:	3408      	adds	r4, #8
 8003fd2:	e008      	b.n	8003fe6 <_svfprintf_r+0xa52>
 8003fd4:	aa1f      	add	r2, sp, #124	; 0x7c
 8003fd6:	4659      	mov	r1, fp
 8003fd8:	4648      	mov	r0, r9
 8003fda:	f001 fde1 	bl	8005ba0 <__ssprint_r>
 8003fde:	2800      	cmp	r0, #0
 8003fe0:	f040 814e 	bne.w	8004280 <_svfprintf_r+0xcec>
 8003fe4:	ac2c      	add	r4, sp, #176	; 0xb0
 8003fe6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003fe8:	9a08      	ldr	r2, [sp, #32]
 8003fea:	4447      	add	r7, r8
 8003fec:	4293      	cmp	r3, r2
 8003fee:	db01      	blt.n	8003ff4 <_svfprintf_r+0xa60>
 8003ff0:	07e9      	lsls	r1, r5, #31
 8003ff2:	d517      	bpl.n	8004024 <_svfprintf_r+0xa90>
 8003ff4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003ff6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003ff8:	6023      	str	r3, [r4, #0]
 8003ffa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003ffc:	6063      	str	r3, [r4, #4]
 8003ffe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004000:	4413      	add	r3, r2
 8004002:	9321      	str	r3, [sp, #132]	; 0x84
 8004004:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004006:	3301      	adds	r3, #1
 8004008:	2b07      	cmp	r3, #7
 800400a:	9320      	str	r3, [sp, #128]	; 0x80
 800400c:	dc01      	bgt.n	8004012 <_svfprintf_r+0xa7e>
 800400e:	3408      	adds	r4, #8
 8004010:	e008      	b.n	8004024 <_svfprintf_r+0xa90>
 8004012:	aa1f      	add	r2, sp, #124	; 0x7c
 8004014:	4659      	mov	r1, fp
 8004016:	4648      	mov	r0, r9
 8004018:	f001 fdc2 	bl	8005ba0 <__ssprint_r>
 800401c:	2800      	cmp	r0, #0
 800401e:	f040 812f 	bne.w	8004280 <_svfprintf_r+0xcec>
 8004022:	ac2c      	add	r4, sp, #176	; 0xb0
 8004024:	9b08      	ldr	r3, [sp, #32]
 8004026:	9a08      	ldr	r2, [sp, #32]
 8004028:	eb08 0603 	add.w	r6, r8, r3
 800402c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800402e:	1bf6      	subs	r6, r6, r7
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	429e      	cmp	r6, r3
 8004034:	bfa8      	it	ge
 8004036:	461e      	movge	r6, r3
 8004038:	2e00      	cmp	r6, #0
 800403a:	dd14      	ble.n	8004066 <_svfprintf_r+0xad2>
 800403c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800403e:	6027      	str	r7, [r4, #0]
 8004040:	4433      	add	r3, r6
 8004042:	9321      	str	r3, [sp, #132]	; 0x84
 8004044:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004046:	6066      	str	r6, [r4, #4]
 8004048:	3301      	adds	r3, #1
 800404a:	2b07      	cmp	r3, #7
 800404c:	9320      	str	r3, [sp, #128]	; 0x80
 800404e:	dc01      	bgt.n	8004054 <_svfprintf_r+0xac0>
 8004050:	3408      	adds	r4, #8
 8004052:	e008      	b.n	8004066 <_svfprintf_r+0xad2>
 8004054:	aa1f      	add	r2, sp, #124	; 0x7c
 8004056:	4659      	mov	r1, fp
 8004058:	4648      	mov	r0, r9
 800405a:	f001 fda1 	bl	8005ba0 <__ssprint_r>
 800405e:	2800      	cmp	r0, #0
 8004060:	f040 810e 	bne.w	8004280 <_svfprintf_r+0xcec>
 8004064:	ac2c      	add	r4, sp, #176	; 0xb0
 8004066:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004068:	9a08      	ldr	r2, [sp, #32]
 800406a:	2e00      	cmp	r6, #0
 800406c:	eba2 0303 	sub.w	r3, r2, r3
 8004070:	bfb4      	ite	lt
 8004072:	461e      	movlt	r6, r3
 8004074:	1b9e      	subge	r6, r3, r6
 8004076:	2e00      	cmp	r6, #0
 8004078:	f340 80b2 	ble.w	80041e0 <_svfprintf_r+0xc4c>
 800407c:	4f12      	ldr	r7, [pc, #72]	; (80040c8 <_svfprintf_r+0xb34>)
 800407e:	f04f 0810 	mov.w	r8, #16
 8004082:	2e10      	cmp	r6, #16
 8004084:	dd16      	ble.n	80040b4 <_svfprintf_r+0xb20>
 8004086:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004088:	e884 0180 	stmia.w	r4, {r7, r8}
 800408c:	3310      	adds	r3, #16
 800408e:	9321      	str	r3, [sp, #132]	; 0x84
 8004090:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004092:	3301      	adds	r3, #1
 8004094:	2b07      	cmp	r3, #7
 8004096:	9320      	str	r3, [sp, #128]	; 0x80
 8004098:	dc01      	bgt.n	800409e <_svfprintf_r+0xb0a>
 800409a:	3408      	adds	r4, #8
 800409c:	e008      	b.n	80040b0 <_svfprintf_r+0xb1c>
 800409e:	aa1f      	add	r2, sp, #124	; 0x7c
 80040a0:	4659      	mov	r1, fp
 80040a2:	4648      	mov	r0, r9
 80040a4:	f001 fd7c 	bl	8005ba0 <__ssprint_r>
 80040a8:	2800      	cmp	r0, #0
 80040aa:	f040 80e9 	bne.w	8004280 <_svfprintf_r+0xcec>
 80040ae:	ac2c      	add	r4, sp, #176	; 0xb0
 80040b0:	3e10      	subs	r6, #16
 80040b2:	e7e6      	b.n	8004082 <_svfprintf_r+0xaee>
 80040b4:	4b04      	ldr	r3, [pc, #16]	; (80040c8 <_svfprintf_r+0xb34>)
 80040b6:	e884 0048 	stmia.w	r4, {r3, r6}
 80040ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80040bc:	441e      	add	r6, r3
 80040be:	9621      	str	r6, [sp, #132]	; 0x84
 80040c0:	e642      	b.n	8003d48 <_svfprintf_r+0x7b4>
 80040c2:	bf00      	nop
 80040c4:	08006822 	.word	0x08006822
 80040c8:	080067e0 	.word	0x080067e0
 80040cc:	9b08      	ldr	r3, [sp, #32]
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	dc01      	bgt.n	80040d6 <_svfprintf_r+0xb42>
 80040d2:	07ea      	lsls	r2, r5, #31
 80040d4:	d573      	bpl.n	80041be <_svfprintf_r+0xc2a>
 80040d6:	2301      	movs	r3, #1
 80040d8:	6063      	str	r3, [r4, #4]
 80040da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80040dc:	f8c4 8000 	str.w	r8, [r4]
 80040e0:	3301      	adds	r3, #1
 80040e2:	9321      	str	r3, [sp, #132]	; 0x84
 80040e4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80040e6:	3301      	adds	r3, #1
 80040e8:	2b07      	cmp	r3, #7
 80040ea:	9320      	str	r3, [sp, #128]	; 0x80
 80040ec:	dc01      	bgt.n	80040f2 <_svfprintf_r+0xb5e>
 80040ee:	3408      	adds	r4, #8
 80040f0:	e008      	b.n	8004104 <_svfprintf_r+0xb70>
 80040f2:	aa1f      	add	r2, sp, #124	; 0x7c
 80040f4:	4659      	mov	r1, fp
 80040f6:	4648      	mov	r0, r9
 80040f8:	f001 fd52 	bl	8005ba0 <__ssprint_r>
 80040fc:	2800      	cmp	r0, #0
 80040fe:	f040 80bf 	bne.w	8004280 <_svfprintf_r+0xcec>
 8004102:	ac2c      	add	r4, sp, #176	; 0xb0
 8004104:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004106:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004108:	6023      	str	r3, [r4, #0]
 800410a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800410c:	6063      	str	r3, [r4, #4]
 800410e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004110:	4413      	add	r3, r2
 8004112:	9321      	str	r3, [sp, #132]	; 0x84
 8004114:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004116:	3301      	adds	r3, #1
 8004118:	2b07      	cmp	r3, #7
 800411a:	9320      	str	r3, [sp, #128]	; 0x80
 800411c:	dc01      	bgt.n	8004122 <_svfprintf_r+0xb8e>
 800411e:	3408      	adds	r4, #8
 8004120:	e008      	b.n	8004134 <_svfprintf_r+0xba0>
 8004122:	aa1f      	add	r2, sp, #124	; 0x7c
 8004124:	4659      	mov	r1, fp
 8004126:	4648      	mov	r0, r9
 8004128:	f001 fd3a 	bl	8005ba0 <__ssprint_r>
 800412c:	2800      	cmp	r0, #0
 800412e:	f040 80a7 	bne.w	8004280 <_svfprintf_r+0xcec>
 8004132:	ac2c      	add	r4, sp, #176	; 0xb0
 8004134:	2300      	movs	r3, #0
 8004136:	2200      	movs	r2, #0
 8004138:	980c      	ldr	r0, [sp, #48]	; 0x30
 800413a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800413c:	f7fc fc30 	bl	80009a0 <__aeabi_dcmpeq>
 8004140:	9b08      	ldr	r3, [sp, #32]
 8004142:	1e5e      	subs	r6, r3, #1
 8004144:	b9b8      	cbnz	r0, 8004176 <_svfprintf_r+0xbe2>
 8004146:	f108 0301 	add.w	r3, r8, #1
 800414a:	e884 0048 	stmia.w	r4, {r3, r6}
 800414e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004150:	9a08      	ldr	r2, [sp, #32]
 8004152:	3b01      	subs	r3, #1
 8004154:	4413      	add	r3, r2
 8004156:	9321      	str	r3, [sp, #132]	; 0x84
 8004158:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800415a:	3301      	adds	r3, #1
 800415c:	2b07      	cmp	r3, #7
 800415e:	9320      	str	r3, [sp, #128]	; 0x80
 8004160:	dd34      	ble.n	80041cc <_svfprintf_r+0xc38>
 8004162:	aa1f      	add	r2, sp, #124	; 0x7c
 8004164:	4659      	mov	r1, fp
 8004166:	4648      	mov	r0, r9
 8004168:	f001 fd1a 	bl	8005ba0 <__ssprint_r>
 800416c:	2800      	cmp	r0, #0
 800416e:	f040 8087 	bne.w	8004280 <_svfprintf_r+0xcec>
 8004172:	ac2c      	add	r4, sp, #176	; 0xb0
 8004174:	e02b      	b.n	80041ce <_svfprintf_r+0xc3a>
 8004176:	2e00      	cmp	r6, #0
 8004178:	dd29      	ble.n	80041ce <_svfprintf_r+0xc3a>
 800417a:	4f8f      	ldr	r7, [pc, #572]	; (80043b8 <_svfprintf_r+0xe24>)
 800417c:	f04f 0810 	mov.w	r8, #16
 8004180:	2e10      	cmp	r6, #16
 8004182:	dd15      	ble.n	80041b0 <_svfprintf_r+0xc1c>
 8004184:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004186:	e884 0180 	stmia.w	r4, {r7, r8}
 800418a:	3310      	adds	r3, #16
 800418c:	9321      	str	r3, [sp, #132]	; 0x84
 800418e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004190:	3301      	adds	r3, #1
 8004192:	2b07      	cmp	r3, #7
 8004194:	9320      	str	r3, [sp, #128]	; 0x80
 8004196:	dc01      	bgt.n	800419c <_svfprintf_r+0xc08>
 8004198:	3408      	adds	r4, #8
 800419a:	e007      	b.n	80041ac <_svfprintf_r+0xc18>
 800419c:	aa1f      	add	r2, sp, #124	; 0x7c
 800419e:	4659      	mov	r1, fp
 80041a0:	4648      	mov	r0, r9
 80041a2:	f001 fcfd 	bl	8005ba0 <__ssprint_r>
 80041a6:	2800      	cmp	r0, #0
 80041a8:	d16a      	bne.n	8004280 <_svfprintf_r+0xcec>
 80041aa:	ac2c      	add	r4, sp, #176	; 0xb0
 80041ac:	3e10      	subs	r6, #16
 80041ae:	e7e7      	b.n	8004180 <_svfprintf_r+0xbec>
 80041b0:	4b81      	ldr	r3, [pc, #516]	; (80043b8 <_svfprintf_r+0xe24>)
 80041b2:	e884 0048 	stmia.w	r4, {r3, r6}
 80041b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80041b8:	441e      	add	r6, r3
 80041ba:	9621      	str	r6, [sp, #132]	; 0x84
 80041bc:	e7cc      	b.n	8004158 <_svfprintf_r+0xbc4>
 80041be:	2301      	movs	r3, #1
 80041c0:	6063      	str	r3, [r4, #4]
 80041c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80041c4:	f8c4 8000 	str.w	r8, [r4]
 80041c8:	3301      	adds	r3, #1
 80041ca:	e7c4      	b.n	8004156 <_svfprintf_r+0xbc2>
 80041cc:	3408      	adds	r4, #8
 80041ce:	ab1b      	add	r3, sp, #108	; 0x6c
 80041d0:	6023      	str	r3, [r4, #0]
 80041d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80041d4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80041d6:	6063      	str	r3, [r4, #4]
 80041d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80041da:	4413      	add	r3, r2
 80041dc:	e5b3      	b.n	8003d46 <_svfprintf_r+0x7b2>
 80041de:	3408      	adds	r4, #8
 80041e0:	076b      	lsls	r3, r5, #29
 80041e2:	d40b      	bmi.n	80041fc <_svfprintf_r+0xc68>
 80041e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80041e6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80041e8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80041ea:	428a      	cmp	r2, r1
 80041ec:	bfac      	ite	ge
 80041ee:	189b      	addge	r3, r3, r2
 80041f0:	185b      	addlt	r3, r3, r1
 80041f2:	930e      	str	r3, [sp, #56]	; 0x38
 80041f4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d035      	beq.n	8004266 <_svfprintf_r+0xcd2>
 80041fa:	e02e      	b.n	800425a <_svfprintf_r+0xcc6>
 80041fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80041fe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004200:	1a9d      	subs	r5, r3, r2
 8004202:	2d00      	cmp	r5, #0
 8004204:	ddee      	ble.n	80041e4 <_svfprintf_r+0xc50>
 8004206:	2610      	movs	r6, #16
 8004208:	4b6c      	ldr	r3, [pc, #432]	; (80043bc <_svfprintf_r+0xe28>)
 800420a:	2d10      	cmp	r5, #16
 800420c:	6023      	str	r3, [r4, #0]
 800420e:	dd13      	ble.n	8004238 <_svfprintf_r+0xca4>
 8004210:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004212:	6066      	str	r6, [r4, #4]
 8004214:	3310      	adds	r3, #16
 8004216:	9321      	str	r3, [sp, #132]	; 0x84
 8004218:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800421a:	3301      	adds	r3, #1
 800421c:	2b07      	cmp	r3, #7
 800421e:	9320      	str	r3, [sp, #128]	; 0x80
 8004220:	dc01      	bgt.n	8004226 <_svfprintf_r+0xc92>
 8004222:	3408      	adds	r4, #8
 8004224:	e006      	b.n	8004234 <_svfprintf_r+0xca0>
 8004226:	aa1f      	add	r2, sp, #124	; 0x7c
 8004228:	4659      	mov	r1, fp
 800422a:	4648      	mov	r0, r9
 800422c:	f001 fcb8 	bl	8005ba0 <__ssprint_r>
 8004230:	bb30      	cbnz	r0, 8004280 <_svfprintf_r+0xcec>
 8004232:	ac2c      	add	r4, sp, #176	; 0xb0
 8004234:	3d10      	subs	r5, #16
 8004236:	e7e7      	b.n	8004208 <_svfprintf_r+0xc74>
 8004238:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800423a:	6065      	str	r5, [r4, #4]
 800423c:	441d      	add	r5, r3
 800423e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004240:	9521      	str	r5, [sp, #132]	; 0x84
 8004242:	3301      	adds	r3, #1
 8004244:	2b07      	cmp	r3, #7
 8004246:	9320      	str	r3, [sp, #128]	; 0x80
 8004248:	ddcc      	ble.n	80041e4 <_svfprintf_r+0xc50>
 800424a:	aa1f      	add	r2, sp, #124	; 0x7c
 800424c:	4659      	mov	r1, fp
 800424e:	4648      	mov	r0, r9
 8004250:	f001 fca6 	bl	8005ba0 <__ssprint_r>
 8004254:	2800      	cmp	r0, #0
 8004256:	d0c5      	beq.n	80041e4 <_svfprintf_r+0xc50>
 8004258:	e012      	b.n	8004280 <_svfprintf_r+0xcec>
 800425a:	aa1f      	add	r2, sp, #124	; 0x7c
 800425c:	4659      	mov	r1, fp
 800425e:	4648      	mov	r0, r9
 8004260:	f001 fc9e 	bl	8005ba0 <__ssprint_r>
 8004264:	b960      	cbnz	r0, 8004280 <_svfprintf_r+0xcec>
 8004266:	2300      	movs	r3, #0
 8004268:	9320      	str	r3, [sp, #128]	; 0x80
 800426a:	9f07      	ldr	r7, [sp, #28]
 800426c:	ac2c      	add	r4, sp, #176	; 0xb0
 800426e:	f7ff b9c5 	b.w	80035fc <_svfprintf_r+0x68>
 8004272:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004274:	b123      	cbz	r3, 8004280 <_svfprintf_r+0xcec>
 8004276:	aa1f      	add	r2, sp, #124	; 0x7c
 8004278:	4659      	mov	r1, fp
 800427a:	4648      	mov	r0, r9
 800427c:	f001 fc90 	bl	8005ba0 <__ssprint_r>
 8004280:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8004284:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004288:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800428a:	bf18      	it	ne
 800428c:	f04f 33ff 	movne.w	r3, #4294967295
 8004290:	4618      	mov	r0, r3
 8004292:	e130      	b.n	80044f6 <_svfprintf_r+0xf62>
 8004294:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004296:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004298:	980c      	ldr	r0, [sp, #48]	; 0x30
 800429a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800429c:	f7fc fbb2 	bl	8000a04 <__aeabi_dcmpun>
 80042a0:	b160      	cbz	r0, 80042bc <_svfprintf_r+0xd28>
 80042a2:	4b47      	ldr	r3, [pc, #284]	; (80043c0 <_svfprintf_r+0xe2c>)
 80042a4:	4a47      	ldr	r2, [pc, #284]	; (80043c4 <_svfprintf_r+0xe30>)
 80042a6:	9906      	ldr	r1, [sp, #24]
 80042a8:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 80042ac:	2947      	cmp	r1, #71	; 0x47
 80042ae:	bfcc      	ite	gt
 80042b0:	4690      	movgt	r8, r2
 80042b2:	4698      	movle	r8, r3
 80042b4:	f04f 0a03 	mov.w	sl, #3
 80042b8:	2600      	movs	r6, #0
 80042ba:	e449      	b.n	8003b50 <_svfprintf_r+0x5bc>
 80042bc:	f1ba 3fff 	cmp.w	sl, #4294967295
 80042c0:	d00a      	beq.n	80042d8 <_svfprintf_r+0xd44>
 80042c2:	9b06      	ldr	r3, [sp, #24]
 80042c4:	f023 0320 	bic.w	r3, r3, #32
 80042c8:	2b47      	cmp	r3, #71	; 0x47
 80042ca:	d107      	bne.n	80042dc <_svfprintf_r+0xd48>
 80042cc:	f1ba 0f00 	cmp.w	sl, #0
 80042d0:	bf08      	it	eq
 80042d2:	f04f 0a01 	moveq.w	sl, #1
 80042d6:	e001      	b.n	80042dc <_svfprintf_r+0xd48>
 80042d8:	f04f 0a06 	mov.w	sl, #6
 80042dc:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 80042e0:	9315      	str	r3, [sp, #84]	; 0x54
 80042e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80042e4:	1e1f      	subs	r7, r3, #0
 80042e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80042e8:	bfa8      	it	ge
 80042ea:	9710      	strge	r7, [sp, #64]	; 0x40
 80042ec:	930f      	str	r3, [sp, #60]	; 0x3c
 80042ee:	bfbd      	ittte	lt
 80042f0:	463b      	movlt	r3, r7
 80042f2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80042f6:	9310      	strlt	r3, [sp, #64]	; 0x40
 80042f8:	2300      	movge	r3, #0
 80042fa:	bfb8      	it	lt
 80042fc:	232d      	movlt	r3, #45	; 0x2d
 80042fe:	9314      	str	r3, [sp, #80]	; 0x50
 8004300:	9b06      	ldr	r3, [sp, #24]
 8004302:	f023 0720 	bic.w	r7, r3, #32
 8004306:	2f46      	cmp	r7, #70	; 0x46
 8004308:	d004      	beq.n	8004314 <_svfprintf_r+0xd80>
 800430a:	2f45      	cmp	r7, #69	; 0x45
 800430c:	d105      	bne.n	800431a <_svfprintf_r+0xd86>
 800430e:	f10a 0601 	add.w	r6, sl, #1
 8004312:	e003      	b.n	800431c <_svfprintf_r+0xd88>
 8004314:	4656      	mov	r6, sl
 8004316:	2303      	movs	r3, #3
 8004318:	e001      	b.n	800431e <_svfprintf_r+0xd8a>
 800431a:	4656      	mov	r6, sl
 800431c:	2302      	movs	r3, #2
 800431e:	aa1d      	add	r2, sp, #116	; 0x74
 8004320:	9204      	str	r2, [sp, #16]
 8004322:	aa1a      	add	r2, sp, #104	; 0x68
 8004324:	9203      	str	r2, [sp, #12]
 8004326:	aa19      	add	r2, sp, #100	; 0x64
 8004328:	9202      	str	r2, [sp, #8]
 800432a:	e88d 0048 	stmia.w	sp, {r3, r6}
 800432e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004330:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004332:	4648      	mov	r0, r9
 8004334:	f000 f974 	bl	8004620 <_dtoa_r>
 8004338:	2f47      	cmp	r7, #71	; 0x47
 800433a:	4680      	mov	r8, r0
 800433c:	d102      	bne.n	8004344 <_svfprintf_r+0xdb0>
 800433e:	07eb      	lsls	r3, r5, #31
 8004340:	f140 80cf 	bpl.w	80044e2 <_svfprintf_r+0xf4e>
 8004344:	eb08 0306 	add.w	r3, r8, r6
 8004348:	2f46      	cmp	r7, #70	; 0x46
 800434a:	9308      	str	r3, [sp, #32]
 800434c:	d111      	bne.n	8004372 <_svfprintf_r+0xdde>
 800434e:	f898 3000 	ldrb.w	r3, [r8]
 8004352:	2b30      	cmp	r3, #48	; 0x30
 8004354:	d109      	bne.n	800436a <_svfprintf_r+0xdd6>
 8004356:	2200      	movs	r2, #0
 8004358:	2300      	movs	r3, #0
 800435a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800435c:	9910      	ldr	r1, [sp, #64]	; 0x40
 800435e:	f7fc fb1f 	bl	80009a0 <__aeabi_dcmpeq>
 8004362:	b910      	cbnz	r0, 800436a <_svfprintf_r+0xdd6>
 8004364:	f1c6 0601 	rsb	r6, r6, #1
 8004368:	9619      	str	r6, [sp, #100]	; 0x64
 800436a:	9a08      	ldr	r2, [sp, #32]
 800436c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800436e:	441a      	add	r2, r3
 8004370:	9208      	str	r2, [sp, #32]
 8004372:	2200      	movs	r2, #0
 8004374:	2300      	movs	r3, #0
 8004376:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8004378:	9910      	ldr	r1, [sp, #64]	; 0x40
 800437a:	f7fc fb11 	bl	80009a0 <__aeabi_dcmpeq>
 800437e:	b908      	cbnz	r0, 8004384 <_svfprintf_r+0xdf0>
 8004380:	2230      	movs	r2, #48	; 0x30
 8004382:	e002      	b.n	800438a <_svfprintf_r+0xdf6>
 8004384:	9b08      	ldr	r3, [sp, #32]
 8004386:	931d      	str	r3, [sp, #116]	; 0x74
 8004388:	e007      	b.n	800439a <_svfprintf_r+0xe06>
 800438a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800438c:	9908      	ldr	r1, [sp, #32]
 800438e:	4299      	cmp	r1, r3
 8004390:	d903      	bls.n	800439a <_svfprintf_r+0xe06>
 8004392:	1c59      	adds	r1, r3, #1
 8004394:	911d      	str	r1, [sp, #116]	; 0x74
 8004396:	701a      	strb	r2, [r3, #0]
 8004398:	e7f7      	b.n	800438a <_svfprintf_r+0xdf6>
 800439a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800439c:	2f47      	cmp	r7, #71	; 0x47
 800439e:	ebc8 0303 	rsb	r3, r8, r3
 80043a2:	9308      	str	r3, [sp, #32]
 80043a4:	d110      	bne.n	80043c8 <_svfprintf_r+0xe34>
 80043a6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80043a8:	1cdf      	adds	r7, r3, #3
 80043aa:	db01      	blt.n	80043b0 <_svfprintf_r+0xe1c>
 80043ac:	459a      	cmp	sl, r3
 80043ae:	da6a      	bge.n	8004486 <_svfprintf_r+0xef2>
 80043b0:	9b06      	ldr	r3, [sp, #24]
 80043b2:	3b02      	subs	r3, #2
 80043b4:	9306      	str	r3, [sp, #24]
 80043b6:	e00a      	b.n	80043ce <_svfprintf_r+0xe3a>
 80043b8:	080067e0 	.word	0x080067e0
 80043bc:	08006824 	.word	0x08006824
 80043c0:	080067f8 	.word	0x080067f8
 80043c4:	080067fc 	.word	0x080067fc
 80043c8:	9b06      	ldr	r3, [sp, #24]
 80043ca:	2b65      	cmp	r3, #101	; 0x65
 80043cc:	dc44      	bgt.n	8004458 <_svfprintf_r+0xec4>
 80043ce:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80043d0:	f89d 2018 	ldrb.w	r2, [sp, #24]
 80043d4:	3b01      	subs	r3, #1
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	9319      	str	r3, [sp, #100]	; 0x64
 80043da:	bfb8      	it	lt
 80043dc:	425b      	neglt	r3, r3
 80043de:	f88d 206c 	strb.w	r2, [sp, #108]	; 0x6c
 80043e2:	bfb4      	ite	lt
 80043e4:	222d      	movlt	r2, #45	; 0x2d
 80043e6:	222b      	movge	r2, #43	; 0x2b
 80043e8:	2b09      	cmp	r3, #9
 80043ea:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 80043ee:	dd1d      	ble.n	800442c <_svfprintf_r+0xe98>
 80043f0:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 80043f4:	200a      	movs	r0, #10
 80043f6:	fb93 f1f0 	sdiv	r1, r3, r0
 80043fa:	fb00 3311 	mls	r3, r0, r1, r3
 80043fe:	2909      	cmp	r1, #9
 8004400:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8004404:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8004408:	460b      	mov	r3, r1
 800440a:	dcf4      	bgt.n	80043f6 <_svfprintf_r+0xe62>
 800440c:	3330      	adds	r3, #48	; 0x30
 800440e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004412:	1e51      	subs	r1, r2, #1
 8004414:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8004418:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 800441c:	4281      	cmp	r1, r0
 800441e:	461a      	mov	r2, r3
 8004420:	d20b      	bcs.n	800443a <_svfprintf_r+0xea6>
 8004422:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004426:	f803 2b01 	strb.w	r2, [r3], #1
 800442a:	e7f7      	b.n	800441c <_svfprintf_r+0xe88>
 800442c:	2230      	movs	r2, #48	; 0x30
 800442e:	4413      	add	r3, r2
 8004430:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8004434:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8004438:	aa1c      	add	r2, sp, #112	; 0x70
 800443a:	ab1b      	add	r3, sp, #108	; 0x6c
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	9a08      	ldr	r2, [sp, #32]
 8004440:	9312      	str	r3, [sp, #72]	; 0x48
 8004442:	2a01      	cmp	r2, #1
 8004444:	eb03 0a02 	add.w	sl, r3, r2
 8004448:	dc02      	bgt.n	8004450 <_svfprintf_r+0xebc>
 800444a:	f015 0701 	ands.w	r7, r5, #1
 800444e:	d032      	beq.n	80044b6 <_svfprintf_r+0xf22>
 8004450:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004452:	2700      	movs	r7, #0
 8004454:	449a      	add	sl, r3
 8004456:	e02e      	b.n	80044b6 <_svfprintf_r+0xf22>
 8004458:	9b06      	ldr	r3, [sp, #24]
 800445a:	2b66      	cmp	r3, #102	; 0x66
 800445c:	d113      	bne.n	8004486 <_svfprintf_r+0xef2>
 800445e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004460:	2b00      	cmp	r3, #0
 8004462:	dd07      	ble.n	8004474 <_svfprintf_r+0xee0>
 8004464:	f1ba 0f00 	cmp.w	sl, #0
 8004468:	d101      	bne.n	800446e <_svfprintf_r+0xeda>
 800446a:	07ee      	lsls	r6, r5, #31
 800446c:	d521      	bpl.n	80044b2 <_svfprintf_r+0xf1e>
 800446e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004470:	4413      	add	r3, r2
 8004472:	e006      	b.n	8004482 <_svfprintf_r+0xeee>
 8004474:	f1ba 0f00 	cmp.w	sl, #0
 8004478:	d101      	bne.n	800447e <_svfprintf_r+0xeea>
 800447a:	07ed      	lsls	r5, r5, #31
 800447c:	d514      	bpl.n	80044a8 <_svfprintf_r+0xf14>
 800447e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004480:	3301      	adds	r3, #1
 8004482:	4453      	add	r3, sl
 8004484:	e015      	b.n	80044b2 <_svfprintf_r+0xf1e>
 8004486:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004488:	9a08      	ldr	r2, [sp, #32]
 800448a:	4293      	cmp	r3, r2
 800448c:	db03      	blt.n	8004496 <_svfprintf_r+0xf02>
 800448e:	07e8      	lsls	r0, r5, #31
 8004490:	d50d      	bpl.n	80044ae <_svfprintf_r+0xf1a>
 8004492:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004494:	e006      	b.n	80044a4 <_svfprintf_r+0xf10>
 8004496:	9a08      	ldr	r2, [sp, #32]
 8004498:	990a      	ldr	r1, [sp, #40]	; 0x28
 800449a:	2b00      	cmp	r3, #0
 800449c:	440a      	add	r2, r1
 800449e:	dc05      	bgt.n	80044ac <_svfprintf_r+0xf18>
 80044a0:	f1c3 0301 	rsb	r3, r3, #1
 80044a4:	4413      	add	r3, r2
 80044a6:	e002      	b.n	80044ae <_svfprintf_r+0xf1a>
 80044a8:	2301      	movs	r3, #1
 80044aa:	e002      	b.n	80044b2 <_svfprintf_r+0xf1e>
 80044ac:	4613      	mov	r3, r2
 80044ae:	2267      	movs	r2, #103	; 0x67
 80044b0:	9206      	str	r2, [sp, #24]
 80044b2:	469a      	mov	sl, r3
 80044b4:	9f19      	ldr	r7, [sp, #100]	; 0x64
 80044b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80044b8:	b113      	cbz	r3, 80044c0 <_svfprintf_r+0xf2c>
 80044ba:	232d      	movs	r3, #45	; 0x2d
 80044bc:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80044c0:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80044c2:	2600      	movs	r6, #0
 80044c4:	f7ff bb45 	b.w	8003b52 <_svfprintf_r+0x5be>
 80044c8:	2200      	movs	r2, #0
 80044ca:	2300      	movs	r3, #0
 80044cc:	980c      	ldr	r0, [sp, #48]	; 0x30
 80044ce:	990d      	ldr	r1, [sp, #52]	; 0x34
 80044d0:	f7fc fa70 	bl	80009b4 <__aeabi_dcmplt>
 80044d4:	b110      	cbz	r0, 80044dc <_svfprintf_r+0xf48>
 80044d6:	232d      	movs	r3, #45	; 0x2d
 80044d8:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80044dc:	4b07      	ldr	r3, [pc, #28]	; (80044fc <_svfprintf_r+0xf68>)
 80044de:	4a08      	ldr	r2, [pc, #32]	; (8004500 <_svfprintf_r+0xf6c>)
 80044e0:	e6e1      	b.n	80042a6 <_svfprintf_r+0xd12>
 80044e2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80044e4:	1a1b      	subs	r3, r3, r0
 80044e6:	9308      	str	r3, [sp, #32]
 80044e8:	e75d      	b.n	80043a6 <_svfprintf_r+0xe12>
 80044ea:	ea56 0207 	orrs.w	r2, r6, r7
 80044ee:	f47f aaa9 	bne.w	8003a44 <_svfprintf_r+0x4b0>
 80044f2:	f7ff baae 	b.w	8003a52 <_svfprintf_r+0x4be>
 80044f6:	b03d      	add	sp, #244	; 0xf4
 80044f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044fc:	080067f0 	.word	0x080067f0
 8004500:	080067f4 	.word	0x080067f4

08004504 <quorem>:
 8004504:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004508:	6903      	ldr	r3, [r0, #16]
 800450a:	690c      	ldr	r4, [r1, #16]
 800450c:	4680      	mov	r8, r0
 800450e:	429c      	cmp	r4, r3
 8004510:	dc7f      	bgt.n	8004612 <quorem+0x10e>
 8004512:	3c01      	subs	r4, #1
 8004514:	f101 0714 	add.w	r7, r1, #20
 8004518:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800451c:	f100 0614 	add.w	r6, r0, #20
 8004520:	eb06 030e 	add.w	r3, r6, lr
 8004524:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004528:	9301      	str	r3, [sp, #4]
 800452a:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
 800452e:	3501      	adds	r5, #1
 8004530:	fbb3 f5f5 	udiv	r5, r3, r5
 8004534:	eb07 090e 	add.w	r9, r7, lr
 8004538:	b3c5      	cbz	r5, 80045ac <quorem+0xa8>
 800453a:	f04f 0a00 	mov.w	sl, #0
 800453e:	4638      	mov	r0, r7
 8004540:	46b4      	mov	ip, r6
 8004542:	46d3      	mov	fp, sl
 8004544:	f850 3b04 	ldr.w	r3, [r0], #4
 8004548:	b29a      	uxth	r2, r3
 800454a:	fb05 a202 	mla	r2, r5, r2, sl
 800454e:	0c1b      	lsrs	r3, r3, #16
 8004550:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8004554:	fb05 a303 	mla	r3, r5, r3, sl
 8004558:	b292      	uxth	r2, r2
 800455a:	ebc2 0b0b 	rsb	fp, r2, fp
 800455e:	f8bc 2000 	ldrh.w	r2, [ip]
 8004562:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004566:	445a      	add	r2, fp
 8004568:	fa1f fb83 	uxth.w	fp, r3
 800456c:	f8dc 3000 	ldr.w	r3, [ip]
 8004570:	4581      	cmp	r9, r0
 8004572:	ebcb 4313 	rsb	r3, fp, r3, lsr #16
 8004576:	eb03 4322 	add.w	r3, r3, r2, asr #16
 800457a:	b292      	uxth	r2, r2
 800457c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004580:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004584:	f84c 2b04 	str.w	r2, [ip], #4
 8004588:	d2dc      	bcs.n	8004544 <quorem+0x40>
 800458a:	f856 300e 	ldr.w	r3, [r6, lr]
 800458e:	b96b      	cbnz	r3, 80045ac <quorem+0xa8>
 8004590:	9b01      	ldr	r3, [sp, #4]
 8004592:	3b04      	subs	r3, #4
 8004594:	429e      	cmp	r6, r3
 8004596:	461a      	mov	r2, r3
 8004598:	d302      	bcc.n	80045a0 <quorem+0x9c>
 800459a:	f8c8 4010 	str.w	r4, [r8, #16]
 800459e:	e005      	b.n	80045ac <quorem+0xa8>
 80045a0:	6812      	ldr	r2, [r2, #0]
 80045a2:	3b04      	subs	r3, #4
 80045a4:	2a00      	cmp	r2, #0
 80045a6:	d1f8      	bne.n	800459a <quorem+0x96>
 80045a8:	3c01      	subs	r4, #1
 80045aa:	e7f3      	b.n	8004594 <quorem+0x90>
 80045ac:	4640      	mov	r0, r8
 80045ae:	f001 fa1e 	bl	80059ee <__mcmp>
 80045b2:	2800      	cmp	r0, #0
 80045b4:	db2b      	blt.n	800460e <quorem+0x10a>
 80045b6:	4630      	mov	r0, r6
 80045b8:	3501      	adds	r5, #1
 80045ba:	f04f 0e00 	mov.w	lr, #0
 80045be:	f857 2b04 	ldr.w	r2, [r7], #4
 80045c2:	6803      	ldr	r3, [r0, #0]
 80045c4:	b291      	uxth	r1, r2
 80045c6:	ebc1 0e0e 	rsb	lr, r1, lr
 80045ca:	0c12      	lsrs	r2, r2, #16
 80045cc:	b299      	uxth	r1, r3
 80045ce:	4471      	add	r1, lr
 80045d0:	ebc2 4313 	rsb	r3, r2, r3, lsr #16
 80045d4:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80045d8:	b289      	uxth	r1, r1
 80045da:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80045de:	45b9      	cmp	r9, r7
 80045e0:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80045e4:	f840 3b04 	str.w	r3, [r0], #4
 80045e8:	d2e9      	bcs.n	80045be <quorem+0xba>
 80045ea:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80045ee:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80045f2:	b962      	cbnz	r2, 800460e <quorem+0x10a>
 80045f4:	3b04      	subs	r3, #4
 80045f6:	429e      	cmp	r6, r3
 80045f8:	461a      	mov	r2, r3
 80045fa:	d302      	bcc.n	8004602 <quorem+0xfe>
 80045fc:	f8c8 4010 	str.w	r4, [r8, #16]
 8004600:	e005      	b.n	800460e <quorem+0x10a>
 8004602:	6812      	ldr	r2, [r2, #0]
 8004604:	3b04      	subs	r3, #4
 8004606:	2a00      	cmp	r2, #0
 8004608:	d1f8      	bne.n	80045fc <quorem+0xf8>
 800460a:	3c01      	subs	r4, #1
 800460c:	e7f3      	b.n	80045f6 <quorem+0xf2>
 800460e:	4628      	mov	r0, r5
 8004610:	e000      	b.n	8004614 <quorem+0x110>
 8004612:	2000      	movs	r0, #0
 8004614:	b003      	add	sp, #12
 8004616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800461a:	0000      	movs	r0, r0
 800461c:	0000      	movs	r0, r0
	...

08004620 <_dtoa_r>:
 8004620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004624:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004626:	b095      	sub	sp, #84	; 0x54
 8004628:	4682      	mov	sl, r0
 800462a:	9c21      	ldr	r4, [sp, #132]	; 0x84
 800462c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004630:	b945      	cbnz	r5, 8004644 <_dtoa_r+0x24>
 8004632:	2010      	movs	r0, #16
 8004634:	f000 fd90 	bl	8005158 <malloc>
 8004638:	f8ca 0024 	str.w	r0, [sl, #36]	; 0x24
 800463c:	6045      	str	r5, [r0, #4]
 800463e:	6085      	str	r5, [r0, #8]
 8004640:	6005      	str	r5, [r0, #0]
 8004642:	60c5      	str	r5, [r0, #12]
 8004644:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8004648:	6819      	ldr	r1, [r3, #0]
 800464a:	b159      	cbz	r1, 8004664 <_dtoa_r+0x44>
 800464c:	685a      	ldr	r2, [r3, #4]
 800464e:	2301      	movs	r3, #1
 8004650:	4093      	lsls	r3, r2
 8004652:	604a      	str	r2, [r1, #4]
 8004654:	608b      	str	r3, [r1, #8]
 8004656:	4650      	mov	r0, sl
 8004658:	f000 fff2 	bl	8005640 <_Bfree>
 800465c:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8004660:	2200      	movs	r2, #0
 8004662:	601a      	str	r2, [r3, #0]
 8004664:	9b03      	ldr	r3, [sp, #12]
 8004666:	4aa0      	ldr	r2, [pc, #640]	; (80048e8 <_dtoa_r+0x2c8>)
 8004668:	2b00      	cmp	r3, #0
 800466a:	bfbd      	ittte	lt
 800466c:	2301      	movlt	r3, #1
 800466e:	6023      	strlt	r3, [r4, #0]
 8004670:	9b03      	ldrlt	r3, [sp, #12]
 8004672:	2300      	movge	r3, #0
 8004674:	bfbc      	itt	lt
 8004676:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800467a:	9303      	strlt	r3, [sp, #12]
 800467c:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004680:	bfa8      	it	ge
 8004682:	6023      	strge	r3, [r4, #0]
 8004684:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8004688:	0d1b      	lsrs	r3, r3, #20
 800468a:	051b      	lsls	r3, r3, #20
 800468c:	4293      	cmp	r3, r2
 800468e:	d11d      	bne.n	80046cc <_dtoa_r+0xac>
 8004690:	f242 730f 	movw	r3, #9999	; 0x270f
 8004694:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004696:	6013      	str	r3, [r2, #0]
 8004698:	9b02      	ldr	r3, [sp, #8]
 800469a:	b943      	cbnz	r3, 80046ae <_dtoa_r+0x8e>
 800469c:	4a93      	ldr	r2, [pc, #588]	; (80048ec <_dtoa_r+0x2cc>)
 800469e:	4b94      	ldr	r3, [pc, #592]	; (80048f0 <_dtoa_r+0x2d0>)
 80046a0:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80046a4:	2800      	cmp	r0, #0
 80046a6:	bf14      	ite	ne
 80046a8:	4618      	movne	r0, r3
 80046aa:	4610      	moveq	r0, r2
 80046ac:	e000      	b.n	80046b0 <_dtoa_r+0x90>
 80046ae:	4890      	ldr	r0, [pc, #576]	; (80048f0 <_dtoa_r+0x2d0>)
 80046b0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	f000 8546 	beq.w	8005144 <_dtoa_r+0xb24>
 80046b8:	78c3      	ldrb	r3, [r0, #3]
 80046ba:	b113      	cbz	r3, 80046c2 <_dtoa_r+0xa2>
 80046bc:	f100 0308 	add.w	r3, r0, #8
 80046c0:	e000      	b.n	80046c4 <_dtoa_r+0xa4>
 80046c2:	1cc3      	adds	r3, r0, #3
 80046c4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80046c6:	6013      	str	r3, [r2, #0]
 80046c8:	f000 bd3c 	b.w	8005144 <_dtoa_r+0xb24>
 80046cc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80046d0:	2200      	movs	r2, #0
 80046d2:	2300      	movs	r3, #0
 80046d4:	4620      	mov	r0, r4
 80046d6:	4629      	mov	r1, r5
 80046d8:	f7fc f962 	bl	80009a0 <__aeabi_dcmpeq>
 80046dc:	4607      	mov	r7, r0
 80046de:	b158      	cbz	r0, 80046f8 <_dtoa_r+0xd8>
 80046e0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80046e2:	2301      	movs	r3, #1
 80046e4:	6013      	str	r3, [r2, #0]
 80046e6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	f000 851e 	beq.w	800512a <_dtoa_r+0xb0a>
 80046ee:	4881      	ldr	r0, [pc, #516]	; (80048f4 <_dtoa_r+0x2d4>)
 80046f0:	6018      	str	r0, [r3, #0]
 80046f2:	3801      	subs	r0, #1
 80046f4:	f000 bd26 	b.w	8005144 <_dtoa_r+0xb24>
 80046f8:	ab12      	add	r3, sp, #72	; 0x48
 80046fa:	9301      	str	r3, [sp, #4]
 80046fc:	ab13      	add	r3, sp, #76	; 0x4c
 80046fe:	9300      	str	r3, [sp, #0]
 8004700:	4622      	mov	r2, r4
 8004702:	462b      	mov	r3, r5
 8004704:	4650      	mov	r0, sl
 8004706:	f001 f9ed 	bl	8005ae4 <__d2b>
 800470a:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800470e:	9004      	str	r0, [sp, #16]
 8004710:	b156      	cbz	r6, 8004728 <_dtoa_r+0x108>
 8004712:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8004716:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800471a:	4620      	mov	r0, r4
 800471c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8004720:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8004724:	9711      	str	r7, [sp, #68]	; 0x44
 8004726:	e01d      	b.n	8004764 <_dtoa_r+0x144>
 8004728:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800472a:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800472c:	441e      	add	r6, r3
 800472e:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8004732:	2b20      	cmp	r3, #32
 8004734:	dd0a      	ble.n	800474c <_dtoa_r+0x12c>
 8004736:	9a02      	ldr	r2, [sp, #8]
 8004738:	f206 4012 	addw	r0, r6, #1042	; 0x412
 800473c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8004740:	fa22 f000 	lsr.w	r0, r2, r0
 8004744:	fa08 f303 	lsl.w	r3, r8, r3
 8004748:	4318      	orrs	r0, r3
 800474a:	e004      	b.n	8004756 <_dtoa_r+0x136>
 800474c:	f1c3 0020 	rsb	r0, r3, #32
 8004750:	9b02      	ldr	r3, [sp, #8]
 8004752:	fa03 f000 	lsl.w	r0, r3, r0
 8004756:	f7fb fe45 	bl	80003e4 <__aeabi_ui2d>
 800475a:	2301      	movs	r3, #1
 800475c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8004760:	3e01      	subs	r6, #1
 8004762:	9311      	str	r3, [sp, #68]	; 0x44
 8004764:	2200      	movs	r2, #0
 8004766:	4b64      	ldr	r3, [pc, #400]	; (80048f8 <_dtoa_r+0x2d8>)
 8004768:	f7fb fcfe 	bl	8000168 <__aeabi_dsub>
 800476c:	a358      	add	r3, pc, #352	; (adr r3, 80048d0 <_dtoa_r+0x2b0>)
 800476e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004772:	f7fb fead 	bl	80004d0 <__aeabi_dmul>
 8004776:	a358      	add	r3, pc, #352	; (adr r3, 80048d8 <_dtoa_r+0x2b8>)
 8004778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800477c:	f7fb fcf6 	bl	800016c <__adddf3>
 8004780:	4604      	mov	r4, r0
 8004782:	4630      	mov	r0, r6
 8004784:	460d      	mov	r5, r1
 8004786:	f7fb fe3d 	bl	8000404 <__aeabi_i2d>
 800478a:	a355      	add	r3, pc, #340	; (adr r3, 80048e0 <_dtoa_r+0x2c0>)
 800478c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004790:	f7fb fe9e 	bl	80004d0 <__aeabi_dmul>
 8004794:	4602      	mov	r2, r0
 8004796:	460b      	mov	r3, r1
 8004798:	4620      	mov	r0, r4
 800479a:	4629      	mov	r1, r5
 800479c:	f7fb fce6 	bl	800016c <__adddf3>
 80047a0:	4604      	mov	r4, r0
 80047a2:	460d      	mov	r5, r1
 80047a4:	f7fc f944 	bl	8000a30 <__aeabi_d2iz>
 80047a8:	2200      	movs	r2, #0
 80047aa:	4683      	mov	fp, r0
 80047ac:	2300      	movs	r3, #0
 80047ae:	4620      	mov	r0, r4
 80047b0:	4629      	mov	r1, r5
 80047b2:	f7fc f8ff 	bl	80009b4 <__aeabi_dcmplt>
 80047b6:	b158      	cbz	r0, 80047d0 <_dtoa_r+0x1b0>
 80047b8:	4658      	mov	r0, fp
 80047ba:	f7fb fe23 	bl	8000404 <__aeabi_i2d>
 80047be:	4602      	mov	r2, r0
 80047c0:	460b      	mov	r3, r1
 80047c2:	4620      	mov	r0, r4
 80047c4:	4629      	mov	r1, r5
 80047c6:	f7fc f8eb 	bl	80009a0 <__aeabi_dcmpeq>
 80047ca:	b908      	cbnz	r0, 80047d0 <_dtoa_r+0x1b0>
 80047cc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80047d0:	f1bb 0f16 	cmp.w	fp, #22
 80047d4:	d80d      	bhi.n	80047f2 <_dtoa_r+0x1d2>
 80047d6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80047da:	4948      	ldr	r1, [pc, #288]	; (80048fc <_dtoa_r+0x2dc>)
 80047dc:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 80047e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80047e4:	f7fc f904 	bl	80009f0 <__aeabi_dcmpgt>
 80047e8:	b130      	cbz	r0, 80047f8 <_dtoa_r+0x1d8>
 80047ea:	f10b 3bff 	add.w	fp, fp, #4294967295
 80047ee:	2300      	movs	r3, #0
 80047f0:	e000      	b.n	80047f4 <_dtoa_r+0x1d4>
 80047f2:	2301      	movs	r3, #1
 80047f4:	9310      	str	r3, [sp, #64]	; 0x40
 80047f6:	e000      	b.n	80047fa <_dtoa_r+0x1da>
 80047f8:	9010      	str	r0, [sp, #64]	; 0x40
 80047fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80047fc:	1b9e      	subs	r6, r3, r6
 80047fe:	1e73      	subs	r3, r6, #1
 8004800:	9307      	str	r3, [sp, #28]
 8004802:	bf43      	ittte	mi
 8004804:	f1c3 0800 	rsbmi	r8, r3, #0
 8004808:	2300      	movmi	r3, #0
 800480a:	9307      	strmi	r3, [sp, #28]
 800480c:	f04f 0800 	movpl.w	r8, #0
 8004810:	f1bb 0f00 	cmp.w	fp, #0
 8004814:	db06      	blt.n	8004824 <_dtoa_r+0x204>
 8004816:	9b07      	ldr	r3, [sp, #28]
 8004818:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800481c:	445b      	add	r3, fp
 800481e:	9307      	str	r3, [sp, #28]
 8004820:	2700      	movs	r7, #0
 8004822:	e005      	b.n	8004830 <_dtoa_r+0x210>
 8004824:	2300      	movs	r3, #0
 8004826:	ebcb 0808 	rsb	r8, fp, r8
 800482a:	f1cb 0700 	rsb	r7, fp, #0
 800482e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004830:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004832:	2b09      	cmp	r3, #9
 8004834:	d828      	bhi.n	8004888 <_dtoa_r+0x268>
 8004836:	2b05      	cmp	r3, #5
 8004838:	bfc4      	itt	gt
 800483a:	3b04      	subgt	r3, #4
 800483c:	931e      	strgt	r3, [sp, #120]	; 0x78
 800483e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004840:	bfc8      	it	gt
 8004842:	2500      	movgt	r5, #0
 8004844:	f1a3 0302 	sub.w	r3, r3, #2
 8004848:	bfd8      	it	le
 800484a:	2501      	movle	r5, #1
 800484c:	2b03      	cmp	r3, #3
 800484e:	d820      	bhi.n	8004892 <_dtoa_r+0x272>
 8004850:	e8df f003 	tbb	[pc, r3]
 8004854:	04020e06 	.word	0x04020e06
 8004858:	2301      	movs	r3, #1
 800485a:	e002      	b.n	8004862 <_dtoa_r+0x242>
 800485c:	2301      	movs	r3, #1
 800485e:	e008      	b.n	8004872 <_dtoa_r+0x252>
 8004860:	2300      	movs	r3, #0
 8004862:	930a      	str	r3, [sp, #40]	; 0x28
 8004864:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004866:	2b00      	cmp	r3, #0
 8004868:	dd1d      	ble.n	80048a6 <_dtoa_r+0x286>
 800486a:	4699      	mov	r9, r3
 800486c:	9305      	str	r3, [sp, #20]
 800486e:	e021      	b.n	80048b4 <_dtoa_r+0x294>
 8004870:	2300      	movs	r3, #0
 8004872:	930a      	str	r3, [sp, #40]	; 0x28
 8004874:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004876:	eb0b 0903 	add.w	r9, fp, r3
 800487a:	f109 0301 	add.w	r3, r9, #1
 800487e:	2b01      	cmp	r3, #1
 8004880:	9305      	str	r3, [sp, #20]
 8004882:	bfb8      	it	lt
 8004884:	2301      	movlt	r3, #1
 8004886:	e015      	b.n	80048b4 <_dtoa_r+0x294>
 8004888:	2501      	movs	r5, #1
 800488a:	2300      	movs	r3, #0
 800488c:	931e      	str	r3, [sp, #120]	; 0x78
 800488e:	950a      	str	r5, [sp, #40]	; 0x28
 8004890:	e001      	b.n	8004896 <_dtoa_r+0x276>
 8004892:	2301      	movs	r3, #1
 8004894:	930a      	str	r3, [sp, #40]	; 0x28
 8004896:	f04f 39ff 	mov.w	r9, #4294967295
 800489a:	2200      	movs	r2, #0
 800489c:	f8cd 9014 	str.w	r9, [sp, #20]
 80048a0:	2312      	movs	r3, #18
 80048a2:	921f      	str	r2, [sp, #124]	; 0x7c
 80048a4:	e006      	b.n	80048b4 <_dtoa_r+0x294>
 80048a6:	f04f 0901 	mov.w	r9, #1
 80048aa:	464b      	mov	r3, r9
 80048ac:	f8cd 9014 	str.w	r9, [sp, #20]
 80048b0:	f8cd 907c 	str.w	r9, [sp, #124]	; 0x7c
 80048b4:	f8da 4024 	ldr.w	r4, [sl, #36]	; 0x24
 80048b8:	2200      	movs	r2, #0
 80048ba:	6062      	str	r2, [r4, #4]
 80048bc:	2104      	movs	r1, #4
 80048be:	f101 0214 	add.w	r2, r1, #20
 80048c2:	429a      	cmp	r2, r3
 80048c4:	d81c      	bhi.n	8004900 <_dtoa_r+0x2e0>
 80048c6:	6862      	ldr	r2, [r4, #4]
 80048c8:	0049      	lsls	r1, r1, #1
 80048ca:	3201      	adds	r2, #1
 80048cc:	6062      	str	r2, [r4, #4]
 80048ce:	e7f6      	b.n	80048be <_dtoa_r+0x29e>
 80048d0:	636f4361 	.word	0x636f4361
 80048d4:	3fd287a7 	.word	0x3fd287a7
 80048d8:	8b60c8b3 	.word	0x8b60c8b3
 80048dc:	3fc68a28 	.word	0x3fc68a28
 80048e0:	509f79fb 	.word	0x509f79fb
 80048e4:	3fd34413 	.word	0x3fd34413
 80048e8:	7ff00000 	.word	0x7ff00000
 80048ec:	08006834 	.word	0x08006834
 80048f0:	0800683d 	.word	0x0800683d
 80048f4:	08006823 	.word	0x08006823
 80048f8:	3ff80000 	.word	0x3ff80000
 80048fc:	08006850 	.word	0x08006850
 8004900:	6861      	ldr	r1, [r4, #4]
 8004902:	4650      	mov	r0, sl
 8004904:	f000 fe67 	bl	80055d6 <_Balloc>
 8004908:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 800490c:	6020      	str	r0, [r4, #0]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	9306      	str	r3, [sp, #24]
 8004912:	9b05      	ldr	r3, [sp, #20]
 8004914:	2b0e      	cmp	r3, #14
 8004916:	f200 815b 	bhi.w	8004bd0 <_dtoa_r+0x5b0>
 800491a:	2d00      	cmp	r5, #0
 800491c:	f000 8158 	beq.w	8004bd0 <_dtoa_r+0x5b0>
 8004920:	e9dd 3402 	ldrd	r3, r4, [sp, #8]
 8004924:	f1bb 0f00 	cmp.w	fp, #0
 8004928:	e9cd 340e 	strd	r3, r4, [sp, #56]	; 0x38
 800492c:	dd30      	ble.n	8004990 <_dtoa_r+0x370>
 800492e:	4a9f      	ldr	r2, [pc, #636]	; (8004bac <_dtoa_r+0x58c>)
 8004930:	f00b 030f 	and.w	r3, fp, #15
 8004934:	ea4f 152b 	mov.w	r5, fp, asr #4
 8004938:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800493c:	06e8      	lsls	r0, r5, #27
 800493e:	cb18      	ldmia	r3, {r3, r4}
 8004940:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8004944:	d50c      	bpl.n	8004960 <_dtoa_r+0x340>
 8004946:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800494a:	4b99      	ldr	r3, [pc, #612]	; (8004bb0 <_dtoa_r+0x590>)
 800494c:	f005 050f 	and.w	r5, r5, #15
 8004950:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004954:	f7fb fee6 	bl	8000724 <__aeabi_ddiv>
 8004958:	2403      	movs	r4, #3
 800495a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800495e:	e000      	b.n	8004962 <_dtoa_r+0x342>
 8004960:	2402      	movs	r4, #2
 8004962:	4e93      	ldr	r6, [pc, #588]	; (8004bb0 <_dtoa_r+0x590>)
 8004964:	b16d      	cbz	r5, 8004982 <_dtoa_r+0x362>
 8004966:	07e9      	lsls	r1, r5, #31
 8004968:	d508      	bpl.n	800497c <_dtoa_r+0x35c>
 800496a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800496e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004972:	f7fb fdad 	bl	80004d0 <__aeabi_dmul>
 8004976:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800497a:	3401      	adds	r4, #1
 800497c:	106d      	asrs	r5, r5, #1
 800497e:	3608      	adds	r6, #8
 8004980:	e7f0      	b.n	8004964 <_dtoa_r+0x344>
 8004982:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004986:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800498a:	f7fb fecb 	bl	8000724 <__aeabi_ddiv>
 800498e:	e020      	b.n	80049d2 <_dtoa_r+0x3b2>
 8004990:	f1cb 0500 	rsb	r5, fp, #0
 8004994:	b305      	cbz	r5, 80049d8 <_dtoa_r+0x3b8>
 8004996:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800499a:	4b84      	ldr	r3, [pc, #528]	; (8004bac <_dtoa_r+0x58c>)
 800499c:	f005 020f 	and.w	r2, r5, #15
 80049a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80049a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049a8:	f7fb fd92 	bl	80004d0 <__aeabi_dmul>
 80049ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80049b0:	4e7f      	ldr	r6, [pc, #508]	; (8004bb0 <_dtoa_r+0x590>)
 80049b2:	112d      	asrs	r5, r5, #4
 80049b4:	2300      	movs	r3, #0
 80049b6:	2402      	movs	r4, #2
 80049b8:	b155      	cbz	r5, 80049d0 <_dtoa_r+0x3b0>
 80049ba:	07ea      	lsls	r2, r5, #31
 80049bc:	d505      	bpl.n	80049ca <_dtoa_r+0x3aa>
 80049be:	e9d6 2300 	ldrd	r2, r3, [r6]
 80049c2:	f7fb fd85 	bl	80004d0 <__aeabi_dmul>
 80049c6:	3401      	adds	r4, #1
 80049c8:	2301      	movs	r3, #1
 80049ca:	106d      	asrs	r5, r5, #1
 80049cc:	3608      	adds	r6, #8
 80049ce:	e7f3      	b.n	80049b8 <_dtoa_r+0x398>
 80049d0:	b11b      	cbz	r3, 80049da <_dtoa_r+0x3ba>
 80049d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80049d6:	e000      	b.n	80049da <_dtoa_r+0x3ba>
 80049d8:	2402      	movs	r4, #2
 80049da:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80049dc:	b1e3      	cbz	r3, 8004a18 <_dtoa_r+0x3f8>
 80049de:	e9dd 5602 	ldrd	r5, r6, [sp, #8]
 80049e2:	2200      	movs	r2, #0
 80049e4:	4b73      	ldr	r3, [pc, #460]	; (8004bb4 <_dtoa_r+0x594>)
 80049e6:	4628      	mov	r0, r5
 80049e8:	4631      	mov	r1, r6
 80049ea:	f7fb ffe3 	bl	80009b4 <__aeabi_dcmplt>
 80049ee:	b198      	cbz	r0, 8004a18 <_dtoa_r+0x3f8>
 80049f0:	9b05      	ldr	r3, [sp, #20]
 80049f2:	b18b      	cbz	r3, 8004a18 <_dtoa_r+0x3f8>
 80049f4:	f1b9 0f00 	cmp.w	r9, #0
 80049f8:	f340 80e6 	ble.w	8004bc8 <_dtoa_r+0x5a8>
 80049fc:	f10b 33ff 	add.w	r3, fp, #4294967295
 8004a00:	9308      	str	r3, [sp, #32]
 8004a02:	4631      	mov	r1, r6
 8004a04:	2200      	movs	r2, #0
 8004a06:	4b6c      	ldr	r3, [pc, #432]	; (8004bb8 <_dtoa_r+0x598>)
 8004a08:	4628      	mov	r0, r5
 8004a0a:	f7fb fd61 	bl	80004d0 <__aeabi_dmul>
 8004a0e:	3401      	adds	r4, #1
 8004a10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004a14:	464e      	mov	r6, r9
 8004a16:	e002      	b.n	8004a1e <_dtoa_r+0x3fe>
 8004a18:	9e05      	ldr	r6, [sp, #20]
 8004a1a:	f8cd b020 	str.w	fp, [sp, #32]
 8004a1e:	4620      	mov	r0, r4
 8004a20:	f7fb fcf0 	bl	8000404 <__aeabi_i2d>
 8004a24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004a28:	f7fb fd52 	bl	80004d0 <__aeabi_dmul>
 8004a2c:	4b63      	ldr	r3, [pc, #396]	; (8004bbc <_dtoa_r+0x59c>)
 8004a2e:	2200      	movs	r2, #0
 8004a30:	f7fb fb9c 	bl	800016c <__adddf3>
 8004a34:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8004a38:	4604      	mov	r4, r0
 8004a3a:	930c      	str	r3, [sp, #48]	; 0x30
 8004a3c:	461d      	mov	r5, r3
 8004a3e:	b9d6      	cbnz	r6, 8004a76 <_dtoa_r+0x456>
 8004a40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004a44:	2200      	movs	r2, #0
 8004a46:	4b5e      	ldr	r3, [pc, #376]	; (8004bc0 <_dtoa_r+0x5a0>)
 8004a48:	f7fb fb8e 	bl	8000168 <__aeabi_dsub>
 8004a4c:	4622      	mov	r2, r4
 8004a4e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004a50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004a54:	f7fb ffcc 	bl	80009f0 <__aeabi_dcmpgt>
 8004a58:	2800      	cmp	r0, #0
 8004a5a:	f040 823f 	bne.w	8004edc <_dtoa_r+0x8bc>
 8004a5e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004a60:	4622      	mov	r2, r4
 8004a62:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004a66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004a6a:	f7fb ffa3 	bl	80009b4 <__aeabi_dcmplt>
 8004a6e:	2800      	cmp	r0, #0
 8004a70:	f040 822b 	bne.w	8004eca <_dtoa_r+0x8aa>
 8004a74:	e0a8      	b.n	8004bc8 <_dtoa_r+0x5a8>
 8004a76:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004a78:	4b4c      	ldr	r3, [pc, #304]	; (8004bac <_dtoa_r+0x58c>)
 8004a7a:	1e71      	subs	r1, r6, #1
 8004a7c:	2a00      	cmp	r2, #0
 8004a7e:	d049      	beq.n	8004b14 <_dtoa_r+0x4f4>
 8004a80:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8004a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a88:	2000      	movs	r0, #0
 8004a8a:	494e      	ldr	r1, [pc, #312]	; (8004bc4 <_dtoa_r+0x5a4>)
 8004a8c:	f7fb fe4a 	bl	8000724 <__aeabi_ddiv>
 8004a90:	4622      	mov	r2, r4
 8004a92:	462b      	mov	r3, r5
 8004a94:	f7fb fb68 	bl	8000168 <__aeabi_dsub>
 8004a98:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004a9c:	9c06      	ldr	r4, [sp, #24]
 8004a9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004aa2:	f7fb ffc5 	bl	8000a30 <__aeabi_d2iz>
 8004aa6:	4605      	mov	r5, r0
 8004aa8:	f7fb fcac 	bl	8000404 <__aeabi_i2d>
 8004aac:	4602      	mov	r2, r0
 8004aae:	460b      	mov	r3, r1
 8004ab0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004ab4:	f7fb fb58 	bl	8000168 <__aeabi_dsub>
 8004ab8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004abc:	3530      	adds	r5, #48	; 0x30
 8004abe:	f804 5b01 	strb.w	r5, [r4], #1
 8004ac2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004ac6:	f7fb ff75 	bl	80009b4 <__aeabi_dcmplt>
 8004aca:	2800      	cmp	r0, #0
 8004acc:	f040 831d 	bne.w	800510a <_dtoa_r+0xaea>
 8004ad0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004ad4:	2000      	movs	r0, #0
 8004ad6:	4937      	ldr	r1, [pc, #220]	; (8004bb4 <_dtoa_r+0x594>)
 8004ad8:	f7fb fb46 	bl	8000168 <__aeabi_dsub>
 8004adc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004ae0:	f7fb ff68 	bl	80009b4 <__aeabi_dcmplt>
 8004ae4:	2800      	cmp	r0, #0
 8004ae6:	f040 80d1 	bne.w	8004c8c <_dtoa_r+0x66c>
 8004aea:	9b06      	ldr	r3, [sp, #24]
 8004aec:	1ae3      	subs	r3, r4, r3
 8004aee:	42b3      	cmp	r3, r6
 8004af0:	da6a      	bge.n	8004bc8 <_dtoa_r+0x5a8>
 8004af2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004af6:	2200      	movs	r2, #0
 8004af8:	4b2f      	ldr	r3, [pc, #188]	; (8004bb8 <_dtoa_r+0x598>)
 8004afa:	f7fb fce9 	bl	80004d0 <__aeabi_dmul>
 8004afe:	2200      	movs	r2, #0
 8004b00:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004b04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004b08:	4b2b      	ldr	r3, [pc, #172]	; (8004bb8 <_dtoa_r+0x598>)
 8004b0a:	f7fb fce1 	bl	80004d0 <__aeabi_dmul>
 8004b0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004b12:	e7c4      	b.n	8004a9e <_dtoa_r+0x47e>
 8004b14:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8004b18:	4622      	mov	r2, r4
 8004b1a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004b1e:	462b      	mov	r3, r5
 8004b20:	f7fb fcd6 	bl	80004d0 <__aeabi_dmul>
 8004b24:	9b06      	ldr	r3, [sp, #24]
 8004b26:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004b2a:	461d      	mov	r5, r3
 8004b2c:	199c      	adds	r4, r3, r6
 8004b2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004b32:	f7fb ff7d 	bl	8000a30 <__aeabi_d2iz>
 8004b36:	4606      	mov	r6, r0
 8004b38:	f7fb fc64 	bl	8000404 <__aeabi_i2d>
 8004b3c:	4602      	mov	r2, r0
 8004b3e:	460b      	mov	r3, r1
 8004b40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004b44:	f7fb fb10 	bl	8000168 <__aeabi_dsub>
 8004b48:	3630      	adds	r6, #48	; 0x30
 8004b4a:	f805 6b01 	strb.w	r6, [r5], #1
 8004b4e:	42ac      	cmp	r4, r5
 8004b50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004b54:	f04f 0200 	mov.w	r2, #0
 8004b58:	d122      	bne.n	8004ba0 <_dtoa_r+0x580>
 8004b5a:	4b1a      	ldr	r3, [pc, #104]	; (8004bc4 <_dtoa_r+0x5a4>)
 8004b5c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004b60:	f7fb fb04 	bl	800016c <__adddf3>
 8004b64:	4602      	mov	r2, r0
 8004b66:	460b      	mov	r3, r1
 8004b68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004b6c:	f7fb ff40 	bl	80009f0 <__aeabi_dcmpgt>
 8004b70:	2800      	cmp	r0, #0
 8004b72:	f040 808b 	bne.w	8004c8c <_dtoa_r+0x66c>
 8004b76:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004b7a:	2000      	movs	r0, #0
 8004b7c:	4911      	ldr	r1, [pc, #68]	; (8004bc4 <_dtoa_r+0x5a4>)
 8004b7e:	f7fb faf3 	bl	8000168 <__aeabi_dsub>
 8004b82:	4602      	mov	r2, r0
 8004b84:	460b      	mov	r3, r1
 8004b86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004b8a:	f7fb ff13 	bl	80009b4 <__aeabi_dcmplt>
 8004b8e:	b1d8      	cbz	r0, 8004bc8 <_dtoa_r+0x5a8>
 8004b90:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8004b94:	1e62      	subs	r2, r4, #1
 8004b96:	2b30      	cmp	r3, #48	; 0x30
 8004b98:	f040 82b7 	bne.w	800510a <_dtoa_r+0xaea>
 8004b9c:	4614      	mov	r4, r2
 8004b9e:	e7f7      	b.n	8004b90 <_dtoa_r+0x570>
 8004ba0:	4b05      	ldr	r3, [pc, #20]	; (8004bb8 <_dtoa_r+0x598>)
 8004ba2:	f7fb fc95 	bl	80004d0 <__aeabi_dmul>
 8004ba6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004baa:	e7c0      	b.n	8004b2e <_dtoa_r+0x50e>
 8004bac:	08006850 	.word	0x08006850
 8004bb0:	08006918 	.word	0x08006918
 8004bb4:	3ff00000 	.word	0x3ff00000
 8004bb8:	40240000 	.word	0x40240000
 8004bbc:	401c0000 	.word	0x401c0000
 8004bc0:	40140000 	.word	0x40140000
 8004bc4:	3fe00000 	.word	0x3fe00000
 8004bc8:	e9dd 340e 	ldrd	r3, r4, [sp, #56]	; 0x38
 8004bcc:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8004bd0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	db7c      	blt.n	8004cd0 <_dtoa_r+0x6b0>
 8004bd6:	f1bb 0f0e 	cmp.w	fp, #14
 8004bda:	dc79      	bgt.n	8004cd0 <_dtoa_r+0x6b0>
 8004bdc:	4bab      	ldr	r3, [pc, #684]	; (8004e8c <_dtoa_r+0x86c>)
 8004bde:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004be2:	e9d3 6700 	ldrd	r6, r7, [r3]
 8004be6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	da14      	bge.n	8004c16 <_dtoa_r+0x5f6>
 8004bec:	9b05      	ldr	r3, [sp, #20]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	dc11      	bgt.n	8004c16 <_dtoa_r+0x5f6>
 8004bf2:	f040 816c 	bne.w	8004ece <_dtoa_r+0x8ae>
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	4ba5      	ldr	r3, [pc, #660]	; (8004e90 <_dtoa_r+0x870>)
 8004bfa:	4630      	mov	r0, r6
 8004bfc:	4639      	mov	r1, r7
 8004bfe:	f7fb fc67 	bl	80004d0 <__aeabi_dmul>
 8004c02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004c06:	f7fb fee9 	bl	80009dc <__aeabi_dcmpge>
 8004c0a:	9d05      	ldr	r5, [sp, #20]
 8004c0c:	462e      	mov	r6, r5
 8004c0e:	2800      	cmp	r0, #0
 8004c10:	f040 815f 	bne.w	8004ed2 <_dtoa_r+0x8b2>
 8004c14:	e165      	b.n	8004ee2 <_dtoa_r+0x8c2>
 8004c16:	9c06      	ldr	r4, [sp, #24]
 8004c18:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8004c1c:	4632      	mov	r2, r6
 8004c1e:	463b      	mov	r3, r7
 8004c20:	4640      	mov	r0, r8
 8004c22:	4649      	mov	r1, r9
 8004c24:	f7fb fd7e 	bl	8000724 <__aeabi_ddiv>
 8004c28:	f7fb ff02 	bl	8000a30 <__aeabi_d2iz>
 8004c2c:	4605      	mov	r5, r0
 8004c2e:	f7fb fbe9 	bl	8000404 <__aeabi_i2d>
 8004c32:	4632      	mov	r2, r6
 8004c34:	463b      	mov	r3, r7
 8004c36:	f7fb fc4b 	bl	80004d0 <__aeabi_dmul>
 8004c3a:	460b      	mov	r3, r1
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	4649      	mov	r1, r9
 8004c40:	4640      	mov	r0, r8
 8004c42:	f7fb fa91 	bl	8000168 <__aeabi_dsub>
 8004c46:	f105 0e30 	add.w	lr, r5, #48	; 0x30
 8004c4a:	9b06      	ldr	r3, [sp, #24]
 8004c4c:	f804 eb01 	strb.w	lr, [r4], #1
 8004c50:	ebc3 0e04 	rsb	lr, r3, r4
 8004c54:	9b05      	ldr	r3, [sp, #20]
 8004c56:	4573      	cmp	r3, lr
 8004c58:	d12d      	bne.n	8004cb6 <_dtoa_r+0x696>
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	460b      	mov	r3, r1
 8004c5e:	f7fb fa85 	bl	800016c <__adddf3>
 8004c62:	4680      	mov	r8, r0
 8004c64:	4689      	mov	r9, r1
 8004c66:	4602      	mov	r2, r0
 8004c68:	460b      	mov	r3, r1
 8004c6a:	4630      	mov	r0, r6
 8004c6c:	4639      	mov	r1, r7
 8004c6e:	f7fb fea1 	bl	80009b4 <__aeabi_dcmplt>
 8004c72:	b978      	cbnz	r0, 8004c94 <_dtoa_r+0x674>
 8004c74:	4642      	mov	r2, r8
 8004c76:	464b      	mov	r3, r9
 8004c78:	4630      	mov	r0, r6
 8004c7a:	4639      	mov	r1, r7
 8004c7c:	f7fb fe90 	bl	80009a0 <__aeabi_dcmpeq>
 8004c80:	2800      	cmp	r0, #0
 8004c82:	f000 8244 	beq.w	800510e <_dtoa_r+0xaee>
 8004c86:	07eb      	lsls	r3, r5, #31
 8004c88:	d404      	bmi.n	8004c94 <_dtoa_r+0x674>
 8004c8a:	e240      	b.n	800510e <_dtoa_r+0xaee>
 8004c8c:	f8dd b020 	ldr.w	fp, [sp, #32]
 8004c90:	e000      	b.n	8004c94 <_dtoa_r+0x674>
 8004c92:	461c      	mov	r4, r3
 8004c94:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8004c98:	1e63      	subs	r3, r4, #1
 8004c9a:	2a39      	cmp	r2, #57	; 0x39
 8004c9c:	d107      	bne.n	8004cae <_dtoa_r+0x68e>
 8004c9e:	9a06      	ldr	r2, [sp, #24]
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	d1f6      	bne.n	8004c92 <_dtoa_r+0x672>
 8004ca4:	9906      	ldr	r1, [sp, #24]
 8004ca6:	2230      	movs	r2, #48	; 0x30
 8004ca8:	f10b 0b01 	add.w	fp, fp, #1
 8004cac:	700a      	strb	r2, [r1, #0]
 8004cae:	781a      	ldrb	r2, [r3, #0]
 8004cb0:	3201      	adds	r2, #1
 8004cb2:	701a      	strb	r2, [r3, #0]
 8004cb4:	e22b      	b.n	800510e <_dtoa_r+0xaee>
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	4b76      	ldr	r3, [pc, #472]	; (8004e94 <_dtoa_r+0x874>)
 8004cba:	f7fb fc09 	bl	80004d0 <__aeabi_dmul>
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	4680      	mov	r8, r0
 8004cc4:	4689      	mov	r9, r1
 8004cc6:	f7fb fe6b 	bl	80009a0 <__aeabi_dcmpeq>
 8004cca:	2800      	cmp	r0, #0
 8004ccc:	d0a6      	beq.n	8004c1c <_dtoa_r+0x5fc>
 8004cce:	e21e      	b.n	800510e <_dtoa_r+0xaee>
 8004cd0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004cd2:	2a00      	cmp	r2, #0
 8004cd4:	d02b      	beq.n	8004d2e <_dtoa_r+0x70e>
 8004cd6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004cd8:	2a01      	cmp	r2, #1
 8004cda:	dc0a      	bgt.n	8004cf2 <_dtoa_r+0x6d2>
 8004cdc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004cde:	b112      	cbz	r2, 8004ce6 <_dtoa_r+0x6c6>
 8004ce0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004ce4:	e002      	b.n	8004cec <_dtoa_r+0x6cc>
 8004ce6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004ce8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004cec:	463d      	mov	r5, r7
 8004cee:	4644      	mov	r4, r8
 8004cf0:	e013      	b.n	8004d1a <_dtoa_r+0x6fa>
 8004cf2:	9b05      	ldr	r3, [sp, #20]
 8004cf4:	1e5d      	subs	r5, r3, #1
 8004cf6:	42af      	cmp	r7, r5
 8004cf8:	bfbf      	itttt	lt
 8004cfa:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8004cfc:	1bea      	sublt	r2, r5, r7
 8004cfe:	189b      	addlt	r3, r3, r2
 8004d00:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8004d02:	9b05      	ldr	r3, [sp, #20]
 8004d04:	bfb6      	itet	lt
 8004d06:	462f      	movlt	r7, r5
 8004d08:	1b7d      	subge	r5, r7, r5
 8004d0a:	2500      	movlt	r5, #0
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	bfa7      	ittee	ge
 8004d10:	4644      	movge	r4, r8
 8004d12:	9b05      	ldrge	r3, [sp, #20]
 8004d14:	ebc3 0408 	rsblt	r4, r3, r8
 8004d18:	2300      	movlt	r3, #0
 8004d1a:	9a07      	ldr	r2, [sp, #28]
 8004d1c:	2101      	movs	r1, #1
 8004d1e:	441a      	add	r2, r3
 8004d20:	4650      	mov	r0, sl
 8004d22:	4498      	add	r8, r3
 8004d24:	9207      	str	r2, [sp, #28]
 8004d26:	f000 fd2a 	bl	800577e <__i2b>
 8004d2a:	4606      	mov	r6, r0
 8004d2c:	e002      	b.n	8004d34 <_dtoa_r+0x714>
 8004d2e:	463d      	mov	r5, r7
 8004d30:	4644      	mov	r4, r8
 8004d32:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8004d34:	b15c      	cbz	r4, 8004d4e <_dtoa_r+0x72e>
 8004d36:	9b07      	ldr	r3, [sp, #28]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	dd08      	ble.n	8004d4e <_dtoa_r+0x72e>
 8004d3c:	42a3      	cmp	r3, r4
 8004d3e:	bfa8      	it	ge
 8004d40:	4623      	movge	r3, r4
 8004d42:	9a07      	ldr	r2, [sp, #28]
 8004d44:	ebc3 0808 	rsb	r8, r3, r8
 8004d48:	1ae4      	subs	r4, r4, r3
 8004d4a:	1ad3      	subs	r3, r2, r3
 8004d4c:	9307      	str	r3, [sp, #28]
 8004d4e:	2f00      	cmp	r7, #0
 8004d50:	dd1d      	ble.n	8004d8e <_dtoa_r+0x76e>
 8004d52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d54:	b1ab      	cbz	r3, 8004d82 <_dtoa_r+0x762>
 8004d56:	b18d      	cbz	r5, 8004d7c <_dtoa_r+0x75c>
 8004d58:	4631      	mov	r1, r6
 8004d5a:	462a      	mov	r2, r5
 8004d5c:	4650      	mov	r0, sl
 8004d5e:	f000 fda7 	bl	80058b0 <__pow5mult>
 8004d62:	9a04      	ldr	r2, [sp, #16]
 8004d64:	4601      	mov	r1, r0
 8004d66:	4606      	mov	r6, r0
 8004d68:	4650      	mov	r0, sl
 8004d6a:	f000 fd11 	bl	8005790 <__multiply>
 8004d6e:	9904      	ldr	r1, [sp, #16]
 8004d70:	9008      	str	r0, [sp, #32]
 8004d72:	4650      	mov	r0, sl
 8004d74:	f000 fc64 	bl	8005640 <_Bfree>
 8004d78:	9b08      	ldr	r3, [sp, #32]
 8004d7a:	9304      	str	r3, [sp, #16]
 8004d7c:	1b7a      	subs	r2, r7, r5
 8004d7e:	d006      	beq.n	8004d8e <_dtoa_r+0x76e>
 8004d80:	e000      	b.n	8004d84 <_dtoa_r+0x764>
 8004d82:	463a      	mov	r2, r7
 8004d84:	9904      	ldr	r1, [sp, #16]
 8004d86:	4650      	mov	r0, sl
 8004d88:	f000 fd92 	bl	80058b0 <__pow5mult>
 8004d8c:	9004      	str	r0, [sp, #16]
 8004d8e:	2101      	movs	r1, #1
 8004d90:	4650      	mov	r0, sl
 8004d92:	f000 fcf4 	bl	800577e <__i2b>
 8004d96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004d98:	4605      	mov	r5, r0
 8004d9a:	b35b      	cbz	r3, 8004df4 <_dtoa_r+0x7d4>
 8004d9c:	461a      	mov	r2, r3
 8004d9e:	4601      	mov	r1, r0
 8004da0:	4650      	mov	r0, sl
 8004da2:	f000 fd85 	bl	80058b0 <__pow5mult>
 8004da6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004da8:	4605      	mov	r5, r0
 8004daa:	2b01      	cmp	r3, #1
 8004dac:	dc18      	bgt.n	8004de0 <_dtoa_r+0x7c0>
 8004dae:	9b02      	ldr	r3, [sp, #8]
 8004db0:	b983      	cbnz	r3, 8004dd4 <_dtoa_r+0x7b4>
 8004db2:	9b03      	ldr	r3, [sp, #12]
 8004db4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004db8:	b973      	cbnz	r3, 8004dd8 <_dtoa_r+0x7b8>
 8004dba:	9b03      	ldr	r3, [sp, #12]
 8004dbc:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 8004dc0:	0d3f      	lsrs	r7, r7, #20
 8004dc2:	053f      	lsls	r7, r7, #20
 8004dc4:	b14f      	cbz	r7, 8004dda <_dtoa_r+0x7ba>
 8004dc6:	9b07      	ldr	r3, [sp, #28]
 8004dc8:	f108 0801 	add.w	r8, r8, #1
 8004dcc:	3301      	adds	r3, #1
 8004dce:	9307      	str	r3, [sp, #28]
 8004dd0:	2701      	movs	r7, #1
 8004dd2:	e002      	b.n	8004dda <_dtoa_r+0x7ba>
 8004dd4:	2700      	movs	r7, #0
 8004dd6:	e000      	b.n	8004dda <_dtoa_r+0x7ba>
 8004dd8:	9f02      	ldr	r7, [sp, #8]
 8004dda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ddc:	b173      	cbz	r3, 8004dfc <_dtoa_r+0x7dc>
 8004dde:	e000      	b.n	8004de2 <_dtoa_r+0x7c2>
 8004de0:	2700      	movs	r7, #0
 8004de2:	692b      	ldr	r3, [r5, #16]
 8004de4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8004de8:	6918      	ldr	r0, [r3, #16]
 8004dea:	f000 fc7b 	bl	80056e4 <__hi0bits>
 8004dee:	f1c0 0020 	rsb	r0, r0, #32
 8004df2:	e004      	b.n	8004dfe <_dtoa_r+0x7de>
 8004df4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004df6:	2b01      	cmp	r3, #1
 8004df8:	ddd9      	ble.n	8004dae <_dtoa_r+0x78e>
 8004dfa:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8004dfc:	2001      	movs	r0, #1
 8004dfe:	9b07      	ldr	r3, [sp, #28]
 8004e00:	4418      	add	r0, r3
 8004e02:	f010 001f 	ands.w	r0, r0, #31
 8004e06:	d008      	beq.n	8004e1a <_dtoa_r+0x7fa>
 8004e08:	f1c0 0320 	rsb	r3, r0, #32
 8004e0c:	2b04      	cmp	r3, #4
 8004e0e:	dd02      	ble.n	8004e16 <_dtoa_r+0x7f6>
 8004e10:	f1c0 001c 	rsb	r0, r0, #28
 8004e14:	e002      	b.n	8004e1c <_dtoa_r+0x7fc>
 8004e16:	d006      	beq.n	8004e26 <_dtoa_r+0x806>
 8004e18:	4618      	mov	r0, r3
 8004e1a:	301c      	adds	r0, #28
 8004e1c:	9b07      	ldr	r3, [sp, #28]
 8004e1e:	4480      	add	r8, r0
 8004e20:	4403      	add	r3, r0
 8004e22:	4404      	add	r4, r0
 8004e24:	9307      	str	r3, [sp, #28]
 8004e26:	f1b8 0f00 	cmp.w	r8, #0
 8004e2a:	dd05      	ble.n	8004e38 <_dtoa_r+0x818>
 8004e2c:	4642      	mov	r2, r8
 8004e2e:	9904      	ldr	r1, [sp, #16]
 8004e30:	4650      	mov	r0, sl
 8004e32:	f000 fd8b 	bl	800594c <__lshift>
 8004e36:	9004      	str	r0, [sp, #16]
 8004e38:	9b07      	ldr	r3, [sp, #28]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	dd05      	ble.n	8004e4a <_dtoa_r+0x82a>
 8004e3e:	4629      	mov	r1, r5
 8004e40:	461a      	mov	r2, r3
 8004e42:	4650      	mov	r0, sl
 8004e44:	f000 fd82 	bl	800594c <__lshift>
 8004e48:	4605      	mov	r5, r0
 8004e4a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004e4c:	b323      	cbz	r3, 8004e98 <_dtoa_r+0x878>
 8004e4e:	4629      	mov	r1, r5
 8004e50:	9804      	ldr	r0, [sp, #16]
 8004e52:	f000 fdcc 	bl	80059ee <__mcmp>
 8004e56:	2800      	cmp	r0, #0
 8004e58:	da1e      	bge.n	8004e98 <_dtoa_r+0x878>
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	220a      	movs	r2, #10
 8004e5e:	9904      	ldr	r1, [sp, #16]
 8004e60:	4650      	mov	r0, sl
 8004e62:	f000 fc04 	bl	800566e <__multadd>
 8004e66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e68:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004e6c:	9004      	str	r0, [sp, #16]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	f000 815f 	beq.w	8005132 <_dtoa_r+0xb12>
 8004e74:	4631      	mov	r1, r6
 8004e76:	2300      	movs	r3, #0
 8004e78:	220a      	movs	r2, #10
 8004e7a:	4650      	mov	r0, sl
 8004e7c:	f000 fbf7 	bl	800566e <__multadd>
 8004e80:	f1b9 0f00 	cmp.w	r9, #0
 8004e84:	4606      	mov	r6, r0
 8004e86:	dc3f      	bgt.n	8004f08 <_dtoa_r+0x8e8>
 8004e88:	e03b      	b.n	8004f02 <_dtoa_r+0x8e2>
 8004e8a:	bf00      	nop
 8004e8c:	08006850 	.word	0x08006850
 8004e90:	40140000 	.word	0x40140000
 8004e94:	40240000 	.word	0x40240000
 8004e98:	9b05      	ldr	r3, [sp, #20]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	dc2b      	bgt.n	8004ef6 <_dtoa_r+0x8d6>
 8004e9e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004ea0:	2b02      	cmp	r3, #2
 8004ea2:	dd28      	ble.n	8004ef6 <_dtoa_r+0x8d6>
 8004ea4:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8004ea8:	f1b9 0f00 	cmp.w	r9, #0
 8004eac:	d111      	bne.n	8004ed2 <_dtoa_r+0x8b2>
 8004eae:	4629      	mov	r1, r5
 8004eb0:	464b      	mov	r3, r9
 8004eb2:	2205      	movs	r2, #5
 8004eb4:	4650      	mov	r0, sl
 8004eb6:	f000 fbda 	bl	800566e <__multadd>
 8004eba:	4601      	mov	r1, r0
 8004ebc:	4605      	mov	r5, r0
 8004ebe:	9804      	ldr	r0, [sp, #16]
 8004ec0:	f000 fd95 	bl	80059ee <__mcmp>
 8004ec4:	2800      	cmp	r0, #0
 8004ec6:	dc0c      	bgt.n	8004ee2 <_dtoa_r+0x8c2>
 8004ec8:	e003      	b.n	8004ed2 <_dtoa_r+0x8b2>
 8004eca:	4635      	mov	r5, r6
 8004ecc:	e000      	b.n	8004ed0 <_dtoa_r+0x8b0>
 8004ece:	2500      	movs	r5, #0
 8004ed0:	462e      	mov	r6, r5
 8004ed2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004ed4:	9c06      	ldr	r4, [sp, #24]
 8004ed6:	ea6f 0b03 	mvn.w	fp, r3
 8004eda:	e009      	b.n	8004ef0 <_dtoa_r+0x8d0>
 8004edc:	4635      	mov	r5, r6
 8004ede:	f8dd b020 	ldr.w	fp, [sp, #32]
 8004ee2:	9b06      	ldr	r3, [sp, #24]
 8004ee4:	9a06      	ldr	r2, [sp, #24]
 8004ee6:	1c5c      	adds	r4, r3, #1
 8004ee8:	2331      	movs	r3, #49	; 0x31
 8004eea:	7013      	strb	r3, [r2, #0]
 8004eec:	f10b 0b01 	add.w	fp, fp, #1
 8004ef0:	9605      	str	r6, [sp, #20]
 8004ef2:	2600      	movs	r6, #0
 8004ef4:	e0f7      	b.n	80050e6 <_dtoa_r+0xac6>
 8004ef6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ef8:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8004efc:	b923      	cbnz	r3, 8004f08 <_dtoa_r+0x8e8>
 8004efe:	9c06      	ldr	r4, [sp, #24]
 8004f00:	e0b2      	b.n	8005068 <_dtoa_r+0xa48>
 8004f02:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004f04:	2b02      	cmp	r3, #2
 8004f06:	dccf      	bgt.n	8004ea8 <_dtoa_r+0x888>
 8004f08:	2c00      	cmp	r4, #0
 8004f0a:	dd05      	ble.n	8004f18 <_dtoa_r+0x8f8>
 8004f0c:	4631      	mov	r1, r6
 8004f0e:	4622      	mov	r2, r4
 8004f10:	4650      	mov	r0, sl
 8004f12:	f000 fd1b 	bl	800594c <__lshift>
 8004f16:	4606      	mov	r6, r0
 8004f18:	b19f      	cbz	r7, 8004f42 <_dtoa_r+0x922>
 8004f1a:	6871      	ldr	r1, [r6, #4]
 8004f1c:	4650      	mov	r0, sl
 8004f1e:	f000 fb5a 	bl	80055d6 <_Balloc>
 8004f22:	4604      	mov	r4, r0
 8004f24:	6932      	ldr	r2, [r6, #16]
 8004f26:	f106 010c 	add.w	r1, r6, #12
 8004f2a:	3202      	adds	r2, #2
 8004f2c:	0092      	lsls	r2, r2, #2
 8004f2e:	300c      	adds	r0, #12
 8004f30:	f000 fb44 	bl	80055bc <memcpy>
 8004f34:	2201      	movs	r2, #1
 8004f36:	4621      	mov	r1, r4
 8004f38:	4650      	mov	r0, sl
 8004f3a:	f000 fd07 	bl	800594c <__lshift>
 8004f3e:	9005      	str	r0, [sp, #20]
 8004f40:	e000      	b.n	8004f44 <_dtoa_r+0x924>
 8004f42:	9605      	str	r6, [sp, #20]
 8004f44:	9b02      	ldr	r3, [sp, #8]
 8004f46:	9f06      	ldr	r7, [sp, #24]
 8004f48:	f003 0301 	and.w	r3, r3, #1
 8004f4c:	9307      	str	r3, [sp, #28]
 8004f4e:	4629      	mov	r1, r5
 8004f50:	9804      	ldr	r0, [sp, #16]
 8004f52:	f7ff fad7 	bl	8004504 <quorem>
 8004f56:	4631      	mov	r1, r6
 8004f58:	4604      	mov	r4, r0
 8004f5a:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8004f5e:	9804      	ldr	r0, [sp, #16]
 8004f60:	f000 fd45 	bl	80059ee <__mcmp>
 8004f64:	9a05      	ldr	r2, [sp, #20]
 8004f66:	9002      	str	r0, [sp, #8]
 8004f68:	4629      	mov	r1, r5
 8004f6a:	4650      	mov	r0, sl
 8004f6c:	f000 fd5b 	bl	8005a26 <__mdiff>
 8004f70:	68c3      	ldr	r3, [r0, #12]
 8004f72:	4602      	mov	r2, r0
 8004f74:	b93b      	cbnz	r3, 8004f86 <_dtoa_r+0x966>
 8004f76:	4601      	mov	r1, r0
 8004f78:	900a      	str	r0, [sp, #40]	; 0x28
 8004f7a:	9804      	ldr	r0, [sp, #16]
 8004f7c:	f000 fd37 	bl	80059ee <__mcmp>
 8004f80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004f82:	4603      	mov	r3, r0
 8004f84:	e000      	b.n	8004f88 <_dtoa_r+0x968>
 8004f86:	2301      	movs	r3, #1
 8004f88:	4611      	mov	r1, r2
 8004f8a:	4650      	mov	r0, sl
 8004f8c:	930a      	str	r3, [sp, #40]	; 0x28
 8004f8e:	f000 fb57 	bl	8005640 <_Bfree>
 8004f92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f94:	b953      	cbnz	r3, 8004fac <_dtoa_r+0x98c>
 8004f96:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004f98:	b942      	cbnz	r2, 8004fac <_dtoa_r+0x98c>
 8004f9a:	9a07      	ldr	r2, [sp, #28]
 8004f9c:	b932      	cbnz	r2, 8004fac <_dtoa_r+0x98c>
 8004f9e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004fa2:	d02a      	beq.n	8004ffa <_dtoa_r+0x9da>
 8004fa4:	9b02      	ldr	r3, [sp, #8]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	dc1c      	bgt.n	8004fe4 <_dtoa_r+0x9c4>
 8004faa:	e01d      	b.n	8004fe8 <_dtoa_r+0x9c8>
 8004fac:	9a02      	ldr	r2, [sp, #8]
 8004fae:	2a00      	cmp	r2, #0
 8004fb0:	db04      	blt.n	8004fbc <_dtoa_r+0x99c>
 8004fb2:	d11b      	bne.n	8004fec <_dtoa_r+0x9cc>
 8004fb4:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004fb6:	b9ca      	cbnz	r2, 8004fec <_dtoa_r+0x9cc>
 8004fb8:	9a07      	ldr	r2, [sp, #28]
 8004fba:	b9ba      	cbnz	r2, 8004fec <_dtoa_r+0x9cc>
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	dd13      	ble.n	8004fe8 <_dtoa_r+0x9c8>
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	9904      	ldr	r1, [sp, #16]
 8004fc4:	4650      	mov	r0, sl
 8004fc6:	f000 fcc1 	bl	800594c <__lshift>
 8004fca:	4629      	mov	r1, r5
 8004fcc:	9004      	str	r0, [sp, #16]
 8004fce:	f000 fd0e 	bl	80059ee <__mcmp>
 8004fd2:	2800      	cmp	r0, #0
 8004fd4:	dc03      	bgt.n	8004fde <_dtoa_r+0x9be>
 8004fd6:	d107      	bne.n	8004fe8 <_dtoa_r+0x9c8>
 8004fd8:	f018 0f01 	tst.w	r8, #1
 8004fdc:	d004      	beq.n	8004fe8 <_dtoa_r+0x9c8>
 8004fde:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004fe2:	d00a      	beq.n	8004ffa <_dtoa_r+0x9da>
 8004fe4:	f104 0831 	add.w	r8, r4, #49	; 0x31
 8004fe8:	1c7c      	adds	r4, r7, #1
 8004fea:	e00c      	b.n	8005006 <_dtoa_r+0x9e6>
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	f107 0401 	add.w	r4, r7, #1
 8004ff2:	dd0b      	ble.n	800500c <_dtoa_r+0x9ec>
 8004ff4:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004ff8:	d103      	bne.n	8005002 <_dtoa_r+0x9e2>
 8004ffa:	2339      	movs	r3, #57	; 0x39
 8004ffc:	703b      	strb	r3, [r7, #0]
 8004ffe:	3701      	adds	r7, #1
 8005000:	e056      	b.n	80050b0 <_dtoa_r+0xa90>
 8005002:	f108 0801 	add.w	r8, r8, #1
 8005006:	f887 8000 	strb.w	r8, [r7]
 800500a:	e06c      	b.n	80050e6 <_dtoa_r+0xac6>
 800500c:	9b06      	ldr	r3, [sp, #24]
 800500e:	4627      	mov	r7, r4
 8005010:	1ae3      	subs	r3, r4, r3
 8005012:	454b      	cmp	r3, r9
 8005014:	f804 8c01 	strb.w	r8, [r4, #-1]
 8005018:	d03b      	beq.n	8005092 <_dtoa_r+0xa72>
 800501a:	2300      	movs	r3, #0
 800501c:	220a      	movs	r2, #10
 800501e:	9904      	ldr	r1, [sp, #16]
 8005020:	4650      	mov	r0, sl
 8005022:	f000 fb24 	bl	800566e <__multadd>
 8005026:	9b05      	ldr	r3, [sp, #20]
 8005028:	9004      	str	r0, [sp, #16]
 800502a:	429e      	cmp	r6, r3
 800502c:	f04f 020a 	mov.w	r2, #10
 8005030:	f04f 0300 	mov.w	r3, #0
 8005034:	4631      	mov	r1, r6
 8005036:	4650      	mov	r0, sl
 8005038:	d104      	bne.n	8005044 <_dtoa_r+0xa24>
 800503a:	f000 fb18 	bl	800566e <__multadd>
 800503e:	4606      	mov	r6, r0
 8005040:	9005      	str	r0, [sp, #20]
 8005042:	e784      	b.n	8004f4e <_dtoa_r+0x92e>
 8005044:	f000 fb13 	bl	800566e <__multadd>
 8005048:	2300      	movs	r3, #0
 800504a:	4606      	mov	r6, r0
 800504c:	220a      	movs	r2, #10
 800504e:	9905      	ldr	r1, [sp, #20]
 8005050:	4650      	mov	r0, sl
 8005052:	f000 fb0c 	bl	800566e <__multadd>
 8005056:	9005      	str	r0, [sp, #20]
 8005058:	e779      	b.n	8004f4e <_dtoa_r+0x92e>
 800505a:	2300      	movs	r3, #0
 800505c:	220a      	movs	r2, #10
 800505e:	9904      	ldr	r1, [sp, #16]
 8005060:	4650      	mov	r0, sl
 8005062:	f000 fb04 	bl	800566e <__multadd>
 8005066:	9004      	str	r0, [sp, #16]
 8005068:	4629      	mov	r1, r5
 800506a:	9804      	ldr	r0, [sp, #16]
 800506c:	f7ff fa4a 	bl	8004504 <quorem>
 8005070:	9b06      	ldr	r3, [sp, #24]
 8005072:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005076:	f804 8b01 	strb.w	r8, [r4], #1
 800507a:	1ae3      	subs	r3, r4, r3
 800507c:	454b      	cmp	r3, r9
 800507e:	dbec      	blt.n	800505a <_dtoa_r+0xa3a>
 8005080:	9b06      	ldr	r3, [sp, #24]
 8005082:	9605      	str	r6, [sp, #20]
 8005084:	f1b9 0f01 	cmp.w	r9, #1
 8005088:	bfac      	ite	ge
 800508a:	444b      	addge	r3, r9
 800508c:	3301      	addlt	r3, #1
 800508e:	461f      	mov	r7, r3
 8005090:	2600      	movs	r6, #0
 8005092:	2201      	movs	r2, #1
 8005094:	9904      	ldr	r1, [sp, #16]
 8005096:	4650      	mov	r0, sl
 8005098:	f000 fc58 	bl	800594c <__lshift>
 800509c:	4629      	mov	r1, r5
 800509e:	9004      	str	r0, [sp, #16]
 80050a0:	f000 fca5 	bl	80059ee <__mcmp>
 80050a4:	2800      	cmp	r0, #0
 80050a6:	dc03      	bgt.n	80050b0 <_dtoa_r+0xa90>
 80050a8:	d115      	bne.n	80050d6 <_dtoa_r+0xab6>
 80050aa:	f018 0f01 	tst.w	r8, #1
 80050ae:	d012      	beq.n	80050d6 <_dtoa_r+0xab6>
 80050b0:	463c      	mov	r4, r7
 80050b2:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 80050b6:	1e62      	subs	r2, r4, #1
 80050b8:	2b39      	cmp	r3, #57	; 0x39
 80050ba:	d109      	bne.n	80050d0 <_dtoa_r+0xab0>
 80050bc:	9b06      	ldr	r3, [sp, #24]
 80050be:	4293      	cmp	r3, r2
 80050c0:	d104      	bne.n	80050cc <_dtoa_r+0xaac>
 80050c2:	f10b 0b01 	add.w	fp, fp, #1
 80050c6:	2331      	movs	r3, #49	; 0x31
 80050c8:	9a06      	ldr	r2, [sp, #24]
 80050ca:	e002      	b.n	80050d2 <_dtoa_r+0xab2>
 80050cc:	4614      	mov	r4, r2
 80050ce:	e7f0      	b.n	80050b2 <_dtoa_r+0xa92>
 80050d0:	3301      	adds	r3, #1
 80050d2:	7013      	strb	r3, [r2, #0]
 80050d4:	e007      	b.n	80050e6 <_dtoa_r+0xac6>
 80050d6:	463c      	mov	r4, r7
 80050d8:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 80050dc:	1e62      	subs	r2, r4, #1
 80050de:	2b30      	cmp	r3, #48	; 0x30
 80050e0:	d101      	bne.n	80050e6 <_dtoa_r+0xac6>
 80050e2:	4614      	mov	r4, r2
 80050e4:	e7f8      	b.n	80050d8 <_dtoa_r+0xab8>
 80050e6:	4629      	mov	r1, r5
 80050e8:	4650      	mov	r0, sl
 80050ea:	f000 faa9 	bl	8005640 <_Bfree>
 80050ee:	9b05      	ldr	r3, [sp, #20]
 80050f0:	b16b      	cbz	r3, 800510e <_dtoa_r+0xaee>
 80050f2:	b12e      	cbz	r6, 8005100 <_dtoa_r+0xae0>
 80050f4:	429e      	cmp	r6, r3
 80050f6:	d003      	beq.n	8005100 <_dtoa_r+0xae0>
 80050f8:	4631      	mov	r1, r6
 80050fa:	4650      	mov	r0, sl
 80050fc:	f000 faa0 	bl	8005640 <_Bfree>
 8005100:	9905      	ldr	r1, [sp, #20]
 8005102:	4650      	mov	r0, sl
 8005104:	f000 fa9c 	bl	8005640 <_Bfree>
 8005108:	e001      	b.n	800510e <_dtoa_r+0xaee>
 800510a:	f8dd b020 	ldr.w	fp, [sp, #32]
 800510e:	9904      	ldr	r1, [sp, #16]
 8005110:	4650      	mov	r0, sl
 8005112:	f000 fa95 	bl	8005640 <_Bfree>
 8005116:	2300      	movs	r3, #0
 8005118:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800511a:	7023      	strb	r3, [r4, #0]
 800511c:	f10b 0301 	add.w	r3, fp, #1
 8005120:	6013      	str	r3, [r2, #0]
 8005122:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005124:	b11b      	cbz	r3, 800512e <_dtoa_r+0xb0e>
 8005126:	601c      	str	r4, [r3, #0]
 8005128:	e001      	b.n	800512e <_dtoa_r+0xb0e>
 800512a:	4808      	ldr	r0, [pc, #32]	; (800514c <_dtoa_r+0xb2c>)
 800512c:	e00a      	b.n	8005144 <_dtoa_r+0xb24>
 800512e:	9806      	ldr	r0, [sp, #24]
 8005130:	e008      	b.n	8005144 <_dtoa_r+0xb24>
 8005132:	f1b9 0f00 	cmp.w	r9, #0
 8005136:	f73f aee2 	bgt.w	8004efe <_dtoa_r+0x8de>
 800513a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800513c:	2b02      	cmp	r3, #2
 800513e:	f77f aede 	ble.w	8004efe <_dtoa_r+0x8de>
 8005142:	e6b1      	b.n	8004ea8 <_dtoa_r+0x888>
 8005144:	b015      	add	sp, #84	; 0x54
 8005146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800514a:	bf00      	nop
 800514c:	08006822 	.word	0x08006822

08005150 <_localeconv_r>:
 8005150:	4800      	ldr	r0, [pc, #0]	; (8005154 <_localeconv_r+0x4>)
 8005152:	4770      	bx	lr
 8005154:	200000f8 	.word	0x200000f8

08005158 <malloc>:
 8005158:	4b02      	ldr	r3, [pc, #8]	; (8005164 <malloc+0xc>)
 800515a:	4601      	mov	r1, r0
 800515c:	6818      	ldr	r0, [r3, #0]
 800515e:	f000 b803 	b.w	8005168 <_malloc_r>
 8005162:	bf00      	nop
 8005164:	200000f4 	.word	0x200000f4

08005168 <_malloc_r>:
 8005168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800516c:	f101 040b 	add.w	r4, r1, #11
 8005170:	2c16      	cmp	r4, #22
 8005172:	b085      	sub	sp, #20
 8005174:	4681      	mov	r9, r0
 8005176:	d903      	bls.n	8005180 <_malloc_r+0x18>
 8005178:	f034 0407 	bics.w	r4, r4, #7
 800517c:	d501      	bpl.n	8005182 <_malloc_r+0x1a>
 800517e:	e002      	b.n	8005186 <_malloc_r+0x1e>
 8005180:	2410      	movs	r4, #16
 8005182:	428c      	cmp	r4, r1
 8005184:	d203      	bcs.n	800518e <_malloc_r+0x26>
 8005186:	230c      	movs	r3, #12
 8005188:	f8c9 3000 	str.w	r3, [r9]
 800518c:	e1e7      	b.n	800555e <_malloc_r+0x3f6>
 800518e:	4648      	mov	r0, r9
 8005190:	f000 fa1f 	bl	80055d2 <__malloc_lock>
 8005194:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8005198:	4d9d      	ldr	r5, [pc, #628]	; (8005410 <_malloc_r+0x2a8>)
 800519a:	d217      	bcs.n	80051cc <_malloc_r+0x64>
 800519c:	f104 0208 	add.w	r2, r4, #8
 80051a0:	442a      	add	r2, r5
 80051a2:	6856      	ldr	r6, [r2, #4]
 80051a4:	f1a2 0108 	sub.w	r1, r2, #8
 80051a8:	428e      	cmp	r6, r1
 80051aa:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 80051ae:	d102      	bne.n	80051b6 <_malloc_r+0x4e>
 80051b0:	68d6      	ldr	r6, [r2, #12]
 80051b2:	42b2      	cmp	r2, r6
 80051b4:	d008      	beq.n	80051c8 <_malloc_r+0x60>
 80051b6:	6873      	ldr	r3, [r6, #4]
 80051b8:	68f2      	ldr	r2, [r6, #12]
 80051ba:	68b1      	ldr	r1, [r6, #8]
 80051bc:	f023 0303 	bic.w	r3, r3, #3
 80051c0:	60ca      	str	r2, [r1, #12]
 80051c2:	4433      	add	r3, r6
 80051c4:	6091      	str	r1, [r2, #8]
 80051c6:	e02f      	b.n	8005228 <_malloc_r+0xc0>
 80051c8:	3302      	adds	r3, #2
 80051ca:	e03d      	b.n	8005248 <_malloc_r+0xe0>
 80051cc:	0a63      	lsrs	r3, r4, #9
 80051ce:	d01a      	beq.n	8005206 <_malloc_r+0x9e>
 80051d0:	2b04      	cmp	r3, #4
 80051d2:	d802      	bhi.n	80051da <_malloc_r+0x72>
 80051d4:	09a3      	lsrs	r3, r4, #6
 80051d6:	3338      	adds	r3, #56	; 0x38
 80051d8:	e018      	b.n	800520c <_malloc_r+0xa4>
 80051da:	2b14      	cmp	r3, #20
 80051dc:	d801      	bhi.n	80051e2 <_malloc_r+0x7a>
 80051de:	335b      	adds	r3, #91	; 0x5b
 80051e0:	e014      	b.n	800520c <_malloc_r+0xa4>
 80051e2:	2b54      	cmp	r3, #84	; 0x54
 80051e4:	d802      	bhi.n	80051ec <_malloc_r+0x84>
 80051e6:	0b23      	lsrs	r3, r4, #12
 80051e8:	336e      	adds	r3, #110	; 0x6e
 80051ea:	e00f      	b.n	800520c <_malloc_r+0xa4>
 80051ec:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80051f0:	d802      	bhi.n	80051f8 <_malloc_r+0x90>
 80051f2:	0be3      	lsrs	r3, r4, #15
 80051f4:	3377      	adds	r3, #119	; 0x77
 80051f6:	e009      	b.n	800520c <_malloc_r+0xa4>
 80051f8:	f240 5254 	movw	r2, #1364	; 0x554
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d804      	bhi.n	800520a <_malloc_r+0xa2>
 8005200:	0ca3      	lsrs	r3, r4, #18
 8005202:	337c      	adds	r3, #124	; 0x7c
 8005204:	e002      	b.n	800520c <_malloc_r+0xa4>
 8005206:	233f      	movs	r3, #63	; 0x3f
 8005208:	e000      	b.n	800520c <_malloc_r+0xa4>
 800520a:	237e      	movs	r3, #126	; 0x7e
 800520c:	1c5a      	adds	r2, r3, #1
 800520e:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8005212:	f1a2 0008 	sub.w	r0, r2, #8
 8005216:	6856      	ldr	r6, [r2, #4]
 8005218:	e00c      	b.n	8005234 <_malloc_r+0xcc>
 800521a:	2900      	cmp	r1, #0
 800521c:	68f1      	ldr	r1, [r6, #12]
 800521e:	db08      	blt.n	8005232 <_malloc_r+0xca>
 8005220:	68b3      	ldr	r3, [r6, #8]
 8005222:	60d9      	str	r1, [r3, #12]
 8005224:	608b      	str	r3, [r1, #8]
 8005226:	18b3      	adds	r3, r6, r2
 8005228:	685a      	ldr	r2, [r3, #4]
 800522a:	f042 0201 	orr.w	r2, r2, #1
 800522e:	605a      	str	r2, [r3, #4]
 8005230:	e1a0      	b.n	8005574 <_malloc_r+0x40c>
 8005232:	460e      	mov	r6, r1
 8005234:	4286      	cmp	r6, r0
 8005236:	d006      	beq.n	8005246 <_malloc_r+0xde>
 8005238:	6872      	ldr	r2, [r6, #4]
 800523a:	f022 0203 	bic.w	r2, r2, #3
 800523e:	1b11      	subs	r1, r2, r4
 8005240:	290f      	cmp	r1, #15
 8005242:	ddea      	ble.n	800521a <_malloc_r+0xb2>
 8005244:	3b01      	subs	r3, #1
 8005246:	3301      	adds	r3, #1
 8005248:	4a71      	ldr	r2, [pc, #452]	; (8005410 <_malloc_r+0x2a8>)
 800524a:	692e      	ldr	r6, [r5, #16]
 800524c:	f102 0708 	add.w	r7, r2, #8
 8005250:	42be      	cmp	r6, r7
 8005252:	4639      	mov	r1, r7
 8005254:	d079      	beq.n	800534a <_malloc_r+0x1e2>
 8005256:	6870      	ldr	r0, [r6, #4]
 8005258:	f020 0003 	bic.w	r0, r0, #3
 800525c:	ebc4 0e00 	rsb	lr, r4, r0
 8005260:	f1be 0f0f 	cmp.w	lr, #15
 8005264:	dd0d      	ble.n	8005282 <_malloc_r+0x11a>
 8005266:	1933      	adds	r3, r6, r4
 8005268:	f044 0401 	orr.w	r4, r4, #1
 800526c:	6074      	str	r4, [r6, #4]
 800526e:	6153      	str	r3, [r2, #20]
 8005270:	6113      	str	r3, [r2, #16]
 8005272:	f04e 0201 	orr.w	r2, lr, #1
 8005276:	60df      	str	r7, [r3, #12]
 8005278:	609f      	str	r7, [r3, #8]
 800527a:	605a      	str	r2, [r3, #4]
 800527c:	f843 e00e 	str.w	lr, [r3, lr]
 8005280:	e178      	b.n	8005574 <_malloc_r+0x40c>
 8005282:	f1be 0f00 	cmp.w	lr, #0
 8005286:	6157      	str	r7, [r2, #20]
 8005288:	6117      	str	r7, [r2, #16]
 800528a:	db05      	blt.n	8005298 <_malloc_r+0x130>
 800528c:	4430      	add	r0, r6
 800528e:	6843      	ldr	r3, [r0, #4]
 8005290:	f043 0301 	orr.w	r3, r3, #1
 8005294:	6043      	str	r3, [r0, #4]
 8005296:	e16d      	b.n	8005574 <_malloc_r+0x40c>
 8005298:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800529c:	d215      	bcs.n	80052ca <_malloc_r+0x162>
 800529e:	08c0      	lsrs	r0, r0, #3
 80052a0:	ea4f 0ea0 	mov.w	lr, r0, asr #2
 80052a4:	2701      	movs	r7, #1
 80052a6:	fa07 fe0e 	lsl.w	lr, r7, lr
 80052aa:	6857      	ldr	r7, [r2, #4]
 80052ac:	3001      	adds	r0, #1
 80052ae:	ea4e 0707 	orr.w	r7, lr, r7
 80052b2:	6057      	str	r7, [r2, #4]
 80052b4:	f852 e030 	ldr.w	lr, [r2, r0, lsl #3]
 80052b8:	eb02 07c0 	add.w	r7, r2, r0, lsl #3
 80052bc:	3f08      	subs	r7, #8
 80052be:	60f7      	str	r7, [r6, #12]
 80052c0:	f8c6 e008 	str.w	lr, [r6, #8]
 80052c4:	f842 6030 	str.w	r6, [r2, r0, lsl #3]
 80052c8:	e03d      	b.n	8005346 <_malloc_r+0x1de>
 80052ca:	0a42      	lsrs	r2, r0, #9
 80052cc:	2a04      	cmp	r2, #4
 80052ce:	d802      	bhi.n	80052d6 <_malloc_r+0x16e>
 80052d0:	0982      	lsrs	r2, r0, #6
 80052d2:	3238      	adds	r2, #56	; 0x38
 80052d4:	e015      	b.n	8005302 <_malloc_r+0x19a>
 80052d6:	2a14      	cmp	r2, #20
 80052d8:	d801      	bhi.n	80052de <_malloc_r+0x176>
 80052da:	325b      	adds	r2, #91	; 0x5b
 80052dc:	e011      	b.n	8005302 <_malloc_r+0x19a>
 80052de:	2a54      	cmp	r2, #84	; 0x54
 80052e0:	d802      	bhi.n	80052e8 <_malloc_r+0x180>
 80052e2:	0b02      	lsrs	r2, r0, #12
 80052e4:	326e      	adds	r2, #110	; 0x6e
 80052e6:	e00c      	b.n	8005302 <_malloc_r+0x19a>
 80052e8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80052ec:	d802      	bhi.n	80052f4 <_malloc_r+0x18c>
 80052ee:	0bc2      	lsrs	r2, r0, #15
 80052f0:	3277      	adds	r2, #119	; 0x77
 80052f2:	e006      	b.n	8005302 <_malloc_r+0x19a>
 80052f4:	f240 5754 	movw	r7, #1364	; 0x554
 80052f8:	42ba      	cmp	r2, r7
 80052fa:	bf9a      	itte	ls
 80052fc:	0c82      	lsrls	r2, r0, #18
 80052fe:	327c      	addls	r2, #124	; 0x7c
 8005300:	227e      	movhi	r2, #126	; 0x7e
 8005302:	1c57      	adds	r7, r2, #1
 8005304:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8005308:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 800530c:	45be      	cmp	lr, r7
 800530e:	f8df c100 	ldr.w	ip, [pc, #256]	; 8005410 <_malloc_r+0x2a8>
 8005312:	d10d      	bne.n	8005330 <_malloc_r+0x1c8>
 8005314:	2001      	movs	r0, #1
 8005316:	1092      	asrs	r2, r2, #2
 8005318:	fa00 f202 	lsl.w	r2, r0, r2
 800531c:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8005320:	4310      	orrs	r0, r2
 8005322:	f8cc 0004 	str.w	r0, [ip, #4]
 8005326:	4672      	mov	r2, lr
 8005328:	e009      	b.n	800533e <_malloc_r+0x1d6>
 800532a:	68bf      	ldr	r7, [r7, #8]
 800532c:	45be      	cmp	lr, r7
 800532e:	d004      	beq.n	800533a <_malloc_r+0x1d2>
 8005330:	687a      	ldr	r2, [r7, #4]
 8005332:	f022 0203 	bic.w	r2, r2, #3
 8005336:	4290      	cmp	r0, r2
 8005338:	d3f7      	bcc.n	800532a <_malloc_r+0x1c2>
 800533a:	46be      	mov	lr, r7
 800533c:	68fa      	ldr	r2, [r7, #12]
 800533e:	60f2      	str	r2, [r6, #12]
 8005340:	f8c6 e008 	str.w	lr, [r6, #8]
 8005344:	6096      	str	r6, [r2, #8]
 8005346:	f8ce 600c 	str.w	r6, [lr, #12]
 800534a:	2001      	movs	r0, #1
 800534c:	109a      	asrs	r2, r3, #2
 800534e:	fa00 f202 	lsl.w	r2, r0, r2
 8005352:	6868      	ldr	r0, [r5, #4]
 8005354:	4282      	cmp	r2, r0
 8005356:	d85d      	bhi.n	8005414 <_malloc_r+0x2ac>
 8005358:	4202      	tst	r2, r0
 800535a:	d106      	bne.n	800536a <_malloc_r+0x202>
 800535c:	f023 0303 	bic.w	r3, r3, #3
 8005360:	0052      	lsls	r2, r2, #1
 8005362:	4202      	tst	r2, r0
 8005364:	f103 0304 	add.w	r3, r3, #4
 8005368:	d0fa      	beq.n	8005360 <_malloc_r+0x1f8>
 800536a:	eb05 08c3 	add.w	r8, r5, r3, lsl #3
 800536e:	46c2      	mov	sl, r8
 8005370:	469c      	mov	ip, r3
 8005372:	f8da 600c 	ldr.w	r6, [sl, #12]
 8005376:	4556      	cmp	r6, sl
 8005378:	d02c      	beq.n	80053d4 <_malloc_r+0x26c>
 800537a:	6870      	ldr	r0, [r6, #4]
 800537c:	68f7      	ldr	r7, [r6, #12]
 800537e:	f020 0003 	bic.w	r0, r0, #3
 8005382:	ebc4 0e00 	rsb	lr, r4, r0
 8005386:	f1be 0f0f 	cmp.w	lr, #15
 800538a:	dd11      	ble.n	80053b0 <_malloc_r+0x248>
 800538c:	1933      	adds	r3, r6, r4
 800538e:	f044 0401 	orr.w	r4, r4, #1
 8005392:	6074      	str	r4, [r6, #4]
 8005394:	f856 2f08 	ldr.w	r2, [r6, #8]!
 8005398:	60d7      	str	r7, [r2, #12]
 800539a:	60ba      	str	r2, [r7, #8]
 800539c:	f04e 0201 	orr.w	r2, lr, #1
 80053a0:	616b      	str	r3, [r5, #20]
 80053a2:	612b      	str	r3, [r5, #16]
 80053a4:	60d9      	str	r1, [r3, #12]
 80053a6:	6099      	str	r1, [r3, #8]
 80053a8:	605a      	str	r2, [r3, #4]
 80053aa:	f843 e00e 	str.w	lr, [r3, lr]
 80053ae:	e00b      	b.n	80053c8 <_malloc_r+0x260>
 80053b0:	f1be 0f00 	cmp.w	lr, #0
 80053b4:	db0c      	blt.n	80053d0 <_malloc_r+0x268>
 80053b6:	1833      	adds	r3, r6, r0
 80053b8:	685a      	ldr	r2, [r3, #4]
 80053ba:	f042 0201 	orr.w	r2, r2, #1
 80053be:	605a      	str	r2, [r3, #4]
 80053c0:	f856 3f08 	ldr.w	r3, [r6, #8]!
 80053c4:	60df      	str	r7, [r3, #12]
 80053c6:	60bb      	str	r3, [r7, #8]
 80053c8:	4648      	mov	r0, r9
 80053ca:	f000 f903 	bl	80055d4 <__malloc_unlock>
 80053ce:	e0d5      	b.n	800557c <_malloc_r+0x414>
 80053d0:	463e      	mov	r6, r7
 80053d2:	e7d0      	b.n	8005376 <_malloc_r+0x20e>
 80053d4:	f10c 0c01 	add.w	ip, ip, #1
 80053d8:	f01c 0f03 	tst.w	ip, #3
 80053dc:	f10a 0a08 	add.w	sl, sl, #8
 80053e0:	d1c7      	bne.n	8005372 <_malloc_r+0x20a>
 80053e2:	0798      	lsls	r0, r3, #30
 80053e4:	d104      	bne.n	80053f0 <_malloc_r+0x288>
 80053e6:	686b      	ldr	r3, [r5, #4]
 80053e8:	ea23 0302 	bic.w	r3, r3, r2
 80053ec:	606b      	str	r3, [r5, #4]
 80053ee:	e004      	b.n	80053fa <_malloc_r+0x292>
 80053f0:	f858 0908 	ldr.w	r0, [r8], #-8
 80053f4:	3b01      	subs	r3, #1
 80053f6:	4580      	cmp	r8, r0
 80053f8:	d0f3      	beq.n	80053e2 <_malloc_r+0x27a>
 80053fa:	6868      	ldr	r0, [r5, #4]
 80053fc:	0052      	lsls	r2, r2, #1
 80053fe:	4282      	cmp	r2, r0
 8005400:	d808      	bhi.n	8005414 <_malloc_r+0x2ac>
 8005402:	b13a      	cbz	r2, 8005414 <_malloc_r+0x2ac>
 8005404:	4663      	mov	r3, ip
 8005406:	4202      	tst	r2, r0
 8005408:	d1af      	bne.n	800536a <_malloc_r+0x202>
 800540a:	3304      	adds	r3, #4
 800540c:	0052      	lsls	r2, r2, #1
 800540e:	e7fa      	b.n	8005406 <_malloc_r+0x29e>
 8005410:	20000130 	.word	0x20000130
 8005414:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8005418:	f8db 6004 	ldr.w	r6, [fp, #4]
 800541c:	f026 0603 	bic.w	r6, r6, #3
 8005420:	42b4      	cmp	r4, r6
 8005422:	d803      	bhi.n	800542c <_malloc_r+0x2c4>
 8005424:	1b33      	subs	r3, r6, r4
 8005426:	2b0f      	cmp	r3, #15
 8005428:	f300 809b 	bgt.w	8005562 <_malloc_r+0x3fa>
 800542c:	4a55      	ldr	r2, [pc, #340]	; (8005584 <_malloc_r+0x41c>)
 800542e:	4956      	ldr	r1, [pc, #344]	; (8005588 <_malloc_r+0x420>)
 8005430:	6812      	ldr	r2, [r2, #0]
 8005432:	6808      	ldr	r0, [r1, #0]
 8005434:	f102 0810 	add.w	r8, r2, #16
 8005438:	4a54      	ldr	r2, [pc, #336]	; (800558c <_malloc_r+0x424>)
 800543a:	3001      	adds	r0, #1
 800543c:	9101      	str	r1, [sp, #4]
 800543e:	44a0      	add	r8, r4
 8005440:	bf1f      	itttt	ne
 8005442:	f102 31ff 	addne.w	r1, r2, #4294967295
 8005446:	4488      	addne	r8, r1
 8005448:	4251      	negne	r1, r2
 800544a:	ea01 0808 	andne.w	r8, r1, r8
 800544e:	eb0b 0306 	add.w	r3, fp, r6
 8005452:	4641      	mov	r1, r8
 8005454:	4648      	mov	r0, r9
 8005456:	9203      	str	r2, [sp, #12]
 8005458:	9302      	str	r3, [sp, #8]
 800545a:	f000 fb91 	bl	8005b80 <_sbrk_r>
 800545e:	1c42      	adds	r2, r0, #1
 8005460:	4607      	mov	r7, r0
 8005462:	d06f      	beq.n	8005544 <_malloc_r+0x3dc>
 8005464:	9b02      	ldr	r3, [sp, #8]
 8005466:	9a03      	ldr	r2, [sp, #12]
 8005468:	4283      	cmp	r3, r0
 800546a:	d901      	bls.n	8005470 <_malloc_r+0x308>
 800546c:	45ab      	cmp	fp, r5
 800546e:	d169      	bne.n	8005544 <_malloc_r+0x3dc>
 8005470:	f8df a124 	ldr.w	sl, [pc, #292]	; 8005598 <_malloc_r+0x430>
 8005474:	42bb      	cmp	r3, r7
 8005476:	f8da 0000 	ldr.w	r0, [sl]
 800547a:	f8df c120 	ldr.w	ip, [pc, #288]	; 800559c <_malloc_r+0x434>
 800547e:	4440      	add	r0, r8
 8005480:	f8ca 0000 	str.w	r0, [sl]
 8005484:	d108      	bne.n	8005498 <_malloc_r+0x330>
 8005486:	ea13 0f0c 	tst.w	r3, ip
 800548a:	d105      	bne.n	8005498 <_malloc_r+0x330>
 800548c:	68ab      	ldr	r3, [r5, #8]
 800548e:	4446      	add	r6, r8
 8005490:	f046 0601 	orr.w	r6, r6, #1
 8005494:	605e      	str	r6, [r3, #4]
 8005496:	e049      	b.n	800552c <_malloc_r+0x3c4>
 8005498:	9901      	ldr	r1, [sp, #4]
 800549a:	f8d1 e000 	ldr.w	lr, [r1]
 800549e:	f1be 3fff 	cmp.w	lr, #4294967295
 80054a2:	bf15      	itete	ne
 80054a4:	1afb      	subne	r3, r7, r3
 80054a6:	4b38      	ldreq	r3, [pc, #224]	; (8005588 <_malloc_r+0x420>)
 80054a8:	181b      	addne	r3, r3, r0
 80054aa:	601f      	streq	r7, [r3, #0]
 80054ac:	bf18      	it	ne
 80054ae:	f8ca 3000 	strne.w	r3, [sl]
 80054b2:	f017 0307 	ands.w	r3, r7, #7
 80054b6:	bf1c      	itt	ne
 80054b8:	f1c3 0308 	rsbne	r3, r3, #8
 80054bc:	18ff      	addne	r7, r7, r3
 80054be:	44b8      	add	r8, r7
 80054c0:	441a      	add	r2, r3
 80054c2:	ea08 080c 	and.w	r8, r8, ip
 80054c6:	ebc8 0802 	rsb	r8, r8, r2
 80054ca:	4641      	mov	r1, r8
 80054cc:	4648      	mov	r0, r9
 80054ce:	f000 fb57 	bl	8005b80 <_sbrk_r>
 80054d2:	1c43      	adds	r3, r0, #1
 80054d4:	bf04      	itt	eq
 80054d6:	4638      	moveq	r0, r7
 80054d8:	f04f 0800 	moveq.w	r8, #0
 80054dc:	f8da 3000 	ldr.w	r3, [sl]
 80054e0:	1bc2      	subs	r2, r0, r7
 80054e2:	4442      	add	r2, r8
 80054e4:	4443      	add	r3, r8
 80054e6:	f042 0201 	orr.w	r2, r2, #1
 80054ea:	45ab      	cmp	fp, r5
 80054ec:	60af      	str	r7, [r5, #8]
 80054ee:	f8ca 3000 	str.w	r3, [sl]
 80054f2:	607a      	str	r2, [r7, #4]
 80054f4:	d01a      	beq.n	800552c <_malloc_r+0x3c4>
 80054f6:	2e0f      	cmp	r6, #15
 80054f8:	d802      	bhi.n	8005500 <_malloc_r+0x398>
 80054fa:	2301      	movs	r3, #1
 80054fc:	607b      	str	r3, [r7, #4]
 80054fe:	e021      	b.n	8005544 <_malloc_r+0x3dc>
 8005500:	f8db 3004 	ldr.w	r3, [fp, #4]
 8005504:	3e0c      	subs	r6, #12
 8005506:	f026 0607 	bic.w	r6, r6, #7
 800550a:	f003 0301 	and.w	r3, r3, #1
 800550e:	4333      	orrs	r3, r6
 8005510:	f8cb 3004 	str.w	r3, [fp, #4]
 8005514:	2205      	movs	r2, #5
 8005516:	eb0b 0306 	add.w	r3, fp, r6
 800551a:	2e0f      	cmp	r6, #15
 800551c:	605a      	str	r2, [r3, #4]
 800551e:	609a      	str	r2, [r3, #8]
 8005520:	d904      	bls.n	800552c <_malloc_r+0x3c4>
 8005522:	f10b 0108 	add.w	r1, fp, #8
 8005526:	4648      	mov	r0, r9
 8005528:	f000 fc3c 	bl	8005da4 <_free_r>
 800552c:	4a18      	ldr	r2, [pc, #96]	; (8005590 <_malloc_r+0x428>)
 800552e:	f8da 3000 	ldr.w	r3, [sl]
 8005532:	6811      	ldr	r1, [r2, #0]
 8005534:	428b      	cmp	r3, r1
 8005536:	bf88      	it	hi
 8005538:	6013      	strhi	r3, [r2, #0]
 800553a:	4a16      	ldr	r2, [pc, #88]	; (8005594 <_malloc_r+0x42c>)
 800553c:	6811      	ldr	r1, [r2, #0]
 800553e:	428b      	cmp	r3, r1
 8005540:	bf88      	it	hi
 8005542:	6013      	strhi	r3, [r2, #0]
 8005544:	68ab      	ldr	r3, [r5, #8]
 8005546:	685a      	ldr	r2, [r3, #4]
 8005548:	f022 0203 	bic.w	r2, r2, #3
 800554c:	4294      	cmp	r4, r2
 800554e:	eba2 0304 	sub.w	r3, r2, r4
 8005552:	d801      	bhi.n	8005558 <_malloc_r+0x3f0>
 8005554:	2b0f      	cmp	r3, #15
 8005556:	dc04      	bgt.n	8005562 <_malloc_r+0x3fa>
 8005558:	4648      	mov	r0, r9
 800555a:	f000 f83b 	bl	80055d4 <__malloc_unlock>
 800555e:	2600      	movs	r6, #0
 8005560:	e00c      	b.n	800557c <_malloc_r+0x414>
 8005562:	68ae      	ldr	r6, [r5, #8]
 8005564:	f044 0201 	orr.w	r2, r4, #1
 8005568:	f043 0301 	orr.w	r3, r3, #1
 800556c:	4434      	add	r4, r6
 800556e:	6072      	str	r2, [r6, #4]
 8005570:	60ac      	str	r4, [r5, #8]
 8005572:	6063      	str	r3, [r4, #4]
 8005574:	4648      	mov	r0, r9
 8005576:	f000 f82d 	bl	80055d4 <__malloc_unlock>
 800557a:	3608      	adds	r6, #8
 800557c:	4630      	mov	r0, r6
 800557e:	b005      	add	sp, #20
 8005580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005584:	2000056c 	.word	0x2000056c
 8005588:	2000053c 	.word	0x2000053c
 800558c:	00000080 	.word	0x00000080
 8005590:	20000568 	.word	0x20000568
 8005594:	20000564 	.word	0x20000564
 8005598:	20000570 	.word	0x20000570
 800559c:	0000007f 	.word	0x0000007f

080055a0 <memchr>:
 80055a0:	b510      	push	{r4, lr}
 80055a2:	b2c9      	uxtb	r1, r1
 80055a4:	4402      	add	r2, r0
 80055a6:	4290      	cmp	r0, r2
 80055a8:	4603      	mov	r3, r0
 80055aa:	d005      	beq.n	80055b8 <memchr+0x18>
 80055ac:	781c      	ldrb	r4, [r3, #0]
 80055ae:	3001      	adds	r0, #1
 80055b0:	428c      	cmp	r4, r1
 80055b2:	d1f8      	bne.n	80055a6 <memchr+0x6>
 80055b4:	4618      	mov	r0, r3
 80055b6:	bd10      	pop	{r4, pc}
 80055b8:	2000      	movs	r0, #0
 80055ba:	bd10      	pop	{r4, pc}

080055bc <memcpy>:
 80055bc:	b510      	push	{r4, lr}
 80055be:	1e43      	subs	r3, r0, #1
 80055c0:	440a      	add	r2, r1
 80055c2:	4291      	cmp	r1, r2
 80055c4:	d004      	beq.n	80055d0 <memcpy+0x14>
 80055c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80055ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80055ce:	e7f8      	b.n	80055c2 <memcpy+0x6>
 80055d0:	bd10      	pop	{r4, pc}

080055d2 <__malloc_lock>:
 80055d2:	4770      	bx	lr

080055d4 <__malloc_unlock>:
 80055d4:	4770      	bx	lr

080055d6 <_Balloc>:
 80055d6:	b570      	push	{r4, r5, r6, lr}
 80055d8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80055da:	4604      	mov	r4, r0
 80055dc:	460e      	mov	r6, r1
 80055de:	b93d      	cbnz	r5, 80055f0 <_Balloc+0x1a>
 80055e0:	2010      	movs	r0, #16
 80055e2:	f7ff fdb9 	bl	8005158 <malloc>
 80055e6:	6260      	str	r0, [r4, #36]	; 0x24
 80055e8:	6045      	str	r5, [r0, #4]
 80055ea:	6085      	str	r5, [r0, #8]
 80055ec:	6005      	str	r5, [r0, #0]
 80055ee:	60c5      	str	r5, [r0, #12]
 80055f0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80055f2:	68eb      	ldr	r3, [r5, #12]
 80055f4:	b143      	cbz	r3, 8005608 <_Balloc+0x32>
 80055f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80055f8:	68db      	ldr	r3, [r3, #12]
 80055fa:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80055fe:	b178      	cbz	r0, 8005620 <_Balloc+0x4a>
 8005600:	6802      	ldr	r2, [r0, #0]
 8005602:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8005606:	e017      	b.n	8005638 <_Balloc+0x62>
 8005608:	2221      	movs	r2, #33	; 0x21
 800560a:	2104      	movs	r1, #4
 800560c:	4620      	mov	r0, r4
 800560e:	f000 fb46 	bl	8005c9e <_calloc_r>
 8005612:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005614:	60e8      	str	r0, [r5, #12]
 8005616:	68db      	ldr	r3, [r3, #12]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d1ec      	bne.n	80055f6 <_Balloc+0x20>
 800561c:	2000      	movs	r0, #0
 800561e:	bd70      	pop	{r4, r5, r6, pc}
 8005620:	2101      	movs	r1, #1
 8005622:	fa01 f506 	lsl.w	r5, r1, r6
 8005626:	1d6a      	adds	r2, r5, #5
 8005628:	0092      	lsls	r2, r2, #2
 800562a:	4620      	mov	r0, r4
 800562c:	f000 fb37 	bl	8005c9e <_calloc_r>
 8005630:	2800      	cmp	r0, #0
 8005632:	d0f3      	beq.n	800561c <_Balloc+0x46>
 8005634:	6046      	str	r6, [r0, #4]
 8005636:	6085      	str	r5, [r0, #8]
 8005638:	2300      	movs	r3, #0
 800563a:	6103      	str	r3, [r0, #16]
 800563c:	60c3      	str	r3, [r0, #12]
 800563e:	bd70      	pop	{r4, r5, r6, pc}

08005640 <_Bfree>:
 8005640:	b570      	push	{r4, r5, r6, lr}
 8005642:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005644:	4606      	mov	r6, r0
 8005646:	460d      	mov	r5, r1
 8005648:	b93c      	cbnz	r4, 800565a <_Bfree+0x1a>
 800564a:	2010      	movs	r0, #16
 800564c:	f7ff fd84 	bl	8005158 <malloc>
 8005650:	6270      	str	r0, [r6, #36]	; 0x24
 8005652:	6044      	str	r4, [r0, #4]
 8005654:	6084      	str	r4, [r0, #8]
 8005656:	6004      	str	r4, [r0, #0]
 8005658:	60c4      	str	r4, [r0, #12]
 800565a:	b13d      	cbz	r5, 800566c <_Bfree+0x2c>
 800565c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800565e:	686a      	ldr	r2, [r5, #4]
 8005660:	68db      	ldr	r3, [r3, #12]
 8005662:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005666:	6029      	str	r1, [r5, #0]
 8005668:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800566c:	bd70      	pop	{r4, r5, r6, pc}

0800566e <__multadd>:
 800566e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005672:	4606      	mov	r6, r0
 8005674:	460c      	mov	r4, r1
 8005676:	690d      	ldr	r5, [r1, #16]
 8005678:	461f      	mov	r7, r3
 800567a:	f101 0e14 	add.w	lr, r1, #20
 800567e:	2300      	movs	r3, #0
 8005680:	f8de 0000 	ldr.w	r0, [lr]
 8005684:	3301      	adds	r3, #1
 8005686:	b281      	uxth	r1, r0
 8005688:	fb02 7101 	mla	r1, r2, r1, r7
 800568c:	0c00      	lsrs	r0, r0, #16
 800568e:	0c0f      	lsrs	r7, r1, #16
 8005690:	fb02 7000 	mla	r0, r2, r0, r7
 8005694:	b289      	uxth	r1, r1
 8005696:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800569a:	429d      	cmp	r5, r3
 800569c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80056a0:	f84e 1b04 	str.w	r1, [lr], #4
 80056a4:	dcec      	bgt.n	8005680 <__multadd+0x12>
 80056a6:	b1d7      	cbz	r7, 80056de <__multadd+0x70>
 80056a8:	68a3      	ldr	r3, [r4, #8]
 80056aa:	429d      	cmp	r5, r3
 80056ac:	db12      	blt.n	80056d4 <__multadd+0x66>
 80056ae:	6861      	ldr	r1, [r4, #4]
 80056b0:	4630      	mov	r0, r6
 80056b2:	3101      	adds	r1, #1
 80056b4:	f7ff ff8f 	bl	80055d6 <_Balloc>
 80056b8:	4680      	mov	r8, r0
 80056ba:	6922      	ldr	r2, [r4, #16]
 80056bc:	f104 010c 	add.w	r1, r4, #12
 80056c0:	3202      	adds	r2, #2
 80056c2:	0092      	lsls	r2, r2, #2
 80056c4:	300c      	adds	r0, #12
 80056c6:	f7ff ff79 	bl	80055bc <memcpy>
 80056ca:	4621      	mov	r1, r4
 80056cc:	4630      	mov	r0, r6
 80056ce:	f7ff ffb7 	bl	8005640 <_Bfree>
 80056d2:	4644      	mov	r4, r8
 80056d4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80056d8:	3501      	adds	r5, #1
 80056da:	615f      	str	r7, [r3, #20]
 80056dc:	6125      	str	r5, [r4, #16]
 80056de:	4620      	mov	r0, r4
 80056e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080056e4 <__hi0bits>:
 80056e4:	0c03      	lsrs	r3, r0, #16
 80056e6:	041b      	lsls	r3, r3, #16
 80056e8:	b913      	cbnz	r3, 80056f0 <__hi0bits+0xc>
 80056ea:	0400      	lsls	r0, r0, #16
 80056ec:	2310      	movs	r3, #16
 80056ee:	e000      	b.n	80056f2 <__hi0bits+0xe>
 80056f0:	2300      	movs	r3, #0
 80056f2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80056f6:	bf04      	itt	eq
 80056f8:	0200      	lsleq	r0, r0, #8
 80056fa:	3308      	addeq	r3, #8
 80056fc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005700:	bf04      	itt	eq
 8005702:	0100      	lsleq	r0, r0, #4
 8005704:	3304      	addeq	r3, #4
 8005706:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800570a:	bf04      	itt	eq
 800570c:	0080      	lsleq	r0, r0, #2
 800570e:	3302      	addeq	r3, #2
 8005710:	2800      	cmp	r0, #0
 8005712:	db03      	blt.n	800571c <__hi0bits+0x38>
 8005714:	0042      	lsls	r2, r0, #1
 8005716:	d503      	bpl.n	8005720 <__hi0bits+0x3c>
 8005718:	1c58      	adds	r0, r3, #1
 800571a:	4770      	bx	lr
 800571c:	4618      	mov	r0, r3
 800571e:	4770      	bx	lr
 8005720:	2020      	movs	r0, #32
 8005722:	4770      	bx	lr

08005724 <__lo0bits>:
 8005724:	6803      	ldr	r3, [r0, #0]
 8005726:	f013 0207 	ands.w	r2, r3, #7
 800572a:	d00b      	beq.n	8005744 <__lo0bits+0x20>
 800572c:	07d9      	lsls	r1, r3, #31
 800572e:	d422      	bmi.n	8005776 <__lo0bits+0x52>
 8005730:	079a      	lsls	r2, r3, #30
 8005732:	bf4b      	itete	mi
 8005734:	085b      	lsrmi	r3, r3, #1
 8005736:	089b      	lsrpl	r3, r3, #2
 8005738:	6003      	strmi	r3, [r0, #0]
 800573a:	6003      	strpl	r3, [r0, #0]
 800573c:	bf4c      	ite	mi
 800573e:	2001      	movmi	r0, #1
 8005740:	2002      	movpl	r0, #2
 8005742:	4770      	bx	lr
 8005744:	b299      	uxth	r1, r3
 8005746:	b909      	cbnz	r1, 800574c <__lo0bits+0x28>
 8005748:	0c1b      	lsrs	r3, r3, #16
 800574a:	2210      	movs	r2, #16
 800574c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005750:	bf04      	itt	eq
 8005752:	0a1b      	lsreq	r3, r3, #8
 8005754:	3208      	addeq	r2, #8
 8005756:	0719      	lsls	r1, r3, #28
 8005758:	bf04      	itt	eq
 800575a:	091b      	lsreq	r3, r3, #4
 800575c:	3204      	addeq	r2, #4
 800575e:	0799      	lsls	r1, r3, #30
 8005760:	bf04      	itt	eq
 8005762:	089b      	lsreq	r3, r3, #2
 8005764:	3202      	addeq	r2, #2
 8005766:	07d9      	lsls	r1, r3, #31
 8005768:	d402      	bmi.n	8005770 <__lo0bits+0x4c>
 800576a:	085b      	lsrs	r3, r3, #1
 800576c:	d005      	beq.n	800577a <__lo0bits+0x56>
 800576e:	3201      	adds	r2, #1
 8005770:	6003      	str	r3, [r0, #0]
 8005772:	4610      	mov	r0, r2
 8005774:	4770      	bx	lr
 8005776:	2000      	movs	r0, #0
 8005778:	4770      	bx	lr
 800577a:	2020      	movs	r0, #32
 800577c:	4770      	bx	lr

0800577e <__i2b>:
 800577e:	b510      	push	{r4, lr}
 8005780:	460c      	mov	r4, r1
 8005782:	2101      	movs	r1, #1
 8005784:	f7ff ff27 	bl	80055d6 <_Balloc>
 8005788:	2201      	movs	r2, #1
 800578a:	6144      	str	r4, [r0, #20]
 800578c:	6102      	str	r2, [r0, #16]
 800578e:	bd10      	pop	{r4, pc}

08005790 <__multiply>:
 8005790:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005794:	4614      	mov	r4, r2
 8005796:	690a      	ldr	r2, [r1, #16]
 8005798:	6923      	ldr	r3, [r4, #16]
 800579a:	4688      	mov	r8, r1
 800579c:	429a      	cmp	r2, r3
 800579e:	bfbe      	ittt	lt
 80057a0:	460b      	movlt	r3, r1
 80057a2:	46a0      	movlt	r8, r4
 80057a4:	461c      	movlt	r4, r3
 80057a6:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80057aa:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80057ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80057b2:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80057b6:	eb07 0609 	add.w	r6, r7, r9
 80057ba:	429e      	cmp	r6, r3
 80057bc:	bfc8      	it	gt
 80057be:	3101      	addgt	r1, #1
 80057c0:	f7ff ff09 	bl	80055d6 <_Balloc>
 80057c4:	f100 0514 	add.w	r5, r0, #20
 80057c8:	462b      	mov	r3, r5
 80057ca:	eb05 0c86 	add.w	ip, r5, r6, lsl #2
 80057ce:	2200      	movs	r2, #0
 80057d0:	4563      	cmp	r3, ip
 80057d2:	d202      	bcs.n	80057da <__multiply+0x4a>
 80057d4:	f843 2b04 	str.w	r2, [r3], #4
 80057d8:	e7fa      	b.n	80057d0 <__multiply+0x40>
 80057da:	f104 0214 	add.w	r2, r4, #20
 80057de:	f108 0114 	add.w	r1, r8, #20
 80057e2:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80057e6:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80057ea:	9300      	str	r3, [sp, #0]
 80057ec:	9b00      	ldr	r3, [sp, #0]
 80057ee:	9201      	str	r2, [sp, #4]
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d957      	bls.n	80058a4 <__multiply+0x114>
 80057f4:	f8b2 b000 	ldrh.w	fp, [r2]
 80057f8:	f1bb 0f00 	cmp.w	fp, #0
 80057fc:	d023      	beq.n	8005846 <__multiply+0xb6>
 80057fe:	4689      	mov	r9, r1
 8005800:	46ae      	mov	lr, r5
 8005802:	f04f 0800 	mov.w	r8, #0
 8005806:	f859 4b04 	ldr.w	r4, [r9], #4
 800580a:	f8be a000 	ldrh.w	sl, [lr]
 800580e:	b2a3      	uxth	r3, r4
 8005810:	fb0b a303 	mla	r3, fp, r3, sl
 8005814:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005818:	f8de 4000 	ldr.w	r4, [lr]
 800581c:	4443      	add	r3, r8
 800581e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005822:	fb0b 840a 	mla	r4, fp, sl, r8
 8005826:	46f2      	mov	sl, lr
 8005828:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800582c:	b29b      	uxth	r3, r3
 800582e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005832:	454f      	cmp	r7, r9
 8005834:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005838:	f84a 3b04 	str.w	r3, [sl], #4
 800583c:	d901      	bls.n	8005842 <__multiply+0xb2>
 800583e:	46d6      	mov	lr, sl
 8005840:	e7e1      	b.n	8005806 <__multiply+0x76>
 8005842:	f8ce 8004 	str.w	r8, [lr, #4]
 8005846:	9b01      	ldr	r3, [sp, #4]
 8005848:	3204      	adds	r2, #4
 800584a:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800584e:	f1ba 0f00 	cmp.w	sl, #0
 8005852:	d021      	beq.n	8005898 <__multiply+0x108>
 8005854:	462c      	mov	r4, r5
 8005856:	4689      	mov	r9, r1
 8005858:	682b      	ldr	r3, [r5, #0]
 800585a:	f04f 0800 	mov.w	r8, #0
 800585e:	f8b9 e000 	ldrh.w	lr, [r9]
 8005862:	f8b4 b002 	ldrh.w	fp, [r4, #2]
 8005866:	b29b      	uxth	r3, r3
 8005868:	fb0a be0e 	mla	lr, sl, lr, fp
 800586c:	46a3      	mov	fp, r4
 800586e:	44f0      	add	r8, lr
 8005870:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8005874:	f84b 3b04 	str.w	r3, [fp], #4
 8005878:	f859 3b04 	ldr.w	r3, [r9], #4
 800587c:	f8b4 e004 	ldrh.w	lr, [r4, #4]
 8005880:	0c1b      	lsrs	r3, r3, #16
 8005882:	fb0a e303 	mla	r3, sl, r3, lr
 8005886:	454f      	cmp	r7, r9
 8005888:	eb03 4318 	add.w	r3, r3, r8, lsr #16
 800588c:	ea4f 4813 	mov.w	r8, r3, lsr #16
 8005890:	d901      	bls.n	8005896 <__multiply+0x106>
 8005892:	465c      	mov	r4, fp
 8005894:	e7e3      	b.n	800585e <__multiply+0xce>
 8005896:	6063      	str	r3, [r4, #4]
 8005898:	3504      	adds	r5, #4
 800589a:	e7a7      	b.n	80057ec <__multiply+0x5c>
 800589c:	f85c 3d04 	ldr.w	r3, [ip, #-4]!
 80058a0:	b913      	cbnz	r3, 80058a8 <__multiply+0x118>
 80058a2:	3e01      	subs	r6, #1
 80058a4:	2e00      	cmp	r6, #0
 80058a6:	dcf9      	bgt.n	800589c <__multiply+0x10c>
 80058a8:	6106      	str	r6, [r0, #16]
 80058aa:	b003      	add	sp, #12
 80058ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080058b0 <__pow5mult>:
 80058b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058b4:	4615      	mov	r5, r2
 80058b6:	f012 0203 	ands.w	r2, r2, #3
 80058ba:	4606      	mov	r6, r0
 80058bc:	460f      	mov	r7, r1
 80058be:	d007      	beq.n	80058d0 <__pow5mult+0x20>
 80058c0:	4c21      	ldr	r4, [pc, #132]	; (8005948 <__pow5mult+0x98>)
 80058c2:	3a01      	subs	r2, #1
 80058c4:	2300      	movs	r3, #0
 80058c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80058ca:	f7ff fed0 	bl	800566e <__multadd>
 80058ce:	4607      	mov	r7, r0
 80058d0:	10ad      	asrs	r5, r5, #2
 80058d2:	d036      	beq.n	8005942 <__pow5mult+0x92>
 80058d4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80058d6:	b93c      	cbnz	r4, 80058e8 <__pow5mult+0x38>
 80058d8:	2010      	movs	r0, #16
 80058da:	f7ff fc3d 	bl	8005158 <malloc>
 80058de:	6270      	str	r0, [r6, #36]	; 0x24
 80058e0:	6044      	str	r4, [r0, #4]
 80058e2:	6084      	str	r4, [r0, #8]
 80058e4:	6004      	str	r4, [r0, #0]
 80058e6:	60c4      	str	r4, [r0, #12]
 80058e8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80058ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80058f0:	b94c      	cbnz	r4, 8005906 <__pow5mult+0x56>
 80058f2:	f240 2171 	movw	r1, #625	; 0x271
 80058f6:	4630      	mov	r0, r6
 80058f8:	f7ff ff41 	bl	800577e <__i2b>
 80058fc:	4604      	mov	r4, r0
 80058fe:	2300      	movs	r3, #0
 8005900:	f8c8 0008 	str.w	r0, [r8, #8]
 8005904:	6003      	str	r3, [r0, #0]
 8005906:	f04f 0800 	mov.w	r8, #0
 800590a:	07eb      	lsls	r3, r5, #31
 800590c:	d50a      	bpl.n	8005924 <__pow5mult+0x74>
 800590e:	4639      	mov	r1, r7
 8005910:	4622      	mov	r2, r4
 8005912:	4630      	mov	r0, r6
 8005914:	f7ff ff3c 	bl	8005790 <__multiply>
 8005918:	4681      	mov	r9, r0
 800591a:	4639      	mov	r1, r7
 800591c:	4630      	mov	r0, r6
 800591e:	f7ff fe8f 	bl	8005640 <_Bfree>
 8005922:	464f      	mov	r7, r9
 8005924:	106d      	asrs	r5, r5, #1
 8005926:	d00c      	beq.n	8005942 <__pow5mult+0x92>
 8005928:	6820      	ldr	r0, [r4, #0]
 800592a:	b108      	cbz	r0, 8005930 <__pow5mult+0x80>
 800592c:	4604      	mov	r4, r0
 800592e:	e7ec      	b.n	800590a <__pow5mult+0x5a>
 8005930:	4622      	mov	r2, r4
 8005932:	4621      	mov	r1, r4
 8005934:	4630      	mov	r0, r6
 8005936:	f7ff ff2b 	bl	8005790 <__multiply>
 800593a:	6020      	str	r0, [r4, #0]
 800593c:	f8c0 8000 	str.w	r8, [r0]
 8005940:	e7f4      	b.n	800592c <__pow5mult+0x7c>
 8005942:	4638      	mov	r0, r7
 8005944:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005948:	08006940 	.word	0x08006940

0800594c <__lshift>:
 800594c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005950:	460c      	mov	r4, r1
 8005952:	4607      	mov	r7, r0
 8005954:	4691      	mov	r9, r2
 8005956:	6926      	ldr	r6, [r4, #16]
 8005958:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800595c:	4456      	add	r6, sl
 800595e:	6849      	ldr	r1, [r1, #4]
 8005960:	68a3      	ldr	r3, [r4, #8]
 8005962:	1c75      	adds	r5, r6, #1
 8005964:	42ab      	cmp	r3, r5
 8005966:	da02      	bge.n	800596e <__lshift+0x22>
 8005968:	3101      	adds	r1, #1
 800596a:	005b      	lsls	r3, r3, #1
 800596c:	e7fa      	b.n	8005964 <__lshift+0x18>
 800596e:	4638      	mov	r0, r7
 8005970:	f7ff fe31 	bl	80055d6 <_Balloc>
 8005974:	2300      	movs	r3, #0
 8005976:	4680      	mov	r8, r0
 8005978:	461a      	mov	r2, r3
 800597a:	f100 0114 	add.w	r1, r0, #20
 800597e:	4553      	cmp	r3, sl
 8005980:	da03      	bge.n	800598a <__lshift+0x3e>
 8005982:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8005986:	3301      	adds	r3, #1
 8005988:	e7f9      	b.n	800597e <__lshift+0x32>
 800598a:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
 800598e:	6920      	ldr	r0, [r4, #16]
 8005990:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8005994:	f019 091f 	ands.w	r9, r9, #31
 8005998:	f104 0114 	add.w	r1, r4, #20
 800599c:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 80059a0:	d014      	beq.n	80059cc <__lshift+0x80>
 80059a2:	f1c9 0c20 	rsb	ip, r9, #32
 80059a6:	2200      	movs	r2, #0
 80059a8:	6808      	ldr	r0, [r1, #0]
 80059aa:	469a      	mov	sl, r3
 80059ac:	fa00 f009 	lsl.w	r0, r0, r9
 80059b0:	4302      	orrs	r2, r0
 80059b2:	f843 2b04 	str.w	r2, [r3], #4
 80059b6:	f851 2b04 	ldr.w	r2, [r1], #4
 80059ba:	458e      	cmp	lr, r1
 80059bc:	fa22 f20c 	lsr.w	r2, r2, ip
 80059c0:	d8f2      	bhi.n	80059a8 <__lshift+0x5c>
 80059c2:	f8ca 2004 	str.w	r2, [sl, #4]
 80059c6:	b142      	cbz	r2, 80059da <__lshift+0x8e>
 80059c8:	1cb5      	adds	r5, r6, #2
 80059ca:	e006      	b.n	80059da <__lshift+0x8e>
 80059cc:	3b04      	subs	r3, #4
 80059ce:	f851 2b04 	ldr.w	r2, [r1], #4
 80059d2:	458e      	cmp	lr, r1
 80059d4:	f843 2f04 	str.w	r2, [r3, #4]!
 80059d8:	d8f9      	bhi.n	80059ce <__lshift+0x82>
 80059da:	3d01      	subs	r5, #1
 80059dc:	4638      	mov	r0, r7
 80059de:	f8c8 5010 	str.w	r5, [r8, #16]
 80059e2:	4621      	mov	r1, r4
 80059e4:	f7ff fe2c 	bl	8005640 <_Bfree>
 80059e8:	4640      	mov	r0, r8
 80059ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080059ee <__mcmp>:
 80059ee:	6903      	ldr	r3, [r0, #16]
 80059f0:	690a      	ldr	r2, [r1, #16]
 80059f2:	b510      	push	{r4, lr}
 80059f4:	1a9b      	subs	r3, r3, r2
 80059f6:	d111      	bne.n	8005a1c <__mcmp+0x2e>
 80059f8:	0092      	lsls	r2, r2, #2
 80059fa:	3014      	adds	r0, #20
 80059fc:	3114      	adds	r1, #20
 80059fe:	1883      	adds	r3, r0, r2
 8005a00:	440a      	add	r2, r1
 8005a02:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8005a06:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8005a0a:	428c      	cmp	r4, r1
 8005a0c:	d002      	beq.n	8005a14 <__mcmp+0x26>
 8005a0e:	d307      	bcc.n	8005a20 <__mcmp+0x32>
 8005a10:	2001      	movs	r0, #1
 8005a12:	bd10      	pop	{r4, pc}
 8005a14:	4298      	cmp	r0, r3
 8005a16:	d3f4      	bcc.n	8005a02 <__mcmp+0x14>
 8005a18:	2000      	movs	r0, #0
 8005a1a:	bd10      	pop	{r4, pc}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	bd10      	pop	{r4, pc}
 8005a20:	f04f 30ff 	mov.w	r0, #4294967295
 8005a24:	bd10      	pop	{r4, pc}

08005a26 <__mdiff>:
 8005a26:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a2a:	460c      	mov	r4, r1
 8005a2c:	4607      	mov	r7, r0
 8005a2e:	4611      	mov	r1, r2
 8005a30:	4620      	mov	r0, r4
 8005a32:	4615      	mov	r5, r2
 8005a34:	f7ff ffdb 	bl	80059ee <__mcmp>
 8005a38:	1e06      	subs	r6, r0, #0
 8005a3a:	d108      	bne.n	8005a4e <__mdiff+0x28>
 8005a3c:	4631      	mov	r1, r6
 8005a3e:	4638      	mov	r0, r7
 8005a40:	f7ff fdc9 	bl	80055d6 <_Balloc>
 8005a44:	2301      	movs	r3, #1
 8005a46:	6103      	str	r3, [r0, #16]
 8005a48:	6146      	str	r6, [r0, #20]
 8005a4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a4e:	bfbc      	itt	lt
 8005a50:	4623      	movlt	r3, r4
 8005a52:	462c      	movlt	r4, r5
 8005a54:	4638      	mov	r0, r7
 8005a56:	6861      	ldr	r1, [r4, #4]
 8005a58:	bfba      	itte	lt
 8005a5a:	461d      	movlt	r5, r3
 8005a5c:	2601      	movlt	r6, #1
 8005a5e:	2600      	movge	r6, #0
 8005a60:	f7ff fdb9 	bl	80055d6 <_Balloc>
 8005a64:	692b      	ldr	r3, [r5, #16]
 8005a66:	60c6      	str	r6, [r0, #12]
 8005a68:	6926      	ldr	r6, [r4, #16]
 8005a6a:	f105 0914 	add.w	r9, r5, #20
 8005a6e:	f104 0114 	add.w	r1, r4, #20
 8005a72:	eb01 0786 	add.w	r7, r1, r6, lsl #2
 8005a76:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8005a7a:	f100 0514 	add.w	r5, r0, #20
 8005a7e:	f04f 0c00 	mov.w	ip, #0
 8005a82:	f851 2b04 	ldr.w	r2, [r1], #4
 8005a86:	f859 4b04 	ldr.w	r4, [r9], #4
 8005a8a:	b293      	uxth	r3, r2
 8005a8c:	449c      	add	ip, r3
 8005a8e:	b2a3      	uxth	r3, r4
 8005a90:	0c24      	lsrs	r4, r4, #16
 8005a92:	ebc3 030c 	rsb	r3, r3, ip
 8005a96:	ebc4 4212 	rsb	r2, r4, r2, lsr #16
 8005a9a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005a9e:	b29b      	uxth	r3, r3
 8005aa0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005aa4:	45c8      	cmp	r8, r9
 8005aa6:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8005aaa:	468e      	mov	lr, r1
 8005aac:	f845 2b04 	str.w	r2, [r5], #4
 8005ab0:	d8e7      	bhi.n	8005a82 <__mdiff+0x5c>
 8005ab2:	45be      	cmp	lr, r7
 8005ab4:	d20e      	bcs.n	8005ad4 <__mdiff+0xae>
 8005ab6:	f85e 1b04 	ldr.w	r1, [lr], #4
 8005aba:	b28a      	uxth	r2, r1
 8005abc:	4462      	add	r2, ip
 8005abe:	1413      	asrs	r3, r2, #16
 8005ac0:	eb03 4311 	add.w	r3, r3, r1, lsr #16
 8005ac4:	b292      	uxth	r2, r2
 8005ac6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005aca:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005ace:	f845 2b04 	str.w	r2, [r5], #4
 8005ad2:	e7ee      	b.n	8005ab2 <__mdiff+0x8c>
 8005ad4:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8005ad8:	b90b      	cbnz	r3, 8005ade <__mdiff+0xb8>
 8005ada:	3e01      	subs	r6, #1
 8005adc:	e7fa      	b.n	8005ad4 <__mdiff+0xae>
 8005ade:	6106      	str	r6, [r0, #16]
 8005ae0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08005ae4 <__d2b>:
 8005ae4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005ae8:	461c      	mov	r4, r3
 8005aea:	2101      	movs	r1, #1
 8005aec:	4690      	mov	r8, r2
 8005aee:	9e08      	ldr	r6, [sp, #32]
 8005af0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005af2:	f7ff fd70 	bl	80055d6 <_Balloc>
 8005af6:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8005afa:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8005afe:	4607      	mov	r7, r0
 8005b00:	b10c      	cbz	r4, 8005b06 <__d2b+0x22>
 8005b02:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005b06:	9201      	str	r2, [sp, #4]
 8005b08:	f1b8 0f00 	cmp.w	r8, #0
 8005b0c:	d019      	beq.n	8005b42 <__d2b+0x5e>
 8005b0e:	a802      	add	r0, sp, #8
 8005b10:	f840 8d08 	str.w	r8, [r0, #-8]!
 8005b14:	f7ff fe06 	bl	8005724 <__lo0bits>
 8005b18:	9b00      	ldr	r3, [sp, #0]
 8005b1a:	b148      	cbz	r0, 8005b30 <__d2b+0x4c>
 8005b1c:	9a01      	ldr	r2, [sp, #4]
 8005b1e:	f1c0 0120 	rsb	r1, r0, #32
 8005b22:	fa02 f101 	lsl.w	r1, r2, r1
 8005b26:	430b      	orrs	r3, r1
 8005b28:	40c2      	lsrs	r2, r0
 8005b2a:	617b      	str	r3, [r7, #20]
 8005b2c:	9201      	str	r2, [sp, #4]
 8005b2e:	e000      	b.n	8005b32 <__d2b+0x4e>
 8005b30:	617b      	str	r3, [r7, #20]
 8005b32:	9b01      	ldr	r3, [sp, #4]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	bf14      	ite	ne
 8005b38:	2102      	movne	r1, #2
 8005b3a:	2101      	moveq	r1, #1
 8005b3c:	61bb      	str	r3, [r7, #24]
 8005b3e:	6139      	str	r1, [r7, #16]
 8005b40:	e007      	b.n	8005b52 <__d2b+0x6e>
 8005b42:	a801      	add	r0, sp, #4
 8005b44:	f7ff fdee 	bl	8005724 <__lo0bits>
 8005b48:	9b01      	ldr	r3, [sp, #4]
 8005b4a:	2101      	movs	r1, #1
 8005b4c:	617b      	str	r3, [r7, #20]
 8005b4e:	6139      	str	r1, [r7, #16]
 8005b50:	3020      	adds	r0, #32
 8005b52:	b134      	cbz	r4, 8005b62 <__d2b+0x7e>
 8005b54:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005b58:	4404      	add	r4, r0
 8005b5a:	6034      	str	r4, [r6, #0]
 8005b5c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005b60:	e009      	b.n	8005b76 <__d2b+0x92>
 8005b62:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005b66:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005b6a:	6030      	str	r0, [r6, #0]
 8005b6c:	6918      	ldr	r0, [r3, #16]
 8005b6e:	f7ff fdb9 	bl	80056e4 <__hi0bits>
 8005b72:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005b76:	6028      	str	r0, [r5, #0]
 8005b78:	4638      	mov	r0, r7
 8005b7a:	b002      	add	sp, #8
 8005b7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005b80 <_sbrk_r>:
 8005b80:	b538      	push	{r3, r4, r5, lr}
 8005b82:	4c06      	ldr	r4, [pc, #24]	; (8005b9c <_sbrk_r+0x1c>)
 8005b84:	2300      	movs	r3, #0
 8005b86:	4605      	mov	r5, r0
 8005b88:	4608      	mov	r0, r1
 8005b8a:	6023      	str	r3, [r4, #0]
 8005b8c:	f000 fde6 	bl	800675c <_sbrk>
 8005b90:	1c43      	adds	r3, r0, #1
 8005b92:	d102      	bne.n	8005b9a <_sbrk_r+0x1a>
 8005b94:	6823      	ldr	r3, [r4, #0]
 8005b96:	b103      	cbz	r3, 8005b9a <_sbrk_r+0x1a>
 8005b98:	602b      	str	r3, [r5, #0]
 8005b9a:	bd38      	pop	{r3, r4, r5, pc}
 8005b9c:	20000728 	.word	0x20000728

08005ba0 <__ssprint_r>:
 8005ba0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ba4:	4693      	mov	fp, r2
 8005ba6:	6892      	ldr	r2, [r2, #8]
 8005ba8:	4681      	mov	r9, r0
 8005baa:	460c      	mov	r4, r1
 8005bac:	b34a      	cbz	r2, 8005c02 <__ssprint_r+0x62>
 8005bae:	2300      	movs	r3, #0
 8005bb0:	f8db a000 	ldr.w	sl, [fp]
 8005bb4:	9301      	str	r3, [sp, #4]
 8005bb6:	461f      	mov	r7, r3
 8005bb8:	e006      	b.n	8005bc8 <__ssprint_r+0x28>
 8005bba:	f8da 3000 	ldr.w	r3, [sl]
 8005bbe:	f8da 7004 	ldr.w	r7, [sl, #4]
 8005bc2:	9301      	str	r3, [sp, #4]
 8005bc4:	f10a 0a08 	add.w	sl, sl, #8
 8005bc8:	2f00      	cmp	r7, #0
 8005bca:	d0f6      	beq.n	8005bba <__ssprint_r+0x1a>
 8005bcc:	68a6      	ldr	r6, [r4, #8]
 8005bce:	42b7      	cmp	r7, r6
 8005bd0:	d360      	bcc.n	8005c94 <__ssprint_r+0xf4>
 8005bd2:	89a0      	ldrh	r0, [r4, #12]
 8005bd4:	f410 6f90 	tst.w	r0, #1152	; 0x480
 8005bd8:	d117      	bne.n	8005c0a <__ssprint_r+0x6a>
 8005bda:	42b7      	cmp	r7, r6
 8005bdc:	d35a      	bcc.n	8005c94 <__ssprint_r+0xf4>
 8005bde:	4632      	mov	r2, r6
 8005be0:	9901      	ldr	r1, [sp, #4]
 8005be2:	6820      	ldr	r0, [r4, #0]
 8005be4:	f000 f99c 	bl	8005f20 <memmove>
 8005be8:	68a2      	ldr	r2, [r4, #8]
 8005bea:	1b92      	subs	r2, r2, r6
 8005bec:	60a2      	str	r2, [r4, #8]
 8005bee:	6822      	ldr	r2, [r4, #0]
 8005bf0:	4416      	add	r6, r2
 8005bf2:	f8db 2008 	ldr.w	r2, [fp, #8]
 8005bf6:	6026      	str	r6, [r4, #0]
 8005bf8:	1bd7      	subs	r7, r2, r7
 8005bfa:	f8cb 7008 	str.w	r7, [fp, #8]
 8005bfe:	2f00      	cmp	r7, #0
 8005c00:	d1db      	bne.n	8005bba <__ssprint_r+0x1a>
 8005c02:	2000      	movs	r0, #0
 8005c04:	f8cb 0004 	str.w	r0, [fp, #4]
 8005c08:	e046      	b.n	8005c98 <__ssprint_r+0xf8>
 8005c0a:	6825      	ldr	r5, [r4, #0]
 8005c0c:	6921      	ldr	r1, [r4, #16]
 8005c0e:	2302      	movs	r3, #2
 8005c10:	ebc1 0805 	rsb	r8, r1, r5
 8005c14:	6965      	ldr	r5, [r4, #20]
 8005c16:	f108 0201 	add.w	r2, r8, #1
 8005c1a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005c1e:	fb95 f5f3 	sdiv	r5, r5, r3
 8005c22:	443a      	add	r2, r7
 8005c24:	4295      	cmp	r5, r2
 8005c26:	bf38      	it	cc
 8005c28:	4615      	movcc	r5, r2
 8005c2a:	0543      	lsls	r3, r0, #21
 8005c2c:	d510      	bpl.n	8005c50 <__ssprint_r+0xb0>
 8005c2e:	4629      	mov	r1, r5
 8005c30:	4648      	mov	r0, r9
 8005c32:	f7ff fa99 	bl	8005168 <_malloc_r>
 8005c36:	4606      	mov	r6, r0
 8005c38:	b1a0      	cbz	r0, 8005c64 <__ssprint_r+0xc4>
 8005c3a:	4642      	mov	r2, r8
 8005c3c:	6921      	ldr	r1, [r4, #16]
 8005c3e:	f7ff fcbd 	bl	80055bc <memcpy>
 8005c42:	89a2      	ldrh	r2, [r4, #12]
 8005c44:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8005c48:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005c4c:	81a2      	strh	r2, [r4, #12]
 8005c4e:	e018      	b.n	8005c82 <__ssprint_r+0xe2>
 8005c50:	462a      	mov	r2, r5
 8005c52:	4648      	mov	r0, r9
 8005c54:	f000 f980 	bl	8005f58 <_realloc_r>
 8005c58:	4606      	mov	r6, r0
 8005c5a:	b990      	cbnz	r0, 8005c82 <__ssprint_r+0xe2>
 8005c5c:	6921      	ldr	r1, [r4, #16]
 8005c5e:	4648      	mov	r0, r9
 8005c60:	f000 f8a0 	bl	8005da4 <_free_r>
 8005c64:	220c      	movs	r2, #12
 8005c66:	f8c9 2000 	str.w	r2, [r9]
 8005c6a:	89a2      	ldrh	r2, [r4, #12]
 8005c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8005c70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c74:	81a2      	strh	r2, [r4, #12]
 8005c76:	2200      	movs	r2, #0
 8005c78:	f8cb 2008 	str.w	r2, [fp, #8]
 8005c7c:	f8cb 2004 	str.w	r2, [fp, #4]
 8005c80:	e00a      	b.n	8005c98 <__ssprint_r+0xf8>
 8005c82:	6126      	str	r6, [r4, #16]
 8005c84:	6165      	str	r5, [r4, #20]
 8005c86:	4446      	add	r6, r8
 8005c88:	ebc8 0505 	rsb	r5, r8, r5
 8005c8c:	6026      	str	r6, [r4, #0]
 8005c8e:	60a5      	str	r5, [r4, #8]
 8005c90:	463e      	mov	r6, r7
 8005c92:	e7a2      	b.n	8005bda <__ssprint_r+0x3a>
 8005c94:	463e      	mov	r6, r7
 8005c96:	e7a2      	b.n	8005bde <__ssprint_r+0x3e>
 8005c98:	b003      	add	sp, #12
 8005c9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005c9e <_calloc_r>:
 8005c9e:	b510      	push	{r4, lr}
 8005ca0:	4351      	muls	r1, r2
 8005ca2:	f7ff fa61 	bl	8005168 <_malloc_r>
 8005ca6:	4604      	mov	r4, r0
 8005ca8:	b320      	cbz	r0, 8005cf4 <_calloc_r+0x56>
 8005caa:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8005cae:	f022 0203 	bic.w	r2, r2, #3
 8005cb2:	3a04      	subs	r2, #4
 8005cb4:	2a24      	cmp	r2, #36	; 0x24
 8005cb6:	d81a      	bhi.n	8005cee <_calloc_r+0x50>
 8005cb8:	2a13      	cmp	r2, #19
 8005cba:	d912      	bls.n	8005ce2 <_calloc_r+0x44>
 8005cbc:	2100      	movs	r1, #0
 8005cbe:	2a1b      	cmp	r2, #27
 8005cc0:	6001      	str	r1, [r0, #0]
 8005cc2:	6041      	str	r1, [r0, #4]
 8005cc4:	d802      	bhi.n	8005ccc <_calloc_r+0x2e>
 8005cc6:	f100 0308 	add.w	r3, r0, #8
 8005cca:	e00b      	b.n	8005ce4 <_calloc_r+0x46>
 8005ccc:	2a24      	cmp	r2, #36	; 0x24
 8005cce:	6081      	str	r1, [r0, #8]
 8005cd0:	60c1      	str	r1, [r0, #12]
 8005cd2:	bf11      	iteee	ne
 8005cd4:	f100 0310 	addne.w	r3, r0, #16
 8005cd8:	6101      	streq	r1, [r0, #16]
 8005cda:	f100 0318 	addeq.w	r3, r0, #24
 8005cde:	6141      	streq	r1, [r0, #20]
 8005ce0:	e000      	b.n	8005ce4 <_calloc_r+0x46>
 8005ce2:	4603      	mov	r3, r0
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	601a      	str	r2, [r3, #0]
 8005ce8:	605a      	str	r2, [r3, #4]
 8005cea:	609a      	str	r2, [r3, #8]
 8005cec:	e002      	b.n	8005cf4 <_calloc_r+0x56>
 8005cee:	2100      	movs	r1, #0
 8005cf0:	f7fd fc24 	bl	800353c <memset>
 8005cf4:	4620      	mov	r0, r4
 8005cf6:	bd10      	pop	{r4, pc}

08005cf8 <_malloc_trim_r>:
 8005cf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005cfc:	4689      	mov	r9, r1
 8005cfe:	4f25      	ldr	r7, [pc, #148]	; (8005d94 <_malloc_trim_r+0x9c>)
 8005d00:	4606      	mov	r6, r0
 8005d02:	f7ff fc66 	bl	80055d2 <__malloc_lock>
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8005da0 <_malloc_trim_r+0xa8>
 8005d0c:	685d      	ldr	r5, [r3, #4]
 8005d0e:	f1a8 0411 	sub.w	r4, r8, #17
 8005d12:	f025 0503 	bic.w	r5, r5, #3
 8005d16:	442c      	add	r4, r5
 8005d18:	ebc9 0404 	rsb	r4, r9, r4
 8005d1c:	fbb4 f4f8 	udiv	r4, r4, r8
 8005d20:	3c01      	subs	r4, #1
 8005d22:	fb08 f404 	mul.w	r4, r8, r4
 8005d26:	4544      	cmp	r4, r8
 8005d28:	da05      	bge.n	8005d36 <_malloc_trim_r+0x3e>
 8005d2a:	4630      	mov	r0, r6
 8005d2c:	f7ff fc52 	bl	80055d4 <__malloc_unlock>
 8005d30:	2000      	movs	r0, #0
 8005d32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d36:	2100      	movs	r1, #0
 8005d38:	4630      	mov	r0, r6
 8005d3a:	f7ff ff21 	bl	8005b80 <_sbrk_r>
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	442b      	add	r3, r5
 8005d42:	4298      	cmp	r0, r3
 8005d44:	d1f1      	bne.n	8005d2a <_malloc_trim_r+0x32>
 8005d46:	4261      	negs	r1, r4
 8005d48:	4630      	mov	r0, r6
 8005d4a:	f7ff ff19 	bl	8005b80 <_sbrk_r>
 8005d4e:	3001      	adds	r0, #1
 8005d50:	d110      	bne.n	8005d74 <_malloc_trim_r+0x7c>
 8005d52:	2100      	movs	r1, #0
 8005d54:	4630      	mov	r0, r6
 8005d56:	f7ff ff13 	bl	8005b80 <_sbrk_r>
 8005d5a:	68ba      	ldr	r2, [r7, #8]
 8005d5c:	1a83      	subs	r3, r0, r2
 8005d5e:	2b0f      	cmp	r3, #15
 8005d60:	dde3      	ble.n	8005d2a <_malloc_trim_r+0x32>
 8005d62:	490d      	ldr	r1, [pc, #52]	; (8005d98 <_malloc_trim_r+0xa0>)
 8005d64:	f043 0301 	orr.w	r3, r3, #1
 8005d68:	6809      	ldr	r1, [r1, #0]
 8005d6a:	6053      	str	r3, [r2, #4]
 8005d6c:	1a40      	subs	r0, r0, r1
 8005d6e:	490b      	ldr	r1, [pc, #44]	; (8005d9c <_malloc_trim_r+0xa4>)
 8005d70:	6008      	str	r0, [r1, #0]
 8005d72:	e7da      	b.n	8005d2a <_malloc_trim_r+0x32>
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	4a09      	ldr	r2, [pc, #36]	; (8005d9c <_malloc_trim_r+0xa4>)
 8005d78:	1b2d      	subs	r5, r5, r4
 8005d7a:	f045 0501 	orr.w	r5, r5, #1
 8005d7e:	605d      	str	r5, [r3, #4]
 8005d80:	6813      	ldr	r3, [r2, #0]
 8005d82:	4630      	mov	r0, r6
 8005d84:	1b1c      	subs	r4, r3, r4
 8005d86:	6014      	str	r4, [r2, #0]
 8005d88:	f7ff fc24 	bl	80055d4 <__malloc_unlock>
 8005d8c:	2001      	movs	r0, #1
 8005d8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d92:	bf00      	nop
 8005d94:	20000130 	.word	0x20000130
 8005d98:	2000053c 	.word	0x2000053c
 8005d9c:	20000570 	.word	0x20000570
 8005da0:	00000080 	.word	0x00000080

08005da4 <_free_r>:
 8005da4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005da8:	4604      	mov	r4, r0
 8005daa:	4688      	mov	r8, r1
 8005dac:	2900      	cmp	r1, #0
 8005dae:	f000 80ad 	beq.w	8005f0c <_free_r+0x168>
 8005db2:	f7ff fc0e 	bl	80055d2 <__malloc_lock>
 8005db6:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8005dba:	4d55      	ldr	r5, [pc, #340]	; (8005f10 <_free_r+0x16c>)
 8005dbc:	f022 0001 	bic.w	r0, r2, #1
 8005dc0:	f1a8 0308 	sub.w	r3, r8, #8
 8005dc4:	181f      	adds	r7, r3, r0
 8005dc6:	68a9      	ldr	r1, [r5, #8]
 8005dc8:	687e      	ldr	r6, [r7, #4]
 8005dca:	428f      	cmp	r7, r1
 8005dcc:	f026 0603 	bic.w	r6, r6, #3
 8005dd0:	f002 0201 	and.w	r2, r2, #1
 8005dd4:	d11b      	bne.n	8005e0e <_free_r+0x6a>
 8005dd6:	4430      	add	r0, r6
 8005dd8:	b93a      	cbnz	r2, 8005dea <_free_r+0x46>
 8005dda:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8005dde:	1a9b      	subs	r3, r3, r2
 8005de0:	6899      	ldr	r1, [r3, #8]
 8005de2:	4410      	add	r0, r2
 8005de4:	68da      	ldr	r2, [r3, #12]
 8005de6:	60ca      	str	r2, [r1, #12]
 8005de8:	6091      	str	r1, [r2, #8]
 8005dea:	f040 0201 	orr.w	r2, r0, #1
 8005dee:	605a      	str	r2, [r3, #4]
 8005df0:	60ab      	str	r3, [r5, #8]
 8005df2:	4b48      	ldr	r3, [pc, #288]	; (8005f14 <_free_r+0x170>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4298      	cmp	r0, r3
 8005df8:	d304      	bcc.n	8005e04 <_free_r+0x60>
 8005dfa:	4b47      	ldr	r3, [pc, #284]	; (8005f18 <_free_r+0x174>)
 8005dfc:	4620      	mov	r0, r4
 8005dfe:	6819      	ldr	r1, [r3, #0]
 8005e00:	f7ff ff7a 	bl	8005cf8 <_malloc_trim_r>
 8005e04:	4620      	mov	r0, r4
 8005e06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e0a:	f7ff bbe3 	b.w	80055d4 <__malloc_unlock>
 8005e0e:	607e      	str	r6, [r7, #4]
 8005e10:	b97a      	cbnz	r2, 8005e32 <_free_r+0x8e>
 8005e12:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8005e16:	f105 0e08 	add.w	lr, r5, #8
 8005e1a:	1a5b      	subs	r3, r3, r1
 8005e1c:	4408      	add	r0, r1
 8005e1e:	6899      	ldr	r1, [r3, #8]
 8005e20:	4571      	cmp	r1, lr
 8005e22:	d008      	beq.n	8005e36 <_free_r+0x92>
 8005e24:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8005e28:	f8c1 e00c 	str.w	lr, [r1, #12]
 8005e2c:	f8ce 1008 	str.w	r1, [lr, #8]
 8005e30:	e002      	b.n	8005e38 <_free_r+0x94>
 8005e32:	2200      	movs	r2, #0
 8005e34:	e000      	b.n	8005e38 <_free_r+0x94>
 8005e36:	2201      	movs	r2, #1
 8005e38:	19b9      	adds	r1, r7, r6
 8005e3a:	6849      	ldr	r1, [r1, #4]
 8005e3c:	07c9      	lsls	r1, r1, #31
 8005e3e:	d40e      	bmi.n	8005e5e <_free_r+0xba>
 8005e40:	4430      	add	r0, r6
 8005e42:	68b9      	ldr	r1, [r7, #8]
 8005e44:	b942      	cbnz	r2, 8005e58 <_free_r+0xb4>
 8005e46:	4e35      	ldr	r6, [pc, #212]	; (8005f1c <_free_r+0x178>)
 8005e48:	42b1      	cmp	r1, r6
 8005e4a:	d105      	bne.n	8005e58 <_free_r+0xb4>
 8005e4c:	616b      	str	r3, [r5, #20]
 8005e4e:	612b      	str	r3, [r5, #16]
 8005e50:	2201      	movs	r2, #1
 8005e52:	60d9      	str	r1, [r3, #12]
 8005e54:	6099      	str	r1, [r3, #8]
 8005e56:	e002      	b.n	8005e5e <_free_r+0xba>
 8005e58:	68fe      	ldr	r6, [r7, #12]
 8005e5a:	60ce      	str	r6, [r1, #12]
 8005e5c:	60b1      	str	r1, [r6, #8]
 8005e5e:	f040 0101 	orr.w	r1, r0, #1
 8005e62:	6059      	str	r1, [r3, #4]
 8005e64:	5018      	str	r0, [r3, r0]
 8005e66:	2a00      	cmp	r2, #0
 8005e68:	d1cc      	bne.n	8005e04 <_free_r+0x60>
 8005e6a:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8005e6e:	d212      	bcs.n	8005e96 <_free_r+0xf2>
 8005e70:	08c0      	lsrs	r0, r0, #3
 8005e72:	1081      	asrs	r1, r0, #2
 8005e74:	2201      	movs	r2, #1
 8005e76:	fa02 f101 	lsl.w	r1, r2, r1
 8005e7a:	686a      	ldr	r2, [r5, #4]
 8005e7c:	3001      	adds	r0, #1
 8005e7e:	430a      	orrs	r2, r1
 8005e80:	606a      	str	r2, [r5, #4]
 8005e82:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8005e86:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8005e8a:	3a08      	subs	r2, #8
 8005e8c:	60da      	str	r2, [r3, #12]
 8005e8e:	6099      	str	r1, [r3, #8]
 8005e90:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8005e94:	e038      	b.n	8005f08 <_free_r+0x164>
 8005e96:	0a42      	lsrs	r2, r0, #9
 8005e98:	2a04      	cmp	r2, #4
 8005e9a:	d802      	bhi.n	8005ea2 <_free_r+0xfe>
 8005e9c:	0982      	lsrs	r2, r0, #6
 8005e9e:	3238      	adds	r2, #56	; 0x38
 8005ea0:	e015      	b.n	8005ece <_free_r+0x12a>
 8005ea2:	2a14      	cmp	r2, #20
 8005ea4:	d801      	bhi.n	8005eaa <_free_r+0x106>
 8005ea6:	325b      	adds	r2, #91	; 0x5b
 8005ea8:	e011      	b.n	8005ece <_free_r+0x12a>
 8005eaa:	2a54      	cmp	r2, #84	; 0x54
 8005eac:	d802      	bhi.n	8005eb4 <_free_r+0x110>
 8005eae:	0b02      	lsrs	r2, r0, #12
 8005eb0:	326e      	adds	r2, #110	; 0x6e
 8005eb2:	e00c      	b.n	8005ece <_free_r+0x12a>
 8005eb4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8005eb8:	d802      	bhi.n	8005ec0 <_free_r+0x11c>
 8005eba:	0bc2      	lsrs	r2, r0, #15
 8005ebc:	3277      	adds	r2, #119	; 0x77
 8005ebe:	e006      	b.n	8005ece <_free_r+0x12a>
 8005ec0:	f240 5154 	movw	r1, #1364	; 0x554
 8005ec4:	428a      	cmp	r2, r1
 8005ec6:	bf9a      	itte	ls
 8005ec8:	0c82      	lsrls	r2, r0, #18
 8005eca:	327c      	addls	r2, #124	; 0x7c
 8005ecc:	227e      	movhi	r2, #126	; 0x7e
 8005ece:	1c51      	adds	r1, r2, #1
 8005ed0:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8005ed4:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8005ed8:	428e      	cmp	r6, r1
 8005eda:	4f0d      	ldr	r7, [pc, #52]	; (8005f10 <_free_r+0x16c>)
 8005edc:	d10b      	bne.n	8005ef6 <_free_r+0x152>
 8005ede:	2101      	movs	r1, #1
 8005ee0:	1092      	asrs	r2, r2, #2
 8005ee2:	fa01 f202 	lsl.w	r2, r1, r2
 8005ee6:	6879      	ldr	r1, [r7, #4]
 8005ee8:	4311      	orrs	r1, r2
 8005eea:	6079      	str	r1, [r7, #4]
 8005eec:	4631      	mov	r1, r6
 8005eee:	e008      	b.n	8005f02 <_free_r+0x15e>
 8005ef0:	6889      	ldr	r1, [r1, #8]
 8005ef2:	428e      	cmp	r6, r1
 8005ef4:	d004      	beq.n	8005f00 <_free_r+0x15c>
 8005ef6:	684a      	ldr	r2, [r1, #4]
 8005ef8:	f022 0203 	bic.w	r2, r2, #3
 8005efc:	4290      	cmp	r0, r2
 8005efe:	d3f7      	bcc.n	8005ef0 <_free_r+0x14c>
 8005f00:	68ce      	ldr	r6, [r1, #12]
 8005f02:	60de      	str	r6, [r3, #12]
 8005f04:	6099      	str	r1, [r3, #8]
 8005f06:	60b3      	str	r3, [r6, #8]
 8005f08:	60cb      	str	r3, [r1, #12]
 8005f0a:	e77b      	b.n	8005e04 <_free_r+0x60>
 8005f0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f10:	20000130 	.word	0x20000130
 8005f14:	20000538 	.word	0x20000538
 8005f18:	2000056c 	.word	0x2000056c
 8005f1c:	20000138 	.word	0x20000138

08005f20 <memmove>:
 8005f20:	4288      	cmp	r0, r1
 8005f22:	b510      	push	{r4, lr}
 8005f24:	eb01 0302 	add.w	r3, r1, r2
 8005f28:	d801      	bhi.n	8005f2e <memmove+0xe>
 8005f2a:	1e42      	subs	r2, r0, #1
 8005f2c:	e00b      	b.n	8005f46 <memmove+0x26>
 8005f2e:	4298      	cmp	r0, r3
 8005f30:	d2fb      	bcs.n	8005f2a <memmove+0xa>
 8005f32:	1881      	adds	r1, r0, r2
 8005f34:	1ad2      	subs	r2, r2, r3
 8005f36:	42d3      	cmn	r3, r2
 8005f38:	d004      	beq.n	8005f44 <memmove+0x24>
 8005f3a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005f3e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005f42:	e7f8      	b.n	8005f36 <memmove+0x16>
 8005f44:	bd10      	pop	{r4, pc}
 8005f46:	4299      	cmp	r1, r3
 8005f48:	d004      	beq.n	8005f54 <memmove+0x34>
 8005f4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005f4e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005f52:	e7f8      	b.n	8005f46 <memmove+0x26>
 8005f54:	bd10      	pop	{r4, pc}
	...

08005f58 <_realloc_r>:
 8005f58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f5c:	4681      	mov	r9, r0
 8005f5e:	460c      	mov	r4, r1
 8005f60:	b929      	cbnz	r1, 8005f6e <_realloc_r+0x16>
 8005f62:	4611      	mov	r1, r2
 8005f64:	b003      	add	sp, #12
 8005f66:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f6a:	f7ff b8fd 	b.w	8005168 <_malloc_r>
 8005f6e:	9201      	str	r2, [sp, #4]
 8005f70:	f7ff fb2f 	bl	80055d2 <__malloc_lock>
 8005f74:	9a01      	ldr	r2, [sp, #4]
 8005f76:	f854 ec04 	ldr.w	lr, [r4, #-4]
 8005f7a:	f102 080b 	add.w	r8, r2, #11
 8005f7e:	f1b8 0f16 	cmp.w	r8, #22
 8005f82:	f1a4 0b08 	sub.w	fp, r4, #8
 8005f86:	f02e 0503 	bic.w	r5, lr, #3
 8005f8a:	d903      	bls.n	8005f94 <_realloc_r+0x3c>
 8005f8c:	f038 0807 	bics.w	r8, r8, #7
 8005f90:	d502      	bpl.n	8005f98 <_realloc_r+0x40>
 8005f92:	e003      	b.n	8005f9c <_realloc_r+0x44>
 8005f94:	f04f 0810 	mov.w	r8, #16
 8005f98:	4590      	cmp	r8, r2
 8005f9a:	d204      	bcs.n	8005fa6 <_realloc_r+0x4e>
 8005f9c:	230c      	movs	r3, #12
 8005f9e:	f8c9 3000 	str.w	r3, [r9]
 8005fa2:	2000      	movs	r0, #0
 8005fa4:	e181      	b.n	80062aa <_realloc_r+0x352>
 8005fa6:	45a8      	cmp	r8, r5
 8005fa8:	f340 8154 	ble.w	8006254 <_realloc_r+0x2fc>
 8005fac:	4ba8      	ldr	r3, [pc, #672]	; (8006250 <_realloc_r+0x2f8>)
 8005fae:	eb0b 0105 	add.w	r1, fp, r5
 8005fb2:	6898      	ldr	r0, [r3, #8]
 8005fb4:	684f      	ldr	r7, [r1, #4]
 8005fb6:	4281      	cmp	r1, r0
 8005fb8:	d005      	beq.n	8005fc6 <_realloc_r+0x6e>
 8005fba:	f027 0601 	bic.w	r6, r7, #1
 8005fbe:	440e      	add	r6, r1
 8005fc0:	6876      	ldr	r6, [r6, #4]
 8005fc2:	07f6      	lsls	r6, r6, #31
 8005fc4:	d426      	bmi.n	8006014 <_realloc_r+0xbc>
 8005fc6:	f027 0a03 	bic.w	sl, r7, #3
 8005fca:	4281      	cmp	r1, r0
 8005fcc:	eb05 070a 	add.w	r7, r5, sl
 8005fd0:	d118      	bne.n	8006004 <_realloc_r+0xac>
 8005fd2:	f108 0610 	add.w	r6, r8, #16
 8005fd6:	42b7      	cmp	r7, r6
 8005fd8:	db1f      	blt.n	800601a <_realloc_r+0xc2>
 8005fda:	ebc8 0707 	rsb	r7, r8, r7
 8005fde:	eb0b 0008 	add.w	r0, fp, r8
 8005fe2:	f047 0701 	orr.w	r7, r7, #1
 8005fe6:	6098      	str	r0, [r3, #8]
 8005fe8:	6047      	str	r7, [r0, #4]
 8005fea:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8005fee:	4648      	mov	r0, r9
 8005ff0:	f003 0301 	and.w	r3, r3, #1
 8005ff4:	ea43 0308 	orr.w	r3, r3, r8
 8005ff8:	f844 3c04 	str.w	r3, [r4, #-4]
 8005ffc:	f7ff faea 	bl	80055d4 <__malloc_unlock>
 8006000:	4620      	mov	r0, r4
 8006002:	e152      	b.n	80062aa <_realloc_r+0x352>
 8006004:	45b8      	cmp	r8, r7
 8006006:	dc08      	bgt.n	800601a <_realloc_r+0xc2>
 8006008:	68cb      	ldr	r3, [r1, #12]
 800600a:	688a      	ldr	r2, [r1, #8]
 800600c:	463d      	mov	r5, r7
 800600e:	60d3      	str	r3, [r2, #12]
 8006010:	609a      	str	r2, [r3, #8]
 8006012:	e11f      	b.n	8006254 <_realloc_r+0x2fc>
 8006014:	f04f 0a00 	mov.w	sl, #0
 8006018:	4651      	mov	r1, sl
 800601a:	f01e 0f01 	tst.w	lr, #1
 800601e:	f040 80c6 	bne.w	80061ae <_realloc_r+0x256>
 8006022:	f854 7c08 	ldr.w	r7, [r4, #-8]
 8006026:	ebc7 070b 	rsb	r7, r7, fp
 800602a:	687e      	ldr	r6, [r7, #4]
 800602c:	f026 0603 	bic.w	r6, r6, #3
 8006030:	442e      	add	r6, r5
 8006032:	2900      	cmp	r1, #0
 8006034:	f000 8085 	beq.w	8006142 <_realloc_r+0x1ea>
 8006038:	4281      	cmp	r1, r0
 800603a:	44b2      	add	sl, r6
 800603c:	d148      	bne.n	80060d0 <_realloc_r+0x178>
 800603e:	f108 0110 	add.w	r1, r8, #16
 8006042:	458a      	cmp	sl, r1
 8006044:	db7d      	blt.n	8006142 <_realloc_r+0x1ea>
 8006046:	463e      	mov	r6, r7
 8006048:	68fa      	ldr	r2, [r7, #12]
 800604a:	f856 1f08 	ldr.w	r1, [r6, #8]!
 800604e:	60ca      	str	r2, [r1, #12]
 8006050:	6091      	str	r1, [r2, #8]
 8006052:	1f2a      	subs	r2, r5, #4
 8006054:	2a24      	cmp	r2, #36	; 0x24
 8006056:	d826      	bhi.n	80060a6 <_realloc_r+0x14e>
 8006058:	2a13      	cmp	r2, #19
 800605a:	d91c      	bls.n	8006096 <_realloc_r+0x13e>
 800605c:	6821      	ldr	r1, [r4, #0]
 800605e:	2a1b      	cmp	r2, #27
 8006060:	60b9      	str	r1, [r7, #8]
 8006062:	6861      	ldr	r1, [r4, #4]
 8006064:	60f9      	str	r1, [r7, #12]
 8006066:	d803      	bhi.n	8006070 <_realloc_r+0x118>
 8006068:	f107 0210 	add.w	r2, r7, #16
 800606c:	3408      	adds	r4, #8
 800606e:	e013      	b.n	8006098 <_realloc_r+0x140>
 8006070:	68a1      	ldr	r1, [r4, #8]
 8006072:	2a24      	cmp	r2, #36	; 0x24
 8006074:	6139      	str	r1, [r7, #16]
 8006076:	68e1      	ldr	r1, [r4, #12]
 8006078:	bf18      	it	ne
 800607a:	f107 0218 	addne.w	r2, r7, #24
 800607e:	6179      	str	r1, [r7, #20]
 8006080:	bf09      	itett	eq
 8006082:	6922      	ldreq	r2, [r4, #16]
 8006084:	3410      	addne	r4, #16
 8006086:	61ba      	streq	r2, [r7, #24]
 8006088:	6961      	ldreq	r1, [r4, #20]
 800608a:	bf02      	ittt	eq
 800608c:	f107 0220 	addeq.w	r2, r7, #32
 8006090:	61f9      	streq	r1, [r7, #28]
 8006092:	3418      	addeq	r4, #24
 8006094:	e000      	b.n	8006098 <_realloc_r+0x140>
 8006096:	4632      	mov	r2, r6
 8006098:	6821      	ldr	r1, [r4, #0]
 800609a:	6011      	str	r1, [r2, #0]
 800609c:	6861      	ldr	r1, [r4, #4]
 800609e:	6051      	str	r1, [r2, #4]
 80060a0:	68a1      	ldr	r1, [r4, #8]
 80060a2:	6091      	str	r1, [r2, #8]
 80060a4:	e005      	b.n	80060b2 <_realloc_r+0x15a>
 80060a6:	4621      	mov	r1, r4
 80060a8:	4630      	mov	r0, r6
 80060aa:	9301      	str	r3, [sp, #4]
 80060ac:	f7ff ff38 	bl	8005f20 <memmove>
 80060b0:	9b01      	ldr	r3, [sp, #4]
 80060b2:	eb07 0208 	add.w	r2, r7, r8
 80060b6:	ebc8 0a0a 	rsb	sl, r8, sl
 80060ba:	609a      	str	r2, [r3, #8]
 80060bc:	f04a 0301 	orr.w	r3, sl, #1
 80060c0:	6053      	str	r3, [r2, #4]
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	f003 0301 	and.w	r3, r3, #1
 80060c8:	ea43 0308 	orr.w	r3, r3, r8
 80060cc:	607b      	str	r3, [r7, #4]
 80060ce:	e0b9      	b.n	8006244 <_realloc_r+0x2ec>
 80060d0:	45d0      	cmp	r8, sl
 80060d2:	dc36      	bgt.n	8006142 <_realloc_r+0x1ea>
 80060d4:	4638      	mov	r0, r7
 80060d6:	68cb      	ldr	r3, [r1, #12]
 80060d8:	688a      	ldr	r2, [r1, #8]
 80060da:	60d3      	str	r3, [r2, #12]
 80060dc:	609a      	str	r2, [r3, #8]
 80060de:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	60d3      	str	r3, [r2, #12]
 80060e6:	609a      	str	r2, [r3, #8]
 80060e8:	1f2a      	subs	r2, r5, #4
 80060ea:	2a24      	cmp	r2, #36	; 0x24
 80060ec:	d824      	bhi.n	8006138 <_realloc_r+0x1e0>
 80060ee:	2a13      	cmp	r2, #19
 80060f0:	d91b      	bls.n	800612a <_realloc_r+0x1d2>
 80060f2:	6823      	ldr	r3, [r4, #0]
 80060f4:	2a1b      	cmp	r2, #27
 80060f6:	60bb      	str	r3, [r7, #8]
 80060f8:	6863      	ldr	r3, [r4, #4]
 80060fa:	60fb      	str	r3, [r7, #12]
 80060fc:	d803      	bhi.n	8006106 <_realloc_r+0x1ae>
 80060fe:	f107 0010 	add.w	r0, r7, #16
 8006102:	3408      	adds	r4, #8
 8006104:	e011      	b.n	800612a <_realloc_r+0x1d2>
 8006106:	68a3      	ldr	r3, [r4, #8]
 8006108:	2a24      	cmp	r2, #36	; 0x24
 800610a:	613b      	str	r3, [r7, #16]
 800610c:	68e3      	ldr	r3, [r4, #12]
 800610e:	bf18      	it	ne
 8006110:	f107 0018 	addne.w	r0, r7, #24
 8006114:	617b      	str	r3, [r7, #20]
 8006116:	bf09      	itett	eq
 8006118:	6923      	ldreq	r3, [r4, #16]
 800611a:	3410      	addne	r4, #16
 800611c:	61bb      	streq	r3, [r7, #24]
 800611e:	6963      	ldreq	r3, [r4, #20]
 8006120:	bf02      	ittt	eq
 8006122:	f107 0020 	addeq.w	r0, r7, #32
 8006126:	61fb      	streq	r3, [r7, #28]
 8006128:	3418      	addeq	r4, #24
 800612a:	6823      	ldr	r3, [r4, #0]
 800612c:	6003      	str	r3, [r0, #0]
 800612e:	6863      	ldr	r3, [r4, #4]
 8006130:	6043      	str	r3, [r0, #4]
 8006132:	68a3      	ldr	r3, [r4, #8]
 8006134:	6083      	str	r3, [r0, #8]
 8006136:	e002      	b.n	800613e <_realloc_r+0x1e6>
 8006138:	4621      	mov	r1, r4
 800613a:	f7ff fef1 	bl	8005f20 <memmove>
 800613e:	4655      	mov	r5, sl
 8006140:	e02f      	b.n	80061a2 <_realloc_r+0x24a>
 8006142:	45b0      	cmp	r8, r6
 8006144:	dc33      	bgt.n	80061ae <_realloc_r+0x256>
 8006146:	4638      	mov	r0, r7
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800614e:	60d3      	str	r3, [r2, #12]
 8006150:	609a      	str	r2, [r3, #8]
 8006152:	1f2a      	subs	r2, r5, #4
 8006154:	2a24      	cmp	r2, #36	; 0x24
 8006156:	d826      	bhi.n	80061a6 <_realloc_r+0x24e>
 8006158:	2a13      	cmp	r2, #19
 800615a:	d91b      	bls.n	8006194 <_realloc_r+0x23c>
 800615c:	6823      	ldr	r3, [r4, #0]
 800615e:	2a1b      	cmp	r2, #27
 8006160:	60bb      	str	r3, [r7, #8]
 8006162:	6863      	ldr	r3, [r4, #4]
 8006164:	60fb      	str	r3, [r7, #12]
 8006166:	d803      	bhi.n	8006170 <_realloc_r+0x218>
 8006168:	f107 0010 	add.w	r0, r7, #16
 800616c:	3408      	adds	r4, #8
 800616e:	e011      	b.n	8006194 <_realloc_r+0x23c>
 8006170:	68a3      	ldr	r3, [r4, #8]
 8006172:	2a24      	cmp	r2, #36	; 0x24
 8006174:	613b      	str	r3, [r7, #16]
 8006176:	68e3      	ldr	r3, [r4, #12]
 8006178:	bf18      	it	ne
 800617a:	f107 0018 	addne.w	r0, r7, #24
 800617e:	617b      	str	r3, [r7, #20]
 8006180:	bf09      	itett	eq
 8006182:	6923      	ldreq	r3, [r4, #16]
 8006184:	3410      	addne	r4, #16
 8006186:	61bb      	streq	r3, [r7, #24]
 8006188:	6963      	ldreq	r3, [r4, #20]
 800618a:	bf02      	ittt	eq
 800618c:	f107 0020 	addeq.w	r0, r7, #32
 8006190:	61fb      	streq	r3, [r7, #28]
 8006192:	3418      	addeq	r4, #24
 8006194:	6823      	ldr	r3, [r4, #0]
 8006196:	6003      	str	r3, [r0, #0]
 8006198:	6863      	ldr	r3, [r4, #4]
 800619a:	6043      	str	r3, [r0, #4]
 800619c:	68a3      	ldr	r3, [r4, #8]
 800619e:	6083      	str	r3, [r0, #8]
 80061a0:	4635      	mov	r5, r6
 80061a2:	46bb      	mov	fp, r7
 80061a4:	e056      	b.n	8006254 <_realloc_r+0x2fc>
 80061a6:	4621      	mov	r1, r4
 80061a8:	f7ff feba 	bl	8005f20 <memmove>
 80061ac:	e7f8      	b.n	80061a0 <_realloc_r+0x248>
 80061ae:	4611      	mov	r1, r2
 80061b0:	4648      	mov	r0, r9
 80061b2:	f7fe ffd9 	bl	8005168 <_malloc_r>
 80061b6:	4606      	mov	r6, r0
 80061b8:	2800      	cmp	r0, #0
 80061ba:	d043      	beq.n	8006244 <_realloc_r+0x2ec>
 80061bc:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80061c0:	f1a0 0208 	sub.w	r2, r0, #8
 80061c4:	f023 0301 	bic.w	r3, r3, #1
 80061c8:	445b      	add	r3, fp
 80061ca:	429a      	cmp	r2, r3
 80061cc:	d105      	bne.n	80061da <_realloc_r+0x282>
 80061ce:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80061d2:	f023 0303 	bic.w	r3, r3, #3
 80061d6:	441d      	add	r5, r3
 80061d8:	e03c      	b.n	8006254 <_realloc_r+0x2fc>
 80061da:	1f2a      	subs	r2, r5, #4
 80061dc:	2a24      	cmp	r2, #36	; 0x24
 80061de:	d82a      	bhi.n	8006236 <_realloc_r+0x2de>
 80061e0:	2a13      	cmp	r2, #19
 80061e2:	d91f      	bls.n	8006224 <_realloc_r+0x2cc>
 80061e4:	6823      	ldr	r3, [r4, #0]
 80061e6:	2a1b      	cmp	r2, #27
 80061e8:	6003      	str	r3, [r0, #0]
 80061ea:	6863      	ldr	r3, [r4, #4]
 80061ec:	6043      	str	r3, [r0, #4]
 80061ee:	d804      	bhi.n	80061fa <_realloc_r+0x2a2>
 80061f0:	f100 0308 	add.w	r3, r0, #8
 80061f4:	f104 0208 	add.w	r2, r4, #8
 80061f8:	e016      	b.n	8006228 <_realloc_r+0x2d0>
 80061fa:	68a3      	ldr	r3, [r4, #8]
 80061fc:	2a24      	cmp	r2, #36	; 0x24
 80061fe:	6083      	str	r3, [r0, #8]
 8006200:	68e3      	ldr	r3, [r4, #12]
 8006202:	bf18      	it	ne
 8006204:	f104 0210 	addne.w	r2, r4, #16
 8006208:	60c3      	str	r3, [r0, #12]
 800620a:	bf09      	itett	eq
 800620c:	6923      	ldreq	r3, [r4, #16]
 800620e:	f100 0310 	addne.w	r3, r0, #16
 8006212:	6103      	streq	r3, [r0, #16]
 8006214:	6961      	ldreq	r1, [r4, #20]
 8006216:	bf02      	ittt	eq
 8006218:	f100 0318 	addeq.w	r3, r0, #24
 800621c:	f104 0218 	addeq.w	r2, r4, #24
 8006220:	6141      	streq	r1, [r0, #20]
 8006222:	e001      	b.n	8006228 <_realloc_r+0x2d0>
 8006224:	4603      	mov	r3, r0
 8006226:	4622      	mov	r2, r4
 8006228:	6811      	ldr	r1, [r2, #0]
 800622a:	6019      	str	r1, [r3, #0]
 800622c:	6851      	ldr	r1, [r2, #4]
 800622e:	6059      	str	r1, [r3, #4]
 8006230:	6892      	ldr	r2, [r2, #8]
 8006232:	609a      	str	r2, [r3, #8]
 8006234:	e002      	b.n	800623c <_realloc_r+0x2e4>
 8006236:	4621      	mov	r1, r4
 8006238:	f7ff fe72 	bl	8005f20 <memmove>
 800623c:	4621      	mov	r1, r4
 800623e:	4648      	mov	r0, r9
 8006240:	f7ff fdb0 	bl	8005da4 <_free_r>
 8006244:	4648      	mov	r0, r9
 8006246:	f7ff f9c5 	bl	80055d4 <__malloc_unlock>
 800624a:	4630      	mov	r0, r6
 800624c:	e02d      	b.n	80062aa <_realloc_r+0x352>
 800624e:	bf00      	nop
 8006250:	20000130 	.word	0x20000130
 8006254:	ebc8 0205 	rsb	r2, r8, r5
 8006258:	2a0f      	cmp	r2, #15
 800625a:	f8db 3004 	ldr.w	r3, [fp, #4]
 800625e:	d914      	bls.n	800628a <_realloc_r+0x332>
 8006260:	f003 0301 	and.w	r3, r3, #1
 8006264:	ea43 0308 	orr.w	r3, r3, r8
 8006268:	f8cb 3004 	str.w	r3, [fp, #4]
 800626c:	eb0b 0108 	add.w	r1, fp, r8
 8006270:	f042 0301 	orr.w	r3, r2, #1
 8006274:	604b      	str	r3, [r1, #4]
 8006276:	440a      	add	r2, r1
 8006278:	6853      	ldr	r3, [r2, #4]
 800627a:	3108      	adds	r1, #8
 800627c:	f043 0301 	orr.w	r3, r3, #1
 8006280:	6053      	str	r3, [r2, #4]
 8006282:	4648      	mov	r0, r9
 8006284:	f7ff fd8e 	bl	8005da4 <_free_r>
 8006288:	e00a      	b.n	80062a0 <_realloc_r+0x348>
 800628a:	f003 0301 	and.w	r3, r3, #1
 800628e:	432b      	orrs	r3, r5
 8006290:	f8cb 3004 	str.w	r3, [fp, #4]
 8006294:	eb0b 0205 	add.w	r2, fp, r5
 8006298:	6853      	ldr	r3, [r2, #4]
 800629a:	f043 0301 	orr.w	r3, r3, #1
 800629e:	6053      	str	r3, [r2, #4]
 80062a0:	4648      	mov	r0, r9
 80062a2:	f7ff f997 	bl	80055d4 <__malloc_unlock>
 80062a6:	f10b 0008 	add.w	r0, fp, #8
 80062aa:	b003      	add	sp, #12
 80062ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080062b0 <log>:
 80062b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062b4:	b08a      	sub	sp, #40	; 0x28
 80062b6:	4606      	mov	r6, r0
 80062b8:	460f      	mov	r7, r1
 80062ba:	f000 f875 	bl	80063a8 <__ieee754_log>
 80062be:	4b35      	ldr	r3, [pc, #212]	; (8006394 <log+0xe4>)
 80062c0:	4604      	mov	r4, r0
 80062c2:	f993 8000 	ldrsb.w	r8, [r3]
 80062c6:	460d      	mov	r5, r1
 80062c8:	f1b8 3fff 	cmp.w	r8, #4294967295
 80062cc:	d05c      	beq.n	8006388 <log+0xd8>
 80062ce:	4632      	mov	r2, r6
 80062d0:	463b      	mov	r3, r7
 80062d2:	4630      	mov	r0, r6
 80062d4:	4639      	mov	r1, r7
 80062d6:	f7fa fb95 	bl	8000a04 <__aeabi_dcmpun>
 80062da:	2800      	cmp	r0, #0
 80062dc:	d154      	bne.n	8006388 <log+0xd8>
 80062de:	2200      	movs	r2, #0
 80062e0:	2300      	movs	r3, #0
 80062e2:	4630      	mov	r0, r6
 80062e4:	4639      	mov	r1, r7
 80062e6:	f7fa fb83 	bl	80009f0 <__aeabi_dcmpgt>
 80062ea:	2800      	cmp	r0, #0
 80062ec:	d14c      	bne.n	8006388 <log+0xd8>
 80062ee:	4b2a      	ldr	r3, [pc, #168]	; (8006398 <log+0xe8>)
 80062f0:	9008      	str	r0, [sp, #32]
 80062f2:	9301      	str	r3, [sp, #4]
 80062f4:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80062f8:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80062fc:	f1b8 0f00 	cmp.w	r8, #0
 8006300:	d10c      	bne.n	800631c <log+0x6c>
 8006302:	4b26      	ldr	r3, [pc, #152]	; (800639c <log+0xec>)
 8006304:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8006308:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800630c:	4630      	mov	r0, r6
 800630e:	2200      	movs	r2, #0
 8006310:	2300      	movs	r3, #0
 8006312:	4639      	mov	r1, r7
 8006314:	f7fa fb44 	bl	80009a0 <__aeabi_dcmpeq>
 8006318:	b980      	cbnz	r0, 800633c <log+0x8c>
 800631a:	e01a      	b.n	8006352 <log+0xa2>
 800631c:	4b20      	ldr	r3, [pc, #128]	; (80063a0 <log+0xf0>)
 800631e:	2200      	movs	r2, #0
 8006320:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006324:	4630      	mov	r0, r6
 8006326:	2200      	movs	r2, #0
 8006328:	2300      	movs	r3, #0
 800632a:	4639      	mov	r1, r7
 800632c:	f7fa fb38 	bl	80009a0 <__aeabi_dcmpeq>
 8006330:	b178      	cbz	r0, 8006352 <log+0xa2>
 8006332:	2302      	movs	r3, #2
 8006334:	4598      	cmp	r8, r3
 8006336:	9300      	str	r3, [sp, #0]
 8006338:	d006      	beq.n	8006348 <log+0x98>
 800633a:	e001      	b.n	8006340 <log+0x90>
 800633c:	2302      	movs	r3, #2
 800633e:	9300      	str	r3, [sp, #0]
 8006340:	4668      	mov	r0, sp
 8006342:	f000 f9fd 	bl	8006740 <matherr>
 8006346:	b9b0      	cbnz	r0, 8006376 <log+0xc6>
 8006348:	f000 fa02 	bl	8006750 <__errno>
 800634c:	2322      	movs	r3, #34	; 0x22
 800634e:	6003      	str	r3, [r0, #0]
 8006350:	e011      	b.n	8006376 <log+0xc6>
 8006352:	2301      	movs	r3, #1
 8006354:	f1b8 0f02 	cmp.w	r8, #2
 8006358:	9300      	str	r3, [sp, #0]
 800635a:	d003      	beq.n	8006364 <log+0xb4>
 800635c:	4668      	mov	r0, sp
 800635e:	f000 f9ef 	bl	8006740 <matherr>
 8006362:	b918      	cbnz	r0, 800636c <log+0xbc>
 8006364:	f000 f9f4 	bl	8006750 <__errno>
 8006368:	2321      	movs	r3, #33	; 0x21
 800636a:	6003      	str	r3, [r0, #0]
 800636c:	480d      	ldr	r0, [pc, #52]	; (80063a4 <log+0xf4>)
 800636e:	f000 f9e9 	bl	8006744 <nan>
 8006372:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006376:	9b08      	ldr	r3, [sp, #32]
 8006378:	b11b      	cbz	r3, 8006382 <log+0xd2>
 800637a:	f000 f9e9 	bl	8006750 <__errno>
 800637e:	9b08      	ldr	r3, [sp, #32]
 8006380:	6003      	str	r3, [r0, #0]
 8006382:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006386:	e001      	b.n	800638c <log+0xdc>
 8006388:	4620      	mov	r0, r4
 800638a:	4629      	mov	r1, r5
 800638c:	b00a      	add	sp, #40	; 0x28
 800638e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006392:	bf00      	nop
 8006394:	20000540 	.word	0x20000540
 8006398:	0800694c 	.word	0x0800694c
 800639c:	c7efffff 	.word	0xc7efffff
 80063a0:	fff00000 	.word	0xfff00000
 80063a4:	080067cd 	.word	0x080067cd

080063a8 <__ieee754_log>:
 80063a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063ac:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80063b0:	b087      	sub	sp, #28
 80063b2:	4602      	mov	r2, r0
 80063b4:	460b      	mov	r3, r1
 80063b6:	4604      	mov	r4, r0
 80063b8:	460d      	mov	r5, r1
 80063ba:	da1b      	bge.n	80063f4 <__ieee754_log+0x4c>
 80063bc:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80063c0:	4334      	orrs	r4, r6
 80063c2:	d104      	bne.n	80063ce <__ieee754_log+0x26>
 80063c4:	2200      	movs	r2, #0
 80063c6:	2300      	movs	r3, #0
 80063c8:	2000      	movs	r0, #0
 80063ca:	49d5      	ldr	r1, [pc, #852]	; (8006720 <__ieee754_log+0x378>)
 80063cc:	e005      	b.n	80063da <__ieee754_log+0x32>
 80063ce:	2900      	cmp	r1, #0
 80063d0:	da06      	bge.n	80063e0 <__ieee754_log+0x38>
 80063d2:	f7f9 fec9 	bl	8000168 <__aeabi_dsub>
 80063d6:	2200      	movs	r2, #0
 80063d8:	2300      	movs	r3, #0
 80063da:	f7fa f9a3 	bl	8000724 <__aeabi_ddiv>
 80063de:	e1ab      	b.n	8006738 <__ieee754_log+0x390>
 80063e0:	2200      	movs	r2, #0
 80063e2:	4bd0      	ldr	r3, [pc, #832]	; (8006724 <__ieee754_log+0x37c>)
 80063e4:	f7fa f874 	bl	80004d0 <__aeabi_dmul>
 80063e8:	460b      	mov	r3, r1
 80063ea:	460d      	mov	r5, r1
 80063ec:	4602      	mov	r2, r0
 80063ee:	f06f 0135 	mvn.w	r1, #53	; 0x35
 80063f2:	e000      	b.n	80063f6 <__ieee754_log+0x4e>
 80063f4:	2100      	movs	r1, #0
 80063f6:	48cc      	ldr	r0, [pc, #816]	; (8006728 <__ieee754_log+0x380>)
 80063f8:	4285      	cmp	r5, r0
 80063fa:	dd02      	ble.n	8006402 <__ieee754_log+0x5a>
 80063fc:	4610      	mov	r0, r2
 80063fe:	4619      	mov	r1, r3
 8006400:	e040      	b.n	8006484 <__ieee754_log+0xdc>
 8006402:	152c      	asrs	r4, r5, #20
 8006404:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006408:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800640c:	1866      	adds	r6, r4, r1
 800640e:	f505 2115 	add.w	r1, r5, #610304	; 0x95000
 8006412:	f601 7164 	addw	r1, r1, #3940	; 0xf64
 8006416:	f401 1480 	and.w	r4, r1, #1048576	; 0x100000
 800641a:	f084 517f 	eor.w	r1, r4, #1069547520	; 0x3fc00000
 800641e:	f481 1140 	eor.w	r1, r1, #3145728	; 0x300000
 8006422:	ea41 0305 	orr.w	r3, r1, r5
 8006426:	4610      	mov	r0, r2
 8006428:	4619      	mov	r1, r3
 800642a:	2200      	movs	r2, #0
 800642c:	4bbf      	ldr	r3, [pc, #764]	; (800672c <__ieee754_log+0x384>)
 800642e:	f7f9 fe9b 	bl	8000168 <__aeabi_dsub>
 8006432:	1cab      	adds	r3, r5, #2
 8006434:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006438:	2b02      	cmp	r3, #2
 800643a:	eb06 5414 	add.w	r4, r6, r4, lsr #20
 800643e:	4682      	mov	sl, r0
 8006440:	468b      	mov	fp, r1
 8006442:	f04f 0200 	mov.w	r2, #0
 8006446:	dc53      	bgt.n	80064f0 <__ieee754_log+0x148>
 8006448:	2300      	movs	r3, #0
 800644a:	f7fa faa9 	bl	80009a0 <__aeabi_dcmpeq>
 800644e:	b1e0      	cbz	r0, 800648a <__ieee754_log+0xe2>
 8006450:	2c00      	cmp	r4, #0
 8006452:	f000 816f 	beq.w	8006734 <__ieee754_log+0x38c>
 8006456:	4620      	mov	r0, r4
 8006458:	f7f9 ffd4 	bl	8000404 <__aeabi_i2d>
 800645c:	a39c      	add	r3, pc, #624	; (adr r3, 80066d0 <__ieee754_log+0x328>)
 800645e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006462:	4606      	mov	r6, r0
 8006464:	460f      	mov	r7, r1
 8006466:	f7fa f833 	bl	80004d0 <__aeabi_dmul>
 800646a:	a39b      	add	r3, pc, #620	; (adr r3, 80066d8 <__ieee754_log+0x330>)
 800646c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006470:	4604      	mov	r4, r0
 8006472:	460d      	mov	r5, r1
 8006474:	4630      	mov	r0, r6
 8006476:	4639      	mov	r1, r7
 8006478:	f7fa f82a 	bl	80004d0 <__aeabi_dmul>
 800647c:	4602      	mov	r2, r0
 800647e:	460b      	mov	r3, r1
 8006480:	4620      	mov	r0, r4
 8006482:	4629      	mov	r1, r5
 8006484:	f7f9 fe72 	bl	800016c <__adddf3>
 8006488:	e156      	b.n	8006738 <__ieee754_log+0x390>
 800648a:	a395      	add	r3, pc, #596	; (adr r3, 80066e0 <__ieee754_log+0x338>)
 800648c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006490:	4650      	mov	r0, sl
 8006492:	4659      	mov	r1, fp
 8006494:	f7fa f81c 	bl	80004d0 <__aeabi_dmul>
 8006498:	4602      	mov	r2, r0
 800649a:	460b      	mov	r3, r1
 800649c:	2000      	movs	r0, #0
 800649e:	49a4      	ldr	r1, [pc, #656]	; (8006730 <__ieee754_log+0x388>)
 80064a0:	f7f9 fe62 	bl	8000168 <__aeabi_dsub>
 80064a4:	4652      	mov	r2, sl
 80064a6:	4606      	mov	r6, r0
 80064a8:	460f      	mov	r7, r1
 80064aa:	465b      	mov	r3, fp
 80064ac:	4650      	mov	r0, sl
 80064ae:	4659      	mov	r1, fp
 80064b0:	f7fa f80e 	bl	80004d0 <__aeabi_dmul>
 80064b4:	4602      	mov	r2, r0
 80064b6:	460b      	mov	r3, r1
 80064b8:	4630      	mov	r0, r6
 80064ba:	4639      	mov	r1, r7
 80064bc:	f7fa f808 	bl	80004d0 <__aeabi_dmul>
 80064c0:	4606      	mov	r6, r0
 80064c2:	460f      	mov	r7, r1
 80064c4:	b914      	cbnz	r4, 80064cc <__ieee754_log+0x124>
 80064c6:	4602      	mov	r2, r0
 80064c8:	460b      	mov	r3, r1
 80064ca:	e0d0      	b.n	800666e <__ieee754_log+0x2c6>
 80064cc:	4620      	mov	r0, r4
 80064ce:	f7f9 ff99 	bl	8000404 <__aeabi_i2d>
 80064d2:	a37f      	add	r3, pc, #508	; (adr r3, 80066d0 <__ieee754_log+0x328>)
 80064d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064d8:	4680      	mov	r8, r0
 80064da:	4689      	mov	r9, r1
 80064dc:	f7f9 fff8 	bl	80004d0 <__aeabi_dmul>
 80064e0:	a37d      	add	r3, pc, #500	; (adr r3, 80066d8 <__ieee754_log+0x330>)
 80064e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064e6:	4604      	mov	r4, r0
 80064e8:	460d      	mov	r5, r1
 80064ea:	4640      	mov	r0, r8
 80064ec:	4649      	mov	r1, r9
 80064ee:	e0db      	b.n	80066a8 <__ieee754_log+0x300>
 80064f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80064f4:	f7f9 fe3a 	bl	800016c <__adddf3>
 80064f8:	4602      	mov	r2, r0
 80064fa:	460b      	mov	r3, r1
 80064fc:	4650      	mov	r0, sl
 80064fe:	4659      	mov	r1, fp
 8006500:	f7fa f910 	bl	8000724 <__aeabi_ddiv>
 8006504:	e9cd 0100 	strd	r0, r1, [sp]
 8006508:	4620      	mov	r0, r4
 800650a:	f7f9 ff7b 	bl	8000404 <__aeabi_i2d>
 800650e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006512:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006516:	4610      	mov	r0, r2
 8006518:	4619      	mov	r1, r3
 800651a:	f7f9 ffd9 	bl	80004d0 <__aeabi_dmul>
 800651e:	4602      	mov	r2, r0
 8006520:	460b      	mov	r3, r1
 8006522:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006526:	f7f9 ffd3 	bl	80004d0 <__aeabi_dmul>
 800652a:	a36f      	add	r3, pc, #444	; (adr r3, 80066e8 <__ieee754_log+0x340>)
 800652c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006530:	4606      	mov	r6, r0
 8006532:	460f      	mov	r7, r1
 8006534:	f7f9 ffcc 	bl	80004d0 <__aeabi_dmul>
 8006538:	a36d      	add	r3, pc, #436	; (adr r3, 80066f0 <__ieee754_log+0x348>)
 800653a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800653e:	f7f9 fe15 	bl	800016c <__adddf3>
 8006542:	4632      	mov	r2, r6
 8006544:	463b      	mov	r3, r7
 8006546:	f7f9 ffc3 	bl	80004d0 <__aeabi_dmul>
 800654a:	a36b      	add	r3, pc, #428	; (adr r3, 80066f8 <__ieee754_log+0x350>)
 800654c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006550:	f7f9 fe0c 	bl	800016c <__adddf3>
 8006554:	4632      	mov	r2, r6
 8006556:	463b      	mov	r3, r7
 8006558:	f7f9 ffba 	bl	80004d0 <__aeabi_dmul>
 800655c:	a368      	add	r3, pc, #416	; (adr r3, 8006700 <__ieee754_log+0x358>)
 800655e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006562:	f7f9 fe03 	bl	800016c <__adddf3>
 8006566:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800656a:	f7f9 ffb1 	bl	80004d0 <__aeabi_dmul>
 800656e:	a366      	add	r3, pc, #408	; (adr r3, 8006708 <__ieee754_log+0x360>)
 8006570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006574:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006578:	4630      	mov	r0, r6
 800657a:	4639      	mov	r1, r7
 800657c:	f7f9 ffa8 	bl	80004d0 <__aeabi_dmul>
 8006580:	a363      	add	r3, pc, #396	; (adr r3, 8006710 <__ieee754_log+0x368>)
 8006582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006586:	f7f9 fdf1 	bl	800016c <__adddf3>
 800658a:	4632      	mov	r2, r6
 800658c:	463b      	mov	r3, r7
 800658e:	f7f9 ff9f 	bl	80004d0 <__aeabi_dmul>
 8006592:	a361      	add	r3, pc, #388	; (adr r3, 8006718 <__ieee754_log+0x370>)
 8006594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006598:	f7f9 fde8 	bl	800016c <__adddf3>
 800659c:	4632      	mov	r2, r6
 800659e:	463b      	mov	r3, r7
 80065a0:	f7f9 ff96 	bl	80004d0 <__aeabi_dmul>
 80065a4:	4602      	mov	r2, r0
 80065a6:	460b      	mov	r3, r1
 80065a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065ac:	f7f9 fdde 	bl	800016c <__adddf3>
 80065b0:	f5a5 28c2 	sub.w	r8, r5, #397312	; 0x61000
 80065b4:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 80065b8:	f2a8 487a 	subw	r8, r8, #1146	; 0x47a
 80065bc:	3551      	adds	r5, #81	; 0x51
 80065be:	ea45 0508 	orr.w	r5, r5, r8
 80065c2:	2d00      	cmp	r5, #0
 80065c4:	4606      	mov	r6, r0
 80065c6:	460f      	mov	r7, r1
 80065c8:	dd44      	ble.n	8006654 <__ieee754_log+0x2ac>
 80065ca:	2200      	movs	r2, #0
 80065cc:	4b58      	ldr	r3, [pc, #352]	; (8006730 <__ieee754_log+0x388>)
 80065ce:	4650      	mov	r0, sl
 80065d0:	4659      	mov	r1, fp
 80065d2:	f7f9 ff7d 	bl	80004d0 <__aeabi_dmul>
 80065d6:	4652      	mov	r2, sl
 80065d8:	465b      	mov	r3, fp
 80065da:	f7f9 ff79 	bl	80004d0 <__aeabi_dmul>
 80065de:	4680      	mov	r8, r0
 80065e0:	4689      	mov	r9, r1
 80065e2:	b984      	cbnz	r4, 8006606 <__ieee754_log+0x25e>
 80065e4:	4602      	mov	r2, r0
 80065e6:	460b      	mov	r3, r1
 80065e8:	4630      	mov	r0, r6
 80065ea:	4639      	mov	r1, r7
 80065ec:	f7f9 fdbe 	bl	800016c <__adddf3>
 80065f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80065f4:	f7f9 ff6c 	bl	80004d0 <__aeabi_dmul>
 80065f8:	4602      	mov	r2, r0
 80065fa:	460b      	mov	r3, r1
 80065fc:	4640      	mov	r0, r8
 80065fe:	4649      	mov	r1, r9
 8006600:	f7f9 fdb2 	bl	8000168 <__aeabi_dsub>
 8006604:	e031      	b.n	800666a <__ieee754_log+0x2c2>
 8006606:	a332      	add	r3, pc, #200	; (adr r3, 80066d0 <__ieee754_log+0x328>)
 8006608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800660c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006610:	f7f9 ff5e 	bl	80004d0 <__aeabi_dmul>
 8006614:	4642      	mov	r2, r8
 8006616:	464b      	mov	r3, r9
 8006618:	4604      	mov	r4, r0
 800661a:	460d      	mov	r5, r1
 800661c:	4630      	mov	r0, r6
 800661e:	4639      	mov	r1, r7
 8006620:	f7f9 fda4 	bl	800016c <__adddf3>
 8006624:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006628:	f7f9 ff52 	bl	80004d0 <__aeabi_dmul>
 800662c:	a32a      	add	r3, pc, #168	; (adr r3, 80066d8 <__ieee754_log+0x330>)
 800662e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006632:	4606      	mov	r6, r0
 8006634:	460f      	mov	r7, r1
 8006636:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800663a:	f7f9 ff49 	bl	80004d0 <__aeabi_dmul>
 800663e:	4602      	mov	r2, r0
 8006640:	460b      	mov	r3, r1
 8006642:	4630      	mov	r0, r6
 8006644:	4639      	mov	r1, r7
 8006646:	f7f9 fd91 	bl	800016c <__adddf3>
 800664a:	4602      	mov	r2, r0
 800664c:	460b      	mov	r3, r1
 800664e:	4640      	mov	r0, r8
 8006650:	4649      	mov	r1, r9
 8006652:	e02f      	b.n	80066b4 <__ieee754_log+0x30c>
 8006654:	b974      	cbnz	r4, 8006674 <__ieee754_log+0x2cc>
 8006656:	4602      	mov	r2, r0
 8006658:	460b      	mov	r3, r1
 800665a:	4650      	mov	r0, sl
 800665c:	4659      	mov	r1, fp
 800665e:	f7f9 fd83 	bl	8000168 <__aeabi_dsub>
 8006662:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006666:	f7f9 ff33 	bl	80004d0 <__aeabi_dmul>
 800666a:	4602      	mov	r2, r0
 800666c:	460b      	mov	r3, r1
 800666e:	4650      	mov	r0, sl
 8006670:	4659      	mov	r1, fp
 8006672:	e029      	b.n	80066c8 <__ieee754_log+0x320>
 8006674:	a316      	add	r3, pc, #88	; (adr r3, 80066d0 <__ieee754_log+0x328>)
 8006676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800667a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800667e:	f7f9 ff27 	bl	80004d0 <__aeabi_dmul>
 8006682:	4632      	mov	r2, r6
 8006684:	463b      	mov	r3, r7
 8006686:	4604      	mov	r4, r0
 8006688:	460d      	mov	r5, r1
 800668a:	4650      	mov	r0, sl
 800668c:	4659      	mov	r1, fp
 800668e:	f7f9 fd6b 	bl	8000168 <__aeabi_dsub>
 8006692:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006696:	f7f9 ff1b 	bl	80004d0 <__aeabi_dmul>
 800669a:	a30f      	add	r3, pc, #60	; (adr r3, 80066d8 <__ieee754_log+0x330>)
 800669c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066a0:	4606      	mov	r6, r0
 80066a2:	460f      	mov	r7, r1
 80066a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80066a8:	f7f9 ff12 	bl	80004d0 <__aeabi_dmul>
 80066ac:	4602      	mov	r2, r0
 80066ae:	460b      	mov	r3, r1
 80066b0:	4630      	mov	r0, r6
 80066b2:	4639      	mov	r1, r7
 80066b4:	f7f9 fd58 	bl	8000168 <__aeabi_dsub>
 80066b8:	4652      	mov	r2, sl
 80066ba:	465b      	mov	r3, fp
 80066bc:	f7f9 fd54 	bl	8000168 <__aeabi_dsub>
 80066c0:	4602      	mov	r2, r0
 80066c2:	460b      	mov	r3, r1
 80066c4:	4620      	mov	r0, r4
 80066c6:	4629      	mov	r1, r5
 80066c8:	f7f9 fd4e 	bl	8000168 <__aeabi_dsub>
 80066cc:	e034      	b.n	8006738 <__ieee754_log+0x390>
 80066ce:	bf00      	nop
 80066d0:	fee00000 	.word	0xfee00000
 80066d4:	3fe62e42 	.word	0x3fe62e42
 80066d8:	35793c76 	.word	0x35793c76
 80066dc:	3dea39ef 	.word	0x3dea39ef
 80066e0:	55555555 	.word	0x55555555
 80066e4:	3fd55555 	.word	0x3fd55555
 80066e8:	df3e5244 	.word	0xdf3e5244
 80066ec:	3fc2f112 	.word	0x3fc2f112
 80066f0:	96cb03de 	.word	0x96cb03de
 80066f4:	3fc74664 	.word	0x3fc74664
 80066f8:	94229359 	.word	0x94229359
 80066fc:	3fd24924 	.word	0x3fd24924
 8006700:	55555593 	.word	0x55555593
 8006704:	3fe55555 	.word	0x3fe55555
 8006708:	d078c69f 	.word	0xd078c69f
 800670c:	3fc39a09 	.word	0x3fc39a09
 8006710:	1d8e78af 	.word	0x1d8e78af
 8006714:	3fcc71c5 	.word	0x3fcc71c5
 8006718:	9997fa04 	.word	0x9997fa04
 800671c:	3fd99999 	.word	0x3fd99999
 8006720:	c3500000 	.word	0xc3500000
 8006724:	43500000 	.word	0x43500000
 8006728:	7fefffff 	.word	0x7fefffff
 800672c:	3ff00000 	.word	0x3ff00000
 8006730:	3fe00000 	.word	0x3fe00000
 8006734:	2000      	movs	r0, #0
 8006736:	2100      	movs	r1, #0
 8006738:	b007      	add	sp, #28
 800673a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800673e:	bf00      	nop

08006740 <matherr>:
 8006740:	2000      	movs	r0, #0
 8006742:	4770      	bx	lr

08006744 <nan>:
 8006744:	2000      	movs	r0, #0
 8006746:	4901      	ldr	r1, [pc, #4]	; (800674c <nan+0x8>)
 8006748:	4770      	bx	lr
 800674a:	bf00      	nop
 800674c:	7ff80000 	.word	0x7ff80000

08006750 <__errno>:
 8006750:	4b01      	ldr	r3, [pc, #4]	; (8006758 <__errno+0x8>)
 8006752:	6818      	ldr	r0, [r3, #0]
 8006754:	4770      	bx	lr
 8006756:	bf00      	nop
 8006758:	200000f4 	.word	0x200000f4

0800675c <_sbrk>:
 800675c:	4b04      	ldr	r3, [pc, #16]	; (8006770 <_sbrk+0x14>)
 800675e:	4602      	mov	r2, r0
 8006760:	6819      	ldr	r1, [r3, #0]
 8006762:	b909      	cbnz	r1, 8006768 <_sbrk+0xc>
 8006764:	4903      	ldr	r1, [pc, #12]	; (8006774 <_sbrk+0x18>)
 8006766:	6019      	str	r1, [r3, #0]
 8006768:	6818      	ldr	r0, [r3, #0]
 800676a:	4402      	add	r2, r0
 800676c:	601a      	str	r2, [r3, #0]
 800676e:	4770      	bx	lr
 8006770:	20000598 	.word	0x20000598
 8006774:	2000072c 	.word	0x2000072c

08006778 <_init>:
 8006778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800677a:	bf00      	nop
 800677c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800677e:	bc08      	pop	{r3}
 8006780:	469e      	mov	lr, r3
 8006782:	4770      	bx	lr

08006784 <_fini>:
 8006784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006786:	bf00      	nop
 8006788:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800678a:	bc08      	pop	{r3}
 800678c:	469e      	mov	lr, r3
 800678e:	4770      	bx	lr
