
*** Running vivado
    with args -log afficher_16bits.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source afficher_16bits.tcl -notrace


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:23:50 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source afficher_16bits.tcl -notrace
Command: link_design -top afficher_16bits -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.srcs/constrs_1/imports/TP1/Basys3_Master.xdc]
Finished Parsing XDC File [/home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.srcs/constrs_1/imports/TP1/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1468.516 ; gain = 281.816 ; free physical = 1769 ; free virtual = 12225
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1515.531 ; gain = 47.016 ; free physical = 1763 ; free virtual = 12220

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15ebfb390

Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1951.031 ; gain = 435.500 ; free physical = 1383 ; free virtual = 11844

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15ebfb390

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1951.031 ; gain = 0.000 ; free physical = 1383 ; free virtual = 11844
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15ebfb390

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1951.031 ; gain = 0.000 ; free physical = 1383 ; free virtual = 11844
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: cb5b9c8f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1951.031 ; gain = 0.000 ; free physical = 1383 ; free virtual = 11844
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: cb5b9c8f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1951.031 ; gain = 0.000 ; free physical = 1383 ; free virtual = 11844
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: a5953cb2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1951.031 ; gain = 0.000 ; free physical = 1383 ; free virtual = 11844
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 106872f3c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1951.031 ; gain = 0.000 ; free physical = 1383 ; free virtual = 11844
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1951.031 ; gain = 0.000 ; free physical = 1383 ; free virtual = 11844
Ending Logic Optimization Task | Checksum: 106872f3c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1951.031 ; gain = 0.000 ; free physical = 1383 ; free virtual = 11844

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 106872f3c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1951.031 ; gain = 0.000 ; free physical = 1383 ; free virtual = 11844

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 106872f3c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1951.031 ; gain = 0.000 ; free physical = 1383 ; free virtual = 11844
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1951.031 ; gain = 482.516 ; free physical = 1383 ; free virtual = 11844
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1983.047 ; gain = 0.000 ; free physical = 1380 ; free virtual = 11841
INFO: [Common 17-1381] The checkpoint '/home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.runs/impl_1/afficher_16bits_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file afficher_16bits_drc_opted.rpt -pb afficher_16bits_drc_opted.pb -rpx afficher_16bits_drc_opted.rpx
Command: report_drc -file afficher_16bits_drc_opted.rpt -pb afficher_16bits_drc_opted.pb -rpx afficher_16bits_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/local/xilinx-vivado/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.runs/impl_1/afficher_16bits_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2031.070 ; gain = 0.000 ; free physical = 1354 ; free virtual = 11811
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7dd074b0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2031.070 ; gain = 0.000 ; free physical = 1354 ; free virtual = 11811
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2031.070 ; gain = 0.000 ; free physical = 1354 ; free virtual = 11811

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 45d25598

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2031.070 ; gain = 0.000 ; free physical = 1355 ; free virtual = 11812

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 4d3e4cb3

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2031.070 ; gain = 0.000 ; free physical = 1354 ; free virtual = 11810

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 4d3e4cb3

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2031.070 ; gain = 0.000 ; free physical = 1354 ; free virtual = 11810
Phase 1 Placer Initialization | Checksum: 4d3e4cb3

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2031.070 ; gain = 0.000 ; free physical = 1354 ; free virtual = 11810

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 4d3e4cb3

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2031.070 ; gain = 0.000 ; free physical = 1353 ; free virtual = 11810
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 96973af7

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2042.699 ; gain = 11.629 ; free physical = 1347 ; free virtual = 11804

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 96973af7

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2042.699 ; gain = 11.629 ; free physical = 1347 ; free virtual = 11804

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 90f58344

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2042.699 ; gain = 11.629 ; free physical = 1347 ; free virtual = 11804

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 116296e07

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2042.699 ; gain = 11.629 ; free physical = 1347 ; free virtual = 11804

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 116296e07

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2042.699 ; gain = 11.629 ; free physical = 1347 ; free virtual = 11804

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 14ce1d8f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2042.699 ; gain = 11.629 ; free physical = 1346 ; free virtual = 11803

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 93399055

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2042.699 ; gain = 11.629 ; free physical = 1346 ; free virtual = 11803

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 93399055

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2042.699 ; gain = 11.629 ; free physical = 1346 ; free virtual = 11803
Phase 3 Detail Placement | Checksum: 93399055

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2042.699 ; gain = 11.629 ; free physical = 1346 ; free virtual = 11803

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 93399055

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2042.699 ; gain = 11.629 ; free physical = 1346 ; free virtual = 11803

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 93399055

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2042.699 ; gain = 11.629 ; free physical = 1347 ; free virtual = 11804

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 93399055

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2042.699 ; gain = 11.629 ; free physical = 1347 ; free virtual = 11804

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 93399055

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2042.699 ; gain = 11.629 ; free physical = 1347 ; free virtual = 11804
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 93399055

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2042.699 ; gain = 11.629 ; free physical = 1347 ; free virtual = 11804
Ending Placer Task | Checksum: 1792f5dc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2042.699 ; gain = 11.629 ; free physical = 1352 ; free virtual = 11809
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2042.699 ; gain = 0.000 ; free physical = 1351 ; free virtual = 11809
INFO: [Common 17-1381] The checkpoint '/home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.runs/impl_1/afficher_16bits_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file afficher_16bits_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2042.699 ; gain = 0.000 ; free physical = 1346 ; free virtual = 11802
INFO: [runtcl-4] Executing : report_utilization -file afficher_16bits_utilization_placed.rpt -pb afficher_16bits_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2042.699 ; gain = 0.000 ; free physical = 1352 ; free virtual = 11808
INFO: [runtcl-4] Executing : report_control_sets -verbose -file afficher_16bits_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2042.699 ; gain = 0.000 ; free physical = 1352 ; free virtual = 11809
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 4a07bfd ConstDB: 0 ShapeSum: 12f279df RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9cfef090

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2067.355 ; gain = 24.656 ; free physical = 1232 ; free virtual = 11689
Post Restoration Checksum: NetGraph: 6f4b7f76 NumContArr: 2db3711a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Create Timer | Checksum: 9cfef090

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2120.355 ; gain = 77.656 ; free physical = 1232 ; free virtual = 11689

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9cfef090

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2120.355 ; gain = 77.656 ; free physical = 1217 ; free virtual = 11674

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9cfef090

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2120.355 ; gain = 77.656 ; free physical = 1217 ; free virtual = 11674
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: a2537c86

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2125.355 ; gain = 82.656 ; free physical = 1213 ; free virtual = 11669
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.757  | TNS=0.000  | WHS=-0.015 | THS=-0.106 |

Phase 2 Router Initialization | Checksum: 15eb90992

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2125.355 ; gain = 82.656 ; free physical = 1212 ; free virtual = 11669

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 23d8c1123

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2125.355 ; gain = 82.656 ; free physical = 1213 ; free virtual = 11669

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.569  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1374a92b8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2125.355 ; gain = 82.656 ; free physical = 1213 ; free virtual = 11669
Phase 4 Rip-up And Reroute | Checksum: 1374a92b8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2125.355 ; gain = 82.656 ; free physical = 1213 ; free virtual = 11669

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1374a92b8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2125.355 ; gain = 82.656 ; free physical = 1213 ; free virtual = 11669

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1374a92b8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2125.355 ; gain = 82.656 ; free physical = 1213 ; free virtual = 11669
Phase 5 Delay and Skew Optimization | Checksum: 1374a92b8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2125.355 ; gain = 82.656 ; free physical = 1213 ; free virtual = 11669

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 161d33147

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2125.355 ; gain = 82.656 ; free physical = 1213 ; free virtual = 11669
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.648  | TNS=0.000  | WHS=0.238  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 161d33147

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2125.355 ; gain = 82.656 ; free physical = 1213 ; free virtual = 11669
Phase 6 Post Hold Fix | Checksum: 161d33147

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2125.355 ; gain = 82.656 ; free physical = 1213 ; free virtual = 11669

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0290999 %
  Global Horizontal Routing Utilization  = 0.0435971 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 161d33147

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2125.355 ; gain = 82.656 ; free physical = 1213 ; free virtual = 11669

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 161d33147

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2125.355 ; gain = 82.656 ; free physical = 1212 ; free virtual = 11668

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18363536e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2125.355 ; gain = 82.656 ; free physical = 1212 ; free virtual = 11668

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.648  | TNS=0.000  | WHS=0.238  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18363536e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2125.355 ; gain = 82.656 ; free physical = 1212 ; free virtual = 11668
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2125.355 ; gain = 82.656 ; free physical = 1229 ; free virtual = 11686

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2125.355 ; gain = 82.656 ; free physical = 1229 ; free virtual = 11686
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2127.355 ; gain = 0.000 ; free physical = 1228 ; free virtual = 11686
INFO: [Common 17-1381] The checkpoint '/home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.runs/impl_1/afficher_16bits_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file afficher_16bits_drc_routed.rpt -pb afficher_16bits_drc_routed.pb -rpx afficher_16bits_drc_routed.rpx
Command: report_drc -file afficher_16bits_drc_routed.rpt -pb afficher_16bits_drc_routed.pb -rpx afficher_16bits_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.runs/impl_1/afficher_16bits_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file afficher_16bits_methodology_drc_routed.rpt -pb afficher_16bits_methodology_drc_routed.pb -rpx afficher_16bits_methodology_drc_routed.rpx
Command: report_methodology -file afficher_16bits_methodology_drc_routed.rpt -pb afficher_16bits_methodology_drc_routed.pb -rpx afficher_16bits_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.runs/impl_1/afficher_16bits_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file afficher_16bits_power_routed.rpt -pb afficher_16bits_power_summary_routed.pb -rpx afficher_16bits_power_routed.rpx
Command: report_power -file afficher_16bits_power_routed.rpt -pb afficher_16bits_power_summary_routed.pb -rpx afficher_16bits_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file afficher_16bits_route_status.rpt -pb afficher_16bits_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file afficher_16bits_timing_summary_routed.rpt -pb afficher_16bits_timing_summary_routed.pb -rpx afficher_16bits_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file afficher_16bits_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file afficher_16bits_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file afficher_16bits_bus_skew_routed.rpt -pb afficher_16bits_bus_skew_routed.pb -rpx afficher_16bits_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force afficher_16bits.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./afficher_16bits.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Oct 24 11:43:01 2018. For additional details about this file, please refer to the WebTalk help file at /local/xilinx-vivado/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2458.043 ; gain = 274.641 ; free physical = 1195 ; free virtual = 11654
INFO: [Common 17-206] Exiting Vivado at Wed Oct 24 11:43:01 2018...

*** Running vivado
    with args -log afficher_16bits.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source afficher_16bits.tcl -notrace


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:23:50 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source afficher_16bits.tcl -notrace
Command: open_checkpoint afficher_16bits_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1184.684 ; gain = 0.000 ; free physical = 1348 ; free virtual = 9172
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1884.191 ; gain = 0.000 ; free physical = 702 ; free virtual = 8519
Restored from archive | CPU: 0.130000 secs | Memory: 1.014793 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1884.191 ; gain = 0.000 ; free physical = 702 ; free virtual = 8519
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2.1 (64-bit) build 2288692
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 1884.191 ; gain = 699.508 ; free physical = 702 ; free virtual = 8519
Command: write_bitstream -force afficher_16bits.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/local/xilinx-vivado/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./afficher_16bits.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/m1/texierl/Documents/AEO/TP5_preparation/TP5_preparation.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Nov  5 13:08:17 2018. For additional details about this file, please refer to the WebTalk help file at /local/xilinx-vivado/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2302.848 ; gain = 418.656 ; free physical = 627 ; free virtual = 8456
INFO: [Common 17-206] Exiting Vivado at Mon Nov  5 13:08:17 2018...
