<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 232.543 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;benchmarks/chstone/adpcm/src/adpcm.c&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0.2 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.4 seconds; current allocated memory: 233.926 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,495 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,369 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,134 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 971 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 931 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 941 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 927 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 927 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 927 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 945 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 936 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,366 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,366 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,294 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,300 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,325 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/chstone/adpcm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;abs&apos; into &apos;quantl&apos; (benchmarks/chstone/adpcm/src/adpcm.c:611:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;filtez&apos; into &apos;encode&apos; (benchmarks/chstone/adpcm/src/adpcm.c:251:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;filtep&apos; into &apos;encode&apos; (benchmarks/chstone/adpcm/src/adpcm.c:251:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;quantl&apos; into &apos;encode&apos; (benchmarks/chstone/adpcm/src/adpcm.c:251:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;logscl&apos; into &apos;encode&apos; (benchmarks/chstone/adpcm/src/adpcm.c:251:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;scalel&apos; into &apos;encode&apos; (benchmarks/chstone/adpcm/src/adpcm.c:251:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;upzero&apos; into &apos;encode&apos; (benchmarks/chstone/adpcm/src/adpcm.c:251:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;uppol2&apos; into &apos;encode&apos; (benchmarks/chstone/adpcm/src/adpcm.c:251:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;uppol1&apos; into &apos;encode&apos; (benchmarks/chstone/adpcm/src/adpcm.c:251:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;abs&apos; into &apos;encode&apos; (benchmarks/chstone/adpcm/src/adpcm.c:251:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;logsch&apos; into &apos;encode&apos; (benchmarks/chstone/adpcm/src/adpcm.c:251:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;filtez&apos; into &apos;decode&apos; (benchmarks/chstone/adpcm/src/adpcm.c:404:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;filtep&apos; into &apos;decode&apos; (benchmarks/chstone/adpcm/src/adpcm.c:404:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;logscl&apos; into &apos;decode&apos; (benchmarks/chstone/adpcm/src/adpcm.c:404:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;scalel&apos; into &apos;decode&apos; (benchmarks/chstone/adpcm/src/adpcm.c:404:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;upzero&apos; into &apos;decode&apos; (benchmarks/chstone/adpcm/src/adpcm.c:404:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;uppol2&apos; into &apos;decode&apos; (benchmarks/chstone/adpcm/src/adpcm.c:404:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;uppol1&apos; into &apos;decode&apos; (benchmarks/chstone/adpcm/src/adpcm.c:404:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;logsch&apos; into &apos;decode&apos; (benchmarks/chstone/adpcm/src/adpcm.c:404:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;reset&apos; into &apos;adpcm_main&apos; (benchmarks/chstone/adpcm/src/adpcm.c:770:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-167]" key="HLS 214-167" tag="" content="The program may have out of bound array access (benchmarks/chstone/adpcm/src/adpcm.c:267:21)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-167]" key="HLS 214-167" tag="" content="The program may have out of bound array access (benchmarks/chstone/adpcm/src/adpcm.c:267:37)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-167]" key="HLS 214-167" tag="" content="The program may have out of bound array access (benchmarks/chstone/adpcm/src/adpcm.c:517:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; adpcm_main_label13&gt; at benchmarks/chstone/adpcm/src/adpcm.c:782:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; adpcm_main_label12&gt; at benchmarks/chstone/adpcm/src/adpcm.c:778:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; reset_label4&gt; at benchmarks/chstone/adpcm/src/adpcm.c:553:16" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; reset_label5&gt; at benchmarks/chstone/adpcm/src/adpcm.c:561:16" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; reset_label6&gt; at benchmarks/chstone/adpcm/src/adpcm.c:569:16" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; reset_label7&gt; at benchmarks/chstone/adpcm/src/adpcm.c:572:16" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;decode_label3&apos; is marked as complete unroll implied by the pipeline pragma (benchmarks/chstone/adpcm/src/adpcm.c:530:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;decode_label2&apos; is marked as complete unroll implied by the pipeline pragma (benchmarks/chstone/adpcm/src/adpcm.c:514:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;upzero_label10&apos; is marked as complete unroll implied by the pipeline pragma (benchmarks/chstone/adpcm/src/adpcm.c:670:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;upzero_label11&apos; is marked as complete unroll implied by the pipeline pragma (benchmarks/chstone/adpcm/src/adpcm.c:677:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;filtez_label8&apos; is marked as complete unroll implied by the pipeline pragma (benchmarks/chstone/adpcm/src/adpcm.c:588:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;quantl_label9&apos; is marked as complete unroll implied by the pipeline pragma (benchmarks/chstone/adpcm/src/adpcm.c:618:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;encode_label1&apos; is marked as complete unroll implied by the pipeline pragma (benchmarks/chstone/adpcm/src/adpcm.c:275:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;encode_label0&apos; is marked as complete unroll implied by the pipeline pragma (benchmarks/chstone/adpcm/src/adpcm.c:264:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;decode_label3&apos; (benchmarks/chstone/adpcm/src/adpcm.c:530:17) in function &apos;decode&apos; completely with a factor of 10 (benchmarks/chstone/adpcm/src/adpcm.c:404:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;decode_label2&apos; (benchmarks/chstone/adpcm/src/adpcm.c:514:17) in function &apos;decode&apos; completely with a factor of 10 (benchmarks/chstone/adpcm/src/adpcm.c:404:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;upzero_label10&apos; (benchmarks/chstone/adpcm/src/adpcm.c:670:22) in function &apos;decode&apos; completely with a factor of 6 (benchmarks/chstone/adpcm/src/adpcm.c:404:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;upzero_label11&apos; (benchmarks/chstone/adpcm/src/adpcm.c:677:22) in function &apos;decode&apos; completely with a factor of 6 (benchmarks/chstone/adpcm/src/adpcm.c:404:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;filtez_label8&apos; (benchmarks/chstone/adpcm/src/adpcm.c:588:17) in function &apos;decode&apos; completely with a factor of 5 (benchmarks/chstone/adpcm/src/adpcm.c:404:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;upzero_label10&apos; (benchmarks/chstone/adpcm/src/adpcm.c:670:22) in function &apos;encode&apos; completely with a factor of 6 (benchmarks/chstone/adpcm/src/adpcm.c:251:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;upzero_label11&apos; (benchmarks/chstone/adpcm/src/adpcm.c:677:22) in function &apos;encode&apos; completely with a factor of 6 (benchmarks/chstone/adpcm/src/adpcm.c:251:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;filtez_label8&apos; (benchmarks/chstone/adpcm/src/adpcm.c:588:17) in function &apos;encode&apos; completely with a factor of 5 (benchmarks/chstone/adpcm/src/adpcm.c:251:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;quantl_label9&apos; (benchmarks/chstone/adpcm/src/adpcm.c:618:17) in function &apos;encode&apos; completely with a factor of 30 (benchmarks/chstone/adpcm/src/adpcm.c:251:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;encode_label1&apos; (benchmarks/chstone/adpcm/src/adpcm.c:275:17) in function &apos;encode&apos; completely with a factor of 22 (benchmarks/chstone/adpcm/src/adpcm.c:251:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;encode_label0&apos; (benchmarks/chstone/adpcm/src/adpcm.c:264:17) in function &apos;encode&apos; completely with a factor of 10 (benchmarks/chstone/adpcm/src/adpcm.c:251:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 2.98 seconds. CPU system time: 0.31 seconds. Elapsed time: 7.7 seconds; current allocated memory: 236.656 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.656 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 237.793 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 239.488 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_115" tag="" content="Automatically partitioning small array &apos;wh_code_table&apos; completely based on array size." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_115" tag="" content="Automatically partitioning small array &apos;qq2_code2_table&apos; completely based on array size." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;wh_code_table&apos; in dimension 1 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;qq2_code2_table&apos; in dimension 1 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (benchmarks/chstone/adpcm/src/adpcm.c:250:13) to (benchmarks/chstone/adpcm/src/adpcm.c:625:7) in function &apos;encode&apos;... converting 31 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;encode&apos; (benchmarks/chstone/adpcm/src/adpcm.c:250)...48 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;decode&apos; (benchmarks/chstone/adpcm/src/adpcm.c:403)...30 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 264.848 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 335.852 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;adpcm_main&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;adpcm_main_Pipeline_reset_label4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;reset_label4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;reset_label4&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.826 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;adpcm_main_Pipeline_reset_label4&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;i_write_ln544&apos;, benchmarks/chstone/adpcm/src/adpcm.c:544-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774) of constant 0 on local variable &apos;i&apos;, benchmarks/chstone/adpcm/src/adpcm.c:544-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774 [6]  (1.588 ns)
	&apos;load&apos; operation 3 bit (&apos;i&apos;, benchmarks/chstone/adpcm/src/adpcm.c:553-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774) on local variable &apos;i&apos;, benchmarks/chstone/adpcm/src/adpcm.c:544-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774 [9]  (0.000 ns)
	&apos;add&apos; operation 3 bit (&apos;add_ln553&apos;, benchmarks/chstone/adpcm/src/adpcm.c:553-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774) [11]  (1.650 ns)
	&apos;store&apos; operation 0 bit (&apos;i_write_ln544&apos;, benchmarks/chstone/adpcm/src/adpcm.c:544-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774) of variable &apos;add_ln553&apos;, benchmarks/chstone/adpcm/src/adpcm.c:553-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774 on local variable &apos;i&apos;, benchmarks/chstone/adpcm/src/adpcm.c:544-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774 [26]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 337.410 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 337.410 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;adpcm_main_Pipeline_reset_label5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;reset_label5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;reset_label5&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.826 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;adpcm_main_Pipeline_reset_label5&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;i_1_write_ln544&apos;, benchmarks/chstone/adpcm/src/adpcm.c:544-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774) of constant 0 on local variable &apos;i&apos;, benchmarks/chstone/adpcm/src/adpcm.c:544-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774 [6]  (1.588 ns)
	&apos;load&apos; operation 3 bit (&apos;i&apos;, benchmarks/chstone/adpcm/src/adpcm.c:561-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774) on local variable &apos;i&apos;, benchmarks/chstone/adpcm/src/adpcm.c:544-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774 [9]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln561&apos;, benchmarks/chstone/adpcm/src/adpcm.c:561-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774) [10]  (1.650 ns)
	&apos;store&apos; operation 0 bit (&apos;i_1_write_ln544&apos;, benchmarks/chstone/adpcm/src/adpcm.c:544-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774) of variable &apos;add_ln561&apos;, benchmarks/chstone/adpcm/src/adpcm.c:561-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774 on local variable &apos;i&apos;, benchmarks/chstone/adpcm/src/adpcm.c:544-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774 [26]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 337.711 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 337.711 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;adpcm_main_Pipeline_reset_label6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;reset_label6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;reset_label6&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.956 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;adpcm_main_Pipeline_reset_label6&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;i_write_ln544&apos;, benchmarks/chstone/adpcm/src/adpcm.c:544-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774) of constant 0 on local variable &apos;i&apos;, benchmarks/chstone/adpcm/src/adpcm.c:544-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774 [3]  (1.588 ns)
	&apos;load&apos; operation 5 bit (&apos;i&apos;, benchmarks/chstone/adpcm/src/adpcm.c:569-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774) on local variable &apos;i&apos;, benchmarks/chstone/adpcm/src/adpcm.c:544-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774 [6]  (0.000 ns)
	&apos;add&apos; operation 5 bit (&apos;add_ln569&apos;, benchmarks/chstone/adpcm/src/adpcm.c:569-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774) [8]  (1.780 ns)
	&apos;store&apos; operation 0 bit (&apos;i_write_ln544&apos;, benchmarks/chstone/adpcm/src/adpcm.c:544-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774) of variable &apos;add_ln569&apos;, benchmarks/chstone/adpcm/src/adpcm.c:569-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774 on local variable &apos;i&apos;, benchmarks/chstone/adpcm/src/adpcm.c:544-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774 [17]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 338.031 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 338.031 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;adpcm_main_Pipeline_reset_label7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;reset_label7&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;reset_label7&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.911 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;adpcm_main_Pipeline_reset_label7&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;i_write_ln544&apos;, benchmarks/chstone/adpcm/src/adpcm.c:544-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774) of constant 0 on local variable &apos;i&apos;, benchmarks/chstone/adpcm/src/adpcm.c:544-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774 [4]  (1.588 ns)
	&apos;load&apos; operation 4 bit (&apos;i&apos;, benchmarks/chstone/adpcm/src/adpcm.c:572-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774) on local variable &apos;i&apos;, benchmarks/chstone/adpcm/src/adpcm.c:544-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774 [7]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln572&apos;, benchmarks/chstone/adpcm/src/adpcm.c:572-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774) [8]  (1.735 ns)
	&apos;store&apos; operation 0 bit (&apos;i_write_ln544&apos;, benchmarks/chstone/adpcm/src/adpcm.c:544-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774) of variable &apos;add_ln572&apos;, benchmarks/chstone/adpcm/src/adpcm.c:572-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774 on local variable &apos;i&apos;, benchmarks/chstone/adpcm/src/adpcm.c:544-&gt;benchmarks/chstone/adpcm/src/adpcm.c:774 [20]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 338.199 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 338.199 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;encode&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;encode&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;encode&apos; (function &apos;encode&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;0_write_ln684&apos;, benchmarks/chstone/adpcm/src/adpcm.c:684-&gt;benchmarks/chstone/adpcm/src/adpcm.c:378) of variable &apos;add_ln684_6&apos;, benchmarks/chstone/adpcm/src/adpcm.c:684-&gt;benchmarks/chstone/adpcm/src/adpcm.c:378 on array &apos;delay_bph&apos; and &apos;load&apos; operation 32 bit (&apos;delay_bph_load&apos;, benchmarks/chstone/adpcm/src/adpcm.c:587-&gt;benchmarks/chstone/adpcm/src/adpcm.c:340) on array &apos;delay_bph&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;encode&apos; (function &apos;encode&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;0_write_ln684&apos;, benchmarks/chstone/adpcm/src/adpcm.c:684-&gt;benchmarks/chstone/adpcm/src/adpcm.c:378) of variable &apos;add_ln684_6&apos;, benchmarks/chstone/adpcm/src/adpcm.c:684-&gt;benchmarks/chstone/adpcm/src/adpcm.c:378 on array &apos;delay_bph&apos; and &apos;load&apos; operation 32 bit (&apos;delay_bph_load&apos;, benchmarks/chstone/adpcm/src/adpcm.c:587-&gt;benchmarks/chstone/adpcm/src/adpcm.c:340) on array &apos;delay_bph&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;encode&apos; (function &apos;encode&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;0_write_ln684&apos;, benchmarks/chstone/adpcm/src/adpcm.c:684-&gt;benchmarks/chstone/adpcm/src/adpcm.c:378) of variable &apos;add_ln684_6&apos;, benchmarks/chstone/adpcm/src/adpcm.c:684-&gt;benchmarks/chstone/adpcm/src/adpcm.c:378 on array &apos;delay_bph&apos; and &apos;load&apos; operation 32 bit (&apos;delay_bph_load&apos;, benchmarks/chstone/adpcm/src/adpcm.c:587-&gt;benchmarks/chstone/adpcm/src/adpcm.c:340) on array &apos;delay_bph&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;encode&apos; (function &apos;encode&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;0_write_ln684&apos;, benchmarks/chstone/adpcm/src/adpcm.c:684-&gt;benchmarks/chstone/adpcm/src/adpcm.c:378) of variable &apos;add_ln684_6&apos;, benchmarks/chstone/adpcm/src/adpcm.c:684-&gt;benchmarks/chstone/adpcm/src/adpcm.c:378 on array &apos;delay_bph&apos; and &apos;load&apos; operation 32 bit (&apos;delay_bph_load&apos;, benchmarks/chstone/adpcm/src/adpcm.c:587-&gt;benchmarks/chstone/adpcm/src/adpcm.c:340) on array &apos;delay_bph&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;encode&apos; (function &apos;encode&apos;): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;0_write_ln684&apos;, benchmarks/chstone/adpcm/src/adpcm.c:684-&gt;benchmarks/chstone/adpcm/src/adpcm.c:319) of variable &apos;add_ln684&apos;, benchmarks/chstone/adpcm/src/adpcm.c:684-&gt;benchmarks/chstone/adpcm/src/adpcm.c:319 on array &apos;delay_bpl&apos; and &apos;load&apos; operation 32 bit (&apos;delay_bpl_load&apos;, benchmarks/chstone/adpcm/src/adpcm.c:587-&gt;benchmarks/chstone/adpcm/src/adpcm.c:289) on array &apos;delay_bpl&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;encode&apos; (function &apos;encode&apos;): Unable to enforce a carried dependence constraint (II = 82, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;al1_write_ln327&apos;, benchmarks/chstone/adpcm/src/adpcm.c:327) of variable &apos;apl1&apos;, benchmarks/chstone/adpcm/src/adpcm.c:747-&gt;benchmarks/chstone/adpcm/src/adpcm.c:327 on static variable &apos;al1&apos; and &apos;load&apos; operation 16 bit (&apos;al1&apos;, benchmarks/chstone/adpcm/src/adpcm.c:292) on static variable &apos;al1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;encode&apos; (function &apos;encode&apos;): Unable to enforce a carried dependence constraint (II = 84, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;al1_write_ln327&apos;, benchmarks/chstone/adpcm/src/adpcm.c:327) of variable &apos;apl1&apos;, benchmarks/chstone/adpcm/src/adpcm.c:747-&gt;benchmarks/chstone/adpcm/src/adpcm.c:327 on static variable &apos;al1&apos; and &apos;load&apos; operation 16 bit (&apos;al1&apos;, benchmarks/chstone/adpcm/src/adpcm.c:292) on static variable &apos;al1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 85, Depth = 98, function &apos;encode&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (3.871 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;encode&apos; consists of the following:
	&apos;load&apos; operation 31 bit (&apos;rlt1&apos;, benchmarks/chstone/adpcm/src/adpcm.c:342) on static variable &apos;rh1&apos; [677]  (0.000 ns)
	&apos;mul&apos; operation 47 bit (&apos;mul_ln600_1&apos;, benchmarks/chstone/adpcm/src/adpcm.c:600-&gt;benchmarks/chstone/adpcm/src/adpcm.c:342) [685]  (3.871 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 3.11 seconds. CPU system time: 0 seconds. Elapsed time: 3.11 seconds; current allocated memory: 346.570 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 346.570 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;adpcm_main_Pipeline_adpcm_main_label12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;adpcm_main_label12&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 85, Depth = 100, loop &apos;adpcm_main_label12&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.842 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;adpcm_main_Pipeline_adpcm_main_label12&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;i_4_write_ln771&apos;, benchmarks/chstone/adpcm/src/adpcm.c:771) of constant 0 on local variable &apos;i&apos;, benchmarks/chstone/adpcm/src/adpcm.c:771 [33]  (1.588 ns)
	&apos;load&apos; operation 13 bit (&apos;i&apos;, benchmarks/chstone/adpcm/src/adpcm.c:778) on local variable &apos;i&apos;, benchmarks/chstone/adpcm/src/adpcm.c:771 [36]  (0.000 ns)
	&apos;getelementptr&apos; operation 13 bit (&apos;input_samples_addr&apos;, benchmarks/chstone/adpcm/src/adpcm.c:780) [44]  (0.000 ns)
	&apos;load&apos; operation 32 bit (&apos;input_samples_load&apos;, benchmarks/chstone/adpcm/src/adpcm.c:780) on array &apos;input_samples&apos; [45]  (3.254 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 346.570 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 346.570 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;decode&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;decode&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;decode&apos; (function &apos;decode&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;0_write_ln684&apos;, benchmarks/chstone/adpcm/src/adpcm.c:684-&gt;benchmarks/chstone/adpcm/src/adpcm.c:484) of variable &apos;add_ln684_17&apos;, benchmarks/chstone/adpcm/src/adpcm.c:684-&gt;benchmarks/chstone/adpcm/src/adpcm.c:484 on array &apos;dec_del_bph&apos; and &apos;load&apos; operation 32 bit (&apos;dec_del_bph_load&apos;, benchmarks/chstone/adpcm/src/adpcm.c:587-&gt;benchmarks/chstone/adpcm/src/adpcm.c:463) on array &apos;dec_del_bph&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;decode&apos; (function &apos;decode&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;0_write_ln684&apos;, benchmarks/chstone/adpcm/src/adpcm.c:684-&gt;benchmarks/chstone/adpcm/src/adpcm.c:484) of variable &apos;add_ln684_17&apos;, benchmarks/chstone/adpcm/src/adpcm.c:684-&gt;benchmarks/chstone/adpcm/src/adpcm.c:484 on array &apos;dec_del_bph&apos; and &apos;load&apos; operation 32 bit (&apos;dec_del_bph_load&apos;, benchmarks/chstone/adpcm/src/adpcm.c:587-&gt;benchmarks/chstone/adpcm/src/adpcm.c:463) on array &apos;dec_del_bph&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;decode&apos; (function &apos;decode&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;0_write_ln684&apos;, benchmarks/chstone/adpcm/src/adpcm.c:684-&gt;benchmarks/chstone/adpcm/src/adpcm.c:484) of variable &apos;add_ln684_17&apos;, benchmarks/chstone/adpcm/src/adpcm.c:684-&gt;benchmarks/chstone/adpcm/src/adpcm.c:484 on array &apos;dec_del_bph&apos; and &apos;load&apos; operation 32 bit (&apos;dec_del_bph_load&apos;, benchmarks/chstone/adpcm/src/adpcm.c:587-&gt;benchmarks/chstone/adpcm/src/adpcm.c:463) on array &apos;dec_del_bph&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;decode&apos; (function &apos;decode&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;0_write_ln684&apos;, benchmarks/chstone/adpcm/src/adpcm.c:684-&gt;benchmarks/chstone/adpcm/src/adpcm.c:484) of variable &apos;add_ln684_17&apos;, benchmarks/chstone/adpcm/src/adpcm.c:684-&gt;benchmarks/chstone/adpcm/src/adpcm.c:484 on array &apos;dec_del_bph&apos; and &apos;load&apos; operation 32 bit (&apos;dec_del_bph_load&apos;, benchmarks/chstone/adpcm/src/adpcm.c:587-&gt;benchmarks/chstone/adpcm/src/adpcm.c:463) on array &apos;dec_del_bph&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;decode&apos; (function &apos;decode&apos;): Unable to schedule &apos;store&apos; operation 0 bit (&apos;7_write_ln532&apos;, benchmarks/chstone/adpcm/src/adpcm.c:532) of variable &apos;accumc_load_6&apos;, benchmarks/chstone/adpcm/src/adpcm.c:516 on array &apos;accumc&apos; due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array &apos;accumc&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;decode&apos; (function &apos;decode&apos;): Unable to schedule &apos;store&apos; operation 0 bit (&apos;8_write_ln533&apos;, benchmarks/chstone/adpcm/src/adpcm.c:533) of variable &apos;accumd_load_7&apos;, benchmarks/chstone/adpcm/src/adpcm.c:517 on array &apos;accumd&apos; due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array &apos;accumd&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 10, Depth = 35, function &apos;decode&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (3.871 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;decode&apos; consists of the following:
	&apos;mul&apos; operation 46 bit (&apos;zl&apos;, benchmarks/chstone/adpcm/src/adpcm.c:587-&gt;benchmarks/chstone/adpcm/src/adpcm.c:417) [32]  (3.871 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0 seconds. Elapsed time: 1.28 seconds; current allocated memory: 352.516 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 352.516 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;adpcm_main_Pipeline_adpcm_main_label13&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;adpcm_main_label13&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;adpcm_main_Pipeline_adpcm_main_label13&apos; (loop &apos;adpcm_main_label13&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;load&apos; operation 32 bit (&apos;xout1_load&apos;, benchmarks/chstone/adpcm/src/adpcm.c:785) on static variable &apos;xout1&apos; and &apos;call&apos; operation 0 bit (&apos;_ln784&apos;, benchmarks/chstone/adpcm/src/adpcm.c:784) to &apos;decode&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 11 is infeasible due to multiple pipeline iteration latency = 35 and incompatible II = 10 of &apos;call&apos; operation 0 bit (&apos;_ln784&apos;, benchmarks/chstone/adpcm/src/adpcm.c:784) to &apos;decode&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 12 is infeasible due to multiple pipeline iteration latency = 35 and incompatible II = 10 of &apos;call&apos; operation 0 bit (&apos;_ln784&apos;, benchmarks/chstone/adpcm/src/adpcm.c:784) to &apos;decode&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 13 is infeasible due to multiple pipeline iteration latency = 35 and incompatible II = 10 of &apos;call&apos; operation 0 bit (&apos;_ln784&apos;, benchmarks/chstone/adpcm/src/adpcm.c:784) to &apos;decode&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 14 is infeasible due to multiple pipeline iteration latency = 35 and incompatible II = 10 of &apos;call&apos; operation 0 bit (&apos;_ln784&apos;, benchmarks/chstone/adpcm/src/adpcm.c:784) to &apos;decode&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 15 is infeasible due to multiple pipeline iteration latency = 35 and incompatible II = 10 of &apos;call&apos; operation 0 bit (&apos;_ln784&apos;, benchmarks/chstone/adpcm/src/adpcm.c:784) to &apos;decode&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 16 is infeasible due to multiple pipeline iteration latency = 35 and incompatible II = 10 of &apos;call&apos; operation 0 bit (&apos;_ln784&apos;, benchmarks/chstone/adpcm/src/adpcm.c:784) to &apos;decode&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 17 is infeasible due to multiple pipeline iteration latency = 35 and incompatible II = 10 of &apos;call&apos; operation 0 bit (&apos;_ln784&apos;, benchmarks/chstone/adpcm/src/adpcm.c:784) to &apos;decode&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 18 is infeasible due to multiple pipeline iteration latency = 35 and incompatible II = 10 of &apos;call&apos; operation 0 bit (&apos;_ln784&apos;, benchmarks/chstone/adpcm/src/adpcm.c:784) to &apos;decode&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 19 is infeasible due to multiple pipeline iteration latency = 35 and incompatible II = 10 of &apos;call&apos; operation 0 bit (&apos;_ln784&apos;, benchmarks/chstone/adpcm/src/adpcm.c:784) to &apos;decode&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;adpcm_main_Pipeline_adpcm_main_label13&apos; (loop &apos;adpcm_main_label13&apos;): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between &apos;load&apos; operation 32 bit (&apos;xout1_load&apos;, benchmarks/chstone/adpcm/src/adpcm.c:785) on static variable &apos;xout1&apos; and &apos;call&apos; operation 0 bit (&apos;_ln784&apos;, benchmarks/chstone/adpcm/src/adpcm.c:784) to &apos;decode&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 21 is infeasible due to multiple pipeline iteration latency = 35 and incompatible II = 10 of &apos;call&apos; operation 0 bit (&apos;_ln784&apos;, benchmarks/chstone/adpcm/src/adpcm.c:784) to &apos;decode&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 22 is infeasible due to multiple pipeline iteration latency = 35 and incompatible II = 10 of &apos;call&apos; operation 0 bit (&apos;_ln784&apos;, benchmarks/chstone/adpcm/src/adpcm.c:784) to &apos;decode&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 23 is infeasible due to multiple pipeline iteration latency = 35 and incompatible II = 10 of &apos;call&apos; operation 0 bit (&apos;_ln784&apos;, benchmarks/chstone/adpcm/src/adpcm.c:784) to &apos;decode&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 24 is infeasible due to multiple pipeline iteration latency = 35 and incompatible II = 10 of &apos;call&apos; operation 0 bit (&apos;_ln784&apos;, benchmarks/chstone/adpcm/src/adpcm.c:784) to &apos;decode&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 25 is infeasible due to multiple pipeline iteration latency = 35 and incompatible II = 10 of &apos;call&apos; operation 0 bit (&apos;_ln784&apos;, benchmarks/chstone/adpcm/src/adpcm.c:784) to &apos;decode&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 26 is infeasible due to multiple pipeline iteration latency = 35 and incompatible II = 10 of &apos;call&apos; operation 0 bit (&apos;_ln784&apos;, benchmarks/chstone/adpcm/src/adpcm.c:784) to &apos;decode&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 27 is infeasible due to multiple pipeline iteration latency = 35 and incompatible II = 10 of &apos;call&apos; operation 0 bit (&apos;_ln784&apos;, benchmarks/chstone/adpcm/src/adpcm.c:784) to &apos;decode&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 28 is infeasible due to multiple pipeline iteration latency = 35 and incompatible II = 10 of &apos;call&apos; operation 0 bit (&apos;_ln784&apos;, benchmarks/chstone/adpcm/src/adpcm.c:784) to &apos;decode&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 29 is infeasible due to multiple pipeline iteration latency = 35 and incompatible II = 10 of &apos;call&apos; operation 0 bit (&apos;_ln784&apos;, benchmarks/chstone/adpcm/src/adpcm.c:784) to &apos;decode&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;adpcm_main_Pipeline_adpcm_main_label13&apos; (loop &apos;adpcm_main_label13&apos;): Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1) between &apos;load&apos; operation 32 bit (&apos;xout1_load&apos;, benchmarks/chstone/adpcm/src/adpcm.c:785) on static variable &apos;xout1&apos; and &apos;call&apos; operation 0 bit (&apos;_ln784&apos;, benchmarks/chstone/adpcm/src/adpcm.c:784) to &apos;decode&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 31 is infeasible due to multiple pipeline iteration latency = 35 and incompatible II = 10 of &apos;call&apos; operation 0 bit (&apos;_ln784&apos;, benchmarks/chstone/adpcm/src/adpcm.c:784) to &apos;decode&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 32 is infeasible due to multiple pipeline iteration latency = 35 and incompatible II = 10 of &apos;call&apos; operation 0 bit (&apos;_ln784&apos;, benchmarks/chstone/adpcm/src/adpcm.c:784) to &apos;decode&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 33 is infeasible due to multiple pipeline iteration latency = 35 and incompatible II = 10 of &apos;call&apos; operation 0 bit (&apos;_ln784&apos;, benchmarks/chstone/adpcm/src/adpcm.c:784) to &apos;decode&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 34 is infeasible due to multiple pipeline iteration latency = 35 and incompatible II = 10 of &apos;call&apos; operation 0 bit (&apos;_ln784&apos;, benchmarks/chstone/adpcm/src/adpcm.c:784) to &apos;decode&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;adpcm_main_Pipeline_adpcm_main_label13&apos; (loop &apos;adpcm_main_label13&apos;): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between &apos;load&apos; operation 32 bit (&apos;xout1_load&apos;, benchmarks/chstone/adpcm/src/adpcm.c:785) on static variable &apos;xout1&apos; and &apos;call&apos; operation 0 bit (&apos;_ln784&apos;, benchmarks/chstone/adpcm/src/adpcm.c:784) to &apos;decode&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 36, Depth = 38, loop &apos;adpcm_main_label13&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.842 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;adpcm_main_Pipeline_adpcm_main_label13&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;i_write_ln771&apos;, benchmarks/chstone/adpcm/src/adpcm.c:771) of constant 0 on local variable &apos;i&apos;, benchmarks/chstone/adpcm/src/adpcm.c:771 [35]  (1.588 ns)
	&apos;load&apos; operation 13 bit (&apos;i&apos;, benchmarks/chstone/adpcm/src/adpcm.c:782) on local variable &apos;i&apos;, benchmarks/chstone/adpcm/src/adpcm.c:771 [38]  (0.000 ns)
	&apos;getelementptr&apos; operation 12 bit (&apos;compressed_addr&apos;, benchmarks/chstone/adpcm/src/adpcm.c:784) [48]  (0.000 ns)
	&apos;load&apos; operation 32 bit (&apos;compressed_load&apos;, benchmarks/chstone/adpcm/src/adpcm.c:784) on array &apos;compressed&apos; [49]  (3.254 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 352.906 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 352.906 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;adpcm_main&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 353.016 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 353.363 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;adpcm_main_Pipeline_reset_label4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;adpcm_main_Pipeline_reset_label4&apos; pipeline &apos;reset_label4&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;adpcm_main_Pipeline_reset_label4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 353.547 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;adpcm_main_Pipeline_reset_label5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;adpcm_main_Pipeline_reset_label5&apos; pipeline &apos;reset_label5&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;adpcm_main_Pipeline_reset_label5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 354.281 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;adpcm_main_Pipeline_reset_label6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;adpcm_main_Pipeline_reset_label6&apos; pipeline &apos;reset_label6&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;adpcm_main_Pipeline_reset_label6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 355.000 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;adpcm_main_Pipeline_reset_label7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;adpcm_main_Pipeline_reset_label7&apos; pipeline &apos;reset_label7&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;adpcm_main_Pipeline_reset_label7&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 355.566 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;encode&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;encode&apos; pipeline &apos;encode&apos; pipeline type &apos;function pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_14s_14s_28_2_1&apos;: 6 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_14s_15ns_29_2_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_14s_32s_46_5_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_15ns_10ns_24_2_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_15ns_11ns_25_2_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_15ns_12ns_26_2_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_15ns_13ns_27_2_1&apos;: 5 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_15ns_14ns_28_2_1&apos;: 7 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_15ns_15ns_29_2_1&apos;: 7 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_15ns_16ns_30_2_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_15s_32s_47_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_15ns_31_2_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_16s_32_2_1&apos;: 6 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_32s_46_5_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_32s_47_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_11s_42_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_11s_43_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_12ns_44_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_13ns_45_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_13s_44_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_13s_45_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_15ns_47_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_32s_64_5_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_9ns_41_5_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_33s_7s_40_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_4_2_11_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_4_2_14_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;encode&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;adpcm_main_encode_quant26bt_pos_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;adpcm_main_encode_quant26bt_neg_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;adpcm_main_encode_qq4_code4_table_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;adpcm_main_encode_wl_code_table_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;adpcm_main_encode_ilb_table_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 364.758 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;adpcm_main_Pipeline_adpcm_main_label12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;adpcm_main_Pipeline_adpcm_main_label12&apos; pipeline &apos;adpcm_main_label12&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;adpcm_main_Pipeline_adpcm_main_label12&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 382.703 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;decode&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;decode&apos; pipeline &apos;decode&apos; pipeline type &apos;function pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_14s_14s_28_2_1&apos;: 6 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_14s_15ns_29_2_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_14s_32s_46_5_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_15s_32s_47_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_15ns_31_2_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_16s_32_2_1&apos;: 6 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_32s_46_5_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_32s_47_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_11s_42_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_11s_43_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_12ns_44_5_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_13ns_45_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_13s_45_5_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_15ns_46_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_32s_64_5_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_9ns_41_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_33s_7s_39_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_33s_7s_40_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_4_2_11_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_4_2_14_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;decode&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;adpcm_main_decode_qq6_code6_table_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 387.363 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;adpcm_main_Pipeline_adpcm_main_label13&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;xout1&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;xout2&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;adpcm_main_Pipeline_adpcm_main_label13&apos; pipeline &apos;adpcm_main_label13&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;adpcm_main_Pipeline_adpcm_main_label13&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 401.219 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;adpcm_main&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;adpcm_main/input_samples&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;adpcm_main/compressed&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;adpcm_main/result&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;adpcm_main&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;dec_detl&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;detl&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;dec_deth&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;deth&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;rlt2&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;rlt1&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;plt2&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;plt1&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;al2&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;al1&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;nbl&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;rh2&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;rh1&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;ph2&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;ph1&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;ah2&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;ah1&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;nbh&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;dec_rlt2&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;dec_rlt1&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;dec_plt2&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;dec_plt1&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;dec_al2&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;dec_al1&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;dec_nbl&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;dec_rh2&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;dec_rh1&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;dec_ph2&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;dec_ph1&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;dec_ah2&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;dec_ah1&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;dec_nbh&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;il&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;adpcm_main&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;adpcm_main_delay_dltx_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;adpcm_main_delay_dhx_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;adpcm_main_delay_bpl_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;adpcm_main_tqmf_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;adpcm_main_accumc_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 402.656 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 405.832 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 415.953 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for adpcm_main." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for adpcm_main." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 201.78 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 10.77 seconds. CPU system time: 0.74 seconds. Elapsed time: 15.94 seconds; current allocated memory: 184.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1510]" key="HLS 200-1510" tag="" content="Running: export_design -evaluate verilog -format ip_catalog" resolution=""/>
</Messages>
