// Copyright 2022-2023 Beken
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

#include <common/bk_include.h>
#include "sys_hal.h"
#include "sys_ll.h"
#include "aon_pmu_hal.h"
#include "gpio_hal.h"
#include "gpio_driver_base.h"
#include "gpio_driver.h"
#include "sys_types.h"
#include <driver/aon_rtc.h>
#include <driver/hal/hal_spi_types.h>
#include "bk_arch.h"
#include "hal_port.h"
#include <os/os.h>
#include "sys_pm_hal.h"
#include "sys_pm_hal_ctrl.h"
#include "modules/pm.h"
#include <driver/pwr_clk.h>
#include "driver/flash.h"
#if CONFIG_INT_WDT
#include <driver/wdt.h>
#include <bk_wdt.h>
#endif
#if CONFIG_CACHE_ENABLE
#include "cache.h"
#endif

#define portNVIC_SYSTICK_CTRL_REG             ( *( ( volatile uint32_t * ) 0xe000e010 ) )
#define portNVIC_SYSTICK_LOAD_REG             ( *( ( volatile uint32_t * ) 0xe000e014 ) )
#define portNVIC_SYSTICK_CURRENT_VALUE_REG    ( *( ( volatile uint32_t * ) 0xe000e018 ) )
#define portNVIC_SHPR3_REG                    ( *( ( volatile uint32_t * ) 0xe000ed20 ) )

#define portNVIC_INT_CTRL_REG                 ( *( ( volatile uint32_t * ) 0xe000ed04 ) )

#define portNVIC_SYSTICK_ENABLE_BIT           ( 1UL << 0UL )
#define portNVIC_SYSTICK_INT_BIT              ( 1UL << 1UL )
#define portNVIC_SYSTICK_COUNT_FLAG_BIT       ( 1UL << 16UL )

#define portNVIC_PENDSVSET_BIT                ( 1UL << 28UL )
#define portNVIC_PENDSVCLR_BIT                ( 1UL << 27UL )
#define portNVIC_SYSTICKSET_BIT               ( 1UL << 26UL )
#define portNVIC_SYSTICKCLR_BIT               ( 1UL << 25UL )

#define PM_EXIT_LOWVOL_SYSTICK_TIME           (32)      //1ms
#define PM_EXIT_LOWVOL_SYSTICK_RELOAD_TIME    (0xFFFFFF)//set max
#define PM_LOW_VOL_AON_LDO_SEL                (2)       // 0.7V
#define PM_LOW_VOL_VIO_LDO_SEL                (0)       // 2.9V

#if CONFIG_OTA_POSITION_INDEPENDENT_AB
#define FLASH_BASE_ADDRESS                    (0x44030000)
#define FLASH_OFFSET_ADDR_BEGIN               (0x16)
#define FLASH_OFFSET_ADDR_END                 (0x17)
#define FLASH_ADDR_OFFSET                     (0x18)
#define FLASH_OFFSET_ENABLE                   (0x19)

typedef struct
{
	uint32_t flash_offset_enable_val;
	uint32_t offset_addr_begin_val;
	uint32_t offset_addr_end_val ;
	uint32_t flash_addr_offset_val;
}flash_ab_reg_t;

#endif

extern void delay_us(UINT32 us);
static inline bool is_lpo_src_26m32k(void)
{
	return (aon_pmu_ll_get_r41_lpo_config() == SYS_LPO_SRC_26M32K);
}

static inline bool is_lpo_src_ext32k(void)
{
	return (aon_pmu_ll_get_r41_lpo_config() == SYS_LPO_SRC_EXTERNAL_32K);
}

static inline bool is_wifi_ws_enabled(uint8_t ena_bits)
{
	return !!(ena_bits & WS_WIFI);
}

static inline bool is_gpio_ws_enabled(uint8_t ena_bits)
{
	return !!(ena_bits & WS_GPIO);
}

static inline bool is_rtc_ws_enabled(uint8_t ena_bits)
{
	return !!(ena_bits & WS_RTC);
}

static inline bool is_bt_ws_enabled(uint8_t ena_bits)
{
	return !!(ena_bits & WS_BT);
}

static inline bool is_usbplug_ws_enabled(uint8_t ena_bits)
{
	return !!(ena_bits & WS_USBPLUG);
}

static inline bool is_touch_ws_enabled(uint8_t ena_bits)
{
	return !!(ena_bits & WS_TOUCH);
}

static inline bool is_wifi_pd_poweron(uint32_t pd_bits)
{
	return !(pd_bits & PD_WIFI);
}

static inline bool is_btsp_pd_poweron(uint32_t pd_bits)
{
	return !(pd_bits & PD_BTSP);
}

static inline void sys_hal_backup_disable_int(volatile uint32_t *int_state1, volatile uint32_t *int_state2)
{
	uint8_t ws_ena = aon_pmu_ll_get_r41_wakeup_ena();
	uint32_t int0_enabled_ws_ints = 0;
	uint32_t int1_enabled_ws_ints = 0;

	if (is_wifi_ws_enabled(ws_ena)) {
		int0_enabled_ws_ints |= WS_WIFI_INT0;
		int1_enabled_ws_ints |= WS_WIFI_INT1;
	}

	if (is_gpio_ws_enabled(ws_ena)) {
		int1_enabled_ws_ints |= WS_GPIO_INT;
	}

	if (is_rtc_ws_enabled(ws_ena)) {
		int1_enabled_ws_ints |= WS_RTC_INT;
	}

	if (is_bt_ws_enabled(ws_ena)) {
		int1_enabled_ws_ints |= WS_BT_INT;
	}

	if (is_usbplug_ws_enabled(ws_ena)) {
		int1_enabled_ws_ints |= WS_USBPLUG_INT;
	}

	if (is_touch_ws_enabled(ws_ena)) {
		int1_enabled_ws_ints |= WS_TOUCH_INT;
	}

	sys_ll_set_cpu0_int_0_31_en_value(*int_state1 & int0_enabled_ws_ints);
	sys_ll_set_cpu0_int_32_63_en_value(*int_state2 & int1_enabled_ws_ints);

}

static inline void sys_hal_restore_int(volatile uint32_t int_state1, volatile uint32_t int_state2)
{
	sys_ll_set_cpu0_int_0_31_en_value(int_state1);
	sys_ll_set_cpu0_int_32_63_en_value(int_state2);
}

static inline void sys_hal_enable_wakeup_int(void)
{
}

static inline void sys_hal_set_core_freq(volatile uint8_t cksel_core, volatile uint8_t clkdiv_core, volatile uint8_t clkdiv_bus)
{
		sys_ll_set_cpu_clk_div_mode1_cksel_core(cksel_core);
		sys_ll_set_cpu_clk_div_mode1_clkdiv_core(clkdiv_core);
		sys_ll_set_cpu_clk_div_mode1_clkdiv_bus(clkdiv_bus);
}

static inline void sys_hal_set_core_26m(void)
{
	sys_hal_set_core_freq(0, 0, 0);
}

static inline void sys_hal_backup_set_core_26m(volatile uint8_t *cksel_core, volatile uint8_t *clkdiv_core, volatile uint8_t *clkdiv_bus)
{

	IF_LV_CTRL_CORE() {
		*cksel_core = sys_ll_get_cpu_clk_div_mode1_cksel_core();
		*clkdiv_core = sys_ll_get_cpu_clk_div_mode1_clkdiv_core();
		*clkdiv_bus = sys_ll_get_cpu_clk_div_mode1_clkdiv_bus();
		sys_hal_set_core_freq(0, 0, 0);
	}
}

static inline void sys_hal_restore_core_freq(volatile uint8_t cksel_core, volatile uint8_t clkdiv_core, volatile uint8_t clkdiv_bus)
{
	IF_LV_CTRL_CORE() {
		sys_ll_set_cpu_clk_div_mode1_clkdiv_bus(clkdiv_bus);
		sys_ll_set_cpu_clk_div_mode1_clkdiv_core(clkdiv_core);
		sys_ll_set_cpu_clk_div_mode1_cksel_core(cksel_core);
	}
}

static inline void sys_hal_set_flash_freq(volatile uint8_t cksel_flash, volatile uint8_t ckdiv_flash)
{
	sys_ll_set_cpu_clk_div_mode2_cksel_flash(cksel_flash);
	sys_ll_set_cpu_clk_div_mode2_ckdiv_flash(ckdiv_flash);
}

static inline void sys_hal_set_flash_26m(void)
{
	sys_hal_set_flash_freq(0, 0);
}

static inline void sys_hal_backup_set_flash_26m(volatile uint8_t *cksel_flash, volatile  uint8_t *ckdiv_flash)
{
	IF_LV_CTRL_FLASH() {
		*cksel_flash = sys_ll_get_cpu_clk_div_mode2_cksel_flash();
		*ckdiv_flash = sys_ll_get_cpu_clk_div_mode2_ckdiv_flash();
		sys_ll_set_cpu_clk_div_mode2_cksel_flash(0);//eg:from the 80m to 26m, it need select clk source first
		sys_ll_set_cpu_clk_div_mode2_ckdiv_flash(0);//then ckdiv
	}
}

static inline void sys_hal_set_flash_120m(void)
{
	sys_ll_set_cpu_clk_div_mode2_cksel_flash(2);
}

static inline void sys_hal_set_anaspi_freq(uint8_t anaspi_freq)
{
	sys_ll_set_cpu_anaspi_freq_value(anaspi_freq);
}

static inline void sys_hal_backup_set_anaspi_freq_26m(uint8_t *anaspi_freq)
{
	*anaspi_freq = sys_ll_get_cpu_anaspi_freq_value();
	sys_hal_set_anaspi_freq(1); //26M/4
}

static inline void sys_hal_restore_anaspi_freq(uint8_t anaspi_freq)
{
	sys_hal_set_anaspi_freq(anaspi_freq);
}

static inline void sys_hal_restore_flash_freq(volatile uint8_t cksel_flash, volatile uint8_t ckdiv_flash)
{
	sys_ll_set_cpu_clk_div_mode2_ckdiv_flash(ckdiv_flash);//eg:from the 26m to 80m, it need config clk div first
	sys_ll_set_cpu_clk_div_mode2_cksel_flash(cksel_flash);//then clk source

}

static inline void sys_hal_mask_cpu0_int(void)
{
	sys_ll_set_cpu0_int_halt_clk_op_cpu0_int_mask(1);
}

static inline void sys_hal_enable_spi_latch(void)
{
	sys_ll_set_ana_reg9_spi_latch1v(1);
}

static inline void sys_hal_disable_spi_latch(void)
{
	sys_ll_set_ana_reg9_spi_latch1v(0);
}

static inline uint32_t sys_hal_disable_hf_clock(void)
{
	uint32_t val = sys_ll_get_ana_reg5_value();
	uint32_t ret_val = val;

	val &= ~EN_ALL;

	if (is_lpo_src_ext32k()) {
	val |= EN_XTAL;
	}

	sys_ll_set_ana_reg5_value(val);

	return ret_val;

}

static inline void sys_hal_restore_hf_clock(volatile uint32_t val)
{
	sys_ll_set_ana_reg5_value(val);
}

/**
 * buck power supply switch
 *
 * uint32_t type input:
 *   0: close buck
 *   other: open buck
 *
 * note: please declare this function as static when buck is stable
*/
void sys_hal_buck_switch(uint32_t flag)
{
	volatile uint8_t cksel_core = 0, clkdiv_core = 0, clkdiv_bus = 0;

	if (flag == 0) {
		os_printf("disable buckA and buckD.\r\n");
		sys_hal_enable_spi_latch();
		sys_ll_set_ana_reg11_aldosel(1);
		sys_ll_set_ana_reg12_dldosel(1);
		sys_hal_disable_spi_latch();
	} else if (flag == 1){
		os_printf("enable buckA and buckD.\r\n");
		//let the cpu frequency to 26m, in order to be successfully switch voltage provide from ldo to buck
		sys_hal_backup_set_core_26m(&cksel_core, &clkdiv_core, &clkdiv_bus);

		sys_hal_enable_spi_latch();
		sys_ll_set_ana_reg11_aldosel(0);
		sys_ll_set_ana_reg12_dldosel(0);
		sys_hal_disable_spi_latch();

		sys_hal_restore_core_freq(cksel_core, clkdiv_core, clkdiv_bus);
	} else if (flag == 2){
		os_printf("enable buckA and disable buckD.\r\n");
		//let the cpu frequency to 26m, in order to be successfully switch voltage provide from ldo to buck
		sys_hal_backup_set_core_26m(&cksel_core, &clkdiv_core, &clkdiv_bus);

		sys_hal_enable_spi_latch();
		sys_ll_set_ana_reg11_aldosel(0);
		sys_ll_set_ana_reg12_dldosel(1);
		sys_hal_disable_spi_latch();

		sys_hal_restore_core_freq(cksel_core, clkdiv_core, clkdiv_bus);
	} else if (flag == 3){
		os_printf("disable buckA and enable buckD.\r\n");
		//let the cpu frequency to 26m, in order to be successfully switch voltage provide from ldo to buck
		sys_hal_backup_set_core_26m(&cksel_core, &clkdiv_core, &clkdiv_bus);
		//disable buckA enable buckD
		sys_hal_enable_spi_latch();
		sys_ll_set_ana_reg11_aldosel(1);
		sys_ll_set_ana_reg12_dldosel(0);
		sys_hal_disable_spi_latch();

		sys_hal_restore_core_freq(cksel_core, clkdiv_core, clkdiv_bus);
	}
	else {
		os_printf("set buck power supply param %d must < 4 \r\n",flag);
	}
}

/**
 * high digital voltage
 *
 * uint32_t value input:
 *   voltage value
 *
 *
 * note: please declare this function
*/
void sys_hal_v_core_h_sel(uint32_t value)
{
	sys_hal_enable_spi_latch();
	if(sys_ll_get_ana_reg9_vcorehsel() != value)
	{
		sys_ll_set_ana_reg9_vcorehsel(value);
	}
	sys_hal_disable_spi_latch();
}
static inline void sys_hal_deep_sleep_set_buck(void)
{
	sys_ll_set_ana_reg11_aldosel(1);
	sys_ll_set_ana_reg12_dldosel(1);
}

static inline void sys_hal_deep_sleep_set_vldo(void)
{
	sys_ll_set_ana_reg8_coreldo_hp(0);
	/*dldohp disabling causes OTP read failed!, so it can't set 0*/
	sys_ll_set_ana_reg8_dldohp(1);

	sys_ll_set_ana_reg8_aldohp(0); //20230423 tenglong
}

static inline void sys_hal_clear_wakeup_source(void)
{
	aon_pmu_ll_set_r43_clr_wakeup(1);
	aon_pmu_ll_set_r43_clr_wakeup(0);
}

static inline void sys_hal_set_halt_config(void)
{
	uint32_t v = aon_pmu_ll_get_r41();

	//halt_lpo = 1
	//halt_busrst = 0
	//halt_busiso = 1, halt_buspwd = 1
	//halt_blpiso = 1, halt_blppwd = 1
	//halt_wlpiso = 1, halt_wlppwd = 1
	v |= (0xFD << 24);
	aon_pmu_ll_set_r41(v);
}
static inline void sys_hal_power_on_and_select_rosc(pm_lpo_src_e lpo_src)
{
	volatile uint32_t count = PM_POWER_ON_ROSC_STABILITY_TIME;
	if((lpo_src == PM_LPO_SRC_ROSC)||(lpo_src == PM_LPO_SRC_DIVD))
	{
		if(sys_ll_get_ana_reg5_pwd_rosc_spi() != 0x0)
		{
			sys_ll_set_ana_reg5_pwd_rosc_spi(0x0);//power on rosc
			while(count--)//delay time for stability when power on rosc
			{
			}
		}

		if(aon_pmu_ll_get_r41_lpo_config() != PM_LPO_SRC_ROSC)
		{
			aon_pmu_ll_set_r41_lpo_config(PM_LPO_SRC_ROSC);
		}
	}
}
static inline void sys_hal_set_power_parameter(uint8_t sleep_mode)
{
	/*  r40[3:0]   wake1_delay = 0x1;
 	 *  r40[7:4]   wake2_delay = 0x1;
 	 *  r40[11:8]  wake3_delay = 0x1;
 	 *  r40[15:12] halt1_delay = 0x1;
 	 *  r40[19:16] halt2_delay = 0x1;
 	 *  r40[23:20] halt3_delay = 0x1;
 	 *  r40[24] halt_volt: deep = 0, lv = 1
 	 *  r40[25] halt_xtal = 1 //If LPO is 26M32K, halt_xtal = 0
 	 *  r40[26] halt_core: deep = 1, lv = 0
 	 *  r40[27] halt_flash = 1
 	 *  r40[28] halt_rosc = 0
 	 *  r40[29] halt_resten: deep = 0, lv = 1
 	 *  r40[30] halt_isolat = 1
 	 *  r40[31] halt_clkena = 0
 	 **/
	if (sleep_mode == PM_MODE_DEEP_SLEEP)
	{
#if CONFIG_SPE
		aon_pmu_ll_set_r40(0x4E1116EE);//using the external 32k , it need more wake delay time
#else
		// OTP need more delay to recovery voltage
		aon_pmu_ll_set_r40(0x4E1116EE);
#endif
	}
	else if (sleep_mode == PM_MODE_SUPER_DEEP_SLEEP)
	{
#if CONFIG_SPE
		aon_pmu_ll_set_r40(0x5E1116EE);//using the external 32k , it need more wake delay time
#else
		// OTP need more delay to recovery voltage
		aon_pmu_ll_set_r40(0x5E1116EE);
#endif
	}
	else
	{
		uint32_t val;
		if (is_lpo_src_26m32k())//26m/32k
		{
			#if CONFIG_LV_FLASH_ENTER_LP_ENABLE
			val = (0x61111000
				|(PM_CURRENT_LOW_VOLTAGE_WAKEUP1_DELAY&0xF)
				|((PM_CURRENT_LOW_VOLTAGE_WAKEUP2_DELAY&0xF)<<4)
				|((PM_CURRENT_LOW_VOLTAGE_WAKEUP3_DELAY&0xF)<<8));
			#else
			val = (0x69111000
				|(PM_CURRENT_LOW_VOLTAGE_WAKEUP1_DELAY&0xF)
				|((PM_CURRENT_LOW_VOLTAGE_WAKEUP2_DELAY&0xF)<<4)
				|((PM_CURRENT_LOW_VOLTAGE_WAKEUP3_DELAY&0xF)<<8));
			#endif
		}
		else//external 32k and rosc
		{
			#if CONFIG_LV_FLASH_ENTER_LP_ENABLE
			val = (0x63111000
				|(PM_CURRENT_LOW_VOLTAGE_WAKEUP1_DELAY&0xF)
				|((PM_CURRENT_LOW_VOLTAGE_WAKEUP2_DELAY&0xF)<<4)
				|((PM_CURRENT_LOW_VOLTAGE_WAKEUP3_DELAY&0xF)<<8));
			#else
			val = (0x6B111000
				|(PM_CURRENT_LOW_VOLTAGE_WAKEUP1_DELAY&0xF)
				|((PM_CURRENT_LOW_VOLTAGE_WAKEUP2_DELAY&0xF)<<4)
				|((PM_CURRENT_LOW_VOLTAGE_WAKEUP3_DELAY&0xF)<<8));
			#endif
		}
		aon_pmu_ll_set_r40(val);
	}
}

static inline void sys_hal_set_sleep_condition(void)
{
	uint32_t v = sys_ll_get_cpu_power_sleep_wakeup_value();

	//sleep_en_need_cpu2_wfi = 1
	//sleep_bus_idle_bypass =  0
	//sleep_en_global = 1
	//sleep_en_need_cpu0_wfi = 0
	//sleep_en_need_cpu1_wfi = 1
	//sleep_en_need_flash_idle = 0

	v |= (0x2a << 16);

	sys_ll_set_cpu_power_sleep_wakeup_value(v);
}

static inline void sys_hal_power_down_pd(volatile uint32_t *pd_reg_v)
{
	uint32_t value = 0;
	IF_LV_CTRL_PD() {
		uint32_t v = sys_ll_get_cpu_power_sleep_wakeup_value();
		*pd_reg_v = v;

		/*config power domain*/
		v |= PD_DOWN_DOMAIN;

		/*config r41 bus wl,bl pw and iso*/
		sys_hal_set_halt_config();

		if (is_wifi_pd_poweron(v)) {
			aon_pmu_ll_set_r41_halt_wlpiso(1);
			aon_pmu_ll_set_r41_halt_wlppwd(0);
		}
		else {
			aon_pmu_ll_set_r41_halt_wlpiso(1);
			aon_pmu_ll_set_r41_halt_wlppwd(1);
		}

		if (is_btsp_pd_poweron(v)) {
			aon_pmu_ll_set_r41_halt_blpiso(1);
			aon_pmu_ll_set_r41_halt_blppwd(0);
		}
		else {
			aon_pmu_ll_set_r41_halt_blpiso(1);
			aon_pmu_ll_set_r41_halt_blppwd(1);
		}

		sys_ll_set_cpu_power_sleep_wakeup_value(v);

		/*config cpu0 subpwdm*/
		sys_ll_set_cpu_power_sleep_wakeup_cpu0_subpwdm_en(1);
		value = sys_ll_get_cpu0_lv_sleep_cfg_value();
		/*bit2(1: fpu powerdown  when lv sleep & cpu0_subpwdm_en==1'b1)*/
		/*bit0(1: cache retension when lv sleep & cpu0_subpwdm_en==1'b1)*/
		value |= (0x1 << 0) | (0x1 << 2);
		sys_ll_set_cpu0_lv_sleep_cfg_value(value);
	}
}

static inline void sys_hal_power_on_pd(volatile uint32_t v_sys_r10)
{
	IF_LV_CTRL_PD() {
		sys_ll_set_cpu_power_sleep_wakeup_value(v_sys_r10);
	}
}

static inline void sys_hal_set_wakeup_source(void)
{
	aon_pmu_ll_set_r41_wakeup_ena(0x3f);
}

static inline void sys_hal_clear_wakeup_status(void)
{
	aon_pmu_ll_set_r43_clr_wakeup(1);
	aon_pmu_ll_set_r43_clr_wakeup(0);
}

void sys_hal_gpio_state_switch(bool lock)
{
	/*pass aon_pmu_r0 to ana*/
	if (lock) {
		aon_pmu_ll_set_r0_gpio_sleep(1);
	} else {
		aon_pmu_ll_set_r0_gpio_sleep(0);
	}
	aon_pmu_ll_set_r25(0x424B55AA);
	aon_pmu_ll_set_r25(0xBDB4AA55);
}

__attribute__((section(".itcm_sec_code"))) void sys_hal_enter_deep_sleep(void *param)
{
	volatile uint32_t int_state1, int_state2;
	uint32_t pmu_val            = 0;
	uint32_t systick_ctrl_value = 0;
	pm_lpo_src_e lpo_src        = PM_LPO_SRC_ROSC;

	//workaround to fix that the BT wakesource cause deepsleep wakeup soon
	uint8_t wakesource_ena = aon_pmu_ll_get_r41_wakeup_ena();
	wakesource_ena &= ~BIT(WAKEUP_SOURCE_INT_BT);
	aon_pmu_ll_set_r41_wakeup_ena(wakesource_ena);

	portNVIC_INT_CTRL_REG |= portNVIC_SYSTICKCLR_BIT;
	systick_ctrl_value = portNVIC_SYSTICK_CTRL_REG;
	portNVIC_SYSTICK_CTRL_REG = 0;//disable the systick, avoid it affect the enter deepsleep

	int_state1 = sys_ll_get_cpu0_int_0_31_en_value();
	int_state2 = sys_ll_get_cpu0_int_32_63_en_value();
	sys_ll_set_cpu0_int_0_31_en_value(0x0);
	sys_ll_set_cpu0_int_32_63_en_value(0x0);
	__asm volatile( "nop" );
	__asm volatile( "nop" );
	__asm volatile( "nop" );
	__asm volatile( "nop" );
	__asm volatile( "nop" );

	/*confirm here hasn't external interrupt*/
	if(check_IRQ_pending()||(portNVIC_INT_CTRL_REG&portNVIC_SYSTICKSET_BIT))
	{
		sys_ll_set_cpu0_int_0_31_en_value(int_state1);
		sys_ll_set_cpu0_int_32_63_en_value(int_state2);
		portNVIC_SYSTICK_CTRL_REG = systick_ctrl_value;
		return;
	}

	sys_hal_mask_cpu0_int();
	sys_hal_set_core_26m();
	sys_hal_set_flash_26m();

#if CONFIG_INT_WDT
	bk_wdt_stop();
	#if CONFIG_TASK_WDT
	bk_task_wdt_stop();
	#endif
#endif

	/*enable several interrupt for wakeup*/
	sys_ll_set_cpu0_int_32_63_en_cpu0_gpio_int_en(0x1);
	sys_ll_set_cpu0_int_32_63_en_cpu0_rtc_int_en(0x1);
	sys_ll_set_cpu0_int_32_63_en_cpu0_touched_int_en(0x1);

	lpo_src = aon_pmu_ll_get_r41_lpo_config();
	/*set enter deep sleep mode flag*/
	pmu_val =  aon_pmu_ll_get_r2();
	pmu_val |= BIT(BIT_SLEEP_FLAG_DEEP_SLEEP);
	aon_pmu_ll_set_r2(pmu_val);

	sys_hal_set_halt_config();
	sys_hal_clear_wakeup_status();
	sys_hal_set_sleep_condition();

	if (param && *(uint8_t *)param) {
		sys_hal_set_power_parameter(PM_MODE_SUPER_DEEP_SLEEP);
	} else {
		sys_hal_set_power_parameter(PM_MODE_DEEP_SLEEP);
#if CONFIG_GPIO_WAKEUP_SUPPORT
		extern bk_err_t gpio_enable_interrupt_mult_for_wake(void);
		gpio_enable_interrupt_mult_for_wake();
#endif
	}

	sys_hal_enable_spi_latch();
#if !CONFIG_SPE
	/* ensfsdd enabling causes OTP read failed! */
	sys_ll_set_ana_reg9_ensfsdd(0);
#endif
	sys_hal_deep_sleep_set_buck();
	sys_hal_deep_sleep_set_vldo();
	sys_hal_disable_spi_latch();

	sys_hal_disable_hf_clock();

	sys_hal_enable_spi_latch();
	/*disable psram*/
	if(sys_ll_get_ana_reg13_enpsram() != 0x0)
	{
		sys_ll_set_ana_reg13_enpsram(0x0);
	}

	/*power optimization*/
	if(sys_ll_get_ana_reg11_enpowa() != 0x0)
	{
		sys_ll_set_ana_reg11_enpowa(0x0);
	}

	/*buffer low power*/
	if(sys_ll_get_ana_reg10_vbspbuflp1v() != 0x1)
	{
		sys_ll_set_ana_reg10_vbspbuflp1v(0x1);
	}

	if(sys_ll_get_ana_reg12_denburst() != 0x0)
	{
		sys_ll_set_ana_reg12_denburst(0x0);//buckD burst disable
	}

	if(sys_ll_get_ana_reg11_aenburst() != 0x0)
	{
		sys_ll_set_ana_reg11_aenburst(0x0);//buckA burst disable
	}

	sys_ll_set_ana_reg5_en_cb(0);

	if((lpo_src == PM_LPO_SRC_ROSC)||(lpo_src == PM_LPO_SRC_DIVD))
	{
		sys_hal_power_on_and_select_rosc(lpo_src);
	}

	sys_ll_set_ana_reg8_valoldosel(PM_LOW_VOL_AON_LDO_SEL); //0x4:0.8V aon voltage
	sys_hal_disable_spi_latch();

	if (param && *(uint8_t *)param) {
		sys_hal_gpio_state_switch(true);
		aon_pmu_ll_set_r3_sd_en(1);
	}

/*-----enter deep sleep-------*/
	arch_deep_sleep();
}

static inline void sys_hal_set_low_voltage(volatile uint32_t *ana_r8, volatile uint32_t *core_low_voltage)
{
	sys_hal_enable_spi_latch();

	*ana_r8 = sys_ll_get_ana_reg8_value();
	*core_low_voltage = sys_ll_get_ana_reg9_vcorelsel();

	sys_ll_set_ana_reg8_t_vanaldosel(0);//tenglong20230417(need modify setting value)
	sys_ll_set_ana_reg8_r_vanaldosel(0);//tenglong20230417(need modify setting value)

	sys_ll_set_ana_reg9_vlden(1);//0x1: coreldo low voltage enable
	#if CONFIG_DIGLDO_LOW_VOLTAGE_ENABLE
	if(sys_ll_get_ana_reg9_vdd12lden() != 0x1)
	{
		sys_ll_set_ana_reg9_vdd12lden(1);//0x1: digldo low voltage enable
	}
	#else
	if(sys_ll_get_ana_reg9_vdd12lden() != 0x0)
	{
		sys_ll_set_ana_reg9_vdd12lden(0);//0x0: digldo low voltage disable
	}
	#endif
	sys_ll_set_ana_reg8_ioldo_lp(1);
	sys_ll_set_ana_reg8_aloldohp(0);

#if CONFIG_LDO_SELF_LOW_POWER_MODE_ENA
	sys_ll_set_ana_reg8_coreldo_hp(0);
	sys_ll_set_ana_reg8_dldohp(0);
	sys_ll_set_ana_reg8_aldohp(0);//tenglong20230417 suggest to config to 1,but will make current 12uA higher in ldo mode
#endif

	sys_hal_disable_spi_latch();
}

static inline void sys_hal_restore_voltage(volatile uint32_t ana_r8, volatile uint32_t core_low_voltage)
{
	sys_hal_enable_spi_latch();
	sys_ll_set_ana_reg8_value(ana_r8);
	sys_hal_disable_spi_latch();
}

static void sys_hal_delay(volatile uint32_t times)
{
        while(times--);
}

void sys_hal_exit_low_voltage(void)
{
}

static inline void sys_hal_lv_set_buck(void)
{
	if (sys_ll_get_ana_reg11_aldosel() == 0) {
		sys_ll_set_ana_reg11_aforcepfm(1);//tenglong20230417 modify buck mode(increase buck effect)
		sys_ll_set_ana_reg12_dforcepfm(1);//tenglong20230417
	}
}

static inline void sys_hal_lv_restore_buck(void)
{
	if (sys_ll_get_ana_reg11_aldosel() == 0) {
		sys_ll_set_ana_reg11_aforcepfm(0);//tenglong20230417
		sys_ll_set_ana_reg12_dforcepfm(0);//tenglong20230417
	}
}

#if CONFIG_OTA_POSITION_INDEPENDENT_AB
//when enter lowvoltage need backup related flash information.
static inline void flash_ab_info_backup(flash_ab_reg_t *p_flash_ab_reg)
{
	if(!p_flash_ab_reg)
	{
		return;
	}

	p_flash_ab_reg->offset_addr_begin_val = REG_READ(FLASH_BASE_ADDRESS + FLASH_OFFSET_ADDR_BEGIN*4);
	p_flash_ab_reg->offset_addr_end_val = REG_READ(FLASH_BASE_ADDRESS + FLASH_OFFSET_ADDR_END*4);
	p_flash_ab_reg->flash_addr_offset_val = REG_READ(FLASH_BASE_ADDRESS + FLASH_ADDR_OFFSET*4);
	p_flash_ab_reg->flash_offset_enable_val = (REG_READ(FLASH_BASE_ADDRESS + FLASH_OFFSET_ENABLE*4) & 0x1);
}

//when exit lowvoltage need restore related flash information.
static inline void flash_ab_info_restore(flash_ab_reg_t *p_flash_ab_reg)
{
	if(!p_flash_ab_reg)
	{
		return;
	}

	REG_WRITE((FLASH_BASE_ADDRESS + FLASH_OFFSET_ADDR_BEGIN*4), p_flash_ab_reg->offset_addr_begin_val);
	REG_WRITE((FLASH_BASE_ADDRESS + FLASH_OFFSET_ADDR_END*4), p_flash_ab_reg->offset_addr_end_val);
	REG_WRITE((FLASH_BASE_ADDRESS + FLASH_ADDR_OFFSET*4), p_flash_ab_reg->flash_addr_offset_val);
	REG_WRITE((FLASH_BASE_ADDRESS + FLASH_OFFSET_ENABLE*4), p_flash_ab_reg->flash_offset_enable_val);
}
#endif

__attribute__((section(".itcm_sec_code"))) void sys_hal_enter_low_voltage(void)
{
	volatile uint32_t int_state1, int_state2;
	volatile uint8_t cksel_core = 0, clkdiv_core = 0, clkdiv_bus = 0;
	volatile uint8_t cksel_flash = 0, clkdiv_flash = 0;
	volatile uint32_t v_ana_r8, core_low_voltage;
	volatile uint32_t v_sys_r10    = 0;
	uint32_t pmu_val               = 0;
	uint32_t systick_ctrl_value    = 0;
	uint32_t valoldosel            = 0;
	// uint32_t violdosel          = 0;
	uint8_t  ustep                 = 0;
	uint32_t psram_state           = 0;
	uint32_t chip_id               = 0;
	pm_lpo_src_e lpo_src           = PM_LPO_SRC_ROSC;
#if CONFIG_OTA_POSITION_INDEPENDENT_AB
	flash_ab_reg_t  ab_flash_reg   = {0};
#endif
	portNVIC_INT_CTRL_REG |= portNVIC_SYSTICKCLR_BIT;
	systick_ctrl_value = portNVIC_SYSTICK_CTRL_REG;
	portNVIC_SYSTICK_LOAD_REG = PM_EXIT_LOWVOL_SYSTICK_RELOAD_TIME;
	portNVIC_SYSTICK_CTRL_REG = 0;//disable the systick, avoid it affect the enter low voltage sleep

	int_state1 = sys_ll_get_cpu0_int_0_31_en_value();
	int_state2 = sys_ll_get_cpu0_int_32_63_en_value();
	sys_ll_set_cpu0_int_0_31_en_value(0x0);
	sys_ll_set_cpu0_int_32_63_en_value(0x0);

	if(check_IRQ_pending()||(sys_ll_get_cpu0_int_0_31_status_value()||(sys_ll_get_cpu0_int_32_63_status_value()))||(portNVIC_INT_CTRL_REG&portNVIC_SYSTICKSET_BIT))
	{
		sys_ll_set_cpu0_int_0_31_en_value(int_state1);
		sys_ll_set_cpu0_int_32_63_en_value(int_state2);
		portNVIC_SYSTICK_CTRL_REG = systick_ctrl_value;
		return;
	}

	portNVIC_SYSTICK_LOAD_REG = PM_EXIT_LOWVOL_SYSTICK_RELOAD_TIME;

	sys_hal_mask_cpu0_int();
#if CONFIG_GPIO_WAKEUP_SUPPORT
	extern bk_err_t gpio_enable_interrupt_mult_for_wake(void);
	gpio_enable_interrupt_mult_for_wake();
#endif

	pmu_val =  aon_pmu_ll_get_r2();
	pmu_val |= BIT(BIT_SLEEP_FLAG_LOW_VOLTAGE);
	aon_pmu_ll_set_r2(pmu_val);

	bk_pm_module_lv_sleep_state_set();

	//sys_hal_backup_disable_int(&int_state1, &int_state2);
	sys_hal_backup_set_core_26m(&cksel_core, &clkdiv_core, &clkdiv_bus);
	sys_hal_backup_set_flash_26m(&cksel_flash, &clkdiv_flash);

#if CONFIG_INT_WDT
	bk_wdt_stop();
	#if CONFIG_TASK_WDT
	bk_task_wdt_stop();
	#endif
#endif

#if CONFIG_OTA_POSITION_INDEPENDENT_AB
	flash_ab_info_backup(&ab_flash_reg);
#endif

	sys_ll_set_cpu0_int_32_63_en_cpu0_wifi_mac_int_gen_en(0x1);
#if CONFIG_SPE
	sys_ll_set_cpu0_int_32_63_en_cpu0_gpio_int_en(0x1);
#else
	//enable gpio ns interrupt
	sys_ll_set_cpu0_int_32_63_en_cpu0_wifi_hsu_irq_en(0x1);
#endif
	sys_ll_set_cpu0_int_32_63_en_cpu0_rtc_int_en(0x1);
	sys_ll_set_cpu0_int_32_63_en_cpu0_touched_int_en(0x1);
	sys_ll_set_cpu0_int_32_63_en_cpu0_dm_irq_en(0x1);

	lpo_src = aon_pmu_ll_get_r41_lpo_config();
	sys_hal_set_power_parameter(PM_MODE_LOW_VOLTAGE);
	sys_hal_set_sleep_condition();
	sys_hal_power_down_pd(&v_sys_r10);

	sys_hal_set_low_voltage(&v_ana_r8, &core_low_voltage);

	uint32_t hf_reg_v = sys_hal_disable_hf_clock();

	sys_hal_enable_spi_latch();

	psram_state = sys_ll_get_ana_reg13_enpsram();
	chip_id = aon_pmu_hal_get_chipid();
	if(psram_state != 0x0)//when psram ldo enable(0x1:psram ldo enable)
	{
		if ((chip_id & PM_CHIP_ID_MASK) != (PM_CHIP_ID_MP_A & PM_CHIP_ID_MASK))
		{
			sys_ll_set_ana_reg10_vbspbuflp1v(0x0);
		}
	}
	else//when psram ldo disable
	{
		if ((chip_id & PM_CHIP_ID_MASK) != (PM_CHIP_ID_MP_A & PM_CHIP_ID_MASK))
		{
			sys_ll_set_ana_reg10_vbspbuflp1v(0x1);
		}
	}

	/*low voltage power optimization*/
	if(sys_ll_get_ana_reg11_enpowa() != 0x1)
	{
		sys_ll_set_ana_reg11_enpowa(0x1);
	}

	#if CONFIG_PSRAM_POWER_DOMAIN_LV_DISABLE
	if(psram_state != 0x0)
	{
		sys_ll_set_ana_reg13_enpsram(0x0);//the psram power domain need the app enable again
	}
	#endif

	if(sys_ll_get_ana_reg12_denburst() != 0x1)
	{
		sys_ll_set_ana_reg12_denburst(0x1);//buckD burst enable
	}

	if(sys_ll_get_ana_reg11_aenburst() != 0x1)
	{
		sys_ll_set_ana_reg11_aenburst(0x1);//buckA burst enable
	}

	sys_ll_set_ana_reg5_en_cb(0);

	if(lpo_src == PM_LPO_SRC_ROSC)
	{
		sys_hal_power_on_and_select_rosc(lpo_src);
	}
	/*vio voltage*/
	// violdosel = sys_ll_get_ana_reg8_violdosel();
	// sys_ll_set_ana_reg8_violdosel(PM_LOW_VOL_VIO_LDO_SEL); //0x0:2.9V vio voltage
	/*aon voltage*/
	valoldosel = sys_ll_get_ana_reg8_valoldosel();
	sys_ll_set_ana_reg8_valoldosel(PM_LOW_VOL_AON_LDO_SEL); //0x4:0.8V aon voltage
	sys_hal_disable_spi_latch();

/*----enter low voltage sleep-------*/
	arch_deep_sleep();
#if CONFIG_OTA_POSITION_INDEPENDENT_AB
	flash_ab_info_restore(&ab_flash_reg);
#endif
/*--------------------wake up---------------------*/

/*-----------restore voltage  start----------------*/
	sys_hal_enable_spi_latch();
	/*aon voltage*/
	for(ustep = PM_LOW_VOL_AON_LDO_SEL+1; ustep <= valoldosel; ustep++)
	{
		sys_ll_set_ana_reg8_valoldosel(ustep); //restore to 0.9V aon voltage
	}

	/*vio voltage*/
	// for(ustep = PM_LOW_VOL_VIO_LDO_SEL+1; ustep <= violdosel; ustep++)
	// {
	// 	sys_ll_set_ana_reg8_violdosel(ustep); //restore to 3.3V vio voltage
	// }

	sys_ll_set_ana_reg8_value(v_ana_r8);

	sys_hal_disable_spi_latch();
/*-------------restore voltage  end-----------------*/


/*----------restore analog clock  start--------------*/
	sys_ll_set_ana_reg5_en_cb(1);

	sys_hal_restore_hf_clock(hf_reg_v);

/*-----------restore analog clock  end --------------*/

	sys_hal_power_on_pd(v_sys_r10);

/*-----------wifi debug  start time --------------*/
#if CONFIG_WIFI_ENABLE
	extern uint32_t pm_wake_int_flag2;
	pm_wake_int_flag2 = sys_hal_get_int_group2_status();

	if(pm_wake_int_flag2&(WIFI_MAC_GEN_INT_BIT))
	{
		extern void rwnxl_set_wifi_low_vol_flag();
		rwnxl_set_wifi_low_vol_flag();
	}
#endif

/*---------------wifi debug end -----------------*/

/*---------------at least delay 190us-----------------*/
	uint64_t previous_tick = 0;
	uint64_t current_tick   = 0;
	previous_tick = bk_aon_rtc_get_current_tick(AON_RTC_ID_1);
	current_tick = previous_tick;
	//Use a function instead of delay
	void pm_low_voltage_bsp_restore(void);
	pm_low_voltage_bsp_restore();
	while(((current_tick - previous_tick)) < (LOW_POWER_DPLL_STABILITY_DELAY_TIME*AON_RTC_MS_TICK_CNT))
	{
		current_tick = bk_aon_rtc_get_current_tick(AON_RTC_ID_1);
	}
/*---------------at least delay 190us end -----------------*/

	sys_hal_restore_core_freq(cksel_core, clkdiv_core, clkdiv_bus);

	sys_hal_restore_flash_freq(cksel_flash, clkdiv_flash);

	sys_hal_restore_int(int_state1, int_state2);

	portNVIC_SYSTICK_LOAD_REG = PM_EXIT_LOWVOL_SYSTICK_RELOAD_TIME;

	portNVIC_SYSTICK_CTRL_REG = systick_ctrl_value;

}

void sys_hal_touch_wakeup_enable(uint8_t index)
{
#if 0
	aon_pmu_ll_set_r1_touch_select(index);
	aon_pmu_ll_set_r1_touch_int_en(BIT(index));
	sys_hal_touch_power_down(0);
	aon_pmu_hal_set_wakeup_source(WAKEUP_SOURCE_INT_TOUCHED);
	sys_hal_touch_int_enable(1);
#endif
}

void sys_hal_usb_wakeup_enable(uint8_t index)
{
	aon_pmu_ll_set_r1_usbplug_int_en(1);
	sys_ll_set_cpu0_int_32_63_en_cpu0_usbplug_int_en(1);
	aon_pmu_hal_set_wakeup_source(WAKEUP_SOURCE_INT_USBPLUG);
}

void sys_hal_rtc_wakeup_enable(uint32_t value)
{
	aon_pmu_hal_set_wakeup_source(WAKEUP_SOURCE_INT_RTC);
	sys_ll_set_cpu0_int_32_63_en_cpu0_rtc_int_en(1);
}

void sys_hal_rtc_ana_wakeup_enable(uint32_t period)
{
	sys_hal_enable_spi_latch();
	sys_ll_set_ana_reg10_spi_timerwken(1);
	// period =0: 32ms, ... =5: 1s, =6: 2s ... =15: 1024s
	sys_ll_set_ana_reg10_timer_sel(period);
#if CONFIG_EXTERN_32K
	// set xtll as rtc clk
	sys_ll_set_ana_reg12_clk_sel(1);
#else
	// set rosc as rtc clk
	sys_ll_set_ana_reg12_clk_sel(0);
#endif
	sys_hal_disable_spi_latch();
}

void sys_hal_gpio_ana_wakeup_enable(uint32_t count, uint32_t index, uint32_t type)
{
	sys_hal_enable_spi_latch();
	// index =0: GPIO0, =1: GPIO1 ... =15: GPIO15
	if (count == 0) {
		sys_ll_set_ana_reg9_wkgpiosel1(index);
	} else if (count == 1) {
		sys_ll_set_ana_reg9_wkgpiosel2(index);
	}
	// type =0: low_level, =1: high_level
	if (type == 0) {
		sys_ll_set_ana_reg9_pdnres_en1v(0);
		sys_ll_set_ana_reg9_pupres_enb1v(0);
	} else if (type == 1) {
		sys_ll_set_ana_reg9_pdnres_en1v(1);
		sys_ll_set_ana_reg9_pupres_enb1v(1);
	}
	sys_hal_disable_spi_latch();
}

void sys_hal_enter_normal_sleep(uint32_t peri_clk)
{
	// TODO - find out the reason:
	// When sys_ll_set_cpu0_int_halt_clk_op_cpu0_int_mask() is called, the normal sleep can't wakedup,
	// need to find out!!!
	// sys_ll_set_cpu0_int_halt_clk_op_cpu0_halt(1);
	arch_sleep();
}

void sys_hal_enter_normal_wakeup()
{
}

void sys_hal_enable_mac_wakeup_source()
{
	uint8_t wakeup_ena = aon_pmu_ll_get_r41_wakeup_ena();
	wakeup_ena |= BIT(WAKEUP_SOURCE_INT_WIFI);
	aon_pmu_ll_set_r41_wakeup_ena(wakeup_ena);
}

void sys_hal_enable_bt_wakeup_source()
{
	uint8_t wakeup_ena = aon_pmu_ll_get_r41_wakeup_ena();
	wakeup_ena |= BIT(WAKEUP_SOURCE_INT_BT);
	aon_pmu_ll_set_r41_wakeup_ena(wakeup_ena);
}

void sys_hal_wakeup_interrupt_clear(wakeup_source_t interrupt_source)
{
	if (interrupt_source == WAKEUP_SOURCE_INT_USBPLUG) {
		aon_pmu_ll_set_r43_clr_int_usbplug(1);
		aon_pmu_ll_set_r43_clr_int_usbplug(0);
	} else if (interrupt_source == WAKEUP_SOURCE_INT_TOUCHED) {
		aon_pmu_ll_set_r43_clr_int_touched(1);
		aon_pmu_ll_set_r43_clr_int_touched(0);
	}
}

int sys_hal_set_lpo_src(sys_lpo_src_t src)
{
	PM_HAL_LOGD("set lpo src: %u\r\n", src);
	//TODO
	return BK_OK;
}

void sys_hal_enter_low_analog(void)
{
	sys_ll_set_ana_reg9_spi_latch1v(1);
	sys_ll_set_ana_reg8_t_vanaldosel(0);
	sys_ll_set_ana_reg8_r_vanaldosel(0);
	sys_ll_set_ana_reg8_alopowsel(1);
	sys_ll_set_ana_reg9_spi_latch1v(0);

	sys_ll_set_ana_reg3_hpssren(0);
	sys_ll_set_ana_reg3_anabuf_sel_rx(1);
	sys_ll_set_ana_reg4_anabuf_sel_tx(1);
}

void sys_hal_exit_low_analog(void)
{
	sys_ll_set_ana_reg9_spi_latch1v(1);
	sys_ll_set_ana_reg8_t_vanaldosel(4);
	sys_ll_set_ana_reg8_r_vanaldosel(4);
	sys_ll_set_ana_reg8_alopowsel(0);
	sys_ll_set_ana_reg9_spi_latch1v(0);

	sys_ll_set_ana_reg3_hpssren(1);
	sys_ll_set_ana_reg3_anabuf_sel_rx(0);
	sys_ll_set_ana_reg4_anabuf_sel_tx(0);
}

/**
 * set io ldo power mode
 *
 * uint32_t type input:
 *   0: high power mode
 *   1: low power mode
 *   other: undefine
*/
void sys_hal_set_ioldo_lp(uint32_t val)
{
	sys_ll_set_ana_reg8_ioldo_lp(!!val);
}

void sys_hal_dco_switch_freq(dco_cali_speed_e speed)
{
	//dco: default calibration is 240M
	switch (speed)
	{
		case DCO_CALIB_SPEED_480M:
		case DCO_CALIB_SPEED_320M:
			break;
		case DCO_CALIB_SPEED_240M:
			sys_ll_set_cpu_clk_div_mode1_cksel_core(0x1);// cpu clock source select dco
			break;
		case DCO_CALIB_SPEED_120M:
			sys_ll_set_ana_reg1_divctrl(0x1);
			sys_ll_set_cpu_clk_div_mode1_cksel_core(0x1);
			break;
		case DCO_CALIB_SPEED_80M:
			sys_ll_set_ana_reg1_divctrl(0x2);
			sys_ll_set_cpu_clk_div_mode1_cksel_core(0x1);
			;// cpu use dco
			break;
		case DCO_CALIB_SPEED_60M:
			sys_ll_set_ana_reg1_divctrl(0x3);
			sys_ll_set_cpu_clk_div_mode1_cksel_core(0x1);
			break;
		default:
			break;
	}
}

static int sys_hal_dco_cali(dco_cali_speed_e speed)
{
	sys_ll_set_ana_reg1_amsel(0x0);  //enable the calibration function of the DCO
	switch (speed)
	{
		case DCO_CALIB_SPEED_480M:
		case DCO_CALIB_SPEED_320M:
			sys_ll_set_ana_reg1_divctrl(0x0);
			sys_ll_set_ana_reg1_ictrl(0x3);
			sys_ll_set_ana_reg1_cnti(0x18A);//cnti<8:0>=(32 x fdco)/26
			break;

		case DCO_CALIB_SPEED_240M:
			sys_ll_set_ana_reg1_divctrl(0x0);
			sys_ll_set_ana_reg1_ictrl(0x3);
			sys_ll_set_ana_reg1_cnti(0x127);
			break;

		case DCO_CALIB_SPEED_120M:
			sys_ll_set_ana_reg1_divctrl(0x1);
			sys_ll_set_ana_reg1_ictrl(0x3);
			sys_ll_set_ana_reg1_cnti(0x127);
			break;

		case DCO_CALIB_SPEED_80M:
			sys_ll_set_ana_reg1_divctrl(0x2);
			sys_ll_set_ana_reg1_ictrl(0x3);
			sys_ll_set_ana_reg1_cnti(0x127);
			break;

		case DCO_CALIB_SPEED_60M:
			sys_ll_set_ana_reg1_divctrl(0x3);
			sys_ll_set_ana_reg1_ictrl(0x3);
			sys_ll_set_ana_reg1_cnti(0x127);
			break;

		default://120M
			sys_ll_set_ana_reg1_divctrl(0x1);
			sys_ll_set_ana_reg1_ictrl(0x3);
			sys_ll_set_ana_reg1_cnti(0x127);
			break;
	}

	sys_ll_set_ana_reg1_spi_rst(0);
    sys_ll_set_ana_reg1_spi_rst(0x1);
	//needs to be triggered twice
	sys_ll_set_ana_reg1_osccal_trig(0x1);
	sys_ll_set_ana_reg1_osccal_trig(0x0);
	sys_ll_set_ana_reg1_osccal_trig(0x1);
	sys_ll_set_ana_reg1_osccal_trig(0x0);

	return 0;
}

static int sys_hal_config_32k_source_default()
{
	pm_lpo_src_e lpo_src = PM_LPO_SRC_ROSC;
	lpo_src = bk_clk_32k_customer_config_get();
	if(lpo_src == PM_LPO_SRC_X32K)
	{
		sys_ll_set_ana_reg5_en_xtall(0x1);
		if(sys_ll_get_ana_reg5_itune_xtall() != 0xF)
		{
			sys_ll_set_ana_reg5_itune_xtall(0xF);
		}

		sys_ll_set_ana_reg5_itune_xtall(0xA);//0x0 provide highest current for external 32k,because the signal path long
		sys_ll_set_ana_reg5_itune_xtall(0x4);

		aon_pmu_hal_lpo_src_set(PM_LPO_SRC_X32K);

		sys_ll_set_ana_reg10_ckintsel(1);//select buck clock source(0x1: extern 32k)
	}
	else if(lpo_src == PM_LPO_SRC_DIVD)
	{
		aon_pmu_hal_lpo_src_set(PM_LPO_SRC_DIVD);
	}
	else
	{
		aon_pmu_hal_lpo_src_set(PM_LPO_SRC_ROSC);
	}
	return 0;
}
static int sys_hal_enable_buck()
{
	volatile uint8_t cksel_core = 0, clkdiv_core = 0, clkdiv_bus = 0;
	sys_hal_backup_set_core_26m(&cksel_core, &clkdiv_core, &clkdiv_bus);//let the cpu frequency to 26m, in order to be successfully switch voltage provide from ldo to buck

	sys_hal_enable_spi_latch();
	sys_ll_set_ana_reg11_aldosel(0);
	sys_ll_set_ana_reg12_dldosel(0);
	delay_us(1);
	/*let the ioldo low power mode*/
	sys_ll_set_ana_reg8_ioldo_lp(1);
	sys_hal_disable_spi_latch();

	sys_hal_restore_core_freq(cksel_core, clkdiv_core, clkdiv_bus);
	return 0;
}
static int sys_hal_power_config_default()
{
	/*config the power domain*/
#if CONFIG_SPE
	sys_hal_module_power_ctrl(POWER_MODULE_NAME_ENCP,POWER_MODULE_STATE_OFF);
#endif
	//sys_hal_module_power_ctrl(POWER_MODULE_NAME_BAKP,POWER_MODULE_STATE_OFF);
	sys_hal_module_power_ctrl(POWER_MODULE_NAME_AUDP,POWER_MODULE_STATE_OFF);
	sys_hal_module_power_ctrl(POWER_MODULE_NAME_VIDP,POWER_MODULE_STATE_OFF);
	sys_hal_module_power_ctrl(POWER_MODULE_NAME_BTSP,POWER_MODULE_STATE_OFF);
	sys_hal_module_power_ctrl(POWER_MODULE_NAME_WIFIP_MAC,POWER_MODULE_STATE_OFF);
	sys_hal_module_power_ctrl(POWER_MODULE_NAME_WIFI_PHY,POWER_MODULE_STATE_OFF);
	//sys_hal_module_power_ctrl(POWER_MODULE_NAME_MEM5,POWER_MODULE_STATE_OFF);
	sys_hal_module_power_ctrl(POWER_MODULE_NAME_CPU1,POWER_MODULE_STATE_OFF);
	sys_hal_module_power_ctrl(POWER_MODULE_NAME_CPU2,POWER_MODULE_STATE_OFF);

	/*config the analog power*/
	/*1.disable audio test mode save 2ma*/
	sys_ll_set_ana_reg25_test_ckaudio_en(0x0);
	sys_ll_set_ana_reg25_audioen(0x0);

	sys_ll_set_ana_reg6_manu_cin(0x0);

	/*2.psram sel mode to save power consumption*/
	sys_ll_set_ana_reg13_vpsramsel(0x1);
	sys_ll_set_ana_reg13_pwdovp1v(0x1);

#if CONFIG_VBSPBUFLP1V_ENABLE
	uint32_t chip_id = aon_pmu_hal_get_chipid();
	if ((chip_id & PM_CHIP_ID_MASK) != (PM_CHIP_ID_MP_A & PM_CHIP_ID_MASK)){
		sys_ll_set_ana_reg10_vbspbuflp1v(0x1);
	}
#endif
	/*decrease the buck ripple wave,which good for wifi evm from hardware and analog reply */
	sys_ll_set_ana_reg9_spi_latch1v(1);
	sys_ll_set_ana_reg12_dswrsten(0x0);
	sys_ll_set_ana_reg11_aswrsten(0x0);
	sys_ll_set_ana_reg9_spi_latch1v(0);

	return 0;
}
void sys_hal_low_power_hardware_init()
{
	/*recover aon pmu reg0*/
	uint32_t reg = aon_pmu_ll_get_r7b();
	aon_pmu_ll_set_r0(reg);

#if CONFIG_GPIO_RETENTION_SUPPORT
	// must before gpio state unlock
	gpio_retention_sync(true);
#endif

	/*gpio state unlock for shutdown wakeup*/
	sys_hal_gpio_state_switch(false);

	/*set memery bypass*/
	aon_pmu_ll_set_r0_memchk_bps(1);
	aon_pmu_ll_set_r0_fast_boot(1);

	/*set wakeup source*/
	aon_pmu_ll_set_r41_wakeup_ena(0x23);//enable wakeup source: int_touched,int_rtc,int_gpio,wifi wake(bt or wifi wakeup source enable when bt or wifi sleep)

	/*enable the buck*/
	#if CONFIG_BUCK_ENABLE
	uint32_t chip_id = aon_pmu_hal_get_chipid();
	if ((chip_id & PM_CHIP_ID_MASK) != (PM_CHIP_ID_MP_A & PM_CHIP_ID_MASK)){
		sys_hal_enable_buck();
	}
	#endif
	/*select lowpower lpo clk source*/
	sys_hal_config_32k_source_default();

	/*default to config the power */
	sys_hal_power_config_default();

	/*set the lp voltage*/
	sys_hal_lp_vol_set(CONFIG_LP_VOL);

	/*set rosc calib trig once*/
	sys_hal_rosc_calibration(3, 0);

	/*dco cali*/
	sys_hal_dco_cali(DCO_CALIB_SPEED_240M);
}
