ğŸ˜ VeriLogos ğŸ˜
A project to create Verilog RTL that is grammatically and functionally correct, and optimized for PPA using LLM

ğŸ“– Description
[TBU]

â­ Main Feature
Reinforcement Learning with Tool Feedback (RTTF)
[TBU]
ğŸ’» Getting Started
Docker Setting
# Docker image download 
[TBU]

# Docker container build 

Accelerate Setting
accelerate config --config_file <path/to/config/my_config.yaml> 
Run
accelerate launch --config_file <path/to/config/my_config.yaml> main.py  
ğŸ“‚ Project Structure
RTLGen
â”œâ”€â”€ data
â”‚   â”œâ”€â”€ csv
â”‚   â””â”€â”€ modules
â”œâ”€â”€ pdk
â”‚   â””â”€â”€ Nangate45
â””â”€â”€ script
    â”œâ”€â”€ ref
    â””â”€â”€ util
