
ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005c10  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00405c10  00405c10  00015c10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20400000  00405c18  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000188  204009b8  004065d0  000209b8  2**2
                  ALLOC
  4 .stack        00002000  20400b40  00406758  000209b8  2**0
                  ALLOC
  5 .heap         00000200  20402b40  00408758  000209b8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209e6  2**0
                  CONTENTS, READONLY
  8 .debug_info   000174ab  00000000  00000000  00020a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002cd3  00000000  00000000  00037eea  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000082bc  00000000  00000000  0003abbd  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000df8  00000000  00000000  00042e79  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000d48  00000000  00000000  00043c71  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000200ee  00000000  00000000  000449b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000d8ba  00000000  00000000  00064aa7  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008c9cb  00000000  00000000  00072361  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000048f4  00000000  00000000  000fed2c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	40 2b 40 20 59 26 40 00 09 27 40 00 09 27 40 00     @+@ Y&@..'@..'@.
  400010:	09 27 40 00 09 27 40 00 09 27 40 00 00 00 00 00     .'@..'@..'@.....
	...
  40002c:	09 27 40 00 09 27 40 00 00 00 00 00 09 27 40 00     .'@..'@......'@.
  40003c:	09 27 40 00 09 27 40 00 09 27 40 00 09 27 40 00     .'@..'@..'@..'@.
  40004c:	09 27 40 00 09 27 40 00 09 27 40 00 09 27 40 00     .'@..'@..'@..'@.
  40005c:	09 27 40 00 09 27 40 00 00 00 00 00 cd 1e 40 00     .'@..'@.......@.
  40006c:	e5 1e 40 00 fd 1e 40 00 09 27 40 00 09 27 40 00     ..@...@..'@..'@.
  40007c:	09 27 40 00 15 1f 40 00 2d 1f 40 00 09 27 40 00     .'@...@.-.@..'@.
  40008c:	09 27 40 00 09 27 40 00 09 27 40 00 09 27 40 00     .'@..'@..'@..'@.
  40009c:	21 08 40 00 09 27 40 00 09 27 40 00 09 27 40 00     !.@..'@..'@..'@.
  4000ac:	09 27 40 00 09 27 40 00 89 1d 40 00 09 27 40 00     .'@..'@...@..'@.
  4000bc:	09 27 40 00 09 27 40 00 09 27 40 00 09 27 40 00     .'@..'@..'@..'@.
  4000cc:	09 27 40 00 00 00 00 00 09 27 40 00 00 00 00 00     .'@......'@.....
  4000dc:	09 27 40 00 a1 1d 40 00 09 27 40 00 09 27 40 00     .'@...@..'@..'@.
  4000ec:	09 27 40 00 09 27 40 00 09 27 40 00 09 27 40 00     .'@..'@..'@..'@.
  4000fc:	09 27 40 00 09 27 40 00 09 27 40 00 09 27 40 00     .'@..'@..'@..'@.
  40010c:	09 27 40 00 09 27 40 00 00 00 00 00 00 00 00 00     .'@..'@.........
  40011c:	00 00 00 00 09 27 40 00 09 27 40 00 09 27 40 00     .....'@..'@..'@.
  40012c:	09 27 40 00 09 27 40 00 00 00 00 00 09 27 40 00     .'@..'@......'@.
  40013c:	09 27 40 00                                         .'@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009b8 	.word	0x204009b8
  40015c:	00000000 	.word	0x00000000
  400160:	00405c18 	.word	0x00405c18

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00405c18 	.word	0x00405c18
  4001a0:	204009bc 	.word	0x204009bc
  4001a4:	00405c18 	.word	0x00405c18
  4001a8:	00000000 	.word	0x00000000

004001ac <dacc_reset>:
 * \brief Reset DACC.
 *
 * \param p_dacc Pointer to a DACC instance. 
 */
void dacc_reset(Dacc *p_dacc)
{
  4001ac:	b480      	push	{r7}
  4001ae:	b083      	sub	sp, #12
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	p_dacc->DACC_CR = DACC_CR_SWRST;
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2201      	movs	r2, #1
  4001b8:	601a      	str	r2, [r3, #0]
}
  4001ba:	bf00      	nop
  4001bc:	370c      	adds	r7, #12
  4001be:	46bd      	mov	sp, r7
  4001c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001c4:	4770      	bx	lr

004001c6 <dacc_get_interrupt_status>:
 * \param p_dacc Pointer to a DACC instance. 
 *
 * \return The interrupt status.
 */
uint32_t dacc_get_interrupt_status(Dacc *p_dacc)
{
  4001c6:	b480      	push	{r7}
  4001c8:	b083      	sub	sp, #12
  4001ca:	af00      	add	r7, sp, #0
  4001cc:	6078      	str	r0, [r7, #4]
	return p_dacc->DACC_ISR;
  4001ce:	687b      	ldr	r3, [r7, #4]
  4001d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  4001d2:	4618      	mov	r0, r3
  4001d4:	370c      	adds	r7, #12
  4001d6:	46bd      	mov	sp, r7
  4001d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001dc:	4770      	bx	lr

004001de <dacc_write_conversion_data>:
 * \param p_dacc Pointer to a DACC instance. 
 * \param ul_data The data to be transferred to analog value. 
 * \param channel The channel to convert the data ul_data
 */
void dacc_write_conversion_data(Dacc *p_dacc, uint32_t ul_data, uint32_t channel)
{
  4001de:	b480      	push	{r7}
  4001e0:	b085      	sub	sp, #20
  4001e2:	af00      	add	r7, sp, #0
  4001e4:	60f8      	str	r0, [r7, #12]
  4001e6:	60b9      	str	r1, [r7, #8]
  4001e8:	607a      	str	r2, [r7, #4]
	p_dacc->DACC_CDR[channel] = ul_data;
  4001ea:	68fa      	ldr	r2, [r7, #12]
  4001ec:	687b      	ldr	r3, [r7, #4]
  4001ee:	3306      	adds	r3, #6
  4001f0:	009b      	lsls	r3, r3, #2
  4001f2:	4413      	add	r3, r2
  4001f4:	68ba      	ldr	r2, [r7, #8]
  4001f6:	605a      	str	r2, [r3, #4]
}
  4001f8:	bf00      	nop
  4001fa:	3714      	adds	r7, #20
  4001fc:	46bd      	mov	sp, r7
  4001fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400202:	4770      	bx	lr

00400204 <dacc_enable_channel>:
 * \param ul_channel The output channel to enable.
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_enable_channel(Dacc *p_dacc, uint32_t ul_channel)
{
  400204:	b480      	push	{r7}
  400206:	b083      	sub	sp, #12
  400208:	af00      	add	r7, sp, #0
  40020a:	6078      	str	r0, [r7, #4]
  40020c:	6039      	str	r1, [r7, #0]
	if (ul_channel > MAX_CH_NB)
  40020e:	683b      	ldr	r3, [r7, #0]
  400210:	2b01      	cmp	r3, #1
  400212:	d901      	bls.n	400218 <dacc_enable_channel+0x14>
		return DACC_RC_INVALID_PARAM;
  400214:	2301      	movs	r3, #1
  400216:	e005      	b.n	400224 <dacc_enable_channel+0x20>

	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
  400218:	2201      	movs	r2, #1
  40021a:	683b      	ldr	r3, [r7, #0]
  40021c:	409a      	lsls	r2, r3
  40021e:	687b      	ldr	r3, [r7, #4]
  400220:	611a      	str	r2, [r3, #16]
	return DACC_RC_OK;
  400222:	2300      	movs	r3, #0
}
  400224:	4618      	mov	r0, r3
  400226:	370c      	adds	r7, #12
  400228:	46bd      	mov	sp, r7
  40022a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40022e:	4770      	bx	lr

00400230 <afec_ch_sanity_check>:
 * \param channel  AFEC channel number.
 *
 */
static inline void afec_ch_sanity_check(Afec *const afec,
		const enum afec_channel_num channel)
{
  400230:	b480      	push	{r7}
  400232:	b083      	sub	sp, #12
  400234:	af00      	add	r7, sp, #0
  400236:	6078      	str	r0, [r7, #4]
  400238:	460b      	mov	r3, r1
  40023a:	807b      	strh	r3, [r7, #2]
	#endif
	} else if (afec == AFEC1) {
		Assert(channel < NB_CH_AFE1);
	}
	UNUSED(channel);
}
  40023c:	bf00      	nop
  40023e:	370c      	adds	r7, #12
  400240:	46bd      	mov	sp, r7
  400242:	f85d 7b04 	ldr.w	r7, [sp], #4
  400246:	4770      	bx	lr

00400248 <afec_set_trigger>:
 * \param trigger Conversion trigger.
 *
 */
static inline void afec_set_trigger(Afec *const afec,
		const enum afec_trigger trigger)
{
  400248:	b480      	push	{r7}
  40024a:	b085      	sub	sp, #20
  40024c:	af00      	add	r7, sp, #0
  40024e:	6078      	str	r0, [r7, #4]
  400250:	460b      	mov	r3, r1
  400252:	70fb      	strb	r3, [r7, #3]
	uint32_t reg;

	reg = afec->AFEC_MR;
  400254:	687b      	ldr	r3, [r7, #4]
  400256:	685b      	ldr	r3, [r3, #4]
  400258:	60fb      	str	r3, [r7, #12]

	if (trigger == AFEC_TRIG_FREERUN) {
  40025a:	78fb      	ldrb	r3, [r7, #3]
  40025c:	2bff      	cmp	r3, #255	; 0xff
  40025e:	d104      	bne.n	40026a <afec_set_trigger+0x22>
		reg |= AFEC_MR_FREERUN_ON;
  400260:	68fb      	ldr	r3, [r7, #12]
  400262:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  400266:	60fb      	str	r3, [r7, #12]
  400268:	e007      	b.n	40027a <afec_set_trigger+0x32>
	} else {
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  40026a:	68fb      	ldr	r3, [r7, #12]
  40026c:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
  400270:	60fb      	str	r3, [r7, #12]
		reg |= trigger;
  400272:	78fb      	ldrb	r3, [r7, #3]
  400274:	68fa      	ldr	r2, [r7, #12]
  400276:	4313      	orrs	r3, r2
  400278:	60fb      	str	r3, [r7, #12]
	}

	afec->AFEC_MR = reg;
  40027a:	687b      	ldr	r3, [r7, #4]
  40027c:	68fa      	ldr	r2, [r7, #12]
  40027e:	605a      	str	r2, [r3, #4]
}
  400280:	bf00      	nop
  400282:	3714      	adds	r7, #20
  400284:	46bd      	mov	sp, r7
  400286:	f85d 7b04 	ldr.w	r7, [sp], #4
  40028a:	4770      	bx	lr

0040028c <afec_channel_enable>:
 * \param afec  Base address of the AFEC.
 * \param afec_ch AFEC channel number.
 */
static inline void afec_channel_enable(Afec *const afec,
		const enum afec_channel_num afec_ch)
{
  40028c:	b580      	push	{r7, lr}
  40028e:	b082      	sub	sp, #8
  400290:	af00      	add	r7, sp, #0
  400292:	6078      	str	r0, [r7, #4]
  400294:	460b      	mov	r3, r1
  400296:	807b      	strh	r3, [r7, #2]
	if (afec_ch != AFEC_CHANNEL_ALL) {
  400298:	887b      	ldrh	r3, [r7, #2]
  40029a:	f640 72ff 	movw	r2, #4095	; 0xfff
  40029e:	4293      	cmp	r3, r2
  4002a0:	d004      	beq.n	4002ac <afec_channel_enable+0x20>
		afec_ch_sanity_check(afec, afec_ch);
  4002a2:	887b      	ldrh	r3, [r7, #2]
  4002a4:	4619      	mov	r1, r3
  4002a6:	6878      	ldr	r0, [r7, #4]
  4002a8:	4b0a      	ldr	r3, [pc, #40]	; (4002d4 <afec_channel_enable+0x48>)
  4002aa:	4798      	blx	r3
	}

	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
			AFEC_CHANNEL_ALL : 1 << afec_ch;
  4002ac:	887b      	ldrh	r3, [r7, #2]
  4002ae:	f640 72ff 	movw	r2, #4095	; 0xfff
  4002b2:	4293      	cmp	r3, r2
  4002b4:	d005      	beq.n	4002c2 <afec_channel_enable+0x36>
  4002b6:	887b      	ldrh	r3, [r7, #2]
  4002b8:	2201      	movs	r2, #1
  4002ba:	fa02 f303 	lsl.w	r3, r2, r3
  4002be:	461a      	mov	r2, r3
  4002c0:	e001      	b.n	4002c6 <afec_channel_enable+0x3a>
  4002c2:	f640 72ff 	movw	r2, #4095	; 0xfff
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  4002c6:	687b      	ldr	r3, [r7, #4]
  4002c8:	615a      	str	r2, [r3, #20]
}
  4002ca:	bf00      	nop
  4002cc:	3708      	adds	r7, #8
  4002ce:	46bd      	mov	sp, r7
  4002d0:	bd80      	pop	{r7, pc}
  4002d2:	bf00      	nop
  4002d4:	00400231 	.word	0x00400231

004002d8 <afec_channel_get_value>:
 *
 * \return AFEC converted value of the selected channel.
 */
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
  4002d8:	b580      	push	{r7, lr}
  4002da:	b082      	sub	sp, #8
  4002dc:	af00      	add	r7, sp, #0
  4002de:	6078      	str	r0, [r7, #4]
  4002e0:	460b      	mov	r3, r1
  4002e2:	807b      	strh	r3, [r7, #2]
	afec_ch_sanity_check(afec, afec_ch);
  4002e4:	887b      	ldrh	r3, [r7, #2]
  4002e6:	4619      	mov	r1, r3
  4002e8:	6878      	ldr	r0, [r7, #4]
  4002ea:	4b05      	ldr	r3, [pc, #20]	; (400300 <afec_channel_get_value+0x28>)
  4002ec:	4798      	blx	r3

	afec->AFEC_CSELR = afec_ch;
  4002ee:	887a      	ldrh	r2, [r7, #2]
  4002f0:	687b      	ldr	r3, [r7, #4]
  4002f2:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  4002f4:	687b      	ldr	r3, [r7, #4]
  4002f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
}
  4002f8:	4618      	mov	r0, r3
  4002fa:	3708      	adds	r7, #8
  4002fc:	46bd      	mov	sp, r7
  4002fe:	bd80      	pop	{r7, pc}
  400300:	00400231 	.word	0x00400231

00400304 <afec_channel_set_analog_offset>:
 * \param afec_ch AFEC channel number.
 * \param aoffset  Analog offset value.
 */
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
  400304:	b580      	push	{r7, lr}
  400306:	b082      	sub	sp, #8
  400308:	af00      	add	r7, sp, #0
  40030a:	6078      	str	r0, [r7, #4]
  40030c:	460b      	mov	r3, r1
  40030e:	807b      	strh	r3, [r7, #2]
  400310:	4613      	mov	r3, r2
  400312:	803b      	strh	r3, [r7, #0]
	afec_ch_sanity_check(afec, afec_ch);
  400314:	887b      	ldrh	r3, [r7, #2]
  400316:	4619      	mov	r1, r3
  400318:	6878      	ldr	r0, [r7, #4]
  40031a:	4b07      	ldr	r3, [pc, #28]	; (400338 <afec_channel_set_analog_offset+0x34>)
  40031c:	4798      	blx	r3

	afec->AFEC_CSELR = afec_ch;
  40031e:	887a      	ldrh	r2, [r7, #2]
  400320:	687b      	ldr	r3, [r7, #4]
  400322:	665a      	str	r2, [r3, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  400324:	883b      	ldrh	r3, [r7, #0]
  400326:	f3c3 020b 	ubfx	r2, r3, #0, #12
  40032a:	687b      	ldr	r3, [r7, #4]
  40032c:	66da      	str	r2, [r3, #108]	; 0x6c
}
  40032e:	bf00      	nop
  400330:	3708      	adds	r7, #8
  400332:	46bd      	mov	sp, r7
  400334:	bd80      	pop	{r7, pc}
  400336:	bf00      	nop
  400338:	00400231 	.word	0x00400231

0040033c <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40033c:	b480      	push	{r7}
  40033e:	b083      	sub	sp, #12
  400340:	af00      	add	r7, sp, #0
  400342:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400344:	687b      	ldr	r3, [r7, #4]
  400346:	2b07      	cmp	r3, #7
  400348:	d825      	bhi.n	400396 <osc_get_rate+0x5a>
  40034a:	a201      	add	r2, pc, #4	; (adr r2, 400350 <osc_get_rate+0x14>)
  40034c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400350:	00400371 	.word	0x00400371
  400354:	00400377 	.word	0x00400377
  400358:	0040037d 	.word	0x0040037d
  40035c:	00400383 	.word	0x00400383
  400360:	00400387 	.word	0x00400387
  400364:	0040038b 	.word	0x0040038b
  400368:	0040038f 	.word	0x0040038f
  40036c:	00400393 	.word	0x00400393
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400370:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400374:	e010      	b.n	400398 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400376:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40037a:	e00d      	b.n	400398 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40037c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400380:	e00a      	b.n	400398 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400382:	4b08      	ldr	r3, [pc, #32]	; (4003a4 <osc_get_rate+0x68>)
  400384:	e008      	b.n	400398 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400386:	4b08      	ldr	r3, [pc, #32]	; (4003a8 <osc_get_rate+0x6c>)
  400388:	e006      	b.n	400398 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40038a:	4b08      	ldr	r3, [pc, #32]	; (4003ac <osc_get_rate+0x70>)
  40038c:	e004      	b.n	400398 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40038e:	4b07      	ldr	r3, [pc, #28]	; (4003ac <osc_get_rate+0x70>)
  400390:	e002      	b.n	400398 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400392:	4b06      	ldr	r3, [pc, #24]	; (4003ac <osc_get_rate+0x70>)
  400394:	e000      	b.n	400398 <osc_get_rate+0x5c>
	}

	return 0;
  400396:	2300      	movs	r3, #0
}
  400398:	4618      	mov	r0, r3
  40039a:	370c      	adds	r7, #12
  40039c:	46bd      	mov	sp, r7
  40039e:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003a2:	4770      	bx	lr
  4003a4:	003d0900 	.word	0x003d0900
  4003a8:	007a1200 	.word	0x007a1200
  4003ac:	00b71b00 	.word	0x00b71b00

004003b0 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4003b4:	2006      	movs	r0, #6
  4003b6:	4b05      	ldr	r3, [pc, #20]	; (4003cc <sysclk_get_main_hz+0x1c>)
  4003b8:	4798      	blx	r3
  4003ba:	4602      	mov	r2, r0
  4003bc:	4613      	mov	r3, r2
  4003be:	009b      	lsls	r3, r3, #2
  4003c0:	4413      	add	r3, r2
  4003c2:	009a      	lsls	r2, r3, #2
  4003c4:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4003c6:	4618      	mov	r0, r3
  4003c8:	bd80      	pop	{r7, pc}
  4003ca:	bf00      	nop
  4003cc:	0040033d 	.word	0x0040033d

004003d0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4003d0:	b580      	push	{r7, lr}
  4003d2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4003d4:	4b02      	ldr	r3, [pc, #8]	; (4003e0 <sysclk_get_cpu_hz+0x10>)
  4003d6:	4798      	blx	r3
  4003d8:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4003da:	4618      	mov	r0, r3
  4003dc:	bd80      	pop	{r7, pc}
  4003de:	bf00      	nop
  4003e0:	004003b1 	.word	0x004003b1

004003e4 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  4003e4:	b580      	push	{r7, lr}
  4003e6:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4003e8:	4b02      	ldr	r3, [pc, #8]	; (4003f4 <sysclk_get_peripheral_hz+0x10>)
  4003ea:	4798      	blx	r3
  4003ec:	4603      	mov	r3, r0
  4003ee:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  4003f0:	4618      	mov	r0, r3
  4003f2:	bd80      	pop	{r7, pc}
  4003f4:	004003b1 	.word	0x004003b1

004003f8 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4003f8:	b580      	push	{r7, lr}
  4003fa:	b082      	sub	sp, #8
  4003fc:	af00      	add	r7, sp, #0
  4003fe:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  400400:	6878      	ldr	r0, [r7, #4]
  400402:	4b03      	ldr	r3, [pc, #12]	; (400410 <sysclk_enable_peripheral_clock+0x18>)
  400404:	4798      	blx	r3
}
  400406:	bf00      	nop
  400408:	3708      	adds	r7, #8
  40040a:	46bd      	mov	sp, r7
  40040c:	bd80      	pop	{r7, pc}
  40040e:	bf00      	nop
  400410:	00402209 	.word	0x00402209

00400414 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  400414:	b580      	push	{r7, lr}
  400416:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  400418:	200a      	movs	r0, #10
  40041a:	4b08      	ldr	r3, [pc, #32]	; (40043c <ioport_init+0x28>)
  40041c:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  40041e:	200b      	movs	r0, #11
  400420:	4b06      	ldr	r3, [pc, #24]	; (40043c <ioport_init+0x28>)
  400422:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  400424:	200c      	movs	r0, #12
  400426:	4b05      	ldr	r3, [pc, #20]	; (40043c <ioport_init+0x28>)
  400428:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  40042a:	2010      	movs	r0, #16
  40042c:	4b03      	ldr	r3, [pc, #12]	; (40043c <ioport_init+0x28>)
  40042e:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  400430:	2011      	movs	r0, #17
  400432:	4b02      	ldr	r3, [pc, #8]	; (40043c <ioport_init+0x28>)
  400434:	4798      	blx	r3
	arch_ioport_init();
}
  400436:	bf00      	nop
  400438:	bd80      	pop	{r7, pc}
  40043a:	bf00      	nop
  40043c:	004003f9 	.word	0x004003f9

00400440 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  400440:	b580      	push	{r7, lr}
  400442:	b08c      	sub	sp, #48	; 0x30
  400444:	af00      	add	r7, sp, #0
  400446:	6078      	str	r0, [r7, #4]
  400448:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  40044a:	4b49      	ldr	r3, [pc, #292]	; (400570 <usart_serial_init+0x130>)
  40044c:	4798      	blx	r3
  40044e:	4603      	mov	r3, r0
  400450:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  400452:	683b      	ldr	r3, [r7, #0]
  400454:	681b      	ldr	r3, [r3, #0]
  400456:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  400458:	683b      	ldr	r3, [r7, #0]
  40045a:	689b      	ldr	r3, [r3, #8]
  40045c:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  40045e:	683b      	ldr	r3, [r7, #0]
  400460:	681b      	ldr	r3, [r3, #0]
  400462:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  400464:	683b      	ldr	r3, [r7, #0]
  400466:	685b      	ldr	r3, [r3, #4]
  400468:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  40046a:	683b      	ldr	r3, [r7, #0]
  40046c:	689b      	ldr	r3, [r3, #8]
  40046e:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  400470:	683b      	ldr	r3, [r7, #0]
  400472:	68db      	ldr	r3, [r3, #12]
  400474:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  400476:	2300      	movs	r3, #0
  400478:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40047a:	687b      	ldr	r3, [r7, #4]
  40047c:	4a3d      	ldr	r2, [pc, #244]	; (400574 <usart_serial_init+0x134>)
  40047e:	4293      	cmp	r3, r2
  400480:	d108      	bne.n	400494 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  400482:	2007      	movs	r0, #7
  400484:	4b3c      	ldr	r3, [pc, #240]	; (400578 <usart_serial_init+0x138>)
  400486:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400488:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40048c:	4619      	mov	r1, r3
  40048e:	6878      	ldr	r0, [r7, #4]
  400490:	4b3a      	ldr	r3, [pc, #232]	; (40057c <usart_serial_init+0x13c>)
  400492:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400494:	687b      	ldr	r3, [r7, #4]
  400496:	4a3a      	ldr	r2, [pc, #232]	; (400580 <usart_serial_init+0x140>)
  400498:	4293      	cmp	r3, r2
  40049a:	d108      	bne.n	4004ae <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  40049c:	2008      	movs	r0, #8
  40049e:	4b36      	ldr	r3, [pc, #216]	; (400578 <usart_serial_init+0x138>)
  4004a0:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4004a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4004a6:	4619      	mov	r1, r3
  4004a8:	6878      	ldr	r0, [r7, #4]
  4004aa:	4b34      	ldr	r3, [pc, #208]	; (40057c <usart_serial_init+0x13c>)
  4004ac:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4004ae:	687b      	ldr	r3, [r7, #4]
  4004b0:	4a34      	ldr	r2, [pc, #208]	; (400584 <usart_serial_init+0x144>)
  4004b2:	4293      	cmp	r3, r2
  4004b4:	d108      	bne.n	4004c8 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  4004b6:	202c      	movs	r0, #44	; 0x2c
  4004b8:	4b2f      	ldr	r3, [pc, #188]	; (400578 <usart_serial_init+0x138>)
  4004ba:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4004bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4004c0:	4619      	mov	r1, r3
  4004c2:	6878      	ldr	r0, [r7, #4]
  4004c4:	4b2d      	ldr	r3, [pc, #180]	; (40057c <usart_serial_init+0x13c>)
  4004c6:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4004c8:	687b      	ldr	r3, [r7, #4]
  4004ca:	4a2f      	ldr	r2, [pc, #188]	; (400588 <usart_serial_init+0x148>)
  4004cc:	4293      	cmp	r3, r2
  4004ce:	d108      	bne.n	4004e2 <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  4004d0:	202d      	movs	r0, #45	; 0x2d
  4004d2:	4b29      	ldr	r3, [pc, #164]	; (400578 <usart_serial_init+0x138>)
  4004d4:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4004d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4004da:	4619      	mov	r1, r3
  4004dc:	6878      	ldr	r0, [r7, #4]
  4004de:	4b27      	ldr	r3, [pc, #156]	; (40057c <usart_serial_init+0x13c>)
  4004e0:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4004e2:	687b      	ldr	r3, [r7, #4]
  4004e4:	4a29      	ldr	r2, [pc, #164]	; (40058c <usart_serial_init+0x14c>)
  4004e6:	4293      	cmp	r3, r2
  4004e8:	d111      	bne.n	40050e <usart_serial_init+0xce>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  4004ea:	200d      	movs	r0, #13
  4004ec:	4b22      	ldr	r3, [pc, #136]	; (400578 <usart_serial_init+0x138>)
  4004ee:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4004f0:	4b1f      	ldr	r3, [pc, #124]	; (400570 <usart_serial_init+0x130>)
  4004f2:	4798      	blx	r3
  4004f4:	4602      	mov	r2, r0
  4004f6:	f107 030c 	add.w	r3, r7, #12
  4004fa:	4619      	mov	r1, r3
  4004fc:	6878      	ldr	r0, [r7, #4]
  4004fe:	4b24      	ldr	r3, [pc, #144]	; (400590 <usart_serial_init+0x150>)
  400500:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  400502:	6878      	ldr	r0, [r7, #4]
  400504:	4b23      	ldr	r3, [pc, #140]	; (400594 <usart_serial_init+0x154>)
  400506:	4798      	blx	r3
		usart_enable_rx(p_usart);
  400508:	6878      	ldr	r0, [r7, #4]
  40050a:	4b23      	ldr	r3, [pc, #140]	; (400598 <usart_serial_init+0x158>)
  40050c:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40050e:	687b      	ldr	r3, [r7, #4]
  400510:	4a22      	ldr	r2, [pc, #136]	; (40059c <usart_serial_init+0x15c>)
  400512:	4293      	cmp	r3, r2
  400514:	d111      	bne.n	40053a <usart_serial_init+0xfa>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  400516:	200e      	movs	r0, #14
  400518:	4b17      	ldr	r3, [pc, #92]	; (400578 <usart_serial_init+0x138>)
  40051a:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  40051c:	4b14      	ldr	r3, [pc, #80]	; (400570 <usart_serial_init+0x130>)
  40051e:	4798      	blx	r3
  400520:	4602      	mov	r2, r0
  400522:	f107 030c 	add.w	r3, r7, #12
  400526:	4619      	mov	r1, r3
  400528:	6878      	ldr	r0, [r7, #4]
  40052a:	4b19      	ldr	r3, [pc, #100]	; (400590 <usart_serial_init+0x150>)
  40052c:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40052e:	6878      	ldr	r0, [r7, #4]
  400530:	4b18      	ldr	r3, [pc, #96]	; (400594 <usart_serial_init+0x154>)
  400532:	4798      	blx	r3
		usart_enable_rx(p_usart);
  400534:	6878      	ldr	r0, [r7, #4]
  400536:	4b18      	ldr	r3, [pc, #96]	; (400598 <usart_serial_init+0x158>)
  400538:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40053a:	687b      	ldr	r3, [r7, #4]
  40053c:	4a18      	ldr	r2, [pc, #96]	; (4005a0 <usart_serial_init+0x160>)
  40053e:	4293      	cmp	r3, r2
  400540:	d111      	bne.n	400566 <usart_serial_init+0x126>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  400542:	200f      	movs	r0, #15
  400544:	4b0c      	ldr	r3, [pc, #48]	; (400578 <usart_serial_init+0x138>)
  400546:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  400548:	4b09      	ldr	r3, [pc, #36]	; (400570 <usart_serial_init+0x130>)
  40054a:	4798      	blx	r3
  40054c:	4602      	mov	r2, r0
  40054e:	f107 030c 	add.w	r3, r7, #12
  400552:	4619      	mov	r1, r3
  400554:	6878      	ldr	r0, [r7, #4]
  400556:	4b0e      	ldr	r3, [pc, #56]	; (400590 <usart_serial_init+0x150>)
  400558:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40055a:	6878      	ldr	r0, [r7, #4]
  40055c:	4b0d      	ldr	r3, [pc, #52]	; (400594 <usart_serial_init+0x154>)
  40055e:	4798      	blx	r3
		usart_enable_rx(p_usart);
  400560:	6878      	ldr	r0, [r7, #4]
  400562:	4b0d      	ldr	r3, [pc, #52]	; (400598 <usart_serial_init+0x158>)
  400564:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  400566:	bf00      	nop
  400568:	3730      	adds	r7, #48	; 0x30
  40056a:	46bd      	mov	sp, r7
  40056c:	bd80      	pop	{r7, pc}
  40056e:	bf00      	nop
  400570:	004003e5 	.word	0x004003e5
  400574:	400e0800 	.word	0x400e0800
  400578:	004003f9 	.word	0x004003f9
  40057c:	0040228d 	.word	0x0040228d
  400580:	400e0a00 	.word	0x400e0a00
  400584:	400e1a00 	.word	0x400e1a00
  400588:	400e1c00 	.word	0x400e1c00
  40058c:	40024000 	.word	0x40024000
  400590:	00402425 	.word	0x00402425
  400594:	004024a9 	.word	0x004024a9
  400598:	004024dd 	.word	0x004024dd
  40059c:	40028000 	.word	0x40028000
  4005a0:	4002c000 	.word	0x4002c000

004005a4 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  4005a4:	b580      	push	{r7, lr}
  4005a6:	b082      	sub	sp, #8
  4005a8:	af00      	add	r7, sp, #0
  4005aa:	6078      	str	r0, [r7, #4]
  4005ac:	460b      	mov	r3, r1
  4005ae:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4005b0:	687b      	ldr	r3, [r7, #4]
  4005b2:	4a36      	ldr	r2, [pc, #216]	; (40068c <usart_serial_putchar+0xe8>)
  4005b4:	4293      	cmp	r3, r2
  4005b6:	d10a      	bne.n	4005ce <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4005b8:	bf00      	nop
  4005ba:	78fb      	ldrb	r3, [r7, #3]
  4005bc:	4619      	mov	r1, r3
  4005be:	6878      	ldr	r0, [r7, #4]
  4005c0:	4b33      	ldr	r3, [pc, #204]	; (400690 <usart_serial_putchar+0xec>)
  4005c2:	4798      	blx	r3
  4005c4:	4603      	mov	r3, r0
  4005c6:	2b00      	cmp	r3, #0
  4005c8:	d1f7      	bne.n	4005ba <usart_serial_putchar+0x16>
		return 1;
  4005ca:	2301      	movs	r3, #1
  4005cc:	e05a      	b.n	400684 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4005ce:	687b      	ldr	r3, [r7, #4]
  4005d0:	4a30      	ldr	r2, [pc, #192]	; (400694 <usart_serial_putchar+0xf0>)
  4005d2:	4293      	cmp	r3, r2
  4005d4:	d10a      	bne.n	4005ec <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4005d6:	bf00      	nop
  4005d8:	78fb      	ldrb	r3, [r7, #3]
  4005da:	4619      	mov	r1, r3
  4005dc:	6878      	ldr	r0, [r7, #4]
  4005de:	4b2c      	ldr	r3, [pc, #176]	; (400690 <usart_serial_putchar+0xec>)
  4005e0:	4798      	blx	r3
  4005e2:	4603      	mov	r3, r0
  4005e4:	2b00      	cmp	r3, #0
  4005e6:	d1f7      	bne.n	4005d8 <usart_serial_putchar+0x34>
		return 1;
  4005e8:	2301      	movs	r3, #1
  4005ea:	e04b      	b.n	400684 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4005ec:	687b      	ldr	r3, [r7, #4]
  4005ee:	4a2a      	ldr	r2, [pc, #168]	; (400698 <usart_serial_putchar+0xf4>)
  4005f0:	4293      	cmp	r3, r2
  4005f2:	d10a      	bne.n	40060a <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  4005f4:	bf00      	nop
  4005f6:	78fb      	ldrb	r3, [r7, #3]
  4005f8:	4619      	mov	r1, r3
  4005fa:	6878      	ldr	r0, [r7, #4]
  4005fc:	4b24      	ldr	r3, [pc, #144]	; (400690 <usart_serial_putchar+0xec>)
  4005fe:	4798      	blx	r3
  400600:	4603      	mov	r3, r0
  400602:	2b00      	cmp	r3, #0
  400604:	d1f7      	bne.n	4005f6 <usart_serial_putchar+0x52>
		return 1;
  400606:	2301      	movs	r3, #1
  400608:	e03c      	b.n	400684 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40060a:	687b      	ldr	r3, [r7, #4]
  40060c:	4a23      	ldr	r2, [pc, #140]	; (40069c <usart_serial_putchar+0xf8>)
  40060e:	4293      	cmp	r3, r2
  400610:	d10a      	bne.n	400628 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  400612:	bf00      	nop
  400614:	78fb      	ldrb	r3, [r7, #3]
  400616:	4619      	mov	r1, r3
  400618:	6878      	ldr	r0, [r7, #4]
  40061a:	4b1d      	ldr	r3, [pc, #116]	; (400690 <usart_serial_putchar+0xec>)
  40061c:	4798      	blx	r3
  40061e:	4603      	mov	r3, r0
  400620:	2b00      	cmp	r3, #0
  400622:	d1f7      	bne.n	400614 <usart_serial_putchar+0x70>
		return 1;
  400624:	2301      	movs	r3, #1
  400626:	e02d      	b.n	400684 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400628:	687b      	ldr	r3, [r7, #4]
  40062a:	4a1d      	ldr	r2, [pc, #116]	; (4006a0 <usart_serial_putchar+0xfc>)
  40062c:	4293      	cmp	r3, r2
  40062e:	d10a      	bne.n	400646 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  400630:	bf00      	nop
  400632:	78fb      	ldrb	r3, [r7, #3]
  400634:	4619      	mov	r1, r3
  400636:	6878      	ldr	r0, [r7, #4]
  400638:	4b1a      	ldr	r3, [pc, #104]	; (4006a4 <usart_serial_putchar+0x100>)
  40063a:	4798      	blx	r3
  40063c:	4603      	mov	r3, r0
  40063e:	2b00      	cmp	r3, #0
  400640:	d1f7      	bne.n	400632 <usart_serial_putchar+0x8e>
		return 1;
  400642:	2301      	movs	r3, #1
  400644:	e01e      	b.n	400684 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400646:	687b      	ldr	r3, [r7, #4]
  400648:	4a17      	ldr	r2, [pc, #92]	; (4006a8 <usart_serial_putchar+0x104>)
  40064a:	4293      	cmp	r3, r2
  40064c:	d10a      	bne.n	400664 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  40064e:	bf00      	nop
  400650:	78fb      	ldrb	r3, [r7, #3]
  400652:	4619      	mov	r1, r3
  400654:	6878      	ldr	r0, [r7, #4]
  400656:	4b13      	ldr	r3, [pc, #76]	; (4006a4 <usart_serial_putchar+0x100>)
  400658:	4798      	blx	r3
  40065a:	4603      	mov	r3, r0
  40065c:	2b00      	cmp	r3, #0
  40065e:	d1f7      	bne.n	400650 <usart_serial_putchar+0xac>
		return 1;
  400660:	2301      	movs	r3, #1
  400662:	e00f      	b.n	400684 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400664:	687b      	ldr	r3, [r7, #4]
  400666:	4a11      	ldr	r2, [pc, #68]	; (4006ac <usart_serial_putchar+0x108>)
  400668:	4293      	cmp	r3, r2
  40066a:	d10a      	bne.n	400682 <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  40066c:	bf00      	nop
  40066e:	78fb      	ldrb	r3, [r7, #3]
  400670:	4619      	mov	r1, r3
  400672:	6878      	ldr	r0, [r7, #4]
  400674:	4b0b      	ldr	r3, [pc, #44]	; (4006a4 <usart_serial_putchar+0x100>)
  400676:	4798      	blx	r3
  400678:	4603      	mov	r3, r0
  40067a:	2b00      	cmp	r3, #0
  40067c:	d1f7      	bne.n	40066e <usart_serial_putchar+0xca>
		return 1;
  40067e:	2301      	movs	r3, #1
  400680:	e000      	b.n	400684 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400682:	2300      	movs	r3, #0
}
  400684:	4618      	mov	r0, r3
  400686:	3708      	adds	r7, #8
  400688:	46bd      	mov	sp, r7
  40068a:	bd80      	pop	{r7, pc}
  40068c:	400e0800 	.word	0x400e0800
  400690:	004022e5 	.word	0x004022e5
  400694:	400e0a00 	.word	0x400e0a00
  400698:	400e1a00 	.word	0x400e1a00
  40069c:	400e1c00 	.word	0x400e1c00
  4006a0:	40024000 	.word	0x40024000
  4006a4:	00402549 	.word	0x00402549
  4006a8:	40028000 	.word	0x40028000
  4006ac:	4002c000 	.word	0x4002c000

004006b0 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4006b0:	b580      	push	{r7, lr}
  4006b2:	b084      	sub	sp, #16
  4006b4:	af00      	add	r7, sp, #0
  4006b6:	6078      	str	r0, [r7, #4]
  4006b8:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  4006ba:	2300      	movs	r3, #0
  4006bc:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4006be:	687b      	ldr	r3, [r7, #4]
  4006c0:	4a34      	ldr	r2, [pc, #208]	; (400794 <usart_serial_getchar+0xe4>)
  4006c2:	4293      	cmp	r3, r2
  4006c4:	d107      	bne.n	4006d6 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  4006c6:	bf00      	nop
  4006c8:	6839      	ldr	r1, [r7, #0]
  4006ca:	6878      	ldr	r0, [r7, #4]
  4006cc:	4b32      	ldr	r3, [pc, #200]	; (400798 <usart_serial_getchar+0xe8>)
  4006ce:	4798      	blx	r3
  4006d0:	4603      	mov	r3, r0
  4006d2:	2b00      	cmp	r3, #0
  4006d4:	d1f8      	bne.n	4006c8 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4006d6:	687b      	ldr	r3, [r7, #4]
  4006d8:	4a30      	ldr	r2, [pc, #192]	; (40079c <usart_serial_getchar+0xec>)
  4006da:	4293      	cmp	r3, r2
  4006dc:	d107      	bne.n	4006ee <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  4006de:	bf00      	nop
  4006e0:	6839      	ldr	r1, [r7, #0]
  4006e2:	6878      	ldr	r0, [r7, #4]
  4006e4:	4b2c      	ldr	r3, [pc, #176]	; (400798 <usart_serial_getchar+0xe8>)
  4006e6:	4798      	blx	r3
  4006e8:	4603      	mov	r3, r0
  4006ea:	2b00      	cmp	r3, #0
  4006ec:	d1f8      	bne.n	4006e0 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4006ee:	687b      	ldr	r3, [r7, #4]
  4006f0:	4a2b      	ldr	r2, [pc, #172]	; (4007a0 <usart_serial_getchar+0xf0>)
  4006f2:	4293      	cmp	r3, r2
  4006f4:	d107      	bne.n	400706 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  4006f6:	bf00      	nop
  4006f8:	6839      	ldr	r1, [r7, #0]
  4006fa:	6878      	ldr	r0, [r7, #4]
  4006fc:	4b26      	ldr	r3, [pc, #152]	; (400798 <usart_serial_getchar+0xe8>)
  4006fe:	4798      	blx	r3
  400700:	4603      	mov	r3, r0
  400702:	2b00      	cmp	r3, #0
  400704:	d1f8      	bne.n	4006f8 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  400706:	687b      	ldr	r3, [r7, #4]
  400708:	4a26      	ldr	r2, [pc, #152]	; (4007a4 <usart_serial_getchar+0xf4>)
  40070a:	4293      	cmp	r3, r2
  40070c:	d107      	bne.n	40071e <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  40070e:	bf00      	nop
  400710:	6839      	ldr	r1, [r7, #0]
  400712:	6878      	ldr	r0, [r7, #4]
  400714:	4b20      	ldr	r3, [pc, #128]	; (400798 <usart_serial_getchar+0xe8>)
  400716:	4798      	blx	r3
  400718:	4603      	mov	r3, r0
  40071a:	2b00      	cmp	r3, #0
  40071c:	d1f8      	bne.n	400710 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40071e:	687b      	ldr	r3, [r7, #4]
  400720:	4a21      	ldr	r2, [pc, #132]	; (4007a8 <usart_serial_getchar+0xf8>)
  400722:	4293      	cmp	r3, r2
  400724:	d10d      	bne.n	400742 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  400726:	bf00      	nop
  400728:	f107 030c 	add.w	r3, r7, #12
  40072c:	4619      	mov	r1, r3
  40072e:	6878      	ldr	r0, [r7, #4]
  400730:	4b1e      	ldr	r3, [pc, #120]	; (4007ac <usart_serial_getchar+0xfc>)
  400732:	4798      	blx	r3
  400734:	4603      	mov	r3, r0
  400736:	2b00      	cmp	r3, #0
  400738:	d1f6      	bne.n	400728 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  40073a:	68fb      	ldr	r3, [r7, #12]
  40073c:	b2da      	uxtb	r2, r3
  40073e:	683b      	ldr	r3, [r7, #0]
  400740:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400742:	687b      	ldr	r3, [r7, #4]
  400744:	4a1a      	ldr	r2, [pc, #104]	; (4007b0 <usart_serial_getchar+0x100>)
  400746:	4293      	cmp	r3, r2
  400748:	d10d      	bne.n	400766 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  40074a:	bf00      	nop
  40074c:	f107 030c 	add.w	r3, r7, #12
  400750:	4619      	mov	r1, r3
  400752:	6878      	ldr	r0, [r7, #4]
  400754:	4b15      	ldr	r3, [pc, #84]	; (4007ac <usart_serial_getchar+0xfc>)
  400756:	4798      	blx	r3
  400758:	4603      	mov	r3, r0
  40075a:	2b00      	cmp	r3, #0
  40075c:	d1f6      	bne.n	40074c <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  40075e:	68fb      	ldr	r3, [r7, #12]
  400760:	b2da      	uxtb	r2, r3
  400762:	683b      	ldr	r3, [r7, #0]
  400764:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400766:	687b      	ldr	r3, [r7, #4]
  400768:	4a12      	ldr	r2, [pc, #72]	; (4007b4 <usart_serial_getchar+0x104>)
  40076a:	4293      	cmp	r3, r2
  40076c:	d10d      	bne.n	40078a <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  40076e:	bf00      	nop
  400770:	f107 030c 	add.w	r3, r7, #12
  400774:	4619      	mov	r1, r3
  400776:	6878      	ldr	r0, [r7, #4]
  400778:	4b0c      	ldr	r3, [pc, #48]	; (4007ac <usart_serial_getchar+0xfc>)
  40077a:	4798      	blx	r3
  40077c:	4603      	mov	r3, r0
  40077e:	2b00      	cmp	r3, #0
  400780:	d1f6      	bne.n	400770 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  400782:	68fb      	ldr	r3, [r7, #12]
  400784:	b2da      	uxtb	r2, r3
  400786:	683b      	ldr	r3, [r7, #0]
  400788:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  40078a:	bf00      	nop
  40078c:	3710      	adds	r7, #16
  40078e:	46bd      	mov	sp, r7
  400790:	bd80      	pop	{r7, pc}
  400792:	bf00      	nop
  400794:	400e0800 	.word	0x400e0800
  400798:	00402315 	.word	0x00402315
  40079c:	400e0a00 	.word	0x400e0a00
  4007a0:	400e1a00 	.word	0x400e1a00
  4007a4:	400e1c00 	.word	0x400e1c00
  4007a8:	40024000 	.word	0x40024000
  4007ac:	0040257b 	.word	0x0040257b
  4007b0:	40028000 	.word	0x40028000
  4007b4:	4002c000 	.word	0x4002c000

004007b8 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  4007b8:	b580      	push	{r7, lr}
  4007ba:	b082      	sub	sp, #8
  4007bc:	af00      	add	r7, sp, #0
  4007be:	6078      	str	r0, [r7, #4]
  4007c0:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  4007c2:	4a0f      	ldr	r2, [pc, #60]	; (400800 <stdio_serial_init+0x48>)
  4007c4:	687b      	ldr	r3, [r7, #4]
  4007c6:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4007c8:	4b0e      	ldr	r3, [pc, #56]	; (400804 <stdio_serial_init+0x4c>)
  4007ca:	4a0f      	ldr	r2, [pc, #60]	; (400808 <stdio_serial_init+0x50>)
  4007cc:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4007ce:	4b0f      	ldr	r3, [pc, #60]	; (40080c <stdio_serial_init+0x54>)
  4007d0:	4a0f      	ldr	r2, [pc, #60]	; (400810 <stdio_serial_init+0x58>)
  4007d2:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  4007d4:	6839      	ldr	r1, [r7, #0]
  4007d6:	6878      	ldr	r0, [r7, #4]
  4007d8:	4b0e      	ldr	r3, [pc, #56]	; (400814 <stdio_serial_init+0x5c>)
  4007da:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4007dc:	4b0e      	ldr	r3, [pc, #56]	; (400818 <stdio_serial_init+0x60>)
  4007de:	681b      	ldr	r3, [r3, #0]
  4007e0:	689b      	ldr	r3, [r3, #8]
  4007e2:	2100      	movs	r1, #0
  4007e4:	4618      	mov	r0, r3
  4007e6:	4b0d      	ldr	r3, [pc, #52]	; (40081c <stdio_serial_init+0x64>)
  4007e8:	4798      	blx	r3
	setbuf(stdin, NULL);
  4007ea:	4b0b      	ldr	r3, [pc, #44]	; (400818 <stdio_serial_init+0x60>)
  4007ec:	681b      	ldr	r3, [r3, #0]
  4007ee:	685b      	ldr	r3, [r3, #4]
  4007f0:	2100      	movs	r1, #0
  4007f2:	4618      	mov	r0, r3
  4007f4:	4b09      	ldr	r3, [pc, #36]	; (40081c <stdio_serial_init+0x64>)
  4007f6:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  4007f8:	bf00      	nop
  4007fa:	3708      	adds	r7, #8
  4007fc:	46bd      	mov	sp, r7
  4007fe:	bd80      	pop	{r7, pc}
  400800:	20400a94 	.word	0x20400a94
  400804:	20400a90 	.word	0x20400a90
  400808:	004005a5 	.word	0x004005a5
  40080c:	20400a8c 	.word	0x20400a8c
  400810:	004006b1 	.word	0x004006b1
  400814:	00400441 	.word	0x00400441
  400818:	2040000c 	.word	0x2040000c
  40081c:	00402cdd 	.word	0x00402cdd

00400820 <TC0_Handler>:
/* Callbacks / Handler                                                 */
/************************************************************************/
/**
*  Interrupt handler for TC1 interrupt.
*/
void TC0_Handler(void){
  400820:	b580      	push	{r7, lr}
  400822:	b082      	sub	sp, #8
  400824:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;

	/****************************************************************
	* Devemos indicar ao TC que a interrupção foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC0, 0);
  400826:	2100      	movs	r1, #0
  400828:	4806      	ldr	r0, [pc, #24]	; (400844 <TC0_Handler+0x24>)
  40082a:	4b07      	ldr	r3, [pc, #28]	; (400848 <TC0_Handler+0x28>)
  40082c:	4798      	blx	r3
  40082e:	4603      	mov	r3, r0
  400830:	607b      	str	r3, [r7, #4]
	printf("kakaka \n");
  400832:	4806      	ldr	r0, [pc, #24]	; (40084c <TC0_Handler+0x2c>)
  400834:	4b06      	ldr	r3, [pc, #24]	; (400850 <TC0_Handler+0x30>)
  400836:	4798      	blx	r3

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  400838:	687b      	ldr	r3, [r7, #4]

}
  40083a:	bf00      	nop
  40083c:	3708      	adds	r7, #8
  40083e:	46bd      	mov	sp, r7
  400840:	bd80      	pop	{r7, pc}
  400842:	bf00      	nop
  400844:	4000c000 	.word	0x4000c000
  400848:	00400b89 	.word	0x00400b89
  40084c:	00405a04 	.word	0x00405a04
  400850:	00402a39 	.word	0x00402a39

00400854 <AFEC_Temp_callback>:
PPBUF_DECLARE(buffer,12000);
volatile uint32_t buf = 0;
volatile uint8_t passa_baixa_ativo = 0;
uint32_t corte_filtro = 2800;

static void AFEC_Temp_callback(void){	
  400854:	b580      	push	{r7, lr}
  400856:	b082      	sub	sp, #8
  400858:	af00      	add	r7, sp, #0
	/** The conversion data value */
	uint32_t g_ul_value = 0;
  40085a:	2300      	movs	r3, #0
  40085c:	607b      	str	r3, [r7, #4]

	g_ul_value = afec_channel_get_value(AFEC0, canal_generico_pino);
  40085e:	2101      	movs	r1, #1
  400860:	480e      	ldr	r0, [pc, #56]	; (40089c <AFEC_Temp_callback+0x48>)
  400862:	4b0f      	ldr	r3, [pc, #60]	; (4008a0 <AFEC_Temp_callback+0x4c>)
  400864:	4798      	blx	r3
  400866:	6078      	str	r0, [r7, #4]
	if(passa_baixa_ativo){
  400868:	4b0e      	ldr	r3, [pc, #56]	; (4008a4 <AFEC_Temp_callback+0x50>)
  40086a:	781b      	ldrb	r3, [r3, #0]
  40086c:	b2db      	uxtb	r3, r3
  40086e:	2b00      	cmp	r3, #0
  400870:	d007      	beq.n	400882 <AFEC_Temp_callback+0x2e>
		if (g_ul_value>corte_filtro){
  400872:	4b0d      	ldr	r3, [pc, #52]	; (4008a8 <AFEC_Temp_callback+0x54>)
  400874:	681b      	ldr	r3, [r3, #0]
  400876:	687a      	ldr	r2, [r7, #4]
  400878:	429a      	cmp	r2, r3
  40087a:	d902      	bls.n	400882 <AFEC_Temp_callback+0x2e>
			g_ul_value = corte_filtro;
  40087c:	4b0a      	ldr	r3, [pc, #40]	; (4008a8 <AFEC_Temp_callback+0x54>)
  40087e:	681b      	ldr	r3, [r3, #0]
  400880:	607b      	str	r3, [r7, #4]
	
	//ppbuf_insert_active(&buffer, &g_ul_value, sizeof(g_ul_value));
		
	/* gets the data on the pong buffer */
	//ppbuf_remove_inactive(&buffer, &buf, sizeof(buf));	
	dacc_write_conversion_data(DACC_BASE, g_ul_value, DACC_CHANNEL);
  400882:	2200      	movs	r2, #0
  400884:	6879      	ldr	r1, [r7, #4]
  400886:	4809      	ldr	r0, [pc, #36]	; (4008ac <AFEC_Temp_callback+0x58>)
  400888:	4b09      	ldr	r3, [pc, #36]	; (4008b0 <AFEC_Temp_callback+0x5c>)
  40088a:	4798      	blx	r3
	
    dacc_get_interrupt_status(DACC_BASE);
  40088c:	4807      	ldr	r0, [pc, #28]	; (4008ac <AFEC_Temp_callback+0x58>)
  40088e:	4b09      	ldr	r3, [pc, #36]	; (4008b4 <AFEC_Temp_callback+0x60>)
  400890:	4798      	blx	r3
	if ((buffer.ping == 0)){
		dacc_write_conversion_data(DACC_BASE, buf/4, DACC_CHANNEL);
	}else{
		dacc_write_conversion_data(DACC_BASE, buf, DACC_CHANNEL);
	}*/
}
  400892:	bf00      	nop
  400894:	3708      	adds	r7, #8
  400896:	46bd      	mov	sp, r7
  400898:	bd80      	pop	{r7, pc}
  40089a:	bf00      	nop
  40089c:	4003c000 	.word	0x4003c000
  4008a0:	004002d9 	.word	0x004002d9
  4008a4:	204009d4 	.word	0x204009d4
  4008a8:	20400000 	.word	0x20400000
  4008ac:	40040000 	.word	0x40040000
  4008b0:	004001df 	.word	0x004001df
  4008b4:	004001c7 	.word	0x004001c7

004008b8 <configure_console>:
 * 8 bits
 * 1 stop bit
 * sem paridade
 */
static void configure_console(void)
{
  4008b8:	b590      	push	{r4, r7, lr}
  4008ba:	b085      	sub	sp, #20
  4008bc:	af00      	add	r7, sp, #0
 
	const usart_serial_options_t uart_serial_options = {
  4008be:	4b08      	ldr	r3, [pc, #32]	; (4008e0 <configure_console+0x28>)
  4008c0:	463c      	mov	r4, r7
  4008c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4008c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.paritytype = CONF_UART_PARITY,
		.stopbits   = CONF_UART_STOP_BITS,
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  4008c8:	200e      	movs	r0, #14
  4008ca:	4b06      	ldr	r3, [pc, #24]	; (4008e4 <configure_console+0x2c>)
  4008cc:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  4008ce:	463b      	mov	r3, r7
  4008d0:	4619      	mov	r1, r3
  4008d2:	4805      	ldr	r0, [pc, #20]	; (4008e8 <configure_console+0x30>)
  4008d4:	4b05      	ldr	r3, [pc, #20]	; (4008ec <configure_console+0x34>)
  4008d6:	4798      	blx	r3
}
  4008d8:	bf00      	nop
  4008da:	3714      	adds	r7, #20
  4008dc:	46bd      	mov	sp, r7
  4008de:	bd90      	pop	{r4, r7, pc}
  4008e0:	00405a10 	.word	0x00405a10
  4008e4:	004003f9 	.word	0x004003f9
  4008e8:	40028000 	.word	0x40028000
  4008ec:	004007b9 	.word	0x004007b9

004008f0 <config_ADC_TEMP>:

static void config_ADC_TEMP(void){
  4008f0:	b590      	push	{r4, r7, lr}
  4008f2:	b08b      	sub	sp, #44	; 0x2c
  4008f4:	af00      	add	r7, sp, #0
/************************************* 
   * Ativa e configura AFEC
   *************************************/  
  /* Ativa AFEC - 0 */
	afec_enable(AFEC0);
  4008f6:	4821      	ldr	r0, [pc, #132]	; (40097c <config_ADC_TEMP+0x8c>)
  4008f8:	4b21      	ldr	r3, [pc, #132]	; (400980 <config_ADC_TEMP+0x90>)
  4008fa:	4798      	blx	r3

	/* struct de configuracao do AFEC */
	struct afec_config afec_cfg;

	/* Carrega parametros padrao */
	afec_get_config_defaults(&afec_cfg);
  4008fc:	f107 0310 	add.w	r3, r7, #16
  400900:	4618      	mov	r0, r3
  400902:	4b20      	ldr	r3, [pc, #128]	; (400984 <config_ADC_TEMP+0x94>)
  400904:	4798      	blx	r3

	/* Configura AFEC */
	afec_init(AFEC0, &afec_cfg);
  400906:	f107 0310 	add.w	r3, r7, #16
  40090a:	4619      	mov	r1, r3
  40090c:	481b      	ldr	r0, [pc, #108]	; (40097c <config_ADC_TEMP+0x8c>)
  40090e:	4b1e      	ldr	r3, [pc, #120]	; (400988 <config_ADC_TEMP+0x98>)
  400910:	4798      	blx	r3
  
	/* Configura trigger por software */
	afec_set_trigger(AFEC0, AFEC_TRIG_TIO_CH_0);
  400912:	2103      	movs	r1, #3
  400914:	4819      	ldr	r0, [pc, #100]	; (40097c <config_ADC_TEMP+0x8c>)
  400916:	4b1d      	ldr	r3, [pc, #116]	; (40098c <config_ADC_TEMP+0x9c>)
  400918:	4798      	blx	r3
		
	AFEC0->AFEC_MR |= 3;
  40091a:	4a18      	ldr	r2, [pc, #96]	; (40097c <config_ADC_TEMP+0x8c>)
  40091c:	4b17      	ldr	r3, [pc, #92]	; (40097c <config_ADC_TEMP+0x8c>)
  40091e:	685b      	ldr	r3, [r3, #4]
  400920:	f043 0303 	orr.w	r3, r3, #3
  400924:	6053      	str	r3, [r2, #4]
  
	/* configura call back */
	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_1,	AFEC_Temp_callback, 1); 
  400926:	2301      	movs	r3, #1
  400928:	4a19      	ldr	r2, [pc, #100]	; (400990 <config_ADC_TEMP+0xa0>)
  40092a:	2101      	movs	r1, #1
  40092c:	4813      	ldr	r0, [pc, #76]	; (40097c <config_ADC_TEMP+0x8c>)
  40092e:	4c19      	ldr	r4, [pc, #100]	; (400994 <config_ADC_TEMP+0xa4>)
  400930:	47a0      	blx	r4
   
	/*** Configuracao específica do canal AFEC ***/
	struct afec_ch_config afec_ch_cfg;
	afec_ch_get_config_defaults(&afec_ch_cfg);
  400932:	f107 030c 	add.w	r3, r7, #12
  400936:	4618      	mov	r0, r3
  400938:	4b17      	ldr	r3, [pc, #92]	; (400998 <config_ADC_TEMP+0xa8>)
  40093a:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  40093c:	2300      	movs	r3, #0
  40093e:	737b      	strb	r3, [r7, #13]
	afec_ch_set_config(AFEC0, canal_generico_pino, &afec_ch_cfg);
  400940:	f107 030c 	add.w	r3, r7, #12
  400944:	461a      	mov	r2, r3
  400946:	2101      	movs	r1, #1
  400948:	480c      	ldr	r0, [pc, #48]	; (40097c <config_ADC_TEMP+0x8c>)
  40094a:	4b14      	ldr	r3, [pc, #80]	; (40099c <config_ADC_TEMP+0xac>)
  40094c:	4798      	blx	r3
	/*
	* Calibracao:
	* Because the internal ADC offset is 0x200, it should cancel it and shift
	 down to 0.
	 */
	afec_channel_set_analog_offset(AFEC0, canal_generico_pino, 0x200);
  40094e:	f44f 7200 	mov.w	r2, #512	; 0x200
  400952:	2101      	movs	r1, #1
  400954:	4809      	ldr	r0, [pc, #36]	; (40097c <config_ADC_TEMP+0x8c>)
  400956:	4b12      	ldr	r3, [pc, #72]	; (4009a0 <config_ADC_TEMP+0xb0>)
  400958:	4798      	blx	r3

	/***  Configura sensor de temperatura ***/
	struct afec_temp_sensor_config afec_temp_sensor_cfg;

	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  40095a:	1d3b      	adds	r3, r7, #4
  40095c:	4618      	mov	r0, r3
  40095e:	4b11      	ldr	r3, [pc, #68]	; (4009a4 <config_ADC_TEMP+0xb4>)
  400960:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  400962:	1d3b      	adds	r3, r7, #4
  400964:	4619      	mov	r1, r3
  400966:	4805      	ldr	r0, [pc, #20]	; (40097c <config_ADC_TEMP+0x8c>)
  400968:	4b0f      	ldr	r3, [pc, #60]	; (4009a8 <config_ADC_TEMP+0xb8>)
  40096a:	4798      	blx	r3

	/* Selecina canal e inicializa conversão */  
	afec_channel_enable(AFEC0, canal_generico_pino);
  40096c:	2101      	movs	r1, #1
  40096e:	4803      	ldr	r0, [pc, #12]	; (40097c <config_ADC_TEMP+0x8c>)
  400970:	4b0e      	ldr	r3, [pc, #56]	; (4009ac <config_ADC_TEMP+0xbc>)
  400972:	4798      	blx	r3
}
  400974:	bf00      	nop
  400976:	372c      	adds	r7, #44	; 0x2c
  400978:	46bd      	mov	sp, r7
  40097a:	bd90      	pop	{r4, r7, pc}
  40097c:	4003c000 	.word	0x4003c000
  400980:	00401db9 	.word	0x00401db9
  400984:	00401a49 	.word	0x00401a49
  400988:	00401af9 	.word	0x00401af9
  40098c:	00400249 	.word	0x00400249
  400990:	00400855 	.word	0x00400855
  400994:	00401b91 	.word	0x00401b91
  400998:	00401aa9 	.word	0x00401aa9
  40099c:	0040196d 	.word	0x0040196d
  4009a0:	00400305 	.word	0x00400305
  4009a4:	00401ac9 	.word	0x00401ac9
  4009a8:	00401a01 	.word	0x00401a01
  4009ac:	0040028d 	.word	0x0040028d

004009b0 <config_DAC>:

static void config_DAC(void){
  4009b0:	b580      	push	{r7, lr}
  4009b2:	af00      	add	r7, sp, #0
	/* Enable clock for DACC */
	sysclk_enable_peripheral_clock(DACC_ID);
  4009b4:	201e      	movs	r0, #30
  4009b6:	4b05      	ldr	r3, [pc, #20]	; (4009cc <config_DAC+0x1c>)
  4009b8:	4798      	blx	r3

	/* Reset DACC registers */
	dacc_reset(DACC_BASE);
  4009ba:	4805      	ldr	r0, [pc, #20]	; (4009d0 <config_DAC+0x20>)
  4009bc:	4b05      	ldr	r3, [pc, #20]	; (4009d4 <config_DAC+0x24>)
  4009be:	4798      	blx	r3
	dacc_enable_channel(DACC_BASE, DACC_CHANNEL);
  4009c0:	2100      	movs	r1, #0
  4009c2:	4803      	ldr	r0, [pc, #12]	; (4009d0 <config_DAC+0x20>)
  4009c4:	4b04      	ldr	r3, [pc, #16]	; (4009d8 <config_DAC+0x28>)
  4009c6:	4798      	blx	r3
}
  4009c8:	bf00      	nop
  4009ca:	bd80      	pop	{r7, pc}
  4009cc:	004003f9 	.word	0x004003f9
  4009d0:	40040000 	.word	0x40040000
  4009d4:	004001ad 	.word	0x004001ad
  4009d8:	00400205 	.word	0x00400205

004009dc <TC_init>:

/**
* Configura TimerCounter (TC) para gerar uma interrupcao no canal (ID_TC e TC_CHANNEL)
* na taxa de especificada em freq.
*/
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  4009dc:	b590      	push	{r4, r7, lr}
  4009de:	b08b      	sub	sp, #44	; 0x2c
  4009e0:	af02      	add	r7, sp, #8
  4009e2:	60f8      	str	r0, [r7, #12]
  4009e4:	60b9      	str	r1, [r7, #8]
  4009e6:	607a      	str	r2, [r7, #4]
  4009e8:	603b      	str	r3, [r7, #0]
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  4009ea:	4b1f      	ldr	r3, [pc, #124]	; (400a68 <TC_init+0x8c>)
  4009ec:	4798      	blx	r3
  4009ee:	61f8      	str	r0, [r7, #28]
	o uC possui 3 TCs, cada TC possui 3 canais
	TC0 : ID_TC0, ID_TC1, ID_TC2
	TC1 : ID_TC3, ID_TC4, ID_TC5
	TC2 : ID_TC6, ID_TC7, ID_TC8
	*/
	pmc_enable_periph_clk(ID_TC);
  4009f0:	68bb      	ldr	r3, [r7, #8]
  4009f2:	4618      	mov	r0, r3
  4009f4:	4b1d      	ldr	r3, [pc, #116]	; (400a6c <TC_init+0x90>)
  4009f6:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupçcão no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  4009f8:	6838      	ldr	r0, [r7, #0]
  4009fa:	f107 0114 	add.w	r1, r7, #20
  4009fe:	f107 0218 	add.w	r2, r7, #24
  400a02:	69fb      	ldr	r3, [r7, #28]
  400a04:	9300      	str	r3, [sp, #0]
  400a06:	460b      	mov	r3, r1
  400a08:	69f9      	ldr	r1, [r7, #28]
  400a0a:	4c19      	ldr	r4, [pc, #100]	; (400a70 <TC_init+0x94>)
  400a0c:	47a0      	blx	r4
	
	//PMC->PMC_SCER = 1 << 14;
	ul_tcclks = 1;
  400a0e:	2301      	movs	r3, #1
  400a10:	617b      	str	r3, [r7, #20]
	
	tc_init(TC, TC_CHANNEL, ul_tcclks 
  400a12:	6879      	ldr	r1, [r7, #4]
  400a14:	697b      	ldr	r3, [r7, #20]
  400a16:	f443 231c 	orr.w	r3, r3, #638976	; 0x9c000
  400a1a:	461a      	mov	r2, r3
  400a1c:	68f8      	ldr	r0, [r7, #12]
  400a1e:	4b15      	ldr	r3, [pc, #84]	; (400a74 <TC_init+0x98>)
  400a20:	4798      	blx	r3
							| TC_CMR_ACPA_SET /* RA Compare Effect: set */
							| TC_CMR_ACPC_CLEAR /* RC Compare Effect: clear */
							| TC_CMR_CPCTRG /* UP mode with automatic trigger on RC Compare */
	);
	
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq /8 );
  400a22:	6879      	ldr	r1, [r7, #4]
  400a24:	69bb      	ldr	r3, [r7, #24]
  400a26:	69fa      	ldr	r2, [r7, #28]
  400a28:	fbb2 f2f3 	udiv	r2, r2, r3
  400a2c:	683b      	ldr	r3, [r7, #0]
  400a2e:	fbb2 f3f3 	udiv	r3, r2, r3
  400a32:	08db      	lsrs	r3, r3, #3
  400a34:	461a      	mov	r2, r3
  400a36:	68f8      	ldr	r0, [r7, #12]
  400a38:	4b0f      	ldr	r3, [pc, #60]	; (400a78 <TC_init+0x9c>)
  400a3a:	4798      	blx	r3
	tc_write_ra(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq / 8 / 2);
  400a3c:	6879      	ldr	r1, [r7, #4]
  400a3e:	69bb      	ldr	r3, [r7, #24]
  400a40:	69fa      	ldr	r2, [r7, #28]
  400a42:	fbb2 f2f3 	udiv	r2, r2, r3
  400a46:	683b      	ldr	r3, [r7, #0]
  400a48:	fbb2 f3f3 	udiv	r3, r2, r3
  400a4c:	091b      	lsrs	r3, r3, #4
  400a4e:	461a      	mov	r2, r3
  400a50:	68f8      	ldr	r0, [r7, #12]
  400a52:	4b0a      	ldr	r3, [pc, #40]	; (400a7c <TC_init+0xa0>)
  400a54:	4798      	blx	r3
	/* Interrupção no C */
	//NVIC_EnableIRQ((IRQn_Type) ID_TC);
//	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);

	/* Inicializa o canal 0 do TC */
	tc_start(TC, TC_CHANNEL);
  400a56:	687b      	ldr	r3, [r7, #4]
  400a58:	4619      	mov	r1, r3
  400a5a:	68f8      	ldr	r0, [r7, #12]
  400a5c:	4b08      	ldr	r3, [pc, #32]	; (400a80 <TC_init+0xa4>)
  400a5e:	4798      	blx	r3
}
  400a60:	bf00      	nop
  400a62:	3724      	adds	r7, #36	; 0x24
  400a64:	46bd      	mov	sp, r7
  400a66:	bd90      	pop	{r4, r7, pc}
  400a68:	004003d1 	.word	0x004003d1
  400a6c:	00402209 	.word	0x00402209
  400a70:	00400bad 	.word	0x00400bad
  400a74:	00400ae1 	.word	0x00400ae1
  400a78:	00400b63 	.word	0x00400b63
  400a7c:	00400b3d 	.word	0x00400b3d
  400a80:	00400b1b 	.word	0x00400b1b

00400a84 <main>:
 * \brief Application entry point.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  400a84:	b598      	push	{r3, r4, r7, lr}
  400a86:	af00      	add	r7, sp, #0

	/* Initialize the SAM system. */
	sysclk_init();
  400a88:	4b0a      	ldr	r3, [pc, #40]	; (400ab4 <main+0x30>)
  400a8a:	4798      	blx	r3
	ioport_init();
  400a8c:	4b0a      	ldr	r3, [pc, #40]	; (400ab8 <main+0x34>)
  400a8e:	4798      	blx	r3
	board_init();
  400a90:	4b0a      	ldr	r3, [pc, #40]	; (400abc <main+0x38>)
  400a92:	4798      	blx	r3
  
	/* inicializa delay */
	delay_init(sysclk_get_cpu_hz());

	/* inicializa console (printf) */
	configure_console();
  400a94:	4b0a      	ldr	r3, [pc, #40]	; (400ac0 <main+0x3c>)
  400a96:	4798      	blx	r3
	
	/* inicializa e configura adc */
	config_ADC_TEMP();
  400a98:	4b0a      	ldr	r3, [pc, #40]	; (400ac4 <main+0x40>)
  400a9a:	4798      	blx	r3
  
	/* Output example information. */
	puts(STRING_HEADER);
  400a9c:	480a      	ldr	r0, [pc, #40]	; (400ac8 <main+0x44>)
  400a9e:	4b0b      	ldr	r3, [pc, #44]	; (400acc <main+0x48>)
  400aa0:	4798      	blx	r3
	
	TC_init(TC0, ID_TC0, 0, 100000);
  400aa2:	4b0b      	ldr	r3, [pc, #44]	; (400ad0 <main+0x4c>)
  400aa4:	2200      	movs	r2, #0
  400aa6:	2117      	movs	r1, #23
  400aa8:	480a      	ldr	r0, [pc, #40]	; (400ad4 <main+0x50>)
  400aaa:	4c0b      	ldr	r4, [pc, #44]	; (400ad8 <main+0x54>)
  400aac:	47a0      	blx	r4

	config_DAC();
  400aae:	4b0b      	ldr	r3, [pc, #44]	; (400adc <main+0x58>)
  400ab0:	4798      	blx	r3

	while (1) {
  400ab2:	e7fe      	b.n	400ab2 <main+0x2e>
  400ab4:	00400f55 	.word	0x00400f55
  400ab8:	00400415 	.word	0x00400415
  400abc:	00401525 	.word	0x00401525
  400ac0:	004008b9 	.word	0x004008b9
  400ac4:	004008f1 	.word	0x004008f1
  400ac8:	00405a20 	.word	0x00405a20
  400acc:	00402ccd 	.word	0x00402ccd
  400ad0:	000186a0 	.word	0x000186a0
  400ad4:	4000c000 	.word	0x4000c000
  400ad8:	004009dd 	.word	0x004009dd
  400adc:	004009b1 	.word	0x004009b1

00400ae0 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400ae0:	b480      	push	{r7}
  400ae2:	b087      	sub	sp, #28
  400ae4:	af00      	add	r7, sp, #0
  400ae6:	60f8      	str	r0, [r7, #12]
  400ae8:	60b9      	str	r1, [r7, #8]
  400aea:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400aec:	68fa      	ldr	r2, [r7, #12]
  400aee:	68bb      	ldr	r3, [r7, #8]
  400af0:	019b      	lsls	r3, r3, #6
  400af2:	4413      	add	r3, r2
  400af4:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400af6:	697b      	ldr	r3, [r7, #20]
  400af8:	2202      	movs	r2, #2
  400afa:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400afc:	697b      	ldr	r3, [r7, #20]
  400afe:	f04f 32ff 	mov.w	r2, #4294967295
  400b02:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400b04:	697b      	ldr	r3, [r7, #20]
  400b06:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400b08:	697b      	ldr	r3, [r7, #20]
  400b0a:	687a      	ldr	r2, [r7, #4]
  400b0c:	605a      	str	r2, [r3, #4]
}
  400b0e:	bf00      	nop
  400b10:	371c      	adds	r7, #28
  400b12:	46bd      	mov	sp, r7
  400b14:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b18:	4770      	bx	lr

00400b1a <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400b1a:	b480      	push	{r7}
  400b1c:	b083      	sub	sp, #12
  400b1e:	af00      	add	r7, sp, #0
  400b20:	6078      	str	r0, [r7, #4]
  400b22:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400b24:	687a      	ldr	r2, [r7, #4]
  400b26:	683b      	ldr	r3, [r7, #0]
  400b28:	019b      	lsls	r3, r3, #6
  400b2a:	4413      	add	r3, r2
  400b2c:	2205      	movs	r2, #5
  400b2e:	601a      	str	r2, [r3, #0]
}
  400b30:	bf00      	nop
  400b32:	370c      	adds	r7, #12
  400b34:	46bd      	mov	sp, r7
  400b36:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b3a:	4770      	bx	lr

00400b3c <tc_write_ra>:
 */
void tc_write_ra(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400b3c:	b480      	push	{r7}
  400b3e:	b085      	sub	sp, #20
  400b40:	af00      	add	r7, sp, #0
  400b42:	60f8      	str	r0, [r7, #12]
  400b44:	60b9      	str	r1, [r7, #8]
  400b46:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RA = ul_value;
  400b48:	68fa      	ldr	r2, [r7, #12]
  400b4a:	68bb      	ldr	r3, [r7, #8]
  400b4c:	019b      	lsls	r3, r3, #6
  400b4e:	4413      	add	r3, r2
  400b50:	3314      	adds	r3, #20
  400b52:	687a      	ldr	r2, [r7, #4]
  400b54:	601a      	str	r2, [r3, #0]
}
  400b56:	bf00      	nop
  400b58:	3714      	adds	r7, #20
  400b5a:	46bd      	mov	sp, r7
  400b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b60:	4770      	bx	lr

00400b62 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400b62:	b480      	push	{r7}
  400b64:	b085      	sub	sp, #20
  400b66:	af00      	add	r7, sp, #0
  400b68:	60f8      	str	r0, [r7, #12]
  400b6a:	60b9      	str	r1, [r7, #8]
  400b6c:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400b6e:	68fa      	ldr	r2, [r7, #12]
  400b70:	68bb      	ldr	r3, [r7, #8]
  400b72:	019b      	lsls	r3, r3, #6
  400b74:	4413      	add	r3, r2
  400b76:	331c      	adds	r3, #28
  400b78:	687a      	ldr	r2, [r7, #4]
  400b7a:	601a      	str	r2, [r3, #0]
}
  400b7c:	bf00      	nop
  400b7e:	3714      	adds	r7, #20
  400b80:	46bd      	mov	sp, r7
  400b82:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b86:	4770      	bx	lr

00400b88 <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400b88:	b480      	push	{r7}
  400b8a:	b085      	sub	sp, #20
  400b8c:	af00      	add	r7, sp, #0
  400b8e:	6078      	str	r0, [r7, #4]
  400b90:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400b92:	687a      	ldr	r2, [r7, #4]
  400b94:	683b      	ldr	r3, [r7, #0]
  400b96:	019b      	lsls	r3, r3, #6
  400b98:	4413      	add	r3, r2
  400b9a:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  400b9c:	68fb      	ldr	r3, [r7, #12]
  400b9e:	6a1b      	ldr	r3, [r3, #32]
}
  400ba0:	4618      	mov	r0, r3
  400ba2:	3714      	adds	r7, #20
  400ba4:	46bd      	mov	sp, r7
  400ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400baa:	4770      	bx	lr

00400bac <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400bac:	b480      	push	{r7}
  400bae:	b08d      	sub	sp, #52	; 0x34
  400bb0:	af00      	add	r7, sp, #0
  400bb2:	60f8      	str	r0, [r7, #12]
  400bb4:	60b9      	str	r1, [r7, #8]
  400bb6:	607a      	str	r2, [r7, #4]
  400bb8:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400bba:	2302      	movs	r3, #2
  400bbc:	613b      	str	r3, [r7, #16]
  400bbe:	2308      	movs	r3, #8
  400bc0:	617b      	str	r3, [r7, #20]
  400bc2:	2320      	movs	r3, #32
  400bc4:	61bb      	str	r3, [r7, #24]
  400bc6:	2380      	movs	r3, #128	; 0x80
  400bc8:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400bca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  400bcc:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400bce:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400bd0:	2300      	movs	r3, #0
  400bd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  400bd4:	e01a      	b.n	400c0c <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  400bd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400bd8:	009b      	lsls	r3, r3, #2
  400bda:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400bde:	4413      	add	r3, r2
  400be0:	f853 3c20 	ldr.w	r3, [r3, #-32]
  400be4:	68ba      	ldr	r2, [r7, #8]
  400be6:	fbb2 f3f3 	udiv	r3, r2, r3
  400bea:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  400bec:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400bee:	0c1b      	lsrs	r3, r3, #16
  400bf0:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  400bf2:	68fa      	ldr	r2, [r7, #12]
  400bf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400bf6:	429a      	cmp	r2, r3
  400bf8:	d901      	bls.n	400bfe <tc_find_mck_divisor+0x52>
			return 0;
  400bfa:	2300      	movs	r3, #0
  400bfc:	e023      	b.n	400c46 <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  400bfe:	68fa      	ldr	r2, [r7, #12]
  400c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400c02:	429a      	cmp	r2, r3
  400c04:	d206      	bcs.n	400c14 <tc_find_mck_divisor+0x68>
			ul_index++) {
  400c06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400c08:	3301      	adds	r3, #1
  400c0a:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  400c0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400c0e:	2b04      	cmp	r3, #4
  400c10:	d9e1      	bls.n	400bd6 <tc_find_mck_divisor+0x2a>
  400c12:	e000      	b.n	400c16 <tc_find_mck_divisor+0x6a>
			break;
  400c14:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  400c16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400c18:	2b04      	cmp	r3, #4
  400c1a:	d901      	bls.n	400c20 <tc_find_mck_divisor+0x74>
		return 0;
  400c1c:	2300      	movs	r3, #0
  400c1e:	e012      	b.n	400c46 <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  400c20:	687b      	ldr	r3, [r7, #4]
  400c22:	2b00      	cmp	r3, #0
  400c24:	d008      	beq.n	400c38 <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  400c26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400c28:	009b      	lsls	r3, r3, #2
  400c2a:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400c2e:	4413      	add	r3, r2
  400c30:	f853 2c20 	ldr.w	r2, [r3, #-32]
  400c34:	687b      	ldr	r3, [r7, #4]
  400c36:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  400c38:	683b      	ldr	r3, [r7, #0]
  400c3a:	2b00      	cmp	r3, #0
  400c3c:	d002      	beq.n	400c44 <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  400c3e:	683b      	ldr	r3, [r7, #0]
  400c40:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  400c42:	601a      	str	r2, [r3, #0]
	}

	return 1;
  400c44:	2301      	movs	r3, #1
}
  400c46:	4618      	mov	r0, r3
  400c48:	3734      	adds	r7, #52	; 0x34
  400c4a:	46bd      	mov	sp, r7
  400c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c50:	4770      	bx	lr
	...

00400c54 <osc_enable>:
{
  400c54:	b580      	push	{r7, lr}
  400c56:	b082      	sub	sp, #8
  400c58:	af00      	add	r7, sp, #0
  400c5a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400c5c:	687b      	ldr	r3, [r7, #4]
  400c5e:	2b07      	cmp	r3, #7
  400c60:	d831      	bhi.n	400cc6 <osc_enable+0x72>
  400c62:	a201      	add	r2, pc, #4	; (adr r2, 400c68 <osc_enable+0x14>)
  400c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400c68:	00400cc5 	.word	0x00400cc5
  400c6c:	00400c89 	.word	0x00400c89
  400c70:	00400c91 	.word	0x00400c91
  400c74:	00400c99 	.word	0x00400c99
  400c78:	00400ca1 	.word	0x00400ca1
  400c7c:	00400ca9 	.word	0x00400ca9
  400c80:	00400cb1 	.word	0x00400cb1
  400c84:	00400cbb 	.word	0x00400cbb
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  400c88:	2000      	movs	r0, #0
  400c8a:	4b11      	ldr	r3, [pc, #68]	; (400cd0 <osc_enable+0x7c>)
  400c8c:	4798      	blx	r3
		break;
  400c8e:	e01a      	b.n	400cc6 <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  400c90:	2001      	movs	r0, #1
  400c92:	4b0f      	ldr	r3, [pc, #60]	; (400cd0 <osc_enable+0x7c>)
  400c94:	4798      	blx	r3
		break;
  400c96:	e016      	b.n	400cc6 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  400c98:	2000      	movs	r0, #0
  400c9a:	4b0e      	ldr	r3, [pc, #56]	; (400cd4 <osc_enable+0x80>)
  400c9c:	4798      	blx	r3
		break;
  400c9e:	e012      	b.n	400cc6 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400ca0:	2010      	movs	r0, #16
  400ca2:	4b0c      	ldr	r3, [pc, #48]	; (400cd4 <osc_enable+0x80>)
  400ca4:	4798      	blx	r3
		break;
  400ca6:	e00e      	b.n	400cc6 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400ca8:	2020      	movs	r0, #32
  400caa:	4b0a      	ldr	r3, [pc, #40]	; (400cd4 <osc_enable+0x80>)
  400cac:	4798      	blx	r3
		break;
  400cae:	e00a      	b.n	400cc6 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400cb0:	213e      	movs	r1, #62	; 0x3e
  400cb2:	2000      	movs	r0, #0
  400cb4:	4b08      	ldr	r3, [pc, #32]	; (400cd8 <osc_enable+0x84>)
  400cb6:	4798      	blx	r3
		break;
  400cb8:	e005      	b.n	400cc6 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400cba:	213e      	movs	r1, #62	; 0x3e
  400cbc:	2001      	movs	r0, #1
  400cbe:	4b06      	ldr	r3, [pc, #24]	; (400cd8 <osc_enable+0x84>)
  400cc0:	4798      	blx	r3
		break;
  400cc2:	e000      	b.n	400cc6 <osc_enable+0x72>
		break;
  400cc4:	bf00      	nop
}
  400cc6:	bf00      	nop
  400cc8:	3708      	adds	r7, #8
  400cca:	46bd      	mov	sp, r7
  400ccc:	bd80      	pop	{r7, pc}
  400cce:	bf00      	nop
  400cd0:	00402045 	.word	0x00402045
  400cd4:	004020b1 	.word	0x004020b1
  400cd8:	00402121 	.word	0x00402121

00400cdc <osc_is_ready>:
{
  400cdc:	b580      	push	{r7, lr}
  400cde:	b082      	sub	sp, #8
  400ce0:	af00      	add	r7, sp, #0
  400ce2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400ce4:	687b      	ldr	r3, [r7, #4]
  400ce6:	2b07      	cmp	r3, #7
  400ce8:	d826      	bhi.n	400d38 <osc_is_ready+0x5c>
  400cea:	a201      	add	r2, pc, #4	; (adr r2, 400cf0 <osc_is_ready+0x14>)
  400cec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400cf0:	00400d11 	.word	0x00400d11
  400cf4:	00400d15 	.word	0x00400d15
  400cf8:	00400d15 	.word	0x00400d15
  400cfc:	00400d27 	.word	0x00400d27
  400d00:	00400d27 	.word	0x00400d27
  400d04:	00400d27 	.word	0x00400d27
  400d08:	00400d27 	.word	0x00400d27
  400d0c:	00400d27 	.word	0x00400d27
		return 1;
  400d10:	2301      	movs	r3, #1
  400d12:	e012      	b.n	400d3a <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  400d14:	4b0b      	ldr	r3, [pc, #44]	; (400d44 <osc_is_ready+0x68>)
  400d16:	4798      	blx	r3
  400d18:	4603      	mov	r3, r0
  400d1a:	2b00      	cmp	r3, #0
  400d1c:	bf14      	ite	ne
  400d1e:	2301      	movne	r3, #1
  400d20:	2300      	moveq	r3, #0
  400d22:	b2db      	uxtb	r3, r3
  400d24:	e009      	b.n	400d3a <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  400d26:	4b08      	ldr	r3, [pc, #32]	; (400d48 <osc_is_ready+0x6c>)
  400d28:	4798      	blx	r3
  400d2a:	4603      	mov	r3, r0
  400d2c:	2b00      	cmp	r3, #0
  400d2e:	bf14      	ite	ne
  400d30:	2301      	movne	r3, #1
  400d32:	2300      	moveq	r3, #0
  400d34:	b2db      	uxtb	r3, r3
  400d36:	e000      	b.n	400d3a <osc_is_ready+0x5e>
	return 0;
  400d38:	2300      	movs	r3, #0
}
  400d3a:	4618      	mov	r0, r3
  400d3c:	3708      	adds	r7, #8
  400d3e:	46bd      	mov	sp, r7
  400d40:	bd80      	pop	{r7, pc}
  400d42:	bf00      	nop
  400d44:	0040207d 	.word	0x0040207d
  400d48:	00402199 	.word	0x00402199

00400d4c <osc_get_rate>:
{
  400d4c:	b480      	push	{r7}
  400d4e:	b083      	sub	sp, #12
  400d50:	af00      	add	r7, sp, #0
  400d52:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400d54:	687b      	ldr	r3, [r7, #4]
  400d56:	2b07      	cmp	r3, #7
  400d58:	d825      	bhi.n	400da6 <osc_get_rate+0x5a>
  400d5a:	a201      	add	r2, pc, #4	; (adr r2, 400d60 <osc_get_rate+0x14>)
  400d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400d60:	00400d81 	.word	0x00400d81
  400d64:	00400d87 	.word	0x00400d87
  400d68:	00400d8d 	.word	0x00400d8d
  400d6c:	00400d93 	.word	0x00400d93
  400d70:	00400d97 	.word	0x00400d97
  400d74:	00400d9b 	.word	0x00400d9b
  400d78:	00400d9f 	.word	0x00400d9f
  400d7c:	00400da3 	.word	0x00400da3
		return OSC_SLCK_32K_RC_HZ;
  400d80:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400d84:	e010      	b.n	400da8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  400d86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400d8a:	e00d      	b.n	400da8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  400d8c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400d90:	e00a      	b.n	400da8 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  400d92:	4b08      	ldr	r3, [pc, #32]	; (400db4 <osc_get_rate+0x68>)
  400d94:	e008      	b.n	400da8 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  400d96:	4b08      	ldr	r3, [pc, #32]	; (400db8 <osc_get_rate+0x6c>)
  400d98:	e006      	b.n	400da8 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  400d9a:	4b08      	ldr	r3, [pc, #32]	; (400dbc <osc_get_rate+0x70>)
  400d9c:	e004      	b.n	400da8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  400d9e:	4b07      	ldr	r3, [pc, #28]	; (400dbc <osc_get_rate+0x70>)
  400da0:	e002      	b.n	400da8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  400da2:	4b06      	ldr	r3, [pc, #24]	; (400dbc <osc_get_rate+0x70>)
  400da4:	e000      	b.n	400da8 <osc_get_rate+0x5c>
	return 0;
  400da6:	2300      	movs	r3, #0
}
  400da8:	4618      	mov	r0, r3
  400daa:	370c      	adds	r7, #12
  400dac:	46bd      	mov	sp, r7
  400dae:	f85d 7b04 	ldr.w	r7, [sp], #4
  400db2:	4770      	bx	lr
  400db4:	003d0900 	.word	0x003d0900
  400db8:	007a1200 	.word	0x007a1200
  400dbc:	00b71b00 	.word	0x00b71b00

00400dc0 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400dc0:	b580      	push	{r7, lr}
  400dc2:	b082      	sub	sp, #8
  400dc4:	af00      	add	r7, sp, #0
  400dc6:	4603      	mov	r3, r0
  400dc8:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400dca:	bf00      	nop
  400dcc:	79fb      	ldrb	r3, [r7, #7]
  400dce:	4618      	mov	r0, r3
  400dd0:	4b05      	ldr	r3, [pc, #20]	; (400de8 <osc_wait_ready+0x28>)
  400dd2:	4798      	blx	r3
  400dd4:	4603      	mov	r3, r0
  400dd6:	f083 0301 	eor.w	r3, r3, #1
  400dda:	b2db      	uxtb	r3, r3
  400ddc:	2b00      	cmp	r3, #0
  400dde:	d1f5      	bne.n	400dcc <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400de0:	bf00      	nop
  400de2:	3708      	adds	r7, #8
  400de4:	46bd      	mov	sp, r7
  400de6:	bd80      	pop	{r7, pc}
  400de8:	00400cdd 	.word	0x00400cdd

00400dec <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400dec:	b580      	push	{r7, lr}
  400dee:	b086      	sub	sp, #24
  400df0:	af00      	add	r7, sp, #0
  400df2:	60f8      	str	r0, [r7, #12]
  400df4:	607a      	str	r2, [r7, #4]
  400df6:	603b      	str	r3, [r7, #0]
  400df8:	460b      	mov	r3, r1
  400dfa:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400dfc:	687b      	ldr	r3, [r7, #4]
  400dfe:	2b00      	cmp	r3, #0
  400e00:	d107      	bne.n	400e12 <pll_config_init+0x26>
  400e02:	683b      	ldr	r3, [r7, #0]
  400e04:	2b00      	cmp	r3, #0
  400e06:	d104      	bne.n	400e12 <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400e08:	68fb      	ldr	r3, [r7, #12]
  400e0a:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400e0e:	601a      	str	r2, [r3, #0]
  400e10:	e019      	b.n	400e46 <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  400e12:	7afb      	ldrb	r3, [r7, #11]
  400e14:	4618      	mov	r0, r3
  400e16:	4b0e      	ldr	r3, [pc, #56]	; (400e50 <pll_config_init+0x64>)
  400e18:	4798      	blx	r3
  400e1a:	4602      	mov	r2, r0
  400e1c:	687b      	ldr	r3, [r7, #4]
  400e1e:	fbb2 f3f3 	udiv	r3, r2, r3
  400e22:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  400e24:	697b      	ldr	r3, [r7, #20]
  400e26:	683a      	ldr	r2, [r7, #0]
  400e28:	fb02 f303 	mul.w	r3, r2, r3
  400e2c:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400e2e:	683b      	ldr	r3, [r7, #0]
  400e30:	3b01      	subs	r3, #1
  400e32:	041a      	lsls	r2, r3, #16
  400e34:	4b07      	ldr	r3, [pc, #28]	; (400e54 <pll_config_init+0x68>)
  400e36:	4013      	ands	r3, r2
  400e38:	687a      	ldr	r2, [r7, #4]
  400e3a:	b2d2      	uxtb	r2, r2
  400e3c:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400e3e:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400e42:	68fb      	ldr	r3, [r7, #12]
  400e44:	601a      	str	r2, [r3, #0]
	}
}
  400e46:	bf00      	nop
  400e48:	3718      	adds	r7, #24
  400e4a:	46bd      	mov	sp, r7
  400e4c:	bd80      	pop	{r7, pc}
  400e4e:	bf00      	nop
  400e50:	00400d4d 	.word	0x00400d4d
  400e54:	07ff0000 	.word	0x07ff0000

00400e58 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400e58:	b580      	push	{r7, lr}
  400e5a:	b082      	sub	sp, #8
  400e5c:	af00      	add	r7, sp, #0
  400e5e:	6078      	str	r0, [r7, #4]
  400e60:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400e62:	683b      	ldr	r3, [r7, #0]
  400e64:	2b00      	cmp	r3, #0
  400e66:	d108      	bne.n	400e7a <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400e68:	4b09      	ldr	r3, [pc, #36]	; (400e90 <pll_enable+0x38>)
  400e6a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400e6c:	4a09      	ldr	r2, [pc, #36]	; (400e94 <pll_enable+0x3c>)
  400e6e:	687b      	ldr	r3, [r7, #4]
  400e70:	681b      	ldr	r3, [r3, #0]
  400e72:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  400e76:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  400e78:	e005      	b.n	400e86 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  400e7a:	4a06      	ldr	r2, [pc, #24]	; (400e94 <pll_enable+0x3c>)
  400e7c:	687b      	ldr	r3, [r7, #4]
  400e7e:	681b      	ldr	r3, [r3, #0]
  400e80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400e84:	61d3      	str	r3, [r2, #28]
}
  400e86:	bf00      	nop
  400e88:	3708      	adds	r7, #8
  400e8a:	46bd      	mov	sp, r7
  400e8c:	bd80      	pop	{r7, pc}
  400e8e:	bf00      	nop
  400e90:	004021b5 	.word	0x004021b5
  400e94:	400e0600 	.word	0x400e0600

00400e98 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400e98:	b580      	push	{r7, lr}
  400e9a:	b082      	sub	sp, #8
  400e9c:	af00      	add	r7, sp, #0
  400e9e:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400ea0:	687b      	ldr	r3, [r7, #4]
  400ea2:	2b00      	cmp	r3, #0
  400ea4:	d103      	bne.n	400eae <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  400ea6:	4b05      	ldr	r3, [pc, #20]	; (400ebc <pll_is_locked+0x24>)
  400ea8:	4798      	blx	r3
  400eaa:	4603      	mov	r3, r0
  400eac:	e002      	b.n	400eb4 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400eae:	4b04      	ldr	r3, [pc, #16]	; (400ec0 <pll_is_locked+0x28>)
  400eb0:	4798      	blx	r3
  400eb2:	4603      	mov	r3, r0
	}
}
  400eb4:	4618      	mov	r0, r3
  400eb6:	3708      	adds	r7, #8
  400eb8:	46bd      	mov	sp, r7
  400eba:	bd80      	pop	{r7, pc}
  400ebc:	004021d1 	.word	0x004021d1
  400ec0:	004021ed 	.word	0x004021ed

00400ec4 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  400ec4:	b580      	push	{r7, lr}
  400ec6:	b082      	sub	sp, #8
  400ec8:	af00      	add	r7, sp, #0
  400eca:	4603      	mov	r3, r0
  400ecc:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400ece:	79fb      	ldrb	r3, [r7, #7]
  400ed0:	3b03      	subs	r3, #3
  400ed2:	2b04      	cmp	r3, #4
  400ed4:	d808      	bhi.n	400ee8 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  400ed6:	79fb      	ldrb	r3, [r7, #7]
  400ed8:	4618      	mov	r0, r3
  400eda:	4b06      	ldr	r3, [pc, #24]	; (400ef4 <pll_enable_source+0x30>)
  400edc:	4798      	blx	r3
		osc_wait_ready(e_src);
  400ede:	79fb      	ldrb	r3, [r7, #7]
  400ee0:	4618      	mov	r0, r3
  400ee2:	4b05      	ldr	r3, [pc, #20]	; (400ef8 <pll_enable_source+0x34>)
  400ee4:	4798      	blx	r3
		break;
  400ee6:	e000      	b.n	400eea <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400ee8:	bf00      	nop
	}
}
  400eea:	bf00      	nop
  400eec:	3708      	adds	r7, #8
  400eee:	46bd      	mov	sp, r7
  400ef0:	bd80      	pop	{r7, pc}
  400ef2:	bf00      	nop
  400ef4:	00400c55 	.word	0x00400c55
  400ef8:	00400dc1 	.word	0x00400dc1

00400efc <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400efc:	b580      	push	{r7, lr}
  400efe:	b082      	sub	sp, #8
  400f00:	af00      	add	r7, sp, #0
  400f02:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400f04:	bf00      	nop
  400f06:	6878      	ldr	r0, [r7, #4]
  400f08:	4b04      	ldr	r3, [pc, #16]	; (400f1c <pll_wait_for_lock+0x20>)
  400f0a:	4798      	blx	r3
  400f0c:	4603      	mov	r3, r0
  400f0e:	2b00      	cmp	r3, #0
  400f10:	d0f9      	beq.n	400f06 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  400f12:	2300      	movs	r3, #0
}
  400f14:	4618      	mov	r0, r3
  400f16:	3708      	adds	r7, #8
  400f18:	46bd      	mov	sp, r7
  400f1a:	bd80      	pop	{r7, pc}
  400f1c:	00400e99 	.word	0x00400e99

00400f20 <sysclk_get_main_hz>:
{
  400f20:	b580      	push	{r7, lr}
  400f22:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  400f24:	2006      	movs	r0, #6
  400f26:	4b05      	ldr	r3, [pc, #20]	; (400f3c <sysclk_get_main_hz+0x1c>)
  400f28:	4798      	blx	r3
  400f2a:	4602      	mov	r2, r0
  400f2c:	4613      	mov	r3, r2
  400f2e:	009b      	lsls	r3, r3, #2
  400f30:	4413      	add	r3, r2
  400f32:	009a      	lsls	r2, r3, #2
  400f34:	4413      	add	r3, r2
}
  400f36:	4618      	mov	r0, r3
  400f38:	bd80      	pop	{r7, pc}
  400f3a:	bf00      	nop
  400f3c:	00400d4d 	.word	0x00400d4d

00400f40 <sysclk_get_cpu_hz>:
{
  400f40:	b580      	push	{r7, lr}
  400f42:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400f44:	4b02      	ldr	r3, [pc, #8]	; (400f50 <sysclk_get_cpu_hz+0x10>)
  400f46:	4798      	blx	r3
  400f48:	4603      	mov	r3, r0
}
  400f4a:	4618      	mov	r0, r3
  400f4c:	bd80      	pop	{r7, pc}
  400f4e:	bf00      	nop
  400f50:	00400f21 	.word	0x00400f21

00400f54 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400f54:	b590      	push	{r4, r7, lr}
  400f56:	b083      	sub	sp, #12
  400f58:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400f5a:	4813      	ldr	r0, [pc, #76]	; (400fa8 <sysclk_init+0x54>)
  400f5c:	4b13      	ldr	r3, [pc, #76]	; (400fac <sysclk_init+0x58>)
  400f5e:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  400f60:	2006      	movs	r0, #6
  400f62:	4b13      	ldr	r3, [pc, #76]	; (400fb0 <sysclk_init+0x5c>)
  400f64:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400f66:	1d38      	adds	r0, r7, #4
  400f68:	2319      	movs	r3, #25
  400f6a:	2201      	movs	r2, #1
  400f6c:	2106      	movs	r1, #6
  400f6e:	4c11      	ldr	r4, [pc, #68]	; (400fb4 <sysclk_init+0x60>)
  400f70:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400f72:	1d3b      	adds	r3, r7, #4
  400f74:	2100      	movs	r1, #0
  400f76:	4618      	mov	r0, r3
  400f78:	4b0f      	ldr	r3, [pc, #60]	; (400fb8 <sysclk_init+0x64>)
  400f7a:	4798      	blx	r3
		pll_wait_for_lock(0);
  400f7c:	2000      	movs	r0, #0
  400f7e:	4b0f      	ldr	r3, [pc, #60]	; (400fbc <sysclk_init+0x68>)
  400f80:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400f82:	2002      	movs	r0, #2
  400f84:	4b0e      	ldr	r3, [pc, #56]	; (400fc0 <sysclk_init+0x6c>)
  400f86:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400f88:	2000      	movs	r0, #0
  400f8a:	4b0e      	ldr	r3, [pc, #56]	; (400fc4 <sysclk_init+0x70>)
  400f8c:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400f8e:	4b0e      	ldr	r3, [pc, #56]	; (400fc8 <sysclk_init+0x74>)
  400f90:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400f92:	4b0e      	ldr	r3, [pc, #56]	; (400fcc <sysclk_init+0x78>)
  400f94:	4798      	blx	r3
  400f96:	4603      	mov	r3, r0
  400f98:	4618      	mov	r0, r3
  400f9a:	4b04      	ldr	r3, [pc, #16]	; (400fac <sysclk_init+0x58>)
  400f9c:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  400f9e:	bf00      	nop
  400fa0:	370c      	adds	r7, #12
  400fa2:	46bd      	mov	sp, r7
  400fa4:	bd90      	pop	{r4, r7, pc}
  400fa6:	bf00      	nop
  400fa8:	11e1a300 	.word	0x11e1a300
  400fac:	00402879 	.word	0x00402879
  400fb0:	00400ec5 	.word	0x00400ec5
  400fb4:	00400ded 	.word	0x00400ded
  400fb8:	00400e59 	.word	0x00400e59
  400fbc:	00400efd 	.word	0x00400efd
  400fc0:	00401f45 	.word	0x00401f45
  400fc4:	00401fc1 	.word	0x00401fc1
  400fc8:	00402711 	.word	0x00402711
  400fcc:	00400f41 	.word	0x00400f41

00400fd0 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400fd0:	b580      	push	{r7, lr}
  400fd2:	b086      	sub	sp, #24
  400fd4:	af00      	add	r7, sp, #0
  400fd6:	60f8      	str	r0, [r7, #12]
  400fd8:	60b9      	str	r1, [r7, #8]
  400fda:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400fdc:	2300      	movs	r3, #0
  400fde:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  400fe0:	68fb      	ldr	r3, [r7, #12]
  400fe2:	2b00      	cmp	r3, #0
  400fe4:	d012      	beq.n	40100c <_read+0x3c>
		return -1;
  400fe6:	f04f 33ff 	mov.w	r3, #4294967295
  400fea:	e013      	b.n	401014 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  400fec:	4b0b      	ldr	r3, [pc, #44]	; (40101c <_read+0x4c>)
  400fee:	681b      	ldr	r3, [r3, #0]
  400ff0:	4a0b      	ldr	r2, [pc, #44]	; (401020 <_read+0x50>)
  400ff2:	6812      	ldr	r2, [r2, #0]
  400ff4:	68b9      	ldr	r1, [r7, #8]
  400ff6:	4610      	mov	r0, r2
  400ff8:	4798      	blx	r3
		ptr++;
  400ffa:	68bb      	ldr	r3, [r7, #8]
  400ffc:	3301      	adds	r3, #1
  400ffe:	60bb      	str	r3, [r7, #8]
		nChars++;
  401000:	697b      	ldr	r3, [r7, #20]
  401002:	3301      	adds	r3, #1
  401004:	617b      	str	r3, [r7, #20]
	for (; len > 0; --len) {
  401006:	687b      	ldr	r3, [r7, #4]
  401008:	3b01      	subs	r3, #1
  40100a:	607b      	str	r3, [r7, #4]
  40100c:	687b      	ldr	r3, [r7, #4]
  40100e:	2b00      	cmp	r3, #0
  401010:	dcec      	bgt.n	400fec <_read+0x1c>
	}
	return nChars;
  401012:	697b      	ldr	r3, [r7, #20]
}
  401014:	4618      	mov	r0, r3
  401016:	3718      	adds	r7, #24
  401018:	46bd      	mov	sp, r7
  40101a:	bd80      	pop	{r7, pc}
  40101c:	20400a8c 	.word	0x20400a8c
  401020:	20400a94 	.word	0x20400a94

00401024 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  401024:	b580      	push	{r7, lr}
  401026:	b086      	sub	sp, #24
  401028:	af00      	add	r7, sp, #0
  40102a:	60f8      	str	r0, [r7, #12]
  40102c:	60b9      	str	r1, [r7, #8]
  40102e:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  401030:	2300      	movs	r3, #0
  401032:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  401034:	68fb      	ldr	r3, [r7, #12]
  401036:	2b01      	cmp	r3, #1
  401038:	d01e      	beq.n	401078 <_write+0x54>
  40103a:	68fb      	ldr	r3, [r7, #12]
  40103c:	2b02      	cmp	r3, #2
  40103e:	d01b      	beq.n	401078 <_write+0x54>
  401040:	68fb      	ldr	r3, [r7, #12]
  401042:	2b03      	cmp	r3, #3
  401044:	d018      	beq.n	401078 <_write+0x54>
		return -1;
  401046:	f04f 33ff 	mov.w	r3, #4294967295
  40104a:	e019      	b.n	401080 <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40104c:	4b0e      	ldr	r3, [pc, #56]	; (401088 <_write+0x64>)
  40104e:	681a      	ldr	r2, [r3, #0]
  401050:	4b0e      	ldr	r3, [pc, #56]	; (40108c <_write+0x68>)
  401052:	6818      	ldr	r0, [r3, #0]
  401054:	68bb      	ldr	r3, [r7, #8]
  401056:	1c59      	adds	r1, r3, #1
  401058:	60b9      	str	r1, [r7, #8]
  40105a:	781b      	ldrb	r3, [r3, #0]
  40105c:	4619      	mov	r1, r3
  40105e:	4790      	blx	r2
  401060:	4603      	mov	r3, r0
  401062:	2b00      	cmp	r3, #0
  401064:	da02      	bge.n	40106c <_write+0x48>
			return -1;
  401066:	f04f 33ff 	mov.w	r3, #4294967295
  40106a:	e009      	b.n	401080 <_write+0x5c>
		}
		++nChars;
  40106c:	697b      	ldr	r3, [r7, #20]
  40106e:	3301      	adds	r3, #1
  401070:	617b      	str	r3, [r7, #20]
	for (; len != 0; --len) {
  401072:	687b      	ldr	r3, [r7, #4]
  401074:	3b01      	subs	r3, #1
  401076:	607b      	str	r3, [r7, #4]
  401078:	687b      	ldr	r3, [r7, #4]
  40107a:	2b00      	cmp	r3, #0
  40107c:	d1e6      	bne.n	40104c <_write+0x28>
	}
	return nChars;
  40107e:	697b      	ldr	r3, [r7, #20]
}
  401080:	4618      	mov	r0, r3
  401082:	3718      	adds	r7, #24
  401084:	46bd      	mov	sp, r7
  401086:	bd80      	pop	{r7, pc}
  401088:	20400a90 	.word	0x20400a90
  40108c:	20400a94 	.word	0x20400a94

00401090 <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  401090:	b480      	push	{r7}
  401092:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401094:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401098:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  40109c:	4b09      	ldr	r3, [pc, #36]	; (4010c4 <SCB_EnableICache+0x34>)
  40109e:	2200      	movs	r2, #0
  4010a0:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4010a4:	4a07      	ldr	r2, [pc, #28]	; (4010c4 <SCB_EnableICache+0x34>)
  4010a6:	4b07      	ldr	r3, [pc, #28]	; (4010c4 <SCB_EnableICache+0x34>)
  4010a8:	695b      	ldr	r3, [r3, #20]
  4010aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  4010ae:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb");
  4010b0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4010b4:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  4010b8:	bf00      	nop
  4010ba:	46bd      	mov	sp, r7
  4010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010c0:	4770      	bx	lr
  4010c2:	bf00      	nop
  4010c4:	e000ed00 	.word	0xe000ed00

004010c8 <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  4010c8:	b480      	push	{r7}
  4010ca:	b08b      	sub	sp, #44	; 0x2c
  4010cc:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4010ce:	4b26      	ldr	r3, [pc, #152]	; (401168 <SCB_EnableDCache+0xa0>)
  4010d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  4010d4:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  4010d6:	69fb      	ldr	r3, [r7, #28]
  4010d8:	0b5b      	lsrs	r3, r3, #13
  4010da:	f3c3 030e 	ubfx	r3, r3, #0, #15
  4010de:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4010e0:	69fb      	ldr	r3, [r7, #28]
  4010e2:	f003 0307 	and.w	r3, r3, #7
  4010e6:	3304      	adds	r3, #4
  4010e8:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  4010ea:	69fb      	ldr	r3, [r7, #28]
  4010ec:	08db      	lsrs	r3, r3, #3
  4010ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
  4010f2:	617b      	str	r3, [r7, #20]
  4010f4:	697b      	ldr	r3, [r7, #20]
  4010f6:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4010f8:	68bb      	ldr	r3, [r7, #8]
  4010fa:	fab3 f383 	clz	r3, r3
  4010fe:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  401100:	687b      	ldr	r3, [r7, #4]
  401102:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  401104:	f003 031f 	and.w	r3, r3, #31
  401108:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  40110a:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  40110e:	697b      	ldr	r3, [r7, #20]
  401110:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  401112:	6a3a      	ldr	r2, [r7, #32]
  401114:	693b      	ldr	r3, [r7, #16]
  401116:	fa02 f303 	lsl.w	r3, r2, r3
  40111a:	4619      	mov	r1, r3
  40111c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  40111e:	69bb      	ldr	r3, [r7, #24]
  401120:	fa02 f303 	lsl.w	r3, r2, r3
  401124:	430b      	orrs	r3, r1
  401126:	60fb      	str	r3, [r7, #12]
              SCB->DCISW = sw;
  401128:	4a0f      	ldr	r2, [pc, #60]	; (401168 <SCB_EnableDCache+0xa0>)
  40112a:	68fb      	ldr	r3, [r7, #12]
  40112c:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  401130:	6a3b      	ldr	r3, [r7, #32]
  401132:	1e5a      	subs	r2, r3, #1
  401134:	623a      	str	r2, [r7, #32]
  401136:	2b00      	cmp	r3, #0
  401138:	d1eb      	bne.n	401112 <SCB_EnableDCache+0x4a>
        } while(sets--);
  40113a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40113c:	1e5a      	subs	r2, r3, #1
  40113e:	627a      	str	r2, [r7, #36]	; 0x24
  401140:	2b00      	cmp	r3, #0
  401142:	d1e4      	bne.n	40110e <SCB_EnableDCache+0x46>
  401144:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  401148:	4a07      	ldr	r2, [pc, #28]	; (401168 <SCB_EnableDCache+0xa0>)
  40114a:	4b07      	ldr	r3, [pc, #28]	; (401168 <SCB_EnableDCache+0xa0>)
  40114c:	695b      	ldr	r3, [r3, #20]
  40114e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401152:	6153      	str	r3, [r2, #20]
  401154:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401158:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  40115c:	bf00      	nop
  40115e:	372c      	adds	r7, #44	; 0x2c
  401160:	46bd      	mov	sp, r7
  401162:	f85d 7b04 	ldr.w	r7, [sp], #4
  401166:	4770      	bx	lr
  401168:	e000ed00 	.word	0xe000ed00

0040116c <sysclk_enable_peripheral_clock>:
{
  40116c:	b580      	push	{r7, lr}
  40116e:	b082      	sub	sp, #8
  401170:	af00      	add	r7, sp, #0
  401172:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401174:	6878      	ldr	r0, [r7, #4]
  401176:	4b03      	ldr	r3, [pc, #12]	; (401184 <sysclk_enable_peripheral_clock+0x18>)
  401178:	4798      	blx	r3
}
  40117a:	bf00      	nop
  40117c:	3708      	adds	r7, #8
  40117e:	46bd      	mov	sp, r7
  401180:	bd80      	pop	{r7, pc}
  401182:	bf00      	nop
  401184:	00402209 	.word	0x00402209

00401188 <ioport_init>:
{
  401188:	b580      	push	{r7, lr}
  40118a:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
  40118c:	200a      	movs	r0, #10
  40118e:	4b08      	ldr	r3, [pc, #32]	; (4011b0 <ioport_init+0x28>)
  401190:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
  401192:	200b      	movs	r0, #11
  401194:	4b06      	ldr	r3, [pc, #24]	; (4011b0 <ioport_init+0x28>)
  401196:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOC);
  401198:	200c      	movs	r0, #12
  40119a:	4b05      	ldr	r3, [pc, #20]	; (4011b0 <ioport_init+0x28>)
  40119c:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOD);
  40119e:	2010      	movs	r0, #16
  4011a0:	4b03      	ldr	r3, [pc, #12]	; (4011b0 <ioport_init+0x28>)
  4011a2:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOE);
  4011a4:	2011      	movs	r0, #17
  4011a6:	4b02      	ldr	r3, [pc, #8]	; (4011b0 <ioport_init+0x28>)
  4011a8:	4798      	blx	r3
}
  4011aa:	bf00      	nop
  4011ac:	bd80      	pop	{r7, pc}
  4011ae:	bf00      	nop
  4011b0:	0040116d 	.word	0x0040116d

004011b4 <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  4011b4:	b480      	push	{r7}
  4011b6:	b089      	sub	sp, #36	; 0x24
  4011b8:	af00      	add	r7, sp, #0
  4011ba:	6078      	str	r0, [r7, #4]
  4011bc:	687b      	ldr	r3, [r7, #4]
  4011be:	61fb      	str	r3, [r7, #28]
  4011c0:	69fb      	ldr	r3, [r7, #28]
  4011c2:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  4011c4:	69bb      	ldr	r3, [r7, #24]
  4011c6:	095a      	lsrs	r2, r3, #5
  4011c8:	69fb      	ldr	r3, [r7, #28]
  4011ca:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  4011cc:	697b      	ldr	r3, [r7, #20]
  4011ce:	f003 031f 	and.w	r3, r3, #31
  4011d2:	2101      	movs	r1, #1
  4011d4:	fa01 f303 	lsl.w	r3, r1, r3
  4011d8:	613a      	str	r2, [r7, #16]
  4011da:	60fb      	str	r3, [r7, #12]
  4011dc:	693b      	ldr	r3, [r7, #16]
  4011de:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4011e0:	68ba      	ldr	r2, [r7, #8]
  4011e2:	4b06      	ldr	r3, [pc, #24]	; (4011fc <ioport_disable_pin+0x48>)
  4011e4:	4413      	add	r3, r2
  4011e6:	025b      	lsls	r3, r3, #9
  4011e8:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4011ea:	68fb      	ldr	r3, [r7, #12]
  4011ec:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  4011ee:	bf00      	nop
  4011f0:	3724      	adds	r7, #36	; 0x24
  4011f2:	46bd      	mov	sp, r7
  4011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011f8:	4770      	bx	lr
  4011fa:	bf00      	nop
  4011fc:	00200707 	.word	0x00200707

00401200 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  401200:	b480      	push	{r7}
  401202:	b08d      	sub	sp, #52	; 0x34
  401204:	af00      	add	r7, sp, #0
  401206:	6078      	str	r0, [r7, #4]
  401208:	6039      	str	r1, [r7, #0]
  40120a:	687b      	ldr	r3, [r7, #4]
  40120c:	62fb      	str	r3, [r7, #44]	; 0x2c
  40120e:	683b      	ldr	r3, [r7, #0]
  401210:	62bb      	str	r3, [r7, #40]	; 0x28
  401212:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401214:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  401216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401218:	095a      	lsrs	r2, r3, #5
  40121a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40121c:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  40121e:	6a3b      	ldr	r3, [r7, #32]
  401220:	f003 031f 	and.w	r3, r3, #31
  401224:	2101      	movs	r1, #1
  401226:	fa01 f303 	lsl.w	r3, r1, r3
  40122a:	61fa      	str	r2, [r7, #28]
  40122c:	61bb      	str	r3, [r7, #24]
  40122e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401230:	617b      	str	r3, [r7, #20]
  401232:	69fb      	ldr	r3, [r7, #28]
  401234:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401236:	693a      	ldr	r2, [r7, #16]
  401238:	4b37      	ldr	r3, [pc, #220]	; (401318 <ioport_set_pin_mode+0x118>)
  40123a:	4413      	add	r3, r2
  40123c:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  40123e:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  401240:	697b      	ldr	r3, [r7, #20]
  401242:	f003 0308 	and.w	r3, r3, #8
  401246:	2b00      	cmp	r3, #0
  401248:	d003      	beq.n	401252 <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  40124a:	68fb      	ldr	r3, [r7, #12]
  40124c:	69ba      	ldr	r2, [r7, #24]
  40124e:	665a      	str	r2, [r3, #100]	; 0x64
  401250:	e002      	b.n	401258 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  401252:	68fb      	ldr	r3, [r7, #12]
  401254:	69ba      	ldr	r2, [r7, #24]
  401256:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  401258:	697b      	ldr	r3, [r7, #20]
  40125a:	f003 0310 	and.w	r3, r3, #16
  40125e:	2b00      	cmp	r3, #0
  401260:	d004      	beq.n	40126c <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  401262:	68fb      	ldr	r3, [r7, #12]
  401264:	69ba      	ldr	r2, [r7, #24]
  401266:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  40126a:	e003      	b.n	401274 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  40126c:	68fb      	ldr	r3, [r7, #12]
  40126e:	69ba      	ldr	r2, [r7, #24]
  401270:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  401274:	697b      	ldr	r3, [r7, #20]
  401276:	f003 0320 	and.w	r3, r3, #32
  40127a:	2b00      	cmp	r3, #0
  40127c:	d003      	beq.n	401286 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  40127e:	68fb      	ldr	r3, [r7, #12]
  401280:	69ba      	ldr	r2, [r7, #24]
  401282:	651a      	str	r2, [r3, #80]	; 0x50
  401284:	e002      	b.n	40128c <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  401286:	68fb      	ldr	r3, [r7, #12]
  401288:	69ba      	ldr	r2, [r7, #24]
  40128a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  40128c:	697b      	ldr	r3, [r7, #20]
  40128e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  401292:	2b00      	cmp	r3, #0
  401294:	d003      	beq.n	40129e <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  401296:	68fb      	ldr	r3, [r7, #12]
  401298:	69ba      	ldr	r2, [r7, #24]
  40129a:	621a      	str	r2, [r3, #32]
  40129c:	e002      	b.n	4012a4 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  40129e:	68fb      	ldr	r3, [r7, #12]
  4012a0:	69ba      	ldr	r2, [r7, #24]
  4012a2:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  4012a4:	697b      	ldr	r3, [r7, #20]
  4012a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4012aa:	2b00      	cmp	r3, #0
  4012ac:	d004      	beq.n	4012b8 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  4012ae:	68fb      	ldr	r3, [r7, #12]
  4012b0:	69ba      	ldr	r2, [r7, #24]
  4012b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  4012b6:	e003      	b.n	4012c0 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4012b8:	68fb      	ldr	r3, [r7, #12]
  4012ba:	69ba      	ldr	r2, [r7, #24]
  4012bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  4012c0:	697b      	ldr	r3, [r7, #20]
  4012c2:	f003 0301 	and.w	r3, r3, #1
  4012c6:	2b00      	cmp	r3, #0
  4012c8:	d006      	beq.n	4012d8 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  4012ca:	68fb      	ldr	r3, [r7, #12]
  4012cc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4012ce:	69bb      	ldr	r3, [r7, #24]
  4012d0:	431a      	orrs	r2, r3
  4012d2:	68fb      	ldr	r3, [r7, #12]
  4012d4:	671a      	str	r2, [r3, #112]	; 0x70
  4012d6:	e006      	b.n	4012e6 <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4012d8:	68fb      	ldr	r3, [r7, #12]
  4012da:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4012dc:	69bb      	ldr	r3, [r7, #24]
  4012de:	43db      	mvns	r3, r3
  4012e0:	401a      	ands	r2, r3
  4012e2:	68fb      	ldr	r3, [r7, #12]
  4012e4:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  4012e6:	697b      	ldr	r3, [r7, #20]
  4012e8:	f003 0302 	and.w	r3, r3, #2
  4012ec:	2b00      	cmp	r3, #0
  4012ee:	d006      	beq.n	4012fe <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  4012f0:	68fb      	ldr	r3, [r7, #12]
  4012f2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4012f4:	69bb      	ldr	r3, [r7, #24]
  4012f6:	431a      	orrs	r2, r3
  4012f8:	68fb      	ldr	r3, [r7, #12]
  4012fa:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  4012fc:	e006      	b.n	40130c <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4012fe:	68fb      	ldr	r3, [r7, #12]
  401300:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401302:	69bb      	ldr	r3, [r7, #24]
  401304:	43db      	mvns	r3, r3
  401306:	401a      	ands	r2, r3
  401308:	68fb      	ldr	r3, [r7, #12]
  40130a:	675a      	str	r2, [r3, #116]	; 0x74
  40130c:	bf00      	nop
  40130e:	3734      	adds	r7, #52	; 0x34
  401310:	46bd      	mov	sp, r7
  401312:	f85d 7b04 	ldr.w	r7, [sp], #4
  401316:	4770      	bx	lr
  401318:	00200707 	.word	0x00200707

0040131c <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  40131c:	b480      	push	{r7}
  40131e:	b08d      	sub	sp, #52	; 0x34
  401320:	af00      	add	r7, sp, #0
  401322:	6078      	str	r0, [r7, #4]
  401324:	460b      	mov	r3, r1
  401326:	70fb      	strb	r3, [r7, #3]
  401328:	687b      	ldr	r3, [r7, #4]
  40132a:	62fb      	str	r3, [r7, #44]	; 0x2c
  40132c:	78fb      	ldrb	r3, [r7, #3]
  40132e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401332:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401334:	627b      	str	r3, [r7, #36]	; 0x24
  401336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401338:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  40133a:	6a3b      	ldr	r3, [r7, #32]
  40133c:	095b      	lsrs	r3, r3, #5
  40133e:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401340:	69fa      	ldr	r2, [r7, #28]
  401342:	4b17      	ldr	r3, [pc, #92]	; (4013a0 <ioport_set_pin_dir+0x84>)
  401344:	4413      	add	r3, r2
  401346:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  401348:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  40134a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40134e:	2b01      	cmp	r3, #1
  401350:	d109      	bne.n	401366 <ioport_set_pin_dir+0x4a>
  401352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401354:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  401356:	697b      	ldr	r3, [r7, #20]
  401358:	f003 031f 	and.w	r3, r3, #31
  40135c:	2201      	movs	r2, #1
  40135e:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401360:	69bb      	ldr	r3, [r7, #24]
  401362:	611a      	str	r2, [r3, #16]
  401364:	e00c      	b.n	401380 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  401366:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40136a:	2b00      	cmp	r3, #0
  40136c:	d108      	bne.n	401380 <ioport_set_pin_dir+0x64>
  40136e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401370:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  401372:	693b      	ldr	r3, [r7, #16]
  401374:	f003 031f 	and.w	r3, r3, #31
  401378:	2201      	movs	r2, #1
  40137a:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40137c:	69bb      	ldr	r3, [r7, #24]
  40137e:	615a      	str	r2, [r3, #20]
  401380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401382:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  401384:	68fb      	ldr	r3, [r7, #12]
  401386:	f003 031f 	and.w	r3, r3, #31
  40138a:	2201      	movs	r2, #1
  40138c:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40138e:	69bb      	ldr	r3, [r7, #24]
  401390:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  401394:	bf00      	nop
  401396:	3734      	adds	r7, #52	; 0x34
  401398:	46bd      	mov	sp, r7
  40139a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40139e:	4770      	bx	lr
  4013a0:	00200707 	.word	0x00200707

004013a4 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  4013a4:	b480      	push	{r7}
  4013a6:	b08b      	sub	sp, #44	; 0x2c
  4013a8:	af00      	add	r7, sp, #0
  4013aa:	6078      	str	r0, [r7, #4]
  4013ac:	460b      	mov	r3, r1
  4013ae:	70fb      	strb	r3, [r7, #3]
  4013b0:	687b      	ldr	r3, [r7, #4]
  4013b2:	627b      	str	r3, [r7, #36]	; 0x24
  4013b4:	78fb      	ldrb	r3, [r7, #3]
  4013b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  4013ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4013bc:	61fb      	str	r3, [r7, #28]
  4013be:	69fb      	ldr	r3, [r7, #28]
  4013c0:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  4013c2:	69bb      	ldr	r3, [r7, #24]
  4013c4:	095b      	lsrs	r3, r3, #5
  4013c6:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4013c8:	697a      	ldr	r2, [r7, #20]
  4013ca:	4b10      	ldr	r3, [pc, #64]	; (40140c <ioport_set_pin_level+0x68>)
  4013cc:	4413      	add	r3, r2
  4013ce:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4013d0:	613b      	str	r3, [r7, #16]

	if (level) {
  4013d2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  4013d6:	2b00      	cmp	r3, #0
  4013d8:	d009      	beq.n	4013ee <ioport_set_pin_level+0x4a>
  4013da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4013dc:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  4013de:	68fb      	ldr	r3, [r7, #12]
  4013e0:	f003 031f 	and.w	r3, r3, #31
  4013e4:	2201      	movs	r2, #1
  4013e6:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4013e8:	693b      	ldr	r3, [r7, #16]
  4013ea:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  4013ec:	e008      	b.n	401400 <ioport_set_pin_level+0x5c>
  4013ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4013f0:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  4013f2:	68bb      	ldr	r3, [r7, #8]
  4013f4:	f003 031f 	and.w	r3, r3, #31
  4013f8:	2201      	movs	r2, #1
  4013fa:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4013fc:	693b      	ldr	r3, [r7, #16]
  4013fe:	635a      	str	r2, [r3, #52]	; 0x34
  401400:	bf00      	nop
  401402:	372c      	adds	r7, #44	; 0x2c
  401404:	46bd      	mov	sp, r7
  401406:	f85d 7b04 	ldr.w	r7, [sp], #4
  40140a:	4770      	bx	lr
  40140c:	00200707 	.word	0x00200707

00401410 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  401410:	b480      	push	{r7}
  401412:	b08d      	sub	sp, #52	; 0x34
  401414:	af00      	add	r7, sp, #0
  401416:	6078      	str	r0, [r7, #4]
  401418:	460b      	mov	r3, r1
  40141a:	70fb      	strb	r3, [r7, #3]
  40141c:	687b      	ldr	r3, [r7, #4]
  40141e:	62fb      	str	r3, [r7, #44]	; 0x2c
  401420:	78fb      	ldrb	r3, [r7, #3]
  401422:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401426:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401428:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  40142a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40142c:	095a      	lsrs	r2, r3, #5
  40142e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401430:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  401432:	6a3b      	ldr	r3, [r7, #32]
  401434:	f003 031f 	and.w	r3, r3, #31
  401438:	2101      	movs	r1, #1
  40143a:	fa01 f303 	lsl.w	r3, r1, r3
  40143e:	61fa      	str	r2, [r7, #28]
  401440:	61bb      	str	r3, [r7, #24]
  401442:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401446:	75fb      	strb	r3, [r7, #23]
  401448:	69fb      	ldr	r3, [r7, #28]
  40144a:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40144c:	693a      	ldr	r2, [r7, #16]
  40144e:	4b23      	ldr	r3, [pc, #140]	; (4014dc <ioport_set_pin_sense_mode+0xcc>)
  401450:	4413      	add	r3, r2
  401452:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  401454:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  401456:	7dfb      	ldrb	r3, [r7, #23]
  401458:	3b01      	subs	r3, #1
  40145a:	2b03      	cmp	r3, #3
  40145c:	d82e      	bhi.n	4014bc <ioport_set_pin_sense_mode+0xac>
  40145e:	a201      	add	r2, pc, #4	; (adr r2, 401464 <ioport_set_pin_sense_mode+0x54>)
  401460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401464:	00401499 	.word	0x00401499
  401468:	004014ab 	.word	0x004014ab
  40146c:	00401475 	.word	0x00401475
  401470:	00401487 	.word	0x00401487
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  401474:	68fb      	ldr	r3, [r7, #12]
  401476:	69ba      	ldr	r2, [r7, #24]
  401478:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  40147c:	68fb      	ldr	r3, [r7, #12]
  40147e:	69ba      	ldr	r2, [r7, #24]
  401480:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  401484:	e01f      	b.n	4014c6 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  401486:	68fb      	ldr	r3, [r7, #12]
  401488:	69ba      	ldr	r2, [r7, #24]
  40148a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  40148e:	68fb      	ldr	r3, [r7, #12]
  401490:	69ba      	ldr	r2, [r7, #24]
  401492:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401496:	e016      	b.n	4014c6 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  401498:	68fb      	ldr	r3, [r7, #12]
  40149a:	69ba      	ldr	r2, [r7, #24]
  40149c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  4014a0:	68fb      	ldr	r3, [r7, #12]
  4014a2:	69ba      	ldr	r2, [r7, #24]
  4014a4:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  4014a8:	e00d      	b.n	4014c6 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4014aa:	68fb      	ldr	r3, [r7, #12]
  4014ac:	69ba      	ldr	r2, [r7, #24]
  4014ae:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4014b2:	68fb      	ldr	r3, [r7, #12]
  4014b4:	69ba      	ldr	r2, [r7, #24]
  4014b6:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4014ba:	e004      	b.n	4014c6 <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  4014bc:	68fb      	ldr	r3, [r7, #12]
  4014be:	69ba      	ldr	r2, [r7, #24]
  4014c0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  4014c4:	e003      	b.n	4014ce <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  4014c6:	68fb      	ldr	r3, [r7, #12]
  4014c8:	69ba      	ldr	r2, [r7, #24]
  4014ca:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  4014ce:	bf00      	nop
  4014d0:	3734      	adds	r7, #52	; 0x34
  4014d2:	46bd      	mov	sp, r7
  4014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014d8:	4770      	bx	lr
  4014da:	bf00      	nop
  4014dc:	00200707 	.word	0x00200707

004014e0 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  4014e0:	b480      	push	{r7}
  4014e2:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  4014e4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4014e8:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4014ec:	4a0c      	ldr	r2, [pc, #48]	; (401520 <tcm_disable+0x40>)
  4014ee:	4b0c      	ldr	r3, [pc, #48]	; (401520 <tcm_disable+0x40>)
  4014f0:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  4014f4:	f023 0301 	bic.w	r3, r3, #1
  4014f8:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  4014fc:	4a08      	ldr	r2, [pc, #32]	; (401520 <tcm_disable+0x40>)
  4014fe:	4b08      	ldr	r3, [pc, #32]	; (401520 <tcm_disable+0x40>)
  401500:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  401504:	f023 0301 	bic.w	r3, r3, #1
  401508:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  40150c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401510:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  401514:	bf00      	nop
  401516:	46bd      	mov	sp, r7
  401518:	f85d 7b04 	ldr.w	r7, [sp], #4
  40151c:	4770      	bx	lr
  40151e:	bf00      	nop
  401520:	e000ed00 	.word	0xe000ed00

00401524 <board_init>:
#endif

void board_init(void)
{
  401524:	b580      	push	{r7, lr}
  401526:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401528:	4b1e      	ldr	r3, [pc, #120]	; (4015a4 <board_init+0x80>)
  40152a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40152e:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  401530:	4b1d      	ldr	r3, [pc, #116]	; (4015a8 <board_init+0x84>)
  401532:	4798      	blx	r3
	SCB_EnableDCache();
  401534:	4b1d      	ldr	r3, [pc, #116]	; (4015ac <board_init+0x88>)
  401536:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401538:	4b1d      	ldr	r3, [pc, #116]	; (4015b0 <board_init+0x8c>)
  40153a:	4a1e      	ldr	r2, [pc, #120]	; (4015b4 <board_init+0x90>)
  40153c:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40153e:	4b1c      	ldr	r3, [pc, #112]	; (4015b0 <board_init+0x8c>)
  401540:	4a1d      	ldr	r2, [pc, #116]	; (4015b8 <board_init+0x94>)
  401542:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  401544:	4b1d      	ldr	r3, [pc, #116]	; (4015bc <board_init+0x98>)
  401546:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  401548:	4b1d      	ldr	r3, [pc, #116]	; (4015c0 <board_init+0x9c>)
  40154a:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  40154c:	2101      	movs	r1, #1
  40154e:	2048      	movs	r0, #72	; 0x48
  401550:	4b1c      	ldr	r3, [pc, #112]	; (4015c4 <board_init+0xa0>)
  401552:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  401554:	2101      	movs	r1, #1
  401556:	2048      	movs	r0, #72	; 0x48
  401558:	4b1b      	ldr	r3, [pc, #108]	; (4015c8 <board_init+0xa4>)
  40155a:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  40155c:	2100      	movs	r1, #0
  40155e:	200b      	movs	r0, #11
  401560:	4b18      	ldr	r3, [pc, #96]	; (4015c4 <board_init+0xa0>)
  401562:	4798      	blx	r3
  401564:	2188      	movs	r1, #136	; 0x88
  401566:	200b      	movs	r0, #11
  401568:	4b18      	ldr	r3, [pc, #96]	; (4015cc <board_init+0xa8>)
  40156a:	4798      	blx	r3
  40156c:	2102      	movs	r1, #2
  40156e:	200b      	movs	r0, #11
  401570:	4b17      	ldr	r3, [pc, #92]	; (4015d0 <board_init+0xac>)
  401572:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  401574:	2100      	movs	r1, #0
  401576:	2015      	movs	r0, #21
  401578:	4b14      	ldr	r3, [pc, #80]	; (4015cc <board_init+0xa8>)
  40157a:	4798      	blx	r3
  40157c:	2015      	movs	r0, #21
  40157e:	4b15      	ldr	r3, [pc, #84]	; (4015d4 <board_init+0xb0>)
  401580:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  401582:	4a15      	ldr	r2, [pc, #84]	; (4015d8 <board_init+0xb4>)
  401584:	4b14      	ldr	r3, [pc, #80]	; (4015d8 <board_init+0xb4>)
  401586:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  40158a:	f043 0310 	orr.w	r3, r3, #16
  40158e:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  401592:	2103      	movs	r1, #3
  401594:	2024      	movs	r0, #36	; 0x24
  401596:	4b0d      	ldr	r3, [pc, #52]	; (4015cc <board_init+0xa8>)
  401598:	4798      	blx	r3
  40159a:	2024      	movs	r0, #36	; 0x24
  40159c:	4b0d      	ldr	r3, [pc, #52]	; (4015d4 <board_init+0xb0>)
  40159e:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  4015a0:	bf00      	nop
  4015a2:	bd80      	pop	{r7, pc}
  4015a4:	400e1850 	.word	0x400e1850
  4015a8:	00401091 	.word	0x00401091
  4015ac:	004010c9 	.word	0x004010c9
  4015b0:	400e0c00 	.word	0x400e0c00
  4015b4:	5a00080c 	.word	0x5a00080c
  4015b8:	5a00070c 	.word	0x5a00070c
  4015bc:	004014e1 	.word	0x004014e1
  4015c0:	00401189 	.word	0x00401189
  4015c4:	0040131d 	.word	0x0040131d
  4015c8:	004013a5 	.word	0x004013a5
  4015cc:	00401201 	.word	0x00401201
  4015d0:	00401411 	.word	0x00401411
  4015d4:	004011b5 	.word	0x004011b5
  4015d8:	40088000 	.word	0x40088000

004015dc <NVIC_EnableIRQ>:
{
  4015dc:	b480      	push	{r7}
  4015de:	b083      	sub	sp, #12
  4015e0:	af00      	add	r7, sp, #0
  4015e2:	4603      	mov	r3, r0
  4015e4:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4015e6:	4909      	ldr	r1, [pc, #36]	; (40160c <NVIC_EnableIRQ+0x30>)
  4015e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4015ec:	095b      	lsrs	r3, r3, #5
  4015ee:	79fa      	ldrb	r2, [r7, #7]
  4015f0:	f002 021f 	and.w	r2, r2, #31
  4015f4:	2001      	movs	r0, #1
  4015f6:	fa00 f202 	lsl.w	r2, r0, r2
  4015fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4015fe:	bf00      	nop
  401600:	370c      	adds	r7, #12
  401602:	46bd      	mov	sp, r7
  401604:	f85d 7b04 	ldr.w	r7, [sp], #4
  401608:	4770      	bx	lr
  40160a:	bf00      	nop
  40160c:	e000e100 	.word	0xe000e100

00401610 <NVIC_ClearPendingIRQ>:
{
  401610:	b480      	push	{r7}
  401612:	b083      	sub	sp, #12
  401614:	af00      	add	r7, sp, #0
  401616:	4603      	mov	r3, r0
  401618:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40161a:	4909      	ldr	r1, [pc, #36]	; (401640 <NVIC_ClearPendingIRQ+0x30>)
  40161c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401620:	095b      	lsrs	r3, r3, #5
  401622:	79fa      	ldrb	r2, [r7, #7]
  401624:	f002 021f 	and.w	r2, r2, #31
  401628:	2001      	movs	r0, #1
  40162a:	fa00 f202 	lsl.w	r2, r0, r2
  40162e:	3360      	adds	r3, #96	; 0x60
  401630:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401634:	bf00      	nop
  401636:	370c      	adds	r7, #12
  401638:	46bd      	mov	sp, r7
  40163a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40163e:	4770      	bx	lr
  401640:	e000e100 	.word	0xe000e100

00401644 <NVIC_SetPriority>:
{
  401644:	b480      	push	{r7}
  401646:	b083      	sub	sp, #12
  401648:	af00      	add	r7, sp, #0
  40164a:	4603      	mov	r3, r0
  40164c:	6039      	str	r1, [r7, #0]
  40164e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401650:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401654:	2b00      	cmp	r3, #0
  401656:	da0b      	bge.n	401670 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401658:	490d      	ldr	r1, [pc, #52]	; (401690 <NVIC_SetPriority+0x4c>)
  40165a:	79fb      	ldrb	r3, [r7, #7]
  40165c:	f003 030f 	and.w	r3, r3, #15
  401660:	3b04      	subs	r3, #4
  401662:	683a      	ldr	r2, [r7, #0]
  401664:	b2d2      	uxtb	r2, r2
  401666:	0152      	lsls	r2, r2, #5
  401668:	b2d2      	uxtb	r2, r2
  40166a:	440b      	add	r3, r1
  40166c:	761a      	strb	r2, [r3, #24]
}
  40166e:	e009      	b.n	401684 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401670:	4908      	ldr	r1, [pc, #32]	; (401694 <NVIC_SetPriority+0x50>)
  401672:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401676:	683a      	ldr	r2, [r7, #0]
  401678:	b2d2      	uxtb	r2, r2
  40167a:	0152      	lsls	r2, r2, #5
  40167c:	b2d2      	uxtb	r2, r2
  40167e:	440b      	add	r3, r1
  401680:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401684:	bf00      	nop
  401686:	370c      	adds	r7, #12
  401688:	46bd      	mov	sp, r7
  40168a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40168e:	4770      	bx	lr
  401690:	e000ed00 	.word	0xe000ed00
  401694:	e000e100 	.word	0xe000e100

00401698 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  401698:	b480      	push	{r7}
  40169a:	b083      	sub	sp, #12
  40169c:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40169e:	f3ef 8310 	mrs	r3, PRIMASK
  4016a2:	607b      	str	r3, [r7, #4]
  return(result);
  4016a4:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4016a6:	2b00      	cmp	r3, #0
  4016a8:	bf0c      	ite	eq
  4016aa:	2301      	moveq	r3, #1
  4016ac:	2300      	movne	r3, #0
  4016ae:	b2db      	uxtb	r3, r3
  4016b0:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  4016b2:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4016b4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4016b8:	4b04      	ldr	r3, [pc, #16]	; (4016cc <cpu_irq_save+0x34>)
  4016ba:	2200      	movs	r2, #0
  4016bc:	701a      	strb	r2, [r3, #0]
	return flags;
  4016be:	683b      	ldr	r3, [r7, #0]
}
  4016c0:	4618      	mov	r0, r3
  4016c2:	370c      	adds	r7, #12
  4016c4:	46bd      	mov	sp, r7
  4016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016ca:	4770      	bx	lr
  4016cc:	20400004 	.word	0x20400004

004016d0 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  4016d0:	b480      	push	{r7}
  4016d2:	b083      	sub	sp, #12
  4016d4:	af00      	add	r7, sp, #0
  4016d6:	6078      	str	r0, [r7, #4]
	return (flags);
  4016d8:	687b      	ldr	r3, [r7, #4]
  4016da:	2b00      	cmp	r3, #0
  4016dc:	bf14      	ite	ne
  4016de:	2301      	movne	r3, #1
  4016e0:	2300      	moveq	r3, #0
  4016e2:	b2db      	uxtb	r3, r3
}
  4016e4:	4618      	mov	r0, r3
  4016e6:	370c      	adds	r7, #12
  4016e8:	46bd      	mov	sp, r7
  4016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016ee:	4770      	bx	lr

004016f0 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  4016f0:	b580      	push	{r7, lr}
  4016f2:	b082      	sub	sp, #8
  4016f4:	af00      	add	r7, sp, #0
  4016f6:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  4016f8:	6878      	ldr	r0, [r7, #4]
  4016fa:	4b07      	ldr	r3, [pc, #28]	; (401718 <cpu_irq_restore+0x28>)
  4016fc:	4798      	blx	r3
  4016fe:	4603      	mov	r3, r0
  401700:	2b00      	cmp	r3, #0
  401702:	d005      	beq.n	401710 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401704:	4b05      	ldr	r3, [pc, #20]	; (40171c <cpu_irq_restore+0x2c>)
  401706:	2201      	movs	r2, #1
  401708:	701a      	strb	r2, [r3, #0]
  40170a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40170e:	b662      	cpsie	i
}
  401710:	bf00      	nop
  401712:	3708      	adds	r7, #8
  401714:	46bd      	mov	sp, r7
  401716:	bd80      	pop	{r7, pc}
  401718:	004016d1 	.word	0x004016d1
  40171c:	20400004 	.word	0x20400004

00401720 <afec_ch_sanity_check>:
{
  401720:	b480      	push	{r7}
  401722:	b083      	sub	sp, #12
  401724:	af00      	add	r7, sp, #0
  401726:	6078      	str	r0, [r7, #4]
  401728:	460b      	mov	r3, r1
  40172a:	807b      	strh	r3, [r7, #2]
}
  40172c:	bf00      	nop
  40172e:	370c      	adds	r7, #12
  401730:	46bd      	mov	sp, r7
  401732:	f85d 7b04 	ldr.w	r7, [sp], #4
  401736:	4770      	bx	lr

00401738 <afec_get_interrupt_status>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
  401738:	b480      	push	{r7}
  40173a:	b083      	sub	sp, #12
  40173c:	af00      	add	r7, sp, #0
  40173e:	6078      	str	r0, [r7, #4]
	return afec->AFEC_ISR;
  401740:	687b      	ldr	r3, [r7, #4]
  401742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  401744:	4618      	mov	r0, r3
  401746:	370c      	adds	r7, #12
  401748:	46bd      	mov	sp, r7
  40174a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40174e:	4770      	bx	lr

00401750 <afec_get_interrupt_mask>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
  401750:	b480      	push	{r7}
  401752:	b083      	sub	sp, #12
  401754:	af00      	add	r7, sp, #0
  401756:	6078      	str	r0, [r7, #4]
	return afec->AFEC_IMR;
  401758:	687b      	ldr	r3, [r7, #4]
  40175a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  40175c:	4618      	mov	r0, r3
  40175e:	370c      	adds	r7, #12
  401760:	46bd      	mov	sp, r7
  401762:	f85d 7b04 	ldr.w	r7, [sp], #4
  401766:	4770      	bx	lr

00401768 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
  401768:	b580      	push	{r7, lr}
  40176a:	b084      	sub	sp, #16
  40176c:	af00      	add	r7, sp, #0
  40176e:	4603      	mov	r3, r0
  401770:	71fb      	strb	r3, [r7, #7]
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  401772:	79fb      	ldrb	r3, [r7, #7]
  401774:	4a0a      	ldr	r2, [pc, #40]	; (4017a0 <sleepmgr_lock_mode+0x38>)
  401776:	5cd3      	ldrb	r3, [r2, r3]
  401778:	2bff      	cmp	r3, #255	; 0xff
  40177a:	d100      	bne.n	40177e <sleepmgr_lock_mode+0x16>
		while (true) {
  40177c:	e7fe      	b.n	40177c <sleepmgr_lock_mode+0x14>
			// Check APP or change the data type to uint16_t.
		}
	}

	// Enter a critical section
	flags = cpu_irq_save();
  40177e:	4b09      	ldr	r3, [pc, #36]	; (4017a4 <sleepmgr_lock_mode+0x3c>)
  401780:	4798      	blx	r3
  401782:	60f8      	str	r0, [r7, #12]

	++sleepmgr_locks[mode];
  401784:	79fb      	ldrb	r3, [r7, #7]
  401786:	4a06      	ldr	r2, [pc, #24]	; (4017a0 <sleepmgr_lock_mode+0x38>)
  401788:	5cd2      	ldrb	r2, [r2, r3]
  40178a:	3201      	adds	r2, #1
  40178c:	b2d1      	uxtb	r1, r2
  40178e:	4a04      	ldr	r2, [pc, #16]	; (4017a0 <sleepmgr_lock_mode+0x38>)
  401790:	54d1      	strb	r1, [r2, r3]

	// Leave the critical section
	cpu_irq_restore(flags);
  401792:	68f8      	ldr	r0, [r7, #12]
  401794:	4b04      	ldr	r3, [pc, #16]	; (4017a8 <sleepmgr_lock_mode+0x40>)
  401796:	4798      	blx	r3
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
  401798:	bf00      	nop
  40179a:	3710      	adds	r7, #16
  40179c:	46bd      	mov	sp, r7
  40179e:	bd80      	pop	{r7, pc}
  4017a0:	20400a84 	.word	0x20400a84
  4017a4:	00401699 	.word	0x00401699
  4017a8:	004016f1 	.word	0x004016f1

004017ac <osc_get_rate>:
{
  4017ac:	b480      	push	{r7}
  4017ae:	b083      	sub	sp, #12
  4017b0:	af00      	add	r7, sp, #0
  4017b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4017b4:	687b      	ldr	r3, [r7, #4]
  4017b6:	2b07      	cmp	r3, #7
  4017b8:	d825      	bhi.n	401806 <osc_get_rate+0x5a>
  4017ba:	a201      	add	r2, pc, #4	; (adr r2, 4017c0 <osc_get_rate+0x14>)
  4017bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4017c0:	004017e1 	.word	0x004017e1
  4017c4:	004017e7 	.word	0x004017e7
  4017c8:	004017ed 	.word	0x004017ed
  4017cc:	004017f3 	.word	0x004017f3
  4017d0:	004017f7 	.word	0x004017f7
  4017d4:	004017fb 	.word	0x004017fb
  4017d8:	004017ff 	.word	0x004017ff
  4017dc:	00401803 	.word	0x00401803
		return OSC_SLCK_32K_RC_HZ;
  4017e0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4017e4:	e010      	b.n	401808 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4017e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4017ea:	e00d      	b.n	401808 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4017ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4017f0:	e00a      	b.n	401808 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4017f2:	4b08      	ldr	r3, [pc, #32]	; (401814 <osc_get_rate+0x68>)
  4017f4:	e008      	b.n	401808 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4017f6:	4b08      	ldr	r3, [pc, #32]	; (401818 <osc_get_rate+0x6c>)
  4017f8:	e006      	b.n	401808 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4017fa:	4b08      	ldr	r3, [pc, #32]	; (40181c <osc_get_rate+0x70>)
  4017fc:	e004      	b.n	401808 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4017fe:	4b07      	ldr	r3, [pc, #28]	; (40181c <osc_get_rate+0x70>)
  401800:	e002      	b.n	401808 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401802:	4b06      	ldr	r3, [pc, #24]	; (40181c <osc_get_rate+0x70>)
  401804:	e000      	b.n	401808 <osc_get_rate+0x5c>
	return 0;
  401806:	2300      	movs	r3, #0
}
  401808:	4618      	mov	r0, r3
  40180a:	370c      	adds	r7, #12
  40180c:	46bd      	mov	sp, r7
  40180e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401812:	4770      	bx	lr
  401814:	003d0900 	.word	0x003d0900
  401818:	007a1200 	.word	0x007a1200
  40181c:	00b71b00 	.word	0x00b71b00

00401820 <sysclk_get_main_hz>:
{
  401820:	b580      	push	{r7, lr}
  401822:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401824:	2006      	movs	r0, #6
  401826:	4b05      	ldr	r3, [pc, #20]	; (40183c <sysclk_get_main_hz+0x1c>)
  401828:	4798      	blx	r3
  40182a:	4602      	mov	r2, r0
  40182c:	4613      	mov	r3, r2
  40182e:	009b      	lsls	r3, r3, #2
  401830:	4413      	add	r3, r2
  401832:	009a      	lsls	r2, r3, #2
  401834:	4413      	add	r3, r2
}
  401836:	4618      	mov	r0, r3
  401838:	bd80      	pop	{r7, pc}
  40183a:	bf00      	nop
  40183c:	004017ad 	.word	0x004017ad

00401840 <sysclk_get_cpu_hz>:
{
  401840:	b580      	push	{r7, lr}
  401842:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401844:	4b02      	ldr	r3, [pc, #8]	; (401850 <sysclk_get_cpu_hz+0x10>)
  401846:	4798      	blx	r3
  401848:	4603      	mov	r3, r0
}
  40184a:	4618      	mov	r0, r3
  40184c:	bd80      	pop	{r7, pc}
  40184e:	bf00      	nop
  401850:	00401821 	.word	0x00401821

00401854 <afec_find_inst_num>:
 * \param afec  Base address of the AFEC
 *
 * \return   AFEC instance number
 */
static uint32_t afec_find_inst_num(Afec *const afec)
{
  401854:	b480      	push	{r7}
  401856:	b083      	sub	sp, #12
  401858:	af00      	add	r7, sp, #0
  40185a:	6078      	str	r0, [r7, #4]
#if defined(AFEC1)
	if (afec == AFEC1) {
  40185c:	687b      	ldr	r3, [r7, #4]
  40185e:	4a09      	ldr	r2, [pc, #36]	; (401884 <afec_find_inst_num+0x30>)
  401860:	4293      	cmp	r3, r2
  401862:	d101      	bne.n	401868 <afec_find_inst_num+0x14>
		return 1;
  401864:	2301      	movs	r3, #1
  401866:	e006      	b.n	401876 <afec_find_inst_num+0x22>
	}
#endif
#if defined(AFEC0)
	if (afec == AFEC0) {
  401868:	687b      	ldr	r3, [r7, #4]
  40186a:	4a07      	ldr	r2, [pc, #28]	; (401888 <afec_find_inst_num+0x34>)
  40186c:	4293      	cmp	r3, r2
  40186e:	d101      	bne.n	401874 <afec_find_inst_num+0x20>
		return 0;
  401870:	2300      	movs	r3, #0
  401872:	e000      	b.n	401876 <afec_find_inst_num+0x22>
	}
#endif
	return 0;
  401874:	2300      	movs	r3, #0
}
  401876:	4618      	mov	r0, r3
  401878:	370c      	adds	r7, #12
  40187a:	46bd      	mov	sp, r7
  40187c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401880:	4770      	bx	lr
  401882:	bf00      	nop
  401884:	40064000 	.word	0x40064000
  401888:	4003c000 	.word	0x4003c000

0040188c <afec_find_pid>:
 * \param afec  Base address of the AFEC
 *
 * \return   AFEC Peripheral ID
 */
static uint32_t afec_find_pid(Afec *const afec)
{
  40188c:	b480      	push	{r7}
  40188e:	b083      	sub	sp, #12
  401890:	af00      	add	r7, sp, #0
  401892:	6078      	str	r0, [r7, #4]
#if defined(ID_AFEC1)
	if (afec == AFEC1) {
  401894:	687b      	ldr	r3, [r7, #4]
  401896:	4a09      	ldr	r2, [pc, #36]	; (4018bc <afec_find_pid+0x30>)
  401898:	4293      	cmp	r3, r2
  40189a:	d101      	bne.n	4018a0 <afec_find_pid+0x14>
		return ID_AFEC1;
  40189c:	2328      	movs	r3, #40	; 0x28
  40189e:	e006      	b.n	4018ae <afec_find_pid+0x22>
	}
#endif
#if defined(ID_AFEC0)
	if (afec == AFEC0) {
  4018a0:	687b      	ldr	r3, [r7, #4]
  4018a2:	4a07      	ldr	r2, [pc, #28]	; (4018c0 <afec_find_pid+0x34>)
  4018a4:	4293      	cmp	r3, r2
  4018a6:	d101      	bne.n	4018ac <afec_find_pid+0x20>
		return ID_AFEC0;
  4018a8:	231d      	movs	r3, #29
  4018aa:	e000      	b.n	4018ae <afec_find_pid+0x22>
	}
#endif
	return ID_AFEC0;
  4018ac:	231d      	movs	r3, #29
}
  4018ae:	4618      	mov	r0, r3
  4018b0:	370c      	adds	r7, #12
  4018b2:	46bd      	mov	sp, r7
  4018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018b8:	4770      	bx	lr
  4018ba:	bf00      	nop
  4018bc:	40064000 	.word	0x40064000
  4018c0:	4003c000 	.word	0x4003c000

004018c4 <afec_set_config>:
 *
 * \param afec  Base address of the AFEC
 * \param config   Configuration for the AFEC
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
  4018c4:	b480      	push	{r7}
  4018c6:	b085      	sub	sp, #20
  4018c8:	af00      	add	r7, sp, #0
  4018ca:	6078      	str	r0, [r7, #4]
  4018cc:	6039      	str	r1, [r7, #0]
	uint32_t reg = 0;
  4018ce:	2300      	movs	r3, #0
  4018d0:	60fb      	str	r3, [r7, #12]

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4018d2:	683b      	ldr	r3, [r7, #0]
  4018d4:	7cdb      	ldrb	r3, [r3, #19]
  4018d6:	2b00      	cmp	r3, #0
  4018d8:	d002      	beq.n	4018e0 <afec_set_config+0x1c>
  4018da:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  4018de:	e000      	b.n	4018e2 <afec_set_config+0x1e>
  4018e0:	2200      	movs	r2, #0
		#if (SAMV71 || SAMV70 || SAME70 || SAMS70)
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  4018e2:	683b      	ldr	r3, [r7, #0]
  4018e4:	6859      	ldr	r1, [r3, #4]
  4018e6:	683b      	ldr	r3, [r7, #0]
  4018e8:	689b      	ldr	r3, [r3, #8]
  4018ea:	fbb1 f3f3 	udiv	r3, r1, r3
  4018ee:	3b01      	subs	r3, #1
  4018f0:	021b      	lsls	r3, r3, #8
  4018f2:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4018f4:	431a      	orrs	r2, r3
		#else
			(config->anach ? AFEC_MR_ANACH_ALLOWED : 0) |
			AFEC_MR_PRESCAL(config->mck / (2 * config->afec_clock) - 1) |
			(config->settling_time) |		
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
  4018f6:	683b      	ldr	r3, [r7, #0]
  4018f8:	7c1b      	ldrb	r3, [r3, #16]
  4018fa:	061b      	lsls	r3, r3, #24
  4018fc:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
			AFEC_MR_ONE |
  401900:	431a      	orrs	r2, r3
			AFEC_MR_TRANSFER(config->transfer) |
  401902:	683b      	ldr	r3, [r7, #0]
  401904:	7c5b      	ldrb	r3, [r3, #17]
  401906:	071b      	lsls	r3, r3, #28
  401908:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
			AFEC_MR_TRACKTIM(config->tracktim) |
  40190c:	431a      	orrs	r2, r3
			(config->startup_time);
  40190e:	683b      	ldr	r3, [r7, #0]
  401910:	68db      	ldr	r3, [r3, #12]
			AFEC_MR_TRANSFER(config->transfer) |
  401912:	4313      	orrs	r3, r2
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  401914:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  401918:	60fb      	str	r3, [r7, #12]

	afec->AFEC_MR = reg;
  40191a:	687b      	ldr	r3, [r7, #4]
  40191c:	68fa      	ldr	r2, [r7, #12]
  40191e:	605a      	str	r2, [r3, #4]

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  401920:	683b      	ldr	r3, [r7, #0]
  401922:	7d1b      	ldrb	r3, [r3, #20]
  401924:	2b00      	cmp	r3, #0
  401926:	d002      	beq.n	40192e <afec_set_config+0x6a>
  401928:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  40192c:	e000      	b.n	401930 <afec_set_config+0x6c>
  40192e:	2200      	movs	r2, #0
			(config->resolution) |
  401930:	683b      	ldr	r3, [r7, #0]
  401932:	681b      	ldr	r3, [r3, #0]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  401934:	431a      	orrs	r2, r3
			(config->stm ? AFEC_EMR_STM : 0);
  401936:	683b      	ldr	r3, [r7, #0]
  401938:	7d5b      	ldrb	r3, [r3, #21]
  40193a:	2b00      	cmp	r3, #0
  40193c:	d002      	beq.n	401944 <afec_set_config+0x80>
  40193e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
  401942:	e000      	b.n	401946 <afec_set_config+0x82>
  401944:	2300      	movs	r3, #0
			(config->resolution) |
  401946:	431a      	orrs	r2, r3
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  401948:	687b      	ldr	r3, [r7, #4]
  40194a:	609a      	str	r2, [r3, #8]
  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  40194c:	683b      	ldr	r3, [r7, #0]
  40194e:	7d9b      	ldrb	r3, [r3, #22]
  401950:	021b      	lsls	r3, r3, #8
  401952:	f403 7340 	and.w	r3, r3, #768	; 0x300
  401956:	f043 020c 	orr.w	r2, r3, #12
  40195a:	687b      	ldr	r3, [r7, #4]
  40195c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  #else
    afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl);
  #endif
}
  401960:	bf00      	nop
  401962:	3714      	adds	r7, #20
  401964:	46bd      	mov	sp, r7
  401966:	f85d 7b04 	ldr.w	r7, [sp], #4
  40196a:	4770      	bx	lr

0040196c <afec_ch_set_config>:
 * \param channel The channel number
 * \param config   Configuration for the AFEC channel
 */
void afec_ch_set_config(Afec *const afec, const enum afec_channel_num channel,
		struct afec_ch_config *config)
{
  40196c:	b580      	push	{r7, lr}
  40196e:	b086      	sub	sp, #24
  401970:	af00      	add	r7, sp, #0
  401972:	60f8      	str	r0, [r7, #12]
  401974:	460b      	mov	r3, r1
  401976:	607a      	str	r2, [r7, #4]
  401978:	817b      	strh	r3, [r7, #10]
	afec_ch_sanity_check(afec, channel);
  40197a:	897b      	ldrh	r3, [r7, #10]
  40197c:	4619      	mov	r1, r3
  40197e:	68f8      	ldr	r0, [r7, #12]
  401980:	4b1e      	ldr	r3, [pc, #120]	; (4019fc <afec_ch_set_config+0x90>)
  401982:	4798      	blx	r3
	uint32_t reg = 0;
  401984:	2300      	movs	r3, #0
  401986:	617b      	str	r3, [r7, #20]

	reg = afec->AFEC_DIFFR;
  401988:	68fb      	ldr	r3, [r7, #12]
  40198a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  40198c:	617b      	str	r3, [r7, #20]
	reg &= ~(0x1u << channel);
  40198e:	897b      	ldrh	r3, [r7, #10]
  401990:	2201      	movs	r2, #1
  401992:	fa02 f303 	lsl.w	r3, r2, r3
  401996:	43db      	mvns	r3, r3
  401998:	697a      	ldr	r2, [r7, #20]
  40199a:	4013      	ands	r3, r2
  40199c:	617b      	str	r3, [r7, #20]
	reg |= (config->diff) ? (0x1u << channel) : 0;
  40199e:	687b      	ldr	r3, [r7, #4]
  4019a0:	781b      	ldrb	r3, [r3, #0]
  4019a2:	2b00      	cmp	r3, #0
  4019a4:	d004      	beq.n	4019b0 <afec_ch_set_config+0x44>
  4019a6:	897b      	ldrh	r3, [r7, #10]
  4019a8:	2201      	movs	r2, #1
  4019aa:	fa02 f303 	lsl.w	r3, r2, r3
  4019ae:	e000      	b.n	4019b2 <afec_ch_set_config+0x46>
  4019b0:	2300      	movs	r3, #0
  4019b2:	697a      	ldr	r2, [r7, #20]
  4019b4:	4313      	orrs	r3, r2
  4019b6:	617b      	str	r3, [r7, #20]
	afec->AFEC_DIFFR = reg;
  4019b8:	68fb      	ldr	r3, [r7, #12]
  4019ba:	697a      	ldr	r2, [r7, #20]
  4019bc:	661a      	str	r2, [r3, #96]	; 0x60

	reg = afec->AFEC_CGR;
  4019be:	68fb      	ldr	r3, [r7, #12]
  4019c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  4019c2:	617b      	str	r3, [r7, #20]
	reg &= ~(0x03u << (2 * channel));
  4019c4:	897b      	ldrh	r3, [r7, #10]
  4019c6:	005b      	lsls	r3, r3, #1
  4019c8:	2203      	movs	r2, #3
  4019ca:	fa02 f303 	lsl.w	r3, r2, r3
  4019ce:	43db      	mvns	r3, r3
  4019d0:	697a      	ldr	r2, [r7, #20]
  4019d2:	4013      	ands	r3, r2
  4019d4:	617b      	str	r3, [r7, #20]
	reg |= (config->gain) << (2 * channel);
  4019d6:	687b      	ldr	r3, [r7, #4]
  4019d8:	785b      	ldrb	r3, [r3, #1]
  4019da:	461a      	mov	r2, r3
  4019dc:	897b      	ldrh	r3, [r7, #10]
  4019de:	005b      	lsls	r3, r3, #1
  4019e0:	fa02 f303 	lsl.w	r3, r2, r3
  4019e4:	461a      	mov	r2, r3
  4019e6:	697b      	ldr	r3, [r7, #20]
  4019e8:	4313      	orrs	r3, r2
  4019ea:	617b      	str	r3, [r7, #20]
	afec->AFEC_CGR = reg;
  4019ec:	68fb      	ldr	r3, [r7, #12]
  4019ee:	697a      	ldr	r2, [r7, #20]
  4019f0:	655a      	str	r2, [r3, #84]	; 0x54
}
  4019f2:	bf00      	nop
  4019f4:	3718      	adds	r7, #24
  4019f6:	46bd      	mov	sp, r7
  4019f8:	bd80      	pop	{r7, pc}
  4019fa:	bf00      	nop
  4019fc:	00401721 	.word	0x00401721

00401a00 <afec_temp_sensor_set_config>:
 * \param afec  Base address of the AFEC
 * \param config   Configuration for the AFEC temperature sensor
 */
void afec_temp_sensor_set_config(Afec *const afec,
		struct afec_temp_sensor_config *config)
{
  401a00:	b480      	push	{r7}
  401a02:	b085      	sub	sp, #20
  401a04:	af00      	add	r7, sp, #0
  401a06:	6078      	str	r0, [r7, #4]
  401a08:	6039      	str	r1, [r7, #0]
	Assert(afec == AFEC0);

	uint32_t reg = 0;
  401a0a:	2300      	movs	r3, #0
  401a0c:	60fb      	str	r3, [r7, #12]

	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  401a0e:	683b      	ldr	r3, [r7, #0]
  401a10:	781b      	ldrb	r3, [r3, #0]
  401a12:	2b00      	cmp	r3, #0
  401a14:	d001      	beq.n	401a1a <afec_temp_sensor_set_config+0x1a>
  401a16:	2301      	movs	r3, #1
  401a18:	e000      	b.n	401a1c <afec_temp_sensor_set_config+0x1c>
  401a1a:	2300      	movs	r3, #0
  401a1c:	683a      	ldr	r2, [r7, #0]
  401a1e:	7852      	ldrb	r2, [r2, #1]
  401a20:	4313      	orrs	r3, r2
  401a22:	60fb      	str	r3, [r7, #12]
	afec->AFEC_TEMPMR = reg;
  401a24:	687b      	ldr	r3, [r7, #4]
  401a26:	68fa      	ldr	r2, [r7, #12]
  401a28:	671a      	str	r2, [r3, #112]	; 0x70

	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  401a2a:	683b      	ldr	r3, [r7, #0]
  401a2c:	885b      	ldrh	r3, [r3, #2]
  401a2e:	461a      	mov	r2, r3
			AFEC_TEMPCWR_THIGHTHRES(config->high_threshold);
  401a30:	683b      	ldr	r3, [r7, #0]
  401a32:	889b      	ldrh	r3, [r3, #4]
  401a34:	041b      	lsls	r3, r3, #16
	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  401a36:	431a      	orrs	r2, r3
  401a38:	687b      	ldr	r3, [r7, #4]
  401a3a:	675a      	str	r2, [r3, #116]	; 0x74
			
}
  401a3c:	bf00      	nop
  401a3e:	3714      	adds	r7, #20
  401a40:	46bd      	mov	sp, r7
  401a42:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a46:	4770      	bx	lr

00401a48 <afec_get_config_defaults>:
 * - AFE Bias Current Control value is 1
 *
 * \param cfg Pointer to configuration structure to be initiated.
 */
void afec_get_config_defaults(struct afec_config *const cfg)
{
  401a48:	b580      	push	{r7, lr}
  401a4a:	b082      	sub	sp, #8
  401a4c:	af00      	add	r7, sp, #0
  401a4e:	6078      	str	r0, [r7, #4]
	/* Sanity check argument. */
	Assert(cfg);

	cfg->resolution = AFEC_12_BITS;
  401a50:	687b      	ldr	r3, [r7, #4]
  401a52:	2200      	movs	r2, #0
  401a54:	601a      	str	r2, [r3, #0]
	cfg->mck = sysclk_get_cpu_hz();
  401a56:	4b12      	ldr	r3, [pc, #72]	; (401aa0 <afec_get_config_defaults+0x58>)
  401a58:	4798      	blx	r3
  401a5a:	4602      	mov	r2, r0
  401a5c:	687b      	ldr	r3, [r7, #4]
  401a5e:	605a      	str	r2, [r3, #4]
		cfg->afec_clock = 6000000UL;
  401a60:	687b      	ldr	r3, [r7, #4]
  401a62:	4a10      	ldr	r2, [pc, #64]	; (401aa4 <afec_get_config_defaults+0x5c>)
  401a64:	609a      	str	r2, [r3, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  401a66:	687b      	ldr	r3, [r7, #4]
  401a68:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  401a6c:	60da      	str	r2, [r3, #12]
	#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
		cfg->settling_time = AFEC_SETTLING_TIME_0;
	#endif	
		cfg->tracktim = 2;
  401a6e:	687b      	ldr	r3, [r7, #4]
  401a70:	2202      	movs	r2, #2
  401a72:	741a      	strb	r2, [r3, #16]
		cfg->transfer = 1;
  401a74:	687b      	ldr	r3, [r7, #4]
  401a76:	2201      	movs	r2, #1
  401a78:	745a      	strb	r2, [r3, #17]
		cfg->anach = true;
  401a7a:	687b      	ldr	r3, [r7, #4]
  401a7c:	2201      	movs	r2, #1
  401a7e:	749a      	strb	r2, [r3, #18]
		cfg->useq = false;
  401a80:	687b      	ldr	r3, [r7, #4]
  401a82:	2200      	movs	r2, #0
  401a84:	74da      	strb	r2, [r3, #19]
		cfg->tag = true;
  401a86:	687b      	ldr	r3, [r7, #4]
  401a88:	2201      	movs	r2, #1
  401a8a:	751a      	strb	r2, [r3, #20]
		cfg->stm = true;
  401a8c:	687b      	ldr	r3, [r7, #4]
  401a8e:	2201      	movs	r2, #1
  401a90:	755a      	strb	r2, [r3, #21]
		cfg->ibctl = 1;
  401a92:	687b      	ldr	r3, [r7, #4]
  401a94:	2201      	movs	r2, #1
  401a96:	759a      	strb	r2, [r3, #22]
}
  401a98:	bf00      	nop
  401a9a:	3708      	adds	r7, #8
  401a9c:	46bd      	mov	sp, r7
  401a9e:	bd80      	pop	{r7, pc}
  401aa0:	00401841 	.word	0x00401841
  401aa4:	005b8d80 	.word	0x005b8d80

00401aa8 <afec_ch_get_config_defaults>:
 * - Gain value is 1
 *
 * \param cfg Pointer to channel configuration structure to be initiated.
 */
void afec_ch_get_config_defaults(struct afec_ch_config *const cfg)
{
  401aa8:	b480      	push	{r7}
  401aaa:	b083      	sub	sp, #12
  401aac:	af00      	add	r7, sp, #0
  401aae:	6078      	str	r0, [r7, #4]
	/*Sanity check argument. */
	Assert(cfg);

	cfg->diff = false;
  401ab0:	687b      	ldr	r3, [r7, #4]
  401ab2:	2200      	movs	r2, #0
  401ab4:	701a      	strb	r2, [r3, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  401ab6:	687b      	ldr	r3, [r7, #4]
  401ab8:	2201      	movs	r2, #1
  401aba:	705a      	strb	r2, [r3, #1]

}
  401abc:	bf00      	nop
  401abe:	370c      	adds	r7, #12
  401ac0:	46bd      	mov	sp, r7
  401ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ac6:	4770      	bx	lr

00401ac8 <afec_temp_sensor_get_config_defaults>:
 * \param cfg Pointer to temperature sensor configuration structure
 *        to be initiated.
 */
void afec_temp_sensor_get_config_defaults(
		struct afec_temp_sensor_config *const cfg)
{
  401ac8:	b480      	push	{r7}
  401aca:	b083      	sub	sp, #12
  401acc:	af00      	add	r7, sp, #0
  401ace:	6078      	str	r0, [r7, #4]
	/*Sanity check argument. */
	Assert(cfg);

	cfg->rctc = false;
  401ad0:	687b      	ldr	r3, [r7, #4]
  401ad2:	2200      	movs	r2, #0
  401ad4:	701a      	strb	r2, [r3, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  401ad6:	687b      	ldr	r3, [r7, #4]
  401ad8:	2220      	movs	r2, #32
  401ada:	705a      	strb	r2, [r3, #1]
	cfg->low_threshold= 0xFF;
  401adc:	687b      	ldr	r3, [r7, #4]
  401ade:	22ff      	movs	r2, #255	; 0xff
  401ae0:	805a      	strh	r2, [r3, #2]
	cfg->high_threshold= 0xFFF;
  401ae2:	687b      	ldr	r3, [r7, #4]
  401ae4:	f640 72ff 	movw	r2, #4095	; 0xfff
  401ae8:	809a      	strh	r2, [r3, #4]
}
  401aea:	bf00      	nop
  401aec:	370c      	adds	r7, #12
  401aee:	46bd      	mov	sp, r7
  401af0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401af4:	4770      	bx	lr
	...

00401af8 <afec_init>:
 *
 * \retval STATUS_OK  Initialization is finished.
 * \retval STATUS_ERR_BUSY  Initialization failed.
 */
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
  401af8:	b580      	push	{r7, lr}
  401afa:	b084      	sub	sp, #16
  401afc:	af00      	add	r7, sp, #0
  401afe:	6078      	str	r0, [r7, #4]
  401b00:	6039      	str	r1, [r7, #0]
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  401b02:	6878      	ldr	r0, [r7, #4]
  401b04:	4b1d      	ldr	r3, [pc, #116]	; (401b7c <afec_init+0x84>)
  401b06:	4798      	blx	r3
  401b08:	4603      	mov	r3, r0
  401b0a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401b0e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
  401b12:	d101      	bne.n	401b18 <afec_init+0x20>
		return STATUS_ERR_BUSY;
  401b14:	2319      	movs	r3, #25
  401b16:	e02c      	b.n	401b72 <afec_init+0x7a>
	}

	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
  401b18:	687b      	ldr	r3, [r7, #4]
  401b1a:	2201      	movs	r2, #1
  401b1c:	601a      	str	r2, [r3, #0]
	afec_set_config(afec, config);
  401b1e:	6839      	ldr	r1, [r7, #0]
  401b20:	6878      	ldr	r0, [r7, #4]
  401b22:	4b17      	ldr	r3, [pc, #92]	; (401b80 <afec_init+0x88>)
  401b24:	4798      	blx	r3

	uint32_t i;
	if(afec == AFEC0) {
  401b26:	687b      	ldr	r3, [r7, #4]
  401b28:	4a16      	ldr	r2, [pc, #88]	; (401b84 <afec_init+0x8c>)
  401b2a:	4293      	cmp	r3, r2
  401b2c:	d10d      	bne.n	401b4a <afec_init+0x52>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  401b2e:	2300      	movs	r3, #0
  401b30:	60fb      	str	r3, [r7, #12]
  401b32:	e007      	b.n	401b44 <afec_init+0x4c>
			afec_callback_pointer[0][i] = 0;
  401b34:	4a14      	ldr	r2, [pc, #80]	; (401b88 <afec_init+0x90>)
  401b36:	68fb      	ldr	r3, [r7, #12]
  401b38:	2100      	movs	r1, #0
  401b3a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  401b3e:	68fb      	ldr	r3, [r7, #12]
  401b40:	3301      	adds	r3, #1
  401b42:	60fb      	str	r3, [r7, #12]
  401b44:	68fb      	ldr	r3, [r7, #12]
  401b46:	2b0f      	cmp	r3, #15
  401b48:	d9f4      	bls.n	401b34 <afec_init+0x3c>
		}
	}
	if(afec == AFEC1) {
  401b4a:	687b      	ldr	r3, [r7, #4]
  401b4c:	4a0f      	ldr	r2, [pc, #60]	; (401b8c <afec_init+0x94>)
  401b4e:	4293      	cmp	r3, r2
  401b50:	d10e      	bne.n	401b70 <afec_init+0x78>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  401b52:	2300      	movs	r3, #0
  401b54:	60fb      	str	r3, [r7, #12]
  401b56:	e008      	b.n	401b6a <afec_init+0x72>
			afec_callback_pointer[1][i] = 0;
  401b58:	4a0b      	ldr	r2, [pc, #44]	; (401b88 <afec_init+0x90>)
  401b5a:	68fb      	ldr	r3, [r7, #12]
  401b5c:	3310      	adds	r3, #16
  401b5e:	2100      	movs	r1, #0
  401b60:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  401b64:	68fb      	ldr	r3, [r7, #12]
  401b66:	3301      	adds	r3, #1
  401b68:	60fb      	str	r3, [r7, #12]
  401b6a:	68fb      	ldr	r3, [r7, #12]
  401b6c:	2b0f      	cmp	r3, #15
  401b6e:	d9f3      	bls.n	401b58 <afec_init+0x60>
		}
	}

	return STATUS_OK;
  401b70:	2300      	movs	r3, #0
}
  401b72:	4618      	mov	r0, r3
  401b74:	3710      	adds	r7, #16
  401b76:	46bd      	mov	sp, r7
  401b78:	bd80      	pop	{r7, pc}
  401b7a:	bf00      	nop
  401b7c:	00401739 	.word	0x00401739
  401b80:	004018c5 	.word	0x004018c5
  401b84:	4003c000 	.word	0x4003c000
  401b88:	20400a98 	.word	0x20400a98
  401b8c:	40064000 	.word	0x40064000

00401b90 <afec_set_callback>:
 * \param callback  Callback function pointer
 * \param irq_level Interrupt level
 */
void afec_set_callback(Afec *const afec, enum afec_interrupt_source source,
		afec_callback_t callback, uint8_t irq_level)
{
  401b90:	b580      	push	{r7, lr}
  401b92:	b086      	sub	sp, #24
  401b94:	af00      	add	r7, sp, #0
  401b96:	60f8      	str	r0, [r7, #12]
  401b98:	60b9      	str	r1, [r7, #8]
  401b9a:	607a      	str	r2, [r7, #4]
  401b9c:	70fb      	strb	r3, [r7, #3]
	Assert(afec);
	Assert(callback);

	uint32_t i = afec_find_inst_num(afec);
  401b9e:	68f8      	ldr	r0, [r7, #12]
  401ba0:	4b17      	ldr	r3, [pc, #92]	; (401c00 <afec_set_callback+0x70>)
  401ba2:	4798      	blx	r3
  401ba4:	6178      	str	r0, [r7, #20]
	afec_callback_pointer[i][source] = callback;
  401ba6:	4917      	ldr	r1, [pc, #92]	; (401c04 <afec_set_callback+0x74>)
  401ba8:	697b      	ldr	r3, [r7, #20]
  401baa:	011a      	lsls	r2, r3, #4
  401bac:	68bb      	ldr	r3, [r7, #8]
  401bae:	4413      	add	r3, r2
  401bb0:	687a      	ldr	r2, [r7, #4]
  401bb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if (!i) {
  401bb6:	697b      	ldr	r3, [r7, #20]
  401bb8:	2b00      	cmp	r3, #0
  401bba:	d10b      	bne.n	401bd4 <afec_set_callback+0x44>
		irq_register_handler(AFEC0_IRQn, irq_level);
  401bbc:	201d      	movs	r0, #29
  401bbe:	4b12      	ldr	r3, [pc, #72]	; (401c08 <afec_set_callback+0x78>)
  401bc0:	4798      	blx	r3
  401bc2:	78fb      	ldrb	r3, [r7, #3]
  401bc4:	4619      	mov	r1, r3
  401bc6:	201d      	movs	r0, #29
  401bc8:	4b10      	ldr	r3, [pc, #64]	; (401c0c <afec_set_callback+0x7c>)
  401bca:	4798      	blx	r3
  401bcc:	201d      	movs	r0, #29
  401bce:	4b10      	ldr	r3, [pc, #64]	; (401c10 <afec_set_callback+0x80>)
  401bd0:	4798      	blx	r3
  401bd2:	e00d      	b.n	401bf0 <afec_set_callback+0x60>
	} else if (i == 1) {
  401bd4:	697b      	ldr	r3, [r7, #20]
  401bd6:	2b01      	cmp	r3, #1
  401bd8:	d10a      	bne.n	401bf0 <afec_set_callback+0x60>
		irq_register_handler(AFEC1_IRQn, irq_level);
  401bda:	2028      	movs	r0, #40	; 0x28
  401bdc:	4b0a      	ldr	r3, [pc, #40]	; (401c08 <afec_set_callback+0x78>)
  401bde:	4798      	blx	r3
  401be0:	78fb      	ldrb	r3, [r7, #3]
  401be2:	4619      	mov	r1, r3
  401be4:	2028      	movs	r0, #40	; 0x28
  401be6:	4b09      	ldr	r3, [pc, #36]	; (401c0c <afec_set_callback+0x7c>)
  401be8:	4798      	blx	r3
  401bea:	2028      	movs	r0, #40	; 0x28
  401bec:	4b08      	ldr	r3, [pc, #32]	; (401c10 <afec_set_callback+0x80>)
  401bee:	4798      	blx	r3
	}
	/* Enable the specified interrupt source */
	afec_enable_interrupt(afec, source);
  401bf0:	68b9      	ldr	r1, [r7, #8]
  401bf2:	68f8      	ldr	r0, [r7, #12]
  401bf4:	4b07      	ldr	r3, [pc, #28]	; (401c14 <afec_set_callback+0x84>)
  401bf6:	4798      	blx	r3
}
  401bf8:	bf00      	nop
  401bfa:	3718      	adds	r7, #24
  401bfc:	46bd      	mov	sp, r7
  401bfe:	bd80      	pop	{r7, pc}
  401c00:	00401855 	.word	0x00401855
  401c04:	20400a98 	.word	0x20400a98
  401c08:	00401611 	.word	0x00401611
  401c0c:	00401645 	.word	0x00401645
  401c10:	004015dd 	.word	0x004015dd
  401c14:	00401c19 	.word	0x00401c19

00401c18 <afec_enable_interrupt>:
 * \param afec  Base address of the AFEC.
 * \param interrupt_source Interrupts to be enabled.
 */
void afec_enable_interrupt(Afec *const afec,
		enum afec_interrupt_source interrupt_source)
{
  401c18:	b480      	push	{r7}
  401c1a:	b083      	sub	sp, #12
  401c1c:	af00      	add	r7, sp, #0
  401c1e:	6078      	str	r0, [r7, #4]
  401c20:	6039      	str	r1, [r7, #0]
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  401c22:	683b      	ldr	r3, [r7, #0]
  401c24:	4a19      	ldr	r2, [pc, #100]	; (401c8c <afec_enable_interrupt+0x74>)
  401c26:	4293      	cmp	r3, r2
  401c28:	d103      	bne.n	401c32 <afec_enable_interrupt+0x1a>
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  401c2a:	687b      	ldr	r3, [r7, #4]
  401c2c:	4a17      	ldr	r2, [pc, #92]	; (401c8c <afec_enable_interrupt+0x74>)
  401c2e:	625a      	str	r2, [r3, #36]	; 0x24
		return;
  401c30:	e026      	b.n	401c80 <afec_enable_interrupt+0x68>
	}

	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  401c32:	683b      	ldr	r3, [r7, #0]
  401c34:	2b0b      	cmp	r3, #11
  401c36:	d80f      	bhi.n	401c58 <afec_enable_interrupt+0x40>
	  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  401c38:	683b      	ldr	r3, [r7, #0]
  401c3a:	2b0b      	cmp	r3, #11
  401c3c:	d104      	bne.n	401c48 <afec_enable_interrupt+0x30>
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  401c3e:	687b      	ldr	r3, [r7, #4]
  401c40:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401c44:	625a      	str	r2, [r3, #36]	; 0x24
  401c46:	e01b      	b.n	401c80 <afec_enable_interrupt+0x68>
	  #else
		if (interrupt_source == AFEC_INTERRUPT_EOC_15) {
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;	  
	  #endif 
		} else {
			afec->AFEC_IER = 1 << interrupt_source;
  401c48:	2201      	movs	r2, #1
  401c4a:	683b      	ldr	r3, [r7, #0]
  401c4c:	fa02 f303 	lsl.w	r3, r2, r3
  401c50:	461a      	mov	r2, r3
  401c52:	687b      	ldr	r3, [r7, #4]
  401c54:	625a      	str	r2, [r3, #36]	; 0x24
  401c56:	e013      	b.n	401c80 <afec_enable_interrupt+0x68>
		}
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  401c58:	683b      	ldr	r3, [r7, #0]
  401c5a:	2b0e      	cmp	r3, #14
  401c5c:	d808      	bhi.n	401c70 <afec_enable_interrupt+0x58>
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  401c5e:	683b      	ldr	r3, [r7, #0]
  401c60:	330c      	adds	r3, #12
  401c62:	2201      	movs	r2, #1
  401c64:	fa02 f303 	lsl.w	r3, r2, r3
  401c68:	461a      	mov	r2, r3
  401c6a:	687b      	ldr	r3, [r7, #4]
  401c6c:	625a      	str	r2, [r3, #36]	; 0x24
  401c6e:	e007      	b.n	401c80 <afec_enable_interrupt+0x68>
	} else {
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
				+ AFEC_INTERRUPT_GAP2);
  401c70:	683b      	ldr	r3, [r7, #0]
  401c72:	330f      	adds	r3, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  401c74:	2201      	movs	r2, #1
  401c76:	fa02 f303 	lsl.w	r3, r2, r3
  401c7a:	461a      	mov	r2, r3
  401c7c:	687b      	ldr	r3, [r7, #4]
  401c7e:	625a      	str	r2, [r3, #36]	; 0x24
	}
}
  401c80:	370c      	adds	r7, #12
  401c82:	46bd      	mov	sp, r7
  401c84:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c88:	4770      	bx	lr
  401c8a:	bf00      	nop
  401c8c:	47000fff 	.word	0x47000fff

00401c90 <afec_interrupt>:
 * \param inst_num AFEC instance number to handle interrupt for
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
  401c90:	b580      	push	{r7, lr}
  401c92:	b082      	sub	sp, #8
  401c94:	af00      	add	r7, sp, #0
  401c96:	4603      	mov	r3, r0
  401c98:	6039      	str	r1, [r7, #0]
  401c9a:	71fb      	strb	r3, [r7, #7]
	if (afec_callback_pointer[inst_num][source]) {
  401c9c:	79fb      	ldrb	r3, [r7, #7]
  401c9e:	490a      	ldr	r1, [pc, #40]	; (401cc8 <afec_interrupt+0x38>)
  401ca0:	011a      	lsls	r2, r3, #4
  401ca2:	683b      	ldr	r3, [r7, #0]
  401ca4:	4413      	add	r3, r2
  401ca6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  401caa:	2b00      	cmp	r3, #0
  401cac:	d007      	beq.n	401cbe <afec_interrupt+0x2e>
		afec_callback_pointer[inst_num][source]();
  401cae:	79fb      	ldrb	r3, [r7, #7]
  401cb0:	4905      	ldr	r1, [pc, #20]	; (401cc8 <afec_interrupt+0x38>)
  401cb2:	011a      	lsls	r2, r3, #4
  401cb4:	683b      	ldr	r3, [r7, #0]
  401cb6:	4413      	add	r3, r2
  401cb8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  401cbc:	4798      	blx	r3
	}
}
  401cbe:	bf00      	nop
  401cc0:	3708      	adds	r7, #8
  401cc2:	46bd      	mov	sp, r7
  401cc4:	bd80      	pop	{r7, pc}
  401cc6:	bf00      	nop
  401cc8:	20400a98 	.word	0x20400a98

00401ccc <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  401ccc:	b590      	push	{r4, r7, lr}
  401cce:	b087      	sub	sp, #28
  401cd0:	af00      	add	r7, sp, #0
  401cd2:	6078      	str	r0, [r7, #4]
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  401cd4:	6878      	ldr	r0, [r7, #4]
  401cd6:	4b28      	ldr	r3, [pc, #160]	; (401d78 <afec_process_callback+0xac>)
  401cd8:	4798      	blx	r3
  401cda:	4604      	mov	r4, r0
  401cdc:	6878      	ldr	r0, [r7, #4]
  401cde:	4b27      	ldr	r3, [pc, #156]	; (401d7c <afec_process_callback+0xb0>)
  401ce0:	4798      	blx	r3
  401ce2:	4603      	mov	r3, r0
  401ce4:	4023      	ands	r3, r4
  401ce6:	60fb      	str	r3, [r7, #12]
	inst_num = afec_find_inst_num(afec);
  401ce8:	6878      	ldr	r0, [r7, #4]
  401cea:	4b25      	ldr	r3, [pc, #148]	; (401d80 <afec_process_callback+0xb4>)
  401cec:	4798      	blx	r3
  401cee:	6138      	str	r0, [r7, #16]

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  401cf0:	2300      	movs	r3, #0
  401cf2:	617b      	str	r3, [r7, #20]
  401cf4:	e039      	b.n	401d6a <afec_process_callback+0x9e>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  401cf6:	697b      	ldr	r3, [r7, #20]
  401cf8:	2b0b      	cmp	r3, #11
  401cfa:	d80f      	bhi.n	401d1c <afec_process_callback+0x50>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  401cfc:	2201      	movs	r2, #1
  401cfe:	697b      	ldr	r3, [r7, #20]
  401d00:	fa02 f303 	lsl.w	r3, r2, r3
  401d04:	461a      	mov	r2, r3
  401d06:	68fb      	ldr	r3, [r7, #12]
  401d08:	4013      	ands	r3, r2
  401d0a:	2b00      	cmp	r3, #0
  401d0c:	d02a      	beq.n	401d64 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  401d0e:	693b      	ldr	r3, [r7, #16]
  401d10:	b2db      	uxtb	r3, r3
  401d12:	6979      	ldr	r1, [r7, #20]
  401d14:	4618      	mov	r0, r3
  401d16:	4b1b      	ldr	r3, [pc, #108]	; (401d84 <afec_process_callback+0xb8>)
  401d18:	4798      	blx	r3
  401d1a:	e023      	b.n	401d64 <afec_process_callback+0x98>
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  401d1c:	697b      	ldr	r3, [r7, #20]
  401d1e:	2b0e      	cmp	r3, #14
  401d20:	d810      	bhi.n	401d44 <afec_process_callback+0x78>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  401d22:	697b      	ldr	r3, [r7, #20]
  401d24:	330c      	adds	r3, #12
  401d26:	2201      	movs	r2, #1
  401d28:	fa02 f303 	lsl.w	r3, r2, r3
  401d2c:	461a      	mov	r2, r3
  401d2e:	68fb      	ldr	r3, [r7, #12]
  401d30:	4013      	ands	r3, r2
  401d32:	2b00      	cmp	r3, #0
  401d34:	d016      	beq.n	401d64 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  401d36:	693b      	ldr	r3, [r7, #16]
  401d38:	b2db      	uxtb	r3, r3
  401d3a:	6979      	ldr	r1, [r7, #20]
  401d3c:	4618      	mov	r0, r3
  401d3e:	4b11      	ldr	r3, [pc, #68]	; (401d84 <afec_process_callback+0xb8>)
  401d40:	4798      	blx	r3
  401d42:	e00f      	b.n	401d64 <afec_process_callback+0x98>
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  401d44:	697b      	ldr	r3, [r7, #20]
  401d46:	330f      	adds	r3, #15
  401d48:	2201      	movs	r2, #1
  401d4a:	fa02 f303 	lsl.w	r3, r2, r3
  401d4e:	461a      	mov	r2, r3
  401d50:	68fb      	ldr	r3, [r7, #12]
  401d52:	4013      	ands	r3, r2
  401d54:	2b00      	cmp	r3, #0
  401d56:	d005      	beq.n	401d64 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  401d58:	693b      	ldr	r3, [r7, #16]
  401d5a:	b2db      	uxtb	r3, r3
  401d5c:	6979      	ldr	r1, [r7, #20]
  401d5e:	4618      	mov	r0, r3
  401d60:	4b08      	ldr	r3, [pc, #32]	; (401d84 <afec_process_callback+0xb8>)
  401d62:	4798      	blx	r3
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  401d64:	697b      	ldr	r3, [r7, #20]
  401d66:	3301      	adds	r3, #1
  401d68:	617b      	str	r3, [r7, #20]
  401d6a:	697b      	ldr	r3, [r7, #20]
  401d6c:	2b0f      	cmp	r3, #15
  401d6e:	d9c2      	bls.n	401cf6 <afec_process_callback+0x2a>
			}
		}
	}
}
  401d70:	bf00      	nop
  401d72:	371c      	adds	r7, #28
  401d74:	46bd      	mov	sp, r7
  401d76:	bd90      	pop	{r4, r7, pc}
  401d78:	00401739 	.word	0x00401739
  401d7c:	00401751 	.word	0x00401751
  401d80:	00401855 	.word	0x00401855
  401d84:	00401c91 	.word	0x00401c91

00401d88 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  401d88:	b580      	push	{r7, lr}
  401d8a:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC0);
  401d8c:	4802      	ldr	r0, [pc, #8]	; (401d98 <AFEC0_Handler+0x10>)
  401d8e:	4b03      	ldr	r3, [pc, #12]	; (401d9c <AFEC0_Handler+0x14>)
  401d90:	4798      	blx	r3
}
  401d92:	bf00      	nop
  401d94:	bd80      	pop	{r7, pc}
  401d96:	bf00      	nop
  401d98:	4003c000 	.word	0x4003c000
  401d9c:	00401ccd 	.word	0x00401ccd

00401da0 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  401da0:	b580      	push	{r7, lr}
  401da2:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC1);
  401da4:	4802      	ldr	r0, [pc, #8]	; (401db0 <AFEC1_Handler+0x10>)
  401da6:	4b03      	ldr	r3, [pc, #12]	; (401db4 <AFEC1_Handler+0x14>)
  401da8:	4798      	blx	r3
}
  401daa:	bf00      	nop
  401dac:	bd80      	pop	{r7, pc}
  401dae:	bf00      	nop
  401db0:	40064000 	.word	0x40064000
  401db4:	00401ccd 	.word	0x00401ccd

00401db8 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  401db8:	b580      	push	{r7, lr}
  401dba:	b084      	sub	sp, #16
  401dbc:	af00      	add	r7, sp, #0
  401dbe:	6078      	str	r0, [r7, #4]
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
  401dc0:	6878      	ldr	r0, [r7, #4]
  401dc2:	4b06      	ldr	r3, [pc, #24]	; (401ddc <afec_enable+0x24>)
  401dc4:	4798      	blx	r3
  401dc6:	60f8      	str	r0, [r7, #12]
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  401dc8:	68f8      	ldr	r0, [r7, #12]
  401dca:	4b05      	ldr	r3, [pc, #20]	; (401de0 <afec_enable+0x28>)
  401dcc:	4798      	blx	r3
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
  401dce:	2002      	movs	r0, #2
  401dd0:	4b04      	ldr	r3, [pc, #16]	; (401de4 <afec_enable+0x2c>)
  401dd2:	4798      	blx	r3
}
  401dd4:	bf00      	nop
  401dd6:	3710      	adds	r7, #16
  401dd8:	46bd      	mov	sp, r7
  401dda:	bd80      	pop	{r7, pc}
  401ddc:	0040188d 	.word	0x0040188d
  401de0:	00402209 	.word	0x00402209
  401de4:	00401769 	.word	0x00401769

00401de8 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  401de8:	b480      	push	{r7}
  401dea:	b083      	sub	sp, #12
  401dec:	af00      	add	r7, sp, #0
  401dee:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  401df0:	687b      	ldr	r3, [r7, #4]
  401df2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  401df4:	4618      	mov	r0, r3
  401df6:	370c      	adds	r7, #12
  401df8:	46bd      	mov	sp, r7
  401dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
  401dfe:	4770      	bx	lr

00401e00 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  401e00:	b480      	push	{r7}
  401e02:	b083      	sub	sp, #12
  401e04:	af00      	add	r7, sp, #0
  401e06:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  401e08:	687b      	ldr	r3, [r7, #4]
  401e0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  401e0c:	4618      	mov	r0, r3
  401e0e:	370c      	adds	r7, #12
  401e10:	46bd      	mov	sp, r7
  401e12:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e16:	4770      	bx	lr

00401e18 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401e18:	b580      	push	{r7, lr}
  401e1a:	b084      	sub	sp, #16
  401e1c:	af00      	add	r7, sp, #0
  401e1e:	6078      	str	r0, [r7, #4]
  401e20:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401e22:	6878      	ldr	r0, [r7, #4]
  401e24:	4b26      	ldr	r3, [pc, #152]	; (401ec0 <pio_handler_process+0xa8>)
  401e26:	4798      	blx	r3
  401e28:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  401e2a:	6878      	ldr	r0, [r7, #4]
  401e2c:	4b25      	ldr	r3, [pc, #148]	; (401ec4 <pio_handler_process+0xac>)
  401e2e:	4798      	blx	r3
  401e30:	4602      	mov	r2, r0
  401e32:	68fb      	ldr	r3, [r7, #12]
  401e34:	4013      	ands	r3, r2
  401e36:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401e38:	68fb      	ldr	r3, [r7, #12]
  401e3a:	2b00      	cmp	r3, #0
  401e3c:	d03c      	beq.n	401eb8 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  401e3e:	2300      	movs	r3, #0
  401e40:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  401e42:	e034      	b.n	401eae <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401e44:	4a20      	ldr	r2, [pc, #128]	; (401ec8 <pio_handler_process+0xb0>)
  401e46:	68bb      	ldr	r3, [r7, #8]
  401e48:	011b      	lsls	r3, r3, #4
  401e4a:	4413      	add	r3, r2
  401e4c:	681a      	ldr	r2, [r3, #0]
  401e4e:	683b      	ldr	r3, [r7, #0]
  401e50:	429a      	cmp	r2, r3
  401e52:	d126      	bne.n	401ea2 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e54:	4a1c      	ldr	r2, [pc, #112]	; (401ec8 <pio_handler_process+0xb0>)
  401e56:	68bb      	ldr	r3, [r7, #8]
  401e58:	011b      	lsls	r3, r3, #4
  401e5a:	4413      	add	r3, r2
  401e5c:	3304      	adds	r3, #4
  401e5e:	681a      	ldr	r2, [r3, #0]
  401e60:	68fb      	ldr	r3, [r7, #12]
  401e62:	4013      	ands	r3, r2
  401e64:	2b00      	cmp	r3, #0
  401e66:	d01c      	beq.n	401ea2 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e68:	4a17      	ldr	r2, [pc, #92]	; (401ec8 <pio_handler_process+0xb0>)
  401e6a:	68bb      	ldr	r3, [r7, #8]
  401e6c:	011b      	lsls	r3, r3, #4
  401e6e:	4413      	add	r3, r2
  401e70:	330c      	adds	r3, #12
  401e72:	681b      	ldr	r3, [r3, #0]
  401e74:	4914      	ldr	r1, [pc, #80]	; (401ec8 <pio_handler_process+0xb0>)
  401e76:	68ba      	ldr	r2, [r7, #8]
  401e78:	0112      	lsls	r2, r2, #4
  401e7a:	440a      	add	r2, r1
  401e7c:	6810      	ldr	r0, [r2, #0]
  401e7e:	4912      	ldr	r1, [pc, #72]	; (401ec8 <pio_handler_process+0xb0>)
  401e80:	68ba      	ldr	r2, [r7, #8]
  401e82:	0112      	lsls	r2, r2, #4
  401e84:	440a      	add	r2, r1
  401e86:	3204      	adds	r2, #4
  401e88:	6812      	ldr	r2, [r2, #0]
  401e8a:	4611      	mov	r1, r2
  401e8c:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401e8e:	4a0e      	ldr	r2, [pc, #56]	; (401ec8 <pio_handler_process+0xb0>)
  401e90:	68bb      	ldr	r3, [r7, #8]
  401e92:	011b      	lsls	r3, r3, #4
  401e94:	4413      	add	r3, r2
  401e96:	3304      	adds	r3, #4
  401e98:	681b      	ldr	r3, [r3, #0]
  401e9a:	43db      	mvns	r3, r3
  401e9c:	68fa      	ldr	r2, [r7, #12]
  401e9e:	4013      	ands	r3, r2
  401ea0:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  401ea2:	68bb      	ldr	r3, [r7, #8]
  401ea4:	3301      	adds	r3, #1
  401ea6:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  401ea8:	68bb      	ldr	r3, [r7, #8]
  401eaa:	2b06      	cmp	r3, #6
  401eac:	d803      	bhi.n	401eb6 <pio_handler_process+0x9e>
		while (status != 0) {
  401eae:	68fb      	ldr	r3, [r7, #12]
  401eb0:	2b00      	cmp	r3, #0
  401eb2:	d1c7      	bne.n	401e44 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  401eb4:	e000      	b.n	401eb8 <pio_handler_process+0xa0>
				break;
  401eb6:	bf00      	nop
}
  401eb8:	bf00      	nop
  401eba:	3710      	adds	r7, #16
  401ebc:	46bd      	mov	sp, r7
  401ebe:	bd80      	pop	{r7, pc}
  401ec0:	00401de9 	.word	0x00401de9
  401ec4:	00401e01 	.word	0x00401e01
  401ec8:	204009d8 	.word	0x204009d8

00401ecc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401ecc:	b580      	push	{r7, lr}
  401ece:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  401ed0:	210a      	movs	r1, #10
  401ed2:	4802      	ldr	r0, [pc, #8]	; (401edc <PIOA_Handler+0x10>)
  401ed4:	4b02      	ldr	r3, [pc, #8]	; (401ee0 <PIOA_Handler+0x14>)
  401ed6:	4798      	blx	r3
}
  401ed8:	bf00      	nop
  401eda:	bd80      	pop	{r7, pc}
  401edc:	400e0e00 	.word	0x400e0e00
  401ee0:	00401e19 	.word	0x00401e19

00401ee4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401ee4:	b580      	push	{r7, lr}
  401ee6:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  401ee8:	210b      	movs	r1, #11
  401eea:	4802      	ldr	r0, [pc, #8]	; (401ef4 <PIOB_Handler+0x10>)
  401eec:	4b02      	ldr	r3, [pc, #8]	; (401ef8 <PIOB_Handler+0x14>)
  401eee:	4798      	blx	r3
}
  401ef0:	bf00      	nop
  401ef2:	bd80      	pop	{r7, pc}
  401ef4:	400e1000 	.word	0x400e1000
  401ef8:	00401e19 	.word	0x00401e19

00401efc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401efc:	b580      	push	{r7, lr}
  401efe:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  401f00:	210c      	movs	r1, #12
  401f02:	4802      	ldr	r0, [pc, #8]	; (401f0c <PIOC_Handler+0x10>)
  401f04:	4b02      	ldr	r3, [pc, #8]	; (401f10 <PIOC_Handler+0x14>)
  401f06:	4798      	blx	r3
}
  401f08:	bf00      	nop
  401f0a:	bd80      	pop	{r7, pc}
  401f0c:	400e1200 	.word	0x400e1200
  401f10:	00401e19 	.word	0x00401e19

00401f14 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401f14:	b580      	push	{r7, lr}
  401f16:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  401f18:	2110      	movs	r1, #16
  401f1a:	4802      	ldr	r0, [pc, #8]	; (401f24 <PIOD_Handler+0x10>)
  401f1c:	4b02      	ldr	r3, [pc, #8]	; (401f28 <PIOD_Handler+0x14>)
  401f1e:	4798      	blx	r3
}
  401f20:	bf00      	nop
  401f22:	bd80      	pop	{r7, pc}
  401f24:	400e1400 	.word	0x400e1400
  401f28:	00401e19 	.word	0x00401e19

00401f2c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401f2c:	b580      	push	{r7, lr}
  401f2e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  401f30:	2111      	movs	r1, #17
  401f32:	4802      	ldr	r0, [pc, #8]	; (401f3c <PIOE_Handler+0x10>)
  401f34:	4b02      	ldr	r3, [pc, #8]	; (401f40 <PIOE_Handler+0x14>)
  401f36:	4798      	blx	r3
}
  401f38:	bf00      	nop
  401f3a:	bd80      	pop	{r7, pc}
  401f3c:	400e1600 	.word	0x400e1600
  401f40:	00401e19 	.word	0x00401e19

00401f44 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  401f44:	b480      	push	{r7}
  401f46:	b083      	sub	sp, #12
  401f48:	af00      	add	r7, sp, #0
  401f4a:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  401f4c:	687b      	ldr	r3, [r7, #4]
  401f4e:	3b01      	subs	r3, #1
  401f50:	2b03      	cmp	r3, #3
  401f52:	d81a      	bhi.n	401f8a <pmc_mck_set_division+0x46>
  401f54:	a201      	add	r2, pc, #4	; (adr r2, 401f5c <pmc_mck_set_division+0x18>)
  401f56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401f5a:	bf00      	nop
  401f5c:	00401f6d 	.word	0x00401f6d
  401f60:	00401f73 	.word	0x00401f73
  401f64:	00401f7b 	.word	0x00401f7b
  401f68:	00401f83 	.word	0x00401f83
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401f6c:	2300      	movs	r3, #0
  401f6e:	607b      	str	r3, [r7, #4]
			break;
  401f70:	e00e      	b.n	401f90 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  401f72:	f44f 7380 	mov.w	r3, #256	; 0x100
  401f76:	607b      	str	r3, [r7, #4]
			break;
  401f78:	e00a      	b.n	401f90 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  401f7a:	f44f 7340 	mov.w	r3, #768	; 0x300
  401f7e:	607b      	str	r3, [r7, #4]
			break;
  401f80:	e006      	b.n	401f90 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401f82:	f44f 7300 	mov.w	r3, #512	; 0x200
  401f86:	607b      	str	r3, [r7, #4]
			break;
  401f88:	e002      	b.n	401f90 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401f8a:	2300      	movs	r3, #0
  401f8c:	607b      	str	r3, [r7, #4]
			break;
  401f8e:	bf00      	nop
	}
	PMC->PMC_MCKR =
  401f90:	490a      	ldr	r1, [pc, #40]	; (401fbc <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401f92:	4b0a      	ldr	r3, [pc, #40]	; (401fbc <pmc_mck_set_division+0x78>)
  401f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401f96:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  401f9a:	687b      	ldr	r3, [r7, #4]
  401f9c:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  401f9e:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401fa0:	bf00      	nop
  401fa2:	4b06      	ldr	r3, [pc, #24]	; (401fbc <pmc_mck_set_division+0x78>)
  401fa4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401fa6:	f003 0308 	and.w	r3, r3, #8
  401faa:	2b00      	cmp	r3, #0
  401fac:	d0f9      	beq.n	401fa2 <pmc_mck_set_division+0x5e>
}
  401fae:	bf00      	nop
  401fb0:	370c      	adds	r7, #12
  401fb2:	46bd      	mov	sp, r7
  401fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fb8:	4770      	bx	lr
  401fba:	bf00      	nop
  401fbc:	400e0600 	.word	0x400e0600

00401fc0 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  401fc0:	b480      	push	{r7}
  401fc2:	b085      	sub	sp, #20
  401fc4:	af00      	add	r7, sp, #0
  401fc6:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401fc8:	491d      	ldr	r1, [pc, #116]	; (402040 <pmc_switch_mck_to_pllack+0x80>)
  401fca:	4b1d      	ldr	r3, [pc, #116]	; (402040 <pmc_switch_mck_to_pllack+0x80>)
  401fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401fce:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  401fd2:	687b      	ldr	r3, [r7, #4]
  401fd4:	4313      	orrs	r3, r2
  401fd6:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401fd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401fdc:	60fb      	str	r3, [r7, #12]
  401fde:	e007      	b.n	401ff0 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401fe0:	68fb      	ldr	r3, [r7, #12]
  401fe2:	2b00      	cmp	r3, #0
  401fe4:	d101      	bne.n	401fea <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  401fe6:	2301      	movs	r3, #1
  401fe8:	e023      	b.n	402032 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  401fea:	68fb      	ldr	r3, [r7, #12]
  401fec:	3b01      	subs	r3, #1
  401fee:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401ff0:	4b13      	ldr	r3, [pc, #76]	; (402040 <pmc_switch_mck_to_pllack+0x80>)
  401ff2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401ff4:	f003 0308 	and.w	r3, r3, #8
  401ff8:	2b00      	cmp	r3, #0
  401ffa:	d0f1      	beq.n	401fe0 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401ffc:	4a10      	ldr	r2, [pc, #64]	; (402040 <pmc_switch_mck_to_pllack+0x80>)
  401ffe:	4b10      	ldr	r3, [pc, #64]	; (402040 <pmc_switch_mck_to_pllack+0x80>)
  402000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402002:	f023 0303 	bic.w	r3, r3, #3
  402006:	f043 0302 	orr.w	r3, r3, #2
  40200a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40200c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  402010:	60fb      	str	r3, [r7, #12]
  402012:	e007      	b.n	402024 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402014:	68fb      	ldr	r3, [r7, #12]
  402016:	2b00      	cmp	r3, #0
  402018:	d101      	bne.n	40201e <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  40201a:	2301      	movs	r3, #1
  40201c:	e009      	b.n	402032 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40201e:	68fb      	ldr	r3, [r7, #12]
  402020:	3b01      	subs	r3, #1
  402022:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402024:	4b06      	ldr	r3, [pc, #24]	; (402040 <pmc_switch_mck_to_pllack+0x80>)
  402026:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402028:	f003 0308 	and.w	r3, r3, #8
  40202c:	2b00      	cmp	r3, #0
  40202e:	d0f1      	beq.n	402014 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  402030:	2300      	movs	r3, #0
}
  402032:	4618      	mov	r0, r3
  402034:	3714      	adds	r7, #20
  402036:	46bd      	mov	sp, r7
  402038:	f85d 7b04 	ldr.w	r7, [sp], #4
  40203c:	4770      	bx	lr
  40203e:	bf00      	nop
  402040:	400e0600 	.word	0x400e0600

00402044 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  402044:	b480      	push	{r7}
  402046:	b083      	sub	sp, #12
  402048:	af00      	add	r7, sp, #0
  40204a:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  40204c:	687b      	ldr	r3, [r7, #4]
  40204e:	2b01      	cmp	r3, #1
  402050:	d105      	bne.n	40205e <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  402052:	4907      	ldr	r1, [pc, #28]	; (402070 <pmc_switch_sclk_to_32kxtal+0x2c>)
  402054:	4b06      	ldr	r3, [pc, #24]	; (402070 <pmc_switch_sclk_to_32kxtal+0x2c>)
  402056:	689a      	ldr	r2, [r3, #8]
  402058:	4b06      	ldr	r3, [pc, #24]	; (402074 <pmc_switch_sclk_to_32kxtal+0x30>)
  40205a:	4313      	orrs	r3, r2
  40205c:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40205e:	4b04      	ldr	r3, [pc, #16]	; (402070 <pmc_switch_sclk_to_32kxtal+0x2c>)
  402060:	4a05      	ldr	r2, [pc, #20]	; (402078 <pmc_switch_sclk_to_32kxtal+0x34>)
  402062:	601a      	str	r2, [r3, #0]
}
  402064:	bf00      	nop
  402066:	370c      	adds	r7, #12
  402068:	46bd      	mov	sp, r7
  40206a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40206e:	4770      	bx	lr
  402070:	400e1810 	.word	0x400e1810
  402074:	a5100000 	.word	0xa5100000
  402078:	a5000008 	.word	0xa5000008

0040207c <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  40207c:	b480      	push	{r7}
  40207e:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  402080:	4b09      	ldr	r3, [pc, #36]	; (4020a8 <pmc_osc_is_ready_32kxtal+0x2c>)
  402082:	695b      	ldr	r3, [r3, #20]
  402084:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  402088:	2b00      	cmp	r3, #0
  40208a:	d007      	beq.n	40209c <pmc_osc_is_ready_32kxtal+0x20>
  40208c:	4b07      	ldr	r3, [pc, #28]	; (4020ac <pmc_osc_is_ready_32kxtal+0x30>)
  40208e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402090:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402094:	2b00      	cmp	r3, #0
  402096:	d001      	beq.n	40209c <pmc_osc_is_ready_32kxtal+0x20>
  402098:	2301      	movs	r3, #1
  40209a:	e000      	b.n	40209e <pmc_osc_is_ready_32kxtal+0x22>
  40209c:	2300      	movs	r3, #0
}
  40209e:	4618      	mov	r0, r3
  4020a0:	46bd      	mov	sp, r7
  4020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020a6:	4770      	bx	lr
  4020a8:	400e1810 	.word	0x400e1810
  4020ac:	400e0600 	.word	0x400e0600

004020b0 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  4020b0:	b480      	push	{r7}
  4020b2:	b083      	sub	sp, #12
  4020b4:	af00      	add	r7, sp, #0
  4020b6:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  4020b8:	4915      	ldr	r1, [pc, #84]	; (402110 <pmc_switch_mainck_to_fastrc+0x60>)
  4020ba:	4b15      	ldr	r3, [pc, #84]	; (402110 <pmc_switch_mainck_to_fastrc+0x60>)
  4020bc:	6a1a      	ldr	r2, [r3, #32]
  4020be:	4b15      	ldr	r3, [pc, #84]	; (402114 <pmc_switch_mainck_to_fastrc+0x64>)
  4020c0:	4313      	orrs	r3, r2
  4020c2:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4020c4:	bf00      	nop
  4020c6:	4b12      	ldr	r3, [pc, #72]	; (402110 <pmc_switch_mainck_to_fastrc+0x60>)
  4020c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4020ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4020ce:	2b00      	cmp	r3, #0
  4020d0:	d0f9      	beq.n	4020c6 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4020d2:	490f      	ldr	r1, [pc, #60]	; (402110 <pmc_switch_mainck_to_fastrc+0x60>)
  4020d4:	4b0e      	ldr	r3, [pc, #56]	; (402110 <pmc_switch_mainck_to_fastrc+0x60>)
  4020d6:	6a1a      	ldr	r2, [r3, #32]
  4020d8:	4b0f      	ldr	r3, [pc, #60]	; (402118 <pmc_switch_mainck_to_fastrc+0x68>)
  4020da:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  4020dc:	687a      	ldr	r2, [r7, #4]
  4020de:	4313      	orrs	r3, r2
  4020e0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4020e4:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4020e6:	bf00      	nop
  4020e8:	4b09      	ldr	r3, [pc, #36]	; (402110 <pmc_switch_mainck_to_fastrc+0x60>)
  4020ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4020ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4020f0:	2b00      	cmp	r3, #0
  4020f2:	d0f9      	beq.n	4020e8 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4020f4:	4906      	ldr	r1, [pc, #24]	; (402110 <pmc_switch_mainck_to_fastrc+0x60>)
  4020f6:	4b06      	ldr	r3, [pc, #24]	; (402110 <pmc_switch_mainck_to_fastrc+0x60>)
  4020f8:	6a1a      	ldr	r2, [r3, #32]
  4020fa:	4b08      	ldr	r3, [pc, #32]	; (40211c <pmc_switch_mainck_to_fastrc+0x6c>)
  4020fc:	4013      	ands	r3, r2
  4020fe:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402102:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  402104:	bf00      	nop
  402106:	370c      	adds	r7, #12
  402108:	46bd      	mov	sp, r7
  40210a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40210e:	4770      	bx	lr
  402110:	400e0600 	.word	0x400e0600
  402114:	00370008 	.word	0x00370008
  402118:	ffc8ff8f 	.word	0xffc8ff8f
  40211c:	fec8ffff 	.word	0xfec8ffff

00402120 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  402120:	b480      	push	{r7}
  402122:	b083      	sub	sp, #12
  402124:	af00      	add	r7, sp, #0
  402126:	6078      	str	r0, [r7, #4]
  402128:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40212a:	687b      	ldr	r3, [r7, #4]
  40212c:	2b00      	cmp	r3, #0
  40212e:	d008      	beq.n	402142 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402130:	4913      	ldr	r1, [pc, #76]	; (402180 <pmc_switch_mainck_to_xtal+0x60>)
  402132:	4b13      	ldr	r3, [pc, #76]	; (402180 <pmc_switch_mainck_to_xtal+0x60>)
  402134:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402136:	4a13      	ldr	r2, [pc, #76]	; (402184 <pmc_switch_mainck_to_xtal+0x64>)
  402138:	401a      	ands	r2, r3
  40213a:	4b13      	ldr	r3, [pc, #76]	; (402188 <pmc_switch_mainck_to_xtal+0x68>)
  40213c:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40213e:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  402140:	e018      	b.n	402174 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402142:	490f      	ldr	r1, [pc, #60]	; (402180 <pmc_switch_mainck_to_xtal+0x60>)
  402144:	4b0e      	ldr	r3, [pc, #56]	; (402180 <pmc_switch_mainck_to_xtal+0x60>)
  402146:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402148:	4b10      	ldr	r3, [pc, #64]	; (40218c <pmc_switch_mainck_to_xtal+0x6c>)
  40214a:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40214c:	683a      	ldr	r2, [r7, #0]
  40214e:	0212      	lsls	r2, r2, #8
  402150:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402152:	431a      	orrs	r2, r3
  402154:	4b0e      	ldr	r3, [pc, #56]	; (402190 <pmc_switch_mainck_to_xtal+0x70>)
  402156:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402158:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40215a:	bf00      	nop
  40215c:	4b08      	ldr	r3, [pc, #32]	; (402180 <pmc_switch_mainck_to_xtal+0x60>)
  40215e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402160:	f003 0301 	and.w	r3, r3, #1
  402164:	2b00      	cmp	r3, #0
  402166:	d0f9      	beq.n	40215c <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402168:	4905      	ldr	r1, [pc, #20]	; (402180 <pmc_switch_mainck_to_xtal+0x60>)
  40216a:	4b05      	ldr	r3, [pc, #20]	; (402180 <pmc_switch_mainck_to_xtal+0x60>)
  40216c:	6a1a      	ldr	r2, [r3, #32]
  40216e:	4b09      	ldr	r3, [pc, #36]	; (402194 <pmc_switch_mainck_to_xtal+0x74>)
  402170:	4313      	orrs	r3, r2
  402172:	620b      	str	r3, [r1, #32]
}
  402174:	bf00      	nop
  402176:	370c      	adds	r7, #12
  402178:	46bd      	mov	sp, r7
  40217a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40217e:	4770      	bx	lr
  402180:	400e0600 	.word	0x400e0600
  402184:	fec8fffc 	.word	0xfec8fffc
  402188:	01370002 	.word	0x01370002
  40218c:	ffc8fffc 	.word	0xffc8fffc
  402190:	00370001 	.word	0x00370001
  402194:	01370000 	.word	0x01370000

00402198 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  402198:	b480      	push	{r7}
  40219a:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40219c:	4b04      	ldr	r3, [pc, #16]	; (4021b0 <pmc_osc_is_ready_mainck+0x18>)
  40219e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4021a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  4021a4:	4618      	mov	r0, r3
  4021a6:	46bd      	mov	sp, r7
  4021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021ac:	4770      	bx	lr
  4021ae:	bf00      	nop
  4021b0:	400e0600 	.word	0x400e0600

004021b4 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  4021b4:	b480      	push	{r7}
  4021b6:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4021b8:	4b04      	ldr	r3, [pc, #16]	; (4021cc <pmc_disable_pllack+0x18>)
  4021ba:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4021be:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  4021c0:	bf00      	nop
  4021c2:	46bd      	mov	sp, r7
  4021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021c8:	4770      	bx	lr
  4021ca:	bf00      	nop
  4021cc:	400e0600 	.word	0x400e0600

004021d0 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  4021d0:	b480      	push	{r7}
  4021d2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4021d4:	4b04      	ldr	r3, [pc, #16]	; (4021e8 <pmc_is_locked_pllack+0x18>)
  4021d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4021d8:	f003 0302 	and.w	r3, r3, #2
}
  4021dc:	4618      	mov	r0, r3
  4021de:	46bd      	mov	sp, r7
  4021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021e4:	4770      	bx	lr
  4021e6:	bf00      	nop
  4021e8:	400e0600 	.word	0x400e0600

004021ec <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  4021ec:	b480      	push	{r7}
  4021ee:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  4021f0:	4b04      	ldr	r3, [pc, #16]	; (402204 <pmc_is_locked_upll+0x18>)
  4021f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4021f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  4021f8:	4618      	mov	r0, r3
  4021fa:	46bd      	mov	sp, r7
  4021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
  402200:	4770      	bx	lr
  402202:	bf00      	nop
  402204:	400e0600 	.word	0x400e0600

00402208 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  402208:	b480      	push	{r7}
  40220a:	b083      	sub	sp, #12
  40220c:	af00      	add	r7, sp, #0
  40220e:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  402210:	687b      	ldr	r3, [r7, #4]
  402212:	2b3f      	cmp	r3, #63	; 0x3f
  402214:	d901      	bls.n	40221a <pmc_enable_periph_clk+0x12>
		return 1;
  402216:	2301      	movs	r3, #1
  402218:	e02f      	b.n	40227a <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  40221a:	687b      	ldr	r3, [r7, #4]
  40221c:	2b1f      	cmp	r3, #31
  40221e:	d813      	bhi.n	402248 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  402220:	4b19      	ldr	r3, [pc, #100]	; (402288 <pmc_enable_periph_clk+0x80>)
  402222:	699a      	ldr	r2, [r3, #24]
  402224:	2101      	movs	r1, #1
  402226:	687b      	ldr	r3, [r7, #4]
  402228:	fa01 f303 	lsl.w	r3, r1, r3
  40222c:	401a      	ands	r2, r3
  40222e:	2101      	movs	r1, #1
  402230:	687b      	ldr	r3, [r7, #4]
  402232:	fa01 f303 	lsl.w	r3, r1, r3
  402236:	429a      	cmp	r2, r3
  402238:	d01e      	beq.n	402278 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  40223a:	4a13      	ldr	r2, [pc, #76]	; (402288 <pmc_enable_periph_clk+0x80>)
  40223c:	2101      	movs	r1, #1
  40223e:	687b      	ldr	r3, [r7, #4]
  402240:	fa01 f303 	lsl.w	r3, r1, r3
  402244:	6113      	str	r3, [r2, #16]
  402246:	e017      	b.n	402278 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  402248:	687b      	ldr	r3, [r7, #4]
  40224a:	3b20      	subs	r3, #32
  40224c:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40224e:	4b0e      	ldr	r3, [pc, #56]	; (402288 <pmc_enable_periph_clk+0x80>)
  402250:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  402254:	2101      	movs	r1, #1
  402256:	687b      	ldr	r3, [r7, #4]
  402258:	fa01 f303 	lsl.w	r3, r1, r3
  40225c:	401a      	ands	r2, r3
  40225e:	2101      	movs	r1, #1
  402260:	687b      	ldr	r3, [r7, #4]
  402262:	fa01 f303 	lsl.w	r3, r1, r3
  402266:	429a      	cmp	r2, r3
  402268:	d006      	beq.n	402278 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  40226a:	4a07      	ldr	r2, [pc, #28]	; (402288 <pmc_enable_periph_clk+0x80>)
  40226c:	2101      	movs	r1, #1
  40226e:	687b      	ldr	r3, [r7, #4]
  402270:	fa01 f303 	lsl.w	r3, r1, r3
  402274:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  402278:	2300      	movs	r3, #0
}
  40227a:	4618      	mov	r0, r3
  40227c:	370c      	adds	r7, #12
  40227e:	46bd      	mov	sp, r7
  402280:	f85d 7b04 	ldr.w	r7, [sp], #4
  402284:	4770      	bx	lr
  402286:	bf00      	nop
  402288:	400e0600 	.word	0x400e0600

0040228c <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  40228c:	b480      	push	{r7}
  40228e:	b085      	sub	sp, #20
  402290:	af00      	add	r7, sp, #0
  402292:	6078      	str	r0, [r7, #4]
  402294:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  402296:	2300      	movs	r3, #0
  402298:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  40229a:	687b      	ldr	r3, [r7, #4]
  40229c:	22ac      	movs	r2, #172	; 0xac
  40229e:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  4022a0:	683b      	ldr	r3, [r7, #0]
  4022a2:	681a      	ldr	r2, [r3, #0]
  4022a4:	683b      	ldr	r3, [r7, #0]
  4022a6:	685b      	ldr	r3, [r3, #4]
  4022a8:	fbb2 f3f3 	udiv	r3, r2, r3
  4022ac:	091b      	lsrs	r3, r3, #4
  4022ae:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  4022b0:	68fb      	ldr	r3, [r7, #12]
  4022b2:	2b00      	cmp	r3, #0
  4022b4:	d003      	beq.n	4022be <uart_init+0x32>
  4022b6:	68fb      	ldr	r3, [r7, #12]
  4022b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  4022bc:	d301      	bcc.n	4022c2 <uart_init+0x36>
		return 1;
  4022be:	2301      	movs	r3, #1
  4022c0:	e00a      	b.n	4022d8 <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  4022c2:	687b      	ldr	r3, [r7, #4]
  4022c4:	68fa      	ldr	r2, [r7, #12]
  4022c6:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4022c8:	683b      	ldr	r3, [r7, #0]
  4022ca:	689a      	ldr	r2, [r3, #8]
  4022cc:	687b      	ldr	r3, [r7, #4]
  4022ce:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4022d0:	687b      	ldr	r3, [r7, #4]
  4022d2:	2250      	movs	r2, #80	; 0x50
  4022d4:	601a      	str	r2, [r3, #0]

	return 0;
  4022d6:	2300      	movs	r3, #0
}
  4022d8:	4618      	mov	r0, r3
  4022da:	3714      	adds	r7, #20
  4022dc:	46bd      	mov	sp, r7
  4022de:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022e2:	4770      	bx	lr

004022e4 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  4022e4:	b480      	push	{r7}
  4022e6:	b083      	sub	sp, #12
  4022e8:	af00      	add	r7, sp, #0
  4022ea:	6078      	str	r0, [r7, #4]
  4022ec:	460b      	mov	r3, r1
  4022ee:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4022f0:	687b      	ldr	r3, [r7, #4]
  4022f2:	695b      	ldr	r3, [r3, #20]
  4022f4:	f003 0302 	and.w	r3, r3, #2
  4022f8:	2b00      	cmp	r3, #0
  4022fa:	d101      	bne.n	402300 <uart_write+0x1c>
		return 1;
  4022fc:	2301      	movs	r3, #1
  4022fe:	e003      	b.n	402308 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  402300:	78fa      	ldrb	r2, [r7, #3]
  402302:	687b      	ldr	r3, [r7, #4]
  402304:	61da      	str	r2, [r3, #28]
	return 0;
  402306:	2300      	movs	r3, #0
}
  402308:	4618      	mov	r0, r3
  40230a:	370c      	adds	r7, #12
  40230c:	46bd      	mov	sp, r7
  40230e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402312:	4770      	bx	lr

00402314 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  402314:	b480      	push	{r7}
  402316:	b083      	sub	sp, #12
  402318:	af00      	add	r7, sp, #0
  40231a:	6078      	str	r0, [r7, #4]
  40231c:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40231e:	687b      	ldr	r3, [r7, #4]
  402320:	695b      	ldr	r3, [r3, #20]
  402322:	f003 0301 	and.w	r3, r3, #1
  402326:	2b00      	cmp	r3, #0
  402328:	d101      	bne.n	40232e <uart_read+0x1a>
		return 1;
  40232a:	2301      	movs	r3, #1
  40232c:	e005      	b.n	40233a <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40232e:	687b      	ldr	r3, [r7, #4]
  402330:	699b      	ldr	r3, [r3, #24]
  402332:	b2da      	uxtb	r2, r3
  402334:	683b      	ldr	r3, [r7, #0]
  402336:	701a      	strb	r2, [r3, #0]
	return 0;
  402338:	2300      	movs	r3, #0
}
  40233a:	4618      	mov	r0, r3
  40233c:	370c      	adds	r7, #12
  40233e:	46bd      	mov	sp, r7
  402340:	f85d 7b04 	ldr.w	r7, [sp], #4
  402344:	4770      	bx	lr

00402346 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  402346:	b480      	push	{r7}
  402348:	b089      	sub	sp, #36	; 0x24
  40234a:	af00      	add	r7, sp, #0
  40234c:	60f8      	str	r0, [r7, #12]
  40234e:	60b9      	str	r1, [r7, #8]
  402350:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  402352:	68bb      	ldr	r3, [r7, #8]
  402354:	011a      	lsls	r2, r3, #4
  402356:	687b      	ldr	r3, [r7, #4]
  402358:	429a      	cmp	r2, r3
  40235a:	d802      	bhi.n	402362 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  40235c:	2310      	movs	r3, #16
  40235e:	61fb      	str	r3, [r7, #28]
  402360:	e001      	b.n	402366 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  402362:	2308      	movs	r3, #8
  402364:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  402366:	687b      	ldr	r3, [r7, #4]
  402368:	00da      	lsls	r2, r3, #3
  40236a:	69fb      	ldr	r3, [r7, #28]
  40236c:	68b9      	ldr	r1, [r7, #8]
  40236e:	fb01 f303 	mul.w	r3, r1, r3
  402372:	085b      	lsrs	r3, r3, #1
  402374:	441a      	add	r2, r3
  402376:	69fb      	ldr	r3, [r7, #28]
  402378:	68b9      	ldr	r1, [r7, #8]
  40237a:	fb01 f303 	mul.w	r3, r1, r3
  40237e:	fbb2 f3f3 	udiv	r3, r2, r3
  402382:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  402384:	69bb      	ldr	r3, [r7, #24]
  402386:	08db      	lsrs	r3, r3, #3
  402388:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  40238a:	69bb      	ldr	r3, [r7, #24]
  40238c:	f003 0307 	and.w	r3, r3, #7
  402390:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  402392:	697b      	ldr	r3, [r7, #20]
  402394:	2b00      	cmp	r3, #0
  402396:	d003      	beq.n	4023a0 <usart_set_async_baudrate+0x5a>
  402398:	697b      	ldr	r3, [r7, #20]
  40239a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  40239e:	d301      	bcc.n	4023a4 <usart_set_async_baudrate+0x5e>
		return 1;
  4023a0:	2301      	movs	r3, #1
  4023a2:	e00f      	b.n	4023c4 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  4023a4:	69fb      	ldr	r3, [r7, #28]
  4023a6:	2b08      	cmp	r3, #8
  4023a8:	d105      	bne.n	4023b6 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  4023aa:	68fb      	ldr	r3, [r7, #12]
  4023ac:	685b      	ldr	r3, [r3, #4]
  4023ae:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  4023b2:	68fb      	ldr	r3, [r7, #12]
  4023b4:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4023b6:	693b      	ldr	r3, [r7, #16]
  4023b8:	041a      	lsls	r2, r3, #16
  4023ba:	697b      	ldr	r3, [r7, #20]
  4023bc:	431a      	orrs	r2, r3
  4023be:	68fb      	ldr	r3, [r7, #12]
  4023c0:	621a      	str	r2, [r3, #32]

	return 0;
  4023c2:	2300      	movs	r3, #0
}
  4023c4:	4618      	mov	r0, r3
  4023c6:	3724      	adds	r7, #36	; 0x24
  4023c8:	46bd      	mov	sp, r7
  4023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023ce:	4770      	bx	lr

004023d0 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  4023d0:	b580      	push	{r7, lr}
  4023d2:	b082      	sub	sp, #8
  4023d4:	af00      	add	r7, sp, #0
  4023d6:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  4023d8:	6878      	ldr	r0, [r7, #4]
  4023da:	4b0d      	ldr	r3, [pc, #52]	; (402410 <usart_reset+0x40>)
  4023dc:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  4023de:	687b      	ldr	r3, [r7, #4]
  4023e0:	2200      	movs	r2, #0
  4023e2:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  4023e4:	687b      	ldr	r3, [r7, #4]
  4023e6:	2200      	movs	r2, #0
  4023e8:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4023ea:	687b      	ldr	r3, [r7, #4]
  4023ec:	2200      	movs	r2, #0
  4023ee:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  4023f0:	6878      	ldr	r0, [r7, #4]
  4023f2:	4b08      	ldr	r3, [pc, #32]	; (402414 <usart_reset+0x44>)
  4023f4:	4798      	blx	r3
	usart_reset_rx(p_usart);
  4023f6:	6878      	ldr	r0, [r7, #4]
  4023f8:	4b07      	ldr	r3, [pc, #28]	; (402418 <usart_reset+0x48>)
  4023fa:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  4023fc:	6878      	ldr	r0, [r7, #4]
  4023fe:	4b07      	ldr	r3, [pc, #28]	; (40241c <usart_reset+0x4c>)
  402400:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  402402:	6878      	ldr	r0, [r7, #4]
  402404:	4b06      	ldr	r3, [pc, #24]	; (402420 <usart_reset+0x50>)
  402406:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  402408:	bf00      	nop
  40240a:	3708      	adds	r7, #8
  40240c:	46bd      	mov	sp, r7
  40240e:	bd80      	pop	{r7, pc}
  402410:	004025b1 	.word	0x004025b1
  402414:	004024c3 	.word	0x004024c3
  402418:	004024f7 	.word	0x004024f7
  40241c:	00402511 	.word	0x00402511
  402420:	0040252d 	.word	0x0040252d

00402424 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  402424:	b580      	push	{r7, lr}
  402426:	b084      	sub	sp, #16
  402428:	af00      	add	r7, sp, #0
  40242a:	60f8      	str	r0, [r7, #12]
  40242c:	60b9      	str	r1, [r7, #8]
  40242e:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  402430:	68f8      	ldr	r0, [r7, #12]
  402432:	4b1a      	ldr	r3, [pc, #104]	; (40249c <usart_init_rs232+0x78>)
  402434:	4798      	blx	r3

	ul_reg_val = 0;
  402436:	4b1a      	ldr	r3, [pc, #104]	; (4024a0 <usart_init_rs232+0x7c>)
  402438:	2200      	movs	r2, #0
  40243a:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40243c:	68bb      	ldr	r3, [r7, #8]
  40243e:	2b00      	cmp	r3, #0
  402440:	d009      	beq.n	402456 <usart_init_rs232+0x32>
  402442:	68bb      	ldr	r3, [r7, #8]
  402444:	681b      	ldr	r3, [r3, #0]
  402446:	687a      	ldr	r2, [r7, #4]
  402448:	4619      	mov	r1, r3
  40244a:	68f8      	ldr	r0, [r7, #12]
  40244c:	4b15      	ldr	r3, [pc, #84]	; (4024a4 <usart_init_rs232+0x80>)
  40244e:	4798      	blx	r3
  402450:	4603      	mov	r3, r0
  402452:	2b00      	cmp	r3, #0
  402454:	d001      	beq.n	40245a <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  402456:	2301      	movs	r3, #1
  402458:	e01b      	b.n	402492 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40245a:	68bb      	ldr	r3, [r7, #8]
  40245c:	685a      	ldr	r2, [r3, #4]
  40245e:	68bb      	ldr	r3, [r7, #8]
  402460:	689b      	ldr	r3, [r3, #8]
  402462:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  402464:	68bb      	ldr	r3, [r7, #8]
  402466:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402468:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40246a:	68bb      	ldr	r3, [r7, #8]
  40246c:	68db      	ldr	r3, [r3, #12]
  40246e:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402470:	4b0b      	ldr	r3, [pc, #44]	; (4024a0 <usart_init_rs232+0x7c>)
  402472:	681b      	ldr	r3, [r3, #0]
  402474:	4313      	orrs	r3, r2
  402476:	4a0a      	ldr	r2, [pc, #40]	; (4024a0 <usart_init_rs232+0x7c>)
  402478:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  40247a:	4b09      	ldr	r3, [pc, #36]	; (4024a0 <usart_init_rs232+0x7c>)
  40247c:	681b      	ldr	r3, [r3, #0]
  40247e:	4a08      	ldr	r2, [pc, #32]	; (4024a0 <usart_init_rs232+0x7c>)
  402480:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  402482:	68fb      	ldr	r3, [r7, #12]
  402484:	685a      	ldr	r2, [r3, #4]
  402486:	4b06      	ldr	r3, [pc, #24]	; (4024a0 <usart_init_rs232+0x7c>)
  402488:	681b      	ldr	r3, [r3, #0]
  40248a:	431a      	orrs	r2, r3
  40248c:	68fb      	ldr	r3, [r7, #12]
  40248e:	605a      	str	r2, [r3, #4]

	return 0;
  402490:	2300      	movs	r3, #0
}
  402492:	4618      	mov	r0, r3
  402494:	3710      	adds	r7, #16
  402496:	46bd      	mov	sp, r7
  402498:	bd80      	pop	{r7, pc}
  40249a:	bf00      	nop
  40249c:	004023d1 	.word	0x004023d1
  4024a0:	20400a48 	.word	0x20400a48
  4024a4:	00402347 	.word	0x00402347

004024a8 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  4024a8:	b480      	push	{r7}
  4024aa:	b083      	sub	sp, #12
  4024ac:	af00      	add	r7, sp, #0
  4024ae:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  4024b0:	687b      	ldr	r3, [r7, #4]
  4024b2:	2240      	movs	r2, #64	; 0x40
  4024b4:	601a      	str	r2, [r3, #0]
}
  4024b6:	bf00      	nop
  4024b8:	370c      	adds	r7, #12
  4024ba:	46bd      	mov	sp, r7
  4024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4024c0:	4770      	bx	lr

004024c2 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  4024c2:	b480      	push	{r7}
  4024c4:	b083      	sub	sp, #12
  4024c6:	af00      	add	r7, sp, #0
  4024c8:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4024ca:	687b      	ldr	r3, [r7, #4]
  4024cc:	2288      	movs	r2, #136	; 0x88
  4024ce:	601a      	str	r2, [r3, #0]
}
  4024d0:	bf00      	nop
  4024d2:	370c      	adds	r7, #12
  4024d4:	46bd      	mov	sp, r7
  4024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4024da:	4770      	bx	lr

004024dc <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  4024dc:	b480      	push	{r7}
  4024de:	b083      	sub	sp, #12
  4024e0:	af00      	add	r7, sp, #0
  4024e2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  4024e4:	687b      	ldr	r3, [r7, #4]
  4024e6:	2210      	movs	r2, #16
  4024e8:	601a      	str	r2, [r3, #0]
}
  4024ea:	bf00      	nop
  4024ec:	370c      	adds	r7, #12
  4024ee:	46bd      	mov	sp, r7
  4024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4024f4:	4770      	bx	lr

004024f6 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  4024f6:	b480      	push	{r7}
  4024f8:	b083      	sub	sp, #12
  4024fa:	af00      	add	r7, sp, #0
  4024fc:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4024fe:	687b      	ldr	r3, [r7, #4]
  402500:	2224      	movs	r2, #36	; 0x24
  402502:	601a      	str	r2, [r3, #0]
}
  402504:	bf00      	nop
  402506:	370c      	adds	r7, #12
  402508:	46bd      	mov	sp, r7
  40250a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40250e:	4770      	bx	lr

00402510 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  402510:	b480      	push	{r7}
  402512:	b083      	sub	sp, #12
  402514:	af00      	add	r7, sp, #0
  402516:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  402518:	687b      	ldr	r3, [r7, #4]
  40251a:	f44f 7280 	mov.w	r2, #256	; 0x100
  40251e:	601a      	str	r2, [r3, #0]
}
  402520:	bf00      	nop
  402522:	370c      	adds	r7, #12
  402524:	46bd      	mov	sp, r7
  402526:	f85d 7b04 	ldr.w	r7, [sp], #4
  40252a:	4770      	bx	lr

0040252c <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  40252c:	b480      	push	{r7}
  40252e:	b083      	sub	sp, #12
  402530:	af00      	add	r7, sp, #0
  402532:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  402534:	687b      	ldr	r3, [r7, #4]
  402536:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40253a:	601a      	str	r2, [r3, #0]
}
  40253c:	bf00      	nop
  40253e:	370c      	adds	r7, #12
  402540:	46bd      	mov	sp, r7
  402542:	f85d 7b04 	ldr.w	r7, [sp], #4
  402546:	4770      	bx	lr

00402548 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  402548:	b480      	push	{r7}
  40254a:	b083      	sub	sp, #12
  40254c:	af00      	add	r7, sp, #0
  40254e:	6078      	str	r0, [r7, #4]
  402550:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  402552:	687b      	ldr	r3, [r7, #4]
  402554:	695b      	ldr	r3, [r3, #20]
  402556:	f003 0302 	and.w	r3, r3, #2
  40255a:	2b00      	cmp	r3, #0
  40255c:	d101      	bne.n	402562 <usart_write+0x1a>
		return 1;
  40255e:	2301      	movs	r3, #1
  402560:	e005      	b.n	40256e <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  402562:	683b      	ldr	r3, [r7, #0]
  402564:	f3c3 0208 	ubfx	r2, r3, #0, #9
  402568:	687b      	ldr	r3, [r7, #4]
  40256a:	61da      	str	r2, [r3, #28]
	return 0;
  40256c:	2300      	movs	r3, #0
}
  40256e:	4618      	mov	r0, r3
  402570:	370c      	adds	r7, #12
  402572:	46bd      	mov	sp, r7
  402574:	f85d 7b04 	ldr.w	r7, [sp], #4
  402578:	4770      	bx	lr

0040257a <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  40257a:	b480      	push	{r7}
  40257c:	b083      	sub	sp, #12
  40257e:	af00      	add	r7, sp, #0
  402580:	6078      	str	r0, [r7, #4]
  402582:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  402584:	687b      	ldr	r3, [r7, #4]
  402586:	695b      	ldr	r3, [r3, #20]
  402588:	f003 0301 	and.w	r3, r3, #1
  40258c:	2b00      	cmp	r3, #0
  40258e:	d101      	bne.n	402594 <usart_read+0x1a>
		return 1;
  402590:	2301      	movs	r3, #1
  402592:	e006      	b.n	4025a2 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  402594:	687b      	ldr	r3, [r7, #4]
  402596:	699b      	ldr	r3, [r3, #24]
  402598:	f3c3 0208 	ubfx	r2, r3, #0, #9
  40259c:	683b      	ldr	r3, [r7, #0]
  40259e:	601a      	str	r2, [r3, #0]

	return 0;
  4025a0:	2300      	movs	r3, #0
}
  4025a2:	4618      	mov	r0, r3
  4025a4:	370c      	adds	r7, #12
  4025a6:	46bd      	mov	sp, r7
  4025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025ac:	4770      	bx	lr
	...

004025b0 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  4025b0:	b480      	push	{r7}
  4025b2:	b083      	sub	sp, #12
  4025b4:	af00      	add	r7, sp, #0
  4025b6:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4025b8:	687b      	ldr	r3, [r7, #4]
  4025ba:	4a04      	ldr	r2, [pc, #16]	; (4025cc <usart_disable_writeprotect+0x1c>)
  4025bc:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  4025c0:	bf00      	nop
  4025c2:	370c      	adds	r7, #12
  4025c4:	46bd      	mov	sp, r7
  4025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025ca:	4770      	bx	lr
  4025cc:	55534100 	.word	0x55534100

004025d0 <cpu_irq_save>:
{
  4025d0:	b480      	push	{r7}
  4025d2:	b083      	sub	sp, #12
  4025d4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4025d6:	f3ef 8310 	mrs	r3, PRIMASK
  4025da:	607b      	str	r3, [r7, #4]
  return(result);
  4025dc:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4025de:	2b00      	cmp	r3, #0
  4025e0:	bf0c      	ite	eq
  4025e2:	2301      	moveq	r3, #1
  4025e4:	2300      	movne	r3, #0
  4025e6:	b2db      	uxtb	r3, r3
  4025e8:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  4025ea:	b672      	cpsid	i
  4025ec:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4025f0:	4b04      	ldr	r3, [pc, #16]	; (402604 <cpu_irq_save+0x34>)
  4025f2:	2200      	movs	r2, #0
  4025f4:	701a      	strb	r2, [r3, #0]
	return flags;
  4025f6:	683b      	ldr	r3, [r7, #0]
}
  4025f8:	4618      	mov	r0, r3
  4025fa:	370c      	adds	r7, #12
  4025fc:	46bd      	mov	sp, r7
  4025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  402602:	4770      	bx	lr
  402604:	20400004 	.word	0x20400004

00402608 <cpu_irq_is_enabled_flags>:
{
  402608:	b480      	push	{r7}
  40260a:	b083      	sub	sp, #12
  40260c:	af00      	add	r7, sp, #0
  40260e:	6078      	str	r0, [r7, #4]
	return (flags);
  402610:	687b      	ldr	r3, [r7, #4]
  402612:	2b00      	cmp	r3, #0
  402614:	bf14      	ite	ne
  402616:	2301      	movne	r3, #1
  402618:	2300      	moveq	r3, #0
  40261a:	b2db      	uxtb	r3, r3
}
  40261c:	4618      	mov	r0, r3
  40261e:	370c      	adds	r7, #12
  402620:	46bd      	mov	sp, r7
  402622:	f85d 7b04 	ldr.w	r7, [sp], #4
  402626:	4770      	bx	lr

00402628 <cpu_irq_restore>:
{
  402628:	b580      	push	{r7, lr}
  40262a:	b082      	sub	sp, #8
  40262c:	af00      	add	r7, sp, #0
  40262e:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  402630:	6878      	ldr	r0, [r7, #4]
  402632:	4b07      	ldr	r3, [pc, #28]	; (402650 <cpu_irq_restore+0x28>)
  402634:	4798      	blx	r3
  402636:	4603      	mov	r3, r0
  402638:	2b00      	cmp	r3, #0
  40263a:	d005      	beq.n	402648 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  40263c:	4b05      	ldr	r3, [pc, #20]	; (402654 <cpu_irq_restore+0x2c>)
  40263e:	2201      	movs	r2, #1
  402640:	701a      	strb	r2, [r3, #0]
  402642:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402646:	b662      	cpsie	i
}
  402648:	bf00      	nop
  40264a:	3708      	adds	r7, #8
  40264c:	46bd      	mov	sp, r7
  40264e:	bd80      	pop	{r7, pc}
  402650:	00402609 	.word	0x00402609
  402654:	20400004 	.word	0x20400004

00402658 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402658:	b580      	push	{r7, lr}
  40265a:	b084      	sub	sp, #16
  40265c:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  40265e:	4b1e      	ldr	r3, [pc, #120]	; (4026d8 <Reset_Handler+0x80>)
  402660:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  402662:	4b1e      	ldr	r3, [pc, #120]	; (4026dc <Reset_Handler+0x84>)
  402664:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  402666:	68fa      	ldr	r2, [r7, #12]
  402668:	68bb      	ldr	r3, [r7, #8]
  40266a:	429a      	cmp	r2, r3
  40266c:	d00c      	beq.n	402688 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  40266e:	e007      	b.n	402680 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  402670:	68bb      	ldr	r3, [r7, #8]
  402672:	1d1a      	adds	r2, r3, #4
  402674:	60ba      	str	r2, [r7, #8]
  402676:	68fa      	ldr	r2, [r7, #12]
  402678:	1d11      	adds	r1, r2, #4
  40267a:	60f9      	str	r1, [r7, #12]
  40267c:	6812      	ldr	r2, [r2, #0]
  40267e:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  402680:	68bb      	ldr	r3, [r7, #8]
  402682:	4a17      	ldr	r2, [pc, #92]	; (4026e0 <Reset_Handler+0x88>)
  402684:	4293      	cmp	r3, r2
  402686:	d3f3      	bcc.n	402670 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  402688:	4b16      	ldr	r3, [pc, #88]	; (4026e4 <Reset_Handler+0x8c>)
  40268a:	60bb      	str	r3, [r7, #8]
  40268c:	e004      	b.n	402698 <Reset_Handler+0x40>
                *pDest++ = 0;
  40268e:	68bb      	ldr	r3, [r7, #8]
  402690:	1d1a      	adds	r2, r3, #4
  402692:	60ba      	str	r2, [r7, #8]
  402694:	2200      	movs	r2, #0
  402696:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  402698:	68bb      	ldr	r3, [r7, #8]
  40269a:	4a13      	ldr	r2, [pc, #76]	; (4026e8 <Reset_Handler+0x90>)
  40269c:	4293      	cmp	r3, r2
  40269e:	d3f6      	bcc.n	40268e <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  4026a0:	4b12      	ldr	r3, [pc, #72]	; (4026ec <Reset_Handler+0x94>)
  4026a2:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4026a4:	4a12      	ldr	r2, [pc, #72]	; (4026f0 <Reset_Handler+0x98>)
  4026a6:	68fb      	ldr	r3, [r7, #12]
  4026a8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4026ac:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  4026ae:	4b11      	ldr	r3, [pc, #68]	; (4026f4 <Reset_Handler+0x9c>)
  4026b0:	4798      	blx	r3
  4026b2:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  4026b4:	4a10      	ldr	r2, [pc, #64]	; (4026f8 <Reset_Handler+0xa0>)
  4026b6:	4b10      	ldr	r3, [pc, #64]	; (4026f8 <Reset_Handler+0xa0>)
  4026b8:	681b      	ldr	r3, [r3, #0]
  4026ba:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4026be:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4026c0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4026c4:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  4026c8:	6878      	ldr	r0, [r7, #4]
  4026ca:	4b0c      	ldr	r3, [pc, #48]	; (4026fc <Reset_Handler+0xa4>)
  4026cc:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  4026ce:	4b0c      	ldr	r3, [pc, #48]	; (402700 <Reset_Handler+0xa8>)
  4026d0:	4798      	blx	r3

        /* Branch to main function */
        main();
  4026d2:	4b0c      	ldr	r3, [pc, #48]	; (402704 <Reset_Handler+0xac>)
  4026d4:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4026d6:	e7fe      	b.n	4026d6 <Reset_Handler+0x7e>
  4026d8:	00405c18 	.word	0x00405c18
  4026dc:	20400000 	.word	0x20400000
  4026e0:	204009b8 	.word	0x204009b8
  4026e4:	204009b8 	.word	0x204009b8
  4026e8:	20400b40 	.word	0x20400b40
  4026ec:	00400000 	.word	0x00400000
  4026f0:	e000ed00 	.word	0xe000ed00
  4026f4:	004025d1 	.word	0x004025d1
  4026f8:	e000ed88 	.word	0xe000ed88
  4026fc:	00402629 	.word	0x00402629
  402700:	004029e9 	.word	0x004029e9
  402704:	00400a85 	.word	0x00400a85

00402708 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402708:	b480      	push	{r7}
  40270a:	af00      	add	r7, sp, #0
        while (1) {
  40270c:	e7fe      	b.n	40270c <Dummy_Handler+0x4>
	...

00402710 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  402710:	b480      	push	{r7}
  402712:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  402714:	4b52      	ldr	r3, [pc, #328]	; (402860 <SystemCoreClockUpdate+0x150>)
  402716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402718:	f003 0303 	and.w	r3, r3, #3
  40271c:	2b01      	cmp	r3, #1
  40271e:	d014      	beq.n	40274a <SystemCoreClockUpdate+0x3a>
  402720:	2b01      	cmp	r3, #1
  402722:	d302      	bcc.n	40272a <SystemCoreClockUpdate+0x1a>
  402724:	2b02      	cmp	r3, #2
  402726:	d038      	beq.n	40279a <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  402728:	e07a      	b.n	402820 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40272a:	4b4e      	ldr	r3, [pc, #312]	; (402864 <SystemCoreClockUpdate+0x154>)
  40272c:	695b      	ldr	r3, [r3, #20]
  40272e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402732:	2b00      	cmp	r3, #0
  402734:	d004      	beq.n	402740 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402736:	4b4c      	ldr	r3, [pc, #304]	; (402868 <SystemCoreClockUpdate+0x158>)
  402738:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40273c:	601a      	str	r2, [r3, #0]
    break;
  40273e:	e06f      	b.n	402820 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402740:	4b49      	ldr	r3, [pc, #292]	; (402868 <SystemCoreClockUpdate+0x158>)
  402742:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402746:	601a      	str	r2, [r3, #0]
    break;
  402748:	e06a      	b.n	402820 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40274a:	4b45      	ldr	r3, [pc, #276]	; (402860 <SystemCoreClockUpdate+0x150>)
  40274c:	6a1b      	ldr	r3, [r3, #32]
  40274e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402752:	2b00      	cmp	r3, #0
  402754:	d003      	beq.n	40275e <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402756:	4b44      	ldr	r3, [pc, #272]	; (402868 <SystemCoreClockUpdate+0x158>)
  402758:	4a44      	ldr	r2, [pc, #272]	; (40286c <SystemCoreClockUpdate+0x15c>)
  40275a:	601a      	str	r2, [r3, #0]
    break;
  40275c:	e060      	b.n	402820 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40275e:	4b42      	ldr	r3, [pc, #264]	; (402868 <SystemCoreClockUpdate+0x158>)
  402760:	4a43      	ldr	r2, [pc, #268]	; (402870 <SystemCoreClockUpdate+0x160>)
  402762:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402764:	4b3e      	ldr	r3, [pc, #248]	; (402860 <SystemCoreClockUpdate+0x150>)
  402766:	6a1b      	ldr	r3, [r3, #32]
  402768:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40276c:	2b10      	cmp	r3, #16
  40276e:	d004      	beq.n	40277a <SystemCoreClockUpdate+0x6a>
  402770:	2b20      	cmp	r3, #32
  402772:	d008      	beq.n	402786 <SystemCoreClockUpdate+0x76>
  402774:	2b00      	cmp	r3, #0
  402776:	d00e      	beq.n	402796 <SystemCoreClockUpdate+0x86>
          break;
  402778:	e00e      	b.n	402798 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  40277a:	4b3b      	ldr	r3, [pc, #236]	; (402868 <SystemCoreClockUpdate+0x158>)
  40277c:	681b      	ldr	r3, [r3, #0]
  40277e:	005b      	lsls	r3, r3, #1
  402780:	4a39      	ldr	r2, [pc, #228]	; (402868 <SystemCoreClockUpdate+0x158>)
  402782:	6013      	str	r3, [r2, #0]
          break;
  402784:	e008      	b.n	402798 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  402786:	4b38      	ldr	r3, [pc, #224]	; (402868 <SystemCoreClockUpdate+0x158>)
  402788:	681a      	ldr	r2, [r3, #0]
  40278a:	4613      	mov	r3, r2
  40278c:	005b      	lsls	r3, r3, #1
  40278e:	4413      	add	r3, r2
  402790:	4a35      	ldr	r2, [pc, #212]	; (402868 <SystemCoreClockUpdate+0x158>)
  402792:	6013      	str	r3, [r2, #0]
          break;
  402794:	e000      	b.n	402798 <SystemCoreClockUpdate+0x88>
          break;
  402796:	bf00      	nop
    break;
  402798:	e042      	b.n	402820 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40279a:	4b31      	ldr	r3, [pc, #196]	; (402860 <SystemCoreClockUpdate+0x150>)
  40279c:	6a1b      	ldr	r3, [r3, #32]
  40279e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4027a2:	2b00      	cmp	r3, #0
  4027a4:	d003      	beq.n	4027ae <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4027a6:	4b30      	ldr	r3, [pc, #192]	; (402868 <SystemCoreClockUpdate+0x158>)
  4027a8:	4a30      	ldr	r2, [pc, #192]	; (40286c <SystemCoreClockUpdate+0x15c>)
  4027aa:	601a      	str	r2, [r3, #0]
  4027ac:	e01c      	b.n	4027e8 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4027ae:	4b2e      	ldr	r3, [pc, #184]	; (402868 <SystemCoreClockUpdate+0x158>)
  4027b0:	4a2f      	ldr	r2, [pc, #188]	; (402870 <SystemCoreClockUpdate+0x160>)
  4027b2:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4027b4:	4b2a      	ldr	r3, [pc, #168]	; (402860 <SystemCoreClockUpdate+0x150>)
  4027b6:	6a1b      	ldr	r3, [r3, #32]
  4027b8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4027bc:	2b10      	cmp	r3, #16
  4027be:	d004      	beq.n	4027ca <SystemCoreClockUpdate+0xba>
  4027c0:	2b20      	cmp	r3, #32
  4027c2:	d008      	beq.n	4027d6 <SystemCoreClockUpdate+0xc6>
  4027c4:	2b00      	cmp	r3, #0
  4027c6:	d00e      	beq.n	4027e6 <SystemCoreClockUpdate+0xd6>
          break;
  4027c8:	e00e      	b.n	4027e8 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  4027ca:	4b27      	ldr	r3, [pc, #156]	; (402868 <SystemCoreClockUpdate+0x158>)
  4027cc:	681b      	ldr	r3, [r3, #0]
  4027ce:	005b      	lsls	r3, r3, #1
  4027d0:	4a25      	ldr	r2, [pc, #148]	; (402868 <SystemCoreClockUpdate+0x158>)
  4027d2:	6013      	str	r3, [r2, #0]
          break;
  4027d4:	e008      	b.n	4027e8 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  4027d6:	4b24      	ldr	r3, [pc, #144]	; (402868 <SystemCoreClockUpdate+0x158>)
  4027d8:	681a      	ldr	r2, [r3, #0]
  4027da:	4613      	mov	r3, r2
  4027dc:	005b      	lsls	r3, r3, #1
  4027de:	4413      	add	r3, r2
  4027e0:	4a21      	ldr	r2, [pc, #132]	; (402868 <SystemCoreClockUpdate+0x158>)
  4027e2:	6013      	str	r3, [r2, #0]
          break;
  4027e4:	e000      	b.n	4027e8 <SystemCoreClockUpdate+0xd8>
          break;
  4027e6:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4027e8:	4b1d      	ldr	r3, [pc, #116]	; (402860 <SystemCoreClockUpdate+0x150>)
  4027ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4027ec:	f003 0303 	and.w	r3, r3, #3
  4027f0:	2b02      	cmp	r3, #2
  4027f2:	d114      	bne.n	40281e <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4027f4:	4b1a      	ldr	r3, [pc, #104]	; (402860 <SystemCoreClockUpdate+0x150>)
  4027f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4027f8:	0c1b      	lsrs	r3, r3, #16
  4027fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
  4027fe:	3301      	adds	r3, #1
  402800:	4a19      	ldr	r2, [pc, #100]	; (402868 <SystemCoreClockUpdate+0x158>)
  402802:	6812      	ldr	r2, [r2, #0]
  402804:	fb02 f303 	mul.w	r3, r2, r3
  402808:	4a17      	ldr	r2, [pc, #92]	; (402868 <SystemCoreClockUpdate+0x158>)
  40280a:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40280c:	4b14      	ldr	r3, [pc, #80]	; (402860 <SystemCoreClockUpdate+0x150>)
  40280e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402810:	b2db      	uxtb	r3, r3
  402812:	4a15      	ldr	r2, [pc, #84]	; (402868 <SystemCoreClockUpdate+0x158>)
  402814:	6812      	ldr	r2, [r2, #0]
  402816:	fbb2 f3f3 	udiv	r3, r2, r3
  40281a:	4a13      	ldr	r2, [pc, #76]	; (402868 <SystemCoreClockUpdate+0x158>)
  40281c:	6013      	str	r3, [r2, #0]
    break;
  40281e:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402820:	4b0f      	ldr	r3, [pc, #60]	; (402860 <SystemCoreClockUpdate+0x150>)
  402822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402824:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402828:	2b70      	cmp	r3, #112	; 0x70
  40282a:	d108      	bne.n	40283e <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  40282c:	4b0e      	ldr	r3, [pc, #56]	; (402868 <SystemCoreClockUpdate+0x158>)
  40282e:	681b      	ldr	r3, [r3, #0]
  402830:	4a10      	ldr	r2, [pc, #64]	; (402874 <SystemCoreClockUpdate+0x164>)
  402832:	fba2 2303 	umull	r2, r3, r2, r3
  402836:	085b      	lsrs	r3, r3, #1
  402838:	4a0b      	ldr	r2, [pc, #44]	; (402868 <SystemCoreClockUpdate+0x158>)
  40283a:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  40283c:	e00a      	b.n	402854 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40283e:	4b08      	ldr	r3, [pc, #32]	; (402860 <SystemCoreClockUpdate+0x150>)
  402840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402842:	091b      	lsrs	r3, r3, #4
  402844:	f003 0307 	and.w	r3, r3, #7
  402848:	4a07      	ldr	r2, [pc, #28]	; (402868 <SystemCoreClockUpdate+0x158>)
  40284a:	6812      	ldr	r2, [r2, #0]
  40284c:	fa22 f303 	lsr.w	r3, r2, r3
  402850:	4a05      	ldr	r2, [pc, #20]	; (402868 <SystemCoreClockUpdate+0x158>)
  402852:	6013      	str	r3, [r2, #0]
}
  402854:	bf00      	nop
  402856:	46bd      	mov	sp, r7
  402858:	f85d 7b04 	ldr.w	r7, [sp], #4
  40285c:	4770      	bx	lr
  40285e:	bf00      	nop
  402860:	400e0600 	.word	0x400e0600
  402864:	400e1810 	.word	0x400e1810
  402868:	20400008 	.word	0x20400008
  40286c:	00b71b00 	.word	0x00b71b00
  402870:	003d0900 	.word	0x003d0900
  402874:	aaaaaaab 	.word	0xaaaaaaab

00402878 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  402878:	b480      	push	{r7}
  40287a:	b083      	sub	sp, #12
  40287c:	af00      	add	r7, sp, #0
  40287e:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  402880:	687b      	ldr	r3, [r7, #4]
  402882:	4a1d      	ldr	r2, [pc, #116]	; (4028f8 <system_init_flash+0x80>)
  402884:	4293      	cmp	r3, r2
  402886:	d804      	bhi.n	402892 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402888:	4b1c      	ldr	r3, [pc, #112]	; (4028fc <system_init_flash+0x84>)
  40288a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40288e:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  402890:	e02b      	b.n	4028ea <system_init_flash+0x72>
    if (ul_clk < CHIP_FREQ_FWS_1)
  402892:	687b      	ldr	r3, [r7, #4]
  402894:	4a1a      	ldr	r2, [pc, #104]	; (402900 <system_init_flash+0x88>)
  402896:	4293      	cmp	r3, r2
  402898:	d803      	bhi.n	4028a2 <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40289a:	4b18      	ldr	r3, [pc, #96]	; (4028fc <system_init_flash+0x84>)
  40289c:	4a19      	ldr	r2, [pc, #100]	; (402904 <system_init_flash+0x8c>)
  40289e:	601a      	str	r2, [r3, #0]
}
  4028a0:	e023      	b.n	4028ea <system_init_flash+0x72>
      if (ul_clk < CHIP_FREQ_FWS_2)
  4028a2:	687b      	ldr	r3, [r7, #4]
  4028a4:	4a18      	ldr	r2, [pc, #96]	; (402908 <system_init_flash+0x90>)
  4028a6:	4293      	cmp	r3, r2
  4028a8:	d803      	bhi.n	4028b2 <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4028aa:	4b14      	ldr	r3, [pc, #80]	; (4028fc <system_init_flash+0x84>)
  4028ac:	4a17      	ldr	r2, [pc, #92]	; (40290c <system_init_flash+0x94>)
  4028ae:	601a      	str	r2, [r3, #0]
}
  4028b0:	e01b      	b.n	4028ea <system_init_flash+0x72>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4028b2:	687b      	ldr	r3, [r7, #4]
  4028b4:	4a16      	ldr	r2, [pc, #88]	; (402910 <system_init_flash+0x98>)
  4028b6:	4293      	cmp	r3, r2
  4028b8:	d803      	bhi.n	4028c2 <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4028ba:	4b10      	ldr	r3, [pc, #64]	; (4028fc <system_init_flash+0x84>)
  4028bc:	4a15      	ldr	r2, [pc, #84]	; (402914 <system_init_flash+0x9c>)
  4028be:	601a      	str	r2, [r3, #0]
}
  4028c0:	e013      	b.n	4028ea <system_init_flash+0x72>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4028c2:	687b      	ldr	r3, [r7, #4]
  4028c4:	4a14      	ldr	r2, [pc, #80]	; (402918 <system_init_flash+0xa0>)
  4028c6:	4293      	cmp	r3, r2
  4028c8:	d804      	bhi.n	4028d4 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4028ca:	4b0c      	ldr	r3, [pc, #48]	; (4028fc <system_init_flash+0x84>)
  4028cc:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4028d0:	601a      	str	r2, [r3, #0]
}
  4028d2:	e00a      	b.n	4028ea <system_init_flash+0x72>
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4028d4:	687b      	ldr	r3, [r7, #4]
  4028d6:	4a11      	ldr	r2, [pc, #68]	; (40291c <system_init_flash+0xa4>)
  4028d8:	4293      	cmp	r3, r2
  4028da:	d803      	bhi.n	4028e4 <system_init_flash+0x6c>
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4028dc:	4b07      	ldr	r3, [pc, #28]	; (4028fc <system_init_flash+0x84>)
  4028de:	4a10      	ldr	r2, [pc, #64]	; (402920 <system_init_flash+0xa8>)
  4028e0:	601a      	str	r2, [r3, #0]
}
  4028e2:	e002      	b.n	4028ea <system_init_flash+0x72>
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4028e4:	4b05      	ldr	r3, [pc, #20]	; (4028fc <system_init_flash+0x84>)
  4028e6:	4a0f      	ldr	r2, [pc, #60]	; (402924 <system_init_flash+0xac>)
  4028e8:	601a      	str	r2, [r3, #0]
}
  4028ea:	bf00      	nop
  4028ec:	370c      	adds	r7, #12
  4028ee:	46bd      	mov	sp, r7
  4028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4028f4:	4770      	bx	lr
  4028f6:	bf00      	nop
  4028f8:	015ef3bf 	.word	0x015ef3bf
  4028fc:	400e0c00 	.word	0x400e0c00
  402900:	02bde77f 	.word	0x02bde77f
  402904:	04000100 	.word	0x04000100
  402908:	041cdb3f 	.word	0x041cdb3f
  40290c:	04000200 	.word	0x04000200
  402910:	057bceff 	.word	0x057bceff
  402914:	04000300 	.word	0x04000300
  402918:	06dac2bf 	.word	0x06dac2bf
  40291c:	0839b67f 	.word	0x0839b67f
  402920:	04000500 	.word	0x04000500
  402924:	04000600 	.word	0x04000600

00402928 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  402928:	b480      	push	{r7}
  40292a:	b085      	sub	sp, #20
  40292c:	af00      	add	r7, sp, #0
  40292e:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  402930:	4b10      	ldr	r3, [pc, #64]	; (402974 <_sbrk+0x4c>)
  402932:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  402934:	4b10      	ldr	r3, [pc, #64]	; (402978 <_sbrk+0x50>)
  402936:	681b      	ldr	r3, [r3, #0]
  402938:	2b00      	cmp	r3, #0
  40293a:	d102      	bne.n	402942 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  40293c:	4b0e      	ldr	r3, [pc, #56]	; (402978 <_sbrk+0x50>)
  40293e:	4a0f      	ldr	r2, [pc, #60]	; (40297c <_sbrk+0x54>)
  402940:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  402942:	4b0d      	ldr	r3, [pc, #52]	; (402978 <_sbrk+0x50>)
  402944:	681b      	ldr	r3, [r3, #0]
  402946:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  402948:	68ba      	ldr	r2, [r7, #8]
  40294a:	687b      	ldr	r3, [r7, #4]
  40294c:	441a      	add	r2, r3
  40294e:	68fb      	ldr	r3, [r7, #12]
  402950:	429a      	cmp	r2, r3
  402952:	dd02      	ble.n	40295a <_sbrk+0x32>
		return (caddr_t) -1;	
  402954:	f04f 33ff 	mov.w	r3, #4294967295
  402958:	e006      	b.n	402968 <_sbrk+0x40>
	}

	heap += incr;
  40295a:	4b07      	ldr	r3, [pc, #28]	; (402978 <_sbrk+0x50>)
  40295c:	681a      	ldr	r2, [r3, #0]
  40295e:	687b      	ldr	r3, [r7, #4]
  402960:	4413      	add	r3, r2
  402962:	4a05      	ldr	r2, [pc, #20]	; (402978 <_sbrk+0x50>)
  402964:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  402966:	68bb      	ldr	r3, [r7, #8]
}
  402968:	4618      	mov	r0, r3
  40296a:	3714      	adds	r7, #20
  40296c:	46bd      	mov	sp, r7
  40296e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402972:	4770      	bx	lr
  402974:	2045fffc 	.word	0x2045fffc
  402978:	20400a4c 	.word	0x20400a4c
  40297c:	20402d40 	.word	0x20402d40

00402980 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  402980:	b480      	push	{r7}
  402982:	b083      	sub	sp, #12
  402984:	af00      	add	r7, sp, #0
  402986:	6078      	str	r0, [r7, #4]
	return -1;
  402988:	f04f 33ff 	mov.w	r3, #4294967295
}
  40298c:	4618      	mov	r0, r3
  40298e:	370c      	adds	r7, #12
  402990:	46bd      	mov	sp, r7
  402992:	f85d 7b04 	ldr.w	r7, [sp], #4
  402996:	4770      	bx	lr

00402998 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  402998:	b480      	push	{r7}
  40299a:	b083      	sub	sp, #12
  40299c:	af00      	add	r7, sp, #0
  40299e:	6078      	str	r0, [r7, #4]
  4029a0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  4029a2:	683b      	ldr	r3, [r7, #0]
  4029a4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4029a8:	605a      	str	r2, [r3, #4]

	return 0;
  4029aa:	2300      	movs	r3, #0
}
  4029ac:	4618      	mov	r0, r3
  4029ae:	370c      	adds	r7, #12
  4029b0:	46bd      	mov	sp, r7
  4029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4029b6:	4770      	bx	lr

004029b8 <_isatty>:

extern int _isatty(int file)
{
  4029b8:	b480      	push	{r7}
  4029ba:	b083      	sub	sp, #12
  4029bc:	af00      	add	r7, sp, #0
  4029be:	6078      	str	r0, [r7, #4]
	return 1;
  4029c0:	2301      	movs	r3, #1
}
  4029c2:	4618      	mov	r0, r3
  4029c4:	370c      	adds	r7, #12
  4029c6:	46bd      	mov	sp, r7
  4029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4029cc:	4770      	bx	lr

004029ce <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  4029ce:	b480      	push	{r7}
  4029d0:	b085      	sub	sp, #20
  4029d2:	af00      	add	r7, sp, #0
  4029d4:	60f8      	str	r0, [r7, #12]
  4029d6:	60b9      	str	r1, [r7, #8]
  4029d8:	607a      	str	r2, [r7, #4]
	return 0;
  4029da:	2300      	movs	r3, #0
}
  4029dc:	4618      	mov	r0, r3
  4029de:	3714      	adds	r7, #20
  4029e0:	46bd      	mov	sp, r7
  4029e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4029e6:	4770      	bx	lr

004029e8 <__libc_init_array>:
  4029e8:	b570      	push	{r4, r5, r6, lr}
  4029ea:	4e0f      	ldr	r6, [pc, #60]	; (402a28 <__libc_init_array+0x40>)
  4029ec:	4d0f      	ldr	r5, [pc, #60]	; (402a2c <__libc_init_array+0x44>)
  4029ee:	1b76      	subs	r6, r6, r5
  4029f0:	10b6      	asrs	r6, r6, #2
  4029f2:	bf18      	it	ne
  4029f4:	2400      	movne	r4, #0
  4029f6:	d005      	beq.n	402a04 <__libc_init_array+0x1c>
  4029f8:	3401      	adds	r4, #1
  4029fa:	f855 3b04 	ldr.w	r3, [r5], #4
  4029fe:	4798      	blx	r3
  402a00:	42a6      	cmp	r6, r4
  402a02:	d1f9      	bne.n	4029f8 <__libc_init_array+0x10>
  402a04:	4e0a      	ldr	r6, [pc, #40]	; (402a30 <__libc_init_array+0x48>)
  402a06:	4d0b      	ldr	r5, [pc, #44]	; (402a34 <__libc_init_array+0x4c>)
  402a08:	1b76      	subs	r6, r6, r5
  402a0a:	f003 f8ef 	bl	405bec <_init>
  402a0e:	10b6      	asrs	r6, r6, #2
  402a10:	bf18      	it	ne
  402a12:	2400      	movne	r4, #0
  402a14:	d006      	beq.n	402a24 <__libc_init_array+0x3c>
  402a16:	3401      	adds	r4, #1
  402a18:	f855 3b04 	ldr.w	r3, [r5], #4
  402a1c:	4798      	blx	r3
  402a1e:	42a6      	cmp	r6, r4
  402a20:	d1f9      	bne.n	402a16 <__libc_init_array+0x2e>
  402a22:	bd70      	pop	{r4, r5, r6, pc}
  402a24:	bd70      	pop	{r4, r5, r6, pc}
  402a26:	bf00      	nop
  402a28:	00405bf8 	.word	0x00405bf8
  402a2c:	00405bf8 	.word	0x00405bf8
  402a30:	00405c00 	.word	0x00405c00
  402a34:	00405bf8 	.word	0x00405bf8

00402a38 <iprintf>:
  402a38:	b40f      	push	{r0, r1, r2, r3}
  402a3a:	b500      	push	{lr}
  402a3c:	4907      	ldr	r1, [pc, #28]	; (402a5c <iprintf+0x24>)
  402a3e:	b083      	sub	sp, #12
  402a40:	ab04      	add	r3, sp, #16
  402a42:	6808      	ldr	r0, [r1, #0]
  402a44:	f853 2b04 	ldr.w	r2, [r3], #4
  402a48:	6881      	ldr	r1, [r0, #8]
  402a4a:	9301      	str	r3, [sp, #4]
  402a4c:	f000 fac6 	bl	402fdc <_vfiprintf_r>
  402a50:	b003      	add	sp, #12
  402a52:	f85d eb04 	ldr.w	lr, [sp], #4
  402a56:	b004      	add	sp, #16
  402a58:	4770      	bx	lr
  402a5a:	bf00      	nop
  402a5c:	2040000c 	.word	0x2040000c

00402a60 <memcpy>:
  402a60:	4684      	mov	ip, r0
  402a62:	ea41 0300 	orr.w	r3, r1, r0
  402a66:	f013 0303 	ands.w	r3, r3, #3
  402a6a:	d16d      	bne.n	402b48 <memcpy+0xe8>
  402a6c:	3a40      	subs	r2, #64	; 0x40
  402a6e:	d341      	bcc.n	402af4 <memcpy+0x94>
  402a70:	f851 3b04 	ldr.w	r3, [r1], #4
  402a74:	f840 3b04 	str.w	r3, [r0], #4
  402a78:	f851 3b04 	ldr.w	r3, [r1], #4
  402a7c:	f840 3b04 	str.w	r3, [r0], #4
  402a80:	f851 3b04 	ldr.w	r3, [r1], #4
  402a84:	f840 3b04 	str.w	r3, [r0], #4
  402a88:	f851 3b04 	ldr.w	r3, [r1], #4
  402a8c:	f840 3b04 	str.w	r3, [r0], #4
  402a90:	f851 3b04 	ldr.w	r3, [r1], #4
  402a94:	f840 3b04 	str.w	r3, [r0], #4
  402a98:	f851 3b04 	ldr.w	r3, [r1], #4
  402a9c:	f840 3b04 	str.w	r3, [r0], #4
  402aa0:	f851 3b04 	ldr.w	r3, [r1], #4
  402aa4:	f840 3b04 	str.w	r3, [r0], #4
  402aa8:	f851 3b04 	ldr.w	r3, [r1], #4
  402aac:	f840 3b04 	str.w	r3, [r0], #4
  402ab0:	f851 3b04 	ldr.w	r3, [r1], #4
  402ab4:	f840 3b04 	str.w	r3, [r0], #4
  402ab8:	f851 3b04 	ldr.w	r3, [r1], #4
  402abc:	f840 3b04 	str.w	r3, [r0], #4
  402ac0:	f851 3b04 	ldr.w	r3, [r1], #4
  402ac4:	f840 3b04 	str.w	r3, [r0], #4
  402ac8:	f851 3b04 	ldr.w	r3, [r1], #4
  402acc:	f840 3b04 	str.w	r3, [r0], #4
  402ad0:	f851 3b04 	ldr.w	r3, [r1], #4
  402ad4:	f840 3b04 	str.w	r3, [r0], #4
  402ad8:	f851 3b04 	ldr.w	r3, [r1], #4
  402adc:	f840 3b04 	str.w	r3, [r0], #4
  402ae0:	f851 3b04 	ldr.w	r3, [r1], #4
  402ae4:	f840 3b04 	str.w	r3, [r0], #4
  402ae8:	f851 3b04 	ldr.w	r3, [r1], #4
  402aec:	f840 3b04 	str.w	r3, [r0], #4
  402af0:	3a40      	subs	r2, #64	; 0x40
  402af2:	d2bd      	bcs.n	402a70 <memcpy+0x10>
  402af4:	3230      	adds	r2, #48	; 0x30
  402af6:	d311      	bcc.n	402b1c <memcpy+0xbc>
  402af8:	f851 3b04 	ldr.w	r3, [r1], #4
  402afc:	f840 3b04 	str.w	r3, [r0], #4
  402b00:	f851 3b04 	ldr.w	r3, [r1], #4
  402b04:	f840 3b04 	str.w	r3, [r0], #4
  402b08:	f851 3b04 	ldr.w	r3, [r1], #4
  402b0c:	f840 3b04 	str.w	r3, [r0], #4
  402b10:	f851 3b04 	ldr.w	r3, [r1], #4
  402b14:	f840 3b04 	str.w	r3, [r0], #4
  402b18:	3a10      	subs	r2, #16
  402b1a:	d2ed      	bcs.n	402af8 <memcpy+0x98>
  402b1c:	320c      	adds	r2, #12
  402b1e:	d305      	bcc.n	402b2c <memcpy+0xcc>
  402b20:	f851 3b04 	ldr.w	r3, [r1], #4
  402b24:	f840 3b04 	str.w	r3, [r0], #4
  402b28:	3a04      	subs	r2, #4
  402b2a:	d2f9      	bcs.n	402b20 <memcpy+0xc0>
  402b2c:	3204      	adds	r2, #4
  402b2e:	d008      	beq.n	402b42 <memcpy+0xe2>
  402b30:	07d2      	lsls	r2, r2, #31
  402b32:	bf1c      	itt	ne
  402b34:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402b38:	f800 3b01 	strbne.w	r3, [r0], #1
  402b3c:	d301      	bcc.n	402b42 <memcpy+0xe2>
  402b3e:	880b      	ldrh	r3, [r1, #0]
  402b40:	8003      	strh	r3, [r0, #0]
  402b42:	4660      	mov	r0, ip
  402b44:	4770      	bx	lr
  402b46:	bf00      	nop
  402b48:	2a08      	cmp	r2, #8
  402b4a:	d313      	bcc.n	402b74 <memcpy+0x114>
  402b4c:	078b      	lsls	r3, r1, #30
  402b4e:	d08d      	beq.n	402a6c <memcpy+0xc>
  402b50:	f010 0303 	ands.w	r3, r0, #3
  402b54:	d08a      	beq.n	402a6c <memcpy+0xc>
  402b56:	f1c3 0304 	rsb	r3, r3, #4
  402b5a:	1ad2      	subs	r2, r2, r3
  402b5c:	07db      	lsls	r3, r3, #31
  402b5e:	bf1c      	itt	ne
  402b60:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402b64:	f800 3b01 	strbne.w	r3, [r0], #1
  402b68:	d380      	bcc.n	402a6c <memcpy+0xc>
  402b6a:	f831 3b02 	ldrh.w	r3, [r1], #2
  402b6e:	f820 3b02 	strh.w	r3, [r0], #2
  402b72:	e77b      	b.n	402a6c <memcpy+0xc>
  402b74:	3a04      	subs	r2, #4
  402b76:	d3d9      	bcc.n	402b2c <memcpy+0xcc>
  402b78:	3a01      	subs	r2, #1
  402b7a:	f811 3b01 	ldrb.w	r3, [r1], #1
  402b7e:	f800 3b01 	strb.w	r3, [r0], #1
  402b82:	d2f9      	bcs.n	402b78 <memcpy+0x118>
  402b84:	780b      	ldrb	r3, [r1, #0]
  402b86:	7003      	strb	r3, [r0, #0]
  402b88:	784b      	ldrb	r3, [r1, #1]
  402b8a:	7043      	strb	r3, [r0, #1]
  402b8c:	788b      	ldrb	r3, [r1, #2]
  402b8e:	7083      	strb	r3, [r0, #2]
  402b90:	4660      	mov	r0, ip
  402b92:	4770      	bx	lr

00402b94 <memset>:
  402b94:	b470      	push	{r4, r5, r6}
  402b96:	0786      	lsls	r6, r0, #30
  402b98:	d046      	beq.n	402c28 <memset+0x94>
  402b9a:	1e54      	subs	r4, r2, #1
  402b9c:	2a00      	cmp	r2, #0
  402b9e:	d041      	beq.n	402c24 <memset+0x90>
  402ba0:	b2ca      	uxtb	r2, r1
  402ba2:	4603      	mov	r3, r0
  402ba4:	e002      	b.n	402bac <memset+0x18>
  402ba6:	f114 34ff 	adds.w	r4, r4, #4294967295
  402baa:	d33b      	bcc.n	402c24 <memset+0x90>
  402bac:	f803 2b01 	strb.w	r2, [r3], #1
  402bb0:	079d      	lsls	r5, r3, #30
  402bb2:	d1f8      	bne.n	402ba6 <memset+0x12>
  402bb4:	2c03      	cmp	r4, #3
  402bb6:	d92e      	bls.n	402c16 <memset+0x82>
  402bb8:	b2cd      	uxtb	r5, r1
  402bba:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402bbe:	2c0f      	cmp	r4, #15
  402bc0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402bc4:	d919      	bls.n	402bfa <memset+0x66>
  402bc6:	f103 0210 	add.w	r2, r3, #16
  402bca:	4626      	mov	r6, r4
  402bcc:	3e10      	subs	r6, #16
  402bce:	2e0f      	cmp	r6, #15
  402bd0:	f842 5c10 	str.w	r5, [r2, #-16]
  402bd4:	f842 5c0c 	str.w	r5, [r2, #-12]
  402bd8:	f842 5c08 	str.w	r5, [r2, #-8]
  402bdc:	f842 5c04 	str.w	r5, [r2, #-4]
  402be0:	f102 0210 	add.w	r2, r2, #16
  402be4:	d8f2      	bhi.n	402bcc <memset+0x38>
  402be6:	f1a4 0210 	sub.w	r2, r4, #16
  402bea:	f022 020f 	bic.w	r2, r2, #15
  402bee:	f004 040f 	and.w	r4, r4, #15
  402bf2:	3210      	adds	r2, #16
  402bf4:	2c03      	cmp	r4, #3
  402bf6:	4413      	add	r3, r2
  402bf8:	d90d      	bls.n	402c16 <memset+0x82>
  402bfa:	461e      	mov	r6, r3
  402bfc:	4622      	mov	r2, r4
  402bfe:	3a04      	subs	r2, #4
  402c00:	2a03      	cmp	r2, #3
  402c02:	f846 5b04 	str.w	r5, [r6], #4
  402c06:	d8fa      	bhi.n	402bfe <memset+0x6a>
  402c08:	1f22      	subs	r2, r4, #4
  402c0a:	f022 0203 	bic.w	r2, r2, #3
  402c0e:	3204      	adds	r2, #4
  402c10:	4413      	add	r3, r2
  402c12:	f004 0403 	and.w	r4, r4, #3
  402c16:	b12c      	cbz	r4, 402c24 <memset+0x90>
  402c18:	b2c9      	uxtb	r1, r1
  402c1a:	441c      	add	r4, r3
  402c1c:	f803 1b01 	strb.w	r1, [r3], #1
  402c20:	429c      	cmp	r4, r3
  402c22:	d1fb      	bne.n	402c1c <memset+0x88>
  402c24:	bc70      	pop	{r4, r5, r6}
  402c26:	4770      	bx	lr
  402c28:	4614      	mov	r4, r2
  402c2a:	4603      	mov	r3, r0
  402c2c:	e7c2      	b.n	402bb4 <memset+0x20>
  402c2e:	bf00      	nop

00402c30 <_puts_r>:
  402c30:	b5f0      	push	{r4, r5, r6, r7, lr}
  402c32:	4605      	mov	r5, r0
  402c34:	b089      	sub	sp, #36	; 0x24
  402c36:	4608      	mov	r0, r1
  402c38:	460c      	mov	r4, r1
  402c3a:	f000 f921 	bl	402e80 <strlen>
  402c3e:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402c40:	4f21      	ldr	r7, [pc, #132]	; (402cc8 <_puts_r+0x98>)
  402c42:	9404      	str	r4, [sp, #16]
  402c44:	2601      	movs	r6, #1
  402c46:	1c44      	adds	r4, r0, #1
  402c48:	a904      	add	r1, sp, #16
  402c4a:	2202      	movs	r2, #2
  402c4c:	9403      	str	r4, [sp, #12]
  402c4e:	9005      	str	r0, [sp, #20]
  402c50:	68ac      	ldr	r4, [r5, #8]
  402c52:	9706      	str	r7, [sp, #24]
  402c54:	9607      	str	r6, [sp, #28]
  402c56:	9101      	str	r1, [sp, #4]
  402c58:	9202      	str	r2, [sp, #8]
  402c5a:	b353      	cbz	r3, 402cb2 <_puts_r+0x82>
  402c5c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402c5e:	f013 0f01 	tst.w	r3, #1
  402c62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402c66:	b29a      	uxth	r2, r3
  402c68:	d101      	bne.n	402c6e <_puts_r+0x3e>
  402c6a:	0590      	lsls	r0, r2, #22
  402c6c:	d525      	bpl.n	402cba <_puts_r+0x8a>
  402c6e:	0491      	lsls	r1, r2, #18
  402c70:	d406      	bmi.n	402c80 <_puts_r+0x50>
  402c72:	6e62      	ldr	r2, [r4, #100]	; 0x64
  402c74:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402c78:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  402c7c:	81a3      	strh	r3, [r4, #12]
  402c7e:	6662      	str	r2, [r4, #100]	; 0x64
  402c80:	4628      	mov	r0, r5
  402c82:	aa01      	add	r2, sp, #4
  402c84:	4621      	mov	r1, r4
  402c86:	f001 fbab 	bl	4043e0 <__sfvwrite_r>
  402c8a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402c8c:	2800      	cmp	r0, #0
  402c8e:	bf0c      	ite	eq
  402c90:	250a      	moveq	r5, #10
  402c92:	f04f 35ff 	movne.w	r5, #4294967295
  402c96:	07da      	lsls	r2, r3, #31
  402c98:	d402      	bmi.n	402ca0 <_puts_r+0x70>
  402c9a:	89a3      	ldrh	r3, [r4, #12]
  402c9c:	059b      	lsls	r3, r3, #22
  402c9e:	d502      	bpl.n	402ca6 <_puts_r+0x76>
  402ca0:	4628      	mov	r0, r5
  402ca2:	b009      	add	sp, #36	; 0x24
  402ca4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402ca6:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402ca8:	f001 fd50 	bl	40474c <__retarget_lock_release_recursive>
  402cac:	4628      	mov	r0, r5
  402cae:	b009      	add	sp, #36	; 0x24
  402cb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402cb2:	4628      	mov	r0, r5
  402cb4:	f001 f988 	bl	403fc8 <__sinit>
  402cb8:	e7d0      	b.n	402c5c <_puts_r+0x2c>
  402cba:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402cbc:	f001 fd44 	bl	404748 <__retarget_lock_acquire_recursive>
  402cc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402cc4:	b29a      	uxth	r2, r3
  402cc6:	e7d2      	b.n	402c6e <_puts_r+0x3e>
  402cc8:	00405a84 	.word	0x00405a84

00402ccc <puts>:
  402ccc:	4b02      	ldr	r3, [pc, #8]	; (402cd8 <puts+0xc>)
  402cce:	4601      	mov	r1, r0
  402cd0:	6818      	ldr	r0, [r3, #0]
  402cd2:	f7ff bfad 	b.w	402c30 <_puts_r>
  402cd6:	bf00      	nop
  402cd8:	2040000c 	.word	0x2040000c

00402cdc <setbuf>:
  402cdc:	2900      	cmp	r1, #0
  402cde:	bf0c      	ite	eq
  402ce0:	2202      	moveq	r2, #2
  402ce2:	2200      	movne	r2, #0
  402ce4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402ce8:	f000 b800 	b.w	402cec <setvbuf>

00402cec <setvbuf>:
  402cec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402cf0:	4c61      	ldr	r4, [pc, #388]	; (402e78 <setvbuf+0x18c>)
  402cf2:	6825      	ldr	r5, [r4, #0]
  402cf4:	b083      	sub	sp, #12
  402cf6:	4604      	mov	r4, r0
  402cf8:	460f      	mov	r7, r1
  402cfa:	4690      	mov	r8, r2
  402cfc:	461e      	mov	r6, r3
  402cfe:	b115      	cbz	r5, 402d06 <setvbuf+0x1a>
  402d00:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402d02:	2b00      	cmp	r3, #0
  402d04:	d064      	beq.n	402dd0 <setvbuf+0xe4>
  402d06:	f1b8 0f02 	cmp.w	r8, #2
  402d0a:	d006      	beq.n	402d1a <setvbuf+0x2e>
  402d0c:	f1b8 0f01 	cmp.w	r8, #1
  402d10:	f200 809f 	bhi.w	402e52 <setvbuf+0x166>
  402d14:	2e00      	cmp	r6, #0
  402d16:	f2c0 809c 	blt.w	402e52 <setvbuf+0x166>
  402d1a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402d1c:	07d8      	lsls	r0, r3, #31
  402d1e:	d534      	bpl.n	402d8a <setvbuf+0x9e>
  402d20:	4621      	mov	r1, r4
  402d22:	4628      	mov	r0, r5
  402d24:	f001 f8f8 	bl	403f18 <_fflush_r>
  402d28:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402d2a:	b141      	cbz	r1, 402d3e <setvbuf+0x52>
  402d2c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402d30:	4299      	cmp	r1, r3
  402d32:	d002      	beq.n	402d3a <setvbuf+0x4e>
  402d34:	4628      	mov	r0, r5
  402d36:	f001 fa6d 	bl	404214 <_free_r>
  402d3a:	2300      	movs	r3, #0
  402d3c:	6323      	str	r3, [r4, #48]	; 0x30
  402d3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402d42:	2200      	movs	r2, #0
  402d44:	61a2      	str	r2, [r4, #24]
  402d46:	6062      	str	r2, [r4, #4]
  402d48:	061a      	lsls	r2, r3, #24
  402d4a:	d43a      	bmi.n	402dc2 <setvbuf+0xd6>
  402d4c:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  402d50:	f023 0303 	bic.w	r3, r3, #3
  402d54:	f1b8 0f02 	cmp.w	r8, #2
  402d58:	81a3      	strh	r3, [r4, #12]
  402d5a:	d01d      	beq.n	402d98 <setvbuf+0xac>
  402d5c:	ab01      	add	r3, sp, #4
  402d5e:	466a      	mov	r2, sp
  402d60:	4621      	mov	r1, r4
  402d62:	4628      	mov	r0, r5
  402d64:	f001 fcf4 	bl	404750 <__swhatbuf_r>
  402d68:	89a3      	ldrh	r3, [r4, #12]
  402d6a:	4318      	orrs	r0, r3
  402d6c:	81a0      	strh	r0, [r4, #12]
  402d6e:	2e00      	cmp	r6, #0
  402d70:	d132      	bne.n	402dd8 <setvbuf+0xec>
  402d72:	9e00      	ldr	r6, [sp, #0]
  402d74:	4630      	mov	r0, r6
  402d76:	f001 fd63 	bl	404840 <malloc>
  402d7a:	4607      	mov	r7, r0
  402d7c:	2800      	cmp	r0, #0
  402d7e:	d06b      	beq.n	402e58 <setvbuf+0x16c>
  402d80:	89a3      	ldrh	r3, [r4, #12]
  402d82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402d86:	81a3      	strh	r3, [r4, #12]
  402d88:	e028      	b.n	402ddc <setvbuf+0xf0>
  402d8a:	89a3      	ldrh	r3, [r4, #12]
  402d8c:	0599      	lsls	r1, r3, #22
  402d8e:	d4c7      	bmi.n	402d20 <setvbuf+0x34>
  402d90:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402d92:	f001 fcd9 	bl	404748 <__retarget_lock_acquire_recursive>
  402d96:	e7c3      	b.n	402d20 <setvbuf+0x34>
  402d98:	2500      	movs	r5, #0
  402d9a:	6e61      	ldr	r1, [r4, #100]	; 0x64
  402d9c:	2600      	movs	r6, #0
  402d9e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402da2:	f043 0302 	orr.w	r3, r3, #2
  402da6:	2001      	movs	r0, #1
  402da8:	60a6      	str	r6, [r4, #8]
  402daa:	07ce      	lsls	r6, r1, #31
  402dac:	81a3      	strh	r3, [r4, #12]
  402dae:	6022      	str	r2, [r4, #0]
  402db0:	6122      	str	r2, [r4, #16]
  402db2:	6160      	str	r0, [r4, #20]
  402db4:	d401      	bmi.n	402dba <setvbuf+0xce>
  402db6:	0598      	lsls	r0, r3, #22
  402db8:	d53e      	bpl.n	402e38 <setvbuf+0x14c>
  402dba:	4628      	mov	r0, r5
  402dbc:	b003      	add	sp, #12
  402dbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402dc2:	6921      	ldr	r1, [r4, #16]
  402dc4:	4628      	mov	r0, r5
  402dc6:	f001 fa25 	bl	404214 <_free_r>
  402dca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402dce:	e7bd      	b.n	402d4c <setvbuf+0x60>
  402dd0:	4628      	mov	r0, r5
  402dd2:	f001 f8f9 	bl	403fc8 <__sinit>
  402dd6:	e796      	b.n	402d06 <setvbuf+0x1a>
  402dd8:	2f00      	cmp	r7, #0
  402dda:	d0cb      	beq.n	402d74 <setvbuf+0x88>
  402ddc:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402dde:	2b00      	cmp	r3, #0
  402de0:	d033      	beq.n	402e4a <setvbuf+0x15e>
  402de2:	9b00      	ldr	r3, [sp, #0]
  402de4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402de8:	6027      	str	r7, [r4, #0]
  402dea:	429e      	cmp	r6, r3
  402dec:	bf1c      	itt	ne
  402dee:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  402df2:	81a2      	strhne	r2, [r4, #12]
  402df4:	f1b8 0f01 	cmp.w	r8, #1
  402df8:	bf04      	itt	eq
  402dfa:	f042 0201 	orreq.w	r2, r2, #1
  402dfe:	81a2      	strheq	r2, [r4, #12]
  402e00:	b292      	uxth	r2, r2
  402e02:	f012 0308 	ands.w	r3, r2, #8
  402e06:	6127      	str	r7, [r4, #16]
  402e08:	6166      	str	r6, [r4, #20]
  402e0a:	d00e      	beq.n	402e2a <setvbuf+0x13e>
  402e0c:	07d1      	lsls	r1, r2, #31
  402e0e:	d51a      	bpl.n	402e46 <setvbuf+0x15a>
  402e10:	6e65      	ldr	r5, [r4, #100]	; 0x64
  402e12:	4276      	negs	r6, r6
  402e14:	2300      	movs	r3, #0
  402e16:	f015 0501 	ands.w	r5, r5, #1
  402e1a:	61a6      	str	r6, [r4, #24]
  402e1c:	60a3      	str	r3, [r4, #8]
  402e1e:	d009      	beq.n	402e34 <setvbuf+0x148>
  402e20:	2500      	movs	r5, #0
  402e22:	4628      	mov	r0, r5
  402e24:	b003      	add	sp, #12
  402e26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402e2a:	60a3      	str	r3, [r4, #8]
  402e2c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  402e2e:	f015 0501 	ands.w	r5, r5, #1
  402e32:	d1f5      	bne.n	402e20 <setvbuf+0x134>
  402e34:	0593      	lsls	r3, r2, #22
  402e36:	d4c0      	bmi.n	402dba <setvbuf+0xce>
  402e38:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402e3a:	f001 fc87 	bl	40474c <__retarget_lock_release_recursive>
  402e3e:	4628      	mov	r0, r5
  402e40:	b003      	add	sp, #12
  402e42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402e46:	60a6      	str	r6, [r4, #8]
  402e48:	e7f0      	b.n	402e2c <setvbuf+0x140>
  402e4a:	4628      	mov	r0, r5
  402e4c:	f001 f8bc 	bl	403fc8 <__sinit>
  402e50:	e7c7      	b.n	402de2 <setvbuf+0xf6>
  402e52:	f04f 35ff 	mov.w	r5, #4294967295
  402e56:	e7b0      	b.n	402dba <setvbuf+0xce>
  402e58:	f8dd 9000 	ldr.w	r9, [sp]
  402e5c:	45b1      	cmp	r9, r6
  402e5e:	d004      	beq.n	402e6a <setvbuf+0x17e>
  402e60:	4648      	mov	r0, r9
  402e62:	f001 fced 	bl	404840 <malloc>
  402e66:	4607      	mov	r7, r0
  402e68:	b920      	cbnz	r0, 402e74 <setvbuf+0x188>
  402e6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402e6e:	f04f 35ff 	mov.w	r5, #4294967295
  402e72:	e792      	b.n	402d9a <setvbuf+0xae>
  402e74:	464e      	mov	r6, r9
  402e76:	e783      	b.n	402d80 <setvbuf+0x94>
  402e78:	2040000c 	.word	0x2040000c
  402e7c:	00000000 	.word	0x00000000

00402e80 <strlen>:
  402e80:	f890 f000 	pld	[r0]
  402e84:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  402e88:	f020 0107 	bic.w	r1, r0, #7
  402e8c:	f06f 0c00 	mvn.w	ip, #0
  402e90:	f010 0407 	ands.w	r4, r0, #7
  402e94:	f891 f020 	pld	[r1, #32]
  402e98:	f040 8049 	bne.w	402f2e <strlen+0xae>
  402e9c:	f04f 0400 	mov.w	r4, #0
  402ea0:	f06f 0007 	mvn.w	r0, #7
  402ea4:	e9d1 2300 	ldrd	r2, r3, [r1]
  402ea8:	f891 f040 	pld	[r1, #64]	; 0x40
  402eac:	f100 0008 	add.w	r0, r0, #8
  402eb0:	fa82 f24c 	uadd8	r2, r2, ip
  402eb4:	faa4 f28c 	sel	r2, r4, ip
  402eb8:	fa83 f34c 	uadd8	r3, r3, ip
  402ebc:	faa2 f38c 	sel	r3, r2, ip
  402ec0:	bb4b      	cbnz	r3, 402f16 <strlen+0x96>
  402ec2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  402ec6:	fa82 f24c 	uadd8	r2, r2, ip
  402eca:	f100 0008 	add.w	r0, r0, #8
  402ece:	faa4 f28c 	sel	r2, r4, ip
  402ed2:	fa83 f34c 	uadd8	r3, r3, ip
  402ed6:	faa2 f38c 	sel	r3, r2, ip
  402eda:	b9e3      	cbnz	r3, 402f16 <strlen+0x96>
  402edc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  402ee0:	fa82 f24c 	uadd8	r2, r2, ip
  402ee4:	f100 0008 	add.w	r0, r0, #8
  402ee8:	faa4 f28c 	sel	r2, r4, ip
  402eec:	fa83 f34c 	uadd8	r3, r3, ip
  402ef0:	faa2 f38c 	sel	r3, r2, ip
  402ef4:	b97b      	cbnz	r3, 402f16 <strlen+0x96>
  402ef6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  402efa:	f101 0120 	add.w	r1, r1, #32
  402efe:	fa82 f24c 	uadd8	r2, r2, ip
  402f02:	f100 0008 	add.w	r0, r0, #8
  402f06:	faa4 f28c 	sel	r2, r4, ip
  402f0a:	fa83 f34c 	uadd8	r3, r3, ip
  402f0e:	faa2 f38c 	sel	r3, r2, ip
  402f12:	2b00      	cmp	r3, #0
  402f14:	d0c6      	beq.n	402ea4 <strlen+0x24>
  402f16:	2a00      	cmp	r2, #0
  402f18:	bf04      	itt	eq
  402f1a:	3004      	addeq	r0, #4
  402f1c:	461a      	moveq	r2, r3
  402f1e:	ba12      	rev	r2, r2
  402f20:	fab2 f282 	clz	r2, r2
  402f24:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  402f28:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  402f2c:	4770      	bx	lr
  402f2e:	e9d1 2300 	ldrd	r2, r3, [r1]
  402f32:	f004 0503 	and.w	r5, r4, #3
  402f36:	f1c4 0000 	rsb	r0, r4, #0
  402f3a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  402f3e:	f014 0f04 	tst.w	r4, #4
  402f42:	f891 f040 	pld	[r1, #64]	; 0x40
  402f46:	fa0c f505 	lsl.w	r5, ip, r5
  402f4a:	ea62 0205 	orn	r2, r2, r5
  402f4e:	bf1c      	itt	ne
  402f50:	ea63 0305 	ornne	r3, r3, r5
  402f54:	4662      	movne	r2, ip
  402f56:	f04f 0400 	mov.w	r4, #0
  402f5a:	e7a9      	b.n	402eb0 <strlen+0x30>

00402f5c <__sprint_r.part.0>:
  402f5c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402f60:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  402f62:	049c      	lsls	r4, r3, #18
  402f64:	4693      	mov	fp, r2
  402f66:	d52f      	bpl.n	402fc8 <__sprint_r.part.0+0x6c>
  402f68:	6893      	ldr	r3, [r2, #8]
  402f6a:	6812      	ldr	r2, [r2, #0]
  402f6c:	b353      	cbz	r3, 402fc4 <__sprint_r.part.0+0x68>
  402f6e:	460e      	mov	r6, r1
  402f70:	4607      	mov	r7, r0
  402f72:	f102 0908 	add.w	r9, r2, #8
  402f76:	e919 0420 	ldmdb	r9, {r5, sl}
  402f7a:	ea5f 089a 	movs.w	r8, sl, lsr #2
  402f7e:	d017      	beq.n	402fb0 <__sprint_r.part.0+0x54>
  402f80:	3d04      	subs	r5, #4
  402f82:	2400      	movs	r4, #0
  402f84:	e001      	b.n	402f8a <__sprint_r.part.0+0x2e>
  402f86:	45a0      	cmp	r8, r4
  402f88:	d010      	beq.n	402fac <__sprint_r.part.0+0x50>
  402f8a:	4632      	mov	r2, r6
  402f8c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  402f90:	4638      	mov	r0, r7
  402f92:	f001 f8bb 	bl	40410c <_fputwc_r>
  402f96:	1c43      	adds	r3, r0, #1
  402f98:	f104 0401 	add.w	r4, r4, #1
  402f9c:	d1f3      	bne.n	402f86 <__sprint_r.part.0+0x2a>
  402f9e:	2300      	movs	r3, #0
  402fa0:	f8cb 3008 	str.w	r3, [fp, #8]
  402fa4:	f8cb 3004 	str.w	r3, [fp, #4]
  402fa8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402fac:	f8db 3008 	ldr.w	r3, [fp, #8]
  402fb0:	f02a 0a03 	bic.w	sl, sl, #3
  402fb4:	eba3 030a 	sub.w	r3, r3, sl
  402fb8:	f8cb 3008 	str.w	r3, [fp, #8]
  402fbc:	f109 0908 	add.w	r9, r9, #8
  402fc0:	2b00      	cmp	r3, #0
  402fc2:	d1d8      	bne.n	402f76 <__sprint_r.part.0+0x1a>
  402fc4:	2000      	movs	r0, #0
  402fc6:	e7ea      	b.n	402f9e <__sprint_r.part.0+0x42>
  402fc8:	f001 fa0a 	bl	4043e0 <__sfvwrite_r>
  402fcc:	2300      	movs	r3, #0
  402fce:	f8cb 3008 	str.w	r3, [fp, #8]
  402fd2:	f8cb 3004 	str.w	r3, [fp, #4]
  402fd6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402fda:	bf00      	nop

00402fdc <_vfiprintf_r>:
  402fdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402fe0:	b0ad      	sub	sp, #180	; 0xb4
  402fe2:	461d      	mov	r5, r3
  402fe4:	468b      	mov	fp, r1
  402fe6:	4690      	mov	r8, r2
  402fe8:	9307      	str	r3, [sp, #28]
  402fea:	9006      	str	r0, [sp, #24]
  402fec:	b118      	cbz	r0, 402ff6 <_vfiprintf_r+0x1a>
  402fee:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402ff0:	2b00      	cmp	r3, #0
  402ff2:	f000 80f3 	beq.w	4031dc <_vfiprintf_r+0x200>
  402ff6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  402ffa:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  402ffe:	07df      	lsls	r7, r3, #31
  403000:	b281      	uxth	r1, r0
  403002:	d402      	bmi.n	40300a <_vfiprintf_r+0x2e>
  403004:	058e      	lsls	r6, r1, #22
  403006:	f140 80fc 	bpl.w	403202 <_vfiprintf_r+0x226>
  40300a:	048c      	lsls	r4, r1, #18
  40300c:	d40a      	bmi.n	403024 <_vfiprintf_r+0x48>
  40300e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403012:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  403016:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40301a:	f8ab 100c 	strh.w	r1, [fp, #12]
  40301e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  403022:	b289      	uxth	r1, r1
  403024:	0708      	lsls	r0, r1, #28
  403026:	f140 80b3 	bpl.w	403190 <_vfiprintf_r+0x1b4>
  40302a:	f8db 3010 	ldr.w	r3, [fp, #16]
  40302e:	2b00      	cmp	r3, #0
  403030:	f000 80ae 	beq.w	403190 <_vfiprintf_r+0x1b4>
  403034:	f001 031a 	and.w	r3, r1, #26
  403038:	2b0a      	cmp	r3, #10
  40303a:	f000 80b5 	beq.w	4031a8 <_vfiprintf_r+0x1cc>
  40303e:	2300      	movs	r3, #0
  403040:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  403044:	930b      	str	r3, [sp, #44]	; 0x2c
  403046:	9311      	str	r3, [sp, #68]	; 0x44
  403048:	9310      	str	r3, [sp, #64]	; 0x40
  40304a:	9303      	str	r3, [sp, #12]
  40304c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  403050:	46ca      	mov	sl, r9
  403052:	f8cd b010 	str.w	fp, [sp, #16]
  403056:	f898 3000 	ldrb.w	r3, [r8]
  40305a:	4644      	mov	r4, r8
  40305c:	b1fb      	cbz	r3, 40309e <_vfiprintf_r+0xc2>
  40305e:	2b25      	cmp	r3, #37	; 0x25
  403060:	d102      	bne.n	403068 <_vfiprintf_r+0x8c>
  403062:	e01c      	b.n	40309e <_vfiprintf_r+0xc2>
  403064:	2b25      	cmp	r3, #37	; 0x25
  403066:	d003      	beq.n	403070 <_vfiprintf_r+0x94>
  403068:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40306c:	2b00      	cmp	r3, #0
  40306e:	d1f9      	bne.n	403064 <_vfiprintf_r+0x88>
  403070:	eba4 0508 	sub.w	r5, r4, r8
  403074:	b19d      	cbz	r5, 40309e <_vfiprintf_r+0xc2>
  403076:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403078:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40307a:	f8ca 8000 	str.w	r8, [sl]
  40307e:	3301      	adds	r3, #1
  403080:	442a      	add	r2, r5
  403082:	2b07      	cmp	r3, #7
  403084:	f8ca 5004 	str.w	r5, [sl, #4]
  403088:	9211      	str	r2, [sp, #68]	; 0x44
  40308a:	9310      	str	r3, [sp, #64]	; 0x40
  40308c:	dd7a      	ble.n	403184 <_vfiprintf_r+0x1a8>
  40308e:	2a00      	cmp	r2, #0
  403090:	f040 84b0 	bne.w	4039f4 <_vfiprintf_r+0xa18>
  403094:	9b03      	ldr	r3, [sp, #12]
  403096:	9210      	str	r2, [sp, #64]	; 0x40
  403098:	442b      	add	r3, r5
  40309a:	46ca      	mov	sl, r9
  40309c:	9303      	str	r3, [sp, #12]
  40309e:	7823      	ldrb	r3, [r4, #0]
  4030a0:	2b00      	cmp	r3, #0
  4030a2:	f000 83e0 	beq.w	403866 <_vfiprintf_r+0x88a>
  4030a6:	2000      	movs	r0, #0
  4030a8:	f04f 0300 	mov.w	r3, #0
  4030ac:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4030b0:	f104 0801 	add.w	r8, r4, #1
  4030b4:	7862      	ldrb	r2, [r4, #1]
  4030b6:	4605      	mov	r5, r0
  4030b8:	4606      	mov	r6, r0
  4030ba:	4603      	mov	r3, r0
  4030bc:	f04f 34ff 	mov.w	r4, #4294967295
  4030c0:	f108 0801 	add.w	r8, r8, #1
  4030c4:	f1a2 0120 	sub.w	r1, r2, #32
  4030c8:	2958      	cmp	r1, #88	; 0x58
  4030ca:	f200 82de 	bhi.w	40368a <_vfiprintf_r+0x6ae>
  4030ce:	e8df f011 	tbh	[pc, r1, lsl #1]
  4030d2:	0221      	.short	0x0221
  4030d4:	02dc02dc 	.word	0x02dc02dc
  4030d8:	02dc0229 	.word	0x02dc0229
  4030dc:	02dc02dc 	.word	0x02dc02dc
  4030e0:	02dc02dc 	.word	0x02dc02dc
  4030e4:	028902dc 	.word	0x028902dc
  4030e8:	02dc0295 	.word	0x02dc0295
  4030ec:	02bd00a2 	.word	0x02bd00a2
  4030f0:	019f02dc 	.word	0x019f02dc
  4030f4:	01a401a4 	.word	0x01a401a4
  4030f8:	01a401a4 	.word	0x01a401a4
  4030fc:	01a401a4 	.word	0x01a401a4
  403100:	01a401a4 	.word	0x01a401a4
  403104:	02dc01a4 	.word	0x02dc01a4
  403108:	02dc02dc 	.word	0x02dc02dc
  40310c:	02dc02dc 	.word	0x02dc02dc
  403110:	02dc02dc 	.word	0x02dc02dc
  403114:	02dc02dc 	.word	0x02dc02dc
  403118:	01b202dc 	.word	0x01b202dc
  40311c:	02dc02dc 	.word	0x02dc02dc
  403120:	02dc02dc 	.word	0x02dc02dc
  403124:	02dc02dc 	.word	0x02dc02dc
  403128:	02dc02dc 	.word	0x02dc02dc
  40312c:	02dc02dc 	.word	0x02dc02dc
  403130:	02dc0197 	.word	0x02dc0197
  403134:	02dc02dc 	.word	0x02dc02dc
  403138:	02dc02dc 	.word	0x02dc02dc
  40313c:	02dc019b 	.word	0x02dc019b
  403140:	025302dc 	.word	0x025302dc
  403144:	02dc02dc 	.word	0x02dc02dc
  403148:	02dc02dc 	.word	0x02dc02dc
  40314c:	02dc02dc 	.word	0x02dc02dc
  403150:	02dc02dc 	.word	0x02dc02dc
  403154:	02dc02dc 	.word	0x02dc02dc
  403158:	021b025a 	.word	0x021b025a
  40315c:	02dc02dc 	.word	0x02dc02dc
  403160:	026e02dc 	.word	0x026e02dc
  403164:	02dc021b 	.word	0x02dc021b
  403168:	027302dc 	.word	0x027302dc
  40316c:	01f502dc 	.word	0x01f502dc
  403170:	02090182 	.word	0x02090182
  403174:	02dc02d7 	.word	0x02dc02d7
  403178:	02dc029a 	.word	0x02dc029a
  40317c:	02dc00a7 	.word	0x02dc00a7
  403180:	022e02dc 	.word	0x022e02dc
  403184:	f10a 0a08 	add.w	sl, sl, #8
  403188:	9b03      	ldr	r3, [sp, #12]
  40318a:	442b      	add	r3, r5
  40318c:	9303      	str	r3, [sp, #12]
  40318e:	e786      	b.n	40309e <_vfiprintf_r+0xc2>
  403190:	4659      	mov	r1, fp
  403192:	9806      	ldr	r0, [sp, #24]
  403194:	f000 fdac 	bl	403cf0 <__swsetup_r>
  403198:	bb18      	cbnz	r0, 4031e2 <_vfiprintf_r+0x206>
  40319a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  40319e:	f001 031a 	and.w	r3, r1, #26
  4031a2:	2b0a      	cmp	r3, #10
  4031a4:	f47f af4b 	bne.w	40303e <_vfiprintf_r+0x62>
  4031a8:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  4031ac:	2b00      	cmp	r3, #0
  4031ae:	f6ff af46 	blt.w	40303e <_vfiprintf_r+0x62>
  4031b2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4031b6:	07db      	lsls	r3, r3, #31
  4031b8:	d405      	bmi.n	4031c6 <_vfiprintf_r+0x1ea>
  4031ba:	058f      	lsls	r7, r1, #22
  4031bc:	d403      	bmi.n	4031c6 <_vfiprintf_r+0x1ea>
  4031be:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4031c2:	f001 fac3 	bl	40474c <__retarget_lock_release_recursive>
  4031c6:	462b      	mov	r3, r5
  4031c8:	4642      	mov	r2, r8
  4031ca:	4659      	mov	r1, fp
  4031cc:	9806      	ldr	r0, [sp, #24]
  4031ce:	f000 fd4d 	bl	403c6c <__sbprintf>
  4031d2:	9003      	str	r0, [sp, #12]
  4031d4:	9803      	ldr	r0, [sp, #12]
  4031d6:	b02d      	add	sp, #180	; 0xb4
  4031d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4031dc:	f000 fef4 	bl	403fc8 <__sinit>
  4031e0:	e709      	b.n	402ff6 <_vfiprintf_r+0x1a>
  4031e2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4031e6:	07d9      	lsls	r1, r3, #31
  4031e8:	d404      	bmi.n	4031f4 <_vfiprintf_r+0x218>
  4031ea:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4031ee:	059a      	lsls	r2, r3, #22
  4031f0:	f140 84aa 	bpl.w	403b48 <_vfiprintf_r+0xb6c>
  4031f4:	f04f 33ff 	mov.w	r3, #4294967295
  4031f8:	9303      	str	r3, [sp, #12]
  4031fa:	9803      	ldr	r0, [sp, #12]
  4031fc:	b02d      	add	sp, #180	; 0xb4
  4031fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403202:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403206:	f001 fa9f 	bl	404748 <__retarget_lock_acquire_recursive>
  40320a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40320e:	b281      	uxth	r1, r0
  403210:	e6fb      	b.n	40300a <_vfiprintf_r+0x2e>
  403212:	4276      	negs	r6, r6
  403214:	9207      	str	r2, [sp, #28]
  403216:	f043 0304 	orr.w	r3, r3, #4
  40321a:	f898 2000 	ldrb.w	r2, [r8]
  40321e:	e74f      	b.n	4030c0 <_vfiprintf_r+0xe4>
  403220:	9608      	str	r6, [sp, #32]
  403222:	069e      	lsls	r6, r3, #26
  403224:	f100 8450 	bmi.w	403ac8 <_vfiprintf_r+0xaec>
  403228:	9907      	ldr	r1, [sp, #28]
  40322a:	06dd      	lsls	r5, r3, #27
  40322c:	460a      	mov	r2, r1
  40322e:	f100 83ef 	bmi.w	403a10 <_vfiprintf_r+0xa34>
  403232:	0658      	lsls	r0, r3, #25
  403234:	f140 83ec 	bpl.w	403a10 <_vfiprintf_r+0xa34>
  403238:	880e      	ldrh	r6, [r1, #0]
  40323a:	3104      	adds	r1, #4
  40323c:	2700      	movs	r7, #0
  40323e:	2201      	movs	r2, #1
  403240:	9107      	str	r1, [sp, #28]
  403242:	f04f 0100 	mov.w	r1, #0
  403246:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  40324a:	2500      	movs	r5, #0
  40324c:	1c61      	adds	r1, r4, #1
  40324e:	f000 8116 	beq.w	40347e <_vfiprintf_r+0x4a2>
  403252:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  403256:	9102      	str	r1, [sp, #8]
  403258:	ea56 0107 	orrs.w	r1, r6, r7
  40325c:	f040 8114 	bne.w	403488 <_vfiprintf_r+0x4ac>
  403260:	2c00      	cmp	r4, #0
  403262:	f040 835c 	bne.w	40391e <_vfiprintf_r+0x942>
  403266:	2a00      	cmp	r2, #0
  403268:	f040 83b7 	bne.w	4039da <_vfiprintf_r+0x9fe>
  40326c:	f013 0301 	ands.w	r3, r3, #1
  403270:	9305      	str	r3, [sp, #20]
  403272:	f000 8457 	beq.w	403b24 <_vfiprintf_r+0xb48>
  403276:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40327a:	2330      	movs	r3, #48	; 0x30
  40327c:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  403280:	9b05      	ldr	r3, [sp, #20]
  403282:	42a3      	cmp	r3, r4
  403284:	bfb8      	it	lt
  403286:	4623      	movlt	r3, r4
  403288:	9301      	str	r3, [sp, #4]
  40328a:	b10d      	cbz	r5, 403290 <_vfiprintf_r+0x2b4>
  40328c:	3301      	adds	r3, #1
  40328e:	9301      	str	r3, [sp, #4]
  403290:	9b02      	ldr	r3, [sp, #8]
  403292:	f013 0302 	ands.w	r3, r3, #2
  403296:	9309      	str	r3, [sp, #36]	; 0x24
  403298:	d002      	beq.n	4032a0 <_vfiprintf_r+0x2c4>
  40329a:	9b01      	ldr	r3, [sp, #4]
  40329c:	3302      	adds	r3, #2
  40329e:	9301      	str	r3, [sp, #4]
  4032a0:	9b02      	ldr	r3, [sp, #8]
  4032a2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4032a6:	930a      	str	r3, [sp, #40]	; 0x28
  4032a8:	f040 8217 	bne.w	4036da <_vfiprintf_r+0x6fe>
  4032ac:	9b08      	ldr	r3, [sp, #32]
  4032ae:	9a01      	ldr	r2, [sp, #4]
  4032b0:	1a9d      	subs	r5, r3, r2
  4032b2:	2d00      	cmp	r5, #0
  4032b4:	f340 8211 	ble.w	4036da <_vfiprintf_r+0x6fe>
  4032b8:	2d10      	cmp	r5, #16
  4032ba:	f340 8490 	ble.w	403bde <_vfiprintf_r+0xc02>
  4032be:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4032c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4032c2:	4ec4      	ldr	r6, [pc, #784]	; (4035d4 <_vfiprintf_r+0x5f8>)
  4032c4:	46d6      	mov	lr, sl
  4032c6:	2710      	movs	r7, #16
  4032c8:	46a2      	mov	sl, r4
  4032ca:	4619      	mov	r1, r3
  4032cc:	9c06      	ldr	r4, [sp, #24]
  4032ce:	e007      	b.n	4032e0 <_vfiprintf_r+0x304>
  4032d0:	f101 0c02 	add.w	ip, r1, #2
  4032d4:	f10e 0e08 	add.w	lr, lr, #8
  4032d8:	4601      	mov	r1, r0
  4032da:	3d10      	subs	r5, #16
  4032dc:	2d10      	cmp	r5, #16
  4032de:	dd11      	ble.n	403304 <_vfiprintf_r+0x328>
  4032e0:	1c48      	adds	r0, r1, #1
  4032e2:	3210      	adds	r2, #16
  4032e4:	2807      	cmp	r0, #7
  4032e6:	9211      	str	r2, [sp, #68]	; 0x44
  4032e8:	e88e 00c0 	stmia.w	lr, {r6, r7}
  4032ec:	9010      	str	r0, [sp, #64]	; 0x40
  4032ee:	ddef      	ble.n	4032d0 <_vfiprintf_r+0x2f4>
  4032f0:	2a00      	cmp	r2, #0
  4032f2:	f040 81e4 	bne.w	4036be <_vfiprintf_r+0x6e2>
  4032f6:	3d10      	subs	r5, #16
  4032f8:	2d10      	cmp	r5, #16
  4032fa:	4611      	mov	r1, r2
  4032fc:	f04f 0c01 	mov.w	ip, #1
  403300:	46ce      	mov	lr, r9
  403302:	dced      	bgt.n	4032e0 <_vfiprintf_r+0x304>
  403304:	4654      	mov	r4, sl
  403306:	4661      	mov	r1, ip
  403308:	46f2      	mov	sl, lr
  40330a:	442a      	add	r2, r5
  40330c:	2907      	cmp	r1, #7
  40330e:	9211      	str	r2, [sp, #68]	; 0x44
  403310:	f8ca 6000 	str.w	r6, [sl]
  403314:	f8ca 5004 	str.w	r5, [sl, #4]
  403318:	9110      	str	r1, [sp, #64]	; 0x40
  40331a:	f300 82ec 	bgt.w	4038f6 <_vfiprintf_r+0x91a>
  40331e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403322:	f10a 0a08 	add.w	sl, sl, #8
  403326:	1c48      	adds	r0, r1, #1
  403328:	2d00      	cmp	r5, #0
  40332a:	f040 81de 	bne.w	4036ea <_vfiprintf_r+0x70e>
  40332e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403330:	2b00      	cmp	r3, #0
  403332:	f000 81f8 	beq.w	403726 <_vfiprintf_r+0x74a>
  403336:	3202      	adds	r2, #2
  403338:	a90e      	add	r1, sp, #56	; 0x38
  40333a:	2302      	movs	r3, #2
  40333c:	2807      	cmp	r0, #7
  40333e:	9211      	str	r2, [sp, #68]	; 0x44
  403340:	9010      	str	r0, [sp, #64]	; 0x40
  403342:	e88a 000a 	stmia.w	sl, {r1, r3}
  403346:	f340 81ea 	ble.w	40371e <_vfiprintf_r+0x742>
  40334a:	2a00      	cmp	r2, #0
  40334c:	f040 838c 	bne.w	403a68 <_vfiprintf_r+0xa8c>
  403350:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403352:	2b80      	cmp	r3, #128	; 0x80
  403354:	f04f 0001 	mov.w	r0, #1
  403358:	4611      	mov	r1, r2
  40335a:	46ca      	mov	sl, r9
  40335c:	f040 81e7 	bne.w	40372e <_vfiprintf_r+0x752>
  403360:	9b08      	ldr	r3, [sp, #32]
  403362:	9d01      	ldr	r5, [sp, #4]
  403364:	1b5e      	subs	r6, r3, r5
  403366:	2e00      	cmp	r6, #0
  403368:	f340 81e1 	ble.w	40372e <_vfiprintf_r+0x752>
  40336c:	2e10      	cmp	r6, #16
  40336e:	4d9a      	ldr	r5, [pc, #616]	; (4035d8 <_vfiprintf_r+0x5fc>)
  403370:	f340 8450 	ble.w	403c14 <_vfiprintf_r+0xc38>
  403374:	46d4      	mov	ip, sl
  403376:	2710      	movs	r7, #16
  403378:	46a2      	mov	sl, r4
  40337a:	9c06      	ldr	r4, [sp, #24]
  40337c:	e007      	b.n	40338e <_vfiprintf_r+0x3b2>
  40337e:	f101 0e02 	add.w	lr, r1, #2
  403382:	f10c 0c08 	add.w	ip, ip, #8
  403386:	4601      	mov	r1, r0
  403388:	3e10      	subs	r6, #16
  40338a:	2e10      	cmp	r6, #16
  40338c:	dd11      	ble.n	4033b2 <_vfiprintf_r+0x3d6>
  40338e:	1c48      	adds	r0, r1, #1
  403390:	3210      	adds	r2, #16
  403392:	2807      	cmp	r0, #7
  403394:	9211      	str	r2, [sp, #68]	; 0x44
  403396:	e88c 00a0 	stmia.w	ip, {r5, r7}
  40339a:	9010      	str	r0, [sp, #64]	; 0x40
  40339c:	ddef      	ble.n	40337e <_vfiprintf_r+0x3a2>
  40339e:	2a00      	cmp	r2, #0
  4033a0:	f040 829d 	bne.w	4038de <_vfiprintf_r+0x902>
  4033a4:	3e10      	subs	r6, #16
  4033a6:	2e10      	cmp	r6, #16
  4033a8:	f04f 0e01 	mov.w	lr, #1
  4033ac:	4611      	mov	r1, r2
  4033ae:	46cc      	mov	ip, r9
  4033b0:	dced      	bgt.n	40338e <_vfiprintf_r+0x3b2>
  4033b2:	4654      	mov	r4, sl
  4033b4:	46e2      	mov	sl, ip
  4033b6:	4432      	add	r2, r6
  4033b8:	f1be 0f07 	cmp.w	lr, #7
  4033bc:	9211      	str	r2, [sp, #68]	; 0x44
  4033be:	e88a 0060 	stmia.w	sl, {r5, r6}
  4033c2:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  4033c6:	f300 8369 	bgt.w	403a9c <_vfiprintf_r+0xac0>
  4033ca:	f10a 0a08 	add.w	sl, sl, #8
  4033ce:	f10e 0001 	add.w	r0, lr, #1
  4033d2:	4671      	mov	r1, lr
  4033d4:	e1ab      	b.n	40372e <_vfiprintf_r+0x752>
  4033d6:	9608      	str	r6, [sp, #32]
  4033d8:	f013 0220 	ands.w	r2, r3, #32
  4033dc:	f040 838c 	bne.w	403af8 <_vfiprintf_r+0xb1c>
  4033e0:	f013 0110 	ands.w	r1, r3, #16
  4033e4:	f040 831a 	bne.w	403a1c <_vfiprintf_r+0xa40>
  4033e8:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  4033ec:	f000 8316 	beq.w	403a1c <_vfiprintf_r+0xa40>
  4033f0:	9807      	ldr	r0, [sp, #28]
  4033f2:	460a      	mov	r2, r1
  4033f4:	4601      	mov	r1, r0
  4033f6:	3104      	adds	r1, #4
  4033f8:	8806      	ldrh	r6, [r0, #0]
  4033fa:	9107      	str	r1, [sp, #28]
  4033fc:	2700      	movs	r7, #0
  4033fe:	e720      	b.n	403242 <_vfiprintf_r+0x266>
  403400:	9608      	str	r6, [sp, #32]
  403402:	f043 0310 	orr.w	r3, r3, #16
  403406:	e7e7      	b.n	4033d8 <_vfiprintf_r+0x3fc>
  403408:	9608      	str	r6, [sp, #32]
  40340a:	f043 0310 	orr.w	r3, r3, #16
  40340e:	e708      	b.n	403222 <_vfiprintf_r+0x246>
  403410:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403414:	f898 2000 	ldrb.w	r2, [r8]
  403418:	e652      	b.n	4030c0 <_vfiprintf_r+0xe4>
  40341a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40341e:	2600      	movs	r6, #0
  403420:	f818 2b01 	ldrb.w	r2, [r8], #1
  403424:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  403428:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  40342c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  403430:	2909      	cmp	r1, #9
  403432:	d9f5      	bls.n	403420 <_vfiprintf_r+0x444>
  403434:	e646      	b.n	4030c4 <_vfiprintf_r+0xe8>
  403436:	9608      	str	r6, [sp, #32]
  403438:	2800      	cmp	r0, #0
  40343a:	f040 8408 	bne.w	403c4e <_vfiprintf_r+0xc72>
  40343e:	f043 0310 	orr.w	r3, r3, #16
  403442:	069e      	lsls	r6, r3, #26
  403444:	f100 834c 	bmi.w	403ae0 <_vfiprintf_r+0xb04>
  403448:	06dd      	lsls	r5, r3, #27
  40344a:	f100 82f3 	bmi.w	403a34 <_vfiprintf_r+0xa58>
  40344e:	0658      	lsls	r0, r3, #25
  403450:	f140 82f0 	bpl.w	403a34 <_vfiprintf_r+0xa58>
  403454:	9d07      	ldr	r5, [sp, #28]
  403456:	f9b5 6000 	ldrsh.w	r6, [r5]
  40345a:	462a      	mov	r2, r5
  40345c:	17f7      	asrs	r7, r6, #31
  40345e:	3204      	adds	r2, #4
  403460:	4630      	mov	r0, r6
  403462:	4639      	mov	r1, r7
  403464:	9207      	str	r2, [sp, #28]
  403466:	2800      	cmp	r0, #0
  403468:	f171 0200 	sbcs.w	r2, r1, #0
  40346c:	f2c0 835d 	blt.w	403b2a <_vfiprintf_r+0xb4e>
  403470:	1c61      	adds	r1, r4, #1
  403472:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403476:	f04f 0201 	mov.w	r2, #1
  40347a:	f47f aeea 	bne.w	403252 <_vfiprintf_r+0x276>
  40347e:	ea56 0107 	orrs.w	r1, r6, r7
  403482:	f000 824d 	beq.w	403920 <_vfiprintf_r+0x944>
  403486:	9302      	str	r3, [sp, #8]
  403488:	2a01      	cmp	r2, #1
  40348a:	f000 828c 	beq.w	4039a6 <_vfiprintf_r+0x9ca>
  40348e:	2a02      	cmp	r2, #2
  403490:	f040 825c 	bne.w	40394c <_vfiprintf_r+0x970>
  403494:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403496:	46cb      	mov	fp, r9
  403498:	0933      	lsrs	r3, r6, #4
  40349a:	f006 010f 	and.w	r1, r6, #15
  40349e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  4034a2:	093a      	lsrs	r2, r7, #4
  4034a4:	461e      	mov	r6, r3
  4034a6:	4617      	mov	r7, r2
  4034a8:	5c43      	ldrb	r3, [r0, r1]
  4034aa:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  4034ae:	ea56 0307 	orrs.w	r3, r6, r7
  4034b2:	d1f1      	bne.n	403498 <_vfiprintf_r+0x4bc>
  4034b4:	eba9 030b 	sub.w	r3, r9, fp
  4034b8:	9305      	str	r3, [sp, #20]
  4034ba:	e6e1      	b.n	403280 <_vfiprintf_r+0x2a4>
  4034bc:	2800      	cmp	r0, #0
  4034be:	f040 83c0 	bne.w	403c42 <_vfiprintf_r+0xc66>
  4034c2:	0699      	lsls	r1, r3, #26
  4034c4:	f100 8367 	bmi.w	403b96 <_vfiprintf_r+0xbba>
  4034c8:	06da      	lsls	r2, r3, #27
  4034ca:	f100 80f1 	bmi.w	4036b0 <_vfiprintf_r+0x6d4>
  4034ce:	065b      	lsls	r3, r3, #25
  4034d0:	f140 80ee 	bpl.w	4036b0 <_vfiprintf_r+0x6d4>
  4034d4:	9a07      	ldr	r2, [sp, #28]
  4034d6:	6813      	ldr	r3, [r2, #0]
  4034d8:	3204      	adds	r2, #4
  4034da:	9207      	str	r2, [sp, #28]
  4034dc:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  4034e0:	801a      	strh	r2, [r3, #0]
  4034e2:	e5b8      	b.n	403056 <_vfiprintf_r+0x7a>
  4034e4:	9807      	ldr	r0, [sp, #28]
  4034e6:	4a3d      	ldr	r2, [pc, #244]	; (4035dc <_vfiprintf_r+0x600>)
  4034e8:	9608      	str	r6, [sp, #32]
  4034ea:	920b      	str	r2, [sp, #44]	; 0x2c
  4034ec:	6806      	ldr	r6, [r0, #0]
  4034ee:	2278      	movs	r2, #120	; 0x78
  4034f0:	2130      	movs	r1, #48	; 0x30
  4034f2:	3004      	adds	r0, #4
  4034f4:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4034f8:	f043 0302 	orr.w	r3, r3, #2
  4034fc:	9007      	str	r0, [sp, #28]
  4034fe:	2700      	movs	r7, #0
  403500:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  403504:	2202      	movs	r2, #2
  403506:	e69c      	b.n	403242 <_vfiprintf_r+0x266>
  403508:	9608      	str	r6, [sp, #32]
  40350a:	2800      	cmp	r0, #0
  40350c:	d099      	beq.n	403442 <_vfiprintf_r+0x466>
  40350e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403512:	e796      	b.n	403442 <_vfiprintf_r+0x466>
  403514:	f898 2000 	ldrb.w	r2, [r8]
  403518:	2d00      	cmp	r5, #0
  40351a:	f47f add1 	bne.w	4030c0 <_vfiprintf_r+0xe4>
  40351e:	2001      	movs	r0, #1
  403520:	2520      	movs	r5, #32
  403522:	e5cd      	b.n	4030c0 <_vfiprintf_r+0xe4>
  403524:	f043 0301 	orr.w	r3, r3, #1
  403528:	f898 2000 	ldrb.w	r2, [r8]
  40352c:	e5c8      	b.n	4030c0 <_vfiprintf_r+0xe4>
  40352e:	9608      	str	r6, [sp, #32]
  403530:	2800      	cmp	r0, #0
  403532:	f040 8393 	bne.w	403c5c <_vfiprintf_r+0xc80>
  403536:	4929      	ldr	r1, [pc, #164]	; (4035dc <_vfiprintf_r+0x600>)
  403538:	910b      	str	r1, [sp, #44]	; 0x2c
  40353a:	069f      	lsls	r7, r3, #26
  40353c:	f100 82e8 	bmi.w	403b10 <_vfiprintf_r+0xb34>
  403540:	9807      	ldr	r0, [sp, #28]
  403542:	06de      	lsls	r6, r3, #27
  403544:	4601      	mov	r1, r0
  403546:	f100 8270 	bmi.w	403a2a <_vfiprintf_r+0xa4e>
  40354a:	065d      	lsls	r5, r3, #25
  40354c:	f140 826d 	bpl.w	403a2a <_vfiprintf_r+0xa4e>
  403550:	3104      	adds	r1, #4
  403552:	8806      	ldrh	r6, [r0, #0]
  403554:	9107      	str	r1, [sp, #28]
  403556:	2700      	movs	r7, #0
  403558:	07d8      	lsls	r0, r3, #31
  40355a:	f140 8222 	bpl.w	4039a2 <_vfiprintf_r+0x9c6>
  40355e:	ea56 0107 	orrs.w	r1, r6, r7
  403562:	f000 821e 	beq.w	4039a2 <_vfiprintf_r+0x9c6>
  403566:	2130      	movs	r1, #48	; 0x30
  403568:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  40356c:	f043 0302 	orr.w	r3, r3, #2
  403570:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  403574:	2202      	movs	r2, #2
  403576:	e664      	b.n	403242 <_vfiprintf_r+0x266>
  403578:	9608      	str	r6, [sp, #32]
  40357a:	2800      	cmp	r0, #0
  40357c:	f040 836b 	bne.w	403c56 <_vfiprintf_r+0xc7a>
  403580:	4917      	ldr	r1, [pc, #92]	; (4035e0 <_vfiprintf_r+0x604>)
  403582:	910b      	str	r1, [sp, #44]	; 0x2c
  403584:	e7d9      	b.n	40353a <_vfiprintf_r+0x55e>
  403586:	9907      	ldr	r1, [sp, #28]
  403588:	9608      	str	r6, [sp, #32]
  40358a:	680a      	ldr	r2, [r1, #0]
  40358c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  403590:	f04f 0000 	mov.w	r0, #0
  403594:	460a      	mov	r2, r1
  403596:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  40359a:	3204      	adds	r2, #4
  40359c:	2001      	movs	r0, #1
  40359e:	9001      	str	r0, [sp, #4]
  4035a0:	9207      	str	r2, [sp, #28]
  4035a2:	9005      	str	r0, [sp, #20]
  4035a4:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4035a8:	9302      	str	r3, [sp, #8]
  4035aa:	2400      	movs	r4, #0
  4035ac:	e670      	b.n	403290 <_vfiprintf_r+0x2b4>
  4035ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4035b2:	f898 2000 	ldrb.w	r2, [r8]
  4035b6:	e583      	b.n	4030c0 <_vfiprintf_r+0xe4>
  4035b8:	f898 2000 	ldrb.w	r2, [r8]
  4035bc:	2a6c      	cmp	r2, #108	; 0x6c
  4035be:	bf03      	ittte	eq
  4035c0:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  4035c4:	f043 0320 	orreq.w	r3, r3, #32
  4035c8:	f108 0801 	addeq.w	r8, r8, #1
  4035cc:	f043 0310 	orrne.w	r3, r3, #16
  4035d0:	e576      	b.n	4030c0 <_vfiprintf_r+0xe4>
  4035d2:	bf00      	nop
  4035d4:	00405ab8 	.word	0x00405ab8
  4035d8:	00405ac8 	.word	0x00405ac8
  4035dc:	00405a9c 	.word	0x00405a9c
  4035e0:	00405a88 	.word	0x00405a88
  4035e4:	9907      	ldr	r1, [sp, #28]
  4035e6:	680e      	ldr	r6, [r1, #0]
  4035e8:	460a      	mov	r2, r1
  4035ea:	2e00      	cmp	r6, #0
  4035ec:	f102 0204 	add.w	r2, r2, #4
  4035f0:	f6ff ae0f 	blt.w	403212 <_vfiprintf_r+0x236>
  4035f4:	9207      	str	r2, [sp, #28]
  4035f6:	f898 2000 	ldrb.w	r2, [r8]
  4035fa:	e561      	b.n	4030c0 <_vfiprintf_r+0xe4>
  4035fc:	f898 2000 	ldrb.w	r2, [r8]
  403600:	2001      	movs	r0, #1
  403602:	252b      	movs	r5, #43	; 0x2b
  403604:	e55c      	b.n	4030c0 <_vfiprintf_r+0xe4>
  403606:	9907      	ldr	r1, [sp, #28]
  403608:	9608      	str	r6, [sp, #32]
  40360a:	f8d1 b000 	ldr.w	fp, [r1]
  40360e:	f04f 0200 	mov.w	r2, #0
  403612:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403616:	1d0e      	adds	r6, r1, #4
  403618:	f1bb 0f00 	cmp.w	fp, #0
  40361c:	f000 82e5 	beq.w	403bea <_vfiprintf_r+0xc0e>
  403620:	1c67      	adds	r7, r4, #1
  403622:	f000 82c4 	beq.w	403bae <_vfiprintf_r+0xbd2>
  403626:	4622      	mov	r2, r4
  403628:	2100      	movs	r1, #0
  40362a:	4658      	mov	r0, fp
  40362c:	9301      	str	r3, [sp, #4]
  40362e:	f001 fbd7 	bl	404de0 <memchr>
  403632:	9b01      	ldr	r3, [sp, #4]
  403634:	2800      	cmp	r0, #0
  403636:	f000 82e5 	beq.w	403c04 <_vfiprintf_r+0xc28>
  40363a:	eba0 020b 	sub.w	r2, r0, fp
  40363e:	9205      	str	r2, [sp, #20]
  403640:	9607      	str	r6, [sp, #28]
  403642:	9302      	str	r3, [sp, #8]
  403644:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403648:	2400      	movs	r4, #0
  40364a:	e619      	b.n	403280 <_vfiprintf_r+0x2a4>
  40364c:	f898 2000 	ldrb.w	r2, [r8]
  403650:	2a2a      	cmp	r2, #42	; 0x2a
  403652:	f108 0701 	add.w	r7, r8, #1
  403656:	f000 82e9 	beq.w	403c2c <_vfiprintf_r+0xc50>
  40365a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40365e:	2909      	cmp	r1, #9
  403660:	46b8      	mov	r8, r7
  403662:	f04f 0400 	mov.w	r4, #0
  403666:	f63f ad2d 	bhi.w	4030c4 <_vfiprintf_r+0xe8>
  40366a:	f818 2b01 	ldrb.w	r2, [r8], #1
  40366e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403672:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  403676:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40367a:	2909      	cmp	r1, #9
  40367c:	d9f5      	bls.n	40366a <_vfiprintf_r+0x68e>
  40367e:	e521      	b.n	4030c4 <_vfiprintf_r+0xe8>
  403680:	f043 0320 	orr.w	r3, r3, #32
  403684:	f898 2000 	ldrb.w	r2, [r8]
  403688:	e51a      	b.n	4030c0 <_vfiprintf_r+0xe4>
  40368a:	9608      	str	r6, [sp, #32]
  40368c:	2800      	cmp	r0, #0
  40368e:	f040 82db 	bne.w	403c48 <_vfiprintf_r+0xc6c>
  403692:	2a00      	cmp	r2, #0
  403694:	f000 80e7 	beq.w	403866 <_vfiprintf_r+0x88a>
  403698:	2101      	movs	r1, #1
  40369a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40369e:	f04f 0200 	mov.w	r2, #0
  4036a2:	9101      	str	r1, [sp, #4]
  4036a4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4036a8:	9105      	str	r1, [sp, #20]
  4036aa:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4036ae:	e77b      	b.n	4035a8 <_vfiprintf_r+0x5cc>
  4036b0:	9a07      	ldr	r2, [sp, #28]
  4036b2:	6813      	ldr	r3, [r2, #0]
  4036b4:	3204      	adds	r2, #4
  4036b6:	9207      	str	r2, [sp, #28]
  4036b8:	9a03      	ldr	r2, [sp, #12]
  4036ba:	601a      	str	r2, [r3, #0]
  4036bc:	e4cb      	b.n	403056 <_vfiprintf_r+0x7a>
  4036be:	aa0f      	add	r2, sp, #60	; 0x3c
  4036c0:	9904      	ldr	r1, [sp, #16]
  4036c2:	4620      	mov	r0, r4
  4036c4:	f7ff fc4a 	bl	402f5c <__sprint_r.part.0>
  4036c8:	2800      	cmp	r0, #0
  4036ca:	f040 8139 	bne.w	403940 <_vfiprintf_r+0x964>
  4036ce:	9910      	ldr	r1, [sp, #64]	; 0x40
  4036d0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4036d2:	f101 0c01 	add.w	ip, r1, #1
  4036d6:	46ce      	mov	lr, r9
  4036d8:	e5ff      	b.n	4032da <_vfiprintf_r+0x2fe>
  4036da:	9910      	ldr	r1, [sp, #64]	; 0x40
  4036dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4036de:	1c48      	adds	r0, r1, #1
  4036e0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4036e4:	2d00      	cmp	r5, #0
  4036e6:	f43f ae22 	beq.w	40332e <_vfiprintf_r+0x352>
  4036ea:	3201      	adds	r2, #1
  4036ec:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  4036f0:	2101      	movs	r1, #1
  4036f2:	2807      	cmp	r0, #7
  4036f4:	9211      	str	r2, [sp, #68]	; 0x44
  4036f6:	9010      	str	r0, [sp, #64]	; 0x40
  4036f8:	f8ca 5000 	str.w	r5, [sl]
  4036fc:	f8ca 1004 	str.w	r1, [sl, #4]
  403700:	f340 8108 	ble.w	403914 <_vfiprintf_r+0x938>
  403704:	2a00      	cmp	r2, #0
  403706:	f040 81bc 	bne.w	403a82 <_vfiprintf_r+0xaa6>
  40370a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40370c:	2b00      	cmp	r3, #0
  40370e:	f43f ae1f 	beq.w	403350 <_vfiprintf_r+0x374>
  403712:	ab0e      	add	r3, sp, #56	; 0x38
  403714:	2202      	movs	r2, #2
  403716:	4608      	mov	r0, r1
  403718:	931c      	str	r3, [sp, #112]	; 0x70
  40371a:	921d      	str	r2, [sp, #116]	; 0x74
  40371c:	46ca      	mov	sl, r9
  40371e:	4601      	mov	r1, r0
  403720:	f10a 0a08 	add.w	sl, sl, #8
  403724:	3001      	adds	r0, #1
  403726:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403728:	2b80      	cmp	r3, #128	; 0x80
  40372a:	f43f ae19 	beq.w	403360 <_vfiprintf_r+0x384>
  40372e:	9b05      	ldr	r3, [sp, #20]
  403730:	1ae4      	subs	r4, r4, r3
  403732:	2c00      	cmp	r4, #0
  403734:	dd2e      	ble.n	403794 <_vfiprintf_r+0x7b8>
  403736:	2c10      	cmp	r4, #16
  403738:	4db3      	ldr	r5, [pc, #716]	; (403a08 <_vfiprintf_r+0xa2c>)
  40373a:	dd1e      	ble.n	40377a <_vfiprintf_r+0x79e>
  40373c:	46d6      	mov	lr, sl
  40373e:	2610      	movs	r6, #16
  403740:	9f06      	ldr	r7, [sp, #24]
  403742:	f8dd a010 	ldr.w	sl, [sp, #16]
  403746:	e006      	b.n	403756 <_vfiprintf_r+0x77a>
  403748:	1c88      	adds	r0, r1, #2
  40374a:	f10e 0e08 	add.w	lr, lr, #8
  40374e:	4619      	mov	r1, r3
  403750:	3c10      	subs	r4, #16
  403752:	2c10      	cmp	r4, #16
  403754:	dd10      	ble.n	403778 <_vfiprintf_r+0x79c>
  403756:	1c4b      	adds	r3, r1, #1
  403758:	3210      	adds	r2, #16
  40375a:	2b07      	cmp	r3, #7
  40375c:	9211      	str	r2, [sp, #68]	; 0x44
  40375e:	e88e 0060 	stmia.w	lr, {r5, r6}
  403762:	9310      	str	r3, [sp, #64]	; 0x40
  403764:	ddf0      	ble.n	403748 <_vfiprintf_r+0x76c>
  403766:	2a00      	cmp	r2, #0
  403768:	d165      	bne.n	403836 <_vfiprintf_r+0x85a>
  40376a:	3c10      	subs	r4, #16
  40376c:	2c10      	cmp	r4, #16
  40376e:	f04f 0001 	mov.w	r0, #1
  403772:	4611      	mov	r1, r2
  403774:	46ce      	mov	lr, r9
  403776:	dcee      	bgt.n	403756 <_vfiprintf_r+0x77a>
  403778:	46f2      	mov	sl, lr
  40377a:	4422      	add	r2, r4
  40377c:	2807      	cmp	r0, #7
  40377e:	9211      	str	r2, [sp, #68]	; 0x44
  403780:	f8ca 5000 	str.w	r5, [sl]
  403784:	f8ca 4004 	str.w	r4, [sl, #4]
  403788:	9010      	str	r0, [sp, #64]	; 0x40
  40378a:	f300 8085 	bgt.w	403898 <_vfiprintf_r+0x8bc>
  40378e:	f10a 0a08 	add.w	sl, sl, #8
  403792:	3001      	adds	r0, #1
  403794:	9905      	ldr	r1, [sp, #20]
  403796:	f8ca b000 	str.w	fp, [sl]
  40379a:	440a      	add	r2, r1
  40379c:	2807      	cmp	r0, #7
  40379e:	9211      	str	r2, [sp, #68]	; 0x44
  4037a0:	f8ca 1004 	str.w	r1, [sl, #4]
  4037a4:	9010      	str	r0, [sp, #64]	; 0x40
  4037a6:	f340 8082 	ble.w	4038ae <_vfiprintf_r+0x8d2>
  4037aa:	2a00      	cmp	r2, #0
  4037ac:	f040 8118 	bne.w	4039e0 <_vfiprintf_r+0xa04>
  4037b0:	9b02      	ldr	r3, [sp, #8]
  4037b2:	9210      	str	r2, [sp, #64]	; 0x40
  4037b4:	0758      	lsls	r0, r3, #29
  4037b6:	d535      	bpl.n	403824 <_vfiprintf_r+0x848>
  4037b8:	9b08      	ldr	r3, [sp, #32]
  4037ba:	9901      	ldr	r1, [sp, #4]
  4037bc:	1a5c      	subs	r4, r3, r1
  4037be:	2c00      	cmp	r4, #0
  4037c0:	f340 80e7 	ble.w	403992 <_vfiprintf_r+0x9b6>
  4037c4:	46ca      	mov	sl, r9
  4037c6:	2c10      	cmp	r4, #16
  4037c8:	f340 8218 	ble.w	403bfc <_vfiprintf_r+0xc20>
  4037cc:	9910      	ldr	r1, [sp, #64]	; 0x40
  4037ce:	4e8f      	ldr	r6, [pc, #572]	; (403a0c <_vfiprintf_r+0xa30>)
  4037d0:	9f06      	ldr	r7, [sp, #24]
  4037d2:	f8dd b010 	ldr.w	fp, [sp, #16]
  4037d6:	2510      	movs	r5, #16
  4037d8:	e006      	b.n	4037e8 <_vfiprintf_r+0x80c>
  4037da:	1c88      	adds	r0, r1, #2
  4037dc:	f10a 0a08 	add.w	sl, sl, #8
  4037e0:	4619      	mov	r1, r3
  4037e2:	3c10      	subs	r4, #16
  4037e4:	2c10      	cmp	r4, #16
  4037e6:	dd11      	ble.n	40380c <_vfiprintf_r+0x830>
  4037e8:	1c4b      	adds	r3, r1, #1
  4037ea:	3210      	adds	r2, #16
  4037ec:	2b07      	cmp	r3, #7
  4037ee:	9211      	str	r2, [sp, #68]	; 0x44
  4037f0:	f8ca 6000 	str.w	r6, [sl]
  4037f4:	f8ca 5004 	str.w	r5, [sl, #4]
  4037f8:	9310      	str	r3, [sp, #64]	; 0x40
  4037fa:	ddee      	ble.n	4037da <_vfiprintf_r+0x7fe>
  4037fc:	bb42      	cbnz	r2, 403850 <_vfiprintf_r+0x874>
  4037fe:	3c10      	subs	r4, #16
  403800:	2c10      	cmp	r4, #16
  403802:	f04f 0001 	mov.w	r0, #1
  403806:	4611      	mov	r1, r2
  403808:	46ca      	mov	sl, r9
  40380a:	dced      	bgt.n	4037e8 <_vfiprintf_r+0x80c>
  40380c:	4422      	add	r2, r4
  40380e:	2807      	cmp	r0, #7
  403810:	9211      	str	r2, [sp, #68]	; 0x44
  403812:	f8ca 6000 	str.w	r6, [sl]
  403816:	f8ca 4004 	str.w	r4, [sl, #4]
  40381a:	9010      	str	r0, [sp, #64]	; 0x40
  40381c:	dd51      	ble.n	4038c2 <_vfiprintf_r+0x8e6>
  40381e:	2a00      	cmp	r2, #0
  403820:	f040 819b 	bne.w	403b5a <_vfiprintf_r+0xb7e>
  403824:	9b03      	ldr	r3, [sp, #12]
  403826:	9a08      	ldr	r2, [sp, #32]
  403828:	9901      	ldr	r1, [sp, #4]
  40382a:	428a      	cmp	r2, r1
  40382c:	bfac      	ite	ge
  40382e:	189b      	addge	r3, r3, r2
  403830:	185b      	addlt	r3, r3, r1
  403832:	9303      	str	r3, [sp, #12]
  403834:	e04e      	b.n	4038d4 <_vfiprintf_r+0x8f8>
  403836:	aa0f      	add	r2, sp, #60	; 0x3c
  403838:	4651      	mov	r1, sl
  40383a:	4638      	mov	r0, r7
  40383c:	f7ff fb8e 	bl	402f5c <__sprint_r.part.0>
  403840:	2800      	cmp	r0, #0
  403842:	f040 813f 	bne.w	403ac4 <_vfiprintf_r+0xae8>
  403846:	9910      	ldr	r1, [sp, #64]	; 0x40
  403848:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40384a:	1c48      	adds	r0, r1, #1
  40384c:	46ce      	mov	lr, r9
  40384e:	e77f      	b.n	403750 <_vfiprintf_r+0x774>
  403850:	aa0f      	add	r2, sp, #60	; 0x3c
  403852:	4659      	mov	r1, fp
  403854:	4638      	mov	r0, r7
  403856:	f7ff fb81 	bl	402f5c <__sprint_r.part.0>
  40385a:	b960      	cbnz	r0, 403876 <_vfiprintf_r+0x89a>
  40385c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40385e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403860:	1c48      	adds	r0, r1, #1
  403862:	46ca      	mov	sl, r9
  403864:	e7bd      	b.n	4037e2 <_vfiprintf_r+0x806>
  403866:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403868:	f8dd b010 	ldr.w	fp, [sp, #16]
  40386c:	2b00      	cmp	r3, #0
  40386e:	f040 81d4 	bne.w	403c1a <_vfiprintf_r+0xc3e>
  403872:	2300      	movs	r3, #0
  403874:	9310      	str	r3, [sp, #64]	; 0x40
  403876:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40387a:	f013 0f01 	tst.w	r3, #1
  40387e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  403882:	d102      	bne.n	40388a <_vfiprintf_r+0x8ae>
  403884:	059a      	lsls	r2, r3, #22
  403886:	f140 80de 	bpl.w	403a46 <_vfiprintf_r+0xa6a>
  40388a:	065b      	lsls	r3, r3, #25
  40388c:	f53f acb2 	bmi.w	4031f4 <_vfiprintf_r+0x218>
  403890:	9803      	ldr	r0, [sp, #12]
  403892:	b02d      	add	sp, #180	; 0xb4
  403894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403898:	2a00      	cmp	r2, #0
  40389a:	f040 8106 	bne.w	403aaa <_vfiprintf_r+0xace>
  40389e:	9a05      	ldr	r2, [sp, #20]
  4038a0:	921d      	str	r2, [sp, #116]	; 0x74
  4038a2:	2301      	movs	r3, #1
  4038a4:	9211      	str	r2, [sp, #68]	; 0x44
  4038a6:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  4038aa:	9310      	str	r3, [sp, #64]	; 0x40
  4038ac:	46ca      	mov	sl, r9
  4038ae:	f10a 0a08 	add.w	sl, sl, #8
  4038b2:	9b02      	ldr	r3, [sp, #8]
  4038b4:	0759      	lsls	r1, r3, #29
  4038b6:	d504      	bpl.n	4038c2 <_vfiprintf_r+0x8e6>
  4038b8:	9b08      	ldr	r3, [sp, #32]
  4038ba:	9901      	ldr	r1, [sp, #4]
  4038bc:	1a5c      	subs	r4, r3, r1
  4038be:	2c00      	cmp	r4, #0
  4038c0:	dc81      	bgt.n	4037c6 <_vfiprintf_r+0x7ea>
  4038c2:	9b03      	ldr	r3, [sp, #12]
  4038c4:	9908      	ldr	r1, [sp, #32]
  4038c6:	9801      	ldr	r0, [sp, #4]
  4038c8:	4281      	cmp	r1, r0
  4038ca:	bfac      	ite	ge
  4038cc:	185b      	addge	r3, r3, r1
  4038ce:	181b      	addlt	r3, r3, r0
  4038d0:	9303      	str	r3, [sp, #12]
  4038d2:	bb72      	cbnz	r2, 403932 <_vfiprintf_r+0x956>
  4038d4:	2300      	movs	r3, #0
  4038d6:	9310      	str	r3, [sp, #64]	; 0x40
  4038d8:	46ca      	mov	sl, r9
  4038da:	f7ff bbbc 	b.w	403056 <_vfiprintf_r+0x7a>
  4038de:	aa0f      	add	r2, sp, #60	; 0x3c
  4038e0:	9904      	ldr	r1, [sp, #16]
  4038e2:	4620      	mov	r0, r4
  4038e4:	f7ff fb3a 	bl	402f5c <__sprint_r.part.0>
  4038e8:	bb50      	cbnz	r0, 403940 <_vfiprintf_r+0x964>
  4038ea:	9910      	ldr	r1, [sp, #64]	; 0x40
  4038ec:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4038ee:	f101 0e01 	add.w	lr, r1, #1
  4038f2:	46cc      	mov	ip, r9
  4038f4:	e548      	b.n	403388 <_vfiprintf_r+0x3ac>
  4038f6:	2a00      	cmp	r2, #0
  4038f8:	f040 8140 	bne.w	403b7c <_vfiprintf_r+0xba0>
  4038fc:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  403900:	2900      	cmp	r1, #0
  403902:	f000 811b 	beq.w	403b3c <_vfiprintf_r+0xb60>
  403906:	2201      	movs	r2, #1
  403908:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  40390c:	4610      	mov	r0, r2
  40390e:	921d      	str	r2, [sp, #116]	; 0x74
  403910:	911c      	str	r1, [sp, #112]	; 0x70
  403912:	46ca      	mov	sl, r9
  403914:	4601      	mov	r1, r0
  403916:	f10a 0a08 	add.w	sl, sl, #8
  40391a:	3001      	adds	r0, #1
  40391c:	e507      	b.n	40332e <_vfiprintf_r+0x352>
  40391e:	9b02      	ldr	r3, [sp, #8]
  403920:	2a01      	cmp	r2, #1
  403922:	f000 8098 	beq.w	403a56 <_vfiprintf_r+0xa7a>
  403926:	2a02      	cmp	r2, #2
  403928:	d10d      	bne.n	403946 <_vfiprintf_r+0x96a>
  40392a:	9302      	str	r3, [sp, #8]
  40392c:	2600      	movs	r6, #0
  40392e:	2700      	movs	r7, #0
  403930:	e5b0      	b.n	403494 <_vfiprintf_r+0x4b8>
  403932:	aa0f      	add	r2, sp, #60	; 0x3c
  403934:	9904      	ldr	r1, [sp, #16]
  403936:	9806      	ldr	r0, [sp, #24]
  403938:	f7ff fb10 	bl	402f5c <__sprint_r.part.0>
  40393c:	2800      	cmp	r0, #0
  40393e:	d0c9      	beq.n	4038d4 <_vfiprintf_r+0x8f8>
  403940:	f8dd b010 	ldr.w	fp, [sp, #16]
  403944:	e797      	b.n	403876 <_vfiprintf_r+0x89a>
  403946:	9302      	str	r3, [sp, #8]
  403948:	2600      	movs	r6, #0
  40394a:	2700      	movs	r7, #0
  40394c:	4649      	mov	r1, r9
  40394e:	e000      	b.n	403952 <_vfiprintf_r+0x976>
  403950:	4659      	mov	r1, fp
  403952:	08f2      	lsrs	r2, r6, #3
  403954:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  403958:	08f8      	lsrs	r0, r7, #3
  40395a:	f006 0307 	and.w	r3, r6, #7
  40395e:	4607      	mov	r7, r0
  403960:	4616      	mov	r6, r2
  403962:	3330      	adds	r3, #48	; 0x30
  403964:	ea56 0207 	orrs.w	r2, r6, r7
  403968:	f801 3c01 	strb.w	r3, [r1, #-1]
  40396c:	f101 3bff 	add.w	fp, r1, #4294967295
  403970:	d1ee      	bne.n	403950 <_vfiprintf_r+0x974>
  403972:	9a02      	ldr	r2, [sp, #8]
  403974:	07d6      	lsls	r6, r2, #31
  403976:	f57f ad9d 	bpl.w	4034b4 <_vfiprintf_r+0x4d8>
  40397a:	2b30      	cmp	r3, #48	; 0x30
  40397c:	f43f ad9a 	beq.w	4034b4 <_vfiprintf_r+0x4d8>
  403980:	3902      	subs	r1, #2
  403982:	2330      	movs	r3, #48	; 0x30
  403984:	f80b 3c01 	strb.w	r3, [fp, #-1]
  403988:	eba9 0301 	sub.w	r3, r9, r1
  40398c:	9305      	str	r3, [sp, #20]
  40398e:	468b      	mov	fp, r1
  403990:	e476      	b.n	403280 <_vfiprintf_r+0x2a4>
  403992:	9b03      	ldr	r3, [sp, #12]
  403994:	9a08      	ldr	r2, [sp, #32]
  403996:	428a      	cmp	r2, r1
  403998:	bfac      	ite	ge
  40399a:	189b      	addge	r3, r3, r2
  40399c:	185b      	addlt	r3, r3, r1
  40399e:	9303      	str	r3, [sp, #12]
  4039a0:	e798      	b.n	4038d4 <_vfiprintf_r+0x8f8>
  4039a2:	2202      	movs	r2, #2
  4039a4:	e44d      	b.n	403242 <_vfiprintf_r+0x266>
  4039a6:	2f00      	cmp	r7, #0
  4039a8:	bf08      	it	eq
  4039aa:	2e0a      	cmpeq	r6, #10
  4039ac:	d352      	bcc.n	403a54 <_vfiprintf_r+0xa78>
  4039ae:	46cb      	mov	fp, r9
  4039b0:	4630      	mov	r0, r6
  4039b2:	4639      	mov	r1, r7
  4039b4:	220a      	movs	r2, #10
  4039b6:	2300      	movs	r3, #0
  4039b8:	f001 fe9c 	bl	4056f4 <__aeabi_uldivmod>
  4039bc:	3230      	adds	r2, #48	; 0x30
  4039be:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  4039c2:	4630      	mov	r0, r6
  4039c4:	4639      	mov	r1, r7
  4039c6:	2300      	movs	r3, #0
  4039c8:	220a      	movs	r2, #10
  4039ca:	f001 fe93 	bl	4056f4 <__aeabi_uldivmod>
  4039ce:	4606      	mov	r6, r0
  4039d0:	460f      	mov	r7, r1
  4039d2:	ea56 0307 	orrs.w	r3, r6, r7
  4039d6:	d1eb      	bne.n	4039b0 <_vfiprintf_r+0x9d4>
  4039d8:	e56c      	b.n	4034b4 <_vfiprintf_r+0x4d8>
  4039da:	9405      	str	r4, [sp, #20]
  4039dc:	46cb      	mov	fp, r9
  4039de:	e44f      	b.n	403280 <_vfiprintf_r+0x2a4>
  4039e0:	aa0f      	add	r2, sp, #60	; 0x3c
  4039e2:	9904      	ldr	r1, [sp, #16]
  4039e4:	9806      	ldr	r0, [sp, #24]
  4039e6:	f7ff fab9 	bl	402f5c <__sprint_r.part.0>
  4039ea:	2800      	cmp	r0, #0
  4039ec:	d1a8      	bne.n	403940 <_vfiprintf_r+0x964>
  4039ee:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4039f0:	46ca      	mov	sl, r9
  4039f2:	e75e      	b.n	4038b2 <_vfiprintf_r+0x8d6>
  4039f4:	aa0f      	add	r2, sp, #60	; 0x3c
  4039f6:	9904      	ldr	r1, [sp, #16]
  4039f8:	9806      	ldr	r0, [sp, #24]
  4039fa:	f7ff faaf 	bl	402f5c <__sprint_r.part.0>
  4039fe:	2800      	cmp	r0, #0
  403a00:	d19e      	bne.n	403940 <_vfiprintf_r+0x964>
  403a02:	46ca      	mov	sl, r9
  403a04:	f7ff bbc0 	b.w	403188 <_vfiprintf_r+0x1ac>
  403a08:	00405ac8 	.word	0x00405ac8
  403a0c:	00405ab8 	.word	0x00405ab8
  403a10:	3104      	adds	r1, #4
  403a12:	6816      	ldr	r6, [r2, #0]
  403a14:	9107      	str	r1, [sp, #28]
  403a16:	2201      	movs	r2, #1
  403a18:	2700      	movs	r7, #0
  403a1a:	e412      	b.n	403242 <_vfiprintf_r+0x266>
  403a1c:	9807      	ldr	r0, [sp, #28]
  403a1e:	4601      	mov	r1, r0
  403a20:	3104      	adds	r1, #4
  403a22:	6806      	ldr	r6, [r0, #0]
  403a24:	9107      	str	r1, [sp, #28]
  403a26:	2700      	movs	r7, #0
  403a28:	e40b      	b.n	403242 <_vfiprintf_r+0x266>
  403a2a:	680e      	ldr	r6, [r1, #0]
  403a2c:	3104      	adds	r1, #4
  403a2e:	9107      	str	r1, [sp, #28]
  403a30:	2700      	movs	r7, #0
  403a32:	e591      	b.n	403558 <_vfiprintf_r+0x57c>
  403a34:	9907      	ldr	r1, [sp, #28]
  403a36:	680e      	ldr	r6, [r1, #0]
  403a38:	460a      	mov	r2, r1
  403a3a:	17f7      	asrs	r7, r6, #31
  403a3c:	3204      	adds	r2, #4
  403a3e:	9207      	str	r2, [sp, #28]
  403a40:	4630      	mov	r0, r6
  403a42:	4639      	mov	r1, r7
  403a44:	e50f      	b.n	403466 <_vfiprintf_r+0x48a>
  403a46:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403a4a:	f000 fe7f 	bl	40474c <__retarget_lock_release_recursive>
  403a4e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  403a52:	e71a      	b.n	40388a <_vfiprintf_r+0x8ae>
  403a54:	9b02      	ldr	r3, [sp, #8]
  403a56:	9302      	str	r3, [sp, #8]
  403a58:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  403a5c:	3630      	adds	r6, #48	; 0x30
  403a5e:	2301      	movs	r3, #1
  403a60:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  403a64:	9305      	str	r3, [sp, #20]
  403a66:	e40b      	b.n	403280 <_vfiprintf_r+0x2a4>
  403a68:	aa0f      	add	r2, sp, #60	; 0x3c
  403a6a:	9904      	ldr	r1, [sp, #16]
  403a6c:	9806      	ldr	r0, [sp, #24]
  403a6e:	f7ff fa75 	bl	402f5c <__sprint_r.part.0>
  403a72:	2800      	cmp	r0, #0
  403a74:	f47f af64 	bne.w	403940 <_vfiprintf_r+0x964>
  403a78:	9910      	ldr	r1, [sp, #64]	; 0x40
  403a7a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403a7c:	1c48      	adds	r0, r1, #1
  403a7e:	46ca      	mov	sl, r9
  403a80:	e651      	b.n	403726 <_vfiprintf_r+0x74a>
  403a82:	aa0f      	add	r2, sp, #60	; 0x3c
  403a84:	9904      	ldr	r1, [sp, #16]
  403a86:	9806      	ldr	r0, [sp, #24]
  403a88:	f7ff fa68 	bl	402f5c <__sprint_r.part.0>
  403a8c:	2800      	cmp	r0, #0
  403a8e:	f47f af57 	bne.w	403940 <_vfiprintf_r+0x964>
  403a92:	9910      	ldr	r1, [sp, #64]	; 0x40
  403a94:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403a96:	1c48      	adds	r0, r1, #1
  403a98:	46ca      	mov	sl, r9
  403a9a:	e448      	b.n	40332e <_vfiprintf_r+0x352>
  403a9c:	2a00      	cmp	r2, #0
  403a9e:	f040 8091 	bne.w	403bc4 <_vfiprintf_r+0xbe8>
  403aa2:	2001      	movs	r0, #1
  403aa4:	4611      	mov	r1, r2
  403aa6:	46ca      	mov	sl, r9
  403aa8:	e641      	b.n	40372e <_vfiprintf_r+0x752>
  403aaa:	aa0f      	add	r2, sp, #60	; 0x3c
  403aac:	9904      	ldr	r1, [sp, #16]
  403aae:	9806      	ldr	r0, [sp, #24]
  403ab0:	f7ff fa54 	bl	402f5c <__sprint_r.part.0>
  403ab4:	2800      	cmp	r0, #0
  403ab6:	f47f af43 	bne.w	403940 <_vfiprintf_r+0x964>
  403aba:	9810      	ldr	r0, [sp, #64]	; 0x40
  403abc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403abe:	3001      	adds	r0, #1
  403ac0:	46ca      	mov	sl, r9
  403ac2:	e667      	b.n	403794 <_vfiprintf_r+0x7b8>
  403ac4:	46d3      	mov	fp, sl
  403ac6:	e6d6      	b.n	403876 <_vfiprintf_r+0x89a>
  403ac8:	9e07      	ldr	r6, [sp, #28]
  403aca:	3607      	adds	r6, #7
  403acc:	f026 0207 	bic.w	r2, r6, #7
  403ad0:	f102 0108 	add.w	r1, r2, #8
  403ad4:	e9d2 6700 	ldrd	r6, r7, [r2]
  403ad8:	9107      	str	r1, [sp, #28]
  403ada:	2201      	movs	r2, #1
  403adc:	f7ff bbb1 	b.w	403242 <_vfiprintf_r+0x266>
  403ae0:	9e07      	ldr	r6, [sp, #28]
  403ae2:	3607      	adds	r6, #7
  403ae4:	f026 0607 	bic.w	r6, r6, #7
  403ae8:	e9d6 0100 	ldrd	r0, r1, [r6]
  403aec:	f106 0208 	add.w	r2, r6, #8
  403af0:	9207      	str	r2, [sp, #28]
  403af2:	4606      	mov	r6, r0
  403af4:	460f      	mov	r7, r1
  403af6:	e4b6      	b.n	403466 <_vfiprintf_r+0x48a>
  403af8:	9e07      	ldr	r6, [sp, #28]
  403afa:	3607      	adds	r6, #7
  403afc:	f026 0207 	bic.w	r2, r6, #7
  403b00:	f102 0108 	add.w	r1, r2, #8
  403b04:	e9d2 6700 	ldrd	r6, r7, [r2]
  403b08:	9107      	str	r1, [sp, #28]
  403b0a:	2200      	movs	r2, #0
  403b0c:	f7ff bb99 	b.w	403242 <_vfiprintf_r+0x266>
  403b10:	9e07      	ldr	r6, [sp, #28]
  403b12:	3607      	adds	r6, #7
  403b14:	f026 0107 	bic.w	r1, r6, #7
  403b18:	f101 0008 	add.w	r0, r1, #8
  403b1c:	9007      	str	r0, [sp, #28]
  403b1e:	e9d1 6700 	ldrd	r6, r7, [r1]
  403b22:	e519      	b.n	403558 <_vfiprintf_r+0x57c>
  403b24:	46cb      	mov	fp, r9
  403b26:	f7ff bbab 	b.w	403280 <_vfiprintf_r+0x2a4>
  403b2a:	252d      	movs	r5, #45	; 0x2d
  403b2c:	4276      	negs	r6, r6
  403b2e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  403b32:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403b36:	2201      	movs	r2, #1
  403b38:	f7ff bb88 	b.w	40324c <_vfiprintf_r+0x270>
  403b3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403b3e:	b9b3      	cbnz	r3, 403b6e <_vfiprintf_r+0xb92>
  403b40:	4611      	mov	r1, r2
  403b42:	2001      	movs	r0, #1
  403b44:	46ca      	mov	sl, r9
  403b46:	e5f2      	b.n	40372e <_vfiprintf_r+0x752>
  403b48:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403b4c:	f000 fdfe 	bl	40474c <__retarget_lock_release_recursive>
  403b50:	f04f 33ff 	mov.w	r3, #4294967295
  403b54:	9303      	str	r3, [sp, #12]
  403b56:	f7ff bb50 	b.w	4031fa <_vfiprintf_r+0x21e>
  403b5a:	aa0f      	add	r2, sp, #60	; 0x3c
  403b5c:	9904      	ldr	r1, [sp, #16]
  403b5e:	9806      	ldr	r0, [sp, #24]
  403b60:	f7ff f9fc 	bl	402f5c <__sprint_r.part.0>
  403b64:	2800      	cmp	r0, #0
  403b66:	f47f aeeb 	bne.w	403940 <_vfiprintf_r+0x964>
  403b6a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403b6c:	e6a9      	b.n	4038c2 <_vfiprintf_r+0x8e6>
  403b6e:	ab0e      	add	r3, sp, #56	; 0x38
  403b70:	2202      	movs	r2, #2
  403b72:	931c      	str	r3, [sp, #112]	; 0x70
  403b74:	921d      	str	r2, [sp, #116]	; 0x74
  403b76:	2001      	movs	r0, #1
  403b78:	46ca      	mov	sl, r9
  403b7a:	e5d0      	b.n	40371e <_vfiprintf_r+0x742>
  403b7c:	aa0f      	add	r2, sp, #60	; 0x3c
  403b7e:	9904      	ldr	r1, [sp, #16]
  403b80:	9806      	ldr	r0, [sp, #24]
  403b82:	f7ff f9eb 	bl	402f5c <__sprint_r.part.0>
  403b86:	2800      	cmp	r0, #0
  403b88:	f47f aeda 	bne.w	403940 <_vfiprintf_r+0x964>
  403b8c:	9910      	ldr	r1, [sp, #64]	; 0x40
  403b8e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403b90:	1c48      	adds	r0, r1, #1
  403b92:	46ca      	mov	sl, r9
  403b94:	e5a4      	b.n	4036e0 <_vfiprintf_r+0x704>
  403b96:	9a07      	ldr	r2, [sp, #28]
  403b98:	9903      	ldr	r1, [sp, #12]
  403b9a:	6813      	ldr	r3, [r2, #0]
  403b9c:	17cd      	asrs	r5, r1, #31
  403b9e:	4608      	mov	r0, r1
  403ba0:	3204      	adds	r2, #4
  403ba2:	4629      	mov	r1, r5
  403ba4:	9207      	str	r2, [sp, #28]
  403ba6:	e9c3 0100 	strd	r0, r1, [r3]
  403baa:	f7ff ba54 	b.w	403056 <_vfiprintf_r+0x7a>
  403bae:	4658      	mov	r0, fp
  403bb0:	9607      	str	r6, [sp, #28]
  403bb2:	9302      	str	r3, [sp, #8]
  403bb4:	f7ff f964 	bl	402e80 <strlen>
  403bb8:	2400      	movs	r4, #0
  403bba:	9005      	str	r0, [sp, #20]
  403bbc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403bc0:	f7ff bb5e 	b.w	403280 <_vfiprintf_r+0x2a4>
  403bc4:	aa0f      	add	r2, sp, #60	; 0x3c
  403bc6:	9904      	ldr	r1, [sp, #16]
  403bc8:	9806      	ldr	r0, [sp, #24]
  403bca:	f7ff f9c7 	bl	402f5c <__sprint_r.part.0>
  403bce:	2800      	cmp	r0, #0
  403bd0:	f47f aeb6 	bne.w	403940 <_vfiprintf_r+0x964>
  403bd4:	9910      	ldr	r1, [sp, #64]	; 0x40
  403bd6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403bd8:	1c48      	adds	r0, r1, #1
  403bda:	46ca      	mov	sl, r9
  403bdc:	e5a7      	b.n	40372e <_vfiprintf_r+0x752>
  403bde:	9910      	ldr	r1, [sp, #64]	; 0x40
  403be0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403be2:	4e20      	ldr	r6, [pc, #128]	; (403c64 <_vfiprintf_r+0xc88>)
  403be4:	3101      	adds	r1, #1
  403be6:	f7ff bb90 	b.w	40330a <_vfiprintf_r+0x32e>
  403bea:	2c06      	cmp	r4, #6
  403bec:	bf28      	it	cs
  403bee:	2406      	movcs	r4, #6
  403bf0:	9405      	str	r4, [sp, #20]
  403bf2:	9607      	str	r6, [sp, #28]
  403bf4:	9401      	str	r4, [sp, #4]
  403bf6:	f8df b070 	ldr.w	fp, [pc, #112]	; 403c68 <_vfiprintf_r+0xc8c>
  403bfa:	e4d5      	b.n	4035a8 <_vfiprintf_r+0x5cc>
  403bfc:	9810      	ldr	r0, [sp, #64]	; 0x40
  403bfe:	4e19      	ldr	r6, [pc, #100]	; (403c64 <_vfiprintf_r+0xc88>)
  403c00:	3001      	adds	r0, #1
  403c02:	e603      	b.n	40380c <_vfiprintf_r+0x830>
  403c04:	9405      	str	r4, [sp, #20]
  403c06:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403c0a:	9607      	str	r6, [sp, #28]
  403c0c:	9302      	str	r3, [sp, #8]
  403c0e:	4604      	mov	r4, r0
  403c10:	f7ff bb36 	b.w	403280 <_vfiprintf_r+0x2a4>
  403c14:	4686      	mov	lr, r0
  403c16:	f7ff bbce 	b.w	4033b6 <_vfiprintf_r+0x3da>
  403c1a:	9806      	ldr	r0, [sp, #24]
  403c1c:	aa0f      	add	r2, sp, #60	; 0x3c
  403c1e:	4659      	mov	r1, fp
  403c20:	f7ff f99c 	bl	402f5c <__sprint_r.part.0>
  403c24:	2800      	cmp	r0, #0
  403c26:	f43f ae24 	beq.w	403872 <_vfiprintf_r+0x896>
  403c2a:	e624      	b.n	403876 <_vfiprintf_r+0x89a>
  403c2c:	9907      	ldr	r1, [sp, #28]
  403c2e:	f898 2001 	ldrb.w	r2, [r8, #1]
  403c32:	680c      	ldr	r4, [r1, #0]
  403c34:	3104      	adds	r1, #4
  403c36:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  403c3a:	46b8      	mov	r8, r7
  403c3c:	9107      	str	r1, [sp, #28]
  403c3e:	f7ff ba3f 	b.w	4030c0 <_vfiprintf_r+0xe4>
  403c42:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403c46:	e43c      	b.n	4034c2 <_vfiprintf_r+0x4e6>
  403c48:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403c4c:	e521      	b.n	403692 <_vfiprintf_r+0x6b6>
  403c4e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403c52:	f7ff bbf4 	b.w	40343e <_vfiprintf_r+0x462>
  403c56:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403c5a:	e491      	b.n	403580 <_vfiprintf_r+0x5a4>
  403c5c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403c60:	e469      	b.n	403536 <_vfiprintf_r+0x55a>
  403c62:	bf00      	nop
  403c64:	00405ab8 	.word	0x00405ab8
  403c68:	00405ab0 	.word	0x00405ab0

00403c6c <__sbprintf>:
  403c6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403c70:	460c      	mov	r4, r1
  403c72:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  403c76:	8989      	ldrh	r1, [r1, #12]
  403c78:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403c7a:	89e5      	ldrh	r5, [r4, #14]
  403c7c:	9619      	str	r6, [sp, #100]	; 0x64
  403c7e:	f021 0102 	bic.w	r1, r1, #2
  403c82:	4606      	mov	r6, r0
  403c84:	69e0      	ldr	r0, [r4, #28]
  403c86:	f8ad 100c 	strh.w	r1, [sp, #12]
  403c8a:	4617      	mov	r7, r2
  403c8c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  403c90:	6a62      	ldr	r2, [r4, #36]	; 0x24
  403c92:	f8ad 500e 	strh.w	r5, [sp, #14]
  403c96:	4698      	mov	r8, r3
  403c98:	ad1a      	add	r5, sp, #104	; 0x68
  403c9a:	2300      	movs	r3, #0
  403c9c:	9007      	str	r0, [sp, #28]
  403c9e:	a816      	add	r0, sp, #88	; 0x58
  403ca0:	9209      	str	r2, [sp, #36]	; 0x24
  403ca2:	9306      	str	r3, [sp, #24]
  403ca4:	9500      	str	r5, [sp, #0]
  403ca6:	9504      	str	r5, [sp, #16]
  403ca8:	9102      	str	r1, [sp, #8]
  403caa:	9105      	str	r1, [sp, #20]
  403cac:	f000 fd48 	bl	404740 <__retarget_lock_init_recursive>
  403cb0:	4643      	mov	r3, r8
  403cb2:	463a      	mov	r2, r7
  403cb4:	4669      	mov	r1, sp
  403cb6:	4630      	mov	r0, r6
  403cb8:	f7ff f990 	bl	402fdc <_vfiprintf_r>
  403cbc:	1e05      	subs	r5, r0, #0
  403cbe:	db07      	blt.n	403cd0 <__sbprintf+0x64>
  403cc0:	4630      	mov	r0, r6
  403cc2:	4669      	mov	r1, sp
  403cc4:	f000 f928 	bl	403f18 <_fflush_r>
  403cc8:	2800      	cmp	r0, #0
  403cca:	bf18      	it	ne
  403ccc:	f04f 35ff 	movne.w	r5, #4294967295
  403cd0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  403cd4:	065b      	lsls	r3, r3, #25
  403cd6:	d503      	bpl.n	403ce0 <__sbprintf+0x74>
  403cd8:	89a3      	ldrh	r3, [r4, #12]
  403cda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403cde:	81a3      	strh	r3, [r4, #12]
  403ce0:	9816      	ldr	r0, [sp, #88]	; 0x58
  403ce2:	f000 fd2f 	bl	404744 <__retarget_lock_close_recursive>
  403ce6:	4628      	mov	r0, r5
  403ce8:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  403cec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00403cf0 <__swsetup_r>:
  403cf0:	b538      	push	{r3, r4, r5, lr}
  403cf2:	4b30      	ldr	r3, [pc, #192]	; (403db4 <__swsetup_r+0xc4>)
  403cf4:	681b      	ldr	r3, [r3, #0]
  403cf6:	4605      	mov	r5, r0
  403cf8:	460c      	mov	r4, r1
  403cfa:	b113      	cbz	r3, 403d02 <__swsetup_r+0x12>
  403cfc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  403cfe:	2a00      	cmp	r2, #0
  403d00:	d038      	beq.n	403d74 <__swsetup_r+0x84>
  403d02:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403d06:	b293      	uxth	r3, r2
  403d08:	0718      	lsls	r0, r3, #28
  403d0a:	d50c      	bpl.n	403d26 <__swsetup_r+0x36>
  403d0c:	6920      	ldr	r0, [r4, #16]
  403d0e:	b1a8      	cbz	r0, 403d3c <__swsetup_r+0x4c>
  403d10:	f013 0201 	ands.w	r2, r3, #1
  403d14:	d01e      	beq.n	403d54 <__swsetup_r+0x64>
  403d16:	6963      	ldr	r3, [r4, #20]
  403d18:	2200      	movs	r2, #0
  403d1a:	425b      	negs	r3, r3
  403d1c:	61a3      	str	r3, [r4, #24]
  403d1e:	60a2      	str	r2, [r4, #8]
  403d20:	b1f0      	cbz	r0, 403d60 <__swsetup_r+0x70>
  403d22:	2000      	movs	r0, #0
  403d24:	bd38      	pop	{r3, r4, r5, pc}
  403d26:	06d9      	lsls	r1, r3, #27
  403d28:	d53c      	bpl.n	403da4 <__swsetup_r+0xb4>
  403d2a:	0758      	lsls	r0, r3, #29
  403d2c:	d426      	bmi.n	403d7c <__swsetup_r+0x8c>
  403d2e:	6920      	ldr	r0, [r4, #16]
  403d30:	f042 0308 	orr.w	r3, r2, #8
  403d34:	81a3      	strh	r3, [r4, #12]
  403d36:	b29b      	uxth	r3, r3
  403d38:	2800      	cmp	r0, #0
  403d3a:	d1e9      	bne.n	403d10 <__swsetup_r+0x20>
  403d3c:	f403 7220 	and.w	r2, r3, #640	; 0x280
  403d40:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  403d44:	d0e4      	beq.n	403d10 <__swsetup_r+0x20>
  403d46:	4628      	mov	r0, r5
  403d48:	4621      	mov	r1, r4
  403d4a:	f000 fd2f 	bl	4047ac <__smakebuf_r>
  403d4e:	89a3      	ldrh	r3, [r4, #12]
  403d50:	6920      	ldr	r0, [r4, #16]
  403d52:	e7dd      	b.n	403d10 <__swsetup_r+0x20>
  403d54:	0799      	lsls	r1, r3, #30
  403d56:	bf58      	it	pl
  403d58:	6962      	ldrpl	r2, [r4, #20]
  403d5a:	60a2      	str	r2, [r4, #8]
  403d5c:	2800      	cmp	r0, #0
  403d5e:	d1e0      	bne.n	403d22 <__swsetup_r+0x32>
  403d60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403d64:	061a      	lsls	r2, r3, #24
  403d66:	d5dd      	bpl.n	403d24 <__swsetup_r+0x34>
  403d68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403d6c:	81a3      	strh	r3, [r4, #12]
  403d6e:	f04f 30ff 	mov.w	r0, #4294967295
  403d72:	bd38      	pop	{r3, r4, r5, pc}
  403d74:	4618      	mov	r0, r3
  403d76:	f000 f927 	bl	403fc8 <__sinit>
  403d7a:	e7c2      	b.n	403d02 <__swsetup_r+0x12>
  403d7c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403d7e:	b151      	cbz	r1, 403d96 <__swsetup_r+0xa6>
  403d80:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403d84:	4299      	cmp	r1, r3
  403d86:	d004      	beq.n	403d92 <__swsetup_r+0xa2>
  403d88:	4628      	mov	r0, r5
  403d8a:	f000 fa43 	bl	404214 <_free_r>
  403d8e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403d92:	2300      	movs	r3, #0
  403d94:	6323      	str	r3, [r4, #48]	; 0x30
  403d96:	2300      	movs	r3, #0
  403d98:	6920      	ldr	r0, [r4, #16]
  403d9a:	6063      	str	r3, [r4, #4]
  403d9c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  403da0:	6020      	str	r0, [r4, #0]
  403da2:	e7c5      	b.n	403d30 <__swsetup_r+0x40>
  403da4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  403da8:	2309      	movs	r3, #9
  403daa:	602b      	str	r3, [r5, #0]
  403dac:	f04f 30ff 	mov.w	r0, #4294967295
  403db0:	81a2      	strh	r2, [r4, #12]
  403db2:	bd38      	pop	{r3, r4, r5, pc}
  403db4:	2040000c 	.word	0x2040000c

00403db8 <register_fini>:
  403db8:	4b02      	ldr	r3, [pc, #8]	; (403dc4 <register_fini+0xc>)
  403dba:	b113      	cbz	r3, 403dc2 <register_fini+0xa>
  403dbc:	4802      	ldr	r0, [pc, #8]	; (403dc8 <register_fini+0x10>)
  403dbe:	f000 b805 	b.w	403dcc <atexit>
  403dc2:	4770      	bx	lr
  403dc4:	00000000 	.word	0x00000000
  403dc8:	00404039 	.word	0x00404039

00403dcc <atexit>:
  403dcc:	2300      	movs	r3, #0
  403dce:	4601      	mov	r1, r0
  403dd0:	461a      	mov	r2, r3
  403dd2:	4618      	mov	r0, r3
  403dd4:	f001 bb66 	b.w	4054a4 <__register_exitproc>

00403dd8 <__sflush_r>:
  403dd8:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  403ddc:	b29a      	uxth	r2, r3
  403dde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403de2:	460d      	mov	r5, r1
  403de4:	0711      	lsls	r1, r2, #28
  403de6:	4680      	mov	r8, r0
  403de8:	d43a      	bmi.n	403e60 <__sflush_r+0x88>
  403dea:	686a      	ldr	r2, [r5, #4]
  403dec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  403df0:	2a00      	cmp	r2, #0
  403df2:	81ab      	strh	r3, [r5, #12]
  403df4:	dd6f      	ble.n	403ed6 <__sflush_r+0xfe>
  403df6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403df8:	2c00      	cmp	r4, #0
  403dfa:	d049      	beq.n	403e90 <__sflush_r+0xb8>
  403dfc:	2200      	movs	r2, #0
  403dfe:	b29b      	uxth	r3, r3
  403e00:	f8d8 6000 	ldr.w	r6, [r8]
  403e04:	f8c8 2000 	str.w	r2, [r8]
  403e08:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  403e0c:	d067      	beq.n	403ede <__sflush_r+0x106>
  403e0e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  403e10:	075f      	lsls	r7, r3, #29
  403e12:	d505      	bpl.n	403e20 <__sflush_r+0x48>
  403e14:	6869      	ldr	r1, [r5, #4]
  403e16:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  403e18:	1a52      	subs	r2, r2, r1
  403e1a:	b10b      	cbz	r3, 403e20 <__sflush_r+0x48>
  403e1c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  403e1e:	1ad2      	subs	r2, r2, r3
  403e20:	2300      	movs	r3, #0
  403e22:	69e9      	ldr	r1, [r5, #28]
  403e24:	4640      	mov	r0, r8
  403e26:	47a0      	blx	r4
  403e28:	1c44      	adds	r4, r0, #1
  403e2a:	d03c      	beq.n	403ea6 <__sflush_r+0xce>
  403e2c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  403e30:	692a      	ldr	r2, [r5, #16]
  403e32:	602a      	str	r2, [r5, #0]
  403e34:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  403e38:	2200      	movs	r2, #0
  403e3a:	81ab      	strh	r3, [r5, #12]
  403e3c:	04db      	lsls	r3, r3, #19
  403e3e:	606a      	str	r2, [r5, #4]
  403e40:	d447      	bmi.n	403ed2 <__sflush_r+0xfa>
  403e42:	6b29      	ldr	r1, [r5, #48]	; 0x30
  403e44:	f8c8 6000 	str.w	r6, [r8]
  403e48:	b311      	cbz	r1, 403e90 <__sflush_r+0xb8>
  403e4a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  403e4e:	4299      	cmp	r1, r3
  403e50:	d002      	beq.n	403e58 <__sflush_r+0x80>
  403e52:	4640      	mov	r0, r8
  403e54:	f000 f9de 	bl	404214 <_free_r>
  403e58:	2000      	movs	r0, #0
  403e5a:	6328      	str	r0, [r5, #48]	; 0x30
  403e5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403e60:	692e      	ldr	r6, [r5, #16]
  403e62:	b1ae      	cbz	r6, 403e90 <__sflush_r+0xb8>
  403e64:	682c      	ldr	r4, [r5, #0]
  403e66:	602e      	str	r6, [r5, #0]
  403e68:	0791      	lsls	r1, r2, #30
  403e6a:	bf0c      	ite	eq
  403e6c:	696b      	ldreq	r3, [r5, #20]
  403e6e:	2300      	movne	r3, #0
  403e70:	1ba4      	subs	r4, r4, r6
  403e72:	60ab      	str	r3, [r5, #8]
  403e74:	e00a      	b.n	403e8c <__sflush_r+0xb4>
  403e76:	4623      	mov	r3, r4
  403e78:	4632      	mov	r2, r6
  403e7a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  403e7c:	69e9      	ldr	r1, [r5, #28]
  403e7e:	4640      	mov	r0, r8
  403e80:	47b8      	blx	r7
  403e82:	2800      	cmp	r0, #0
  403e84:	eba4 0400 	sub.w	r4, r4, r0
  403e88:	4406      	add	r6, r0
  403e8a:	dd04      	ble.n	403e96 <__sflush_r+0xbe>
  403e8c:	2c00      	cmp	r4, #0
  403e8e:	dcf2      	bgt.n	403e76 <__sflush_r+0x9e>
  403e90:	2000      	movs	r0, #0
  403e92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403e96:	89ab      	ldrh	r3, [r5, #12]
  403e98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403e9c:	81ab      	strh	r3, [r5, #12]
  403e9e:	f04f 30ff 	mov.w	r0, #4294967295
  403ea2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403ea6:	f8d8 4000 	ldr.w	r4, [r8]
  403eaa:	2c1d      	cmp	r4, #29
  403eac:	d8f3      	bhi.n	403e96 <__sflush_r+0xbe>
  403eae:	4b19      	ldr	r3, [pc, #100]	; (403f14 <__sflush_r+0x13c>)
  403eb0:	40e3      	lsrs	r3, r4
  403eb2:	43db      	mvns	r3, r3
  403eb4:	f013 0301 	ands.w	r3, r3, #1
  403eb8:	d1ed      	bne.n	403e96 <__sflush_r+0xbe>
  403eba:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  403ebe:	606b      	str	r3, [r5, #4]
  403ec0:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  403ec4:	6929      	ldr	r1, [r5, #16]
  403ec6:	81ab      	strh	r3, [r5, #12]
  403ec8:	04da      	lsls	r2, r3, #19
  403eca:	6029      	str	r1, [r5, #0]
  403ecc:	d5b9      	bpl.n	403e42 <__sflush_r+0x6a>
  403ece:	2c00      	cmp	r4, #0
  403ed0:	d1b7      	bne.n	403e42 <__sflush_r+0x6a>
  403ed2:	6528      	str	r0, [r5, #80]	; 0x50
  403ed4:	e7b5      	b.n	403e42 <__sflush_r+0x6a>
  403ed6:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  403ed8:	2a00      	cmp	r2, #0
  403eda:	dc8c      	bgt.n	403df6 <__sflush_r+0x1e>
  403edc:	e7d8      	b.n	403e90 <__sflush_r+0xb8>
  403ede:	2301      	movs	r3, #1
  403ee0:	69e9      	ldr	r1, [r5, #28]
  403ee2:	4640      	mov	r0, r8
  403ee4:	47a0      	blx	r4
  403ee6:	1c43      	adds	r3, r0, #1
  403ee8:	4602      	mov	r2, r0
  403eea:	d002      	beq.n	403ef2 <__sflush_r+0x11a>
  403eec:	89ab      	ldrh	r3, [r5, #12]
  403eee:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403ef0:	e78e      	b.n	403e10 <__sflush_r+0x38>
  403ef2:	f8d8 3000 	ldr.w	r3, [r8]
  403ef6:	2b00      	cmp	r3, #0
  403ef8:	d0f8      	beq.n	403eec <__sflush_r+0x114>
  403efa:	2b1d      	cmp	r3, #29
  403efc:	d001      	beq.n	403f02 <__sflush_r+0x12a>
  403efe:	2b16      	cmp	r3, #22
  403f00:	d102      	bne.n	403f08 <__sflush_r+0x130>
  403f02:	f8c8 6000 	str.w	r6, [r8]
  403f06:	e7c3      	b.n	403e90 <__sflush_r+0xb8>
  403f08:	89ab      	ldrh	r3, [r5, #12]
  403f0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403f0e:	81ab      	strh	r3, [r5, #12]
  403f10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403f14:	20400001 	.word	0x20400001

00403f18 <_fflush_r>:
  403f18:	b538      	push	{r3, r4, r5, lr}
  403f1a:	460d      	mov	r5, r1
  403f1c:	4604      	mov	r4, r0
  403f1e:	b108      	cbz	r0, 403f24 <_fflush_r+0xc>
  403f20:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403f22:	b1bb      	cbz	r3, 403f54 <_fflush_r+0x3c>
  403f24:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  403f28:	b188      	cbz	r0, 403f4e <_fflush_r+0x36>
  403f2a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  403f2c:	07db      	lsls	r3, r3, #31
  403f2e:	d401      	bmi.n	403f34 <_fflush_r+0x1c>
  403f30:	0581      	lsls	r1, r0, #22
  403f32:	d517      	bpl.n	403f64 <_fflush_r+0x4c>
  403f34:	4620      	mov	r0, r4
  403f36:	4629      	mov	r1, r5
  403f38:	f7ff ff4e 	bl	403dd8 <__sflush_r>
  403f3c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  403f3e:	07da      	lsls	r2, r3, #31
  403f40:	4604      	mov	r4, r0
  403f42:	d402      	bmi.n	403f4a <_fflush_r+0x32>
  403f44:	89ab      	ldrh	r3, [r5, #12]
  403f46:	059b      	lsls	r3, r3, #22
  403f48:	d507      	bpl.n	403f5a <_fflush_r+0x42>
  403f4a:	4620      	mov	r0, r4
  403f4c:	bd38      	pop	{r3, r4, r5, pc}
  403f4e:	4604      	mov	r4, r0
  403f50:	4620      	mov	r0, r4
  403f52:	bd38      	pop	{r3, r4, r5, pc}
  403f54:	f000 f838 	bl	403fc8 <__sinit>
  403f58:	e7e4      	b.n	403f24 <_fflush_r+0xc>
  403f5a:	6da8      	ldr	r0, [r5, #88]	; 0x58
  403f5c:	f000 fbf6 	bl	40474c <__retarget_lock_release_recursive>
  403f60:	4620      	mov	r0, r4
  403f62:	bd38      	pop	{r3, r4, r5, pc}
  403f64:	6da8      	ldr	r0, [r5, #88]	; 0x58
  403f66:	f000 fbef 	bl	404748 <__retarget_lock_acquire_recursive>
  403f6a:	e7e3      	b.n	403f34 <_fflush_r+0x1c>

00403f6c <_cleanup_r>:
  403f6c:	4901      	ldr	r1, [pc, #4]	; (403f74 <_cleanup_r+0x8>)
  403f6e:	f000 bbaf 	b.w	4046d0 <_fwalk_reent>
  403f72:	bf00      	nop
  403f74:	0040558d 	.word	0x0040558d

00403f78 <std.isra.0>:
  403f78:	b510      	push	{r4, lr}
  403f7a:	2300      	movs	r3, #0
  403f7c:	4604      	mov	r4, r0
  403f7e:	8181      	strh	r1, [r0, #12]
  403f80:	81c2      	strh	r2, [r0, #14]
  403f82:	6003      	str	r3, [r0, #0]
  403f84:	6043      	str	r3, [r0, #4]
  403f86:	6083      	str	r3, [r0, #8]
  403f88:	6643      	str	r3, [r0, #100]	; 0x64
  403f8a:	6103      	str	r3, [r0, #16]
  403f8c:	6143      	str	r3, [r0, #20]
  403f8e:	6183      	str	r3, [r0, #24]
  403f90:	4619      	mov	r1, r3
  403f92:	2208      	movs	r2, #8
  403f94:	305c      	adds	r0, #92	; 0x5c
  403f96:	f7fe fdfd 	bl	402b94 <memset>
  403f9a:	4807      	ldr	r0, [pc, #28]	; (403fb8 <std.isra.0+0x40>)
  403f9c:	4907      	ldr	r1, [pc, #28]	; (403fbc <std.isra.0+0x44>)
  403f9e:	4a08      	ldr	r2, [pc, #32]	; (403fc0 <std.isra.0+0x48>)
  403fa0:	4b08      	ldr	r3, [pc, #32]	; (403fc4 <std.isra.0+0x4c>)
  403fa2:	6220      	str	r0, [r4, #32]
  403fa4:	61e4      	str	r4, [r4, #28]
  403fa6:	6261      	str	r1, [r4, #36]	; 0x24
  403fa8:	62a2      	str	r2, [r4, #40]	; 0x28
  403faa:	62e3      	str	r3, [r4, #44]	; 0x2c
  403fac:	f104 0058 	add.w	r0, r4, #88	; 0x58
  403fb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403fb4:	f000 bbc4 	b.w	404740 <__retarget_lock_init_recursive>
  403fb8:	004052d1 	.word	0x004052d1
  403fbc:	004052f5 	.word	0x004052f5
  403fc0:	00405331 	.word	0x00405331
  403fc4:	00405351 	.word	0x00405351

00403fc8 <__sinit>:
  403fc8:	b510      	push	{r4, lr}
  403fca:	4604      	mov	r4, r0
  403fcc:	4812      	ldr	r0, [pc, #72]	; (404018 <__sinit+0x50>)
  403fce:	f000 fbbb 	bl	404748 <__retarget_lock_acquire_recursive>
  403fd2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  403fd4:	b9d2      	cbnz	r2, 40400c <__sinit+0x44>
  403fd6:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  403fda:	4810      	ldr	r0, [pc, #64]	; (40401c <__sinit+0x54>)
  403fdc:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  403fe0:	2103      	movs	r1, #3
  403fe2:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  403fe6:	63e0      	str	r0, [r4, #60]	; 0x3c
  403fe8:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  403fec:	6860      	ldr	r0, [r4, #4]
  403fee:	2104      	movs	r1, #4
  403ff0:	f7ff ffc2 	bl	403f78 <std.isra.0>
  403ff4:	2201      	movs	r2, #1
  403ff6:	2109      	movs	r1, #9
  403ff8:	68a0      	ldr	r0, [r4, #8]
  403ffa:	f7ff ffbd 	bl	403f78 <std.isra.0>
  403ffe:	2202      	movs	r2, #2
  404000:	2112      	movs	r1, #18
  404002:	68e0      	ldr	r0, [r4, #12]
  404004:	f7ff ffb8 	bl	403f78 <std.isra.0>
  404008:	2301      	movs	r3, #1
  40400a:	63a3      	str	r3, [r4, #56]	; 0x38
  40400c:	4802      	ldr	r0, [pc, #8]	; (404018 <__sinit+0x50>)
  40400e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404012:	f000 bb9b 	b.w	40474c <__retarget_lock_release_recursive>
  404016:	bf00      	nop
  404018:	20400b24 	.word	0x20400b24
  40401c:	00403f6d 	.word	0x00403f6d

00404020 <__sfp_lock_acquire>:
  404020:	4801      	ldr	r0, [pc, #4]	; (404028 <__sfp_lock_acquire+0x8>)
  404022:	f000 bb91 	b.w	404748 <__retarget_lock_acquire_recursive>
  404026:	bf00      	nop
  404028:	20400b38 	.word	0x20400b38

0040402c <__sfp_lock_release>:
  40402c:	4801      	ldr	r0, [pc, #4]	; (404034 <__sfp_lock_release+0x8>)
  40402e:	f000 bb8d 	b.w	40474c <__retarget_lock_release_recursive>
  404032:	bf00      	nop
  404034:	20400b38 	.word	0x20400b38

00404038 <__libc_fini_array>:
  404038:	b538      	push	{r3, r4, r5, lr}
  40403a:	4c0a      	ldr	r4, [pc, #40]	; (404064 <__libc_fini_array+0x2c>)
  40403c:	4d0a      	ldr	r5, [pc, #40]	; (404068 <__libc_fini_array+0x30>)
  40403e:	1b64      	subs	r4, r4, r5
  404040:	10a4      	asrs	r4, r4, #2
  404042:	d00a      	beq.n	40405a <__libc_fini_array+0x22>
  404044:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  404048:	3b01      	subs	r3, #1
  40404a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40404e:	3c01      	subs	r4, #1
  404050:	f855 3904 	ldr.w	r3, [r5], #-4
  404054:	4798      	blx	r3
  404056:	2c00      	cmp	r4, #0
  404058:	d1f9      	bne.n	40404e <__libc_fini_array+0x16>
  40405a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40405e:	f001 bdcf 	b.w	405c00 <_fini>
  404062:	bf00      	nop
  404064:	00405c10 	.word	0x00405c10
  404068:	00405c0c 	.word	0x00405c0c

0040406c <__fputwc>:
  40406c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404070:	b082      	sub	sp, #8
  404072:	4680      	mov	r8, r0
  404074:	4689      	mov	r9, r1
  404076:	4614      	mov	r4, r2
  404078:	f000 fb54 	bl	404724 <__locale_mb_cur_max>
  40407c:	2801      	cmp	r0, #1
  40407e:	d036      	beq.n	4040ee <__fputwc+0x82>
  404080:	464a      	mov	r2, r9
  404082:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  404086:	a901      	add	r1, sp, #4
  404088:	4640      	mov	r0, r8
  40408a:	f001 f9bd 	bl	405408 <_wcrtomb_r>
  40408e:	1c42      	adds	r2, r0, #1
  404090:	4606      	mov	r6, r0
  404092:	d025      	beq.n	4040e0 <__fputwc+0x74>
  404094:	b3a8      	cbz	r0, 404102 <__fputwc+0x96>
  404096:	f89d e004 	ldrb.w	lr, [sp, #4]
  40409a:	2500      	movs	r5, #0
  40409c:	f10d 0a04 	add.w	sl, sp, #4
  4040a0:	e009      	b.n	4040b6 <__fputwc+0x4a>
  4040a2:	6823      	ldr	r3, [r4, #0]
  4040a4:	1c5a      	adds	r2, r3, #1
  4040a6:	6022      	str	r2, [r4, #0]
  4040a8:	f883 e000 	strb.w	lr, [r3]
  4040ac:	3501      	adds	r5, #1
  4040ae:	42b5      	cmp	r5, r6
  4040b0:	d227      	bcs.n	404102 <__fputwc+0x96>
  4040b2:	f815 e00a 	ldrb.w	lr, [r5, sl]
  4040b6:	68a3      	ldr	r3, [r4, #8]
  4040b8:	3b01      	subs	r3, #1
  4040ba:	2b00      	cmp	r3, #0
  4040bc:	60a3      	str	r3, [r4, #8]
  4040be:	daf0      	bge.n	4040a2 <__fputwc+0x36>
  4040c0:	69a7      	ldr	r7, [r4, #24]
  4040c2:	42bb      	cmp	r3, r7
  4040c4:	4671      	mov	r1, lr
  4040c6:	4622      	mov	r2, r4
  4040c8:	4640      	mov	r0, r8
  4040ca:	db02      	blt.n	4040d2 <__fputwc+0x66>
  4040cc:	f1be 0f0a 	cmp.w	lr, #10
  4040d0:	d1e7      	bne.n	4040a2 <__fputwc+0x36>
  4040d2:	f001 f941 	bl	405358 <__swbuf_r>
  4040d6:	1c43      	adds	r3, r0, #1
  4040d8:	d1e8      	bne.n	4040ac <__fputwc+0x40>
  4040da:	b002      	add	sp, #8
  4040dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4040e0:	89a3      	ldrh	r3, [r4, #12]
  4040e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4040e6:	81a3      	strh	r3, [r4, #12]
  4040e8:	b002      	add	sp, #8
  4040ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4040ee:	f109 33ff 	add.w	r3, r9, #4294967295
  4040f2:	2bfe      	cmp	r3, #254	; 0xfe
  4040f4:	d8c4      	bhi.n	404080 <__fputwc+0x14>
  4040f6:	fa5f fe89 	uxtb.w	lr, r9
  4040fa:	4606      	mov	r6, r0
  4040fc:	f88d e004 	strb.w	lr, [sp, #4]
  404100:	e7cb      	b.n	40409a <__fputwc+0x2e>
  404102:	4648      	mov	r0, r9
  404104:	b002      	add	sp, #8
  404106:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40410a:	bf00      	nop

0040410c <_fputwc_r>:
  40410c:	b530      	push	{r4, r5, lr}
  40410e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  404110:	f013 0f01 	tst.w	r3, #1
  404114:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  404118:	4614      	mov	r4, r2
  40411a:	b083      	sub	sp, #12
  40411c:	4605      	mov	r5, r0
  40411e:	b29a      	uxth	r2, r3
  404120:	d101      	bne.n	404126 <_fputwc_r+0x1a>
  404122:	0590      	lsls	r0, r2, #22
  404124:	d51c      	bpl.n	404160 <_fputwc_r+0x54>
  404126:	0490      	lsls	r0, r2, #18
  404128:	d406      	bmi.n	404138 <_fputwc_r+0x2c>
  40412a:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40412c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  404130:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  404134:	81a3      	strh	r3, [r4, #12]
  404136:	6662      	str	r2, [r4, #100]	; 0x64
  404138:	4628      	mov	r0, r5
  40413a:	4622      	mov	r2, r4
  40413c:	f7ff ff96 	bl	40406c <__fputwc>
  404140:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404142:	07da      	lsls	r2, r3, #31
  404144:	4605      	mov	r5, r0
  404146:	d402      	bmi.n	40414e <_fputwc_r+0x42>
  404148:	89a3      	ldrh	r3, [r4, #12]
  40414a:	059b      	lsls	r3, r3, #22
  40414c:	d502      	bpl.n	404154 <_fputwc_r+0x48>
  40414e:	4628      	mov	r0, r5
  404150:	b003      	add	sp, #12
  404152:	bd30      	pop	{r4, r5, pc}
  404154:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404156:	f000 faf9 	bl	40474c <__retarget_lock_release_recursive>
  40415a:	4628      	mov	r0, r5
  40415c:	b003      	add	sp, #12
  40415e:	bd30      	pop	{r4, r5, pc}
  404160:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404162:	9101      	str	r1, [sp, #4]
  404164:	f000 faf0 	bl	404748 <__retarget_lock_acquire_recursive>
  404168:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40416c:	9901      	ldr	r1, [sp, #4]
  40416e:	b29a      	uxth	r2, r3
  404170:	e7d9      	b.n	404126 <_fputwc_r+0x1a>
  404172:	bf00      	nop

00404174 <_malloc_trim_r>:
  404174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404176:	4f24      	ldr	r7, [pc, #144]	; (404208 <_malloc_trim_r+0x94>)
  404178:	460c      	mov	r4, r1
  40417a:	4606      	mov	r6, r0
  40417c:	f000 fee4 	bl	404f48 <__malloc_lock>
  404180:	68bb      	ldr	r3, [r7, #8]
  404182:	685d      	ldr	r5, [r3, #4]
  404184:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  404188:	310f      	adds	r1, #15
  40418a:	f025 0503 	bic.w	r5, r5, #3
  40418e:	4429      	add	r1, r5
  404190:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  404194:	f021 010f 	bic.w	r1, r1, #15
  404198:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40419c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4041a0:	db07      	blt.n	4041b2 <_malloc_trim_r+0x3e>
  4041a2:	2100      	movs	r1, #0
  4041a4:	4630      	mov	r0, r6
  4041a6:	f001 f881 	bl	4052ac <_sbrk_r>
  4041aa:	68bb      	ldr	r3, [r7, #8]
  4041ac:	442b      	add	r3, r5
  4041ae:	4298      	cmp	r0, r3
  4041b0:	d004      	beq.n	4041bc <_malloc_trim_r+0x48>
  4041b2:	4630      	mov	r0, r6
  4041b4:	f000 fece 	bl	404f54 <__malloc_unlock>
  4041b8:	2000      	movs	r0, #0
  4041ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4041bc:	4261      	negs	r1, r4
  4041be:	4630      	mov	r0, r6
  4041c0:	f001 f874 	bl	4052ac <_sbrk_r>
  4041c4:	3001      	adds	r0, #1
  4041c6:	d00d      	beq.n	4041e4 <_malloc_trim_r+0x70>
  4041c8:	4b10      	ldr	r3, [pc, #64]	; (40420c <_malloc_trim_r+0x98>)
  4041ca:	68ba      	ldr	r2, [r7, #8]
  4041cc:	6819      	ldr	r1, [r3, #0]
  4041ce:	1b2d      	subs	r5, r5, r4
  4041d0:	f045 0501 	orr.w	r5, r5, #1
  4041d4:	4630      	mov	r0, r6
  4041d6:	1b09      	subs	r1, r1, r4
  4041d8:	6055      	str	r5, [r2, #4]
  4041da:	6019      	str	r1, [r3, #0]
  4041dc:	f000 feba 	bl	404f54 <__malloc_unlock>
  4041e0:	2001      	movs	r0, #1
  4041e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4041e4:	2100      	movs	r1, #0
  4041e6:	4630      	mov	r0, r6
  4041e8:	f001 f860 	bl	4052ac <_sbrk_r>
  4041ec:	68ba      	ldr	r2, [r7, #8]
  4041ee:	1a83      	subs	r3, r0, r2
  4041f0:	2b0f      	cmp	r3, #15
  4041f2:	ddde      	ble.n	4041b2 <_malloc_trim_r+0x3e>
  4041f4:	4c06      	ldr	r4, [pc, #24]	; (404210 <_malloc_trim_r+0x9c>)
  4041f6:	4905      	ldr	r1, [pc, #20]	; (40420c <_malloc_trim_r+0x98>)
  4041f8:	6824      	ldr	r4, [r4, #0]
  4041fa:	f043 0301 	orr.w	r3, r3, #1
  4041fe:	1b00      	subs	r0, r0, r4
  404200:	6053      	str	r3, [r2, #4]
  404202:	6008      	str	r0, [r1, #0]
  404204:	e7d5      	b.n	4041b2 <_malloc_trim_r+0x3e>
  404206:	bf00      	nop
  404208:	204005a8 	.word	0x204005a8
  40420c:	20400a50 	.word	0x20400a50
  404210:	204009b0 	.word	0x204009b0

00404214 <_free_r>:
  404214:	2900      	cmp	r1, #0
  404216:	d044      	beq.n	4042a2 <_free_r+0x8e>
  404218:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40421c:	460d      	mov	r5, r1
  40421e:	4680      	mov	r8, r0
  404220:	f000 fe92 	bl	404f48 <__malloc_lock>
  404224:	f855 7c04 	ldr.w	r7, [r5, #-4]
  404228:	4969      	ldr	r1, [pc, #420]	; (4043d0 <_free_r+0x1bc>)
  40422a:	f027 0301 	bic.w	r3, r7, #1
  40422e:	f1a5 0408 	sub.w	r4, r5, #8
  404232:	18e2      	adds	r2, r4, r3
  404234:	688e      	ldr	r6, [r1, #8]
  404236:	6850      	ldr	r0, [r2, #4]
  404238:	42b2      	cmp	r2, r6
  40423a:	f020 0003 	bic.w	r0, r0, #3
  40423e:	d05e      	beq.n	4042fe <_free_r+0xea>
  404240:	07fe      	lsls	r6, r7, #31
  404242:	6050      	str	r0, [r2, #4]
  404244:	d40b      	bmi.n	40425e <_free_r+0x4a>
  404246:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40424a:	1be4      	subs	r4, r4, r7
  40424c:	f101 0e08 	add.w	lr, r1, #8
  404250:	68a5      	ldr	r5, [r4, #8]
  404252:	4575      	cmp	r5, lr
  404254:	443b      	add	r3, r7
  404256:	d06d      	beq.n	404334 <_free_r+0x120>
  404258:	68e7      	ldr	r7, [r4, #12]
  40425a:	60ef      	str	r7, [r5, #12]
  40425c:	60bd      	str	r5, [r7, #8]
  40425e:	1815      	adds	r5, r2, r0
  404260:	686d      	ldr	r5, [r5, #4]
  404262:	07ed      	lsls	r5, r5, #31
  404264:	d53e      	bpl.n	4042e4 <_free_r+0xd0>
  404266:	f043 0201 	orr.w	r2, r3, #1
  40426a:	6062      	str	r2, [r4, #4]
  40426c:	50e3      	str	r3, [r4, r3]
  40426e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404272:	d217      	bcs.n	4042a4 <_free_r+0x90>
  404274:	08db      	lsrs	r3, r3, #3
  404276:	1c58      	adds	r0, r3, #1
  404278:	109a      	asrs	r2, r3, #2
  40427a:	684d      	ldr	r5, [r1, #4]
  40427c:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  404280:	60a7      	str	r7, [r4, #8]
  404282:	2301      	movs	r3, #1
  404284:	4093      	lsls	r3, r2
  404286:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40428a:	432b      	orrs	r3, r5
  40428c:	3a08      	subs	r2, #8
  40428e:	60e2      	str	r2, [r4, #12]
  404290:	604b      	str	r3, [r1, #4]
  404292:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  404296:	60fc      	str	r4, [r7, #12]
  404298:	4640      	mov	r0, r8
  40429a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40429e:	f000 be59 	b.w	404f54 <__malloc_unlock>
  4042a2:	4770      	bx	lr
  4042a4:	0a5a      	lsrs	r2, r3, #9
  4042a6:	2a04      	cmp	r2, #4
  4042a8:	d852      	bhi.n	404350 <_free_r+0x13c>
  4042aa:	099a      	lsrs	r2, r3, #6
  4042ac:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4042b0:	00ff      	lsls	r7, r7, #3
  4042b2:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4042b6:	19c8      	adds	r0, r1, r7
  4042b8:	59ca      	ldr	r2, [r1, r7]
  4042ba:	3808      	subs	r0, #8
  4042bc:	4290      	cmp	r0, r2
  4042be:	d04f      	beq.n	404360 <_free_r+0x14c>
  4042c0:	6851      	ldr	r1, [r2, #4]
  4042c2:	f021 0103 	bic.w	r1, r1, #3
  4042c6:	428b      	cmp	r3, r1
  4042c8:	d232      	bcs.n	404330 <_free_r+0x11c>
  4042ca:	6892      	ldr	r2, [r2, #8]
  4042cc:	4290      	cmp	r0, r2
  4042ce:	d1f7      	bne.n	4042c0 <_free_r+0xac>
  4042d0:	68c3      	ldr	r3, [r0, #12]
  4042d2:	60a0      	str	r0, [r4, #8]
  4042d4:	60e3      	str	r3, [r4, #12]
  4042d6:	609c      	str	r4, [r3, #8]
  4042d8:	60c4      	str	r4, [r0, #12]
  4042da:	4640      	mov	r0, r8
  4042dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4042e0:	f000 be38 	b.w	404f54 <__malloc_unlock>
  4042e4:	6895      	ldr	r5, [r2, #8]
  4042e6:	4f3b      	ldr	r7, [pc, #236]	; (4043d4 <_free_r+0x1c0>)
  4042e8:	42bd      	cmp	r5, r7
  4042ea:	4403      	add	r3, r0
  4042ec:	d040      	beq.n	404370 <_free_r+0x15c>
  4042ee:	68d0      	ldr	r0, [r2, #12]
  4042f0:	60e8      	str	r0, [r5, #12]
  4042f2:	f043 0201 	orr.w	r2, r3, #1
  4042f6:	6085      	str	r5, [r0, #8]
  4042f8:	6062      	str	r2, [r4, #4]
  4042fa:	50e3      	str	r3, [r4, r3]
  4042fc:	e7b7      	b.n	40426e <_free_r+0x5a>
  4042fe:	07ff      	lsls	r7, r7, #31
  404300:	4403      	add	r3, r0
  404302:	d407      	bmi.n	404314 <_free_r+0x100>
  404304:	f855 2c08 	ldr.w	r2, [r5, #-8]
  404308:	1aa4      	subs	r4, r4, r2
  40430a:	4413      	add	r3, r2
  40430c:	68a0      	ldr	r0, [r4, #8]
  40430e:	68e2      	ldr	r2, [r4, #12]
  404310:	60c2      	str	r2, [r0, #12]
  404312:	6090      	str	r0, [r2, #8]
  404314:	4a30      	ldr	r2, [pc, #192]	; (4043d8 <_free_r+0x1c4>)
  404316:	6812      	ldr	r2, [r2, #0]
  404318:	f043 0001 	orr.w	r0, r3, #1
  40431c:	4293      	cmp	r3, r2
  40431e:	6060      	str	r0, [r4, #4]
  404320:	608c      	str	r4, [r1, #8]
  404322:	d3b9      	bcc.n	404298 <_free_r+0x84>
  404324:	4b2d      	ldr	r3, [pc, #180]	; (4043dc <_free_r+0x1c8>)
  404326:	4640      	mov	r0, r8
  404328:	6819      	ldr	r1, [r3, #0]
  40432a:	f7ff ff23 	bl	404174 <_malloc_trim_r>
  40432e:	e7b3      	b.n	404298 <_free_r+0x84>
  404330:	4610      	mov	r0, r2
  404332:	e7cd      	b.n	4042d0 <_free_r+0xbc>
  404334:	1811      	adds	r1, r2, r0
  404336:	6849      	ldr	r1, [r1, #4]
  404338:	07c9      	lsls	r1, r1, #31
  40433a:	d444      	bmi.n	4043c6 <_free_r+0x1b2>
  40433c:	6891      	ldr	r1, [r2, #8]
  40433e:	68d2      	ldr	r2, [r2, #12]
  404340:	60ca      	str	r2, [r1, #12]
  404342:	4403      	add	r3, r0
  404344:	f043 0001 	orr.w	r0, r3, #1
  404348:	6091      	str	r1, [r2, #8]
  40434a:	6060      	str	r0, [r4, #4]
  40434c:	50e3      	str	r3, [r4, r3]
  40434e:	e7a3      	b.n	404298 <_free_r+0x84>
  404350:	2a14      	cmp	r2, #20
  404352:	d816      	bhi.n	404382 <_free_r+0x16e>
  404354:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  404358:	00ff      	lsls	r7, r7, #3
  40435a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40435e:	e7aa      	b.n	4042b6 <_free_r+0xa2>
  404360:	10aa      	asrs	r2, r5, #2
  404362:	2301      	movs	r3, #1
  404364:	684d      	ldr	r5, [r1, #4]
  404366:	4093      	lsls	r3, r2
  404368:	432b      	orrs	r3, r5
  40436a:	604b      	str	r3, [r1, #4]
  40436c:	4603      	mov	r3, r0
  40436e:	e7b0      	b.n	4042d2 <_free_r+0xbe>
  404370:	f043 0201 	orr.w	r2, r3, #1
  404374:	614c      	str	r4, [r1, #20]
  404376:	610c      	str	r4, [r1, #16]
  404378:	60e5      	str	r5, [r4, #12]
  40437a:	60a5      	str	r5, [r4, #8]
  40437c:	6062      	str	r2, [r4, #4]
  40437e:	50e3      	str	r3, [r4, r3]
  404380:	e78a      	b.n	404298 <_free_r+0x84>
  404382:	2a54      	cmp	r2, #84	; 0x54
  404384:	d806      	bhi.n	404394 <_free_r+0x180>
  404386:	0b1a      	lsrs	r2, r3, #12
  404388:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40438c:	00ff      	lsls	r7, r7, #3
  40438e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  404392:	e790      	b.n	4042b6 <_free_r+0xa2>
  404394:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404398:	d806      	bhi.n	4043a8 <_free_r+0x194>
  40439a:	0bda      	lsrs	r2, r3, #15
  40439c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4043a0:	00ff      	lsls	r7, r7, #3
  4043a2:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4043a6:	e786      	b.n	4042b6 <_free_r+0xa2>
  4043a8:	f240 5054 	movw	r0, #1364	; 0x554
  4043ac:	4282      	cmp	r2, r0
  4043ae:	d806      	bhi.n	4043be <_free_r+0x1aa>
  4043b0:	0c9a      	lsrs	r2, r3, #18
  4043b2:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4043b6:	00ff      	lsls	r7, r7, #3
  4043b8:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4043bc:	e77b      	b.n	4042b6 <_free_r+0xa2>
  4043be:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4043c2:	257e      	movs	r5, #126	; 0x7e
  4043c4:	e777      	b.n	4042b6 <_free_r+0xa2>
  4043c6:	f043 0101 	orr.w	r1, r3, #1
  4043ca:	6061      	str	r1, [r4, #4]
  4043cc:	6013      	str	r3, [r2, #0]
  4043ce:	e763      	b.n	404298 <_free_r+0x84>
  4043d0:	204005a8 	.word	0x204005a8
  4043d4:	204005b0 	.word	0x204005b0
  4043d8:	204009b4 	.word	0x204009b4
  4043dc:	20400a80 	.word	0x20400a80

004043e0 <__sfvwrite_r>:
  4043e0:	6893      	ldr	r3, [r2, #8]
  4043e2:	2b00      	cmp	r3, #0
  4043e4:	d073      	beq.n	4044ce <__sfvwrite_r+0xee>
  4043e6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4043ea:	898b      	ldrh	r3, [r1, #12]
  4043ec:	b083      	sub	sp, #12
  4043ee:	460c      	mov	r4, r1
  4043f0:	0719      	lsls	r1, r3, #28
  4043f2:	9000      	str	r0, [sp, #0]
  4043f4:	4616      	mov	r6, r2
  4043f6:	d526      	bpl.n	404446 <__sfvwrite_r+0x66>
  4043f8:	6922      	ldr	r2, [r4, #16]
  4043fa:	b322      	cbz	r2, 404446 <__sfvwrite_r+0x66>
  4043fc:	f013 0002 	ands.w	r0, r3, #2
  404400:	6835      	ldr	r5, [r6, #0]
  404402:	d02c      	beq.n	40445e <__sfvwrite_r+0x7e>
  404404:	f04f 0900 	mov.w	r9, #0
  404408:	4fb0      	ldr	r7, [pc, #704]	; (4046cc <__sfvwrite_r+0x2ec>)
  40440a:	46c8      	mov	r8, r9
  40440c:	46b2      	mov	sl, r6
  40440e:	45b8      	cmp	r8, r7
  404410:	4643      	mov	r3, r8
  404412:	464a      	mov	r2, r9
  404414:	bf28      	it	cs
  404416:	463b      	movcs	r3, r7
  404418:	9800      	ldr	r0, [sp, #0]
  40441a:	f1b8 0f00 	cmp.w	r8, #0
  40441e:	d050      	beq.n	4044c2 <__sfvwrite_r+0xe2>
  404420:	69e1      	ldr	r1, [r4, #28]
  404422:	6a66      	ldr	r6, [r4, #36]	; 0x24
  404424:	47b0      	blx	r6
  404426:	2800      	cmp	r0, #0
  404428:	dd58      	ble.n	4044dc <__sfvwrite_r+0xfc>
  40442a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40442e:	1a1b      	subs	r3, r3, r0
  404430:	4481      	add	r9, r0
  404432:	eba8 0800 	sub.w	r8, r8, r0
  404436:	f8ca 3008 	str.w	r3, [sl, #8]
  40443a:	2b00      	cmp	r3, #0
  40443c:	d1e7      	bne.n	40440e <__sfvwrite_r+0x2e>
  40443e:	2000      	movs	r0, #0
  404440:	b003      	add	sp, #12
  404442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404446:	4621      	mov	r1, r4
  404448:	9800      	ldr	r0, [sp, #0]
  40444a:	f7ff fc51 	bl	403cf0 <__swsetup_r>
  40444e:	2800      	cmp	r0, #0
  404450:	f040 8133 	bne.w	4046ba <__sfvwrite_r+0x2da>
  404454:	89a3      	ldrh	r3, [r4, #12]
  404456:	6835      	ldr	r5, [r6, #0]
  404458:	f013 0002 	ands.w	r0, r3, #2
  40445c:	d1d2      	bne.n	404404 <__sfvwrite_r+0x24>
  40445e:	f013 0901 	ands.w	r9, r3, #1
  404462:	d145      	bne.n	4044f0 <__sfvwrite_r+0x110>
  404464:	464f      	mov	r7, r9
  404466:	9601      	str	r6, [sp, #4]
  404468:	b337      	cbz	r7, 4044b8 <__sfvwrite_r+0xd8>
  40446a:	059a      	lsls	r2, r3, #22
  40446c:	f8d4 8008 	ldr.w	r8, [r4, #8]
  404470:	f140 8083 	bpl.w	40457a <__sfvwrite_r+0x19a>
  404474:	4547      	cmp	r7, r8
  404476:	46c3      	mov	fp, r8
  404478:	f0c0 80ab 	bcc.w	4045d2 <__sfvwrite_r+0x1f2>
  40447c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  404480:	f040 80ac 	bne.w	4045dc <__sfvwrite_r+0x1fc>
  404484:	6820      	ldr	r0, [r4, #0]
  404486:	46ba      	mov	sl, r7
  404488:	465a      	mov	r2, fp
  40448a:	4649      	mov	r1, r9
  40448c:	f000 fcf8 	bl	404e80 <memmove>
  404490:	68a2      	ldr	r2, [r4, #8]
  404492:	6823      	ldr	r3, [r4, #0]
  404494:	eba2 0208 	sub.w	r2, r2, r8
  404498:	445b      	add	r3, fp
  40449a:	60a2      	str	r2, [r4, #8]
  40449c:	6023      	str	r3, [r4, #0]
  40449e:	9a01      	ldr	r2, [sp, #4]
  4044a0:	6893      	ldr	r3, [r2, #8]
  4044a2:	eba3 030a 	sub.w	r3, r3, sl
  4044a6:	44d1      	add	r9, sl
  4044a8:	eba7 070a 	sub.w	r7, r7, sl
  4044ac:	6093      	str	r3, [r2, #8]
  4044ae:	2b00      	cmp	r3, #0
  4044b0:	d0c5      	beq.n	40443e <__sfvwrite_r+0x5e>
  4044b2:	89a3      	ldrh	r3, [r4, #12]
  4044b4:	2f00      	cmp	r7, #0
  4044b6:	d1d8      	bne.n	40446a <__sfvwrite_r+0x8a>
  4044b8:	f8d5 9000 	ldr.w	r9, [r5]
  4044bc:	686f      	ldr	r7, [r5, #4]
  4044be:	3508      	adds	r5, #8
  4044c0:	e7d2      	b.n	404468 <__sfvwrite_r+0x88>
  4044c2:	f8d5 9000 	ldr.w	r9, [r5]
  4044c6:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4044ca:	3508      	adds	r5, #8
  4044cc:	e79f      	b.n	40440e <__sfvwrite_r+0x2e>
  4044ce:	2000      	movs	r0, #0
  4044d0:	4770      	bx	lr
  4044d2:	4621      	mov	r1, r4
  4044d4:	9800      	ldr	r0, [sp, #0]
  4044d6:	f7ff fd1f 	bl	403f18 <_fflush_r>
  4044da:	b370      	cbz	r0, 40453a <__sfvwrite_r+0x15a>
  4044dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4044e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4044e4:	f04f 30ff 	mov.w	r0, #4294967295
  4044e8:	81a3      	strh	r3, [r4, #12]
  4044ea:	b003      	add	sp, #12
  4044ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4044f0:	4681      	mov	r9, r0
  4044f2:	4633      	mov	r3, r6
  4044f4:	464e      	mov	r6, r9
  4044f6:	46a8      	mov	r8, r5
  4044f8:	469a      	mov	sl, r3
  4044fa:	464d      	mov	r5, r9
  4044fc:	b34e      	cbz	r6, 404552 <__sfvwrite_r+0x172>
  4044fe:	b380      	cbz	r0, 404562 <__sfvwrite_r+0x182>
  404500:	6820      	ldr	r0, [r4, #0]
  404502:	6923      	ldr	r3, [r4, #16]
  404504:	6962      	ldr	r2, [r4, #20]
  404506:	45b1      	cmp	r9, r6
  404508:	46cb      	mov	fp, r9
  40450a:	bf28      	it	cs
  40450c:	46b3      	movcs	fp, r6
  40450e:	4298      	cmp	r0, r3
  404510:	465f      	mov	r7, fp
  404512:	d904      	bls.n	40451e <__sfvwrite_r+0x13e>
  404514:	68a3      	ldr	r3, [r4, #8]
  404516:	4413      	add	r3, r2
  404518:	459b      	cmp	fp, r3
  40451a:	f300 80a6 	bgt.w	40466a <__sfvwrite_r+0x28a>
  40451e:	4593      	cmp	fp, r2
  404520:	db4b      	blt.n	4045ba <__sfvwrite_r+0x1da>
  404522:	4613      	mov	r3, r2
  404524:	6a67      	ldr	r7, [r4, #36]	; 0x24
  404526:	69e1      	ldr	r1, [r4, #28]
  404528:	9800      	ldr	r0, [sp, #0]
  40452a:	462a      	mov	r2, r5
  40452c:	47b8      	blx	r7
  40452e:	1e07      	subs	r7, r0, #0
  404530:	ddd4      	ble.n	4044dc <__sfvwrite_r+0xfc>
  404532:	ebb9 0907 	subs.w	r9, r9, r7
  404536:	d0cc      	beq.n	4044d2 <__sfvwrite_r+0xf2>
  404538:	2001      	movs	r0, #1
  40453a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40453e:	1bdb      	subs	r3, r3, r7
  404540:	443d      	add	r5, r7
  404542:	1bf6      	subs	r6, r6, r7
  404544:	f8ca 3008 	str.w	r3, [sl, #8]
  404548:	2b00      	cmp	r3, #0
  40454a:	f43f af78 	beq.w	40443e <__sfvwrite_r+0x5e>
  40454e:	2e00      	cmp	r6, #0
  404550:	d1d5      	bne.n	4044fe <__sfvwrite_r+0x11e>
  404552:	f108 0308 	add.w	r3, r8, #8
  404556:	e913 0060 	ldmdb	r3, {r5, r6}
  40455a:	4698      	mov	r8, r3
  40455c:	3308      	adds	r3, #8
  40455e:	2e00      	cmp	r6, #0
  404560:	d0f9      	beq.n	404556 <__sfvwrite_r+0x176>
  404562:	4632      	mov	r2, r6
  404564:	210a      	movs	r1, #10
  404566:	4628      	mov	r0, r5
  404568:	f000 fc3a 	bl	404de0 <memchr>
  40456c:	2800      	cmp	r0, #0
  40456e:	f000 80a1 	beq.w	4046b4 <__sfvwrite_r+0x2d4>
  404572:	3001      	adds	r0, #1
  404574:	eba0 0905 	sub.w	r9, r0, r5
  404578:	e7c2      	b.n	404500 <__sfvwrite_r+0x120>
  40457a:	6820      	ldr	r0, [r4, #0]
  40457c:	6923      	ldr	r3, [r4, #16]
  40457e:	4298      	cmp	r0, r3
  404580:	d802      	bhi.n	404588 <__sfvwrite_r+0x1a8>
  404582:	6963      	ldr	r3, [r4, #20]
  404584:	429f      	cmp	r7, r3
  404586:	d25d      	bcs.n	404644 <__sfvwrite_r+0x264>
  404588:	45b8      	cmp	r8, r7
  40458a:	bf28      	it	cs
  40458c:	46b8      	movcs	r8, r7
  40458e:	4642      	mov	r2, r8
  404590:	4649      	mov	r1, r9
  404592:	f000 fc75 	bl	404e80 <memmove>
  404596:	68a3      	ldr	r3, [r4, #8]
  404598:	6822      	ldr	r2, [r4, #0]
  40459a:	eba3 0308 	sub.w	r3, r3, r8
  40459e:	4442      	add	r2, r8
  4045a0:	60a3      	str	r3, [r4, #8]
  4045a2:	6022      	str	r2, [r4, #0]
  4045a4:	b10b      	cbz	r3, 4045aa <__sfvwrite_r+0x1ca>
  4045a6:	46c2      	mov	sl, r8
  4045a8:	e779      	b.n	40449e <__sfvwrite_r+0xbe>
  4045aa:	4621      	mov	r1, r4
  4045ac:	9800      	ldr	r0, [sp, #0]
  4045ae:	f7ff fcb3 	bl	403f18 <_fflush_r>
  4045b2:	2800      	cmp	r0, #0
  4045b4:	d192      	bne.n	4044dc <__sfvwrite_r+0xfc>
  4045b6:	46c2      	mov	sl, r8
  4045b8:	e771      	b.n	40449e <__sfvwrite_r+0xbe>
  4045ba:	465a      	mov	r2, fp
  4045bc:	4629      	mov	r1, r5
  4045be:	f000 fc5f 	bl	404e80 <memmove>
  4045c2:	68a2      	ldr	r2, [r4, #8]
  4045c4:	6823      	ldr	r3, [r4, #0]
  4045c6:	eba2 020b 	sub.w	r2, r2, fp
  4045ca:	445b      	add	r3, fp
  4045cc:	60a2      	str	r2, [r4, #8]
  4045ce:	6023      	str	r3, [r4, #0]
  4045d0:	e7af      	b.n	404532 <__sfvwrite_r+0x152>
  4045d2:	6820      	ldr	r0, [r4, #0]
  4045d4:	46b8      	mov	r8, r7
  4045d6:	46ba      	mov	sl, r7
  4045d8:	46bb      	mov	fp, r7
  4045da:	e755      	b.n	404488 <__sfvwrite_r+0xa8>
  4045dc:	6962      	ldr	r2, [r4, #20]
  4045de:	6820      	ldr	r0, [r4, #0]
  4045e0:	6921      	ldr	r1, [r4, #16]
  4045e2:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4045e6:	eba0 0a01 	sub.w	sl, r0, r1
  4045ea:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4045ee:	f10a 0001 	add.w	r0, sl, #1
  4045f2:	ea4f 0868 	mov.w	r8, r8, asr #1
  4045f6:	4438      	add	r0, r7
  4045f8:	4540      	cmp	r0, r8
  4045fa:	4642      	mov	r2, r8
  4045fc:	bf84      	itt	hi
  4045fe:	4680      	movhi	r8, r0
  404600:	4642      	movhi	r2, r8
  404602:	055b      	lsls	r3, r3, #21
  404604:	d544      	bpl.n	404690 <__sfvwrite_r+0x2b0>
  404606:	4611      	mov	r1, r2
  404608:	9800      	ldr	r0, [sp, #0]
  40460a:	f000 f921 	bl	404850 <_malloc_r>
  40460e:	4683      	mov	fp, r0
  404610:	2800      	cmp	r0, #0
  404612:	d055      	beq.n	4046c0 <__sfvwrite_r+0x2e0>
  404614:	4652      	mov	r2, sl
  404616:	6921      	ldr	r1, [r4, #16]
  404618:	f7fe fa22 	bl	402a60 <memcpy>
  40461c:	89a3      	ldrh	r3, [r4, #12]
  40461e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  404622:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404626:	81a3      	strh	r3, [r4, #12]
  404628:	eb0b 000a 	add.w	r0, fp, sl
  40462c:	eba8 030a 	sub.w	r3, r8, sl
  404630:	f8c4 b010 	str.w	fp, [r4, #16]
  404634:	f8c4 8014 	str.w	r8, [r4, #20]
  404638:	6020      	str	r0, [r4, #0]
  40463a:	60a3      	str	r3, [r4, #8]
  40463c:	46b8      	mov	r8, r7
  40463e:	46ba      	mov	sl, r7
  404640:	46bb      	mov	fp, r7
  404642:	e721      	b.n	404488 <__sfvwrite_r+0xa8>
  404644:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  404648:	42b9      	cmp	r1, r7
  40464a:	bf28      	it	cs
  40464c:	4639      	movcs	r1, r7
  40464e:	464a      	mov	r2, r9
  404650:	fb91 f1f3 	sdiv	r1, r1, r3
  404654:	9800      	ldr	r0, [sp, #0]
  404656:	6a66      	ldr	r6, [r4, #36]	; 0x24
  404658:	fb03 f301 	mul.w	r3, r3, r1
  40465c:	69e1      	ldr	r1, [r4, #28]
  40465e:	47b0      	blx	r6
  404660:	f1b0 0a00 	subs.w	sl, r0, #0
  404664:	f73f af1b 	bgt.w	40449e <__sfvwrite_r+0xbe>
  404668:	e738      	b.n	4044dc <__sfvwrite_r+0xfc>
  40466a:	461a      	mov	r2, r3
  40466c:	4629      	mov	r1, r5
  40466e:	9301      	str	r3, [sp, #4]
  404670:	f000 fc06 	bl	404e80 <memmove>
  404674:	6822      	ldr	r2, [r4, #0]
  404676:	9b01      	ldr	r3, [sp, #4]
  404678:	9800      	ldr	r0, [sp, #0]
  40467a:	441a      	add	r2, r3
  40467c:	6022      	str	r2, [r4, #0]
  40467e:	4621      	mov	r1, r4
  404680:	f7ff fc4a 	bl	403f18 <_fflush_r>
  404684:	9b01      	ldr	r3, [sp, #4]
  404686:	2800      	cmp	r0, #0
  404688:	f47f af28 	bne.w	4044dc <__sfvwrite_r+0xfc>
  40468c:	461f      	mov	r7, r3
  40468e:	e750      	b.n	404532 <__sfvwrite_r+0x152>
  404690:	9800      	ldr	r0, [sp, #0]
  404692:	f000 fc65 	bl	404f60 <_realloc_r>
  404696:	4683      	mov	fp, r0
  404698:	2800      	cmp	r0, #0
  40469a:	d1c5      	bne.n	404628 <__sfvwrite_r+0x248>
  40469c:	9d00      	ldr	r5, [sp, #0]
  40469e:	6921      	ldr	r1, [r4, #16]
  4046a0:	4628      	mov	r0, r5
  4046a2:	f7ff fdb7 	bl	404214 <_free_r>
  4046a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4046aa:	220c      	movs	r2, #12
  4046ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4046b0:	602a      	str	r2, [r5, #0]
  4046b2:	e715      	b.n	4044e0 <__sfvwrite_r+0x100>
  4046b4:	f106 0901 	add.w	r9, r6, #1
  4046b8:	e722      	b.n	404500 <__sfvwrite_r+0x120>
  4046ba:	f04f 30ff 	mov.w	r0, #4294967295
  4046be:	e6bf      	b.n	404440 <__sfvwrite_r+0x60>
  4046c0:	9a00      	ldr	r2, [sp, #0]
  4046c2:	230c      	movs	r3, #12
  4046c4:	6013      	str	r3, [r2, #0]
  4046c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4046ca:	e709      	b.n	4044e0 <__sfvwrite_r+0x100>
  4046cc:	7ffffc00 	.word	0x7ffffc00

004046d0 <_fwalk_reent>:
  4046d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4046d4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4046d8:	d01f      	beq.n	40471a <_fwalk_reent+0x4a>
  4046da:	4688      	mov	r8, r1
  4046dc:	4606      	mov	r6, r0
  4046de:	f04f 0900 	mov.w	r9, #0
  4046e2:	687d      	ldr	r5, [r7, #4]
  4046e4:	68bc      	ldr	r4, [r7, #8]
  4046e6:	3d01      	subs	r5, #1
  4046e8:	d411      	bmi.n	40470e <_fwalk_reent+0x3e>
  4046ea:	89a3      	ldrh	r3, [r4, #12]
  4046ec:	2b01      	cmp	r3, #1
  4046ee:	f105 35ff 	add.w	r5, r5, #4294967295
  4046f2:	d908      	bls.n	404706 <_fwalk_reent+0x36>
  4046f4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4046f8:	3301      	adds	r3, #1
  4046fa:	4621      	mov	r1, r4
  4046fc:	4630      	mov	r0, r6
  4046fe:	d002      	beq.n	404706 <_fwalk_reent+0x36>
  404700:	47c0      	blx	r8
  404702:	ea49 0900 	orr.w	r9, r9, r0
  404706:	1c6b      	adds	r3, r5, #1
  404708:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40470c:	d1ed      	bne.n	4046ea <_fwalk_reent+0x1a>
  40470e:	683f      	ldr	r7, [r7, #0]
  404710:	2f00      	cmp	r7, #0
  404712:	d1e6      	bne.n	4046e2 <_fwalk_reent+0x12>
  404714:	4648      	mov	r0, r9
  404716:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40471a:	46b9      	mov	r9, r7
  40471c:	4648      	mov	r0, r9
  40471e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404722:	bf00      	nop

00404724 <__locale_mb_cur_max>:
  404724:	4b04      	ldr	r3, [pc, #16]	; (404738 <__locale_mb_cur_max+0x14>)
  404726:	4a05      	ldr	r2, [pc, #20]	; (40473c <__locale_mb_cur_max+0x18>)
  404728:	681b      	ldr	r3, [r3, #0]
  40472a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  40472c:	2b00      	cmp	r3, #0
  40472e:	bf08      	it	eq
  404730:	4613      	moveq	r3, r2
  404732:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  404736:	4770      	bx	lr
  404738:	2040000c 	.word	0x2040000c
  40473c:	2040043c 	.word	0x2040043c

00404740 <__retarget_lock_init_recursive>:
  404740:	4770      	bx	lr
  404742:	bf00      	nop

00404744 <__retarget_lock_close_recursive>:
  404744:	4770      	bx	lr
  404746:	bf00      	nop

00404748 <__retarget_lock_acquire_recursive>:
  404748:	4770      	bx	lr
  40474a:	bf00      	nop

0040474c <__retarget_lock_release_recursive>:
  40474c:	4770      	bx	lr
  40474e:	bf00      	nop

00404750 <__swhatbuf_r>:
  404750:	b570      	push	{r4, r5, r6, lr}
  404752:	460c      	mov	r4, r1
  404754:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404758:	2900      	cmp	r1, #0
  40475a:	b090      	sub	sp, #64	; 0x40
  40475c:	4615      	mov	r5, r2
  40475e:	461e      	mov	r6, r3
  404760:	db14      	blt.n	40478c <__swhatbuf_r+0x3c>
  404762:	aa01      	add	r2, sp, #4
  404764:	f000 ff74 	bl	405650 <_fstat_r>
  404768:	2800      	cmp	r0, #0
  40476a:	db0f      	blt.n	40478c <__swhatbuf_r+0x3c>
  40476c:	9a02      	ldr	r2, [sp, #8]
  40476e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  404772:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  404776:	fab2 f282 	clz	r2, r2
  40477a:	0952      	lsrs	r2, r2, #5
  40477c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404780:	f44f 6000 	mov.w	r0, #2048	; 0x800
  404784:	6032      	str	r2, [r6, #0]
  404786:	602b      	str	r3, [r5, #0]
  404788:	b010      	add	sp, #64	; 0x40
  40478a:	bd70      	pop	{r4, r5, r6, pc}
  40478c:	89a2      	ldrh	r2, [r4, #12]
  40478e:	2300      	movs	r3, #0
  404790:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  404794:	6033      	str	r3, [r6, #0]
  404796:	d004      	beq.n	4047a2 <__swhatbuf_r+0x52>
  404798:	2240      	movs	r2, #64	; 0x40
  40479a:	4618      	mov	r0, r3
  40479c:	602a      	str	r2, [r5, #0]
  40479e:	b010      	add	sp, #64	; 0x40
  4047a0:	bd70      	pop	{r4, r5, r6, pc}
  4047a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4047a6:	602b      	str	r3, [r5, #0]
  4047a8:	b010      	add	sp, #64	; 0x40
  4047aa:	bd70      	pop	{r4, r5, r6, pc}

004047ac <__smakebuf_r>:
  4047ac:	898a      	ldrh	r2, [r1, #12]
  4047ae:	0792      	lsls	r2, r2, #30
  4047b0:	460b      	mov	r3, r1
  4047b2:	d506      	bpl.n	4047c2 <__smakebuf_r+0x16>
  4047b4:	f101 0243 	add.w	r2, r1, #67	; 0x43
  4047b8:	2101      	movs	r1, #1
  4047ba:	601a      	str	r2, [r3, #0]
  4047bc:	611a      	str	r2, [r3, #16]
  4047be:	6159      	str	r1, [r3, #20]
  4047c0:	4770      	bx	lr
  4047c2:	b5f0      	push	{r4, r5, r6, r7, lr}
  4047c4:	b083      	sub	sp, #12
  4047c6:	ab01      	add	r3, sp, #4
  4047c8:	466a      	mov	r2, sp
  4047ca:	460c      	mov	r4, r1
  4047cc:	4606      	mov	r6, r0
  4047ce:	f7ff ffbf 	bl	404750 <__swhatbuf_r>
  4047d2:	9900      	ldr	r1, [sp, #0]
  4047d4:	4605      	mov	r5, r0
  4047d6:	4630      	mov	r0, r6
  4047d8:	f000 f83a 	bl	404850 <_malloc_r>
  4047dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4047e0:	b1d8      	cbz	r0, 40481a <__smakebuf_r+0x6e>
  4047e2:	9a01      	ldr	r2, [sp, #4]
  4047e4:	4f15      	ldr	r7, [pc, #84]	; (40483c <__smakebuf_r+0x90>)
  4047e6:	9900      	ldr	r1, [sp, #0]
  4047e8:	63f7      	str	r7, [r6, #60]	; 0x3c
  4047ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4047ee:	81a3      	strh	r3, [r4, #12]
  4047f0:	6020      	str	r0, [r4, #0]
  4047f2:	6120      	str	r0, [r4, #16]
  4047f4:	6161      	str	r1, [r4, #20]
  4047f6:	b91a      	cbnz	r2, 404800 <__smakebuf_r+0x54>
  4047f8:	432b      	orrs	r3, r5
  4047fa:	81a3      	strh	r3, [r4, #12]
  4047fc:	b003      	add	sp, #12
  4047fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404800:	4630      	mov	r0, r6
  404802:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  404806:	f000 ff37 	bl	405678 <_isatty_r>
  40480a:	b1a0      	cbz	r0, 404836 <__smakebuf_r+0x8a>
  40480c:	89a3      	ldrh	r3, [r4, #12]
  40480e:	f023 0303 	bic.w	r3, r3, #3
  404812:	f043 0301 	orr.w	r3, r3, #1
  404816:	b21b      	sxth	r3, r3
  404818:	e7ee      	b.n	4047f8 <__smakebuf_r+0x4c>
  40481a:	059a      	lsls	r2, r3, #22
  40481c:	d4ee      	bmi.n	4047fc <__smakebuf_r+0x50>
  40481e:	f023 0303 	bic.w	r3, r3, #3
  404822:	f104 0243 	add.w	r2, r4, #67	; 0x43
  404826:	f043 0302 	orr.w	r3, r3, #2
  40482a:	2101      	movs	r1, #1
  40482c:	81a3      	strh	r3, [r4, #12]
  40482e:	6022      	str	r2, [r4, #0]
  404830:	6122      	str	r2, [r4, #16]
  404832:	6161      	str	r1, [r4, #20]
  404834:	e7e2      	b.n	4047fc <__smakebuf_r+0x50>
  404836:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40483a:	e7dd      	b.n	4047f8 <__smakebuf_r+0x4c>
  40483c:	00403f6d 	.word	0x00403f6d

00404840 <malloc>:
  404840:	4b02      	ldr	r3, [pc, #8]	; (40484c <malloc+0xc>)
  404842:	4601      	mov	r1, r0
  404844:	6818      	ldr	r0, [r3, #0]
  404846:	f000 b803 	b.w	404850 <_malloc_r>
  40484a:	bf00      	nop
  40484c:	2040000c 	.word	0x2040000c

00404850 <_malloc_r>:
  404850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404854:	f101 060b 	add.w	r6, r1, #11
  404858:	2e16      	cmp	r6, #22
  40485a:	b083      	sub	sp, #12
  40485c:	4605      	mov	r5, r0
  40485e:	f240 809e 	bls.w	40499e <_malloc_r+0x14e>
  404862:	f036 0607 	bics.w	r6, r6, #7
  404866:	f100 80bd 	bmi.w	4049e4 <_malloc_r+0x194>
  40486a:	42b1      	cmp	r1, r6
  40486c:	f200 80ba 	bhi.w	4049e4 <_malloc_r+0x194>
  404870:	f000 fb6a 	bl	404f48 <__malloc_lock>
  404874:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404878:	f0c0 8293 	bcc.w	404da2 <_malloc_r+0x552>
  40487c:	0a73      	lsrs	r3, r6, #9
  40487e:	f000 80b8 	beq.w	4049f2 <_malloc_r+0x1a2>
  404882:	2b04      	cmp	r3, #4
  404884:	f200 8179 	bhi.w	404b7a <_malloc_r+0x32a>
  404888:	09b3      	lsrs	r3, r6, #6
  40488a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40488e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404892:	00c3      	lsls	r3, r0, #3
  404894:	4fbf      	ldr	r7, [pc, #764]	; (404b94 <_malloc_r+0x344>)
  404896:	443b      	add	r3, r7
  404898:	f1a3 0108 	sub.w	r1, r3, #8
  40489c:	685c      	ldr	r4, [r3, #4]
  40489e:	42a1      	cmp	r1, r4
  4048a0:	d106      	bne.n	4048b0 <_malloc_r+0x60>
  4048a2:	e00c      	b.n	4048be <_malloc_r+0x6e>
  4048a4:	2a00      	cmp	r2, #0
  4048a6:	f280 80aa 	bge.w	4049fe <_malloc_r+0x1ae>
  4048aa:	68e4      	ldr	r4, [r4, #12]
  4048ac:	42a1      	cmp	r1, r4
  4048ae:	d006      	beq.n	4048be <_malloc_r+0x6e>
  4048b0:	6863      	ldr	r3, [r4, #4]
  4048b2:	f023 0303 	bic.w	r3, r3, #3
  4048b6:	1b9a      	subs	r2, r3, r6
  4048b8:	2a0f      	cmp	r2, #15
  4048ba:	ddf3      	ble.n	4048a4 <_malloc_r+0x54>
  4048bc:	4670      	mov	r0, lr
  4048be:	693c      	ldr	r4, [r7, #16]
  4048c0:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404ba8 <_malloc_r+0x358>
  4048c4:	4574      	cmp	r4, lr
  4048c6:	f000 81ab 	beq.w	404c20 <_malloc_r+0x3d0>
  4048ca:	6863      	ldr	r3, [r4, #4]
  4048cc:	f023 0303 	bic.w	r3, r3, #3
  4048d0:	1b9a      	subs	r2, r3, r6
  4048d2:	2a0f      	cmp	r2, #15
  4048d4:	f300 8190 	bgt.w	404bf8 <_malloc_r+0x3a8>
  4048d8:	2a00      	cmp	r2, #0
  4048da:	f8c7 e014 	str.w	lr, [r7, #20]
  4048de:	f8c7 e010 	str.w	lr, [r7, #16]
  4048e2:	f280 809d 	bge.w	404a20 <_malloc_r+0x1d0>
  4048e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4048ea:	f080 8161 	bcs.w	404bb0 <_malloc_r+0x360>
  4048ee:	08db      	lsrs	r3, r3, #3
  4048f0:	f103 0c01 	add.w	ip, r3, #1
  4048f4:	1099      	asrs	r1, r3, #2
  4048f6:	687a      	ldr	r2, [r7, #4]
  4048f8:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4048fc:	f8c4 8008 	str.w	r8, [r4, #8]
  404900:	2301      	movs	r3, #1
  404902:	408b      	lsls	r3, r1
  404904:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404908:	4313      	orrs	r3, r2
  40490a:	3908      	subs	r1, #8
  40490c:	60e1      	str	r1, [r4, #12]
  40490e:	607b      	str	r3, [r7, #4]
  404910:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404914:	f8c8 400c 	str.w	r4, [r8, #12]
  404918:	1082      	asrs	r2, r0, #2
  40491a:	2401      	movs	r4, #1
  40491c:	4094      	lsls	r4, r2
  40491e:	429c      	cmp	r4, r3
  404920:	f200 808b 	bhi.w	404a3a <_malloc_r+0x1ea>
  404924:	421c      	tst	r4, r3
  404926:	d106      	bne.n	404936 <_malloc_r+0xe6>
  404928:	f020 0003 	bic.w	r0, r0, #3
  40492c:	0064      	lsls	r4, r4, #1
  40492e:	421c      	tst	r4, r3
  404930:	f100 0004 	add.w	r0, r0, #4
  404934:	d0fa      	beq.n	40492c <_malloc_r+0xdc>
  404936:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40493a:	46cc      	mov	ip, r9
  40493c:	4680      	mov	r8, r0
  40493e:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404942:	459c      	cmp	ip, r3
  404944:	d107      	bne.n	404956 <_malloc_r+0x106>
  404946:	e16d      	b.n	404c24 <_malloc_r+0x3d4>
  404948:	2a00      	cmp	r2, #0
  40494a:	f280 817b 	bge.w	404c44 <_malloc_r+0x3f4>
  40494e:	68db      	ldr	r3, [r3, #12]
  404950:	459c      	cmp	ip, r3
  404952:	f000 8167 	beq.w	404c24 <_malloc_r+0x3d4>
  404956:	6859      	ldr	r1, [r3, #4]
  404958:	f021 0103 	bic.w	r1, r1, #3
  40495c:	1b8a      	subs	r2, r1, r6
  40495e:	2a0f      	cmp	r2, #15
  404960:	ddf2      	ble.n	404948 <_malloc_r+0xf8>
  404962:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  404966:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40496a:	9300      	str	r3, [sp, #0]
  40496c:	199c      	adds	r4, r3, r6
  40496e:	4628      	mov	r0, r5
  404970:	f046 0601 	orr.w	r6, r6, #1
  404974:	f042 0501 	orr.w	r5, r2, #1
  404978:	605e      	str	r6, [r3, #4]
  40497a:	f8c8 c00c 	str.w	ip, [r8, #12]
  40497e:	f8cc 8008 	str.w	r8, [ip, #8]
  404982:	617c      	str	r4, [r7, #20]
  404984:	613c      	str	r4, [r7, #16]
  404986:	f8c4 e00c 	str.w	lr, [r4, #12]
  40498a:	f8c4 e008 	str.w	lr, [r4, #8]
  40498e:	6065      	str	r5, [r4, #4]
  404990:	505a      	str	r2, [r3, r1]
  404992:	f000 fadf 	bl	404f54 <__malloc_unlock>
  404996:	9b00      	ldr	r3, [sp, #0]
  404998:	f103 0408 	add.w	r4, r3, #8
  40499c:	e01e      	b.n	4049dc <_malloc_r+0x18c>
  40499e:	2910      	cmp	r1, #16
  4049a0:	d820      	bhi.n	4049e4 <_malloc_r+0x194>
  4049a2:	f000 fad1 	bl	404f48 <__malloc_lock>
  4049a6:	2610      	movs	r6, #16
  4049a8:	2318      	movs	r3, #24
  4049aa:	2002      	movs	r0, #2
  4049ac:	4f79      	ldr	r7, [pc, #484]	; (404b94 <_malloc_r+0x344>)
  4049ae:	443b      	add	r3, r7
  4049b0:	f1a3 0208 	sub.w	r2, r3, #8
  4049b4:	685c      	ldr	r4, [r3, #4]
  4049b6:	4294      	cmp	r4, r2
  4049b8:	f000 813d 	beq.w	404c36 <_malloc_r+0x3e6>
  4049bc:	6863      	ldr	r3, [r4, #4]
  4049be:	68e1      	ldr	r1, [r4, #12]
  4049c0:	68a6      	ldr	r6, [r4, #8]
  4049c2:	f023 0303 	bic.w	r3, r3, #3
  4049c6:	4423      	add	r3, r4
  4049c8:	4628      	mov	r0, r5
  4049ca:	685a      	ldr	r2, [r3, #4]
  4049cc:	60f1      	str	r1, [r6, #12]
  4049ce:	f042 0201 	orr.w	r2, r2, #1
  4049d2:	608e      	str	r6, [r1, #8]
  4049d4:	605a      	str	r2, [r3, #4]
  4049d6:	f000 fabd 	bl	404f54 <__malloc_unlock>
  4049da:	3408      	adds	r4, #8
  4049dc:	4620      	mov	r0, r4
  4049de:	b003      	add	sp, #12
  4049e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049e4:	2400      	movs	r4, #0
  4049e6:	230c      	movs	r3, #12
  4049e8:	4620      	mov	r0, r4
  4049ea:	602b      	str	r3, [r5, #0]
  4049ec:	b003      	add	sp, #12
  4049ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049f2:	2040      	movs	r0, #64	; 0x40
  4049f4:	f44f 7300 	mov.w	r3, #512	; 0x200
  4049f8:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4049fc:	e74a      	b.n	404894 <_malloc_r+0x44>
  4049fe:	4423      	add	r3, r4
  404a00:	68e1      	ldr	r1, [r4, #12]
  404a02:	685a      	ldr	r2, [r3, #4]
  404a04:	68a6      	ldr	r6, [r4, #8]
  404a06:	f042 0201 	orr.w	r2, r2, #1
  404a0a:	60f1      	str	r1, [r6, #12]
  404a0c:	4628      	mov	r0, r5
  404a0e:	608e      	str	r6, [r1, #8]
  404a10:	605a      	str	r2, [r3, #4]
  404a12:	f000 fa9f 	bl	404f54 <__malloc_unlock>
  404a16:	3408      	adds	r4, #8
  404a18:	4620      	mov	r0, r4
  404a1a:	b003      	add	sp, #12
  404a1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a20:	4423      	add	r3, r4
  404a22:	4628      	mov	r0, r5
  404a24:	685a      	ldr	r2, [r3, #4]
  404a26:	f042 0201 	orr.w	r2, r2, #1
  404a2a:	605a      	str	r2, [r3, #4]
  404a2c:	f000 fa92 	bl	404f54 <__malloc_unlock>
  404a30:	3408      	adds	r4, #8
  404a32:	4620      	mov	r0, r4
  404a34:	b003      	add	sp, #12
  404a36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a3a:	68bc      	ldr	r4, [r7, #8]
  404a3c:	6863      	ldr	r3, [r4, #4]
  404a3e:	f023 0803 	bic.w	r8, r3, #3
  404a42:	45b0      	cmp	r8, r6
  404a44:	d304      	bcc.n	404a50 <_malloc_r+0x200>
  404a46:	eba8 0306 	sub.w	r3, r8, r6
  404a4a:	2b0f      	cmp	r3, #15
  404a4c:	f300 8085 	bgt.w	404b5a <_malloc_r+0x30a>
  404a50:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404bac <_malloc_r+0x35c>
  404a54:	4b50      	ldr	r3, [pc, #320]	; (404b98 <_malloc_r+0x348>)
  404a56:	f8d9 2000 	ldr.w	r2, [r9]
  404a5a:	681b      	ldr	r3, [r3, #0]
  404a5c:	3201      	adds	r2, #1
  404a5e:	4433      	add	r3, r6
  404a60:	eb04 0a08 	add.w	sl, r4, r8
  404a64:	f000 8155 	beq.w	404d12 <_malloc_r+0x4c2>
  404a68:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404a6c:	330f      	adds	r3, #15
  404a6e:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404a72:	f02b 0b0f 	bic.w	fp, fp, #15
  404a76:	4659      	mov	r1, fp
  404a78:	4628      	mov	r0, r5
  404a7a:	f000 fc17 	bl	4052ac <_sbrk_r>
  404a7e:	1c41      	adds	r1, r0, #1
  404a80:	4602      	mov	r2, r0
  404a82:	f000 80fc 	beq.w	404c7e <_malloc_r+0x42e>
  404a86:	4582      	cmp	sl, r0
  404a88:	f200 80f7 	bhi.w	404c7a <_malloc_r+0x42a>
  404a8c:	4b43      	ldr	r3, [pc, #268]	; (404b9c <_malloc_r+0x34c>)
  404a8e:	6819      	ldr	r1, [r3, #0]
  404a90:	4459      	add	r1, fp
  404a92:	6019      	str	r1, [r3, #0]
  404a94:	f000 814d 	beq.w	404d32 <_malloc_r+0x4e2>
  404a98:	f8d9 0000 	ldr.w	r0, [r9]
  404a9c:	3001      	adds	r0, #1
  404a9e:	bf1b      	ittet	ne
  404aa0:	eba2 0a0a 	subne.w	sl, r2, sl
  404aa4:	4451      	addne	r1, sl
  404aa6:	f8c9 2000 	streq.w	r2, [r9]
  404aaa:	6019      	strne	r1, [r3, #0]
  404aac:	f012 0107 	ands.w	r1, r2, #7
  404ab0:	f000 8115 	beq.w	404cde <_malloc_r+0x48e>
  404ab4:	f1c1 0008 	rsb	r0, r1, #8
  404ab8:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404abc:	4402      	add	r2, r0
  404abe:	3108      	adds	r1, #8
  404ac0:	eb02 090b 	add.w	r9, r2, fp
  404ac4:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404ac8:	eba1 0909 	sub.w	r9, r1, r9
  404acc:	4649      	mov	r1, r9
  404ace:	4628      	mov	r0, r5
  404ad0:	9301      	str	r3, [sp, #4]
  404ad2:	9200      	str	r2, [sp, #0]
  404ad4:	f000 fbea 	bl	4052ac <_sbrk_r>
  404ad8:	1c43      	adds	r3, r0, #1
  404ada:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404ade:	f000 8143 	beq.w	404d68 <_malloc_r+0x518>
  404ae2:	1a80      	subs	r0, r0, r2
  404ae4:	4448      	add	r0, r9
  404ae6:	f040 0001 	orr.w	r0, r0, #1
  404aea:	6819      	ldr	r1, [r3, #0]
  404aec:	60ba      	str	r2, [r7, #8]
  404aee:	4449      	add	r1, r9
  404af0:	42bc      	cmp	r4, r7
  404af2:	6050      	str	r0, [r2, #4]
  404af4:	6019      	str	r1, [r3, #0]
  404af6:	d017      	beq.n	404b28 <_malloc_r+0x2d8>
  404af8:	f1b8 0f0f 	cmp.w	r8, #15
  404afc:	f240 80fb 	bls.w	404cf6 <_malloc_r+0x4a6>
  404b00:	6860      	ldr	r0, [r4, #4]
  404b02:	f1a8 020c 	sub.w	r2, r8, #12
  404b06:	f022 0207 	bic.w	r2, r2, #7
  404b0a:	eb04 0e02 	add.w	lr, r4, r2
  404b0e:	f000 0001 	and.w	r0, r0, #1
  404b12:	f04f 0c05 	mov.w	ip, #5
  404b16:	4310      	orrs	r0, r2
  404b18:	2a0f      	cmp	r2, #15
  404b1a:	6060      	str	r0, [r4, #4]
  404b1c:	f8ce c004 	str.w	ip, [lr, #4]
  404b20:	f8ce c008 	str.w	ip, [lr, #8]
  404b24:	f200 8117 	bhi.w	404d56 <_malloc_r+0x506>
  404b28:	4b1d      	ldr	r3, [pc, #116]	; (404ba0 <_malloc_r+0x350>)
  404b2a:	68bc      	ldr	r4, [r7, #8]
  404b2c:	681a      	ldr	r2, [r3, #0]
  404b2e:	4291      	cmp	r1, r2
  404b30:	bf88      	it	hi
  404b32:	6019      	strhi	r1, [r3, #0]
  404b34:	4b1b      	ldr	r3, [pc, #108]	; (404ba4 <_malloc_r+0x354>)
  404b36:	681a      	ldr	r2, [r3, #0]
  404b38:	4291      	cmp	r1, r2
  404b3a:	6862      	ldr	r2, [r4, #4]
  404b3c:	bf88      	it	hi
  404b3e:	6019      	strhi	r1, [r3, #0]
  404b40:	f022 0203 	bic.w	r2, r2, #3
  404b44:	4296      	cmp	r6, r2
  404b46:	eba2 0306 	sub.w	r3, r2, r6
  404b4a:	d801      	bhi.n	404b50 <_malloc_r+0x300>
  404b4c:	2b0f      	cmp	r3, #15
  404b4e:	dc04      	bgt.n	404b5a <_malloc_r+0x30a>
  404b50:	4628      	mov	r0, r5
  404b52:	f000 f9ff 	bl	404f54 <__malloc_unlock>
  404b56:	2400      	movs	r4, #0
  404b58:	e740      	b.n	4049dc <_malloc_r+0x18c>
  404b5a:	19a2      	adds	r2, r4, r6
  404b5c:	f043 0301 	orr.w	r3, r3, #1
  404b60:	f046 0601 	orr.w	r6, r6, #1
  404b64:	6066      	str	r6, [r4, #4]
  404b66:	4628      	mov	r0, r5
  404b68:	60ba      	str	r2, [r7, #8]
  404b6a:	6053      	str	r3, [r2, #4]
  404b6c:	f000 f9f2 	bl	404f54 <__malloc_unlock>
  404b70:	3408      	adds	r4, #8
  404b72:	4620      	mov	r0, r4
  404b74:	b003      	add	sp, #12
  404b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b7a:	2b14      	cmp	r3, #20
  404b7c:	d971      	bls.n	404c62 <_malloc_r+0x412>
  404b7e:	2b54      	cmp	r3, #84	; 0x54
  404b80:	f200 80a3 	bhi.w	404cca <_malloc_r+0x47a>
  404b84:	0b33      	lsrs	r3, r6, #12
  404b86:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404b8a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404b8e:	00c3      	lsls	r3, r0, #3
  404b90:	e680      	b.n	404894 <_malloc_r+0x44>
  404b92:	bf00      	nop
  404b94:	204005a8 	.word	0x204005a8
  404b98:	20400a80 	.word	0x20400a80
  404b9c:	20400a50 	.word	0x20400a50
  404ba0:	20400a78 	.word	0x20400a78
  404ba4:	20400a7c 	.word	0x20400a7c
  404ba8:	204005b0 	.word	0x204005b0
  404bac:	204009b0 	.word	0x204009b0
  404bb0:	0a5a      	lsrs	r2, r3, #9
  404bb2:	2a04      	cmp	r2, #4
  404bb4:	d95b      	bls.n	404c6e <_malloc_r+0x41e>
  404bb6:	2a14      	cmp	r2, #20
  404bb8:	f200 80ae 	bhi.w	404d18 <_malloc_r+0x4c8>
  404bbc:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404bc0:	00c9      	lsls	r1, r1, #3
  404bc2:	325b      	adds	r2, #91	; 0x5b
  404bc4:	eb07 0c01 	add.w	ip, r7, r1
  404bc8:	5879      	ldr	r1, [r7, r1]
  404bca:	f1ac 0c08 	sub.w	ip, ip, #8
  404bce:	458c      	cmp	ip, r1
  404bd0:	f000 8088 	beq.w	404ce4 <_malloc_r+0x494>
  404bd4:	684a      	ldr	r2, [r1, #4]
  404bd6:	f022 0203 	bic.w	r2, r2, #3
  404bda:	4293      	cmp	r3, r2
  404bdc:	d273      	bcs.n	404cc6 <_malloc_r+0x476>
  404bde:	6889      	ldr	r1, [r1, #8]
  404be0:	458c      	cmp	ip, r1
  404be2:	d1f7      	bne.n	404bd4 <_malloc_r+0x384>
  404be4:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404be8:	687b      	ldr	r3, [r7, #4]
  404bea:	60e2      	str	r2, [r4, #12]
  404bec:	f8c4 c008 	str.w	ip, [r4, #8]
  404bf0:	6094      	str	r4, [r2, #8]
  404bf2:	f8cc 400c 	str.w	r4, [ip, #12]
  404bf6:	e68f      	b.n	404918 <_malloc_r+0xc8>
  404bf8:	19a1      	adds	r1, r4, r6
  404bfa:	f046 0c01 	orr.w	ip, r6, #1
  404bfe:	f042 0601 	orr.w	r6, r2, #1
  404c02:	f8c4 c004 	str.w	ip, [r4, #4]
  404c06:	4628      	mov	r0, r5
  404c08:	6179      	str	r1, [r7, #20]
  404c0a:	6139      	str	r1, [r7, #16]
  404c0c:	f8c1 e00c 	str.w	lr, [r1, #12]
  404c10:	f8c1 e008 	str.w	lr, [r1, #8]
  404c14:	604e      	str	r6, [r1, #4]
  404c16:	50e2      	str	r2, [r4, r3]
  404c18:	f000 f99c 	bl	404f54 <__malloc_unlock>
  404c1c:	3408      	adds	r4, #8
  404c1e:	e6dd      	b.n	4049dc <_malloc_r+0x18c>
  404c20:	687b      	ldr	r3, [r7, #4]
  404c22:	e679      	b.n	404918 <_malloc_r+0xc8>
  404c24:	f108 0801 	add.w	r8, r8, #1
  404c28:	f018 0f03 	tst.w	r8, #3
  404c2c:	f10c 0c08 	add.w	ip, ip, #8
  404c30:	f47f ae85 	bne.w	40493e <_malloc_r+0xee>
  404c34:	e02d      	b.n	404c92 <_malloc_r+0x442>
  404c36:	68dc      	ldr	r4, [r3, #12]
  404c38:	42a3      	cmp	r3, r4
  404c3a:	bf08      	it	eq
  404c3c:	3002      	addeq	r0, #2
  404c3e:	f43f ae3e 	beq.w	4048be <_malloc_r+0x6e>
  404c42:	e6bb      	b.n	4049bc <_malloc_r+0x16c>
  404c44:	4419      	add	r1, r3
  404c46:	461c      	mov	r4, r3
  404c48:	684a      	ldr	r2, [r1, #4]
  404c4a:	68db      	ldr	r3, [r3, #12]
  404c4c:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404c50:	f042 0201 	orr.w	r2, r2, #1
  404c54:	604a      	str	r2, [r1, #4]
  404c56:	4628      	mov	r0, r5
  404c58:	60f3      	str	r3, [r6, #12]
  404c5a:	609e      	str	r6, [r3, #8]
  404c5c:	f000 f97a 	bl	404f54 <__malloc_unlock>
  404c60:	e6bc      	b.n	4049dc <_malloc_r+0x18c>
  404c62:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404c66:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404c6a:	00c3      	lsls	r3, r0, #3
  404c6c:	e612      	b.n	404894 <_malloc_r+0x44>
  404c6e:	099a      	lsrs	r2, r3, #6
  404c70:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404c74:	00c9      	lsls	r1, r1, #3
  404c76:	3238      	adds	r2, #56	; 0x38
  404c78:	e7a4      	b.n	404bc4 <_malloc_r+0x374>
  404c7a:	42bc      	cmp	r4, r7
  404c7c:	d054      	beq.n	404d28 <_malloc_r+0x4d8>
  404c7e:	68bc      	ldr	r4, [r7, #8]
  404c80:	6862      	ldr	r2, [r4, #4]
  404c82:	f022 0203 	bic.w	r2, r2, #3
  404c86:	e75d      	b.n	404b44 <_malloc_r+0x2f4>
  404c88:	f859 3908 	ldr.w	r3, [r9], #-8
  404c8c:	4599      	cmp	r9, r3
  404c8e:	f040 8086 	bne.w	404d9e <_malloc_r+0x54e>
  404c92:	f010 0f03 	tst.w	r0, #3
  404c96:	f100 30ff 	add.w	r0, r0, #4294967295
  404c9a:	d1f5      	bne.n	404c88 <_malloc_r+0x438>
  404c9c:	687b      	ldr	r3, [r7, #4]
  404c9e:	ea23 0304 	bic.w	r3, r3, r4
  404ca2:	607b      	str	r3, [r7, #4]
  404ca4:	0064      	lsls	r4, r4, #1
  404ca6:	429c      	cmp	r4, r3
  404ca8:	f63f aec7 	bhi.w	404a3a <_malloc_r+0x1ea>
  404cac:	2c00      	cmp	r4, #0
  404cae:	f43f aec4 	beq.w	404a3a <_malloc_r+0x1ea>
  404cb2:	421c      	tst	r4, r3
  404cb4:	4640      	mov	r0, r8
  404cb6:	f47f ae3e 	bne.w	404936 <_malloc_r+0xe6>
  404cba:	0064      	lsls	r4, r4, #1
  404cbc:	421c      	tst	r4, r3
  404cbe:	f100 0004 	add.w	r0, r0, #4
  404cc2:	d0fa      	beq.n	404cba <_malloc_r+0x46a>
  404cc4:	e637      	b.n	404936 <_malloc_r+0xe6>
  404cc6:	468c      	mov	ip, r1
  404cc8:	e78c      	b.n	404be4 <_malloc_r+0x394>
  404cca:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404cce:	d815      	bhi.n	404cfc <_malloc_r+0x4ac>
  404cd0:	0bf3      	lsrs	r3, r6, #15
  404cd2:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404cd6:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404cda:	00c3      	lsls	r3, r0, #3
  404cdc:	e5da      	b.n	404894 <_malloc_r+0x44>
  404cde:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404ce2:	e6ed      	b.n	404ac0 <_malloc_r+0x270>
  404ce4:	687b      	ldr	r3, [r7, #4]
  404ce6:	1092      	asrs	r2, r2, #2
  404ce8:	2101      	movs	r1, #1
  404cea:	fa01 f202 	lsl.w	r2, r1, r2
  404cee:	4313      	orrs	r3, r2
  404cf0:	607b      	str	r3, [r7, #4]
  404cf2:	4662      	mov	r2, ip
  404cf4:	e779      	b.n	404bea <_malloc_r+0x39a>
  404cf6:	2301      	movs	r3, #1
  404cf8:	6053      	str	r3, [r2, #4]
  404cfa:	e729      	b.n	404b50 <_malloc_r+0x300>
  404cfc:	f240 5254 	movw	r2, #1364	; 0x554
  404d00:	4293      	cmp	r3, r2
  404d02:	d822      	bhi.n	404d4a <_malloc_r+0x4fa>
  404d04:	0cb3      	lsrs	r3, r6, #18
  404d06:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404d0a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404d0e:	00c3      	lsls	r3, r0, #3
  404d10:	e5c0      	b.n	404894 <_malloc_r+0x44>
  404d12:	f103 0b10 	add.w	fp, r3, #16
  404d16:	e6ae      	b.n	404a76 <_malloc_r+0x226>
  404d18:	2a54      	cmp	r2, #84	; 0x54
  404d1a:	d829      	bhi.n	404d70 <_malloc_r+0x520>
  404d1c:	0b1a      	lsrs	r2, r3, #12
  404d1e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404d22:	00c9      	lsls	r1, r1, #3
  404d24:	326e      	adds	r2, #110	; 0x6e
  404d26:	e74d      	b.n	404bc4 <_malloc_r+0x374>
  404d28:	4b20      	ldr	r3, [pc, #128]	; (404dac <_malloc_r+0x55c>)
  404d2a:	6819      	ldr	r1, [r3, #0]
  404d2c:	4459      	add	r1, fp
  404d2e:	6019      	str	r1, [r3, #0]
  404d30:	e6b2      	b.n	404a98 <_malloc_r+0x248>
  404d32:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404d36:	2800      	cmp	r0, #0
  404d38:	f47f aeae 	bne.w	404a98 <_malloc_r+0x248>
  404d3c:	eb08 030b 	add.w	r3, r8, fp
  404d40:	68ba      	ldr	r2, [r7, #8]
  404d42:	f043 0301 	orr.w	r3, r3, #1
  404d46:	6053      	str	r3, [r2, #4]
  404d48:	e6ee      	b.n	404b28 <_malloc_r+0x2d8>
  404d4a:	207f      	movs	r0, #127	; 0x7f
  404d4c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404d50:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404d54:	e59e      	b.n	404894 <_malloc_r+0x44>
  404d56:	f104 0108 	add.w	r1, r4, #8
  404d5a:	4628      	mov	r0, r5
  404d5c:	9300      	str	r3, [sp, #0]
  404d5e:	f7ff fa59 	bl	404214 <_free_r>
  404d62:	9b00      	ldr	r3, [sp, #0]
  404d64:	6819      	ldr	r1, [r3, #0]
  404d66:	e6df      	b.n	404b28 <_malloc_r+0x2d8>
  404d68:	2001      	movs	r0, #1
  404d6a:	f04f 0900 	mov.w	r9, #0
  404d6e:	e6bc      	b.n	404aea <_malloc_r+0x29a>
  404d70:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404d74:	d805      	bhi.n	404d82 <_malloc_r+0x532>
  404d76:	0bda      	lsrs	r2, r3, #15
  404d78:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404d7c:	00c9      	lsls	r1, r1, #3
  404d7e:	3277      	adds	r2, #119	; 0x77
  404d80:	e720      	b.n	404bc4 <_malloc_r+0x374>
  404d82:	f240 5154 	movw	r1, #1364	; 0x554
  404d86:	428a      	cmp	r2, r1
  404d88:	d805      	bhi.n	404d96 <_malloc_r+0x546>
  404d8a:	0c9a      	lsrs	r2, r3, #18
  404d8c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404d90:	00c9      	lsls	r1, r1, #3
  404d92:	327c      	adds	r2, #124	; 0x7c
  404d94:	e716      	b.n	404bc4 <_malloc_r+0x374>
  404d96:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404d9a:	227e      	movs	r2, #126	; 0x7e
  404d9c:	e712      	b.n	404bc4 <_malloc_r+0x374>
  404d9e:	687b      	ldr	r3, [r7, #4]
  404da0:	e780      	b.n	404ca4 <_malloc_r+0x454>
  404da2:	08f0      	lsrs	r0, r6, #3
  404da4:	f106 0308 	add.w	r3, r6, #8
  404da8:	e600      	b.n	4049ac <_malloc_r+0x15c>
  404daa:	bf00      	nop
  404dac:	20400a50 	.word	0x20400a50

00404db0 <__ascii_mbtowc>:
  404db0:	b082      	sub	sp, #8
  404db2:	b149      	cbz	r1, 404dc8 <__ascii_mbtowc+0x18>
  404db4:	b15a      	cbz	r2, 404dce <__ascii_mbtowc+0x1e>
  404db6:	b16b      	cbz	r3, 404dd4 <__ascii_mbtowc+0x24>
  404db8:	7813      	ldrb	r3, [r2, #0]
  404dba:	600b      	str	r3, [r1, #0]
  404dbc:	7812      	ldrb	r2, [r2, #0]
  404dbe:	1c10      	adds	r0, r2, #0
  404dc0:	bf18      	it	ne
  404dc2:	2001      	movne	r0, #1
  404dc4:	b002      	add	sp, #8
  404dc6:	4770      	bx	lr
  404dc8:	a901      	add	r1, sp, #4
  404dca:	2a00      	cmp	r2, #0
  404dcc:	d1f3      	bne.n	404db6 <__ascii_mbtowc+0x6>
  404dce:	4610      	mov	r0, r2
  404dd0:	b002      	add	sp, #8
  404dd2:	4770      	bx	lr
  404dd4:	f06f 0001 	mvn.w	r0, #1
  404dd8:	e7f4      	b.n	404dc4 <__ascii_mbtowc+0x14>
  404dda:	bf00      	nop
  404ddc:	0000      	movs	r0, r0
	...

00404de0 <memchr>:
  404de0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404de4:	2a10      	cmp	r2, #16
  404de6:	db2b      	blt.n	404e40 <memchr+0x60>
  404de8:	f010 0f07 	tst.w	r0, #7
  404dec:	d008      	beq.n	404e00 <memchr+0x20>
  404dee:	f810 3b01 	ldrb.w	r3, [r0], #1
  404df2:	3a01      	subs	r2, #1
  404df4:	428b      	cmp	r3, r1
  404df6:	d02d      	beq.n	404e54 <memchr+0x74>
  404df8:	f010 0f07 	tst.w	r0, #7
  404dfc:	b342      	cbz	r2, 404e50 <memchr+0x70>
  404dfe:	d1f6      	bne.n	404dee <memchr+0xe>
  404e00:	b4f0      	push	{r4, r5, r6, r7}
  404e02:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404e06:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404e0a:	f022 0407 	bic.w	r4, r2, #7
  404e0e:	f07f 0700 	mvns.w	r7, #0
  404e12:	2300      	movs	r3, #0
  404e14:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404e18:	3c08      	subs	r4, #8
  404e1a:	ea85 0501 	eor.w	r5, r5, r1
  404e1e:	ea86 0601 	eor.w	r6, r6, r1
  404e22:	fa85 f547 	uadd8	r5, r5, r7
  404e26:	faa3 f587 	sel	r5, r3, r7
  404e2a:	fa86 f647 	uadd8	r6, r6, r7
  404e2e:	faa5 f687 	sel	r6, r5, r7
  404e32:	b98e      	cbnz	r6, 404e58 <memchr+0x78>
  404e34:	d1ee      	bne.n	404e14 <memchr+0x34>
  404e36:	bcf0      	pop	{r4, r5, r6, r7}
  404e38:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404e3c:	f002 0207 	and.w	r2, r2, #7
  404e40:	b132      	cbz	r2, 404e50 <memchr+0x70>
  404e42:	f810 3b01 	ldrb.w	r3, [r0], #1
  404e46:	3a01      	subs	r2, #1
  404e48:	ea83 0301 	eor.w	r3, r3, r1
  404e4c:	b113      	cbz	r3, 404e54 <memchr+0x74>
  404e4e:	d1f8      	bne.n	404e42 <memchr+0x62>
  404e50:	2000      	movs	r0, #0
  404e52:	4770      	bx	lr
  404e54:	3801      	subs	r0, #1
  404e56:	4770      	bx	lr
  404e58:	2d00      	cmp	r5, #0
  404e5a:	bf06      	itte	eq
  404e5c:	4635      	moveq	r5, r6
  404e5e:	3803      	subeq	r0, #3
  404e60:	3807      	subne	r0, #7
  404e62:	f015 0f01 	tst.w	r5, #1
  404e66:	d107      	bne.n	404e78 <memchr+0x98>
  404e68:	3001      	adds	r0, #1
  404e6a:	f415 7f80 	tst.w	r5, #256	; 0x100
  404e6e:	bf02      	ittt	eq
  404e70:	3001      	addeq	r0, #1
  404e72:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404e76:	3001      	addeq	r0, #1
  404e78:	bcf0      	pop	{r4, r5, r6, r7}
  404e7a:	3801      	subs	r0, #1
  404e7c:	4770      	bx	lr
  404e7e:	bf00      	nop

00404e80 <memmove>:
  404e80:	4288      	cmp	r0, r1
  404e82:	b5f0      	push	{r4, r5, r6, r7, lr}
  404e84:	d90d      	bls.n	404ea2 <memmove+0x22>
  404e86:	188b      	adds	r3, r1, r2
  404e88:	4298      	cmp	r0, r3
  404e8a:	d20a      	bcs.n	404ea2 <memmove+0x22>
  404e8c:	1884      	adds	r4, r0, r2
  404e8e:	2a00      	cmp	r2, #0
  404e90:	d051      	beq.n	404f36 <memmove+0xb6>
  404e92:	4622      	mov	r2, r4
  404e94:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  404e98:	f802 4d01 	strb.w	r4, [r2, #-1]!
  404e9c:	4299      	cmp	r1, r3
  404e9e:	d1f9      	bne.n	404e94 <memmove+0x14>
  404ea0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404ea2:	2a0f      	cmp	r2, #15
  404ea4:	d948      	bls.n	404f38 <memmove+0xb8>
  404ea6:	ea41 0300 	orr.w	r3, r1, r0
  404eaa:	079b      	lsls	r3, r3, #30
  404eac:	d146      	bne.n	404f3c <memmove+0xbc>
  404eae:	f100 0410 	add.w	r4, r0, #16
  404eb2:	f101 0310 	add.w	r3, r1, #16
  404eb6:	4615      	mov	r5, r2
  404eb8:	f853 6c10 	ldr.w	r6, [r3, #-16]
  404ebc:	f844 6c10 	str.w	r6, [r4, #-16]
  404ec0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  404ec4:	f844 6c0c 	str.w	r6, [r4, #-12]
  404ec8:	f853 6c08 	ldr.w	r6, [r3, #-8]
  404ecc:	f844 6c08 	str.w	r6, [r4, #-8]
  404ed0:	3d10      	subs	r5, #16
  404ed2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  404ed6:	f844 6c04 	str.w	r6, [r4, #-4]
  404eda:	2d0f      	cmp	r5, #15
  404edc:	f103 0310 	add.w	r3, r3, #16
  404ee0:	f104 0410 	add.w	r4, r4, #16
  404ee4:	d8e8      	bhi.n	404eb8 <memmove+0x38>
  404ee6:	f1a2 0310 	sub.w	r3, r2, #16
  404eea:	f023 030f 	bic.w	r3, r3, #15
  404eee:	f002 0e0f 	and.w	lr, r2, #15
  404ef2:	3310      	adds	r3, #16
  404ef4:	f1be 0f03 	cmp.w	lr, #3
  404ef8:	4419      	add	r1, r3
  404efa:	4403      	add	r3, r0
  404efc:	d921      	bls.n	404f42 <memmove+0xc2>
  404efe:	1f1e      	subs	r6, r3, #4
  404f00:	460d      	mov	r5, r1
  404f02:	4674      	mov	r4, lr
  404f04:	3c04      	subs	r4, #4
  404f06:	f855 7b04 	ldr.w	r7, [r5], #4
  404f0a:	f846 7f04 	str.w	r7, [r6, #4]!
  404f0e:	2c03      	cmp	r4, #3
  404f10:	d8f8      	bhi.n	404f04 <memmove+0x84>
  404f12:	f1ae 0404 	sub.w	r4, lr, #4
  404f16:	f024 0403 	bic.w	r4, r4, #3
  404f1a:	3404      	adds	r4, #4
  404f1c:	4421      	add	r1, r4
  404f1e:	4423      	add	r3, r4
  404f20:	f002 0203 	and.w	r2, r2, #3
  404f24:	b162      	cbz	r2, 404f40 <memmove+0xc0>
  404f26:	3b01      	subs	r3, #1
  404f28:	440a      	add	r2, r1
  404f2a:	f811 4b01 	ldrb.w	r4, [r1], #1
  404f2e:	f803 4f01 	strb.w	r4, [r3, #1]!
  404f32:	428a      	cmp	r2, r1
  404f34:	d1f9      	bne.n	404f2a <memmove+0xaa>
  404f36:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404f38:	4603      	mov	r3, r0
  404f3a:	e7f3      	b.n	404f24 <memmove+0xa4>
  404f3c:	4603      	mov	r3, r0
  404f3e:	e7f2      	b.n	404f26 <memmove+0xa6>
  404f40:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404f42:	4672      	mov	r2, lr
  404f44:	e7ee      	b.n	404f24 <memmove+0xa4>
  404f46:	bf00      	nop

00404f48 <__malloc_lock>:
  404f48:	4801      	ldr	r0, [pc, #4]	; (404f50 <__malloc_lock+0x8>)
  404f4a:	f7ff bbfd 	b.w	404748 <__retarget_lock_acquire_recursive>
  404f4e:	bf00      	nop
  404f50:	20400b28 	.word	0x20400b28

00404f54 <__malloc_unlock>:
  404f54:	4801      	ldr	r0, [pc, #4]	; (404f5c <__malloc_unlock+0x8>)
  404f56:	f7ff bbf9 	b.w	40474c <__retarget_lock_release_recursive>
  404f5a:	bf00      	nop
  404f5c:	20400b28 	.word	0x20400b28

00404f60 <_realloc_r>:
  404f60:	2900      	cmp	r1, #0
  404f62:	f000 8095 	beq.w	405090 <_realloc_r+0x130>
  404f66:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404f6a:	460d      	mov	r5, r1
  404f6c:	4616      	mov	r6, r2
  404f6e:	b083      	sub	sp, #12
  404f70:	4680      	mov	r8, r0
  404f72:	f106 070b 	add.w	r7, r6, #11
  404f76:	f7ff ffe7 	bl	404f48 <__malloc_lock>
  404f7a:	f855 ec04 	ldr.w	lr, [r5, #-4]
  404f7e:	2f16      	cmp	r7, #22
  404f80:	f02e 0403 	bic.w	r4, lr, #3
  404f84:	f1a5 0908 	sub.w	r9, r5, #8
  404f88:	d83c      	bhi.n	405004 <_realloc_r+0xa4>
  404f8a:	2210      	movs	r2, #16
  404f8c:	4617      	mov	r7, r2
  404f8e:	42be      	cmp	r6, r7
  404f90:	d83d      	bhi.n	40500e <_realloc_r+0xae>
  404f92:	4294      	cmp	r4, r2
  404f94:	da43      	bge.n	40501e <_realloc_r+0xbe>
  404f96:	4bc4      	ldr	r3, [pc, #784]	; (4052a8 <_realloc_r+0x348>)
  404f98:	6899      	ldr	r1, [r3, #8]
  404f9a:	eb09 0004 	add.w	r0, r9, r4
  404f9e:	4288      	cmp	r0, r1
  404fa0:	f000 80b4 	beq.w	40510c <_realloc_r+0x1ac>
  404fa4:	6843      	ldr	r3, [r0, #4]
  404fa6:	f023 0101 	bic.w	r1, r3, #1
  404faa:	4401      	add	r1, r0
  404fac:	6849      	ldr	r1, [r1, #4]
  404fae:	07c9      	lsls	r1, r1, #31
  404fb0:	d54c      	bpl.n	40504c <_realloc_r+0xec>
  404fb2:	f01e 0f01 	tst.w	lr, #1
  404fb6:	f000 809b 	beq.w	4050f0 <_realloc_r+0x190>
  404fba:	4631      	mov	r1, r6
  404fbc:	4640      	mov	r0, r8
  404fbe:	f7ff fc47 	bl	404850 <_malloc_r>
  404fc2:	4606      	mov	r6, r0
  404fc4:	2800      	cmp	r0, #0
  404fc6:	d03a      	beq.n	40503e <_realloc_r+0xde>
  404fc8:	f855 3c04 	ldr.w	r3, [r5, #-4]
  404fcc:	f023 0301 	bic.w	r3, r3, #1
  404fd0:	444b      	add	r3, r9
  404fd2:	f1a0 0208 	sub.w	r2, r0, #8
  404fd6:	429a      	cmp	r2, r3
  404fd8:	f000 8121 	beq.w	40521e <_realloc_r+0x2be>
  404fdc:	1f22      	subs	r2, r4, #4
  404fde:	2a24      	cmp	r2, #36	; 0x24
  404fe0:	f200 8107 	bhi.w	4051f2 <_realloc_r+0x292>
  404fe4:	2a13      	cmp	r2, #19
  404fe6:	f200 80db 	bhi.w	4051a0 <_realloc_r+0x240>
  404fea:	4603      	mov	r3, r0
  404fec:	462a      	mov	r2, r5
  404fee:	6811      	ldr	r1, [r2, #0]
  404ff0:	6019      	str	r1, [r3, #0]
  404ff2:	6851      	ldr	r1, [r2, #4]
  404ff4:	6059      	str	r1, [r3, #4]
  404ff6:	6892      	ldr	r2, [r2, #8]
  404ff8:	609a      	str	r2, [r3, #8]
  404ffa:	4629      	mov	r1, r5
  404ffc:	4640      	mov	r0, r8
  404ffe:	f7ff f909 	bl	404214 <_free_r>
  405002:	e01c      	b.n	40503e <_realloc_r+0xde>
  405004:	f027 0707 	bic.w	r7, r7, #7
  405008:	2f00      	cmp	r7, #0
  40500a:	463a      	mov	r2, r7
  40500c:	dabf      	bge.n	404f8e <_realloc_r+0x2e>
  40500e:	2600      	movs	r6, #0
  405010:	230c      	movs	r3, #12
  405012:	4630      	mov	r0, r6
  405014:	f8c8 3000 	str.w	r3, [r8]
  405018:	b003      	add	sp, #12
  40501a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40501e:	462e      	mov	r6, r5
  405020:	1be3      	subs	r3, r4, r7
  405022:	2b0f      	cmp	r3, #15
  405024:	d81e      	bhi.n	405064 <_realloc_r+0x104>
  405026:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40502a:	f003 0301 	and.w	r3, r3, #1
  40502e:	4323      	orrs	r3, r4
  405030:	444c      	add	r4, r9
  405032:	f8c9 3004 	str.w	r3, [r9, #4]
  405036:	6863      	ldr	r3, [r4, #4]
  405038:	f043 0301 	orr.w	r3, r3, #1
  40503c:	6063      	str	r3, [r4, #4]
  40503e:	4640      	mov	r0, r8
  405040:	f7ff ff88 	bl	404f54 <__malloc_unlock>
  405044:	4630      	mov	r0, r6
  405046:	b003      	add	sp, #12
  405048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40504c:	f023 0303 	bic.w	r3, r3, #3
  405050:	18e1      	adds	r1, r4, r3
  405052:	4291      	cmp	r1, r2
  405054:	db1f      	blt.n	405096 <_realloc_r+0x136>
  405056:	68c3      	ldr	r3, [r0, #12]
  405058:	6882      	ldr	r2, [r0, #8]
  40505a:	462e      	mov	r6, r5
  40505c:	60d3      	str	r3, [r2, #12]
  40505e:	460c      	mov	r4, r1
  405060:	609a      	str	r2, [r3, #8]
  405062:	e7dd      	b.n	405020 <_realloc_r+0xc0>
  405064:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405068:	eb09 0107 	add.w	r1, r9, r7
  40506c:	f002 0201 	and.w	r2, r2, #1
  405070:	444c      	add	r4, r9
  405072:	f043 0301 	orr.w	r3, r3, #1
  405076:	4317      	orrs	r7, r2
  405078:	f8c9 7004 	str.w	r7, [r9, #4]
  40507c:	604b      	str	r3, [r1, #4]
  40507e:	6863      	ldr	r3, [r4, #4]
  405080:	f043 0301 	orr.w	r3, r3, #1
  405084:	3108      	adds	r1, #8
  405086:	6063      	str	r3, [r4, #4]
  405088:	4640      	mov	r0, r8
  40508a:	f7ff f8c3 	bl	404214 <_free_r>
  40508e:	e7d6      	b.n	40503e <_realloc_r+0xde>
  405090:	4611      	mov	r1, r2
  405092:	f7ff bbdd 	b.w	404850 <_malloc_r>
  405096:	f01e 0f01 	tst.w	lr, #1
  40509a:	d18e      	bne.n	404fba <_realloc_r+0x5a>
  40509c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4050a0:	eba9 0a01 	sub.w	sl, r9, r1
  4050a4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4050a8:	f021 0103 	bic.w	r1, r1, #3
  4050ac:	440b      	add	r3, r1
  4050ae:	4423      	add	r3, r4
  4050b0:	4293      	cmp	r3, r2
  4050b2:	db25      	blt.n	405100 <_realloc_r+0x1a0>
  4050b4:	68c2      	ldr	r2, [r0, #12]
  4050b6:	6881      	ldr	r1, [r0, #8]
  4050b8:	4656      	mov	r6, sl
  4050ba:	60ca      	str	r2, [r1, #12]
  4050bc:	6091      	str	r1, [r2, #8]
  4050be:	f8da 100c 	ldr.w	r1, [sl, #12]
  4050c2:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4050c6:	1f22      	subs	r2, r4, #4
  4050c8:	2a24      	cmp	r2, #36	; 0x24
  4050ca:	60c1      	str	r1, [r0, #12]
  4050cc:	6088      	str	r0, [r1, #8]
  4050ce:	f200 8094 	bhi.w	4051fa <_realloc_r+0x29a>
  4050d2:	2a13      	cmp	r2, #19
  4050d4:	d96f      	bls.n	4051b6 <_realloc_r+0x256>
  4050d6:	6829      	ldr	r1, [r5, #0]
  4050d8:	f8ca 1008 	str.w	r1, [sl, #8]
  4050dc:	6869      	ldr	r1, [r5, #4]
  4050de:	f8ca 100c 	str.w	r1, [sl, #12]
  4050e2:	2a1b      	cmp	r2, #27
  4050e4:	f200 80a2 	bhi.w	40522c <_realloc_r+0x2cc>
  4050e8:	3508      	adds	r5, #8
  4050ea:	f10a 0210 	add.w	r2, sl, #16
  4050ee:	e063      	b.n	4051b8 <_realloc_r+0x258>
  4050f0:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4050f4:	eba9 0a03 	sub.w	sl, r9, r3
  4050f8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4050fc:	f021 0103 	bic.w	r1, r1, #3
  405100:	1863      	adds	r3, r4, r1
  405102:	4293      	cmp	r3, r2
  405104:	f6ff af59 	blt.w	404fba <_realloc_r+0x5a>
  405108:	4656      	mov	r6, sl
  40510a:	e7d8      	b.n	4050be <_realloc_r+0x15e>
  40510c:	6841      	ldr	r1, [r0, #4]
  40510e:	f021 0b03 	bic.w	fp, r1, #3
  405112:	44a3      	add	fp, r4
  405114:	f107 0010 	add.w	r0, r7, #16
  405118:	4583      	cmp	fp, r0
  40511a:	da56      	bge.n	4051ca <_realloc_r+0x26a>
  40511c:	f01e 0f01 	tst.w	lr, #1
  405120:	f47f af4b 	bne.w	404fba <_realloc_r+0x5a>
  405124:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405128:	eba9 0a01 	sub.w	sl, r9, r1
  40512c:	f8da 1004 	ldr.w	r1, [sl, #4]
  405130:	f021 0103 	bic.w	r1, r1, #3
  405134:	448b      	add	fp, r1
  405136:	4558      	cmp	r0, fp
  405138:	dce2      	bgt.n	405100 <_realloc_r+0x1a0>
  40513a:	4656      	mov	r6, sl
  40513c:	f8da 100c 	ldr.w	r1, [sl, #12]
  405140:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405144:	1f22      	subs	r2, r4, #4
  405146:	2a24      	cmp	r2, #36	; 0x24
  405148:	60c1      	str	r1, [r0, #12]
  40514a:	6088      	str	r0, [r1, #8]
  40514c:	f200 808f 	bhi.w	40526e <_realloc_r+0x30e>
  405150:	2a13      	cmp	r2, #19
  405152:	f240 808a 	bls.w	40526a <_realloc_r+0x30a>
  405156:	6829      	ldr	r1, [r5, #0]
  405158:	f8ca 1008 	str.w	r1, [sl, #8]
  40515c:	6869      	ldr	r1, [r5, #4]
  40515e:	f8ca 100c 	str.w	r1, [sl, #12]
  405162:	2a1b      	cmp	r2, #27
  405164:	f200 808a 	bhi.w	40527c <_realloc_r+0x31c>
  405168:	3508      	adds	r5, #8
  40516a:	f10a 0210 	add.w	r2, sl, #16
  40516e:	6829      	ldr	r1, [r5, #0]
  405170:	6011      	str	r1, [r2, #0]
  405172:	6869      	ldr	r1, [r5, #4]
  405174:	6051      	str	r1, [r2, #4]
  405176:	68a9      	ldr	r1, [r5, #8]
  405178:	6091      	str	r1, [r2, #8]
  40517a:	eb0a 0107 	add.w	r1, sl, r7
  40517e:	ebab 0207 	sub.w	r2, fp, r7
  405182:	f042 0201 	orr.w	r2, r2, #1
  405186:	6099      	str	r1, [r3, #8]
  405188:	604a      	str	r2, [r1, #4]
  40518a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40518e:	f003 0301 	and.w	r3, r3, #1
  405192:	431f      	orrs	r7, r3
  405194:	4640      	mov	r0, r8
  405196:	f8ca 7004 	str.w	r7, [sl, #4]
  40519a:	f7ff fedb 	bl	404f54 <__malloc_unlock>
  40519e:	e751      	b.n	405044 <_realloc_r+0xe4>
  4051a0:	682b      	ldr	r3, [r5, #0]
  4051a2:	6003      	str	r3, [r0, #0]
  4051a4:	686b      	ldr	r3, [r5, #4]
  4051a6:	6043      	str	r3, [r0, #4]
  4051a8:	2a1b      	cmp	r2, #27
  4051aa:	d82d      	bhi.n	405208 <_realloc_r+0x2a8>
  4051ac:	f100 0308 	add.w	r3, r0, #8
  4051b0:	f105 0208 	add.w	r2, r5, #8
  4051b4:	e71b      	b.n	404fee <_realloc_r+0x8e>
  4051b6:	4632      	mov	r2, r6
  4051b8:	6829      	ldr	r1, [r5, #0]
  4051ba:	6011      	str	r1, [r2, #0]
  4051bc:	6869      	ldr	r1, [r5, #4]
  4051be:	6051      	str	r1, [r2, #4]
  4051c0:	68a9      	ldr	r1, [r5, #8]
  4051c2:	6091      	str	r1, [r2, #8]
  4051c4:	461c      	mov	r4, r3
  4051c6:	46d1      	mov	r9, sl
  4051c8:	e72a      	b.n	405020 <_realloc_r+0xc0>
  4051ca:	eb09 0107 	add.w	r1, r9, r7
  4051ce:	ebab 0b07 	sub.w	fp, fp, r7
  4051d2:	f04b 0201 	orr.w	r2, fp, #1
  4051d6:	6099      	str	r1, [r3, #8]
  4051d8:	604a      	str	r2, [r1, #4]
  4051da:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4051de:	f003 0301 	and.w	r3, r3, #1
  4051e2:	431f      	orrs	r7, r3
  4051e4:	4640      	mov	r0, r8
  4051e6:	f845 7c04 	str.w	r7, [r5, #-4]
  4051ea:	f7ff feb3 	bl	404f54 <__malloc_unlock>
  4051ee:	462e      	mov	r6, r5
  4051f0:	e728      	b.n	405044 <_realloc_r+0xe4>
  4051f2:	4629      	mov	r1, r5
  4051f4:	f7ff fe44 	bl	404e80 <memmove>
  4051f8:	e6ff      	b.n	404ffa <_realloc_r+0x9a>
  4051fa:	4629      	mov	r1, r5
  4051fc:	4630      	mov	r0, r6
  4051fe:	461c      	mov	r4, r3
  405200:	46d1      	mov	r9, sl
  405202:	f7ff fe3d 	bl	404e80 <memmove>
  405206:	e70b      	b.n	405020 <_realloc_r+0xc0>
  405208:	68ab      	ldr	r3, [r5, #8]
  40520a:	6083      	str	r3, [r0, #8]
  40520c:	68eb      	ldr	r3, [r5, #12]
  40520e:	60c3      	str	r3, [r0, #12]
  405210:	2a24      	cmp	r2, #36	; 0x24
  405212:	d017      	beq.n	405244 <_realloc_r+0x2e4>
  405214:	f100 0310 	add.w	r3, r0, #16
  405218:	f105 0210 	add.w	r2, r5, #16
  40521c:	e6e7      	b.n	404fee <_realloc_r+0x8e>
  40521e:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405222:	f023 0303 	bic.w	r3, r3, #3
  405226:	441c      	add	r4, r3
  405228:	462e      	mov	r6, r5
  40522a:	e6f9      	b.n	405020 <_realloc_r+0xc0>
  40522c:	68a9      	ldr	r1, [r5, #8]
  40522e:	f8ca 1010 	str.w	r1, [sl, #16]
  405232:	68e9      	ldr	r1, [r5, #12]
  405234:	f8ca 1014 	str.w	r1, [sl, #20]
  405238:	2a24      	cmp	r2, #36	; 0x24
  40523a:	d00c      	beq.n	405256 <_realloc_r+0x2f6>
  40523c:	3510      	adds	r5, #16
  40523e:	f10a 0218 	add.w	r2, sl, #24
  405242:	e7b9      	b.n	4051b8 <_realloc_r+0x258>
  405244:	692b      	ldr	r3, [r5, #16]
  405246:	6103      	str	r3, [r0, #16]
  405248:	696b      	ldr	r3, [r5, #20]
  40524a:	6143      	str	r3, [r0, #20]
  40524c:	f105 0218 	add.w	r2, r5, #24
  405250:	f100 0318 	add.w	r3, r0, #24
  405254:	e6cb      	b.n	404fee <_realloc_r+0x8e>
  405256:	692a      	ldr	r2, [r5, #16]
  405258:	f8ca 2018 	str.w	r2, [sl, #24]
  40525c:	696a      	ldr	r2, [r5, #20]
  40525e:	f8ca 201c 	str.w	r2, [sl, #28]
  405262:	3518      	adds	r5, #24
  405264:	f10a 0220 	add.w	r2, sl, #32
  405268:	e7a6      	b.n	4051b8 <_realloc_r+0x258>
  40526a:	4632      	mov	r2, r6
  40526c:	e77f      	b.n	40516e <_realloc_r+0x20e>
  40526e:	4629      	mov	r1, r5
  405270:	4630      	mov	r0, r6
  405272:	9301      	str	r3, [sp, #4]
  405274:	f7ff fe04 	bl	404e80 <memmove>
  405278:	9b01      	ldr	r3, [sp, #4]
  40527a:	e77e      	b.n	40517a <_realloc_r+0x21a>
  40527c:	68a9      	ldr	r1, [r5, #8]
  40527e:	f8ca 1010 	str.w	r1, [sl, #16]
  405282:	68e9      	ldr	r1, [r5, #12]
  405284:	f8ca 1014 	str.w	r1, [sl, #20]
  405288:	2a24      	cmp	r2, #36	; 0x24
  40528a:	d003      	beq.n	405294 <_realloc_r+0x334>
  40528c:	3510      	adds	r5, #16
  40528e:	f10a 0218 	add.w	r2, sl, #24
  405292:	e76c      	b.n	40516e <_realloc_r+0x20e>
  405294:	692a      	ldr	r2, [r5, #16]
  405296:	f8ca 2018 	str.w	r2, [sl, #24]
  40529a:	696a      	ldr	r2, [r5, #20]
  40529c:	f8ca 201c 	str.w	r2, [sl, #28]
  4052a0:	3518      	adds	r5, #24
  4052a2:	f10a 0220 	add.w	r2, sl, #32
  4052a6:	e762      	b.n	40516e <_realloc_r+0x20e>
  4052a8:	204005a8 	.word	0x204005a8

004052ac <_sbrk_r>:
  4052ac:	b538      	push	{r3, r4, r5, lr}
  4052ae:	4c07      	ldr	r4, [pc, #28]	; (4052cc <_sbrk_r+0x20>)
  4052b0:	2300      	movs	r3, #0
  4052b2:	4605      	mov	r5, r0
  4052b4:	4608      	mov	r0, r1
  4052b6:	6023      	str	r3, [r4, #0]
  4052b8:	f7fd fb36 	bl	402928 <_sbrk>
  4052bc:	1c43      	adds	r3, r0, #1
  4052be:	d000      	beq.n	4052c2 <_sbrk_r+0x16>
  4052c0:	bd38      	pop	{r3, r4, r5, pc}
  4052c2:	6823      	ldr	r3, [r4, #0]
  4052c4:	2b00      	cmp	r3, #0
  4052c6:	d0fb      	beq.n	4052c0 <_sbrk_r+0x14>
  4052c8:	602b      	str	r3, [r5, #0]
  4052ca:	bd38      	pop	{r3, r4, r5, pc}
  4052cc:	20400b3c 	.word	0x20400b3c

004052d0 <__sread>:
  4052d0:	b510      	push	{r4, lr}
  4052d2:	460c      	mov	r4, r1
  4052d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4052d8:	f000 f9f6 	bl	4056c8 <_read_r>
  4052dc:	2800      	cmp	r0, #0
  4052de:	db03      	blt.n	4052e8 <__sread+0x18>
  4052e0:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4052e2:	4403      	add	r3, r0
  4052e4:	6523      	str	r3, [r4, #80]	; 0x50
  4052e6:	bd10      	pop	{r4, pc}
  4052e8:	89a3      	ldrh	r3, [r4, #12]
  4052ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4052ee:	81a3      	strh	r3, [r4, #12]
  4052f0:	bd10      	pop	{r4, pc}
  4052f2:	bf00      	nop

004052f4 <__swrite>:
  4052f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4052f8:	4616      	mov	r6, r2
  4052fa:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  4052fe:	461f      	mov	r7, r3
  405300:	05d3      	lsls	r3, r2, #23
  405302:	460c      	mov	r4, r1
  405304:	4605      	mov	r5, r0
  405306:	d507      	bpl.n	405318 <__swrite+0x24>
  405308:	2200      	movs	r2, #0
  40530a:	2302      	movs	r3, #2
  40530c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405310:	f000 f9c4 	bl	40569c <_lseek_r>
  405314:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405318:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40531c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  405320:	81a2      	strh	r2, [r4, #12]
  405322:	463b      	mov	r3, r7
  405324:	4632      	mov	r2, r6
  405326:	4628      	mov	r0, r5
  405328:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40532c:	f000 b8a4 	b.w	405478 <_write_r>

00405330 <__sseek>:
  405330:	b510      	push	{r4, lr}
  405332:	460c      	mov	r4, r1
  405334:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405338:	f000 f9b0 	bl	40569c <_lseek_r>
  40533c:	89a3      	ldrh	r3, [r4, #12]
  40533e:	1c42      	adds	r2, r0, #1
  405340:	bf0e      	itee	eq
  405342:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  405346:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40534a:	6520      	strne	r0, [r4, #80]	; 0x50
  40534c:	81a3      	strh	r3, [r4, #12]
  40534e:	bd10      	pop	{r4, pc}

00405350 <__sclose>:
  405350:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405354:	f000 b908 	b.w	405568 <_close_r>

00405358 <__swbuf_r>:
  405358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40535a:	460d      	mov	r5, r1
  40535c:	4614      	mov	r4, r2
  40535e:	4606      	mov	r6, r0
  405360:	b110      	cbz	r0, 405368 <__swbuf_r+0x10>
  405362:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405364:	2b00      	cmp	r3, #0
  405366:	d04b      	beq.n	405400 <__swbuf_r+0xa8>
  405368:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40536c:	69a3      	ldr	r3, [r4, #24]
  40536e:	60a3      	str	r3, [r4, #8]
  405370:	b291      	uxth	r1, r2
  405372:	0708      	lsls	r0, r1, #28
  405374:	d539      	bpl.n	4053ea <__swbuf_r+0x92>
  405376:	6923      	ldr	r3, [r4, #16]
  405378:	2b00      	cmp	r3, #0
  40537a:	d036      	beq.n	4053ea <__swbuf_r+0x92>
  40537c:	b2ed      	uxtb	r5, r5
  40537e:	0489      	lsls	r1, r1, #18
  405380:	462f      	mov	r7, r5
  405382:	d515      	bpl.n	4053b0 <__swbuf_r+0x58>
  405384:	6822      	ldr	r2, [r4, #0]
  405386:	6961      	ldr	r1, [r4, #20]
  405388:	1ad3      	subs	r3, r2, r3
  40538a:	428b      	cmp	r3, r1
  40538c:	da1c      	bge.n	4053c8 <__swbuf_r+0x70>
  40538e:	3301      	adds	r3, #1
  405390:	68a1      	ldr	r1, [r4, #8]
  405392:	1c50      	adds	r0, r2, #1
  405394:	3901      	subs	r1, #1
  405396:	60a1      	str	r1, [r4, #8]
  405398:	6020      	str	r0, [r4, #0]
  40539a:	7015      	strb	r5, [r2, #0]
  40539c:	6962      	ldr	r2, [r4, #20]
  40539e:	429a      	cmp	r2, r3
  4053a0:	d01a      	beq.n	4053d8 <__swbuf_r+0x80>
  4053a2:	89a3      	ldrh	r3, [r4, #12]
  4053a4:	07db      	lsls	r3, r3, #31
  4053a6:	d501      	bpl.n	4053ac <__swbuf_r+0x54>
  4053a8:	2d0a      	cmp	r5, #10
  4053aa:	d015      	beq.n	4053d8 <__swbuf_r+0x80>
  4053ac:	4638      	mov	r0, r7
  4053ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4053b0:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4053b2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4053b6:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4053ba:	81a2      	strh	r2, [r4, #12]
  4053bc:	6822      	ldr	r2, [r4, #0]
  4053be:	6661      	str	r1, [r4, #100]	; 0x64
  4053c0:	6961      	ldr	r1, [r4, #20]
  4053c2:	1ad3      	subs	r3, r2, r3
  4053c4:	428b      	cmp	r3, r1
  4053c6:	dbe2      	blt.n	40538e <__swbuf_r+0x36>
  4053c8:	4621      	mov	r1, r4
  4053ca:	4630      	mov	r0, r6
  4053cc:	f7fe fda4 	bl	403f18 <_fflush_r>
  4053d0:	b940      	cbnz	r0, 4053e4 <__swbuf_r+0x8c>
  4053d2:	6822      	ldr	r2, [r4, #0]
  4053d4:	2301      	movs	r3, #1
  4053d6:	e7db      	b.n	405390 <__swbuf_r+0x38>
  4053d8:	4621      	mov	r1, r4
  4053da:	4630      	mov	r0, r6
  4053dc:	f7fe fd9c 	bl	403f18 <_fflush_r>
  4053e0:	2800      	cmp	r0, #0
  4053e2:	d0e3      	beq.n	4053ac <__swbuf_r+0x54>
  4053e4:	f04f 37ff 	mov.w	r7, #4294967295
  4053e8:	e7e0      	b.n	4053ac <__swbuf_r+0x54>
  4053ea:	4621      	mov	r1, r4
  4053ec:	4630      	mov	r0, r6
  4053ee:	f7fe fc7f 	bl	403cf0 <__swsetup_r>
  4053f2:	2800      	cmp	r0, #0
  4053f4:	d1f6      	bne.n	4053e4 <__swbuf_r+0x8c>
  4053f6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4053fa:	6923      	ldr	r3, [r4, #16]
  4053fc:	b291      	uxth	r1, r2
  4053fe:	e7bd      	b.n	40537c <__swbuf_r+0x24>
  405400:	f7fe fde2 	bl	403fc8 <__sinit>
  405404:	e7b0      	b.n	405368 <__swbuf_r+0x10>
  405406:	bf00      	nop

00405408 <_wcrtomb_r>:
  405408:	b5f0      	push	{r4, r5, r6, r7, lr}
  40540a:	4606      	mov	r6, r0
  40540c:	b085      	sub	sp, #20
  40540e:	461f      	mov	r7, r3
  405410:	b189      	cbz	r1, 405436 <_wcrtomb_r+0x2e>
  405412:	4c10      	ldr	r4, [pc, #64]	; (405454 <_wcrtomb_r+0x4c>)
  405414:	4d10      	ldr	r5, [pc, #64]	; (405458 <_wcrtomb_r+0x50>)
  405416:	6824      	ldr	r4, [r4, #0]
  405418:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40541a:	2c00      	cmp	r4, #0
  40541c:	bf08      	it	eq
  40541e:	462c      	moveq	r4, r5
  405420:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  405424:	47a0      	blx	r4
  405426:	1c43      	adds	r3, r0, #1
  405428:	d103      	bne.n	405432 <_wcrtomb_r+0x2a>
  40542a:	2200      	movs	r2, #0
  40542c:	238a      	movs	r3, #138	; 0x8a
  40542e:	603a      	str	r2, [r7, #0]
  405430:	6033      	str	r3, [r6, #0]
  405432:	b005      	add	sp, #20
  405434:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405436:	460c      	mov	r4, r1
  405438:	4906      	ldr	r1, [pc, #24]	; (405454 <_wcrtomb_r+0x4c>)
  40543a:	4a07      	ldr	r2, [pc, #28]	; (405458 <_wcrtomb_r+0x50>)
  40543c:	6809      	ldr	r1, [r1, #0]
  40543e:	6b49      	ldr	r1, [r1, #52]	; 0x34
  405440:	2900      	cmp	r1, #0
  405442:	bf08      	it	eq
  405444:	4611      	moveq	r1, r2
  405446:	4622      	mov	r2, r4
  405448:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  40544c:	a901      	add	r1, sp, #4
  40544e:	47a0      	blx	r4
  405450:	e7e9      	b.n	405426 <_wcrtomb_r+0x1e>
  405452:	bf00      	nop
  405454:	2040000c 	.word	0x2040000c
  405458:	2040043c 	.word	0x2040043c

0040545c <__ascii_wctomb>:
  40545c:	b121      	cbz	r1, 405468 <__ascii_wctomb+0xc>
  40545e:	2aff      	cmp	r2, #255	; 0xff
  405460:	d804      	bhi.n	40546c <__ascii_wctomb+0x10>
  405462:	700a      	strb	r2, [r1, #0]
  405464:	2001      	movs	r0, #1
  405466:	4770      	bx	lr
  405468:	4608      	mov	r0, r1
  40546a:	4770      	bx	lr
  40546c:	238a      	movs	r3, #138	; 0x8a
  40546e:	6003      	str	r3, [r0, #0]
  405470:	f04f 30ff 	mov.w	r0, #4294967295
  405474:	4770      	bx	lr
  405476:	bf00      	nop

00405478 <_write_r>:
  405478:	b570      	push	{r4, r5, r6, lr}
  40547a:	460d      	mov	r5, r1
  40547c:	4c08      	ldr	r4, [pc, #32]	; (4054a0 <_write_r+0x28>)
  40547e:	4611      	mov	r1, r2
  405480:	4606      	mov	r6, r0
  405482:	461a      	mov	r2, r3
  405484:	4628      	mov	r0, r5
  405486:	2300      	movs	r3, #0
  405488:	6023      	str	r3, [r4, #0]
  40548a:	f7fb fdcb 	bl	401024 <_write>
  40548e:	1c43      	adds	r3, r0, #1
  405490:	d000      	beq.n	405494 <_write_r+0x1c>
  405492:	bd70      	pop	{r4, r5, r6, pc}
  405494:	6823      	ldr	r3, [r4, #0]
  405496:	2b00      	cmp	r3, #0
  405498:	d0fb      	beq.n	405492 <_write_r+0x1a>
  40549a:	6033      	str	r3, [r6, #0]
  40549c:	bd70      	pop	{r4, r5, r6, pc}
  40549e:	bf00      	nop
  4054a0:	20400b3c 	.word	0x20400b3c

004054a4 <__register_exitproc>:
  4054a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4054a8:	4d2c      	ldr	r5, [pc, #176]	; (40555c <__register_exitproc+0xb8>)
  4054aa:	4606      	mov	r6, r0
  4054ac:	6828      	ldr	r0, [r5, #0]
  4054ae:	4698      	mov	r8, r3
  4054b0:	460f      	mov	r7, r1
  4054b2:	4691      	mov	r9, r2
  4054b4:	f7ff f948 	bl	404748 <__retarget_lock_acquire_recursive>
  4054b8:	4b29      	ldr	r3, [pc, #164]	; (405560 <__register_exitproc+0xbc>)
  4054ba:	681c      	ldr	r4, [r3, #0]
  4054bc:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4054c0:	2b00      	cmp	r3, #0
  4054c2:	d03e      	beq.n	405542 <__register_exitproc+0x9e>
  4054c4:	685a      	ldr	r2, [r3, #4]
  4054c6:	2a1f      	cmp	r2, #31
  4054c8:	dc1c      	bgt.n	405504 <__register_exitproc+0x60>
  4054ca:	f102 0e01 	add.w	lr, r2, #1
  4054ce:	b176      	cbz	r6, 4054ee <__register_exitproc+0x4a>
  4054d0:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4054d4:	2401      	movs	r4, #1
  4054d6:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4054da:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4054de:	4094      	lsls	r4, r2
  4054e0:	4320      	orrs	r0, r4
  4054e2:	2e02      	cmp	r6, #2
  4054e4:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4054e8:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4054ec:	d023      	beq.n	405536 <__register_exitproc+0x92>
  4054ee:	3202      	adds	r2, #2
  4054f0:	f8c3 e004 	str.w	lr, [r3, #4]
  4054f4:	6828      	ldr	r0, [r5, #0]
  4054f6:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4054fa:	f7ff f927 	bl	40474c <__retarget_lock_release_recursive>
  4054fe:	2000      	movs	r0, #0
  405500:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405504:	4b17      	ldr	r3, [pc, #92]	; (405564 <__register_exitproc+0xc0>)
  405506:	b30b      	cbz	r3, 40554c <__register_exitproc+0xa8>
  405508:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40550c:	f7ff f998 	bl	404840 <malloc>
  405510:	4603      	mov	r3, r0
  405512:	b1d8      	cbz	r0, 40554c <__register_exitproc+0xa8>
  405514:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  405518:	6002      	str	r2, [r0, #0]
  40551a:	2100      	movs	r1, #0
  40551c:	6041      	str	r1, [r0, #4]
  40551e:	460a      	mov	r2, r1
  405520:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405524:	f04f 0e01 	mov.w	lr, #1
  405528:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  40552c:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  405530:	2e00      	cmp	r6, #0
  405532:	d0dc      	beq.n	4054ee <__register_exitproc+0x4a>
  405534:	e7cc      	b.n	4054d0 <__register_exitproc+0x2c>
  405536:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40553a:	430c      	orrs	r4, r1
  40553c:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  405540:	e7d5      	b.n	4054ee <__register_exitproc+0x4a>
  405542:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  405546:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40554a:	e7bb      	b.n	4054c4 <__register_exitproc+0x20>
  40554c:	6828      	ldr	r0, [r5, #0]
  40554e:	f7ff f8fd 	bl	40474c <__retarget_lock_release_recursive>
  405552:	f04f 30ff 	mov.w	r0, #4294967295
  405556:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40555a:	bf00      	nop
  40555c:	20400438 	.word	0x20400438
  405560:	00405a80 	.word	0x00405a80
  405564:	00404841 	.word	0x00404841

00405568 <_close_r>:
  405568:	b538      	push	{r3, r4, r5, lr}
  40556a:	4c07      	ldr	r4, [pc, #28]	; (405588 <_close_r+0x20>)
  40556c:	2300      	movs	r3, #0
  40556e:	4605      	mov	r5, r0
  405570:	4608      	mov	r0, r1
  405572:	6023      	str	r3, [r4, #0]
  405574:	f7fd fa04 	bl	402980 <_close>
  405578:	1c43      	adds	r3, r0, #1
  40557a:	d000      	beq.n	40557e <_close_r+0x16>
  40557c:	bd38      	pop	{r3, r4, r5, pc}
  40557e:	6823      	ldr	r3, [r4, #0]
  405580:	2b00      	cmp	r3, #0
  405582:	d0fb      	beq.n	40557c <_close_r+0x14>
  405584:	602b      	str	r3, [r5, #0]
  405586:	bd38      	pop	{r3, r4, r5, pc}
  405588:	20400b3c 	.word	0x20400b3c

0040558c <_fclose_r>:
  40558c:	b570      	push	{r4, r5, r6, lr}
  40558e:	b159      	cbz	r1, 4055a8 <_fclose_r+0x1c>
  405590:	4605      	mov	r5, r0
  405592:	460c      	mov	r4, r1
  405594:	b110      	cbz	r0, 40559c <_fclose_r+0x10>
  405596:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405598:	2b00      	cmp	r3, #0
  40559a:	d03c      	beq.n	405616 <_fclose_r+0x8a>
  40559c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40559e:	07d8      	lsls	r0, r3, #31
  4055a0:	d505      	bpl.n	4055ae <_fclose_r+0x22>
  4055a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4055a6:	b92b      	cbnz	r3, 4055b4 <_fclose_r+0x28>
  4055a8:	2600      	movs	r6, #0
  4055aa:	4630      	mov	r0, r6
  4055ac:	bd70      	pop	{r4, r5, r6, pc}
  4055ae:	89a3      	ldrh	r3, [r4, #12]
  4055b0:	0599      	lsls	r1, r3, #22
  4055b2:	d53c      	bpl.n	40562e <_fclose_r+0xa2>
  4055b4:	4621      	mov	r1, r4
  4055b6:	4628      	mov	r0, r5
  4055b8:	f7fe fc0e 	bl	403dd8 <__sflush_r>
  4055bc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4055be:	4606      	mov	r6, r0
  4055c0:	b133      	cbz	r3, 4055d0 <_fclose_r+0x44>
  4055c2:	69e1      	ldr	r1, [r4, #28]
  4055c4:	4628      	mov	r0, r5
  4055c6:	4798      	blx	r3
  4055c8:	2800      	cmp	r0, #0
  4055ca:	bfb8      	it	lt
  4055cc:	f04f 36ff 	movlt.w	r6, #4294967295
  4055d0:	89a3      	ldrh	r3, [r4, #12]
  4055d2:	061a      	lsls	r2, r3, #24
  4055d4:	d422      	bmi.n	40561c <_fclose_r+0x90>
  4055d6:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4055d8:	b141      	cbz	r1, 4055ec <_fclose_r+0x60>
  4055da:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4055de:	4299      	cmp	r1, r3
  4055e0:	d002      	beq.n	4055e8 <_fclose_r+0x5c>
  4055e2:	4628      	mov	r0, r5
  4055e4:	f7fe fe16 	bl	404214 <_free_r>
  4055e8:	2300      	movs	r3, #0
  4055ea:	6323      	str	r3, [r4, #48]	; 0x30
  4055ec:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4055ee:	b121      	cbz	r1, 4055fa <_fclose_r+0x6e>
  4055f0:	4628      	mov	r0, r5
  4055f2:	f7fe fe0f 	bl	404214 <_free_r>
  4055f6:	2300      	movs	r3, #0
  4055f8:	6463      	str	r3, [r4, #68]	; 0x44
  4055fa:	f7fe fd11 	bl	404020 <__sfp_lock_acquire>
  4055fe:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405600:	2200      	movs	r2, #0
  405602:	07db      	lsls	r3, r3, #31
  405604:	81a2      	strh	r2, [r4, #12]
  405606:	d50e      	bpl.n	405626 <_fclose_r+0x9a>
  405608:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40560a:	f7ff f89b 	bl	404744 <__retarget_lock_close_recursive>
  40560e:	f7fe fd0d 	bl	40402c <__sfp_lock_release>
  405612:	4630      	mov	r0, r6
  405614:	bd70      	pop	{r4, r5, r6, pc}
  405616:	f7fe fcd7 	bl	403fc8 <__sinit>
  40561a:	e7bf      	b.n	40559c <_fclose_r+0x10>
  40561c:	6921      	ldr	r1, [r4, #16]
  40561e:	4628      	mov	r0, r5
  405620:	f7fe fdf8 	bl	404214 <_free_r>
  405624:	e7d7      	b.n	4055d6 <_fclose_r+0x4a>
  405626:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405628:	f7ff f890 	bl	40474c <__retarget_lock_release_recursive>
  40562c:	e7ec      	b.n	405608 <_fclose_r+0x7c>
  40562e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405630:	f7ff f88a 	bl	404748 <__retarget_lock_acquire_recursive>
  405634:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405638:	2b00      	cmp	r3, #0
  40563a:	d1bb      	bne.n	4055b4 <_fclose_r+0x28>
  40563c:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40563e:	f016 0601 	ands.w	r6, r6, #1
  405642:	d1b1      	bne.n	4055a8 <_fclose_r+0x1c>
  405644:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405646:	f7ff f881 	bl	40474c <__retarget_lock_release_recursive>
  40564a:	4630      	mov	r0, r6
  40564c:	bd70      	pop	{r4, r5, r6, pc}
  40564e:	bf00      	nop

00405650 <_fstat_r>:
  405650:	b538      	push	{r3, r4, r5, lr}
  405652:	460b      	mov	r3, r1
  405654:	4c07      	ldr	r4, [pc, #28]	; (405674 <_fstat_r+0x24>)
  405656:	4605      	mov	r5, r0
  405658:	4611      	mov	r1, r2
  40565a:	4618      	mov	r0, r3
  40565c:	2300      	movs	r3, #0
  40565e:	6023      	str	r3, [r4, #0]
  405660:	f7fd f99a 	bl	402998 <_fstat>
  405664:	1c43      	adds	r3, r0, #1
  405666:	d000      	beq.n	40566a <_fstat_r+0x1a>
  405668:	bd38      	pop	{r3, r4, r5, pc}
  40566a:	6823      	ldr	r3, [r4, #0]
  40566c:	2b00      	cmp	r3, #0
  40566e:	d0fb      	beq.n	405668 <_fstat_r+0x18>
  405670:	602b      	str	r3, [r5, #0]
  405672:	bd38      	pop	{r3, r4, r5, pc}
  405674:	20400b3c 	.word	0x20400b3c

00405678 <_isatty_r>:
  405678:	b538      	push	{r3, r4, r5, lr}
  40567a:	4c07      	ldr	r4, [pc, #28]	; (405698 <_isatty_r+0x20>)
  40567c:	2300      	movs	r3, #0
  40567e:	4605      	mov	r5, r0
  405680:	4608      	mov	r0, r1
  405682:	6023      	str	r3, [r4, #0]
  405684:	f7fd f998 	bl	4029b8 <_isatty>
  405688:	1c43      	adds	r3, r0, #1
  40568a:	d000      	beq.n	40568e <_isatty_r+0x16>
  40568c:	bd38      	pop	{r3, r4, r5, pc}
  40568e:	6823      	ldr	r3, [r4, #0]
  405690:	2b00      	cmp	r3, #0
  405692:	d0fb      	beq.n	40568c <_isatty_r+0x14>
  405694:	602b      	str	r3, [r5, #0]
  405696:	bd38      	pop	{r3, r4, r5, pc}
  405698:	20400b3c 	.word	0x20400b3c

0040569c <_lseek_r>:
  40569c:	b570      	push	{r4, r5, r6, lr}
  40569e:	460d      	mov	r5, r1
  4056a0:	4c08      	ldr	r4, [pc, #32]	; (4056c4 <_lseek_r+0x28>)
  4056a2:	4611      	mov	r1, r2
  4056a4:	4606      	mov	r6, r0
  4056a6:	461a      	mov	r2, r3
  4056a8:	4628      	mov	r0, r5
  4056aa:	2300      	movs	r3, #0
  4056ac:	6023      	str	r3, [r4, #0]
  4056ae:	f7fd f98e 	bl	4029ce <_lseek>
  4056b2:	1c43      	adds	r3, r0, #1
  4056b4:	d000      	beq.n	4056b8 <_lseek_r+0x1c>
  4056b6:	bd70      	pop	{r4, r5, r6, pc}
  4056b8:	6823      	ldr	r3, [r4, #0]
  4056ba:	2b00      	cmp	r3, #0
  4056bc:	d0fb      	beq.n	4056b6 <_lseek_r+0x1a>
  4056be:	6033      	str	r3, [r6, #0]
  4056c0:	bd70      	pop	{r4, r5, r6, pc}
  4056c2:	bf00      	nop
  4056c4:	20400b3c 	.word	0x20400b3c

004056c8 <_read_r>:
  4056c8:	b570      	push	{r4, r5, r6, lr}
  4056ca:	460d      	mov	r5, r1
  4056cc:	4c08      	ldr	r4, [pc, #32]	; (4056f0 <_read_r+0x28>)
  4056ce:	4611      	mov	r1, r2
  4056d0:	4606      	mov	r6, r0
  4056d2:	461a      	mov	r2, r3
  4056d4:	4628      	mov	r0, r5
  4056d6:	2300      	movs	r3, #0
  4056d8:	6023      	str	r3, [r4, #0]
  4056da:	f7fb fc79 	bl	400fd0 <_read>
  4056de:	1c43      	adds	r3, r0, #1
  4056e0:	d000      	beq.n	4056e4 <_read_r+0x1c>
  4056e2:	bd70      	pop	{r4, r5, r6, pc}
  4056e4:	6823      	ldr	r3, [r4, #0]
  4056e6:	2b00      	cmp	r3, #0
  4056e8:	d0fb      	beq.n	4056e2 <_read_r+0x1a>
  4056ea:	6033      	str	r3, [r6, #0]
  4056ec:	bd70      	pop	{r4, r5, r6, pc}
  4056ee:	bf00      	nop
  4056f0:	20400b3c 	.word	0x20400b3c

004056f4 <__aeabi_uldivmod>:
  4056f4:	b953      	cbnz	r3, 40570c <__aeabi_uldivmod+0x18>
  4056f6:	b94a      	cbnz	r2, 40570c <__aeabi_uldivmod+0x18>
  4056f8:	2900      	cmp	r1, #0
  4056fa:	bf08      	it	eq
  4056fc:	2800      	cmpeq	r0, #0
  4056fe:	bf1c      	itt	ne
  405700:	f04f 31ff 	movne.w	r1, #4294967295
  405704:	f04f 30ff 	movne.w	r0, #4294967295
  405708:	f000 b97a 	b.w	405a00 <__aeabi_idiv0>
  40570c:	f1ad 0c08 	sub.w	ip, sp, #8
  405710:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  405714:	f000 f806 	bl	405724 <__udivmoddi4>
  405718:	f8dd e004 	ldr.w	lr, [sp, #4]
  40571c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405720:	b004      	add	sp, #16
  405722:	4770      	bx	lr

00405724 <__udivmoddi4>:
  405724:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405728:	468c      	mov	ip, r1
  40572a:	460d      	mov	r5, r1
  40572c:	4604      	mov	r4, r0
  40572e:	9e08      	ldr	r6, [sp, #32]
  405730:	2b00      	cmp	r3, #0
  405732:	d151      	bne.n	4057d8 <__udivmoddi4+0xb4>
  405734:	428a      	cmp	r2, r1
  405736:	4617      	mov	r7, r2
  405738:	d96d      	bls.n	405816 <__udivmoddi4+0xf2>
  40573a:	fab2 fe82 	clz	lr, r2
  40573e:	f1be 0f00 	cmp.w	lr, #0
  405742:	d00b      	beq.n	40575c <__udivmoddi4+0x38>
  405744:	f1ce 0c20 	rsb	ip, lr, #32
  405748:	fa01 f50e 	lsl.w	r5, r1, lr
  40574c:	fa20 fc0c 	lsr.w	ip, r0, ip
  405750:	fa02 f70e 	lsl.w	r7, r2, lr
  405754:	ea4c 0c05 	orr.w	ip, ip, r5
  405758:	fa00 f40e 	lsl.w	r4, r0, lr
  40575c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  405760:	0c25      	lsrs	r5, r4, #16
  405762:	fbbc f8fa 	udiv	r8, ip, sl
  405766:	fa1f f987 	uxth.w	r9, r7
  40576a:	fb0a cc18 	mls	ip, sl, r8, ip
  40576e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  405772:	fb08 f309 	mul.w	r3, r8, r9
  405776:	42ab      	cmp	r3, r5
  405778:	d90a      	bls.n	405790 <__udivmoddi4+0x6c>
  40577a:	19ed      	adds	r5, r5, r7
  40577c:	f108 32ff 	add.w	r2, r8, #4294967295
  405780:	f080 8123 	bcs.w	4059ca <__udivmoddi4+0x2a6>
  405784:	42ab      	cmp	r3, r5
  405786:	f240 8120 	bls.w	4059ca <__udivmoddi4+0x2a6>
  40578a:	f1a8 0802 	sub.w	r8, r8, #2
  40578e:	443d      	add	r5, r7
  405790:	1aed      	subs	r5, r5, r3
  405792:	b2a4      	uxth	r4, r4
  405794:	fbb5 f0fa 	udiv	r0, r5, sl
  405798:	fb0a 5510 	mls	r5, sl, r0, r5
  40579c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4057a0:	fb00 f909 	mul.w	r9, r0, r9
  4057a4:	45a1      	cmp	r9, r4
  4057a6:	d909      	bls.n	4057bc <__udivmoddi4+0x98>
  4057a8:	19e4      	adds	r4, r4, r7
  4057aa:	f100 33ff 	add.w	r3, r0, #4294967295
  4057ae:	f080 810a 	bcs.w	4059c6 <__udivmoddi4+0x2a2>
  4057b2:	45a1      	cmp	r9, r4
  4057b4:	f240 8107 	bls.w	4059c6 <__udivmoddi4+0x2a2>
  4057b8:	3802      	subs	r0, #2
  4057ba:	443c      	add	r4, r7
  4057bc:	eba4 0409 	sub.w	r4, r4, r9
  4057c0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4057c4:	2100      	movs	r1, #0
  4057c6:	2e00      	cmp	r6, #0
  4057c8:	d061      	beq.n	40588e <__udivmoddi4+0x16a>
  4057ca:	fa24 f40e 	lsr.w	r4, r4, lr
  4057ce:	2300      	movs	r3, #0
  4057d0:	6034      	str	r4, [r6, #0]
  4057d2:	6073      	str	r3, [r6, #4]
  4057d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4057d8:	428b      	cmp	r3, r1
  4057da:	d907      	bls.n	4057ec <__udivmoddi4+0xc8>
  4057dc:	2e00      	cmp	r6, #0
  4057de:	d054      	beq.n	40588a <__udivmoddi4+0x166>
  4057e0:	2100      	movs	r1, #0
  4057e2:	e886 0021 	stmia.w	r6, {r0, r5}
  4057e6:	4608      	mov	r0, r1
  4057e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4057ec:	fab3 f183 	clz	r1, r3
  4057f0:	2900      	cmp	r1, #0
  4057f2:	f040 808e 	bne.w	405912 <__udivmoddi4+0x1ee>
  4057f6:	42ab      	cmp	r3, r5
  4057f8:	d302      	bcc.n	405800 <__udivmoddi4+0xdc>
  4057fa:	4282      	cmp	r2, r0
  4057fc:	f200 80fa 	bhi.w	4059f4 <__udivmoddi4+0x2d0>
  405800:	1a84      	subs	r4, r0, r2
  405802:	eb65 0503 	sbc.w	r5, r5, r3
  405806:	2001      	movs	r0, #1
  405808:	46ac      	mov	ip, r5
  40580a:	2e00      	cmp	r6, #0
  40580c:	d03f      	beq.n	40588e <__udivmoddi4+0x16a>
  40580e:	e886 1010 	stmia.w	r6, {r4, ip}
  405812:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405816:	b912      	cbnz	r2, 40581e <__udivmoddi4+0xfa>
  405818:	2701      	movs	r7, #1
  40581a:	fbb7 f7f2 	udiv	r7, r7, r2
  40581e:	fab7 fe87 	clz	lr, r7
  405822:	f1be 0f00 	cmp.w	lr, #0
  405826:	d134      	bne.n	405892 <__udivmoddi4+0x16e>
  405828:	1beb      	subs	r3, r5, r7
  40582a:	0c3a      	lsrs	r2, r7, #16
  40582c:	fa1f fc87 	uxth.w	ip, r7
  405830:	2101      	movs	r1, #1
  405832:	fbb3 f8f2 	udiv	r8, r3, r2
  405836:	0c25      	lsrs	r5, r4, #16
  405838:	fb02 3318 	mls	r3, r2, r8, r3
  40583c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  405840:	fb0c f308 	mul.w	r3, ip, r8
  405844:	42ab      	cmp	r3, r5
  405846:	d907      	bls.n	405858 <__udivmoddi4+0x134>
  405848:	19ed      	adds	r5, r5, r7
  40584a:	f108 30ff 	add.w	r0, r8, #4294967295
  40584e:	d202      	bcs.n	405856 <__udivmoddi4+0x132>
  405850:	42ab      	cmp	r3, r5
  405852:	f200 80d1 	bhi.w	4059f8 <__udivmoddi4+0x2d4>
  405856:	4680      	mov	r8, r0
  405858:	1aed      	subs	r5, r5, r3
  40585a:	b2a3      	uxth	r3, r4
  40585c:	fbb5 f0f2 	udiv	r0, r5, r2
  405860:	fb02 5510 	mls	r5, r2, r0, r5
  405864:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  405868:	fb0c fc00 	mul.w	ip, ip, r0
  40586c:	45a4      	cmp	ip, r4
  40586e:	d907      	bls.n	405880 <__udivmoddi4+0x15c>
  405870:	19e4      	adds	r4, r4, r7
  405872:	f100 33ff 	add.w	r3, r0, #4294967295
  405876:	d202      	bcs.n	40587e <__udivmoddi4+0x15a>
  405878:	45a4      	cmp	ip, r4
  40587a:	f200 80b8 	bhi.w	4059ee <__udivmoddi4+0x2ca>
  40587e:	4618      	mov	r0, r3
  405880:	eba4 040c 	sub.w	r4, r4, ip
  405884:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405888:	e79d      	b.n	4057c6 <__udivmoddi4+0xa2>
  40588a:	4631      	mov	r1, r6
  40588c:	4630      	mov	r0, r6
  40588e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405892:	f1ce 0420 	rsb	r4, lr, #32
  405896:	fa05 f30e 	lsl.w	r3, r5, lr
  40589a:	fa07 f70e 	lsl.w	r7, r7, lr
  40589e:	fa20 f804 	lsr.w	r8, r0, r4
  4058a2:	0c3a      	lsrs	r2, r7, #16
  4058a4:	fa25 f404 	lsr.w	r4, r5, r4
  4058a8:	ea48 0803 	orr.w	r8, r8, r3
  4058ac:	fbb4 f1f2 	udiv	r1, r4, r2
  4058b0:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4058b4:	fb02 4411 	mls	r4, r2, r1, r4
  4058b8:	fa1f fc87 	uxth.w	ip, r7
  4058bc:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4058c0:	fb01 f30c 	mul.w	r3, r1, ip
  4058c4:	42ab      	cmp	r3, r5
  4058c6:	fa00 f40e 	lsl.w	r4, r0, lr
  4058ca:	d909      	bls.n	4058e0 <__udivmoddi4+0x1bc>
  4058cc:	19ed      	adds	r5, r5, r7
  4058ce:	f101 30ff 	add.w	r0, r1, #4294967295
  4058d2:	f080 808a 	bcs.w	4059ea <__udivmoddi4+0x2c6>
  4058d6:	42ab      	cmp	r3, r5
  4058d8:	f240 8087 	bls.w	4059ea <__udivmoddi4+0x2c6>
  4058dc:	3902      	subs	r1, #2
  4058de:	443d      	add	r5, r7
  4058e0:	1aeb      	subs	r3, r5, r3
  4058e2:	fa1f f588 	uxth.w	r5, r8
  4058e6:	fbb3 f0f2 	udiv	r0, r3, r2
  4058ea:	fb02 3310 	mls	r3, r2, r0, r3
  4058ee:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4058f2:	fb00 f30c 	mul.w	r3, r0, ip
  4058f6:	42ab      	cmp	r3, r5
  4058f8:	d907      	bls.n	40590a <__udivmoddi4+0x1e6>
  4058fa:	19ed      	adds	r5, r5, r7
  4058fc:	f100 38ff 	add.w	r8, r0, #4294967295
  405900:	d26f      	bcs.n	4059e2 <__udivmoddi4+0x2be>
  405902:	42ab      	cmp	r3, r5
  405904:	d96d      	bls.n	4059e2 <__udivmoddi4+0x2be>
  405906:	3802      	subs	r0, #2
  405908:	443d      	add	r5, r7
  40590a:	1aeb      	subs	r3, r5, r3
  40590c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  405910:	e78f      	b.n	405832 <__udivmoddi4+0x10e>
  405912:	f1c1 0720 	rsb	r7, r1, #32
  405916:	fa22 f807 	lsr.w	r8, r2, r7
  40591a:	408b      	lsls	r3, r1
  40591c:	fa05 f401 	lsl.w	r4, r5, r1
  405920:	ea48 0303 	orr.w	r3, r8, r3
  405924:	fa20 fe07 	lsr.w	lr, r0, r7
  405928:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40592c:	40fd      	lsrs	r5, r7
  40592e:	ea4e 0e04 	orr.w	lr, lr, r4
  405932:	fbb5 f9fc 	udiv	r9, r5, ip
  405936:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40593a:	fb0c 5519 	mls	r5, ip, r9, r5
  40593e:	fa1f f883 	uxth.w	r8, r3
  405942:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  405946:	fb09 f408 	mul.w	r4, r9, r8
  40594a:	42ac      	cmp	r4, r5
  40594c:	fa02 f201 	lsl.w	r2, r2, r1
  405950:	fa00 fa01 	lsl.w	sl, r0, r1
  405954:	d908      	bls.n	405968 <__udivmoddi4+0x244>
  405956:	18ed      	adds	r5, r5, r3
  405958:	f109 30ff 	add.w	r0, r9, #4294967295
  40595c:	d243      	bcs.n	4059e6 <__udivmoddi4+0x2c2>
  40595e:	42ac      	cmp	r4, r5
  405960:	d941      	bls.n	4059e6 <__udivmoddi4+0x2c2>
  405962:	f1a9 0902 	sub.w	r9, r9, #2
  405966:	441d      	add	r5, r3
  405968:	1b2d      	subs	r5, r5, r4
  40596a:	fa1f fe8e 	uxth.w	lr, lr
  40596e:	fbb5 f0fc 	udiv	r0, r5, ip
  405972:	fb0c 5510 	mls	r5, ip, r0, r5
  405976:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40597a:	fb00 f808 	mul.w	r8, r0, r8
  40597e:	45a0      	cmp	r8, r4
  405980:	d907      	bls.n	405992 <__udivmoddi4+0x26e>
  405982:	18e4      	adds	r4, r4, r3
  405984:	f100 35ff 	add.w	r5, r0, #4294967295
  405988:	d229      	bcs.n	4059de <__udivmoddi4+0x2ba>
  40598a:	45a0      	cmp	r8, r4
  40598c:	d927      	bls.n	4059de <__udivmoddi4+0x2ba>
  40598e:	3802      	subs	r0, #2
  405990:	441c      	add	r4, r3
  405992:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  405996:	eba4 0408 	sub.w	r4, r4, r8
  40599a:	fba0 8902 	umull	r8, r9, r0, r2
  40599e:	454c      	cmp	r4, r9
  4059a0:	46c6      	mov	lr, r8
  4059a2:	464d      	mov	r5, r9
  4059a4:	d315      	bcc.n	4059d2 <__udivmoddi4+0x2ae>
  4059a6:	d012      	beq.n	4059ce <__udivmoddi4+0x2aa>
  4059a8:	b156      	cbz	r6, 4059c0 <__udivmoddi4+0x29c>
  4059aa:	ebba 030e 	subs.w	r3, sl, lr
  4059ae:	eb64 0405 	sbc.w	r4, r4, r5
  4059b2:	fa04 f707 	lsl.w	r7, r4, r7
  4059b6:	40cb      	lsrs	r3, r1
  4059b8:	431f      	orrs	r7, r3
  4059ba:	40cc      	lsrs	r4, r1
  4059bc:	6037      	str	r7, [r6, #0]
  4059be:	6074      	str	r4, [r6, #4]
  4059c0:	2100      	movs	r1, #0
  4059c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4059c6:	4618      	mov	r0, r3
  4059c8:	e6f8      	b.n	4057bc <__udivmoddi4+0x98>
  4059ca:	4690      	mov	r8, r2
  4059cc:	e6e0      	b.n	405790 <__udivmoddi4+0x6c>
  4059ce:	45c2      	cmp	sl, r8
  4059d0:	d2ea      	bcs.n	4059a8 <__udivmoddi4+0x284>
  4059d2:	ebb8 0e02 	subs.w	lr, r8, r2
  4059d6:	eb69 0503 	sbc.w	r5, r9, r3
  4059da:	3801      	subs	r0, #1
  4059dc:	e7e4      	b.n	4059a8 <__udivmoddi4+0x284>
  4059de:	4628      	mov	r0, r5
  4059e0:	e7d7      	b.n	405992 <__udivmoddi4+0x26e>
  4059e2:	4640      	mov	r0, r8
  4059e4:	e791      	b.n	40590a <__udivmoddi4+0x1e6>
  4059e6:	4681      	mov	r9, r0
  4059e8:	e7be      	b.n	405968 <__udivmoddi4+0x244>
  4059ea:	4601      	mov	r1, r0
  4059ec:	e778      	b.n	4058e0 <__udivmoddi4+0x1bc>
  4059ee:	3802      	subs	r0, #2
  4059f0:	443c      	add	r4, r7
  4059f2:	e745      	b.n	405880 <__udivmoddi4+0x15c>
  4059f4:	4608      	mov	r0, r1
  4059f6:	e708      	b.n	40580a <__udivmoddi4+0xe6>
  4059f8:	f1a8 0802 	sub.w	r8, r8, #2
  4059fc:	443d      	add	r5, r7
  4059fe:	e72b      	b.n	405858 <__udivmoddi4+0x134>

00405a00 <__aeabi_idiv0>:
  405a00:	4770      	bx	lr
  405a02:	bf00      	nop
  405a04:	616b616b 	.word	0x616b616b
  405a08:	0a20616b 	.word	0x0a20616b
  405a0c:	00000000 	.word	0x00000000
  405a10:	0001c200 	.word	0x0001c200
  405a14:	000000c0 	.word	0x000000c0
  405a18:	00000800 	.word	0x00000800
  405a1c:	00000000 	.word	0x00000000
  405a20:	41202d2d 	.word	0x41202d2d
  405a24:	20434546 	.word	0x20434546
  405a28:	706d6554 	.word	0x706d6554
  405a2c:	74617265 	.word	0x74617265
  405a30:	20657275 	.word	0x20657275
  405a34:	736e6553 	.word	0x736e6553
  405a38:	4520726f 	.word	0x4520726f
  405a3c:	706d6178 	.word	0x706d6178
  405a40:	2d20656c 	.word	0x2d20656c
  405a44:	2d0a0d2d 	.word	0x2d0a0d2d
  405a48:	4153202d 	.word	0x4153202d
  405a4c:	3037454d 	.word	0x3037454d
  405a50:	4c50582d 	.word	0x4c50582d
  405a54:	2d2d2044 	.word	0x2d2d2044
  405a58:	2d2d0a0d 	.word	0x2d2d0a0d
  405a5c:	6d6f4320 	.word	0x6d6f4320
  405a60:	656c6970 	.word	0x656c6970
  405a64:	4a203a64 	.word	0x4a203a64
  405a68:	20206e75 	.word	0x20206e75
  405a6c:	30322038 	.word	0x30322038
  405a70:	32203831 	.word	0x32203831
  405a74:	36343a31 	.word	0x36343a31
  405a78:	2039313a 	.word	0x2039313a
  405a7c:	000d2d2d 	.word	0x000d2d2d

00405a80 <_global_impure_ptr>:
  405a80:	20400010 0000000a 33323130 37363534     ..@ ....01234567
  405a90:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  405aa0:	37363534 62613938 66656463 00000000     456789abcdef....
  405ab0:	6c756e28 0000296c                       (null)..

00405ab8 <blanks.7217>:
  405ab8:	20202020 20202020 20202020 20202020                     

00405ac8 <zeroes.7218>:
  405ac8:	30303030 30303030 30303030 30303030     0000000000000000
  405ad8:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00405ae8 <_ctype_>:
  405ae8:	20202000 20202020 28282020 20282828     .         ((((( 
  405af8:	20202020 20202020 20202020 20202020                     
  405b08:	10108820 10101010 10101010 10101010      ...............
  405b18:	04040410 04040404 10040404 10101010     ................
  405b28:	41411010 41414141 01010101 01010101     ..AAAAAA........
  405b38:	01010101 01010101 01010101 10101010     ................
  405b48:	42421010 42424242 02020202 02020202     ..BBBBBB........
  405b58:	02020202 02020202 02020202 10101010     ................
  405b68:	00000020 00000000 00000000 00000000      ...............
	...

00405bec <_init>:
  405bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405bee:	bf00      	nop
  405bf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405bf2:	bc08      	pop	{r3}
  405bf4:	469e      	mov	lr, r3
  405bf6:	4770      	bx	lr

00405bf8 <__init_array_start>:
  405bf8:	00403db9 	.word	0x00403db9

00405bfc <__frame_dummy_init_array_entry>:
  405bfc:	00400165                                e.@.

00405c00 <_fini>:
  405c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405c02:	bf00      	nop
  405c04:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405c06:	bc08      	pop	{r3}
  405c08:	469e      	mov	lr, r3
  405c0a:	4770      	bx	lr

00405c0c <__fini_array_start>:
  405c0c:	00400141 	.word	0x00400141
