Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Dec  6 12:21:57 2016
| Host         : zoidberg running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Display_Source_timing_summary_routed.rpt -rpx Display_Source_timing_summary_routed.rpx
| Design       : Display_Source
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.390        0.000                      0                  168        0.202        0.000                      0                  168        4.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.390        0.000                      0                  168        0.202        0.000                      0                  168        4.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 Seven_Seg_Driver/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Seg_Driver/FSM_onehot_sseg_an_wire_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.890ns (21.640%)  route 3.223ns (78.360%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.617     5.138    Seven_Seg_Driver/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  Seven_Seg_Driver/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  Seven_Seg_Driver/count_reg[15]/Q
                         net (fo=2, routed)           1.033     6.690    Seven_Seg_Driver/count[15]
    SLICE_X61Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.814 f  Seven_Seg_Driver/count[17]_i_5/O
                         net (fo=2, routed)           0.824     7.638    Seven_Seg_Driver/count[17]_i_5_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.762 r  Seven_Seg_Driver/FSM_onehot_sseg_an_wire[4]_i_5/O
                         net (fo=3, routed)           0.824     8.586    Seven_Seg_Driver/FSM_onehot_sseg_an_wire[4]_i_5_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.710 r  Seven_Seg_Driver/FSM_onehot_sseg_an_wire[4]_i_1/O
                         net (fo=5, routed)           0.541     9.251    Seven_Seg_Driver/FSM_onehot_sseg_an_wire[4]_i_1_n_0
    SLICE_X62Y23         FDSE                                         r  Seven_Seg_Driver/FSM_onehot_sseg_an_wire_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.504    14.845    Seven_Seg_Driver/clk_IBUF_BUFG
    SLICE_X62Y23         FDSE                                         r  Seven_Seg_Driver/FSM_onehot_sseg_an_wire_reg[1]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y23         FDSE (Setup_fdse_C_S)       -0.429    14.641    Seven_Seg_Driver/FSM_onehot_sseg_an_wire_reg[1]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 Seven_Seg_Driver/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Seg_Driver/FSM_onehot_sseg_an_wire_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.890ns (21.640%)  route 3.223ns (78.360%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.617     5.138    Seven_Seg_Driver/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  Seven_Seg_Driver/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  Seven_Seg_Driver/count_reg[15]/Q
                         net (fo=2, routed)           1.033     6.690    Seven_Seg_Driver/count[15]
    SLICE_X61Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.814 f  Seven_Seg_Driver/count[17]_i_5/O
                         net (fo=2, routed)           0.824     7.638    Seven_Seg_Driver/count[17]_i_5_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.762 r  Seven_Seg_Driver/FSM_onehot_sseg_an_wire[4]_i_5/O
                         net (fo=3, routed)           0.824     8.586    Seven_Seg_Driver/FSM_onehot_sseg_an_wire[4]_i_5_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.710 r  Seven_Seg_Driver/FSM_onehot_sseg_an_wire[4]_i_1/O
                         net (fo=5, routed)           0.541     9.251    Seven_Seg_Driver/FSM_onehot_sseg_an_wire[4]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  Seven_Seg_Driver/FSM_onehot_sseg_an_wire_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.504    14.845    Seven_Seg_Driver/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  Seven_Seg_Driver/FSM_onehot_sseg_an_wire_reg[2]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y23         FDRE (Setup_fdre_C_R)       -0.429    14.641    Seven_Seg_Driver/FSM_onehot_sseg_an_wire_reg[2]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 Seven_Seg_Driver/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Seg_Driver/FSM_onehot_sseg_an_wire_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.890ns (21.640%)  route 3.223ns (78.360%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.617     5.138    Seven_Seg_Driver/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  Seven_Seg_Driver/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  Seven_Seg_Driver/count_reg[15]/Q
                         net (fo=2, routed)           1.033     6.690    Seven_Seg_Driver/count[15]
    SLICE_X61Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.814 f  Seven_Seg_Driver/count[17]_i_5/O
                         net (fo=2, routed)           0.824     7.638    Seven_Seg_Driver/count[17]_i_5_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.762 r  Seven_Seg_Driver/FSM_onehot_sseg_an_wire[4]_i_5/O
                         net (fo=3, routed)           0.824     8.586    Seven_Seg_Driver/FSM_onehot_sseg_an_wire[4]_i_5_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.710 r  Seven_Seg_Driver/FSM_onehot_sseg_an_wire[4]_i_1/O
                         net (fo=5, routed)           0.541     9.251    Seven_Seg_Driver/FSM_onehot_sseg_an_wire[4]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  Seven_Seg_Driver/FSM_onehot_sseg_an_wire_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.504    14.845    Seven_Seg_Driver/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  Seven_Seg_Driver/FSM_onehot_sseg_an_wire_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y23         FDRE (Setup_fdre_C_R)       -0.429    14.641    Seven_Seg_Driver/FSM_onehot_sseg_an_wire_reg[3]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 Seven_Seg_Driver/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Seg_Driver/FSM_onehot_sseg_an_wire_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.890ns (21.640%)  route 3.223ns (78.360%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.617     5.138    Seven_Seg_Driver/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  Seven_Seg_Driver/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  Seven_Seg_Driver/count_reg[15]/Q
                         net (fo=2, routed)           1.033     6.690    Seven_Seg_Driver/count[15]
    SLICE_X61Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.814 f  Seven_Seg_Driver/count[17]_i_5/O
                         net (fo=2, routed)           0.824     7.638    Seven_Seg_Driver/count[17]_i_5_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.762 r  Seven_Seg_Driver/FSM_onehot_sseg_an_wire[4]_i_5/O
                         net (fo=3, routed)           0.824     8.586    Seven_Seg_Driver/FSM_onehot_sseg_an_wire[4]_i_5_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.710 r  Seven_Seg_Driver/FSM_onehot_sseg_an_wire[4]_i_1/O
                         net (fo=5, routed)           0.541     9.251    Seven_Seg_Driver/FSM_onehot_sseg_an_wire[4]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  Seven_Seg_Driver/FSM_onehot_sseg_an_wire_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.504    14.845    Seven_Seg_Driver/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  Seven_Seg_Driver/FSM_onehot_sseg_an_wire_reg[4]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y23         FDRE (Setup_fdre_C_R)       -0.429    14.641    Seven_Seg_Driver/FSM_onehot_sseg_an_wire_reg[4]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 Seven_Seg_Driver/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Seg_Driver/FSM_onehot_sseg_an_wire_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.890ns (21.663%)  route 3.218ns (78.337%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.617     5.138    Seven_Seg_Driver/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  Seven_Seg_Driver/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  Seven_Seg_Driver/count_reg[15]/Q
                         net (fo=2, routed)           1.033     6.690    Seven_Seg_Driver/count[15]
    SLICE_X61Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.814 f  Seven_Seg_Driver/count[17]_i_5/O
                         net (fo=2, routed)           0.824     7.638    Seven_Seg_Driver/count[17]_i_5_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.762 r  Seven_Seg_Driver/FSM_onehot_sseg_an_wire[4]_i_5/O
                         net (fo=3, routed)           0.824     8.586    Seven_Seg_Driver/FSM_onehot_sseg_an_wire[4]_i_5_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.710 r  Seven_Seg_Driver/FSM_onehot_sseg_an_wire[4]_i_1/O
                         net (fo=5, routed)           0.537     9.247    Seven_Seg_Driver/FSM_onehot_sseg_an_wire[4]_i_1_n_0
    SLICE_X63Y23         FDRE                                         r  Seven_Seg_Driver/FSM_onehot_sseg_an_wire_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.504    14.845    Seven_Seg_Driver/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  Seven_Seg_Driver/FSM_onehot_sseg_an_wire_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429    14.641    Seven_Seg_Driver/FSM_onehot_sseg_an_wire_reg[0]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 clock_divider_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.890ns (22.776%)  route 3.018ns (77.224%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  clock_divider_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  clock_divider_reg[20]/Q
                         net (fo=2, routed)           1.075     6.739    clock_divider_reg_n_0_[20]
    SLICE_X61Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.863 f  FSM_sequential_scroll_point[2]_i_5/O
                         net (fo=1, routed)           0.807     7.670    FSM_sequential_scroll_point[2]_i_5_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.794 f  FSM_sequential_scroll_point[2]_i_3/O
                         net (fo=2, routed)           0.441     8.235    FSM_sequential_scroll_point[2]_i_3_n_0
    SLICE_X61Y16         LUT2 (Prop_lut2_I0_O)        0.124     8.359 r  FSM_sequential_scroll_point[2]_i_1/O
                         net (fo=53, routed)          0.695     9.054    FSM_sequential_scroll_point[2]_i_1_n_0
    SLICE_X60Y20         FDRE                                         r  clock_divider_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  clock_divider_reg[21]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y20         FDRE (Setup_fdre_C_R)       -0.524    14.563    clock_divider_reg[21]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 clock_divider_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.890ns (22.776%)  route 3.018ns (77.224%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  clock_divider_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  clock_divider_reg[20]/Q
                         net (fo=2, routed)           1.075     6.739    clock_divider_reg_n_0_[20]
    SLICE_X61Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.863 f  FSM_sequential_scroll_point[2]_i_5/O
                         net (fo=1, routed)           0.807     7.670    FSM_sequential_scroll_point[2]_i_5_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.794 f  FSM_sequential_scroll_point[2]_i_3/O
                         net (fo=2, routed)           0.441     8.235    FSM_sequential_scroll_point[2]_i_3_n_0
    SLICE_X61Y16         LUT2 (Prop_lut2_I0_O)        0.124     8.359 r  FSM_sequential_scroll_point[2]_i_1/O
                         net (fo=53, routed)          0.695     9.054    FSM_sequential_scroll_point[2]_i_1_n_0
    SLICE_X60Y20         FDRE                                         r  clock_divider_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  clock_divider_reg[22]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y20         FDRE (Setup_fdre_C_R)       -0.524    14.563    clock_divider_reg[22]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 clock_divider_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.890ns (22.776%)  route 3.018ns (77.224%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  clock_divider_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  clock_divider_reg[20]/Q
                         net (fo=2, routed)           1.075     6.739    clock_divider_reg_n_0_[20]
    SLICE_X61Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.863 f  FSM_sequential_scroll_point[2]_i_5/O
                         net (fo=1, routed)           0.807     7.670    FSM_sequential_scroll_point[2]_i_5_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.794 f  FSM_sequential_scroll_point[2]_i_3/O
                         net (fo=2, routed)           0.441     8.235    FSM_sequential_scroll_point[2]_i_3_n_0
    SLICE_X61Y16         LUT2 (Prop_lut2_I0_O)        0.124     8.359 r  FSM_sequential_scroll_point[2]_i_1/O
                         net (fo=53, routed)          0.695     9.054    FSM_sequential_scroll_point[2]_i_1_n_0
    SLICE_X60Y20         FDRE                                         r  clock_divider_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  clock_divider_reg[23]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y20         FDRE (Setup_fdre_C_R)       -0.524    14.563    clock_divider_reg[23]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 clock_divider_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.890ns (22.776%)  route 3.018ns (77.224%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  clock_divider_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  clock_divider_reg[20]/Q
                         net (fo=2, routed)           1.075     6.739    clock_divider_reg_n_0_[20]
    SLICE_X61Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.863 f  FSM_sequential_scroll_point[2]_i_5/O
                         net (fo=1, routed)           0.807     7.670    FSM_sequential_scroll_point[2]_i_5_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.794 f  FSM_sequential_scroll_point[2]_i_3/O
                         net (fo=2, routed)           0.441     8.235    FSM_sequential_scroll_point[2]_i_3_n_0
    SLICE_X61Y16         LUT2 (Prop_lut2_I0_O)        0.124     8.359 r  FSM_sequential_scroll_point[2]_i_1/O
                         net (fo=53, routed)          0.695     9.054    FSM_sequential_scroll_point[2]_i_1_n_0
    SLICE_X60Y20         FDRE                                         r  clock_divider_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  clock_divider_reg[24]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y20         FDRE (Setup_fdre_C_R)       -0.524    14.563    clock_divider_reg[24]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 clock_divider_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.890ns (22.847%)  route 3.005ns (77.153%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  clock_divider_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  clock_divider_reg[20]/Q
                         net (fo=2, routed)           1.075     6.739    clock_divider_reg_n_0_[20]
    SLICE_X61Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.863 f  FSM_sequential_scroll_point[2]_i_5/O
                         net (fo=1, routed)           0.807     7.670    FSM_sequential_scroll_point[2]_i_5_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.794 f  FSM_sequential_scroll_point[2]_i_3/O
                         net (fo=2, routed)           0.441     8.235    FSM_sequential_scroll_point[2]_i_3_n_0
    SLICE_X61Y16         LUT2 (Prop_lut2_I0_O)        0.124     8.359 r  FSM_sequential_scroll_point[2]_i_1/O
                         net (fo=53, routed)          0.683     9.042    FSM_sequential_scroll_point[2]_i_1_n_0
    SLICE_X60Y16         FDRE                                         r  clock_divider_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X60Y16         FDRE                                         r  clock_divider_reg[5]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X60Y16         FDRE (Setup_fdre_C_R)       -0.524    14.567    clock_divider_reg[5]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  5.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 FSM_sequential_scroll_point_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_scroll_point_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  FSM_sequential_scroll_point_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  FSM_sequential_scroll_point_reg[0]/Q
                         net (fo=27, routed)          0.120     1.729    scroll_point[0]
    SLICE_X59Y20         LUT2 (Prop_lut2_I1_O)        0.045     1.774 r  FSM_sequential_scroll_point[1]_i_1/O
                         net (fo=1, routed)           0.000     1.774    p_0_out[1]
    SLICE_X59Y20         FDRE                                         r  FSM_sequential_scroll_point_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  FSM_sequential_scroll_point_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X59Y20         FDRE (Hold_fdre_C_D)         0.091     1.572    FSM_sequential_scroll_point_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 FSM_sequential_scroll_point_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            to_display4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  FSM_sequential_scroll_point_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  FSM_sequential_scroll_point_reg[0]/Q
                         net (fo=27, routed)          0.121     1.730    scroll_point[0]
    SLICE_X59Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.775 r  to_display4[4]_i_1/O
                         net (fo=1, routed)           0.000     1.775    to_display4[4]_i_1_n_0
    SLICE_X59Y20         FDRE                                         r  to_display4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  to_display4_reg[4]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X59Y20         FDRE (Hold_fdre_C_D)         0.092     1.573    to_display4_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 to_display1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Seg_Driver/current_input_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.902%)  route 0.134ns (39.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  to_display1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  to_display1_reg[0]/Q
                         net (fo=1, routed)           0.134     1.766    Seven_Seg_Driver/to_display1_reg[5][0]
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.811 r  Seven_Seg_Driver/current_input[0]_i_1/O
                         net (fo=1, routed)           0.000     1.811    Seven_Seg_Driver/current_input[0]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  Seven_Seg_Driver/current_input_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.855     1.982    Seven_Seg_Driver/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  Seven_Seg_Driver/current_input_reg[0]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.121     1.604    Seven_Seg_Driver/current_input_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 to_display1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Seg_Driver/current_input_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.685%)  route 0.141ns (40.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  to_display1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  to_display1_reg[1]/Q
                         net (fo=1, routed)           0.141     1.773    Seven_Seg_Driver/to_display1_reg[5][1]
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.818 r  Seven_Seg_Driver/current_input[1]_i_1/O
                         net (fo=1, routed)           0.000     1.818    Seven_Seg_Driver/current_input[1]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  Seven_Seg_Driver/current_input_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.855     1.982    Seven_Seg_Driver/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  Seven_Seg_Driver/current_input_reg[1]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.120     1.603    Seven_Seg_Driver/current_input_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 to_display1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Seg_Driver/current_input_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.554%)  route 0.137ns (42.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  to_display1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  to_display1_reg[4]/Q
                         net (fo=1, routed)           0.137     1.745    Seven_Seg_Driver/to_display1_reg[5][4]
    SLICE_X61Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.790 r  Seven_Seg_Driver/current_input[4]_i_1/O
                         net (fo=1, routed)           0.000     1.790    Seven_Seg_Driver/current_input[4]_i_1_n_0
    SLICE_X61Y20         FDRE                                         r  Seven_Seg_Driver/current_input_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.853     1.980    Seven_Seg_Driver/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  Seven_Seg_Driver/current_input_reg[4]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.092     1.574    Seven_Seg_Driver/current_input_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 to_display1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Seg_Driver/current_input_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  to_display1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  to_display1_reg[3]/Q
                         net (fo=1, routed)           0.138     1.748    Seven_Seg_Driver/to_display1_reg[5][3]
    SLICE_X61Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.793 r  Seven_Seg_Driver/current_input[3]_i_1/O
                         net (fo=1, routed)           0.000     1.793    Seven_Seg_Driver/current_input[3]_i_1_n_0
    SLICE_X61Y20         FDRE                                         r  Seven_Seg_Driver/current_input_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.853     1.980    Seven_Seg_Driver/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  Seven_Seg_Driver/current_input_reg[3]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.091     1.573    Seven_Seg_Driver/current_input_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Seven_Seg_Driver/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Seg_Driver/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.581     1.464    Seven_Seg_Driver/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  Seven_Seg_Driver/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  Seven_Seg_Driver/count_reg[11]/Q
                         net (fo=2, routed)           0.125     1.754    Seven_Seg_Driver/count[11]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  Seven_Seg_Driver/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.864    Seven_Seg_Driver/data0[11]
    SLICE_X60Y24         FDRE                                         r  Seven_Seg_Driver/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.848     1.975    Seven_Seg_Driver/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  Seven_Seg_Driver/count_reg[11]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.134     1.598    Seven_Seg_Driver/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_divider_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  clock_divider_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  clock_divider_reg[11]/Q
                         net (fo=2, routed)           0.125     1.761    clock_divider_reg_n_0_[11]
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  clock_divider_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    clock_divider_reg[12]_i_1_n_5
    SLICE_X60Y17         FDRE                                         r  clock_divider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  clock_divider_reg[11]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.134     1.605    clock_divider_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_divider_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  clock_divider_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clock_divider_reg[19]/Q
                         net (fo=2, routed)           0.125     1.759    clock_divider_reg_n_0_[19]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  clock_divider_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    clock_divider_reg[20]_i_1_n_5
    SLICE_X60Y19         FDRE                                         r  clock_divider_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  clock_divider_reg[19]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y19         FDRE (Hold_fdre_C_D)         0.134     1.603    clock_divider_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_divider_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  clock_divider_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  clock_divider_reg[23]/Q
                         net (fo=2, routed)           0.125     1.758    clock_divider_reg_n_0_[23]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  clock_divider_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    clock_divider_reg[24]_i_1_n_5
    SLICE_X60Y20         FDRE                                         r  clock_divider_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  clock_divider_reg[23]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y20         FDRE (Hold_fdre_C_D)         0.134     1.602    clock_divider_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   FSM_sequential_scroll_point_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y20   FSM_sequential_scroll_point_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   FSM_sequential_scroll_point_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   Seven_Seg_Driver/FSM_onehot_sseg_an_wire_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   Seven_Seg_Driver/FSM_onehot_sseg_an_wire_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   Seven_Seg_Driver/FSM_onehot_sseg_an_wire_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   Seven_Seg_Driver/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   Seven_Seg_Driver/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   Seven_Seg_Driver/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   FSM_sequential_scroll_point_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   FSM_sequential_scroll_point_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   Seven_Seg_Driver/current_input_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   Seven_Seg_Driver/current_input_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   clock_divider_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   clock_divider_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   clock_divider_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   clock_divider_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   clock_divider_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   clock_divider_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   Seven_Seg_Driver/FSM_onehot_sseg_an_wire_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   Seven_Seg_Driver/FSM_onehot_sseg_an_wire_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   Seven_Seg_Driver/FSM_onehot_sseg_an_wire_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   Seven_Seg_Driver/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   Seven_Seg_Driver/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   Seven_Seg_Driver/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   Seven_Seg_Driver/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   Seven_Seg_Driver/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   Seven_Seg_Driver/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   Seven_Seg_Driver/count_reg[12]/C



