# 64-bit IEEE 754 Floating Point Unit (FPU) in Verilog

This project implements a **64-bit IEEE 754-compliant Floating Point Unit (FPU)** in Verilog, supporting **addition**, **subtraction**, **multiplication**, and **division** on double-precision values.

---

## Overview

The FPU supports:
- **Double-precision floating point arithmetic** (64-bit IEEE 754 format)
- Modular Verilog design
- Handling of **special cases**: zero, infinity, NaN, and denormalized numbers
- **Two Verilog testbenches** for functionality and edge-case validation

---

## Supported Operations

| Operation      | `op` value |
|----------------|------------|
| Addition       | `2'b00`    |
| Subtraction    | `2'b01`    |
| Multiplication | `2'b10`    |
| Division       | `2'b11`    |

---

## ğŸ“ Project Structure

```bash
.
â”œâ”€â”€ fpu.v                   # Top-level FPU module
â”œâ”€â”€ fpu_add_sub.v           # Addition/Subtraction logic
â”œâ”€â”€ fpu_mul.v               # Multiplication logic
â”œâ”€â”€ fpu_div.v               # Division logic
â”œâ”€â”€ fpu_tb1.v               # Testbench 1 â€“ basic arithmetic with real output
â”œâ”€â”€ fpu_tb2.v               # Testbench 2 â€“ extended tests with edge cases
â””â”€â”€ README.md               # This file
