{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 19 18:42:41 2015 " "Info: Processing started: Sat Dec 19 18:42:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off presettable_up_down_counter -c presettable_up_down_counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off presettable_up_down_counter -c presettable_up_down_counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[0\]~reg0latch " "Warning: Node \"Q\[0\]~reg0latch\" is a latch" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[1\]~reg0latch " "Warning: Node \"Q\[1\]~reg0latch\" is a latch" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[2\]~reg0latch " "Warning: Node \"Q\[2\]~reg0latch\" is a latch" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[3\]~reg0latch " "Warning: Node \"Q\[3\]~reg0latch\" is a latch" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[4\]~reg0latch " "Warning: Node \"Q\[4\]~reg0latch\" is a latch" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[5\]~reg0latch " "Warning: Node \"Q\[5\]~reg0latch\" is a latch" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[6\]~reg0latch " "Warning: Node \"Q\[6\]~reg0latch\" is a latch" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[7\]~reg0latch " "Warning: Node \"Q\[7\]~reg0latch\" is a latch" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[8\]~reg0latch " "Warning: Node \"Q\[8\]~reg0latch\" is a latch" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[9\]~reg0latch " "Warning: Node \"Q\[9\]~reg0latch\" is a latch" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[10\]~reg0latch " "Warning: Node \"Q\[10\]~reg0latch\" is a latch" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[11\]~reg0latch " "Warning: Node \"Q\[11\]~reg0latch\" is a latch" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[12\]~reg0latch " "Warning: Node \"Q\[12\]~reg0latch\" is a latch" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[13\]~reg0latch " "Warning: Node \"Q\[13\]~reg0latch\" is a latch" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[14\]~reg0latch " "Warning: Node \"Q\[14\]~reg0latch\" is a latch" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[15\]~reg0latch " "Warning: Node \"Q\[15\]~reg0latch\" is a latch" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "LOAD " "Info: Assuming node \"LOAD\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "CLEAR " "Info: Assuming node \"CLEAR\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Q\[15\]~0 " "Info: Detected gated clock \"Q\[15\]~0\" as buffer" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Q\[15\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Q\[0\]~reg0_emulated register Q\[14\]~reg0_emulated 238.72 MHz 4.189 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 238.72 MHz between source register \"Q\[0\]~reg0_emulated\" and destination register \"Q\[14\]~reg0_emulated\" (period= 4.189 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.976 ns + Longest register register " "Info: + Longest register to register delay is 3.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q\[0\]~reg0_emulated 1 REG LCFF_X29_Y19_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y19_N7; Fanout = 1; REG Node = 'Q\[0\]~reg0_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[0]~reg0_emulated } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.150 ns) 0.455 ns Q\[0\]~reg0tail_lut 2 COMB LCCOMB_X29_Y19_N2 1 " "Info: 2: + IC(0.305 ns) + CELL(0.150 ns) = 0.455 ns; Loc. = LCCOMB_X29_Y19_N2; Fanout = 1; COMB Node = 'Q\[0\]~reg0tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { Q[0]~reg0_emulated Q[0]~reg0tail_lut } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 0.853 ns Q\[0\]~reg0head_lut 3 COMB LCCOMB_X29_Y19_N14 3 " "Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 0.853 ns; Loc. = LCCOMB_X29_Y19_N14; Fanout = 3; COMB Node = 'Q\[0\]~reg0head_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Q[0]~reg0tail_lut Q[0]~reg0head_lut } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.393 ns) 1.656 ns Add0~290 4 COMB LCCOMB_X28_Y19_N0 2 " "Info: 4: + IC(0.410 ns) + CELL(0.393 ns) = 1.656 ns; Loc. = LCCOMB_X28_Y19_N0; Fanout = 2; COMB Node = 'Add0~290'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.803 ns" { Q[0]~reg0head_lut Add0~290 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.727 ns Add0~292 5 COMB LCCOMB_X28_Y19_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.727 ns; Loc. = LCCOMB_X28_Y19_N2; Fanout = 2; COMB Node = 'Add0~292'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~290 Add0~292 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.798 ns Add0~294 6 COMB LCCOMB_X28_Y19_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.798 ns; Loc. = LCCOMB_X28_Y19_N4; Fanout = 2; COMB Node = 'Add0~294'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~292 Add0~294 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.869 ns Add0~296 7 COMB LCCOMB_X28_Y19_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.869 ns; Loc. = LCCOMB_X28_Y19_N6; Fanout = 2; COMB Node = 'Add0~296'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~294 Add0~296 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.940 ns Add0~298 8 COMB LCCOMB_X28_Y19_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.940 ns; Loc. = LCCOMB_X28_Y19_N8; Fanout = 2; COMB Node = 'Add0~298'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~296 Add0~298 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.011 ns Add0~300 9 COMB LCCOMB_X28_Y19_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.011 ns; Loc. = LCCOMB_X28_Y19_N10; Fanout = 2; COMB Node = 'Add0~300'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~298 Add0~300 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.082 ns Add0~302 10 COMB LCCOMB_X28_Y19_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.082 ns; Loc. = LCCOMB_X28_Y19_N12; Fanout = 2; COMB Node = 'Add0~302'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~300 Add0~302 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.241 ns Add0~304 11 COMB LCCOMB_X28_Y19_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 2.241 ns; Loc. = LCCOMB_X28_Y19_N14; Fanout = 2; COMB Node = 'Add0~304'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~302 Add0~304 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.312 ns Add0~306 12 COMB LCCOMB_X28_Y19_N16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.312 ns; Loc. = LCCOMB_X28_Y19_N16; Fanout = 2; COMB Node = 'Add0~306'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~304 Add0~306 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.383 ns Add0~308 13 COMB LCCOMB_X28_Y19_N18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.383 ns; Loc. = LCCOMB_X28_Y19_N18; Fanout = 2; COMB Node = 'Add0~308'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~306 Add0~308 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.454 ns Add0~310 14 COMB LCCOMB_X28_Y19_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.454 ns; Loc. = LCCOMB_X28_Y19_N20; Fanout = 2; COMB Node = 'Add0~310'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~308 Add0~310 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.525 ns Add0~312 15 COMB LCCOMB_X28_Y19_N22 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.525 ns; Loc. = LCCOMB_X28_Y19_N22; Fanout = 2; COMB Node = 'Add0~312'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~310 Add0~312 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.596 ns Add0~314 16 COMB LCCOMB_X28_Y19_N24 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.596 ns; Loc. = LCCOMB_X28_Y19_N24; Fanout = 2; COMB Node = 'Add0~314'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~312 Add0~314 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.667 ns Add0~316 17 COMB LCCOMB_X28_Y19_N26 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.667 ns; Loc. = LCCOMB_X28_Y19_N26; Fanout = 2; COMB Node = 'Add0~316'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~314 Add0~316 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.077 ns Add0~317 18 COMB LCCOMB_X28_Y19_N28 1 " "Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 3.077 ns; Loc. = LCCOMB_X28_Y19_N28; Fanout = 1; COMB Node = 'Add0~317'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~316 Add0~317 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.150 ns) 3.892 ns Q\[14\]~reg0data_lut 19 COMB LCCOMB_X30_Y19_N20 1 " "Info: 19: + IC(0.665 ns) + CELL(0.150 ns) = 3.892 ns; Loc. = LCCOMB_X30_Y19_N20; Fanout = 1; COMB Node = 'Q\[14\]~reg0data_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add0~317 Q[14]~reg0data_lut } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.976 ns Q\[14\]~reg0_emulated 20 REG LCFF_X30_Y19_N21 1 " "Info: 20: + IC(0.000 ns) + CELL(0.084 ns) = 3.976 ns; Loc. = LCFF_X30_Y19_N21; Fanout = 1; REG Node = 'Q\[14\]~reg0_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Q[14]~reg0data_lut Q[14]~reg0_emulated } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.348 ns ( 59.05 % ) " "Info: Total cell delay = 2.348 ns ( 59.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.628 ns ( 40.95 % ) " "Info: Total interconnect delay = 1.628 ns ( 40.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.976 ns" { Q[0]~reg0_emulated Q[0]~reg0tail_lut Q[0]~reg0head_lut Add0~290 Add0~292 Add0~294 Add0~296 Add0~298 Add0~300 Add0~302 Add0~304 Add0~306 Add0~308 Add0~310 Add0~312 Add0~314 Add0~316 Add0~317 Q[14]~reg0data_lut Q[14]~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.976 ns" { Q[0]~reg0_emulated {} Q[0]~reg0tail_lut {} Q[0]~reg0head_lut {} Add0~290 {} Add0~292 {} Add0~294 {} Add0~296 {} Add0~298 {} Add0~300 {} Add0~302 {} Add0~304 {} Add0~306 {} Add0~308 {} Add0~310 {} Add0~312 {} Add0~314 {} Add0~316 {} Add0~317 {} Q[14]~reg0data_lut {} Q[14]~reg0_emulated {} } { 0.000ns 0.305ns 0.248ns 0.410ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.665ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.697 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.697 ns Q\[14\]~reg0_emulated 3 REG LCFF_X30_Y19_N21 1 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X30_Y19_N21; Fanout = 1; REG Node = 'Q\[14\]~reg0_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { CLK~clkctrl Q[14]~reg0_emulated } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.95 % ) " "Info: Total cell delay = 1.536 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLK CLK~clkctrl Q[14]~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Q[14]~reg0_emulated {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.696 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.696 ns Q\[0\]~reg0_emulated 3 REG LCFF_X29_Y19_N7 1 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.696 ns; Loc. = LCFF_X29_Y19_N7; Fanout = 1; REG Node = 'Q\[0\]~reg0_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { CLK~clkctrl Q[0]~reg0_emulated } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.97 % ) " "Info: Total cell delay = 1.536 ns ( 56.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 43.03 % ) " "Info: Total interconnect delay = 1.160 ns ( 43.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { CLK CLK~clkctrl Q[0]~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Q[0]~reg0_emulated {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLK CLK~clkctrl Q[14]~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Q[14]~reg0_emulated {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { CLK CLK~clkctrl Q[0]~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Q[0]~reg0_emulated {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.976 ns" { Q[0]~reg0_emulated Q[0]~reg0tail_lut Q[0]~reg0head_lut Add0~290 Add0~292 Add0~294 Add0~296 Add0~298 Add0~300 Add0~302 Add0~304 Add0~306 Add0~308 Add0~310 Add0~312 Add0~314 Add0~316 Add0~317 Q[14]~reg0data_lut Q[14]~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.976 ns" { Q[0]~reg0_emulated {} Q[0]~reg0tail_lut {} Q[0]~reg0head_lut {} Add0~290 {} Add0~292 {} Add0~294 {} Add0~296 {} Add0~298 {} Add0~300 {} Add0~302 {} Add0~304 {} Add0~306 {} Add0~308 {} Add0~310 {} Add0~312 {} Add0~314 {} Add0~316 {} Add0~317 {} Q[14]~reg0data_lut {} Q[14]~reg0_emulated {} } { 0.000ns 0.305ns 0.248ns 0.410ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.665ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLK CLK~clkctrl Q[14]~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Q[14]~reg0_emulated {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { CLK CLK~clkctrl Q[0]~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Q[0]~reg0_emulated {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "Q\[14\]~reg0_emulated UP_DOWN CLK 7.632 ns register " "Info: tsu for register \"Q\[14\]~reg0_emulated\" (data pin = \"UP_DOWN\", clock pin = \"CLK\") is 7.632 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.365 ns + Longest pin register " "Info: + Longest pin to register delay is 10.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns UP_DOWN 1 PIN PIN_A14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_A14; Fanout = 1; PIN Node = 'UP_DOWN'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { UP_DOWN } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.769 ns) + CELL(0.275 ns) 6.894 ns process0~0 2 COMB LCCOMB_X29_Y20_N16 29 " "Info: 2: + IC(5.769 ns) + CELL(0.275 ns) = 6.894 ns; Loc. = LCCOMB_X29_Y20_N16; Fanout = 29; COMB Node = 'process0~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.044 ns" { UP_DOWN process0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.414 ns) 8.116 ns Add0~292 3 COMB LCCOMB_X28_Y19_N2 2 " "Info: 3: + IC(0.808 ns) + CELL(0.414 ns) = 8.116 ns; Loc. = LCCOMB_X28_Y19_N2; Fanout = 2; COMB Node = 'Add0~292'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { process0~0 Add0~292 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.187 ns Add0~294 4 COMB LCCOMB_X28_Y19_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 8.187 ns; Loc. = LCCOMB_X28_Y19_N4; Fanout = 2; COMB Node = 'Add0~294'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~292 Add0~294 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.258 ns Add0~296 5 COMB LCCOMB_X28_Y19_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 8.258 ns; Loc. = LCCOMB_X28_Y19_N6; Fanout = 2; COMB Node = 'Add0~296'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~294 Add0~296 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.329 ns Add0~298 6 COMB LCCOMB_X28_Y19_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 8.329 ns; Loc. = LCCOMB_X28_Y19_N8; Fanout = 2; COMB Node = 'Add0~298'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~296 Add0~298 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.400 ns Add0~300 7 COMB LCCOMB_X28_Y19_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 8.400 ns; Loc. = LCCOMB_X28_Y19_N10; Fanout = 2; COMB Node = 'Add0~300'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~298 Add0~300 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.471 ns Add0~302 8 COMB LCCOMB_X28_Y19_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 8.471 ns; Loc. = LCCOMB_X28_Y19_N12; Fanout = 2; COMB Node = 'Add0~302'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~300 Add0~302 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.630 ns Add0~304 9 COMB LCCOMB_X28_Y19_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 8.630 ns; Loc. = LCCOMB_X28_Y19_N14; Fanout = 2; COMB Node = 'Add0~304'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~302 Add0~304 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.701 ns Add0~306 10 COMB LCCOMB_X28_Y19_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 8.701 ns; Loc. = LCCOMB_X28_Y19_N16; Fanout = 2; COMB Node = 'Add0~306'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~304 Add0~306 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.772 ns Add0~308 11 COMB LCCOMB_X28_Y19_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 8.772 ns; Loc. = LCCOMB_X28_Y19_N18; Fanout = 2; COMB Node = 'Add0~308'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~306 Add0~308 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.843 ns Add0~310 12 COMB LCCOMB_X28_Y19_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 8.843 ns; Loc. = LCCOMB_X28_Y19_N20; Fanout = 2; COMB Node = 'Add0~310'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~308 Add0~310 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.914 ns Add0~312 13 COMB LCCOMB_X28_Y19_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 8.914 ns; Loc. = LCCOMB_X28_Y19_N22; Fanout = 2; COMB Node = 'Add0~312'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~310 Add0~312 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.985 ns Add0~314 14 COMB LCCOMB_X28_Y19_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 8.985 ns; Loc. = LCCOMB_X28_Y19_N24; Fanout = 2; COMB Node = 'Add0~314'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~312 Add0~314 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.056 ns Add0~316 15 COMB LCCOMB_X28_Y19_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 9.056 ns; Loc. = LCCOMB_X28_Y19_N26; Fanout = 2; COMB Node = 'Add0~316'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~314 Add0~316 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.466 ns Add0~317 16 COMB LCCOMB_X28_Y19_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 9.466 ns; Loc. = LCCOMB_X28_Y19_N28; Fanout = 1; COMB Node = 'Add0~317'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~316 Add0~317 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.150 ns) 10.281 ns Q\[14\]~reg0data_lut 17 COMB LCCOMB_X30_Y19_N20 1 " "Info: 17: + IC(0.665 ns) + CELL(0.150 ns) = 10.281 ns; Loc. = LCCOMB_X30_Y19_N20; Fanout = 1; COMB Node = 'Q\[14\]~reg0data_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add0~317 Q[14]~reg0data_lut } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.365 ns Q\[14\]~reg0_emulated 18 REG LCFF_X30_Y19_N21 1 " "Info: 18: + IC(0.000 ns) + CELL(0.084 ns) = 10.365 ns; Loc. = LCFF_X30_Y19_N21; Fanout = 1; REG Node = 'Q\[14\]~reg0_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Q[14]~reg0data_lut Q[14]~reg0_emulated } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.123 ns ( 30.13 % ) " "Info: Total cell delay = 3.123 ns ( 30.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.242 ns ( 69.87 % ) " "Info: Total interconnect delay = 7.242 ns ( 69.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.365 ns" { UP_DOWN process0~0 Add0~292 Add0~294 Add0~296 Add0~298 Add0~300 Add0~302 Add0~304 Add0~306 Add0~308 Add0~310 Add0~312 Add0~314 Add0~316 Add0~317 Q[14]~reg0data_lut Q[14]~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.365 ns" { UP_DOWN {} UP_DOWN~combout {} process0~0 {} Add0~292 {} Add0~294 {} Add0~296 {} Add0~298 {} Add0~300 {} Add0~302 {} Add0~304 {} Add0~306 {} Add0~308 {} Add0~310 {} Add0~312 {} Add0~314 {} Add0~316 {} Add0~317 {} Q[14]~reg0data_lut {} Q[14]~reg0_emulated {} } { 0.000ns 0.000ns 5.769ns 0.808ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.665ns 0.000ns } { 0.000ns 0.850ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.697 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.697 ns Q\[14\]~reg0_emulated 3 REG LCFF_X30_Y19_N21 1 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X30_Y19_N21; Fanout = 1; REG Node = 'Q\[14\]~reg0_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { CLK~clkctrl Q[14]~reg0_emulated } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.95 % ) " "Info: Total cell delay = 1.536 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLK CLK~clkctrl Q[14]~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Q[14]~reg0_emulated {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.365 ns" { UP_DOWN process0~0 Add0~292 Add0~294 Add0~296 Add0~298 Add0~300 Add0~302 Add0~304 Add0~306 Add0~308 Add0~310 Add0~312 Add0~314 Add0~316 Add0~317 Q[14]~reg0data_lut Q[14]~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.365 ns" { UP_DOWN {} UP_DOWN~combout {} process0~0 {} Add0~292 {} Add0~294 {} Add0~296 {} Add0~298 {} Add0~300 {} Add0~302 {} Add0~304 {} Add0~306 {} Add0~308 {} Add0~310 {} Add0~312 {} Add0~314 {} Add0~316 {} Add0~317 {} Q[14]~reg0data_lut {} Q[14]~reg0_emulated {} } { 0.000ns 0.000ns 5.769ns 0.808ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.665ns 0.000ns } { 0.000ns 0.850ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLK CLK~clkctrl Q[14]~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Q[14]~reg0_emulated {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLEAR Q\[12\] Q\[12\]~reg0latch 10.924 ns register " "Info: tco from clock \"CLEAR\" to destination pin \"Q\[12\]\" through register \"Q\[12\]~reg0latch\" is 10.924 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLEAR source 4.218 ns + Longest register " "Info: + Longest clock path from clock \"CLEAR\" to source register is 4.218 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLEAR 1 CLK PIN_D13 34 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 34; CLK Node = 'CLEAR'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLEAR } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.371 ns) 1.983 ns Q\[15\]~0 2 COMB LCCOMB_X30_Y35_N12 18 " "Info: 2: + IC(0.633 ns) + CELL(0.371 ns) = 1.983 ns; Loc. = LCCOMB_X30_Y35_N12; Fanout = 18; COMB Node = 'Q\[15\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { CLEAR Q[15]~0 } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.000 ns) 2.678 ns Q\[15\]~0clkctrl 3 COMB CLKCTRL_G9 16 " "Info: 3: + IC(0.695 ns) + CELL(0.000 ns) = 2.678 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'Q\[15\]~0clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.695 ns" { Q[15]~0 Q[15]~0clkctrl } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.150 ns) 4.218 ns Q\[12\]~reg0latch 4 REG LCCOMB_X28_Y20_N12 2 " "Info: 4: + IC(1.390 ns) + CELL(0.150 ns) = 4.218 ns; Loc. = LCCOMB_X28_Y20_N12; Fanout = 2; REG Node = 'Q\[12\]~reg0latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { Q[15]~0clkctrl Q[12]~reg0latch } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 35.56 % ) " "Info: Total cell delay = 1.500 ns ( 35.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.718 ns ( 64.44 % ) " "Info: Total interconnect delay = 2.718 ns ( 64.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.218 ns" { CLEAR Q[15]~0 Q[15]~0clkctrl Q[12]~reg0latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.218 ns" { CLEAR {} CLEAR~combout {} Q[15]~0 {} Q[15]~0clkctrl {} Q[12]~reg0latch {} } { 0.000ns 0.000ns 0.633ns 0.695ns 1.390ns } { 0.000ns 0.979ns 0.371ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.706 ns + Longest register pin " "Info: + Longest register to pin delay is 6.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q\[12\]~reg0latch 1 REG LCCOMB_X28_Y20_N12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X28_Y20_N12; Fanout = 2; REG Node = 'Q\[12\]~reg0latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[12]~reg0latch } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.438 ns) 1.154 ns Q\[12\]~reg0tail_lut 2 COMB LCCOMB_X28_Y20_N0 1 " "Info: 2: + IC(0.716 ns) + CELL(0.438 ns) = 1.154 ns; Loc. = LCCOMB_X28_Y20_N0; Fanout = 1; COMB Node = 'Q\[12\]~reg0tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { Q[12]~reg0latch Q[12]~reg0tail_lut } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 1.545 ns Q\[12\]~reg0head_lut 3 COMB LCCOMB_X28_Y20_N20 3 " "Info: 3: + IC(0.241 ns) + CELL(0.150 ns) = 1.545 ns; Loc. = LCCOMB_X28_Y20_N20; Fanout = 3; COMB Node = 'Q\[12\]~reg0head_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { Q[12]~reg0tail_lut Q[12]~reg0head_lut } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.529 ns) + CELL(2.632 ns) 6.706 ns Q\[12\] 4 PIN PIN_R3 0 " "Info: 4: + IC(2.529 ns) + CELL(2.632 ns) = 6.706 ns; Loc. = PIN_R3; Fanout = 0; PIN Node = 'Q\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.161 ns" { Q[12]~reg0head_lut Q[12] } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.220 ns ( 48.02 % ) " "Info: Total cell delay = 3.220 ns ( 48.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.486 ns ( 51.98 % ) " "Info: Total interconnect delay = 3.486 ns ( 51.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.706 ns" { Q[12]~reg0latch Q[12]~reg0tail_lut Q[12]~reg0head_lut Q[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.706 ns" { Q[12]~reg0latch {} Q[12]~reg0tail_lut {} Q[12]~reg0head_lut {} Q[12] {} } { 0.000ns 0.716ns 0.241ns 2.529ns } { 0.000ns 0.438ns 0.150ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.218 ns" { CLEAR Q[15]~0 Q[15]~0clkctrl Q[12]~reg0latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.218 ns" { CLEAR {} CLEAR~combout {} Q[15]~0 {} Q[15]~0clkctrl {} Q[12]~reg0latch {} } { 0.000ns 0.000ns 0.633ns 0.695ns 1.390ns } { 0.000ns 0.979ns 0.371ns 0.000ns 0.150ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.706 ns" { Q[12]~reg0latch Q[12]~reg0tail_lut Q[12]~reg0head_lut Q[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.706 ns" { Q[12]~reg0latch {} Q[12]~reg0tail_lut {} Q[12]~reg0head_lut {} Q[12] {} } { 0.000ns 0.716ns 0.241ns 2.529ns } { 0.000ns 0.438ns 0.150ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "D\[2\] Q\[2\] 12.413 ns Longest " "Info: Longest tpd from source pin \"D\[2\]\" to destination pin \"Q\[2\]\" is 12.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns D\[2\] 1 PIN PIN_M3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_M3; Fanout = 2; PIN Node = 'D\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[2] } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.607 ns) + CELL(0.415 ns) 6.874 ns Q\[2\]~reg0head_lut 2 COMB LCCOMB_X29_Y19_N24 3 " "Info: 2: + IC(5.607 ns) + CELL(0.415 ns) = 6.874 ns; Loc. = LCCOMB_X29_Y19_N24; Fanout = 3; COMB Node = 'Q\[2\]~reg0head_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.022 ns" { D[2] Q[2]~reg0head_lut } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.917 ns) + CELL(2.622 ns) 12.413 ns Q\[2\] 3 PIN PIN_M4 0 " "Info: 3: + IC(2.917 ns) + CELL(2.622 ns) = 12.413 ns; Loc. = PIN_M4; Fanout = 0; PIN Node = 'Q\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.539 ns" { Q[2]~reg0head_lut Q[2] } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.889 ns ( 31.33 % ) " "Info: Total cell delay = 3.889 ns ( 31.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.524 ns ( 68.67 % ) " "Info: Total interconnect delay = 8.524 ns ( 68.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.413 ns" { D[2] Q[2]~reg0head_lut Q[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.413 ns" { D[2] {} D[2]~combout {} Q[2]~reg0head_lut {} Q[2] {} } { 0.000ns 0.000ns 5.607ns 2.917ns } { 0.000ns 0.852ns 0.415ns 2.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "Q\[0\]~reg0latch D\[0\] CLEAR 1.319 ns register " "Info: th for register \"Q\[0\]~reg0latch\" (data pin = \"D\[0\]\", clock pin = \"CLEAR\") is 1.319 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLEAR destination 4.221 ns + Longest register " "Info: + Longest clock path from clock \"CLEAR\" to destination register is 4.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLEAR 1 CLK PIN_D13 34 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 34; CLK Node = 'CLEAR'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLEAR } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.371 ns) 1.983 ns Q\[15\]~0 2 COMB LCCOMB_X30_Y35_N12 18 " "Info: 2: + IC(0.633 ns) + CELL(0.371 ns) = 1.983 ns; Loc. = LCCOMB_X30_Y35_N12; Fanout = 18; COMB Node = 'Q\[15\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { CLEAR Q[15]~0 } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.000 ns) 2.678 ns Q\[15\]~0clkctrl 3 COMB CLKCTRL_G9 16 " "Info: 3: + IC(0.695 ns) + CELL(0.000 ns) = 2.678 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'Q\[15\]~0clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.695 ns" { Q[15]~0 Q[15]~0clkctrl } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.150 ns) 4.221 ns Q\[0\]~reg0latch 4 REG LCCOMB_X29_Y19_N12 2 " "Info: 4: + IC(1.393 ns) + CELL(0.150 ns) = 4.221 ns; Loc. = LCCOMB_X29_Y19_N12; Fanout = 2; REG Node = 'Q\[0\]~reg0latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { Q[15]~0clkctrl Q[0]~reg0latch } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 35.54 % ) " "Info: Total cell delay = 1.500 ns ( 35.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.721 ns ( 64.46 % ) " "Info: Total interconnect delay = 2.721 ns ( 64.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.221 ns" { CLEAR Q[15]~0 Q[15]~0clkctrl Q[0]~reg0latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.221 ns" { CLEAR {} CLEAR~combout {} Q[15]~0 {} Q[15]~0clkctrl {} Q[0]~reg0latch {} } { 0.000ns 0.000ns 0.633ns 0.695ns 1.393ns } { 0.000ns 0.979ns 0.371ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.902 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns D\[0\] 1 PIN PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; PIN Node = 'D\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.503 ns) + CELL(0.420 ns) 2.902 ns Q\[0\]~reg0latch 2 REG LCCOMB_X29_Y19_N12 2 " "Info: 2: + IC(1.503 ns) + CELL(0.420 ns) = 2.902 ns; Loc. = LCCOMB_X29_Y19_N12; Fanout = 2; REG Node = 'Q\[0\]~reg0latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { D[0] Q[0]~reg0latch } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 48.21 % ) " "Info: Total cell delay = 1.399 ns ( 48.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.503 ns ( 51.79 % ) " "Info: Total interconnect delay = 1.503 ns ( 51.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { D[0] Q[0]~reg0latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { D[0] {} D[0]~combout {} Q[0]~reg0latch {} } { 0.000ns 0.000ns 1.503ns } { 0.000ns 0.979ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.221 ns" { CLEAR Q[15]~0 Q[15]~0clkctrl Q[0]~reg0latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.221 ns" { CLEAR {} CLEAR~combout {} Q[15]~0 {} Q[15]~0clkctrl {} Q[0]~reg0latch {} } { 0.000ns 0.000ns 0.633ns 0.695ns 1.393ns } { 0.000ns 0.979ns 0.371ns 0.000ns 0.150ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { D[0] Q[0]~reg0latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { D[0] {} D[0]~combout {} Q[0]~reg0latch {} } { 0.000ns 0.000ns 1.503ns } { 0.000ns 0.979ns 0.420ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Allocated 178 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 19 18:43:04 2015 " "Info: Processing ended: Sat Dec 19 18:43:04 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
