
/home/verilog/LABS/Lab_2_scr1/scr1/build/verilator_wf_AHB_MAX_imc_IPIC_1_TCM_1_VIRQ_1_TRACE_1/sbreak.elf:     file format elf32-littleriscv
/home/verilog/LABS/Lab_2_scr1/scr1/build/verilator_wf_AHB_MAX_imc_IPIC_1_TCM_1_VIRQ_1_TRACE_1/sbreak.elf
architecture: riscv:rv32, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00001400

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00001b88 memsz 0x00001ba0 flags rwx
    LOAD off    0x00000c00 vaddr 0x0000fc00 paddr 0x0000fc00 align 2**12
         filesz 0x00000000 memsz 0x00000400 flags rw-

Sections:
Idx Name              Size      VMA       LMA       File off  Algn  Flags
  0 .text.init        00000bf6  00000000  00000000  00001000  2**6  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text.start       0000006c  00001400  00001400  00002400  2**0  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text             000006a0  00001480  00001480  00002480  2**5  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data             00000020  00001b20  00001b20  00002b20  2**4  CONTENTS, ALLOC, LOAD, DATA
  4 .tohost           00000048  00001b40  00001b40  00002b40  2**6  CONTENTS, ALLOC, LOAD, DATA
  5 .sdata            00000018  00001b88  00001b88  00002b88  2**0  ALLOC
  6 .tdata            00000000  00001ba0  00001ba0  00002b88  2**0  CONTENTS, ALLOC, LOAD, DATA, THREAD_LOCAL
  7 .tbss             00000000  00001ba0  00001ba0  00000000  2**0  ALLOC, THREAD_LOCAL
  8 .bss              00000000  00001ba0  00001ba0  00002b88  2**0  ALLOC
  9 .stack            00000400  0000fc00  0000fc00  00002c00  2**0  ALLOC
 10 .riscv.attributes 0000002d  00000000  00000000  00002b88  2**0  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .text.init	00000000 .text.init
00001400 l    d  .text.start	00000000 .text.start
00001480 l    d  .text	00000000 .text
00001b20 l    d  .data	00000000 .data
00001b40 l    d  .tohost	00000000 .tohost
00001b88 l    d  .sdata	00000000 .sdata
00001ba0 l    d  .tdata	00000000 .tdata
00001ba0 l    d  .tbss	00000000 .tbss
00001ba0 l    d  .bss	00000000 .bss
0000fc00 l    d  .stack	00000000 .stack
00000000 l    d  .riscv.attributes	00000000 .riscv.attributes
00000000 l    df *ABS*	00000000 /home/verilog/LABS/Lab_2_scr1/scr1/build/verilator_wf_AHB_MAX_imc_IPIC_1_TCM_1_VIRQ_1_TRACE_1/riscv_objs/sbreak.o
00001ae0 l       .text	00000000 sc_exit
00001a80 l       .text	00000000 MSG_TRAP
00000b40 l       .text.init	00000000 trap_vector
00000b8a l       .text.init	00000000 _report
00000b62 l       .text.init	00000000 next_iter
00000b72 l       .text.init	00000000 break_from_loop
00000b88 l       .text.init	00000000 handle_exception
00000b88 l       .text.init	00000000 other_exception
00001a8c l       .text	00000000 _run_test
00001a8e l       .text	00000000 do_break
00001a96 l       .text	00000000 fail
00001aa2 l       .text	00000000 pass
00001acc l       .text	00000000 ecall
00000400 g       *ABS*	00000000 STACK_SIZE
00002388 g       .sdata	00000000 __global_pointer$
00001b40 g       .data	00000000 end_signature
00001b20 g       .data	00000000 begin_regstate
00001b40 g       .data	00000000 begin_signature
00001400 g       .text.start	00000000 _start
00000020 g       *ABS*	00000000 CL_SIZE
000000f8 g       .text.init	00000000 SIM_STOP
00001ab0  w      .text	00000000 mtvec_handler
00001ba0 g       .bss	00000000 _end
00001b80 g       .tohost	00000000 fromhost
00001b40 g       .tohost	00000000 tohost
000000f4 g       .text.init	00000000 SIM_EXIT



Disassembly of section .text.init:

00000000 <SIM_EXIT-0xf4>:
	...

000000f4 <SIM_EXIT>:
  f4:	00000013          	nop

000000f8 <SIM_STOP>:
  f8:	0000006f          	j	f8 <SIM_STOP>
  fc:	ffff                	0xffff
  fe:	ffff                	0xffff
	...

00000b40 <trap_vector>:
 b40:	34202773          	csrr	a4,mcause
 b44:	47a1                	li	a5,8
 b46:	04f70263          	beq	a4,a5,b8a <_report>
 b4a:	47a5                	li	a5,9
 b4c:	02f70f63          	beq	a4,a5,b8a <_report>
 b50:	47ad                	li	a5,11
 b52:	02f70c63          	beq	a4,a5,b8a <_report>
 b56:	f0000837          	lui	a6,0xf0000
 b5a:	00001897          	auipc	a7,0x1
 b5e:	f2688893          	addi	a7,a7,-218 # 1a80 <MSG_TRAP>

00000b62 <next_iter>:
 b62:	00088783          	lb	a5,0(a7)
 b66:	c791                	beqz	a5,b72 <break_from_loop>
 b68:	00f82023          	sw	a5,0(a6) # f0000000 <__global_pointer$+0xefffdc78>
 b6c:	0885                	addi	a7,a7,1
 b6e:	ff5ff06f          	j	b62 <next_iter>

00000b72 <break_from_loop>:
 b72:	00001717          	auipc	a4,0x1
 b76:	f3e70713          	addi	a4,a4,-194 # 1ab0 <mtvec_handler>
 b7a:	c311                	beqz	a4,b7e <break_from_loop+0xc>
 b7c:	8702                	jr	a4
 b7e:	34202773          	csrr	a4,mcause
 b82:	00075363          	bgez	a4,b88 <handle_exception>
 b86:	a009                	j	b88 <handle_exception>

00000b88 <handle_exception>:
 b88:	4505                	li	a0,1

00000b8a <_report>:
 b8a:	7570006f          	j	1ae0 <sc_exit>
 b8e:	00000013          	nop
 b92:	00000013          	nop
 b96:	00000013          	nop
 b9a:	00000013          	nop
 b9e:	00000013          	nop
 ba2:	00000013          	nop
 ba6:	00000013          	nop
 baa:	00000013          	nop
 bae:	00000013          	nop
 bb2:	00000013          	nop
 bb6:	00000013          	nop
 bba:	00000013          	nop
 bbe:	0001                	nop
	...

Disassembly of section .text.start:

00001400 <_start>:
    1400:	f1402573          	csrr	a0,mhartid
    1404:	e101                	bnez	a0,1404 <_start+0x4>
    1406:	4e01                	li	t3,0
    1408:	fffff297          	auipc	t0,0xfffff
    140c:	73828293          	addi	t0,t0,1848 # b40 <trap_vector>
    1410:	30529073          	csrw	mtvec,t0
    1414:	4505                	li	a0,1
    1416:	057e                	slli	a0,a0,0x1f
    1418:	00054863          	bltz	a0,1428 <_start+0x28>
    141c:	0ff0000f          	fence
    1420:	85f2                	mv	a1,t3
    1422:	4501                	li	a0,0
    1424:	00000073          	ecall
    1428:	00000293          	li	t0,0
    142c:	00028f63          	beqz	t0,144a <_start+0x4a>
    1430:	10529073          	csrw	stvec,t0
    1434:	62ad                	lui	t0,0xb
    1436:	10928293          	addi	t0,t0,265 # b109 <__global_pointer$+0x8d81>
    143a:	30229073          	csrw	medeleg,t0
    143e:	30202373          	csrr	t1,medeleg
    1442:	00628463          	beq	t0,t1,144a <_start+0x4a>
    1446:	f42ff06f          	j	b88 <handle_exception>
    144a:	30005073          	csrwi	mstatus,0
    144e:	6509                	lui	a0,0x2
    1450:	80050513          	addi	a0,a0,-2048 # 1800 <_start+0x400>
    1454:	30052073          	csrs	mstatus,a0
    1458:	00000297          	auipc	t0,0x0
    145c:	63428293          	addi	t0,t0,1588 # 1a8c <_run_test>
    1460:	34129073          	csrw	mepc,t0
    1464:	f1402573          	csrr	a0,mhartid
    1468:	30200073          	mret

Disassembly of section .text:

00001480 <MSG_TRAP-0x600>:
	...

00001a80 <MSG_TRAP>:
    1a80:	7242                	flw	ft4,48(sp)
    1a82:	6165                	addi	sp,sp,112
    1a84:	6f70206b          	0x6f70206b
    1a88:	6e69                	lui	t3,0x1a
    1a8a:	0074                	addi	a3,sp,12

00001a8c <_run_test>:
    1a8c:	4e09                	li	t3,2

00001a8e <do_break>:
    1a8e:	9002                	ebreak
    1a90:	a019                	j	1a96 <fail>
    1a92:	01c01863          	bne	zero,t3,1aa2 <pass>

00001a96 <fail>:
    1a96:	0ff0000f          	fence
    1a9a:	85f2                	mv	a1,t3
    1a9c:	4505                	li	a0,1
    1a9e:	00000073          	ecall

00001aa2 <pass>:
    1aa2:	0ff0000f          	fence
    1aa6:	85f2                	mv	a1,t3
    1aa8:	4501                	li	a0,0
    1aaa:	00000073          	ecall
    1aae:	0001                	nop

00001ab0 <mtvec_handler>:
    1ab0:	430d                	li	t1,3
    1ab2:	342022f3          	csrr	t0,mcause
    1ab6:	fe6290e3          	bne	t0,t1,1a96 <fail>
    1aba:	00000317          	auipc	t1,0x0
    1abe:	fd430313          	addi	t1,t1,-44 # 1a8e <do_break>
    1ac2:	341022f3          	csrr	t0,mepc
    1ac6:	fc6298e3          	bne	t0,t1,1a96 <fail>
    1aca:	bfe1                	j	1aa2 <pass>

00001acc <ecall>:
    1acc:	00000073          	ecall
	...

00001ae0 <sc_exit>:
    1ae0:	ffffe297          	auipc	t0,0xffffe
    1ae4:	61428293          	addi	t0,t0,1556 # f4 <SIM_EXIT>
    1ae8:	8282                	jr	t0
    1aea:	00000013          	nop
    1aee:	00000013          	nop
    1af2:	00000013          	nop
    1af6:	00000013          	nop
    1afa:	00000013          	nop
    1afe:	0001                	nop
	...

Disassembly of section .data:

00001b20 <begin_regstate>:
	...

Disassembly of section .tohost:

00001b40 <tohost>:
	...

00001b80 <fromhost>:
	...

Disassembly of section .sdata:

00001b88 <__global_pointer$-0x800>:
	...

Disassembly of section .stack:

0000fc00 <.stack>:
	...

Disassembly of section .riscv.attributes:

00000000 <.riscv.attributes>:
   0:	2c41                	jal	290 <SIM_STOP+0x198>
   2:	0000                	unimp
   4:	7200                	flw	fs0,32(a2)
   6:	7369                	lui	t1,0xffffa
   8:	01007663          	bgeu	zero,a6,14 <CL_SIZE-0xc>
   c:	0022                	c.slli	zero,0x8
   e:	0000                	unimp
  10:	7205                	lui	tp,0xfffe1
  12:	3376                	fld	ft6,376(sp)
  14:	6932                	flw	fs2,12(sp)
  16:	7032                	flw	ft0,44(sp)
  18:	5f30                	lw	a2,120(a4)
  1a:	326d                	jal	fffff9c4 <__global_pointer$+0xffffd63c>
  1c:	3070                	fld	fa2,224(s0)
  1e:	665f 7032 5f30      	0x5f307032665f
  24:	30703263          	0x30703263
  28:	0800                	addi	s0,sp,16
  2a:	0a01                	addi	s4,s4,0
  2c:	0b              	Address 0x000000000000002c is out of bounds.

