<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="fifo_4k32_async" module="FIFO_DC" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2015 02 17 17:34:52.802" version="5.4" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="fifo_4k32_async.lpc" type="lpc" modified="2015 02 17 17:34:47.000"/>
		<File name="fifo_4k32_async.vhd" type="top_level_vhdl" modified="2015 02 17 17:34:47.000"/>
		<File name="fifo_4k32_async_tmpl.vhd" type="template_vhdl" modified="2015 02 17 17:34:47.000"/>
		<File name="tb_fifo_4k32_async_tmpl.vhd" type="testbench_vhdl" modified="2015 02 17 17:34:47.000"/>
  </Package>
</DiamondModule>
