{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678312706440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678312706440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  8 16:58:26 2023 " "Processing started: Wed Mar  8 16:58:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678312706440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678312706440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4c -c lab4c " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4c -c lab4c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678312706440 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678312706765 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1678312706765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4c.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4c.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4c " "Found entity 1: lab4c" {  } { { "lab4c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678312714394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678312714394 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst lab4c.v(40) " "Verilog HDL Implicit Net warning at lab4c.v(40): created implicit net for \"rst\"" {  } { { "lab4c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678312714394 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4c " "Elaborating entity \"lab4c\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678312714421 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab4c.v(28) " "Verilog HDL assignment warning at lab4c.v(28): truncated value with size 32 to match size of target (4)" {  } { { "lab4c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678312714422 "|lab4c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab4c.v(29) " "Verilog HDL assignment warning at lab4c.v(29): truncated value with size 32 to match size of target (4)" {  } { { "lab4c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678312714422 "|lab4c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab4c.v(30) " "Verilog HDL assignment warning at lab4c.v(30): truncated value with size 32 to match size of target (4)" {  } { { "lab4c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678312714422 "|lab4c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab4c.v(31) " "Verilog HDL assignment warning at lab4c.v(31): truncated value with size 32 to match size of target (4)" {  } { { "lab4c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678312714422 "|lab4c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab4c.v(32) " "Verilog HDL assignment warning at lab4c.v(32): truncated value with size 32 to match size of target (4)" {  } { { "lab4c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678312714423 "|lab4c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab4c.v(33) " "Verilog HDL assignment warning at lab4c.v(33): truncated value with size 32 to match size of target (4)" {  } { { "lab4c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678312714423 "|lab4c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab4c.v(34) " "Verilog HDL assignment warning at lab4c.v(34): truncated value with size 32 to match size of target (4)" {  } { { "lab4c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678312714423 "|lab4c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab4c.v(35) " "Verilog HDL assignment warning at lab4c.v(35): truncated value with size 32 to match size of target (4)" {  } { { "lab4c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678312714423 "|lab4c"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..1\] lab4c.v(9) " "Output port \"LEDR\[9..1\]\" at lab4c.v(9) has no driver" {  } { { "lab4c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678312714423 "|lab4c"}
{ "Warning" "WSGN_SEARCH_FILE" "lab4a.v 1 1 " "Using design file lab4a.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab4a " "Found entity 1: lab4a" {  } { { "lab4a.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4a.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678312714433 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1678312714433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4a lab4a:letters " "Elaborating entity \"lab4a\" for hierarchy \"lab4a:letters\"" {  } { { "lab4c.v" "letters" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678312714433 ""}
{ "Warning" "WSGN_SEARCH_FILE" "button_debouncer.v 1 1 " "Using design file button_debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "button_debouncer.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/button_debouncer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678312714443 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1678312714443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:testdb " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:testdb\"" {  } { { "lab4c.v" "testdb" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678312714444 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 button_debouncer.v(37) " "Verilog HDL assignment warning at button_debouncer.v(37): truncated value with size 32 to match size of target (1)" {  } { { "button_debouncer.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/button_debouncer.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678312714444 "|lab4c|button_debouncer:testdb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(38) " "Verilog HDL assignment warning at button_debouncer.v(38): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/button_debouncer.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678312714444 "|lab4c|button_debouncer:testdb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(47) " "Verilog HDL assignment warning at button_debouncer.v(47): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/button_debouncer.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678312714444 "|lab4c|button_debouncer:testdb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(49) " "Verilog HDL assignment warning at button_debouncer.v(49): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/button_debouncer.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678312714444 "|lab4c|button_debouncer:testdb"}
{ "Warning" "WSGN_SEARCH_FILE" "timer.v 1 1 " "Using design file timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/timer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678312714454 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1678312714454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:testtimer " "Elaborating entity \"timer\" for hierarchy \"timer:testtimer\"" {  } { { "lab4c.v" "testtimer" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678312714454 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pulsefsm.v 1 1 " "Using design file pulsefsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pulseFSM " "Found entity 1: pulseFSM" {  } { { "pulsefsm.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/pulsefsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678312714465 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1678312714465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulseFSM pulseFSM:test " "Elaborating entity \"pulseFSM\" for hierarchy \"pulseFSM:test\"" {  } { { "lab4c.v" "test" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678312714466 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pulsefsm.v(30) " "Verilog HDL assignment warning at pulsefsm.v(30): truncated value with size 32 to match size of target (4)" {  } { { "pulsefsm.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/pulsefsm.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678312714467 "|lab4c|pulseFSM:test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pulsefsm.v(35) " "Verilog HDL assignment warning at pulsefsm.v(35): truncated value with size 32 to match size of target (4)" {  } { { "pulsefsm.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/pulsefsm.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678312714467 "|lab4c|pulseFSM:test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pulsefsm.v(44) " "Verilog HDL assignment warning at pulsefsm.v(44): truncated value with size 32 to match size of target (4)" {  } { { "pulsefsm.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/pulsefsm.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678312714467 "|lab4c|pulseFSM:test"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pulsefsm.v(41) " "Verilog HDL Case Statement information at pulsefsm.v(41): all case item expressions in this case statement are onehot" {  } { { "pulsefsm.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/pulsefsm.v" 41 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1678312714467 "|lab4c|pulseFSM:test"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1678312714818 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "lab4c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678312714894 "|lab4c|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "lab4c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678312714894 "|lab4c|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "lab4c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678312714894 "|lab4c|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lab4c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678312714894 "|lab4c|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "lab4c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678312714894 "|lab4c|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "lab4c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678312714894 "|lab4c|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "lab4c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678312714894 "|lab4c|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab4c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678312714894 "|lab4c|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lab4c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678312714894 "|lab4c|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678312714894 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678312714954 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678312715273 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678312715380 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678312715380 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab4c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678312715419 "|lab4c|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab4c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678312715419 "|lab4c|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab4c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678312715419 "|lab4c|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab4c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678312715419 "|lab4c|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab4c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678312715419 "|lab4c|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab4c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678312715419 "|lab4c|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab4c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/lab4/Reallab4c/lab4c.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678312715419 "|lab4c|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1678312715419 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "182 " "Implemented 182 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678312715419 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678312715419 ""} { "Info" "ICUT_CUT_TM_LCELLS" "152 " "Implemented 152 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678312715419 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678312715419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678312715441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  8 16:58:35 2023 " "Processing ended: Wed Mar  8 16:58:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678312715441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678312715441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678312715441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678312715441 ""}
