Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Sep 16 13:12:00 2020
| Host         : DESKTOP-OJFSORI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rtsh_rs422_test_top_timing_summary_routed.rpt -pb rtsh_rs422_test_top_timing_summary_routed.pb -rpx rtsh_rs422_test_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rtsh_rs422_test_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.478        0.000                      0                   83        0.261        0.000                      0                   83        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.478        0.000                      0                   83        0.261        0.000                      0                   83        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FMPulseTrainGen/gen_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.182ns (23.964%)  route 3.750ns (76.036%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  main_counter_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.456     5.648 f  main_counter_reg_reg[29]/Q
                         net (fo=2, routed)           0.826     6.474    IRIGPulseTrainGen/main_counter_reg[29]
    SLICE_X0Y41          LUT4 (Prop_lut4_I0_O)        0.124     6.598 f  IRIGPulseTrainGen/main_counter_reg[31]_i_9/O
                         net (fo=2, routed)           0.837     7.435    ZTCPulseTrainGen/gen_reg_reg_4
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.559 f  ZTCPulseTrainGen/gen_reg_i_3__1/O
                         net (fo=4, routed)           0.979     8.538    IRIGPulseTrainGen/gen_reg_reg_1
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.152     8.690 f  IRIGPulseTrainGen/gen_reg_i_5__1/O
                         net (fo=3, routed)           0.478     9.168    FMPulseTrainGen/gen_reg_reg_2
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.326     9.494 r  FMPulseTrainGen/gen_reg_i_1/O
                         net (fo=3, routed)           0.630    10.124    FMPulseTrainGen/gen_next4_out
    SLICE_X2Y36          FDRE                                         r  FMPulseTrainGen/gen_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.517    14.889    FMPulseTrainGen/clk_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  FMPulseTrainGen/gen_reg_reg/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    14.602    FMPulseTrainGen/gen_reg_reg
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FMPulseTrainGen/gen_reg_reg_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.182ns (23.964%)  route 3.750ns (76.036%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  main_counter_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.456     5.648 f  main_counter_reg_reg[29]/Q
                         net (fo=2, routed)           0.826     6.474    IRIGPulseTrainGen/main_counter_reg[29]
    SLICE_X0Y41          LUT4 (Prop_lut4_I0_O)        0.124     6.598 f  IRIGPulseTrainGen/main_counter_reg[31]_i_9/O
                         net (fo=2, routed)           0.837     7.435    ZTCPulseTrainGen/gen_reg_reg_4
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.559 f  ZTCPulseTrainGen/gen_reg_i_3__1/O
                         net (fo=4, routed)           0.979     8.538    IRIGPulseTrainGen/gen_reg_reg_1
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.152     8.690 f  IRIGPulseTrainGen/gen_reg_i_5__1/O
                         net (fo=3, routed)           0.478     9.168    FMPulseTrainGen/gen_reg_reg_2
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.326     9.494 r  FMPulseTrainGen/gen_reg_i_1/O
                         net (fo=3, routed)           0.630    10.124    FMPulseTrainGen/gen_next4_out
    SLICE_X2Y36          FDRE                                         r  FMPulseTrainGen/gen_reg_reg_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.517    14.889    FMPulseTrainGen/clk_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  FMPulseTrainGen/gen_reg_reg_lopt_replica/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    14.602    FMPulseTrainGen/gen_reg_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FMPulseTrainGen/gen_reg_reg_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.182ns (23.964%)  route 3.750ns (76.036%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  main_counter_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.456     5.648 f  main_counter_reg_reg[29]/Q
                         net (fo=2, routed)           0.826     6.474    IRIGPulseTrainGen/main_counter_reg[29]
    SLICE_X0Y41          LUT4 (Prop_lut4_I0_O)        0.124     6.598 f  IRIGPulseTrainGen/main_counter_reg[31]_i_9/O
                         net (fo=2, routed)           0.837     7.435    ZTCPulseTrainGen/gen_reg_reg_4
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.559 f  ZTCPulseTrainGen/gen_reg_i_3__1/O
                         net (fo=4, routed)           0.979     8.538    IRIGPulseTrainGen/gen_reg_reg_1
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.152     8.690 f  IRIGPulseTrainGen/gen_reg_i_5__1/O
                         net (fo=3, routed)           0.478     9.168    FMPulseTrainGen/gen_reg_reg_2
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.326     9.494 r  FMPulseTrainGen/gen_reg_i_1/O
                         net (fo=3, routed)           0.630    10.124    FMPulseTrainGen/gen_next4_out
    SLICE_X2Y36          FDRE                                         r  FMPulseTrainGen/gen_reg_reg_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.517    14.889    FMPulseTrainGen/clk_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  FMPulseTrainGen/gen_reg_reg_lopt_replica_2/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    14.602    FMPulseTrainGen/gen_reg_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IRIGPulseTrainGen/gen_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 1.182ns (24.417%)  route 3.659ns (75.583%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  main_counter_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.456     5.648 f  main_counter_reg_reg[29]/Q
                         net (fo=2, routed)           0.826     6.474    IRIGPulseTrainGen/main_counter_reg[29]
    SLICE_X0Y41          LUT4 (Prop_lut4_I0_O)        0.124     6.598 f  IRIGPulseTrainGen/main_counter_reg[31]_i_9/O
                         net (fo=2, routed)           0.837     7.435    ZTCPulseTrainGen/gen_reg_reg_4
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.559 f  ZTCPulseTrainGen/gen_reg_i_3__1/O
                         net (fo=4, routed)           0.979     8.538    IRIGPulseTrainGen/gen_reg_reg_1
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.152     8.690 f  IRIGPulseTrainGen/gen_reg_i_5__1/O
                         net (fo=3, routed)           0.475     9.165    IRIGPulseTrainGen/main_counter_reg_reg[13]
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.326     9.491 r  IRIGPulseTrainGen/gen_reg_i_1__1/O
                         net (fo=3, routed)           0.542    10.033    IRIGPulseTrainGen/gen_reg_i_1__1_n_0
    SLICE_X2Y38          FDRE                                         r  IRIGPulseTrainGen/gen_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.519    14.891    IRIGPulseTrainGen/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  IRIGPulseTrainGen/gen_reg_reg/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524    14.604    IRIGPulseTrainGen/gen_reg_reg
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  4.572    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IRIGPulseTrainGen/gen_reg_reg_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 1.182ns (24.538%)  route 3.635ns (75.462%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  main_counter_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.456     5.648 f  main_counter_reg_reg[29]/Q
                         net (fo=2, routed)           0.826     6.474    IRIGPulseTrainGen/main_counter_reg[29]
    SLICE_X0Y41          LUT4 (Prop_lut4_I0_O)        0.124     6.598 f  IRIGPulseTrainGen/main_counter_reg[31]_i_9/O
                         net (fo=2, routed)           0.837     7.435    ZTCPulseTrainGen/gen_reg_reg_4
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.559 f  ZTCPulseTrainGen/gen_reg_i_3__1/O
                         net (fo=4, routed)           0.979     8.538    IRIGPulseTrainGen/gen_reg_reg_1
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.152     8.690 f  IRIGPulseTrainGen/gen_reg_i_5__1/O
                         net (fo=3, routed)           0.475     9.165    IRIGPulseTrainGen/main_counter_reg_reg[13]
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.326     9.491 r  IRIGPulseTrainGen/gen_reg_i_1__1/O
                         net (fo=3, routed)           0.518    10.009    IRIGPulseTrainGen/gen_reg_i_1__1_n_0
    SLICE_X2Y37          FDRE                                         r  IRIGPulseTrainGen/gen_reg_reg_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.518    14.890    IRIGPulseTrainGen/clk_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  IRIGPulseTrainGen/gen_reg_reg_lopt_replica/C
                         clock pessimism              0.273    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X2Y37          FDRE (Setup_fdre_C_R)       -0.524    14.603    IRIGPulseTrainGen/gen_reg_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IRIGPulseTrainGen/gen_reg_reg_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 1.182ns (24.538%)  route 3.635ns (75.462%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  main_counter_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.456     5.648 f  main_counter_reg_reg[29]/Q
                         net (fo=2, routed)           0.826     6.474    IRIGPulseTrainGen/main_counter_reg[29]
    SLICE_X0Y41          LUT4 (Prop_lut4_I0_O)        0.124     6.598 f  IRIGPulseTrainGen/main_counter_reg[31]_i_9/O
                         net (fo=2, routed)           0.837     7.435    ZTCPulseTrainGen/gen_reg_reg_4
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.559 f  ZTCPulseTrainGen/gen_reg_i_3__1/O
                         net (fo=4, routed)           0.979     8.538    IRIGPulseTrainGen/gen_reg_reg_1
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.152     8.690 f  IRIGPulseTrainGen/gen_reg_i_5__1/O
                         net (fo=3, routed)           0.475     9.165    IRIGPulseTrainGen/main_counter_reg_reg[13]
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.326     9.491 r  IRIGPulseTrainGen/gen_reg_i_1__1/O
                         net (fo=3, routed)           0.518    10.009    IRIGPulseTrainGen/gen_reg_i_1__1_n_0
    SLICE_X2Y37          FDRE                                         r  IRIGPulseTrainGen/gen_reg_reg_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.518    14.890    IRIGPulseTrainGen/clk_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  IRIGPulseTrainGen/gen_reg_reg_lopt_replica_2/C
                         clock pessimism              0.273    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X2Y37          FDRE (Setup_fdre_C_R)       -0.524    14.603    IRIGPulseTrainGen/gen_reg_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZTCPulseTrainGen/gen_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 1.182ns (24.198%)  route 3.703ns (75.802%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  main_counter_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.456     5.648 f  main_counter_reg_reg[29]/Q
                         net (fo=2, routed)           0.826     6.474    IRIGPulseTrainGen/main_counter_reg[29]
    SLICE_X0Y41          LUT4 (Prop_lut4_I0_O)        0.124     6.598 f  IRIGPulseTrainGen/main_counter_reg[31]_i_9/O
                         net (fo=2, routed)           0.837     7.435    ZTCPulseTrainGen/gen_reg_reg_4
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.559 f  ZTCPulseTrainGen/gen_reg_i_3__1/O
                         net (fo=4, routed)           0.979     8.538    IRIGPulseTrainGen/gen_reg_reg_1
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.152     8.690 f  IRIGPulseTrainGen/gen_reg_i_5__1/O
                         net (fo=3, routed)           0.484     9.174    ZTCPulseTrainGen/gen_reg_reg_2
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.326     9.500 r  ZTCPulseTrainGen/gen_reg_i_1__0/O
                         net (fo=3, routed)           0.577    10.077    ZTCPulseTrainGen/gen_reg_i_1__0_n_0
    SLICE_X3Y36          FDRE                                         r  ZTCPulseTrainGen/gen_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.517    14.889    ZTCPulseTrainGen/clk_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  ZTCPulseTrainGen/gen_reg_reg/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X3Y36          FDRE (Setup_fdre_C_R)       -0.429    14.697    ZTCPulseTrainGen/gen_reg_reg
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZTCPulseTrainGen/gen_reg_reg_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 1.182ns (24.198%)  route 3.703ns (75.802%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  main_counter_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.456     5.648 f  main_counter_reg_reg[29]/Q
                         net (fo=2, routed)           0.826     6.474    IRIGPulseTrainGen/main_counter_reg[29]
    SLICE_X0Y41          LUT4 (Prop_lut4_I0_O)        0.124     6.598 f  IRIGPulseTrainGen/main_counter_reg[31]_i_9/O
                         net (fo=2, routed)           0.837     7.435    ZTCPulseTrainGen/gen_reg_reg_4
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.559 f  ZTCPulseTrainGen/gen_reg_i_3__1/O
                         net (fo=4, routed)           0.979     8.538    IRIGPulseTrainGen/gen_reg_reg_1
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.152     8.690 f  IRIGPulseTrainGen/gen_reg_i_5__1/O
                         net (fo=3, routed)           0.484     9.174    ZTCPulseTrainGen/gen_reg_reg_2
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.326     9.500 r  ZTCPulseTrainGen/gen_reg_i_1__0/O
                         net (fo=3, routed)           0.577    10.077    ZTCPulseTrainGen/gen_reg_i_1__0_n_0
    SLICE_X3Y36          FDRE                                         r  ZTCPulseTrainGen/gen_reg_reg_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.517    14.889    ZTCPulseTrainGen/clk_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  ZTCPulseTrainGen/gen_reg_reg_lopt_replica/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X3Y36          FDRE (Setup_fdre_C_R)       -0.429    14.697    ZTCPulseTrainGen/gen_reg_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZTCPulseTrainGen/gen_reg_reg_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 1.182ns (24.198%)  route 3.703ns (75.802%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  main_counter_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.456     5.648 f  main_counter_reg_reg[29]/Q
                         net (fo=2, routed)           0.826     6.474    IRIGPulseTrainGen/main_counter_reg[29]
    SLICE_X0Y41          LUT4 (Prop_lut4_I0_O)        0.124     6.598 f  IRIGPulseTrainGen/main_counter_reg[31]_i_9/O
                         net (fo=2, routed)           0.837     7.435    ZTCPulseTrainGen/gen_reg_reg_4
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.559 f  ZTCPulseTrainGen/gen_reg_i_3__1/O
                         net (fo=4, routed)           0.979     8.538    IRIGPulseTrainGen/gen_reg_reg_1
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.152     8.690 f  IRIGPulseTrainGen/gen_reg_i_5__1/O
                         net (fo=3, routed)           0.484     9.174    ZTCPulseTrainGen/gen_reg_reg_2
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.326     9.500 r  ZTCPulseTrainGen/gen_reg_i_1__0/O
                         net (fo=3, routed)           0.577    10.077    ZTCPulseTrainGen/gen_reg_i_1__0_n_0
    SLICE_X3Y36          FDRE                                         r  ZTCPulseTrainGen/gen_reg_reg_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.517    14.889    ZTCPulseTrainGen/clk_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  ZTCPulseTrainGen/gen_reg_reg_lopt_replica_2/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X3Y36          FDRE (Setup_fdre_C_R)       -0.429    14.697    ZTCPulseTrainGen/gen_reg_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FMPulseTrainGen/gen_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.828ns (19.546%)  route 3.408ns (80.454%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  main_counter_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.456     5.648 f  main_counter_reg_reg[29]/Q
                         net (fo=2, routed)           0.826     6.474    IRIGPulseTrainGen/main_counter_reg[29]
    SLICE_X0Y41          LUT4 (Prop_lut4_I0_O)        0.124     6.598 f  IRIGPulseTrainGen/main_counter_reg[31]_i_9/O
                         net (fo=2, routed)           0.837     7.435    ZTCPulseTrainGen/gen_reg_reg_4
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.559 f  ZTCPulseTrainGen/gen_reg_i_3__1/O
                         net (fo=4, routed)           1.195     8.754    FMPulseTrainGen/gen_reg_reg_3
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.124     8.878 r  FMPulseTrainGen/gen_reg_i_2/O
                         net (fo=3, routed)           0.550     9.428    FMPulseTrainGen/gen_next0_out
    SLICE_X2Y36          FDRE                                         r  FMPulseTrainGen/gen_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.517    14.889    FMPulseTrainGen/clk_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  FMPulseTrainGen/gen_reg_reg/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X2Y36          FDRE (Setup_fdre_C_D)       -0.031    15.095    FMPulseTrainGen/gen_reg_reg
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                  5.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.596     1.509    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  main_counter_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  main_counter_reg_reg[20]/Q
                         net (fo=2, routed)           0.117     1.767    main_counter_reg[20]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  main_counter_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    data0[20]
    SLICE_X1Y40          FDRE                                         r  main_counter_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.867     2.025    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  main_counter_reg_reg[20]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.105     1.614    main_counter_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.596     1.509    clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  main_counter_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  main_counter_reg_reg[24]/Q
                         net (fo=2, routed)           0.119     1.770    main_counter_reg[24]
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  main_counter_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    data0[24]
    SLICE_X1Y41          FDRE                                         r  main_counter_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.867     2.025    clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  main_counter_reg_reg[24]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.105     1.614    main_counter_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.595     1.508    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  main_counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  main_counter_reg_reg[12]/Q
                         net (fo=10, routed)          0.120     1.770    main_counter_reg[12]
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  main_counter_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    data0[12]
    SLICE_X1Y38          FDRE                                         r  main_counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.866     2.024    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  main_counter_reg_reg[12]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.105     1.613    main_counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.595     1.508    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  main_counter_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  main_counter_reg_reg[16]/Q
                         net (fo=2, routed)           0.120     1.770    main_counter_reg[16]
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  main_counter_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    data0[16]
    SLICE_X1Y39          FDRE                                         r  main_counter_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.866     2.024    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  main_counter_reg_reg[16]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.105     1.613    main_counter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.596     1.509    clk_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  main_counter_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  main_counter_reg_reg[28]/Q
                         net (fo=2, routed)           0.120     1.771    main_counter_reg[28]
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  main_counter_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    data0[28]
    SLICE_X1Y42          FDRE                                         r  main_counter_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.867     2.025    clk_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  main_counter_reg_reg[28]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.105     1.614    main_counter_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.596     1.509    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  main_counter_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  main_counter_reg_reg[17]/Q
                         net (fo=2, routed)           0.115     1.765    main_counter_reg[17]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.880 r  main_counter_reg_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.880    data0[17]
    SLICE_X1Y40          FDRE                                         r  main_counter_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.867     2.025    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  main_counter_reg_reg[17]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.105     1.614    main_counter_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.596     1.509    clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  main_counter_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  main_counter_reg_reg[21]/Q
                         net (fo=2, routed)           0.116     1.767    main_counter_reg[21]
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.882 r  main_counter_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.882    data0[21]
    SLICE_X1Y41          FDRE                                         r  main_counter_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.867     2.025    clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  main_counter_reg_reg[21]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.105     1.614    main_counter_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.596     1.509    clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  main_counter_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  main_counter_reg_reg[23]/Q
                         net (fo=2, routed)           0.121     1.771    main_counter_reg[23]
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.882 r  main_counter_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    data0[23]
    SLICE_X1Y41          FDRE                                         r  main_counter_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.867     2.025    clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  main_counter_reg_reg[23]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.105     1.614    main_counter_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.595     1.508    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  main_counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  main_counter_reg_reg[13]/Q
                         net (fo=8, routed)           0.117     1.767    main_counter_reg[13]
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.882 r  main_counter_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.882    data0[13]
    SLICE_X1Y39          FDRE                                         r  main_counter_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.866     2.024    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  main_counter_reg_reg[13]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.105     1.613    main_counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.596     1.509    clk_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  main_counter_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  main_counter_reg_reg[25]/Q
                         net (fo=2, routed)           0.117     1.768    main_counter_reg[25]
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.883 r  main_counter_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.883    data0[25]
    SLICE_X1Y42          FDRE                                         r  main_counter_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.867     2.025    clk_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  main_counter_reg_reg[25]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.105     1.614    main_counter_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36     FMPulseTrainGen/gen_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36     FMPulseTrainGen/gen_reg_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36     FMPulseTrainGen/gen_reg_reg_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38     IRIGPulseTrainGen/gen_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37     IRIGPulseTrainGen/gen_reg_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37     IRIGPulseTrainGen/gen_reg_reg_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36     ZTCPulseTrainGen/gen_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36     ZTCPulseTrainGen/gen_reg_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36     ZTCPulseTrainGen/gen_reg_reg_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36     FMPulseTrainGen/gen_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36     FMPulseTrainGen/gen_reg_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36     FMPulseTrainGen/gen_reg_reg_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     ZTCPulseTrainGen/gen_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     ZTCPulseTrainGen/gen_reg_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     ZTCPulseTrainGen/gen_reg_reg_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     main_counter_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     main_counter_reg_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     main_counter_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     main_counter_reg_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38     IRIGPulseTrainGen/gen_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38     main_counter_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38     main_counter_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38     main_counter_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39     main_counter_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39     main_counter_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39     main_counter_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39     main_counter_reg_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40     main_counter_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40     main_counter_reg_reg[18]/C



