#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jan 21 13:51:57 2024
# Process ID: 14304
# Current directory: E:/Vivado/Cordic_calculator_vga_ps2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32164 E:\Vivado\Cordic_calculator_vga_ps2\Cordic_calculator.xpr
# Log file: E:/Vivado/Cordic_calculator_vga_ps2/vivado.log
# Journal file: E:/Vivado/Cordic_calculator_vga_ps2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 912.332 ; gain = 263.121
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Netlist 29-17] Analyzing 716 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.288 . Memory (MB): peak = 1714.863 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.289 . Memory (MB): peak = 1714.863 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1714.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1870.578 ; gain = 958.246
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_utilization -name utilization_1
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
create_clock -period 10.000 -name clk -waveform {0.000 5.000}
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
reset_run synth_1
set_property target_constrs_file E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/constrs_1/new/Cordic_calculator.xdc [current_fileset -constrset]
save_constraints -force
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2182.414 ; gain = 0.000
launch_runs impl_1 -jobs 20
[Sun Jan 21 16:37:22 2024] Launched synth_1...
Run output will be captured here: E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.runs/synth_1/runme.log
[Sun Jan 21 16:37:22 2024] Launched impl_1...
Run output will be captured here: E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 716 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.297 . Memory (MB): peak = 2182.414 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.298 . Memory (MB): peak = 2182.414 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2182.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs impl_1 -jobs 20
[Sun Jan 21 16:41:08 2024] Launched synth_1...
Run output will be captured here: E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.runs/synth_1/runme.log
[Sun Jan 21 16:41:08 2024] Launched impl_1...
Run output will be captured here: E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 716 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.267 . Memory (MB): peak = 2182.414 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.267 . Memory (MB): peak = 2182.414 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2182.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_clock_networks -name {network_1}
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Cordic_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2271.250 ; gain = 56.105
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Cordic_top' [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/Cordic_top.v:12]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/clk_div.v:13]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/clk_div.v:13]
INFO: [Synth 8-6157] synthesizing module 'keyBoard' [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/keyBoard.v:12]
WARNING: [Synth 8-5788] Register xkey_reg in module keyBoard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/keyBoard.v:93]
INFO: [Synth 8-6155] done synthesizing module 'keyBoard' (2#1) [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/keyBoard.v:12]
INFO: [Synth 8-6157] synthesizing module 'keyBoard_state' [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/keyBoard_state.v:13]
	Parameter IDLE bound to: 3'b000 
	Parameter DATA_1 bound to: 3'b001 
	Parameter WAIT_1 bound to: 3'b010 
	Parameter DATA_2 bound to: 3'b011 
	Parameter WAIT_2 bound to: 3'b100 
	Parameter DATA_3 bound to: 3'b101 
	Parameter FINISH bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/keyBoard_state.v:63]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/keyBoard_state.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/keyBoard_state.v:103]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/keyBoard_state.v:57]
INFO: [Synth 8-6155] done synthesizing module 'keyBoard_state' (3#1) [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/keyBoard_state.v:13]
INFO: [Synth 8-6157] synthesizing module 'display' [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/display.v:13]
INFO: [Synth 8-6157] synthesizing module 'seg7' [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/seg7.v:13]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (4#1) [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/seg7.v:13]
INFO: [Synth 8-6155] done synthesizing module 'display' (5#1) [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/display.v:13]
INFO: [Synth 8-6157] synthesizing module 'bcd2bin' [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/bcd2bin.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bcd2bin' (6#1) [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/bcd2bin.v:12]
INFO: [Synth 8-6157] synthesizing module 'cordic_sin_cos' [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:12]
	Parameter rot_0 bound to: 2949120 - type: integer 
	Parameter rot_1 bound to: 1740970 - type: integer 
	Parameter rot_2 bound to: 919876 - type: integer 
	Parameter rot_3 bound to: 466944 - type: integer 
	Parameter rot_4 bound to: 234376 - type: integer 
	Parameter rot_5 bound to: 117303 - type: integer 
	Parameter rot_6 bound to: 58668 - type: integer 
	Parameter rot_7 bound to: 29334 - type: integer 
	Parameter rot_8 bound to: 14667 - type: integer 
	Parameter rot_9 bound to: 7333 - type: integer 
	Parameter rot_10 bound to: 3670 - type: integer 
	Parameter rot_11 bound to: 1835 - type: integer 
	Parameter rot_12 bound to: 918 - type: integer 
	Parameter rot_13 bound to: 459 - type: integer 
	Parameter rot_14 bound to: 229 - type: integer 
	Parameter rot_15 bound to: 118 - type: integer 
	Parameter PIPELINE bound to: 5'b10000 
	Parameter KN bound to: 39797 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter START_CAL bound to: 2'b01 
	Parameter WAIT_CAL bound to: 2'b10 
	Parameter FINISH_CAL bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:85]
INFO: [Synth 8-226] default block is never used [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:134]
WARNING: [Synth 8-6014] Unused sequential element z16_reg was removed.  [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:559]
WARNING: [Synth 8-5788] Register quadrant_reg in module cordic_sin_cos is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:185]
INFO: [Synth 8-6155] done synthesizing module 'cordic_sin_cos' (7#1) [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:12]
INFO: [Synth 8-6157] synthesizing module 'int2float' [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/int2float.v:12]
	Parameter IDLE bound to: 2'b00 
	Parameter START_TO bound to: 2'b01 
	Parameter WAIT_TO bound to: 2'b10 
	Parameter FINISH_TO bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/int2float.v:61]
INFO: [Synth 8-226] default block is never used [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/int2float.v:88]
INFO: [Synth 8-6155] done synthesizing module 'int2float' (8#1) [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/int2float.v:12]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd_54bits' [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v:12]
	Parameter IDLE bound to: 2'b00 
	Parameter START_TO bound to: 2'b01 
	Parameter FINISH_TO bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd_54bits' (9#1) [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v:12]
INFO: [Synth 8-6157] synthesizing module 'seg_select' [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/seg_select.v:12]
INFO: [Synth 8-6155] done synthesizing module 'seg_select' (10#1) [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/seg_select.v:12]
INFO: [Synth 8-6157] synthesizing module 'vga_640_480' [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/vga_640_480.v:13]
	Parameter hpixels bound to: 10'b1100100000 
	Parameter vlines bound to: 10'b1000001101 
	Parameter hbp bound to: 10'b0010010000 
	Parameter hfp bound to: 10'b1100010000 
	Parameter vbp bound to: 10'b0000100011 
	Parameter vfp bound to: 10'b1000000011 
WARNING: [Synth 8-5788] Register vsenable_reg in module vga_640_480 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/vga_640_480.v:38]
INFO: [Synth 8-6155] done synthesizing module 'vga_640_480' (11#1) [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/vga_640_480.v:13]
INFO: [Synth 8-6157] synthesizing module 'vga_initials' [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/vga_initials.v:12]
	Parameter hbp bound to: 10'b0010010000 
	Parameter vbp bound to: 10'b0000100010 
	Parameter up_pos bound to: 267 - type: integer 
	Parameter down_pos bound to: 274 - type: integer 
	Parameter left_pos bound to: 441 - type: integer 
	Parameter right_pos bound to: 470 - type: integer 
	Parameter W bound to: 35 - type: integer 
	Parameter H bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAM_set' [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/RAM_set.v:12]
INFO: [Synth 8-6155] done synthesizing module 'RAM_set' (12#1) [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/RAM_set.v:12]
INFO: [Synth 8-6155] done synthesizing module 'vga_initials' (13#1) [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/vga_initials.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Cordic_top' (14#1) [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/sources_1/new/Cordic_top.v:12]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[31]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[30]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[29]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[28]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[27]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[26]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[25]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[24]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[23]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[22]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[21]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[20]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[19]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[18]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[17]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[31]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[30]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[29]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[28]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[27]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[26]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[25]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[24]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[23]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[22]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[21]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[20]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[19]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[18]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2323.820 ; gain = 108.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2325.137 ; gain = 109.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2325.137 ; gain = 109.992
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/constrs_1/new/Cordic_calculator.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/constrs_1/new/Cordic_calculator.xdc:133]
Finished Parsing XDC File [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/constrs_1/new/Cordic_calculator.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2497.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2497.621 ; gain = 282.477
40 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 21 20:28:46 2024...
