#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000019754c3a220 .scope module, "Logic_Shift" "Logic_Shift" 2 79;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s0";
    .port_info 1 /INPUT 1 "s1";
    .port_info 2 /INPUT 1 "s2";
    .port_info 3 /INPUT 1 "s3";
    .port_info 4 /INPUT 1 "Ai";
    .port_info 5 /INPUT 1 "Bi";
    .port_info 6 /INPUT 1 "Ai_1";
    .port_info 7 /INPUT 1 "Aii";
    .port_info 8 /OUTPUT 1 "F";
o0000019754c3efd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000019754c89190_0 .net "Ai", 0 0, o0000019754c3efd8;  0 drivers
o0000019754c3f5a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000019754c885b0_0 .net "Ai_1", 0 0, o0000019754c3f5a8;  0 drivers
o0000019754c3f5d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000019754c87cf0_0 .net "Aii", 0 0, o0000019754c3f5d8;  0 drivers
o0000019754c3f008 .functor BUFZ 1, C4<z>; HiZ drive
v0000019754c890f0_0 .net "Bi", 0 0, o0000019754c3f008;  0 drivers
RS_0000019754c3f248 .resolv tri, L_0000019754c87bb0, L_0000019754c347a0;
v0000019754c89370_0 .net8 "D1", 0 0, RS_0000019754c3f248;  2 drivers
v0000019754c89410_0 .net "E1", 0 0, v0000019754c2a720_0;  1 drivers
v0000019754c87d90_0 .var "F", 0 0;
o0000019754c3f068 .functor BUFZ 1, C4<z>; HiZ drive
v0000019754c87e30_0 .net "s0", 0 0, o0000019754c3f068;  0 drivers
o0000019754c3f098 .functor BUFZ 1, C4<z>; HiZ drive
v0000019754c87a70_0 .net "s1", 0 0, o0000019754c3f098;  0 drivers
o0000019754c3f2d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000019754c88c90_0 .net "s2", 0 0, o0000019754c3f2d8;  0 drivers
o0000019754c3f638 .functor BUFZ 1, C4<z>; HiZ drive
v0000019754c88d30_0 .net "s3", 0 0, o0000019754c3f638;  0 drivers
E_0000019754c27a10/0 .event anyedge, v0000019754c88d30_0, v0000019754c29e60_0, v0000019754c29fa0_0, v0000019754c2a720_0;
E_0000019754c27a10/1 .event anyedge, v0000019754c885b0_0, v0000019754c87cf0_0;
E_0000019754c27a10 .event/or E_0000019754c27a10/0, E_0000019754c27a10/1;
S_0000019754c3a3b0 .scope module, "U1" "Mux_gate_1to1" 2 93, 2 2 0, S_0000019754c3a220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S0";
    .port_info 1 /INPUT 1 "S1";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /OUTPUT 1 "Ei";
v0000019754c29d20_0 .net "A", 0 0, o0000019754c3efd8;  alias, 0 drivers
v0000019754c29be0_0 .net "B", 0 0, o0000019754c3f008;  alias, 0 drivers
v0000019754c2a720_0 .var "Ei", 0 0;
v0000019754c29dc0_0 .net "S0", 0 0, o0000019754c3f068;  alias, 0 drivers
v0000019754c2a4a0_0 .net "S1", 0 0, o0000019754c3f098;  alias, 0 drivers
E_0000019754c27a90 .event anyedge, v0000019754c2a4a0_0, v0000019754c29dc0_0, v0000019754c29d20_0, v0000019754c29be0_0;
S_0000019754c02ce0 .scope module, "U2" "Mux_Gate_4to1_FA" 2 102, 2 27 0, S_0000019754c3a220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S0";
    .port_info 1 /INPUT 1 "S1";
    .port_info 2 /INPUT 1 "CIN";
    .port_info 3 /INPUT 1 "A0";
    .port_info 4 /INPUT 1 "B0";
    .port_info 5 /INPUT 1 "O";
    .port_info 6 /OUTPUT 1 "D";
L_0000019754c035d0 .functor NOT 1, o0000019754c3f008, C4<0>, C4<0>, C4<0>;
L_0000019754c346c0 .functor NOT 1, L_0000019754c87c50, C4<0>, C4<0>, C4<0>;
v0000019754c2a360_0 .net "A0", 0 0, o0000019754c3efd8;  alias, 0 drivers
v0000019754c298c0_0 .net "B0", 0 0, o0000019754c3f008;  alias, 0 drivers
v0000019754c29b40_0 .net "CIN", 0 0, o0000019754c3f2d8;  alias, 0 drivers
v0000019754c2a220_0 .net8 "D", 0 0, RS_0000019754c3f248;  alias, 2 drivers
v0000019754c2a180_0 .net "O", 0 0, v0000019754c2a720_0;  alias, 1 drivers
v0000019754c2a5e0_0 .net "S0", 0 0, o0000019754c3f068;  alias, 0 drivers
v0000019754c29f00_0 .net "S1", 0 0, o0000019754c3f098;  alias, 0 drivers
v0000019754c2a680_0 .net "Y0", 0 0, L_0000019754c87c50;  1 drivers
v0000019754c29c80_0 .net *"_ivl_0", 0 0, L_0000019754c035d0;  1 drivers
v0000019754c88150_0 .net *"_ivl_4", 0 0, L_0000019754c346c0;  1 drivers
L_0000019754c87c50 .functor MUXZ 1, L_0000019754c035d0, o0000019754c3f008, o0000019754c3f068, C4<>;
L_0000019754c87bb0 .functor MUXZ 1, L_0000019754c346c0, L_0000019754c87c50, o0000019754c3f098, C4<>;
S_0000019754c02e70 .scope module, "U1" "Full_Adder" 2 45, 2 58 0, S_0000019754c02ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X1";
    .port_info 1 /INPUT 1 "X2";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000019754c34810 .functor XOR 1, o0000019754c3efd8, L_0000019754c87c50, C4<0>, C4<0>;
L_0000019754c347a0 .functor XOR 1, o0000019754c3f2d8, L_0000019754c34810, C4<0>, C4<0>;
L_0000019754c34a40 .functor AND 1, o0000019754c3f2d8, L_0000019754c34810, C4<1>, C4<1>;
L_0000019754c34500 .functor AND 1, o0000019754c3efd8, L_0000019754c87c50, C4<1>, C4<1>;
L_0000019754c34880 .functor OR 1, L_0000019754c34a40, L_0000019754c34500, C4<0>, C4<0>;
v0000019754c29aa0_0 .net "And1", 0 0, L_0000019754c34a40;  1 drivers
v0000019754c29960_0 .net "And2", 0 0, L_0000019754c34500;  1 drivers
v0000019754c29a00_0 .net "Cout", 0 0, L_0000019754c34880;  1 drivers
v0000019754c29fa0_0 .net8 "S", 0 0, RS_0000019754c3f248;  alias, 2 drivers
v0000019754c2a540_0 .net "X1", 0 0, o0000019754c3efd8;  alias, 0 drivers
v0000019754c2a040_0 .net "X2", 0 0, L_0000019754c87c50;  alias, 1 drivers
v0000019754c2a7c0_0 .net "Xor1", 0 0, L_0000019754c34810;  1 drivers
v0000019754c29e60_0 .net "cin", 0 0, o0000019754c3f2d8;  alias, 0 drivers
    .scope S_0000019754c3a3b0;
T_0 ;
    %wait E_0000019754c27a90;
    %load/vec4 v0000019754c2a4a0_0;
    %load/vec4 v0000019754c29dc0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000019754c2a720_0, 0, 1;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0000019754c29d20_0;
    %load/vec4 v0000019754c29be0_0;
    %and;
    %store/vec4 v0000019754c2a720_0, 0, 1;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0000019754c29d20_0;
    %load/vec4 v0000019754c29be0_0;
    %or;
    %store/vec4 v0000019754c2a720_0, 0, 1;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0000019754c29d20_0;
    %load/vec4 v0000019754c29be0_0;
    %xor;
    %store/vec4 v0000019754c2a720_0, 0, 1;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0000019754c29d20_0;
    %inv;
    %store/vec4 v0000019754c2a720_0, 0, 1;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000019754c3a220;
T_1 ;
    %wait E_0000019754c27a10;
    %load/vec4 v0000019754c88d30_0;
    %load/vec4 v0000019754c88c90_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000019754c87d90_0, 0, 1;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0000019754c89370_0;
    %store/vec4 v0000019754c87d90_0, 0, 1;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0000019754c89410_0;
    %store/vec4 v0000019754c87d90_0, 0, 1;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0000019754c885b0_0;
    %store/vec4 v0000019754c87d90_0, 0, 1;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0000019754c87cf0_0;
    %store/vec4 v0000019754c87d90_0, 0, 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "project.v";
