{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"count_workload"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"count_workload.B0"
          , "children":
          [
            {
              "type":"inst"
              , "id":6
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/count_workload.cl"
                    , "line":38
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Stores to":"a_nzr"
                  , "Start Cycle":"1"
                  , "Latency":"66"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":7
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/count_workload.cl"
                    , "line":39
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"67"
                  , "Latency":"66"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":8
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/count_workload.cl"
                    , "line":40
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"2"
                  , "Latency":"130"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":9
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/count_workload.cl"
                    , "line":41
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Prefetching"
                  , "Stall-free":"No"
                  , "Loads from":"global_id"
                  , "Start Cycle":"2"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":14
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":15
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"133"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"133"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"count_workload.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":10
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/count_workload.cl"
                    , "line":44
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"130"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":11
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/count_workload.cl"
                    , "line":9
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"130"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":12
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/count_workload.cl"
                    , "line":47
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced non-aligned cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"137"
                  , "Latency":"130"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":16
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/count_workload.cl"
                    , "line":43
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"17"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":17
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"269"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"269"
              , "II":"0"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"count_workload.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":13
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/count_workload.cl"
                    , "line":46
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"0"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":18
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":19
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":21
      , "name":"hash_numeric_global"
      , "children":
      [
        {
          "type":"bb"
          , "id":22
          , "name":"hash_numeric_global.B0"
          , "children":
          [
            {
              "type":"inst"
              , "id":25
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_numeric_global.cl"
                    , "line":21
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"130"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":26
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_numeric_global.cl"
                    , "line":23
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced non-aligned cached"
                  , "Stall-free":"No"
                  , "Loads from":"row_index"
                  , "Start Cycle":"132"
                  , "Latency":"130"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":30
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":31
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"264"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"264"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":23
          , "name":"hash_numeric_global.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":27
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_numeric_global.cl"
                    , "line":29
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"130"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":28
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_numeric_global.cl"
                    , "line":32
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"132"
                  , "Latency":"130"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":29
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_numeric_global.cl"
                    , "line":32
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"263"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":32
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_numeric_global.cl"
                    , "line":31
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"33"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":33
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"265"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"265"
              , "II":"0"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":24
          , "name":"hash_numeric_global.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":34
      , "name":"hash_symbolic_global"
      , "children":
      [
        {
          "type":"bb"
          , "id":35
          , "name":"hash_symbolic_global.B0"
          , "children":
          [
            {
              "type":"inst"
              , "id":58
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":126
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced non-aligned cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"143"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":59
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":130
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"nz_count"
                  , "Start Cycle":"145"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":87
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":88
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"146"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"146"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":36
          , "name":"hash_symbolic_global.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":60
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":138
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"2"
                  , "Latency":"136"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":61
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":139
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced non-aligned cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"139"
                  , "Latency":"143"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":89
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":90
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"284"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"284"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":37
          , "name":"hash_symbolic_global.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":62
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":133
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"72"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":91
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":132
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"92"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":92
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"73"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"73"
              , "II":"0"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":38
          , "name":"hash_symbolic_global.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":39
          , "name":"hash_symbolic_global.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":63
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":142
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"136"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":93
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":141
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"43"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":94
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"138"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"138"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":40
          , "name":"hash_symbolic_global.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":64
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/count_workload.cl"
                    , "line":9
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"136"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":95
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/count_workload.cl"
                    , "line":8
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"96"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":96
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"140"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"140"
              , "II":"0"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":41
          , "name":"hash_symbolic_global.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"110"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":42
          , "name":"hash_symbolic_global.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":65
              , "name":"atomic_cmpxchg"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":156
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"50"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":66
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":153
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"104"
                  , "Latency":"136"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":97
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":153
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"98"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":98
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"241"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"241"
              , "II":"0"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":43
          , "name":"hash_symbolic_global.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":44
          , "name":"hash_symbolic_global.B9"
          , "children":
          [
            {
              "type":"inst"
              , "id":67
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":174
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"nz_count"
                  , "Start Cycle":"2"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":68
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":174
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"nz_count"
                  , "Start Cycle":"2"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":69
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":174
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"nz_count"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":99
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":172
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"100"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":100
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"14"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"14"
              , "II":"0"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":45
          , "name":"hash_symbolic_global.B10"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":46
          , "name":"hash_symbolic_global.B11"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":47
          , "name":"hash_symbolic_global.B12"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"53"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":48
          , "name":"hash_symbolic_global.B13"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"3"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":49
          , "name":"hash_symbolic_global.B14"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":50
          , "name":"hash_symbolic_global.B15"
          , "children":
          [
            {
              "type":"inst"
              , "id":70
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":42
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"35"
                  , "Latency":"136"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":71
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":42
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"35"
                  , "Latency":"136"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":72
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":44
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"172"
                  , "Latency":"72"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":73
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":45
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"244"
                  , "Latency":"72"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":101
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":30
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"102"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":102
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"316"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"316"
              , "II":"0"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":51
          , "name":"hash_symbolic_global.B16"
          , "children":
          [
            {
              "type":"inst"
              , "id":74
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":58
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"35"
                  , "Latency":"136"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":75
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":58
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"35"
                  , "Latency":"136"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":76
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":60
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"172"
                  , "Latency":"72"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":77
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":61
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"244"
                  , "Latency":"72"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":103
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":49
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"104"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":104
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"319"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"319"
              , "II":"0"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":52
          , "name":"hash_symbolic_global.B17"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":53
          , "name":"hash_symbolic_global.B18"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":54
          , "name":"hash_symbolic_global.B19"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":55
          , "name":"hash_symbolic_global.B20"
          , "children":
          [
            {
              "type":"inst"
              , "id":78
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":181
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"nz_count"
                  , "Start Cycle":"2"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":79
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":181
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"11"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":105
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":106
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"13"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"13"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":56
          , "name":"hash_symbolic_global.B21"
          , "children":
          [
            {
              "type":"inst"
              , "id":80
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":148
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced non-aligned cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"143"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":81
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":149
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"145"
                  , "Latency":"136"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":82
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":153
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"284"
                  , "Latency":"136"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":107
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":108
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"421"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"421"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":57
          , "name":"hash_symbolic_global.B22"
          , "children":
          [
            {
              "type":"inst"
              , "id":83
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":158
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"nz_count"
                  , "Start Cycle":"1"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":84
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":158
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"nz_count"
                  , "Start Cycle":"6"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":85
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":149
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"136"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":86
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":153
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"140"
                  , "Latency":"136"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":109
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":110
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"277"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"277"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":111
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":112
              , "name":"nz_count"
              , "debug":
              [
                [
                  {
                    "filename":"multiplication_hash_kernels_256/hash_symbolic_global.cl"
                    , "line":128
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"1024 bytes"
                  , "Implemented size":"4096 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"256 words"
                  , "Number of replicates":"4"
                  , "Number of private copies":"2"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"For each replicate, 2 private copies were created to efficiently support multiple simultaneous workgroups"
                    }
                    , {
                      "type":"text"
                      , "text":"For each bank, 4 replicates were created to efficiently support multiple accesses"
                    }
                    , {
                      "type":"text"
                      , "text":"Running memory at 2x clock to support more concurrent ports"
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":121
      , "name":"hash_tb_512"
      , "children":
      [
        {
          "type":"bb"
          , "id":122
          , "name":"hash_tb_512.B0"
          , "children":
          [
            {
              "type":"inst"
              , "id":146
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":133
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"nz_count"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":178
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":179
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"3"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":123
          , "name":"hash_tb_512.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":147
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":142
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"2"
                  , "Latency":"130"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":148
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":143
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced non-aligned cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"133"
                  , "Latency":"179"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":180
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":181
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"314"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"314"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":124
          , "name":"hash_tb_512.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":149
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":136
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Stores to":"hash_table"
                  , "Start Cycle":"1"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":182
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":135
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"183"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":183
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"8"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"0"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":125
          , "name":"hash_tb_512.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":126
          , "name":"hash_tb_512.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":127
          , "name":"hash_tb_512.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":128
          , "name":"hash_tb_512.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":150
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":147
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"130"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":184
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":146
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"132"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":185
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"132"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"132"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":129
          , "name":"hash_tb_512.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":151
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/count_workload.cl"
                    , "line":9
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"130"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":186
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/count_workload.cl"
                    , "line":8
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"187"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":187
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"134"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"134"
              , "II":"0"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":130
          , "name":"hash_tb_512.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"203"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":131
          , "name":"hash_tb_512.B9"
          , "children":
          [
            {
              "type":"inst"
              , "id":152
              , "name":"atomic_cmpxchg"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":161
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Stall-free":"No"
                  , "Performs atomic operation on":"hash_table"
                  , "Start Cycle":"1"
                  , "Latency":"50"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":153
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":158
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"hash_table"
                  , "Start Cycle":"52"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":188
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":158
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"189"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":189
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"60"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"60"
              , "II":"0"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":132
          , "name":"hash_tb_512.B10"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":133
          , "name":"hash_tb_512.B11"
          , "children":
          [
            {
              "type":"inst"
              , "id":154
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":184
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"nz_count"
                  , "Start Cycle":"2"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":155
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":184
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"nz_count"
                  , "Start Cycle":"2"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":156
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":184
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"nz_count"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":190
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":182
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"191"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":191
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"14"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"14"
              , "II":"0"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":134
          , "name":"hash_tb_512.B12"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":135
          , "name":"hash_tb_512.B13"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":136
          , "name":"hash_tb_512.B14"
          , "children":
          [
            {
              "type":"inst"
              , "id":157
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":191
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"nz_count"
                  , "Start Cycle":"2"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":158
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":191
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"11"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":192
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":193
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"13"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"13"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":137
          , "name":"hash_tb_512.B15"
          , "children":
          [
            {
              "type":"inst"
              , "id":159
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":194
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced non-aligned cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"2"
                  , "Latency":"179"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":160
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":51
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"hash_table"
                  , "Start Cycle":"160"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":161
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":51
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"hash_table"
                  , "Start Cycle":"160"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":162
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":53
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Stores to":"hash_table"
                  , "Start Cycle":"168"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":163
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":54
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Stores to":"hash_table"
                  , "Start Cycle":"175"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":194
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":38
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"141"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":195
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"184"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"184"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":138
          , "name":"hash_tb_512.B16"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":139
          , "name":"hash_tb_512.B17"
          , "children":
          [
            {
              "type":"inst"
              , "id":164
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":67
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"hash_table"
                  , "Start Cycle":"35"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":165
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":67
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"hash_table"
                  , "Start Cycle":"35"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":166
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Stores to":"hash_table"
                  , "Start Cycle":"43"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":167
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":70
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Stores to":"hash_table"
                  , "Start Cycle":"50"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":196
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":58
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"197"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":197
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"59"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"59"
              , "II":"0"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":140
          , "name":"hash_tb_512.B18"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":141
          , "name":"hash_tb_512.B19"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":142
          , "name":"hash_tb_512.B20"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":143
          , "name":"hash_tb_512.B21"
          , "children":
          [
            {
              "type":"inst"
              , "id":168
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":202
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"hash_table"
                  , "Start Cycle":"1"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":169
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":202
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"9"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":198
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":201
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"199"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":199
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"11"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"11"
              , "II":"0"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":144
          , "name":"hash_tb_512.B22"
          , "children":
          [
            {
              "type":"inst"
              , "id":170
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":153
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced non-aligned cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"179"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":171
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":154
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"181"
                  , "Latency":"130"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":172
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":158
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"hash_table"
                  , "Start Cycle":"313"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":200
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":201
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"321"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"321"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":145
          , "name":"hash_tb_512.B23"
          , "children":
          [
            {
              "type":"inst"
              , "id":173
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":167
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"nz_count"
                  , "Start Cycle":"1"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":174
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":167
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"nz_count"
                  , "Start Cycle":"6"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":175
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":165
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Stores to":"hash_table"
                  , "Start Cycle":"10"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":176
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":154
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"130"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":177
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":158
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"hash_table"
                  , "Start Cycle":"133"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":202
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":203
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"141"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"141"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":204
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":205
              , "name":"nz_count"
              , "debug":
              [
                [
                  {
                    "filename":"multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":131
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"1024 bytes"
                  , "Implemented size":"4096 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"256 words"
                  , "Number of replicates":"4"
                  , "Number of private copies":"2"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"For each replicate, 2 private copies were created to efficiently support multiple simultaneous workgroups"
                    }
                    , {
                      "type":"text"
                      , "text":"For each bank, 4 replicates were created to efficiently support multiple accesses"
                    }
                    , {
                      "type":"text"
                      , "text":"Running memory at 2x clock to support more concurrent ports"
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":214
              , "name":"hash_table"
              , "debug":
              [
                [
                  {
                    "filename":"multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":130
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"4"
                  , "Bank width":"32 bits"
                  , "Bank depth":"128 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"2"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"For each replicate, 2 private copies were created to efficiently support multiple simultaneous workgroups"
                    }
                    , {
                      "type":"text"
                      , "text":"Running memory at 2x clock to support more concurrent ports"
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":251
      , "name":"hash_tb_1024"
      , "children":
      [
        {
          "type":"bb"
          , "id":252
          , "name":"hash_tb_1024.B0"
          , "children":
          [
            {
              "type":"inst"
              , "id":278
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":135
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"nz_count"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":310
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":311
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"3"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":253
          , "name":"hash_tb_1024.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":279
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":144
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"2"
                  , "Latency":"130"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":280
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":145
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced non-aligned cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"133"
                  , "Latency":"179"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":312
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":313
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"314"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"314"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":254
          , "name":"hash_tb_1024.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":281
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":138
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Stores to":"hash_table"
                  , "Start Cycle":"1"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":314
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":137
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"315"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":315
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"8"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"0"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":255
          , "name":"hash_tb_1024.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":256
          , "name":"hash_tb_1024.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":257
          , "name":"hash_tb_1024.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":258
          , "name":"hash_tb_1024.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":282
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":149
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"130"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":316
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":148
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"262"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":317
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"132"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"132"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":259
          , "name":"hash_tb_1024.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":283
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/count_workload.cl"
                    , "line":9
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"130"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":318
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/count_workload.cl"
                    , "line":8
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"319"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":319
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"134"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"134"
              , "II":"0"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":260
          , "name":"hash_tb_1024.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"337"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":261
          , "name":"hash_tb_1024.B9"
          , "children":
          [
            {
              "type":"inst"
              , "id":284
              , "name":"atomic_cmpxchg"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":163
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Stall-free":"No"
                  , "Performs atomic operation on":"hash_table"
                  , "Start Cycle":"1"
                  , "Latency":"50"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":285
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":160
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"hash_table"
                  , "Start Cycle":"52"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":320
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":160
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"321"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":321
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"60"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"60"
              , "II":"0"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":262
          , "name":"hash_tb_1024.B10"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":263
          , "name":"hash_tb_1024.B11"
          , "children":
          [
            {
              "type":"inst"
              , "id":286
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":186
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"nz_count"
                  , "Start Cycle":"2"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":287
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":186
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"nz_count"
                  , "Start Cycle":"2"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":288
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":186
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"nz_count"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":322
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":184
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"323"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":323
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"14"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"14"
              , "II":"0"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":264
          , "name":"hash_tb_1024.B12"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":265
          , "name":"hash_tb_1024.B13"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":266
          , "name":"hash_tb_1024.B14"
          , "children":
          [
            {
              "type":"inst"
              , "id":289
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":193
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"nz_count"
                  , "Start Cycle":"2"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":290
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":193
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"11"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":324
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":325
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"13"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"13"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":267
          , "name":"hash_tb_1024.B15"
          , "children":
          [
            {
              "type":"inst"
              , "id":291
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":196
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced non-aligned cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"179"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":326
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":38
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"273"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":327
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"181"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"181"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":268
          , "name":"hash_tb_1024.B16"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"3"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":269
          , "name":"hash_tb_1024.B17"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":270
          , "name":"hash_tb_1024.B18"
          , "children":
          [
            {
              "type":"inst"
              , "id":292
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":51
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"hash_table"
                  , "Start Cycle":"35"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":293
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":51
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"hash_table"
                  , "Start Cycle":"35"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":294
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":53
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Stores to":"hash_table"
                  , "Start Cycle":"43"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":295
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":54
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Stores to":"hash_table"
                  , "Start Cycle":"50"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":328
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":39
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"329"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":329
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"57"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"57"
              , "II":"0"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":271
          , "name":"hash_tb_1024.B19"
          , "children":
          [
            {
              "type":"inst"
              , "id":296
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":67
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"hash_table"
                  , "Start Cycle":"35"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":297
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":67
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"hash_table"
                  , "Start Cycle":"35"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":298
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Stores to":"hash_table"
                  , "Start Cycle":"43"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":299
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":70
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Stores to":"hash_table"
                  , "Start Cycle":"50"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":330
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_512.cl"
                    , "line":58
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"331"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":331
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"60"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"60"
              , "II":"0"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":272
          , "name":"hash_tb_1024.B20"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":273
          , "name":"hash_tb_1024.B21"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":274
          , "name":"hash_tb_1024.B22"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":275
          , "name":"hash_tb_1024.B23"
          , "children":
          [
            {
              "type":"inst"
              , "id":300
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":204
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"hash_table"
                  , "Start Cycle":"1"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":301
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":204
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"9"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":332
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":203
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"333"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":333
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"11"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"11"
              , "II":"0"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":276
          , "name":"hash_tb_1024.B24"
          , "children":
          [
            {
              "type":"inst"
              , "id":302
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":155
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced non-aligned cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"179"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":303
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":156
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"181"
                  , "Latency":"130"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":304
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":160
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"hash_table"
                  , "Start Cycle":"313"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":334
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":335
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"321"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"321"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":277
          , "name":"hash_tb_1024.B25"
          , "children":
          [
            {
              "type":"inst"
              , "id":305
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":169
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"nz_count"
                  , "Start Cycle":"1"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":306
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":169
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"nz_count"
                  , "Start Cycle":"6"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":307
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":167
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Stores to":"hash_table"
                  , "Start Cycle":"10"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":308
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":156
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"130"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":309
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":160
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"hash_table"
                  , "Start Cycle":"133"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":336
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":337
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"141"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"141"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":338
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":339
              , "name":"nz_count"
              , "debug":
              [
                [
                  {
                    "filename":"multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":133
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"1024 bytes"
                  , "Implemented size":"4096 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"256 words"
                  , "Number of replicates":"4"
                  , "Number of private copies":"2"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"For each replicate, 2 private copies were created to efficiently support multiple simultaneous workgroups"
                    }
                    , {
                      "type":"text"
                      , "text":"For each bank, 4 replicates were created to efficiently support multiple accesses"
                    }
                    , {
                      "type":"text"
                      , "text":"Running memory at 2x clock to support more concurrent ports"
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":348
              , "name":"hash_table"
              , "debug":
              [
                [
                  {
                    "filename":"multiplication_hash_kernels_256/hash_tb_1024.cl"
                    , "line":132
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"4096 bytes"
                  , "Number of banks":"4"
                  , "Bank width":"32 bits"
                  , "Bank depth":"256 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"2"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"For each replicate, 2 private copies were created to efficiently support multiple simultaneous workgroups"
                    }
                    , {
                      "type":"text"
                      , "text":"Running memory at 2x clock to support more concurrent ports"
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":385
      , "name":"scan_blelloch"
      , "children":
      [
        {
          "type":"bb"
          , "id":386
          , "name":"scan_blelloch.B0"
          , "children":
          [
            {
              "type":"inst"
              , "id":391
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/prefix_sum_256.cl"
                    , "line":20
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Loads from":"global_id"
                  , "Start Cycle":"1"
                  , "Latency":"151"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":392
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/prefix_sum_256.cl"
                    , "line":20
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Stores to":"tmp"
                  , "Start Cycle":"153"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":393
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/prefix_sum_256.cl"
                    , "line":21
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Stores to":"tmp"
                  , "Start Cycle":"153"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":408
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":409
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"160"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"160"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":387
          , "name":"scan_blelloch.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":394
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/prefix_sum_256.cl"
                    , "line":30
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"tmp"
                  , "Start Cycle":"259"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":395
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/prefix_sum_256.cl"
                    , "line":30
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"tmp"
                  , "Start Cycle":"259"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":396
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/prefix_sum_256.cl"
                    , "line":30
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Stores to":"tmp"
                  , "Start Cycle":"267"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":410
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/prefix_sum_256.cl"
                    , "line":23
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"411"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":411
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"274"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"274"
              , "II":"0"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":388
          , "name":"scan_blelloch.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":397
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/prefix_sum_256.cl"
                    , "line":65
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp"
                  , "Start Cycle":"259"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":398
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/prefix_sum_256.cl"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"tmp"
                  , "Start Cycle":"258"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":399
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/prefix_sum_256.cl"
                    , "line":65
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Stores to":"global_id"
                  , "Start Cycle":"272"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":412
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":413
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"274"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"274"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":389
          , "name":"scan_blelloch.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":400
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/prefix_sum_256.cl"
                    , "line":56
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"tmp"
                  , "Start Cycle":"259"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":401
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/prefix_sum_256.cl"
                    , "line":57
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"tmp"
                  , "Start Cycle":"259"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":402
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/prefix_sum_256.cl"
                    , "line":57
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Stores to":"tmp"
                  , "Start Cycle":"267"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":403
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/prefix_sum_256.cl"
                    , "line":58
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Stores to":"tmp"
                  , "Start Cycle":"274"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":414
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/prefix_sum_256.cl"
                    , "line":46
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"415"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":415
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"281"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"281"
              , "II":"0"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":390
          , "name":"scan_blelloch.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":404
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/prefix_sum_256.cl"
                    , "line":39
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"tmp"
                  , "Start Cycle":"0"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":405
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/prefix_sum_256.cl"
                    , "line":39
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":406
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/prefix_sum_256.cl"
                    , "line":40
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Stores to":"total_sum"
                  , "Start Cycle":"8"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":407
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/prefix_sum_256.cl"
                    , "line":41
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Stores to":"tmp"
                  , "Start Cycle":"8"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":416
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":417
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"268"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"268"
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":418
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":419
              , "name":"tmp"
              , "debug":
              [
                [
                  {
                    "filename":"multiplication_hash_kernels_256/prefix_sum_256.cl"
                    , "line":19
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"4"
                  , "Bank width":"32 bits"
                  , "Bank depth":"128 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"6"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"For each replicate, 6 private copies were created to efficiently support multiple simultaneous workgroups"
                    }
                    , {
                      "type":"text"
                      , "text":"Running memory at 2x clock to support more concurrent ports"
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":450
      , "name":"update_pref_sum"
      , "children":
      [
        {
          "type":"bb"
          , "id":451
          , "name":"update_pref_sum.B0"
          , "children":
          [
            {
              "type":"inst"
              , "id":452
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/update_pref_sum.cl"
                    , "line":13
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"32"
                  , "Latency":"162"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":453
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/update_pref_sum.cl"
                    , "line":13
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"32"
                  , "Latency":"162"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":454
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/update_pref_sum.cl"
                    , "line":13
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"195"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":455
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":456
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"197"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"197"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":457
      , "name":"set_positions_pointers_and_rows"
      , "children":
      [
        {
          "type":"bb"
          , "id":458
          , "name":"set_positions_pointers_and_rows.B0"
          , "children":
          [
            {
              "type":"inst"
              , "id":459
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/set_positions.cl"
                    , "line":18
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"226"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":460
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/set_positions.cl"
                    , "line":26
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"228"
                  , "Latency":"226"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":461
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/set_positions.cl"
                    , "line":19
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"520"
                  , "Latency":"162"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":462
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/set_positions.cl"
                    , "line":20
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"455"
                  , "Latency":"226"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":463
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/set_positions.cl"
                    , "line":20
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"682"
                  , "Latency":"162"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":464
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/set_positions.cl"
                    , "line":28
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"455"
                  , "Latency":"226"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":465
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/set_positions.cl"
                    , "line":28
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"844"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":466
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":467
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"846"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"846"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":468
      , "name":"prepare_for_shift_empty_rows"
      , "children":
      [
        {
          "type":"bb"
          , "id":469
          , "name":"prepare_for_shift_empty_rows.B0"
          , "children":
          [
            {
              "type":"inst"
              , "id":470
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/prepare_positions.cl"
                    , "line":11
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"162"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":471
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/prepare_positions.cl"
                    , "line":11
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Prefetching"
                  , "Stall-free":"No"
                  , "Loads from":"global_id"
                  , "Start Cycle":"1"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":472
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/multiplication_hash_kernels_256/prepare_positions.cl"
                    , "line":11
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"164"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":473
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":474
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"166"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"166"
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":20
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"1"
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":6
      , "to":15
    }
    , {
      "from":7
      , "to":15
    }
    , {
      "from":8
      , "to":15
    }
    , {
      "from":9
      , "to":15
    }
    , {
      "from":17
      , "to":16
    }
    , {
      "from":15
      , "to":16
    }
    , {
      "from":10
      , "to":17
    }
    , {
      "from":11
      , "to":17
    }
    , {
      "from":12
      , "to":17
    }
    , {
      "from":17
      , "to":18
    }
    , {
      "from":13
      , "to":19
    }
    , {
      "from":14
      , "to":6
    }
    , {
      "from":6
      , "to":7
    }
    , {
      "from":14
      , "to":8
    }
    , {
      "from":14
      , "to":9
    }
    , {
      "from":16
      , "to":10
    }
    , {
      "from":16
      , "to":11
    }
    , {
      "from":10
      , "to":12
    }
    , {
      "from":11
      , "to":12
    }
    , {
      "from":18
      , "to":13
    }
    , {
      "from":7
      , "to":20
    }
    , {
      "from":6
      , "to":20
    }
    , {
      "from":20
      , "to":10
    }
    , {
      "from":20
      , "to":8
    }
    , {
      "from":20
      , "to":9
    }
    , {
      "from":20
      , "to":12
    }
    , {
      "from":20
      , "to":11
    }
    , {
      "from":13
      , "to":20
    }
    , {
      "from":25
      , "to":31
    }
    , {
      "from":26
      , "to":31
    }
    , {
      "from":33
      , "to":32
    }
    , {
      "from":31
      , "to":32
    }
    , {
      "from":27
      , "to":33
    }
    , {
      "from":28
      , "to":33
    }
    , {
      "from":29
      , "to":33
    }
    , {
      "from":33
      , "to":24
    }
    , {
      "from":30
      , "to":25
    }
    , {
      "from":25
      , "to":26
    }
    , {
      "from":32
      , "to":27
    }
    , {
      "from":27
      , "to":28
    }
    , {
      "from":28
      , "to":29
    }
    , {
      "from":29
      , "to":20
    }
    , {
      "from":20
      , "to":25
    }
    , {
      "from":20
      , "to":28
    }
    , {
      "from":20
      , "to":27
    }
    , {
      "from":20
      , "to":26
    }
    , {
      "from":112
      , "to":67
    }
    , {
      "from":112
      , "to":68
    }
    , {
      "from":112
      , "to":78
    }
    , {
      "from":112
      , "to":83
    }
    , {
      "from":59
      , "to":112
    }
    , {
      "from":69
      , "to":112
    }
    , {
      "from":84
      , "to":112
    }
    , {
      "from":58
      , "to":88
    }
    , {
      "from":59
      , "to":88
    }
    , {
      "from":92
      , "to":89
    }
    , {
      "from":60
      , "to":90
    }
    , {
      "from":61
      , "to":90
    }
    , {
      "from":92
      , "to":91
    }
    , {
      "from":88
      , "to":91
    }
    , {
      "from":62
      , "to":92
    }
    , {
      "from":43
      , "to":38
    }
    , {
      "from":43
      , "to":93
    }
    , {
      "from":90
      , "to":93
    }
    , {
      "from":63
      , "to":94
    }
    , {
      "from":96
      , "to":95
    }
    , {
      "from":94
      , "to":95
    }
    , {
      "from":64
      , "to":96
    }
    , {
      "from":110
      , "to":41
    }
    , {
      "from":108
      , "to":41
    }
    , {
      "from":98
      , "to":97
    }
    , {
      "from":41
      , "to":97
    }
    , {
      "from":65
      , "to":98
    }
    , {
      "from":66
      , "to":98
    }
    , {
      "from":110
      , "to":43
    }
    , {
      "from":100
      , "to":99
    }
    , {
      "from":38
      , "to":99
    }
    , {
      "from":69
      , "to":100
    }
    , {
      "from":100
      , "to":45
    }
    , {
      "from":45
      , "to":46
    }
    , {
      "from":53
      , "to":47
    }
    , {
      "from":46
      , "to":47
    }
    , {
      "from":102
      , "to":48
    }
    , {
      "from":48
      , "to":49
    }
    , {
      "from":102
      , "to":101
    }
    , {
      "from":47
      , "to":101
    }
    , {
      "from":70
      , "to":102
    }
    , {
      "from":71
      , "to":102
    }
    , {
      "from":72
      , "to":102
    }
    , {
      "from":73
      , "to":102
    }
    , {
      "from":104
      , "to":103
    }
    , {
      "from":49
      , "to":103
    }
    , {
      "from":74
      , "to":104
    }
    , {
      "from":75
      , "to":104
    }
    , {
      "from":76
      , "to":104
    }
    , {
      "from":77
      , "to":104
    }
    , {
      "from":104
      , "to":52
    }
    , {
      "from":52
      , "to":53
    }
    , {
      "from":48
      , "to":53
    }
    , {
      "from":53
      , "to":54
    }
    , {
      "from":54
      , "to":105
    }
    , {
      "from":45
      , "to":105
    }
    , {
      "from":78
      , "to":106
    }
    , {
      "from":79
      , "to":106
    }
    , {
      "from":96
      , "to":107
    }
    , {
      "from":80
      , "to":108
    }
    , {
      "from":81
      , "to":108
    }
    , {
      "from":82
      , "to":108
    }
    , {
      "from":98
      , "to":109
    }
    , {
      "from":84
      , "to":110
    }
    , {
      "from":85
      , "to":110
    }
    , {
      "from":86
      , "to":110
    }
    , {
      "from":87
      , "to":58
    }
    , {
      "from":87
      , "to":59
    }
    , {
      "from":89
      , "to":60
    }
    , {
      "from":60
      , "to":61
    }
    , {
      "from":91
      , "to":62
    }
    , {
      "from":93
      , "to":63
    }
    , {
      "from":95
      , "to":64
    }
    , {
      "from":97
      , "to":65
    }
    , {
      "from":65
      , "to":66
    }
    , {
      "from":99
      , "to":67
    }
    , {
      "from":99
      , "to":68
    }
    , {
      "from":67
      , "to":69
    }
    , {
      "from":68
      , "to":69
    }
    , {
      "from":101
      , "to":70
    }
    , {
      "from":101
      , "to":71
    }
    , {
      "from":71
      , "to":72
    }
    , {
      "from":70
      , "to":72
    }
    , {
      "from":70
      , "to":73
    }
    , {
      "from":71
      , "to":73
    }
    , {
      "from":72
      , "to":73
    }
    , {
      "from":103
      , "to":74
    }
    , {
      "from":103
      , "to":75
    }
    , {
      "from":75
      , "to":76
    }
    , {
      "from":74
      , "to":76
    }
    , {
      "from":74
      , "to":77
    }
    , {
      "from":75
      , "to":77
    }
    , {
      "from":76
      , "to":77
    }
    , {
      "from":105
      , "to":78
    }
    , {
      "from":78
      , "to":79
    }
    , {
      "from":107
      , "to":80
    }
    , {
      "from":80
      , "to":81
    }
    , {
      "from":81
      , "to":82
    }
    , {
      "from":109
      , "to":83
    }
    , {
      "from":83
      , "to":84
    }
    , {
      "from":109
      , "to":85
    }
    , {
      "from":85
      , "to":86
    }
    , {
      "from":20
      , "to":82
    }
    , {
      "from":20
      , "to":58
    }
    , {
      "from":20
      , "to":85
    }
    , {
      "from":62
      , "to":20
    }
    , {
      "from":20
      , "to":75
    }
    , {
      "from":20
      , "to":64
    }
    , {
      "from":20
      , "to":70
    }
    , {
      "from":77
      , "to":20
    }
    , {
      "from":20
      , "to":66
    }
    , {
      "from":72
      , "to":20
    }
    , {
      "from":20
      , "to":71
    }
    , {
      "from":79
      , "to":20
    }
    , {
      "from":20
      , "to":80
    }
    , {
      "from":65
      , "to":20
    }
    , {
      "from":20
      , "to":65
    }
    , {
      "from":20
      , "to":61
    }
    , {
      "from":73
      , "to":20
    }
    , {
      "from":20
      , "to":74
    }
    , {
      "from":20
      , "to":86
    }
    , {
      "from":20
      , "to":63
    }
    , {
      "from":76
      , "to":20
    }
    , {
      "from":20
      , "to":81
    }
    , {
      "from":20
      , "to":60
    }
    , {
      "from":205
      , "to":154
    }
    , {
      "from":205
      , "to":155
    }
    , {
      "from":205
      , "to":157
    }
    , {
      "from":205
      , "to":173
    }
    , {
      "from":146
      , "to":205
    }
    , {
      "from":156
      , "to":205
    }
    , {
      "from":174
      , "to":205
    }
    , {
      "from":214
      , "to":153
    }
    , {
      "from":163
      , "to":214
    }
    , {
      "from":214
      , "to":165
    }
    , {
      "from":214
      , "to":152
    }
    , {
      "from":152
      , "to":214
    }
    , {
      "from":214
      , "to":160
    }
    , {
      "from":166
      , "to":214
    }
    , {
      "from":214
      , "to":168
    }
    , {
      "from":149
      , "to":214
    }
    , {
      "from":214
      , "to":161
    }
    , {
      "from":167
      , "to":214
    }
    , {
      "from":214
      , "to":172
    }
    , {
      "from":162
      , "to":214
    }
    , {
      "from":214
      , "to":164
    }
    , {
      "from":175
      , "to":214
    }
    , {
      "from":214
      , "to":177
    }
    , {
      "from":146
      , "to":179
    }
    , {
      "from":183
      , "to":180
    }
    , {
      "from":147
      , "to":181
    }
    , {
      "from":148
      , "to":181
    }
    , {
      "from":183
      , "to":182
    }
    , {
      "from":179
      , "to":182
    }
    , {
      "from":149
      , "to":183
    }
    , {
      "from":132
      , "to":125
    }
    , {
      "from":125
      , "to":126
    }
    , {
      "from":125
      , "to":127
    }
    , {
      "from":132
      , "to":184
    }
    , {
      "from":181
      , "to":184
    }
    , {
      "from":150
      , "to":185
    }
    , {
      "from":187
      , "to":186
    }
    , {
      "from":185
      , "to":186
    }
    , {
      "from":151
      , "to":187
    }
    , {
      "from":203
      , "to":130
    }
    , {
      "from":201
      , "to":130
    }
    , {
      "from":189
      , "to":188
    }
    , {
      "from":130
      , "to":188
    }
    , {
      "from":152
      , "to":189
    }
    , {
      "from":153
      , "to":189
    }
    , {
      "from":203
      , "to":132
    }
    , {
      "from":191
      , "to":190
    }
    , {
      "from":127
      , "to":190
    }
    , {
      "from":156
      , "to":191
    }
    , {
      "from":191
      , "to":134
    }
    , {
      "from":199
      , "to":135
    }
    , {
      "from":135
      , "to":192
    }
    , {
      "from":134
      , "to":192
    }
    , {
      "from":157
      , "to":193
    }
    , {
      "from":158
      , "to":193
    }
    , {
      "from":141
      , "to":194
    }
    , {
      "from":126
      , "to":194
    }
    , {
      "from":159
      , "to":195
    }
    , {
      "from":160
      , "to":195
    }
    , {
      "from":161
      , "to":195
    }
    , {
      "from":162
      , "to":195
    }
    , {
      "from":163
      , "to":195
    }
    , {
      "from":195
      , "to":138
    }
    , {
      "from":197
      , "to":196
    }
    , {
      "from":138
      , "to":196
    }
    , {
      "from":164
      , "to":197
    }
    , {
      "from":165
      , "to":197
    }
    , {
      "from":166
      , "to":197
    }
    , {
      "from":167
      , "to":197
    }
    , {
      "from":197
      , "to":140
    }
    , {
      "from":140
      , "to":141
    }
    , {
      "from":195
      , "to":141
    }
    , {
      "from":141
      , "to":142
    }
    , {
      "from":199
      , "to":198
    }
    , {
      "from":142
      , "to":198
    }
    , {
      "from":168
      , "to":199
    }
    , {
      "from":169
      , "to":199
    }
    , {
      "from":187
      , "to":200
    }
    , {
      "from":170
      , "to":201
    }
    , {
      "from":171
      , "to":201
    }
    , {
      "from":172
      , "to":201
    }
    , {
      "from":189
      , "to":202
    }
    , {
      "from":174
      , "to":203
    }
    , {
      "from":175
      , "to":203
    }
    , {
      "from":176
      , "to":203
    }
    , {
      "from":177
      , "to":203
    }
    , {
      "from":178
      , "to":146
    }
    , {
      "from":180
      , "to":147
    }
    , {
      "from":147
      , "to":148
    }
    , {
      "from":182
      , "to":149
    }
    , {
      "from":184
      , "to":150
    }
    , {
      "from":186
      , "to":151
    }
    , {
      "from":188
      , "to":152
    }
    , {
      "from":152
      , "to":153
    }
    , {
      "from":190
      , "to":154
    }
    , {
      "from":190
      , "to":155
    }
    , {
      "from":154
      , "to":156
    }
    , {
      "from":155
      , "to":156
    }
    , {
      "from":192
      , "to":157
    }
    , {
      "from":157
      , "to":158
    }
    , {
      "from":194
      , "to":159
    }
    , {
      "from":194
      , "to":160
    }
    , {
      "from":194
      , "to":161
    }
    , {
      "from":161
      , "to":162
    }
    , {
      "from":160
      , "to":162
    }
    , {
      "from":160
      , "to":163
    }
    , {
      "from":161
      , "to":163
    }
    , {
      "from":162
      , "to":163
    }
    , {
      "from":196
      , "to":164
    }
    , {
      "from":196
      , "to":165
    }
    , {
      "from":165
      , "to":166
    }
    , {
      "from":164
      , "to":166
    }
    , {
      "from":164
      , "to":167
    }
    , {
      "from":165
      , "to":167
    }
    , {
      "from":166
      , "to":167
    }
    , {
      "from":198
      , "to":168
    }
    , {
      "from":168
      , "to":169
    }
    , {
      "from":200
      , "to":170
    }
    , {
      "from":170
      , "to":171
    }
    , {
      "from":171
      , "to":172
    }
    , {
      "from":202
      , "to":173
    }
    , {
      "from":173
      , "to":174
    }
    , {
      "from":174
      , "to":175
    }
    , {
      "from":202
      , "to":176
    }
    , {
      "from":175
      , "to":177
    }
    , {
      "from":176
      , "to":177
    }
    , {
      "from":20
      , "to":170
    }
    , {
      "from":158
      , "to":20
    }
    , {
      "from":20
      , "to":147
    }
    , {
      "from":169
      , "to":20
    }
    , {
      "from":20
      , "to":148
    }
    , {
      "from":20
      , "to":171
    }
    , {
      "from":20
      , "to":176
    }
    , {
      "from":20
      , "to":151
    }
    , {
      "from":20
      , "to":150
    }
    , {
      "from":20
      , "to":159
    }
    , {
      "from":339
      , "to":286
    }
    , {
      "from":339
      , "to":287
    }
    , {
      "from":339
      , "to":289
    }
    , {
      "from":339
      , "to":305
    }
    , {
      "from":278
      , "to":339
    }
    , {
      "from":288
      , "to":339
    }
    , {
      "from":306
      , "to":339
    }
    , {
      "from":348
      , "to":285
    }
    , {
      "from":295
      , "to":348
    }
    , {
      "from":348
      , "to":297
    }
    , {
      "from":348
      , "to":284
    }
    , {
      "from":284
      , "to":348
    }
    , {
      "from":348
      , "to":292
    }
    , {
      "from":298
      , "to":348
    }
    , {
      "from":348
      , "to":300
    }
    , {
      "from":281
      , "to":348
    }
    , {
      "from":348
      , "to":293
    }
    , {
      "from":299
      , "to":348
    }
    , {
      "from":348
      , "to":304
    }
    , {
      "from":294
      , "to":348
    }
    , {
      "from":348
      , "to":296
    }
    , {
      "from":307
      , "to":348
    }
    , {
      "from":348
      , "to":309
    }
    , {
      "from":278
      , "to":311
    }
    , {
      "from":315
      , "to":312
    }
    , {
      "from":279
      , "to":313
    }
    , {
      "from":280
      , "to":313
    }
    , {
      "from":315
      , "to":314
    }
    , {
      "from":311
      , "to":314
    }
    , {
      "from":281
      , "to":315
    }
    , {
      "from":262
      , "to":255
    }
    , {
      "from":255
      , "to":256
    }
    , {
      "from":255
      , "to":257
    }
    , {
      "from":262
      , "to":316
    }
    , {
      "from":313
      , "to":316
    }
    , {
      "from":282
      , "to":317
    }
    , {
      "from":319
      , "to":318
    }
    , {
      "from":317
      , "to":318
    }
    , {
      "from":283
      , "to":319
    }
    , {
      "from":337
      , "to":260
    }
    , {
      "from":335
      , "to":260
    }
    , {
      "from":321
      , "to":320
    }
    , {
      "from":260
      , "to":320
    }
    , {
      "from":284
      , "to":321
    }
    , {
      "from":285
      , "to":321
    }
    , {
      "from":337
      , "to":262
    }
    , {
      "from":323
      , "to":322
    }
    , {
      "from":257
      , "to":322
    }
    , {
      "from":288
      , "to":323
    }
    , {
      "from":323
      , "to":264
    }
    , {
      "from":333
      , "to":265
    }
    , {
      "from":265
      , "to":324
    }
    , {
      "from":264
      , "to":324
    }
    , {
      "from":289
      , "to":325
    }
    , {
      "from":290
      , "to":325
    }
    , {
      "from":273
      , "to":326
    }
    , {
      "from":256
      , "to":326
    }
    , {
      "from":291
      , "to":327
    }
    , {
      "from":329
      , "to":268
    }
    , {
      "from":268
      , "to":269
    }
    , {
      "from":329
      , "to":328
    }
    , {
      "from":327
      , "to":328
    }
    , {
      "from":292
      , "to":329
    }
    , {
      "from":293
      , "to":329
    }
    , {
      "from":294
      , "to":329
    }
    , {
      "from":295
      , "to":329
    }
    , {
      "from":331
      , "to":330
    }
    , {
      "from":269
      , "to":330
    }
    , {
      "from":296
      , "to":331
    }
    , {
      "from":297
      , "to":331
    }
    , {
      "from":298
      , "to":331
    }
    , {
      "from":299
      , "to":331
    }
    , {
      "from":331
      , "to":272
    }
    , {
      "from":272
      , "to":273
    }
    , {
      "from":268
      , "to":273
    }
    , {
      "from":273
      , "to":274
    }
    , {
      "from":333
      , "to":332
    }
    , {
      "from":274
      , "to":332
    }
    , {
      "from":300
      , "to":333
    }
    , {
      "from":301
      , "to":333
    }
    , {
      "from":319
      , "to":334
    }
    , {
      "from":302
      , "to":335
    }
    , {
      "from":303
      , "to":335
    }
    , {
      "from":304
      , "to":335
    }
    , {
      "from":321
      , "to":336
    }
    , {
      "from":306
      , "to":337
    }
    , {
      "from":307
      , "to":337
    }
    , {
      "from":308
      , "to":337
    }
    , {
      "from":309
      , "to":337
    }
    , {
      "from":310
      , "to":278
    }
    , {
      "from":312
      , "to":279
    }
    , {
      "from":279
      , "to":280
    }
    , {
      "from":314
      , "to":281
    }
    , {
      "from":316
      , "to":282
    }
    , {
      "from":318
      , "to":283
    }
    , {
      "from":320
      , "to":284
    }
    , {
      "from":284
      , "to":285
    }
    , {
      "from":322
      , "to":286
    }
    , {
      "from":322
      , "to":287
    }
    , {
      "from":286
      , "to":288
    }
    , {
      "from":287
      , "to":288
    }
    , {
      "from":324
      , "to":289
    }
    , {
      "from":289
      , "to":290
    }
    , {
      "from":326
      , "to":291
    }
    , {
      "from":328
      , "to":292
    }
    , {
      "from":328
      , "to":293
    }
    , {
      "from":293
      , "to":294
    }
    , {
      "from":292
      , "to":294
    }
    , {
      "from":292
      , "to":295
    }
    , {
      "from":293
      , "to":295
    }
    , {
      "from":294
      , "to":295
    }
    , {
      "from":330
      , "to":296
    }
    , {
      "from":330
      , "to":297
    }
    , {
      "from":297
      , "to":298
    }
    , {
      "from":296
      , "to":298
    }
    , {
      "from":296
      , "to":299
    }
    , {
      "from":297
      , "to":299
    }
    , {
      "from":298
      , "to":299
    }
    , {
      "from":332
      , "to":300
    }
    , {
      "from":300
      , "to":301
    }
    , {
      "from":334
      , "to":302
    }
    , {
      "from":302
      , "to":303
    }
    , {
      "from":303
      , "to":304
    }
    , {
      "from":336
      , "to":305
    }
    , {
      "from":305
      , "to":306
    }
    , {
      "from":306
      , "to":307
    }
    , {
      "from":336
      , "to":308
    }
    , {
      "from":307
      , "to":309
    }
    , {
      "from":308
      , "to":309
    }
    , {
      "from":20
      , "to":291
    }
    , {
      "from":20
      , "to":280
    }
    , {
      "from":20
      , "to":302
    }
    , {
      "from":20
      , "to":303
    }
    , {
      "from":20
      , "to":282
    }
    , {
      "from":20
      , "to":283
    }
    , {
      "from":301
      , "to":20
    }
    , {
      "from":20
      , "to":279
    }
    , {
      "from":20
      , "to":308
    }
    , {
      "from":290
      , "to":20
    }
    , {
      "from":419
      , "to":394
    }
    , {
      "from":393
      , "to":419
    }
    , {
      "from":419
      , "to":401
    }
    , {
      "from":396
      , "to":419
    }
    , {
      "from":419
      , "to":395
    }
    , {
      "from":402
      , "to":419
    }
    , {
      "from":419
      , "to":404
    }
    , {
      "from":419
      , "to":397
    }
    , {
      "from":419
      , "to":398
    }
    , {
      "from":403
      , "to":419
    }
    , {
      "from":419
      , "to":400
    }
    , {
      "from":407
      , "to":419
    }
    , {
      "from":392
      , "to":419
    }
    , {
      "from":391
      , "to":409
    }
    , {
      "from":392
      , "to":409
    }
    , {
      "from":393
      , "to":409
    }
    , {
      "from":411
      , "to":410
    }
    , {
      "from":409
      , "to":410
    }
    , {
      "from":394
      , "to":411
    }
    , {
      "from":395
      , "to":411
    }
    , {
      "from":396
      , "to":411
    }
    , {
      "from":415
      , "to":412
    }
    , {
      "from":397
      , "to":413
    }
    , {
      "from":398
      , "to":413
    }
    , {
      "from":399
      , "to":413
    }
    , {
      "from":415
      , "to":414
    }
    , {
      "from":417
      , "to":414
    }
    , {
      "from":400
      , "to":415
    }
    , {
      "from":401
      , "to":415
    }
    , {
      "from":402
      , "to":415
    }
    , {
      "from":403
      , "to":415
    }
    , {
      "from":411
      , "to":416
    }
    , {
      "from":404
      , "to":417
    }
    , {
      "from":405
      , "to":417
    }
    , {
      "from":406
      , "to":417
    }
    , {
      "from":407
      , "to":417
    }
    , {
      "from":408
      , "to":391
    }
    , {
      "from":391
      , "to":392
    }
    , {
      "from":391
      , "to":393
    }
    , {
      "from":410
      , "to":394
    }
    , {
      "from":410
      , "to":395
    }
    , {
      "from":394
      , "to":396
    }
    , {
      "from":395
      , "to":396
    }
    , {
      "from":412
      , "to":397
    }
    , {
      "from":412
      , "to":398
    }
    , {
      "from":397
      , "to":399
    }
    , {
      "from":398
      , "to":399
    }
    , {
      "from":414
      , "to":400
    }
    , {
      "from":414
      , "to":401
    }
    , {
      "from":400
      , "to":402
    }
    , {
      "from":401
      , "to":402
    }
    , {
      "from":400
      , "to":403
    }
    , {
      "from":402
      , "to":403
    }
    , {
      "from":416
      , "to":404
    }
    , {
      "from":404
      , "to":405
    }
    , {
      "from":404
      , "to":406
    }
    , {
      "from":404
      , "to":407
    }
    , {
      "from":20
      , "to":391
    }
    , {
      "from":405
      , "to":20
    }
    , {
      "from":399
      , "to":20
    }
    , {
      "from":406
      , "to":20
    }
    , {
      "from":452
      , "to":456
    }
    , {
      "from":453
      , "to":456
    }
    , {
      "from":454
      , "to":456
    }
    , {
      "from":455
      , "to":452
    }
    , {
      "from":455
      , "to":453
    }
    , {
      "from":452
      , "to":454
    }
    , {
      "from":453
      , "to":454
    }
    , {
      "from":454
      , "to":20
    }
    , {
      "from":20
      , "to":453
    }
    , {
      "from":20
      , "to":452
    }
    , {
      "from":459
      , "to":467
    }
    , {
      "from":460
      , "to":467
    }
    , {
      "from":461
      , "to":467
    }
    , {
      "from":462
      , "to":467
    }
    , {
      "from":463
      , "to":467
    }
    , {
      "from":464
      , "to":467
    }
    , {
      "from":465
      , "to":467
    }
    , {
      "from":466
      , "to":459
    }
    , {
      "from":459
      , "to":460
    }
    , {
      "from":460
      , "to":461
    }
    , {
      "from":459
      , "to":461
    }
    , {
      "from":459
      , "to":462
    }
    , {
      "from":460
      , "to":462
    }
    , {
      "from":461
      , "to":463
    }
    , {
      "from":459
      , "to":463
    }
    , {
      "from":460
      , "to":463
    }
    , {
      "from":462
      , "to":463
    }
    , {
      "from":459
      , "to":464
    }
    , {
      "from":460
      , "to":464
    }
    , {
      "from":463
      , "to":465
    }
    , {
      "from":459
      , "to":465
    }
    , {
      "from":460
      , "to":465
    }
    , {
      "from":464
      , "to":465
    }
    , {
      "from":20
      , "to":459
    }
    , {
      "from":461
      , "to":20
    }
    , {
      "from":463
      , "to":20
    }
    , {
      "from":20
      , "to":462
    }
    , {
      "from":20
      , "to":464
    }
    , {
      "from":465
      , "to":20
    }
    , {
      "from":20
      , "to":460
    }
    , {
      "from":470
      , "to":474
    }
    , {
      "from":471
      , "to":474
    }
    , {
      "from":472
      , "to":474
    }
    , {
      "from":473
      , "to":470
    }
    , {
      "from":473
      , "to":471
    }
    , {
      "from":470
      , "to":472
    }
    , {
      "from":471
      , "to":472
    }
    , {
      "from":20
      , "to":471
    }
    , {
      "from":472
      , "to":20
    }
    , {
      "from":20
      , "to":470
    }
  ]
}
