
ubuntu-preinstalled/fusermount:     file format elf32-littlearm


Disassembly of section .init:

00000e80 <.init>:
 e80:	push	{r3, lr}
 e84:	bl	2edc <mount@plt+0x1cc0>
 e88:	pop	{r3, pc}

Disassembly of section .plt:

00000e8c <strstr@plt-0x14>:
     e8c:	push	{lr}		; (str lr, [sp, #-4]!)
     e90:	ldr	lr, [pc, #4]	; e9c <strstr@plt-0x4>
     e94:	add	lr, pc, lr
     e98:	ldr	pc, [lr, #8]!
     e9c:	andeq	r5, r1, r0

00000ea0 <strstr@plt>:
     ea0:	add	ip, pc, #0, 12
     ea4:	add	ip, ip, #86016	; 0x15000
     ea8:	ldr	pc, [ip, #0]!

00000eac <strcmp@plt>:
     eac:	add	ip, pc, #0, 12
     eb0:	add	ip, ip, #20, 20	; 0x14000
     eb4:	ldr	pc, [ip, #4088]!	; 0xff8

00000eb8 <__cxa_finalize@plt>:
     eb8:	add	ip, pc, #0, 12
     ebc:	add	ip, ip, #20, 20	; 0x14000
     ec0:	ldr	pc, [ip, #4080]!	; 0xff0

00000ec4 <strtol@plt>:
     ec4:	add	ip, pc, #0, 12
     ec8:	add	ip, ip, #20, 20	; 0x14000
     ecc:	ldr	pc, [ip, #4072]!	; 0xfe8

00000ed0 <getpwuid@plt>:
     ed0:	add	ip, pc, #0, 12
     ed4:	add	ip, ip, #20, 20	; 0x14000
     ed8:	ldr	pc, [ip, #4064]!	; 0xfe0

00000edc <__isoc99_fscanf@plt>:
     edc:	add	ip, pc, #0, 12
     ee0:	add	ip, ip, #20, 20	; 0x14000
     ee4:	ldr	pc, [ip, #4056]!	; 0xfd8

00000ee8 <fopen@plt>:
     ee8:	add	ip, pc, #0, 12
     eec:	add	ip, ip, #20, 20	; 0x14000
     ef0:	ldr	pc, [ip, #4048]!	; 0xfd0

00000ef4 <getuid@plt>:
     ef4:	add	ip, pc, #0, 12
     ef8:	add	ip, ip, #20, 20	; 0x14000
     efc:	ldr	pc, [ip, #4040]!	; 0xfc8

00000f00 <sigprocmask@plt>:
     f00:	add	ip, pc, #0, 12
     f04:	add	ip, ip, #20, 20	; 0x14000
     f08:	ldr	pc, [ip, #4032]!	; 0xfc0

00000f0c <__memmove_chk@plt>:
     f0c:	add	ip, pc, #0, 12
     f10:	add	ip, ip, #20, 20	; 0x14000
     f14:	ldr	pc, [ip, #4024]!	; 0xfb8

00000f18 <free@plt>:
     f18:	add	ip, pc, #0, 12
     f1c:	add	ip, ip, #20, 20	; 0x14000
     f20:	ldr	pc, [ip, #4016]!	; 0xfb0

00000f24 <fgets@plt>:
     f24:	add	ip, pc, #0, 12
     f28:	add	ip, ip, #20, 20	; 0x14000
     f2c:	ldr	pc, [ip, #4008]!	; 0xfa8

00000f30 <statfs@plt>:
     f30:	add	ip, pc, #0, 12
     f34:	add	ip, ip, #20, 20	; 0x14000
     f38:	ldr	pc, [ip, #4000]!	; 0xfa0

00000f3c <ferror@plt>:
     f3c:	add	ip, pc, #0, 12
     f40:	add	ip, ip, #20, 20	; 0x14000
     f44:	ldr	pc, [ip, #3992]!	; 0xf98

00000f48 <memcpy@plt>:
     f48:	add	ip, pc, #0, 12
     f4c:	add	ip, ip, #20, 20	; 0x14000
     f50:	ldr	pc, [ip, #3984]!	; 0xf90

00000f54 <sendmsg@plt>:
     f54:	add	ip, pc, #0, 12
     f58:	add	ip, ip, #20, 20	; 0x14000
     f5c:	ldr	pc, [ip, #3976]!	; 0xf88

00000f60 <uname@plt>:
     f60:	add	ip, pc, #0, 12
     f64:	add	ip, ip, #20, 20	; 0x14000
     f68:	ldr	pc, [ip, #3968]!	; 0xf80

00000f6c <strdup@plt>:
     f6c:	add	ip, pc, #0, 12
     f70:	add	ip, ip, #20, 20	; 0x14000
     f74:	ldr	pc, [ip, #3960]!	; 0xf78

00000f78 <__stack_chk_fail@plt>:
     f78:	add	ip, pc, #0, 12
     f7c:	add	ip, ip, #20, 20	; 0x14000
     f80:	ldr	pc, [ip, #3952]!	; 0xf70

00000f84 <realloc@plt>:
     f84:	add	ip, pc, #0, 12
     f88:	add	ip, ip, #20, 20	; 0x14000
     f8c:	ldr	pc, [ip, #3944]!	; 0xf68

00000f90 <chdir@plt>:
     f90:	add	ip, pc, #0, 12
     f94:	add	ip, ip, #20, 20	; 0x14000
     f98:	ldr	pc, [ip, #3936]!	; 0xf60

00000f9c <geteuid@plt>:
     f9c:	add	ip, pc, #0, 12
     fa0:	add	ip, ip, #20, 20	; 0x14000
     fa4:	ldr	pc, [ip, #3928]!	; 0xf58

00000fa8 <perror@plt>:
     fa8:	add	ip, pc, #0, 12
     fac:	add	ip, ip, #20, 20	; 0x14000
     fb0:	ldr	pc, [ip, #3920]!	; 0xf50

00000fb4 <strcat@plt>:
     fb4:	add	ip, pc, #0, 12
     fb8:	add	ip, ip, #20, 20	; 0x14000
     fbc:	ldr	pc, [ip, #3912]!	; 0xf48

00000fc0 <__realpath_chk@plt>:
     fc0:	add	ip, pc, #0, 12
     fc4:	add	ip, ip, #20, 20	; 0x14000
     fc8:	ldr	pc, [ip, #3904]!	; 0xf40

00000fcc <waitpid@plt>:
     fcc:	add	ip, pc, #0, 12
     fd0:	add	ip, ip, #20, 20	; 0x14000
     fd4:	ldr	pc, [ip, #3896]!	; 0xf38

00000fd8 <strcpy@plt>:
     fd8:	add	ip, pc, #0, 12
     fdc:	add	ip, ip, #20, 20	; 0x14000
     fe0:	ldr	pc, [ip, #3888]!	; 0xf30

00000fe4 <getmntent@plt>:
     fe4:	add	ip, pc, #0, 12
     fe8:	add	ip, ip, #20, 20	; 0x14000
     fec:	ldr	pc, [ip, #3880]!	; 0xf28

00000ff0 <opendir@plt>:
     ff0:	add	ip, pc, #0, 12
     ff4:	add	ip, ip, #20, 20	; 0x14000
     ff8:	ldr	pc, [ip, #3872]!	; 0xf20

00000ffc <umount2@plt>:
     ffc:	add	ip, pc, #0, 12
    1000:	add	ip, ip, #20, 20	; 0x14000
    1004:	ldr	pc, [ip, #3864]!	; 0xf18

00001008 <getenv@plt>:
    1008:	add	ip, pc, #0, 12
    100c:	add	ip, ip, #20, 20	; 0x14000
    1010:	ldr	pc, [ip, #3856]!	; 0xf10

00001014 <malloc@plt>:
    1014:	add	ip, pc, #0, 12
    1018:	add	ip, ip, #20, 20	; 0x14000
    101c:	ldr	pc, [ip, #3848]!	; 0xf08

00001020 <sigaddset@plt>:
    1020:	add	ip, pc, #0, 12
    1024:	add	ip, ip, #20, 20	; 0x14000
    1028:	ldr	pc, [ip, #3840]!	; 0xf00

0000102c <__libc_start_main@plt>:
    102c:	add	ip, pc, #0, 12
    1030:	add	ip, ip, #20, 20	; 0x14000
    1034:	ldr	pc, [ip, #3832]!	; 0xef8

00001038 <strerror@plt>:
    1038:	add	ip, pc, #0, 12
    103c:	add	ip, ip, #20, 20	; 0x14000
    1040:	ldr	pc, [ip, #3824]!	; 0xef0

00001044 <__fxstat@plt>:
    1044:	add	ip, pc, #0, 12
    1048:	add	ip, ip, #20, 20	; 0x14000
    104c:	ldr	pc, [ip, #3816]!	; 0xee8

00001050 <clone@plt>:
    1050:	add	ip, pc, #0, 12
    1054:	add	ip, ip, #20, 20	; 0x14000
    1058:	ldr	pc, [ip, #3808]!	; 0xee0

0000105c <__gmon_start__@plt>:
    105c:	add	ip, pc, #0, 12
    1060:	add	ip, ip, #20, 20	; 0x14000
    1064:	ldr	pc, [ip, #3800]!	; 0xed8

00001068 <open@plt>:
    1068:	add	ip, pc, #0, 12
    106c:	add	ip, ip, #20, 20	; 0x14000
    1070:	ldr	pc, [ip, #3792]!	; 0xed0

00001074 <getopt_long@plt>:
    1074:	add	ip, pc, #0, 12
    1078:	add	ip, ip, #20, 20	; 0x14000
    107c:	ldr	pc, [ip, #3784]!	; 0xec8

00001080 <__ctype_b_loc@plt>:
    1080:	add	ip, pc, #0, 12
    1084:	add	ip, ip, #20, 20	; 0x14000
    1088:	ldr	pc, [ip, #3776]!	; 0xec0

0000108c <getcwd@plt>:
    108c:	add	ip, pc, #0, 12
    1090:	add	ip, ip, #20, 20	; 0x14000
    1094:	ldr	pc, [ip, #3768]!	; 0xeb8

00001098 <exit@plt>:
    1098:	add	ip, pc, #0, 12
    109c:	add	ip, ip, #20, 20	; 0x14000
    10a0:	ldr	pc, [ip, #3760]!	; 0xeb0

000010a4 <strlen@plt>:
    10a4:	add	ip, pc, #0, 12
    10a8:	add	ip, ip, #20, 20	; 0x14000
    10ac:	ldr	pc, [ip, #3752]!	; 0xea8

000010b0 <setsid@plt>:
    10b0:	add	ip, pc, #0, 12
    10b4:	add	ip, ip, #20, 20	; 0x14000
    10b8:	ldr	pc, [ip, #3744]!	; 0xea0

000010bc <strchr@plt>:
    10bc:	add	ip, pc, #0, 12
    10c0:	add	ip, ip, #20, 20	; 0x14000
    10c4:	ldr	pc, [ip, #3736]!	; 0xe98

000010c8 <setreuid@plt>:
    10c8:	add	ip, pc, #0, 12
    10cc:	add	ip, ip, #20, 20	; 0x14000
    10d0:	ldr	pc, [ip, #3728]!	; 0xe90

000010d4 <sigfillset@plt>:
    10d4:	add	ip, pc, #0, 12
    10d8:	add	ip, ip, #20, 20	; 0x14000
    10dc:	ldr	pc, [ip, #3720]!	; 0xe88

000010e0 <__errno_location@plt>:
    10e0:	add	ip, pc, #0, 12
    10e4:	add	ip, ip, #20, 20	; 0x14000
    10e8:	ldr	pc, [ip, #3712]!	; 0xe80

000010ec <__sprintf_chk@plt>:
    10ec:	add	ip, pc, #0, 12
    10f0:	add	ip, ip, #20, 20	; 0x14000
    10f4:	ldr	pc, [ip, #3704]!	; 0xe78

000010f8 <setfsuid@plt>:
    10f8:	add	ip, pc, #0, 12
    10fc:	add	ip, ip, #20, 20	; 0x14000
    1100:	ldr	pc, [ip, #3696]!	; 0xe70

00001104 <__isoc99_sscanf@plt>:
    1104:	add	ip, pc, #0, 12
    1108:	add	ip, ip, #20, 20	; 0x14000
    110c:	ldr	pc, [ip, #3688]!	; 0xe68

00001110 <setfsgid@plt>:
    1110:			; <UNDEFINED> instruction: 0xe7fd4778
    1114:	add	ip, pc, #0, 12
    1118:	add	ip, ip, #20, 20	; 0x14000
    111c:	ldr	pc, [ip, #3676]!	; 0xe5c

00001120 <getgid@plt>:
    1120:	add	ip, pc, #0, 12
    1124:	add	ip, ip, #20, 20	; 0x14000
    1128:	ldr	pc, [ip, #3668]!	; 0xe54

0000112c <lockf@plt>:
    112c:	add	ip, pc, #0, 12
    1130:	add	ip, ip, #20, 20	; 0x14000
    1134:	ldr	pc, [ip, #3660]!	; 0xe4c

00001138 <__printf_chk@plt>:
    1138:	add	ip, pc, #0, 12
    113c:	add	ip, ip, #20, 20	; 0x14000
    1140:	ldr	pc, [ip, #3652]!	; 0xe44

00001144 <__fprintf_chk@plt>:
    1144:	add	ip, pc, #0, 12
    1148:	add	ip, ip, #20, 20	; 0x14000
    114c:	ldr	pc, [ip, #3644]!	; 0xe3c

00001150 <access@plt>:
    1150:	add	ip, pc, #0, 12
    1154:	add	ip, ip, #20, 20	; 0x14000
    1158:	ldr	pc, [ip, #3636]!	; 0xe34

0000115c <fclose@plt>:
    115c:	add	ip, pc, #0, 12
    1160:	add	ip, ip, #20, 20	; 0x14000
    1164:	ldr	pc, [ip, #3628]!	; 0xe2c

00001168 <endmntent@plt>:
    1168:	add	ip, pc, #0, 12
    116c:	add	ip, ip, #20, 20	; 0x14000
    1170:	ldr	pc, [ip, #3620]!	; 0xe24

00001174 <sigemptyset@plt>:
    1174:	add	ip, pc, #0, 12
    1178:	add	ip, ip, #20, 20	; 0x14000
    117c:	ldr	pc, [ip, #3612]!	; 0xe1c

00001180 <fork@plt>:
    1180:	add	ip, pc, #0, 12
    1184:	add	ip, ip, #20, 20	; 0x14000
    1188:	ldr	pc, [ip, #3604]!	; 0xe14

0000118c <execle@plt>:
    118c:	add	ip, pc, #0, 12
    1190:	add	ip, ip, #20, 20	; 0x14000
    1194:	ldr	pc, [ip, #3596]!	; 0xe0c

00001198 <readdir@plt>:
    1198:	add	ip, pc, #0, 12
    119c:	add	ip, ip, #20, 20	; 0x14000
    11a0:	ldr	pc, [ip, #3588]!	; 0xe04

000011a4 <strrchr@plt>:
    11a4:	add	ip, pc, #0, 12
    11a8:	add	ip, ip, #20, 20	; 0x14000
    11ac:	ldr	pc, [ip, #3580]!	; 0xdfc

000011b0 <setuid@plt>:
    11b0:	add	ip, pc, #0, 12
    11b4:	add	ip, ip, #20, 20	; 0x14000
    11b8:	ldr	pc, [ip, #3572]!	; 0xdf4

000011bc <setmntent@plt>:
    11bc:	add	ip, pc, #0, 12
    11c0:	add	ip, ip, #20, 20	; 0x14000
    11c4:	ldr	pc, [ip, #3564]!	; 0xdec

000011c8 <__lxstat@plt>:
    11c8:	add	ip, pc, #0, 12
    11cc:	add	ip, ip, #20, 20	; 0x14000
    11d0:	ldr	pc, [ip, #3556]!	; 0xde4

000011d4 <umask@plt>:
    11d4:	add	ip, pc, #0, 12
    11d8:	add	ip, ip, #20, 20	; 0x14000
    11dc:	ldr	pc, [ip, #3548]!	; 0xddc

000011e0 <strncmp@plt>:
    11e0:	add	ip, pc, #0, 12
    11e4:	add	ip, ip, #20, 20	; 0x14000
    11e8:	ldr	pc, [ip, #3540]!	; 0xdd4

000011ec <abort@plt>:
    11ec:	add	ip, pc, #0, 12
    11f0:	add	ip, ip, #20, 20	; 0x14000
    11f4:	ldr	pc, [ip, #3532]!	; 0xdcc

000011f8 <recv@plt>:
    11f8:	add	ip, pc, #0, 12
    11fc:	add	ip, ip, #20, 20	; 0x14000
    1200:	ldr	pc, [ip, #3524]!	; 0xdc4

00001204 <close@plt>:
    1204:	add	ip, pc, #0, 12
    1208:	add	ip, ip, #20, 20	; 0x14000
    120c:	ldr	pc, [ip, #3516]!	; 0xdbc

00001210 <closedir@plt>:
    1210:	add	ip, pc, #0, 12
    1214:	add	ip, ip, #20, 20	; 0x14000
    1218:	ldr	pc, [ip, #3508]!	; 0xdb4

0000121c <mount@plt>:
    121c:	add	ip, pc, #0, 12
    1220:	add	ip, ip, #20, 20	; 0x14000
    1224:	ldr	pc, [ip, #3500]!	; 0xdac

Disassembly of section .text:

00001228 <.text>:
    1228:	svcmi	0x00f0e92d
    122c:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    1230:	strmi	r8, [sp], -r8, lsl #22
    1234:	stccs	8, cr15, [r4], {223}	; 0xdf
    1238:	stccc	8, cr15, [r4], {223}	; 0xdf
    123c:	stmdavs	ip, {r1, r3, r4, r5, r6, sl, lr}
    1240:	cfstr64vc	mvdx15, [r9, #-692]!	; 0xfffffd4c
    1244:	ldclhi	8, cr15, [ip], #-892	; 0xfffffc84
    1248:			; <UNDEFINED> instruction: 0x462058d3
    124c:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
    1250:			; <UNDEFINED> instruction: 0xf04f93e7
    1254:			; <UNDEFINED> instruction: 0xf7ff0300
    1258:			; <UNDEFINED> instruction: 0xf8dfee8a
    125c:	ldrbtmi	r2, [sl], #-3180	; 0xfffff394
    1260:	andsvs	r9, r0, r5
    1264:			; <UNDEFINED> instruction: 0xf0012800
    1268:			; <UNDEFINED> instruction: 0xf8df84ce
    126c:			; <UNDEFINED> instruction: 0xf8df6c60
    1270:			; <UNDEFINED> instruction: 0xf8dfbc60
    1274:	ldrbtmi	r9, [lr], #-3168	; 0xfffff3a0
    1278:	mrrcge	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
    127c:	ldrbtmi	r4, [r9], #1275	; 0x4fb
    1280:	strdcs	r4, [r0], -sl
    1284:	andls	r4, r0, fp, asr r6
    1288:	strtmi	r4, [r9], -sl, asr #12
    128c:			; <UNDEFINED> instruction: 0xf7ff4638
    1290:	mcrrne	14, 15, lr, r4, cr2
    1294:	ldmdacc	r6, {r1, r6, ip, lr, pc}^
    1298:	vadd.i8	d2, d0, d20
    129c:	ldm	pc, {r5, sl, pc}^	; <UNPREDICTABLE>
    12a0:	ldmdaeq	r2, {r4, ip, sp, lr, pc}
    12a4:	ldreq	r0, [lr], #-1054	; 0xfffffbe2
    12a8:	ldreq	r0, [lr], #-1054	; 0xfffffbe2
    12ac:	ldreq	r0, [lr], #-1054	; 0xfffffbe2
    12b0:	ldreq	r0, [lr], #-1054	; 0xfffffbe2
    12b4:	ldreq	r0, [lr], #-1054	; 0xfffffbe2
    12b8:	ldreq	r0, [lr], #-1054	; 0xfffffbe2
    12bc:	ldreq	r0, [lr], #-1054	; 0xfffffbe2
    12c0:	ldreq	r0, [lr], #-1054	; 0xfffffbe2
    12c4:	ldmdaeq	lr, {r1, r2, r3, r4, sl}
    12c8:	ldreq	r0, [lr], #-1054	; 0xfffffbe2
    12cc:	ldreq	r0, [lr], #-1054	; 0xfffffbe2
    12d0:	ldreq	r0, [lr], #-1054	; 0xfffffbe2
    12d4:	ldreq	r0, [lr], #-55	; 0xffffffc9
    12d8:	ldreq	r0, [lr], #-51	; 0xffffffcd
    12dc:	ldreq	r0, [lr], #-1054	; 0xfffffbe2
    12e0:	ldreq	r0, [lr], #-44	; 0xffffffd4
    12e4:	ldreq	r0, [lr], #-1054	; 0xfffffbe2
    12e8:	eoreq	r0, r5, lr, lsl r4
    12ec:	blcc	ffb3f670 <mount@plt+0xffb3e454>
    12f0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    12f4:	tstcs	r0, r3, asr #17	; <UNPREDICTABLE>
    12f8:			; <UNDEFINED> instruction: 0xf8dfe7c3
    12fc:	andcs	r3, r1, #228, 22	; 0x39000
    1300:			; <UNDEFINED> instruction: 0xf8c3447b
    1304:	ldr	r2, [ip, ip, lsl #2]!
    1308:			; <UNDEFINED> instruction: 0xf8ca2301
    130c:			; <UNDEFINED> instruction: 0xe7b83114
    1310:	blcc	ff43f694 <mount@plt+0xff43e478>
    1314:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1318:			; <UNDEFINED> instruction: 0xe7b2681e
    131c:	blcc	ff23f6a0 <mount@plt+0xff23e484>
    1320:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
    1324:			; <UNDEFINED> instruction: 0x2110f8d3
    1328:	cmple	fp, r0, lsl #20
    132c:	blcc	fef3f6b0 <mount@plt+0xfef3e494>
    1330:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1334:	adcsmi	r6, fp, #1769472	; 0x1b0000
    1338:	movthi	pc, #21121	; 0x5281	; <UNPREDICTABLE>
    133c:	adcsmi	r1, sl, #23040	; 0x5a00
    1340:	adchi	pc, r0, #268435468	; 0x1000000c
    1344:	eorne	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    1348:			; <UNDEFINED> instruction: 0xf7ff9106
    134c:	stmdbls	r6, {r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    1350:			; <UNDEFINED> instruction: 0xf0402800
    1354:	stmdals	r5, {r0, r1, r3, r4, r5, r7, r8, r9, pc}
    1358:	ldc2l	0, cr15, [sl], {2}
    135c:	beq	43cb84 <mount@plt+0x43b968>
    1360:			; <UNDEFINED> instruction: 0xf0002800
    1364:			; <UNDEFINED> instruction: 0xf8df83b7
    1368:	ldrbtmi	r0, [r8], #-2952	; 0xfffff478
    136c:	mrc	7, 0, APSR_nzcv, cr0, cr15, {7}
    1370:			; <UNDEFINED> instruction: 0xf0013001
    1374:			; <UNDEFINED> instruction: 0xf7ff8439
    1378:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    137c:	subshi	pc, sp, r1, asr #32
    1380:	blpl	1c3f704 <mount@plt+0x1c3e4e8>
    1384:			; <UNDEFINED> instruction: 0xf7ff201b
    1388:	ldrbtmi	lr, [sp], #-3878	; 0xfffff0da
    138c:	ldrdcc	pc, [ip, -r5]
    1390:	orrslt	r9, fp, #469762048	; 0x1c000000
    1394:	mcr	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1398:	blpl	173f71c <mount@plt+0x173e500>
    139c:			; <UNDEFINED> instruction: 0xf8d5447d
    13a0:	stmdacs	r0, {r4, r8, ip, pc}
    13a4:	sbchi	pc, r3, r0
    13a8:	svceq	0x0000f1b9
    13ac:	beq	43cc14 <mount@plt+0x43b9f8>
    13b0:	strbmi	fp, [r9], -ip, lsl #30
    13b4:			; <UNDEFINED> instruction: 0xf7ff2102
    13b8:	andcc	lr, r1, r2, lsr #28
    13bc:	strhi	pc, [sp, #-0]
    13c0:	blcs	e3f744 <mount@plt+0xe3e528>
    13c4:	bcc	ffe3f748 <mount@plt+0xffe3e52c>
    13c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    13cc:	blls	ff9db43c <mount@plt+0xff9da220>
    13d0:			; <UNDEFINED> instruction: 0xf041405a
    13d4:	andcs	r8, r0, lr, lsl #6
    13d8:	cfstr64vc	mvdx15, [r9, #-52]!	; 0xffffffcc
    13dc:	blhi	23c6d8 <mount@plt+0x23b4bc>
    13e0:	svchi	0x00f0e8bd
    13e4:	ldrdcc	pc, [ip, -r3]
    13e8:	orrsle	r2, pc, r0, lsl #22
    13ec:	blcs	43f770 <mount@plt+0x43e554>
    13f0:	bleq	43f774 <mount@plt+0x43e558>
    13f4:	ldrbtmi	r9, [sl], #-2821	; 0xfffff4fb
    13f8:	svclt	0x0077f000
    13fc:	bleq	23f780 <mount@plt+0x23e564>
    1400:			; <UNDEFINED> instruction: 0xf7ff4478
    1404:	andls	lr, r8, r2, lsl #28
    1408:			; <UNDEFINED> instruction: 0xf0012800
    140c:			; <UNDEFINED> instruction: 0xf7ff82f4
    1410:	stmdacs	r0, {r1, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    1414:	strhi	pc, [r5, #-64]	; 0xffffffc0
    1418:			; <UNDEFINED> instruction: 0xf8dfab17
    141c:	andcs	r0, r0, #240, 20	; 0xf0000
    1420:	ldrbtmi	r9, [r8], #-774	; 0xfffffcfa
    1424:			; <UNDEFINED> instruction: 0xf0014619
    1428:	andls	pc, r5, r5, ror #31
    142c:	stcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
    1430:			; <UNDEFINED> instruction: 0xf0402800
    1434:	blls	162804 <mount@plt+0x1615e8>
    1438:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    143c:			; <UNDEFINED> instruction: 0xf7ff84b4
    1440:	stmdacs	r0, {r1, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    1444:	strbthi	pc, [r5], #64	; 0x40	; <UNPREDICTABLE>
    1448:	bne	ff13f7cc <mount@plt+0xff13e5b0>
    144c:	beq	ff13f7d0 <mount@plt+0xff13e5b4>
    1450:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1454:	stcl	7, cr15, [r8, #-1020]	; 0xfffffc04
    1458:	stmdacs	r0, {r0, r7, r9, sl, lr}
    145c:	ldrbthi	pc, [fp], #0	; <UNPREDICTABLE>
    1460:	bcc	fed3f7e4 <mount@plt+0xfed3e5c8>
    1464:			; <UNDEFINED> instruction: 0xf8df2501
    1468:	svcge	0x00a7bab4
    146c:	movwls	r4, #38011	; 0x947b
    1470:			; <UNDEFINED> instruction: 0xf8df44fb
    1474:	strtmi	r3, [sl], ip, lsr #21
    1478:	movwls	r4, #42107	; 0xa47b
    147c:	vst1.16	{d20-d22}, [pc], sl
    1480:	ldrtmi	r7, [r8], -r0, lsl #3
    1484:	stcl	7, cr15, [lr, #-1020]	; 0xfffffc04
    1488:			; <UNDEFINED> instruction: 0xf0002800
    148c:	ldrtmi	r8, [r8], -fp, lsr #3
    1490:			; <UNDEFINED> instruction: 0xf0002d00
    1494:			; <UNDEFINED> instruction: 0xf7ff8184
    1498:	ldrtmi	lr, [r8], #-3590	; 0xfffff1fa
    149c:	stccc	8, cr15, [r1], {16}
    14a0:	svclt	0x00182b0a
    14a4:	mvnle	r2, r0, lsl #10
    14a8:	ldrtmi	r2, [r8], -r3, lsr #2
    14ac:	mcr	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    14b0:	movwcs	fp, #264	; 0x108
    14b4:	ldrtmi	r7, [r8], -r3
    14b8:	ldcl	7, cr15, [r4, #1020]!	; 0x3fc
    14bc:	ldmdane	sp!, {r0, fp, ip, sp}
    14c0:	ldcl	7, cr15, [lr, #1020]	; 0x3fc
    14c4:	stmdavs	r2, {r0, r2, r3, r4, r5, r7, r9, lr}
    14c8:	strtmi	sp, [fp], -fp, lsl #6
    14cc:	adcsmi	lr, fp, #2
    14d0:	movwle	r4, #26141	; 0x661d
    14d4:	blcc	52d50 <mount@plt+0x51b34>
    14d8:			; <UNDEFINED> instruction: 0xf8327829
    14dc:	streq	r1, [r8], #17
    14e0:			; <UNDEFINED> instruction: 0x463bd4f5
    14e4:	rsbvc	r2, r9, r0, lsl #2
    14e8:	movwcc	r4, #5661	; 0x161d
    14ec:			; <UNDEFINED> instruction: 0xf8327829
    14f0:	streq	r1, [r9], #17
    14f4:	adcsmi	sp, sp, #248, 8	; 0xf8000000
    14f8:	strtmi	sp, [r8], -r9
    14fc:	ldcl	7, cr15, [r2, #1020]	; 0x3fc
    1500:	vst1.8	{d20-d22}, [pc :128], r9
    1504:	mcrrne	3, 8, r7, r2, cr0
    1508:			; <UNDEFINED> instruction: 0xf7ff4638
    150c:			; <UNDEFINED> instruction: 0xf8dfed00
    1510:			; <UNDEFINED> instruction: 0x46381a14
    1514:			; <UNDEFINED> instruction: 0xf7ff4479
    1518:	stmdacs	r0, {r1, r3, r6, r7, sl, fp, sp, lr, pc}
    151c:	msrhi	SPSR_s, #64	; 0x40
    1520:	bcc	13f8a4 <mount@plt+0x13e688>
    1524:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1528:	tstcs	r8, r3, asr #17	; <UNPREDICTABLE>
    152c:			; <UNDEFINED> instruction: 0xf8dfe14e
    1530:			; <UNDEFINED> instruction: 0xf10d19fc
    1534:			; <UNDEFINED> instruction: 0xf8d50b78
    1538:	andcs	r3, r3, r4, lsl r1
    153c:			; <UNDEFINED> instruction: 0x465a4479
    1540:			; <UNDEFINED> instruction: 0xf7ff9306
    1544:	ldmdblt	r8!, {r1, r6, r9, sl, fp, sp, lr, pc}
    1548:			; <UNDEFINED> instruction: 0x3010f8db
    154c:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    1550:	svcmi	0x0020f5b3
    1554:	movwhi	pc, #16385	; 0x4001	; <UNPREDICTABLE>
    1558:	ldmibeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    155c:	sbcvc	pc, r0, #1325400064	; 0x4f000000
    1560:	ldrbtmi	r2, [r8], #-322	; 0xfffffebe
    1564:	stc	7, cr15, [r0, #1020]	; 0x3fc
    1568:	movwcc	r4, #5635	; 0x1603
    156c:			; <UNDEFINED> instruction: 0xf0019005
    1570:	andcs	r8, r0, #1073741847	; 0x40000017
    1574:			; <UNDEFINED> instruction: 0xf7ff2101
    1578:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    157c:	teqhi	r5, r1, asr #5	; <UNPREDICTABLE>
    1580:	svceq	0x0000f1b9
    1584:			; <UNDEFINED> instruction: 0xf04fbf18
    1588:			; <UNDEFINED> instruction: 0xf7ff0902
    158c:	stmdacs	r0, {r2, r4, r5, r7, sl, fp, sp, lr, pc}
    1590:	addshi	pc, r3, r0
    1594:			; <UNDEFINED> instruction: 0xfff2f001
    1598:	beq	43cdc8 <mount@plt+0x43bbac>
    159c:			; <UNDEFINED> instruction: 0xf0002800
    15a0:			; <UNDEFINED> instruction: 0xf8df80eb
    15a4:			; <UNDEFINED> instruction: 0xf8df5990
    15a8:	ldrbtmi	r1, [sp], #-2448	; 0xfffff670
    15ac:			; <UNDEFINED> instruction: 0x46284479
    15b0:	mcr	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    15b4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    15b8:	cmphi	r3, #1	; <UNPREDICTABLE>
    15bc:	ldc	7, cr15, [sl], {255}	; 0xff
    15c0:			; <UNDEFINED> instruction: 0xf8dfafa7
    15c4:	eorcs	r3, r0, #120, 18	; 0x1e0000
    15c8:	mufe	f2, f0, f1
    15cc:	ldrbtmi	sl, [fp], #-2576	; 0xfffff5f0
    15d0:	bvc	43ce04 <mount@plt+0x43bbe8>
    15d4:	ldrtmi	r9, [r8], -r0
    15d8:	stc	7, cr15, [r8, #1020]	; 0x3fc
    15dc:	stmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    15e0:	mcr	4, 0, r4, cr8, cr11, {3}
    15e4:			; <UNDEFINED> instruction: 0xf8df3a90
    15e8:	ldrbtmi	r3, [fp], #-2396	; 0xfffff6a4
    15ec:	bcc	43ce18 <mount@plt+0x43bbfc>
    15f0:	ldmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    15f4:	mcr	4, 0, r4, cr9, cr11, {3}
    15f8:	vmov	s21, r3
    15fc:			; <UNDEFINED> instruction: 0x46300a90
    1600:	ldcl	7, cr15, [r0], #1020	; 0x3fc
    1604:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1608:	tsthi	r1, #1	; <UNPREDICTABLE>
    160c:	ldrbmi	r6, [r1], -r8, ror #16
    1610:	mcrr	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    1614:	mvnsle	r2, r0, lsl #16
    1618:	cdp	8, 1, cr6, cr8, cr15, {5}
    161c:			; <UNDEFINED> instruction: 0x46381a90
    1620:	mcrr	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    1624:			; <UNDEFINED> instruction: 0xf8dfb1b8
    1628:	ldrtmi	r1, [r8], -r4, lsr #18
    162c:			; <UNDEFINED> instruction: 0xf7ff4479
    1630:	orrlt	lr, r0, lr, lsr ip
    1634:	ldmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1638:	ldrtmi	r2, [r8], -r5, lsl #4
    163c:			; <UNDEFINED> instruction: 0xf7ff4479
    1640:	ldrdlt	lr, [r0, #-208]	; 0xffffff30
    1644:	stmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1648:	andcs	r4, r8, #56, 12	; 0x3800000
    164c:			; <UNDEFINED> instruction: 0xf7ff4479
    1650:	stmdacs	r0, {r3, r6, r7, r8, sl, fp, sp, lr, pc}
    1654:	stmiavs	pc!, {r0, r1, r4, r6, r7, r8, ip, lr, pc}^	; <UNPREDICTABLE>
    1658:	bne	43cec4 <mount@plt+0x43bca8>
    165c:			; <UNDEFINED> instruction: 0xf7ff4638
    1660:	teqlt	r8, r0, lsr #24
    1664:			; <UNDEFINED> instruction: 0xf0004287
    1668:			; <UNDEFINED> instruction: 0xf810831f
    166c:	blcs	b10678 <mount@plt+0xb0f45c>
    1670:	tsthi	sl, #0	; <UNPREDICTABLE>
    1674:	bne	fe43cee0 <mount@plt+0xfe43bcc4>
    1678:			; <UNDEFINED> instruction: 0xf7ff4638
    167c:			; <UNDEFINED> instruction: 0x4605ec12
    1680:	adcsle	r2, ip, r0, lsl #16
    1684:	andle	r4, r3, r7, lsl #5
    1688:	stccc	8, cr15, [r1], {16}
    168c:			; <UNDEFINED> instruction: 0xd1b62b2c
    1690:	bcs	fe43cf00 <mount@plt+0xfe43bce4>
    1694:	andeq	pc, r8, r5, lsl #2
    1698:	bne	43cf0c <mount@plt+0x43bcf0>
    169c:	bvc	fe43cf0c <mount@plt+0xfe43bcf0>
    16a0:	ldc	7, cr15, [lr, #1020]	; 0x3fc
    16a4:			; <UNDEFINED> instruction: 0xd1aa2800
    16a8:	bvc	ad27a4 <mount@plt+0xad1588>
    16ac:	andle	r2, r1, ip, lsr #22
    16b0:			; <UNDEFINED> instruction: 0xd1a42b00
    16b4:			; <UNDEFINED> instruction: 0xf7ff4630
    16b8:	mrc	13, 0, lr, cr8, cr8, {2}
    16bc:			; <UNDEFINED> instruction: 0xf7ff0a10
    16c0:	stmdacs	r0, {r1, r2, r4, r6, sl, fp, sp, lr, pc}
    16c4:	orrhi	pc, r5, r1
    16c8:			; <UNDEFINED> instruction: 0x4629ad1c
    16cc:	ldc2l	0, cr15, [ip, #4]
    16d0:	subsle	r3, r1, r1
    16d4:	stmvc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    16d8:	tstmi	r0, pc, asr #32	; <UNPREDICTABLE>
    16dc:			; <UNDEFINED> instruction: 0x4638447f
    16e0:	stc	7, cr15, [ip], {255}	; 0xff
    16e4:	tstle	r6, r1
    16e8:	ldcl	7, cr15, [sl], #1020	; 0x3fc
    16ec:	strmi	r6, [r6], -r3, lsl #16
    16f0:			; <UNDEFINED> instruction: 0xf0002b16
    16f4:	mrc	7, 0, r8, cr8, cr7, {2}
    16f8:	ldmdage	r5!, {r4, r9, fp, sp}
    16fc:	stmib	r0, {r0, r1, r3, r5, fp, sp, lr}^
    1700:			; <UNDEFINED> instruction: 0xf0013200
    1704:	mcrrne	12, 7, pc, r7, cr5	; <UNPREDICTABLE>
    1708:	subshi	pc, r6, #1
    170c:	andmi	pc, r0, #79	; 0x4f
    1710:			; <UNDEFINED> instruction: 0xf7ff4659
    1714:	andcc	lr, r1, ip, asr ip
    1718:	tsthi	lr, r1	; <UNPREDICTABLE>
    171c:	ldrdeq	pc, [r0], -fp
    1720:			; <UNDEFINED> instruction: 0xf0410646
    1724:			; <UNDEFINED> instruction: 0xf41080fc
    1728:			; <UNDEFINED> instruction: 0xd1254f7f
    172c:	stmdavs	r8!, {r0, r3, r6, r9, sl, lr}
    1730:	stcl	7, cr15, [r4], #-1020	; 0xfffffc04
    1734:			; <UNDEFINED> instruction: 0xf0401c41
    1738:	blls	1a2f88 <mount@plt+0x1a1d6c>
    173c:			; <UNDEFINED> instruction: 0xf0402b00
    1740:			; <UNDEFINED> instruction: 0xf8df860b
    1744:			; <UNDEFINED> instruction: 0xf8df3818
    1748:	ldrbtmi	r2, [fp], #-1980	; 0xfffff844
    174c:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    1750:	ldmdavs	r5, {r0, r1, r3, r4, fp, sp, lr}
    1754:			; <UNDEFINED> instruction: 0xf7ff9306
    1758:	stmdavs	r0, {r2, r6, r7, sl, fp, sp, lr, pc}
    175c:	stcl	7, cr15, [ip], #-1020	; 0xfffffc04
    1760:	bhi	3cd9c <mount@plt+0x3bb80>
    1764:	tstcs	r1, r6, lsl #22
    1768:	andls	r4, r1, #2097152	; 0x200000
    176c:	ubfxcs	pc, pc, #17, #17
    1770:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    1774:	stcl	7, cr15, [r6], #1020	; 0x3fc
    1778:	blcs	28394 <mount@plt+0x27178>
    177c:			; <UNDEFINED> instruction: 0x81aff2c0
    1780:	stmdals	r5, {r9, sp}
    1784:			; <UNDEFINED> instruction: 0xf7ff4611
    1788:	stmdacs	r0, {r1, r4, r6, r7, sl, fp, sp, lr, pc}
    178c:	ldrbhi	pc, [r2], r0, asr #5	; <UNPREDICTABLE>
    1790:			; <UNDEFINED> instruction: 0xf7ff9805
    1794:	strcc	lr, [r1], #-3384	; 0xfffff2c8
    1798:	mrcge	4, 0, APSR_nzcv, cr2, cr15, {3}
    179c:			; <UNDEFINED> instruction: 0xf7ffe19f
    17a0:	ldrtmi	lr, [r8], #-3202	; 0xfffff37e
    17a4:	stccc	8, cr15, [r1], {16}
    17a8:			; <UNDEFINED> instruction: 0xf47f2b0a
    17ac:			; <UNDEFINED> instruction: 0xf8dfae67
    17b0:			; <UNDEFINED> instruction: 0x465a3754
    17b4:	tstcs	r1, sl, lsl #16
    17b8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    17bc:	andge	pc, r4, sp, asr #17
    17c0:	ldmdavs	r8, {ip, pc}
    17c4:	ldmdavs	fp, {r0, r3, r8, r9, fp, ip, pc}
    17c8:	ldc	7, cr15, [ip], #1020	; 0x3fc
    17cc:	vst1.16	{d20-d22}, [pc], sl
    17d0:	ldrtmi	r7, [r8], -r0, lsl #3
    17d4:	beq	7dc04 <mount@plt+0x7c9e8>
    17d8:			; <UNDEFINED> instruction: 0xf7ff2501
    17dc:	stmdacs	r0, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
    17e0:	mrcge	4, 2, APSR_nzcv, cr5, cr15, {3}
    17e4:			; <UNDEFINED> instruction: 0xf0002d00
    17e8:			; <UNDEFINED> instruction: 0x4648841f
    17ec:	bl	fe9bf7f0 <mount@plt+0xfe9be5d4>
    17f0:			; <UNDEFINED> instruction: 0xf0412800
    17f4:	strbmi	r8, [r8], -r1, lsr #2
    17f8:	ldc	7, cr15, [r0], #1020	; 0x3fc
    17fc:	bl	1ebf800 <mount@plt+0x1ebe5e4>
    1800:			; <UNDEFINED> instruction: 0xf8dfb130
    1804:	ldrbtmi	r3, [fp], #-1888	; 0xfffff8a0
    1808:	movwcc	r6, #6171	; 0x181b
    180c:	orrshi	pc, lr, r0, asr #32
    1810:			; <UNDEFINED> instruction: 0xf8df9b06
    1814:	ldmdavs	r8, {r2, r4, r6, r8, r9, sl, ip}
    1818:			; <UNDEFINED> instruction: 0xf7ff4479
    181c:	stmdacs	r0, {r3, r6, r8, r9, fp, sp, lr, pc}
    1820:	msrhi	SPSR_, r0
    1824:	bleq	1e3dc60 <mount@plt+0x1e3ca44>
    1828:	bne	43d090 <mount@plt+0x43be74>
    182c:	andcs	r4, r3, sl, asr r6
    1830:	stcl	7, cr15, [sl], {255}	; 0xff
    1834:			; <UNDEFINED> instruction: 0xf0013001
    1838:			; <UNDEFINED> instruction: 0xf7ff80e5
    183c:	stmdacs	r0, {r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    1840:	bichi	pc, ip, r0
    1844:			; <UNDEFINED> instruction: 0x3010f8db
    1848:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    184c:	svcmi	0x0080f5b3
    1850:	ldrhi	pc, [lr, #0]!
    1854:	svcmi	0x0000f5b3
    1858:	ldrhi	pc, [r5, r0, asr #32]
    185c:	beq	43d0c4 <mount@plt+0x43bea8>
    1860:			; <UNDEFINED> instruction: 0xf7ff2101
    1864:	strmi	lr, [r3], -r2, lsl #24
    1868:	andls	r3, r9, r1, lsl #6
    186c:	tsthi	r4, r1	; <UNPREDICTABLE>
    1870:	ldrbmi	r9, [sl], -r9, lsl #18
    1874:			; <UNDEFINED> instruction: 0xf7ff2003
    1878:	andcc	lr, r1, r6, ror #23
    187c:	cmphi	r7, r1	; <UNPREDICTABLE>
    1880:			; <UNDEFINED> instruction: 0x3010f8db
    1884:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    1888:	svcmi	0x0000f5b3
    188c:	strbhi	pc, [r4, -r0, asr #32]!	; <UNPREDICTABLE>
    1890:			; <UNDEFINED> instruction: 0xf44f9b09
    1894:			; <UNDEFINED> instruction: 0xf8df7280
    1898:	ldrdcs	r0, [r1, -r4]
    189c:	bvc	43d104 <mount@plt+0x43bee8>
    18a0:	movwls	r4, #1144	; 0x478
    18a4:			; <UNDEFINED> instruction: 0x36c8f8df
    18a8:	ldrbtmi	r3, [fp], #-12
    18ac:	beq	fe43d0d8 <mount@plt+0xfe43bebc>
    18b0:	ldc	7, cr15, [ip], {255}	; 0xff
    18b4:	mrc	13, 0, sl, cr9, cr5, {1}
    18b8:			; <UNDEFINED> instruction: 0x46290a90
    18bc:	bl	e3f8c0 <mount@plt+0xe3e6a4>
    18c0:			; <UNDEFINED> instruction: 0xf0412800
    18c4:			; <UNDEFINED> instruction: 0xf8df8152
    18c8:	stmdage	r5, {r2, r3, r5, r7, r9, sl, ip}^
    18cc:	ldrbtmi	r2, [r9], #-612	; 0xfffffd9c
    18d0:	bl	ebf8d4 <mount@plt+0xebe6b8>
    18d4:	blge	111b97c <mount@plt+0x111a760>
    18d8:	and	sl, r2, sp, asr r9
    18dc:			; <UNDEFINED> instruction: 0xf0004299
    18e0:			; <UNDEFINED> instruction: 0xf85383bb
    18e4:	addmi	r2, r2, #4, 30
    18e8:			; <UNDEFINED> instruction: 0xf7ffd1f8
    18ec:	stmdacs	r0, {r2, r8, r9, fp, sp, lr, pc}
    18f0:	strthi	pc, [r7], r0, asr #32
    18f4:			; <UNDEFINED> instruction: 0x4630a919
    18f8:	bge	60a500 <mount@plt+0x6092e4>
    18fc:	bne	fe43d124 <mount@plt+0xfe43bf08>
    1900:	stmib	sp, {r0, r2, r3, r9, ip, pc}^
    1904:	ldcge	3, cr3, [sl, #-96]	; 0xffffffa0
    1908:			; <UNDEFINED> instruction: 0xf7ff931a
    190c:			; <UNDEFINED> instruction: 0xf8dbebcc
    1910:	mcr	0, 0, r3, cr9, cr0, {0}
    1914:	tstls	r0, #16, 20	; 0x10000
    1918:	ldmdavs	fp, {r1, r2, r8, r9, fp, ip, pc}
    191c:			; <UNDEFINED> instruction: 0xf8db930f
    1920:	tstls	r2, #44	; 0x2c
    1924:			; <UNDEFINED> instruction: 0xf7ff3080
    1928:	andls	lr, fp, r6, ror fp
    192c:			; <UNDEFINED> instruction: 0xf0012800
    1930:	ldmdavc	r3!, {r4, r5, r6, r8, pc}
    1934:			; <UNDEFINED> instruction: 0xf0002b00
    1938:	bls	2e30ac <mount@plt+0x2e1e90>
    193c:			; <UNDEFINED> instruction: 0xf8df2101
    1940:			; <UNDEFINED> instruction: 0x46303638
    1944:	andls	r9, lr, #-2147483646	; 0x80000002
    1948:			; <UNDEFINED> instruction: 0xf8df447b
    194c:	tstls	r5, #48, 12	; 0x3000000
    1950:	ldrbtmi	r3, [sl], #-864	; 0xfffffca0
    1954:	ldrls	r9, [r4], #-787	; 0xfffffced
    1958:	ldrmi	r2, [r2], r6, lsl #6
    195c:	ldrbmi	r9, [r1], -ip, lsl #6
    1960:	blx	d3d96e <mount@plt+0xd3c752>
    1964:	stmdacs	r0, {r0, r7, r9, sl, lr}
    1968:	cmnhi	r8, r0, asr #32	; <UNPREDICTABLE>
    196c:			; <UNDEFINED> instruction: 0x1610f8df
    1970:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1974:	blx	abd982 <mount@plt+0xabc766>
    1978:	stmdacc	r0, {r0, r2, r4, r5, fp, ip, sp, lr}
    197c:	andcs	fp, r1, r8, lsl pc
    1980:			; <UNDEFINED> instruction: 0xf0002d00
    1984:			; <UNDEFINED> instruction: 0x46378299
    1988:	ldclcs	3, cr2, [ip, #-0]
    198c:	andcs	fp, r0, #20, 30	; 0x50
    1990:	andeq	pc, r1, #0
    1994:			; <UNDEFINED> instruction: 0xf0402a00
    1998:	stfcsd	f0, [ip, #-284]!	; 0xfffffee4
    199c:	movwcc	sp, #4100	; 0x1004
    19a0:	ldclpl	8, cr1, [r5], #988	; 0x3dc
    19a4:	mvnsle	r2, r0, lsl #26
    19a8:			; <UNDEFINED> instruction: 0xf1b9461d
    19ac:			; <UNDEFINED> instruction: 0xf0400f00
    19b0:			; <UNDEFINED> instruction: 0xf8df815a
    19b4:			; <UNDEFINED> instruction: 0x463045d0
    19b8:			; <UNDEFINED> instruction: 0x4621447c
    19bc:	blx	1bd9ca <mount@plt+0x1bc7ae>
    19c0:	stmdacs	r0, {r0, r7, r9, sl, lr}
    19c4:	cmphi	fp, r0, asr #32	; <UNPREDICTABLE>
    19c8:	ldrcs	pc, [ip, #2271]!	; 0x8df
    19cc:	ldrtmi	r4, [r0], -r9, lsr #12
    19d0:			; <UNDEFINED> instruction: 0xf001447a
    19d4:	strmi	pc, [r4], -r7, ror #21
    19d8:			; <UNDEFINED> instruction: 0xf0402800
    19dc:			; <UNDEFINED> instruction: 0xf8df815d
    19e0:	strtmi	r2, [r9], -ip, lsr #11
    19e4:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    19e8:	blx	ff73d9f4 <mount@plt+0xff73c7d8>
    19ec:			; <UNDEFINED> instruction: 0xf0402800
    19f0:			; <UNDEFINED> instruction: 0xf8df8151
    19f4:			; <UNDEFINED> instruction: 0x4629259c
    19f8:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    19fc:	blx	ff4bda08 <mount@plt+0xff4bc7ec>
    1a00:			; <UNDEFINED> instruction: 0xf0002800
    1a04:			; <UNDEFINED> instruction: 0xf8df815a
    1a08:	andcs	r3, r1, #140, 10	; 0x23000000
    1a0c:			; <UNDEFINED> instruction: 0xf8c3447b
    1a10:	ldmdavc	fp!, {r2, r3, r4, r8, sp}
    1a14:			; <UNDEFINED> instruction: 0xf0402b00
    1a18:	bls	3a1e70 <mount@plt+0x3a0c54>
    1a1c:	ldcls	3, cr2, [r4], {-0}
    1a20:	blls	31da74 <mount@plt+0x31c858>
    1a24:			; <UNDEFINED> instruction: 0xf14007d9
    1a28:			; <UNDEFINED> instruction: 0xf8df856a
    1a2c:			; <UNDEFINED> instruction: 0xf8df656c
    1a30:	ldrbtmi	r5, [lr], #-1388	; 0xfffffa94
    1a34:			; <UNDEFINED> instruction: 0x4631447d
    1a38:	ldmib	sp, {r5, r6, r8, sl, ip, sp}^
    1a3c:	and	r6, r4, ip, lsl #14
    1a40:	svcne	0x0010f855
    1a44:			; <UNDEFINED> instruction: 0xf0002900
    1a48:	stmiavs	fp!, {r0, r1, r2, r3, r4, r8, r9, pc}
    1a4c:	rscsle	r2, r7, r0, lsl #22
    1a50:	andsmi	r6, lr, #7012352	; 0x6b0000
    1a54:	andcs	sp, r0, #244	; 0xf4
    1a58:			; <UNDEFINED> instruction: 0xf0014638
    1a5c:	andcc	pc, r1, pc, lsr #27
    1a60:			; <UNDEFINED> instruction: 0xf04fd1ee
    1a64:	strbmi	r0, [lr], -r0, lsl #18
    1a68:	bcc	fe43d2d0 <mount@plt+0xfe43c0b4>
    1a6c:			; <UNDEFINED> instruction: 0xf7ff6818
    1a70:			; <UNDEFINED> instruction: 0xee19ea54
    1a74:	ldmdavs	r8, {r4, r9, fp, ip, sp}
    1a78:	b	13bfa7c <mount@plt+0x13be860>
    1a7c:			; <UNDEFINED> instruction: 0xf7ff4630
    1a80:	strbmi	lr, [r8], -ip, asr #20
    1a84:	b	123fa88 <mount@plt+0x123e86c>
    1a88:	ldmdavs	r8, {r0, r2, r3, r8, r9, fp, ip, pc}
    1a8c:	b	113fa90 <mount@plt+0x113e874>
    1a90:			; <UNDEFINED> instruction: 0xf7ff980b
    1a94:	blls	27c3a4 <mount@plt+0x27b188>
    1a98:			; <UNDEFINED> instruction: 0xf0003301
    1a9c:	stmdals	r9, {r3, r4, r6, r7, r8, pc}
    1aa0:			; <UNDEFINED> instruction: 0xf7ff2500
    1aa4:			; <UNDEFINED> instruction: 0x462eebb0
    1aa8:	stmdals	r5, {r0, r3, r5, r7, r9, sl, lr}
    1aac:	bl	feabfab0 <mount@plt+0xfeabe894>
    1ab0:			; <UNDEFINED> instruction: 0xf7ff4630
    1ab4:			; <UNDEFINED> instruction: 0x4648ea32
    1ab8:	b	bbfabc <mount@plt+0xbbe8a0>
    1abc:			; <UNDEFINED> instruction: 0xf7ff4628
    1ac0:	blls	1bc378 <mount@plt+0x1bb15c>
    1ac4:			; <UNDEFINED> instruction: 0xf7ff6818
    1ac8:	and	lr, r8, r8, lsr #20
    1acc:	stc2l	0, cr15, [r8], #4
    1ad0:	strb	r9, [r0], #-2310	; 0xfffff6fa
    1ad4:	b	3bfad8 <mount@plt+0x3be8bc>
    1ad8:			; <UNDEFINED> instruction: 0xf001b108
    1adc:	strdcs	pc, [r1], -r1
    1ae0:	b	ff6bfae4 <mount@plt+0xff6be8c8>
    1ae4:	ldrtvc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    1ae8:	ldrtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    1aec:	ldrbtmi	r4, [r9], #-1151	; 0xfffffb81
    1af0:			; <UNDEFINED> instruction: 0xf7ff4638
    1af4:			; <UNDEFINED> instruction: 0x4605e9fa
    1af8:			; <UNDEFINED> instruction: 0xf0002800
    1afc:			; <UNDEFINED> instruction: 0xf8df87af
    1b00:			; <UNDEFINED> instruction: 0xf10d14a8
    1b04:			; <UNDEFINED> instruction: 0xf10d0b78
    1b08:	ldrbtmi	r0, [r9], #-2416	; 0xfffff690
    1b0c:			; <UNDEFINED> instruction: 0x464a465b
    1b10:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b14:	strtmi	r4, [r8], -r3, lsl #12
    1b18:			; <UNDEFINED> instruction: 0xf7ff461d
    1b1c:	vstrcs	d14, [r2, #-128]	; 0xffffff80
    1b20:	orrhi	pc, r3, r0, asr #32
    1b24:	ldrdcc	pc, [r0], -r9
    1b28:			; <UNDEFINED> instruction: 0xf73f2b02
    1b2c:	ldmmi	r5!, {r0, r2, r3, r4, r5, r6, r9, sl, fp, sp, pc}^
    1b30:			; <UNDEFINED> instruction: 0xf8df2101
    1b34:			; <UNDEFINED> instruction: 0xf8df3478
    1b38:			; <UNDEFINED> instruction: 0xf8582478
    1b3c:	ldrbtmi	r0, [fp], #-0
    1b40:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    1b44:			; <UNDEFINED> instruction: 0xf7ff6800
    1b48:	ldrsh	lr, [fp, #-174]!	; 0xffffff52
    1b4c:	strbtls	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1b50:	strbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1b54:	ldrbtmi	r4, [r9], #-1273	; 0xfffffb07
    1b58:			; <UNDEFINED> instruction: 0xf7ff4648
    1b5c:			; <UNDEFINED> instruction: 0x4607eb30
    1b60:			; <UNDEFINED> instruction: 0xf0012800
    1b64:			; <UNDEFINED> instruction: 0xf8df8097
    1b68:	strcs	r9, [r0, #-1108]	; 0xfffffbac
    1b6c:	ldrbge	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1b70:	ldrbtmi	r4, [r9], #1699	; 0x6a3
    1b74:			; <UNDEFINED> instruction: 0x463844fa
    1b78:	b	d3fb7c <mount@plt+0xd3e960>
    1b7c:	stmvs	r4, {r4, r7, r8, ip, sp, pc}
    1b80:	strtmi	r4, [r0], -r9, asr #12
    1b84:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b88:			; <UNDEFINED> instruction: 0x4620b130
    1b8c:	ldrbmi	r2, [r1], -r5, lsl #4
    1b90:	bl	9bfb94 <mount@plt+0x9be978>
    1b94:	mvnle	r2, r0, lsl #16
    1b98:	strcc	r4, [r1, #-1592]	; 0xfffff9c8
    1b9c:	b	8bfba0 <mount@plt+0x8be984>
    1ba0:	mvnle	r2, r0, lsl #16
    1ba4:			; <UNDEFINED> instruction: 0x465c4638
    1ba8:	b	ff7bfbac <mount@plt+0xff7be990>
    1bac:	ldrcc	pc, [r4], #-2271	; 0xfffff721
    1bb0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1bb4:			; <UNDEFINED> instruction: 0xf73f42ab
    1bb8:	bmi	ff4ad46c <mount@plt+0xff4ac250>
    1bbc:			; <UNDEFINED> instruction: 0xf8df2500
    1bc0:	tstcs	r1, r8, lsl #8
    1bc4:	strtmi	r4, [r9], lr, lsr #12
    1bc8:	andeq	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    1bcc:	bmi	fffd2dc0 <mount@plt+0xfffd1ba4>
    1bd0:	stmdavs	r0, {r0, r1, r3, r4, fp, sp, lr}
    1bd4:			; <UNDEFINED> instruction: 0xf7ff447a
    1bd8:			; <UNDEFINED> instruction: 0xe766eab6
    1bdc:	mvnscc	pc, #79	; 0x4f
    1be0:	bls	123d7a8 <mount@plt+0x123c58c>
    1be4:	str	r9, [r0], r9, lsl #6
    1be8:	vldrge.16	s8, [lr, #-498]	; 0xfffffe0e	; <UNPREDICTABLE>
    1bec:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    1bf0:			; <UNDEFINED> instruction: 0xf7ff462a
    1bf4:	stmdacs	r1, {r3, r7, r9, fp, sp, lr, pc}
    1bf8:	ldrhi	pc, [r8], #-0
    1bfc:	blcs	1fcf0 <mount@plt+0x1ead4>
    1c00:	cfstrdge	mvd15, [r4, #252]!	; 0xfc
    1c04:			; <UNDEFINED> instruction: 0x210148bf
    1c08:	bmi	ffcd4bd8 <mount@plt+0xffcd39bc>
    1c0c:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    1c10:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    1c14:	smladls	r2, fp, r8, r6
    1c18:	stmib	sp, {fp, sp, lr}^
    1c1c:	bmi	ffbcc424 <mount@plt+0xffbcb208>
    1c20:			; <UNDEFINED> instruction: 0xf7ff447a
    1c24:	ldrb	lr, [r1, #2704]	; 0xa90
    1c28:	ldmdbne	r7!, {r0, r2, r3, r4, r6, sl, fp, ip}^
    1c2c:	bcs	191fc <mount@plt+0x17fe0>
    1c30:	mrcge	4, 5, APSR_nzcv, cr11, cr15, {1}
    1c34:	ldmne	r7!, {r1, r8, r9, ip, sp}^
    1c38:	stccs	12, cr5, [r0, #-980]	; 0xfffffc2c
    1c3c:	mcrge	4, 5, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    1c40:	ldmdavc	fp!, {r1, r4, r5, r7, r9, sl, sp, lr, pc}^
    1c44:	blcs	8e44 <mount@plt+0x7c28>
    1c48:	mcrge	4, 7, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    1c4c:			; <UNDEFINED> instruction: 0x46304651
    1c50:			; <UNDEFINED> instruction: 0xf9bcf001
    1c54:	stmdacs	r0, {r0, r7, r9, sl, lr}
    1c58:	mcrge	4, 4, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
    1c5c:			; <UNDEFINED> instruction: 0x46377835
    1c60:	andcs	fp, r1, sp, lsl #2
    1c64:	bmi	ff7bb6a8 <mount@plt+0xff7ba48c>
    1c68:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx9
    1c6c:			; <UNDEFINED> instruction: 0x46303a90
    1c70:			; <UNDEFINED> instruction: 0xf001447a
    1c74:	stmdacs	r0, {r0, r1, r4, r5, sl, fp, ip, sp, lr, pc}
    1c78:	mcrge	4, 6, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
    1c7c:	mrc	6, 0, lr, cr9, cr1, {7}
    1c80:			; <UNDEFINED> instruction: 0x46223a10
    1c84:	ldrtmi	r4, [r0], -r9, lsr #12
    1c88:	stc2	0, cr15, [r8], #-4
    1c8c:			; <UNDEFINED> instruction: 0xf47f2800
    1c90:	strbt	sl, [r6], r0, asr #29
    1c94:	ldrt	r9, [ip], sl, lsl #8
    1c98:	stmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c9c:			; <UNDEFINED> instruction: 0xf0402800
    1ca0:	movwcs	r8, #5310	; 0x14be
    1ca4:	ldrt	r9, [r4], r7, lsl #6
    1ca8:	bne	43d518 <mount@plt+0x43c2fc>
    1cac:			; <UNDEFINED> instruction: 0xf7ff3005
    1cb0:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    1cb4:	cfldrdge	mvd15, [lr], {127}	; 0x7f
    1cb8:	stmibmi	sl, {r2, r3, r4, r5, r6, r7, sl, sp, lr, pc}^
    1cbc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1cc0:			; <UNDEFINED> instruction: 0xf984f001
    1cc4:			; <UNDEFINED> instruction: 0xf47f2800
    1cc8:	stmibmi	r7, {r2, r5, r7, r9, sl, fp, sp, pc}^
    1ccc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1cd0:			; <UNDEFINED> instruction: 0xf97cf001
    1cd4:			; <UNDEFINED> instruction: 0xf47f2800
    1cd8:	stmibmi	r4, {r2, r3, r4, r7, r9, sl, fp, sp, pc}^
    1cdc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1ce0:			; <UNDEFINED> instruction: 0xf974f001
    1ce4:			; <UNDEFINED> instruction: 0xf47f2800
    1ce8:	stmibmi	r1, {r2, r4, r7, r9, sl, fp, sp, pc}^
    1cec:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1cf0:			; <UNDEFINED> instruction: 0xf96cf001
    1cf4:	stmdacs	r0, {r0, r4, ip, pc}
    1cf8:	mcrge	4, 4, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
    1cfc:			; <UNDEFINED> instruction: 0x46294abd
    1d00:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    1d04:			; <UNDEFINED> instruction: 0xf94ef001
    1d08:			; <UNDEFINED> instruction: 0xf0402800
    1d0c:			; <UNDEFINED> instruction: 0xf7ff849e
    1d10:	strdlt	lr, [r0, #130]!	; 0x82
    1d14:	ldrbtmi	r4, [fp], #-3000	; 0xfffff448
    1d18:			; <UNDEFINED> instruction: 0x9118f8d3
    1d1c:	svceq	0x0000f1b9
    1d20:	bmi	fedb617c <mount@plt+0xfedb4f60>
    1d24:	ldrtmi	r4, [r0], -r9, lsr #12
    1d28:			; <UNDEFINED> instruction: 0xf001447a
    1d2c:	stmdacs	r0, {r0, r1, r3, r4, r5, r8, fp, ip, sp, lr, pc}
    1d30:	strthi	pc, [ip], -r0, asr #32
    1d34:			; <UNDEFINED> instruction: 0x46294ab2
    1d38:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    1d3c:			; <UNDEFINED> instruction: 0xf932f001
    1d40:			; <UNDEFINED> instruction: 0xf0402800
    1d44:			; <UNDEFINED> instruction: 0xf1b98623
    1d48:			; <UNDEFINED> instruction: 0xf47f0f00
    1d4c:	cdp	14, 0, cr10, cr10, cr2, {3}
    1d50:	ssatmi	sl, #11, r0, lsl #20
    1d54:	and	r9, r0, r1, lsl sp
    1d58:	blls	4cf164 <mount@plt+0x4cdf48>
    1d5c:	stmdbne	r5, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    1d60:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1d64:			; <UNDEFINED> instruction: 0xf0002c00
    1d68:	strtmi	r8, [r0], -r5, lsl #9
    1d6c:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d70:	mvnsle	r4, r0, asr r5
    1d74:			; <UNDEFINED> instruction: 0x46314652
    1d78:			; <UNDEFINED> instruction: 0xf7ff4620
    1d7c:	stmdacs	r0, {r1, r4, r5, r9, fp, sp, lr, pc}
    1d80:	blls	576530 <mount@plt+0x575314>
    1d84:	bge	43d5f4 <mount@plt+0x43c3d8>
    1d88:	ldmib	r9, {r0, r3, r4, r7, sl, lr}^
    1d8c:			; <UNDEFINED> instruction: 0xf8d9521a
    1d90:	bcs	19f28 <mount@plt+0x18d0c>
    1d94:	ldrthi	pc, [r4], r0	; <UNPREDICTABLE>
    1d98:			; <UNDEFINED> instruction: 0xf0002d00
    1d9c:	blls	3233fc <mount@plt+0x3221e0>
    1da0:	movwls	r4, #49971	; 0xc333
    1da4:	ldmmi	r7, {r0, r2, r4, r5, r9, sl, sp, lr, pc}
    1da8:	stmdbls	r6, {r0, r9, sp}
    1dac:			; <UNDEFINED> instruction: 0xf0014478
    1db0:	stmdacs	r0, {r0, r5, r8, r9, fp, ip, sp, lr, pc}
    1db4:	smlalbbhi	pc, sp, r0, r2	; <UNPREDICTABLE>
    1db8:	movwcc	r9, #6917	; 0x1b05
    1dbc:	mcrge	4, 4, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    1dc0:	tstcs	r1, r0, asr r8
    1dc4:	bmi	fe454c0c <mount@plt+0xfe4539f0>
    1dc8:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    1dcc:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    1dd0:	stmdavs	r0, {r0, r1, r3, r4, fp, sp, lr}
    1dd4:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1dd8:			; <UNDEFINED> instruction: 0xf8d5e681
    1ddc:	blcs	e234 <mount@plt+0xd018>
    1de0:	mrcge	4, 3, APSR_nzcv, cr13, cr15, {3}
    1de4:	bmi	11dbe98 <mount@plt+0x11dac7c>
    1de8:			; <UNDEFINED> instruction: 0xf8589305
    1dec:	ldmdavs	r4, {r1, sp}
    1df0:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1df4:			; <UNDEFINED> instruction: 0xf7ff6800
    1df8:	vstr.16	s28, [sp, #64]	; 0x40
    1dfc:	blls	164604 <mount@plt+0x1633e8>
    1e00:	strmi	r2, [r2], -r1, lsl #2
    1e04:	bmi	fe0a6610 <mount@plt+0xfe0a53f4>
    1e08:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    1e0c:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e10:			; <UNDEFINED> instruction: 0xf001e665
    1e14:			; <UNDEFINED> instruction: 0xf7fffb45
    1e18:			; <UNDEFINED> instruction: 0xf001bb17
    1e1c:			; <UNDEFINED> instruction: 0xf7fffb51
    1e20:			; <UNDEFINED> instruction: 0xf001bb0a
    1e24:			; <UNDEFINED> instruction: 0xf7fffb3d
    1e28:	bmi	db0a0c <mount@plt+0xdaf7f0>
    1e2c:	blmi	1e4a238 <mount@plt+0x1e4901c>
    1e30:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    1e34:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1e38:	ldmdavs	r0, {r8, r9, sl, ip, pc}
    1e3c:	ldrbtmi	r4, [sl], #-2678	; 0xfffff58a
    1e40:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e44:	ldmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e48:			; <UNDEFINED> instruction: 0xf001b108
    1e4c:	strcs	pc, [r0, #-2873]	; 0xfffff4c7
    1e50:	strtmi	r4, [r9], lr, lsr #12
    1e54:			; <UNDEFINED> instruction: 0xf7ffe629
    1e58:	stmdavs	r0, {r2, r6, r8, fp, sp, lr, pc}
    1e5c:			; <UNDEFINED> instruction: 0xf43f2802
    1e60:			; <UNDEFINED> instruction: 0xf1a0accd
    1e64:	stmdbmi	r7!, {r0, r2, r3, r9}
    1e68:	svclt	0x009c2a1b
    1e6c:			; <UNDEFINED> instruction: 0xf6c02381
    1e70:			; <UNDEFINED> instruction: 0xf8580380
    1e74:	svclt	0x008c1001
    1e78:	blx	8ca684 <mount@plt+0x8c9468>
    1e7c:	blmi	19fe68c <mount@plt+0x19fd470>
    1e80:	bicsmi	fp, r2, #152, 30	; 0x260
    1e84:	svclt	0x0098447b
    1e88:	andeq	pc, r1, #2
    1e8c:	ldmdavs	fp, {r0, r1, r3, r6, fp, sp}
    1e90:	andle	r6, r2, pc, lsl #16
    1e94:			; <UNDEFINED> instruction: 0xf0402a00
    1e98:	movwls	r8, #37452	; 0x924c
    1e9c:	stmia	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ea0:	tstcs	r1, pc, asr sp
    1ea4:	ldrbtmi	r4, [sp], #-2655	; 0xfffff5a1
    1ea8:	ldrbtmi	r9, [sl], #-2825	; 0xfffff4f7
    1eac:	andls	r9, r1, r0, lsl #10
    1eb0:			; <UNDEFINED> instruction: 0xf7ff4638
    1eb4:	strt	lr, [r1], #2376	; 0x948
    1eb8:	ldrb	r4, [sl, #-1591]!	; 0xfffff9c9
    1ebc:	andeq	r4, r1, ip, asr ip
    1ec0:	andeq	r0, r0, r4, asr #2
    1ec4:	andeq	r4, r1, ip, asr #24
    1ec8:	andeq	r4, r1, lr, lsr #27
    1ecc:	andeq	r3, r0, r2, ror #20
    1ed0:	ldrdeq	r4, [r1], -ip
    1ed4:	andeq	r3, r0, lr, asr #1
    1ed8:	andeq	r4, r1, ip, lsl #27
    1edc:	andeq	r4, r1, sl, lsl sp
    1ee0:	andeq	r4, r1, ip, lsl #26
    1ee4:	andeq	r0, r0, r0, ror #2
    1ee8:	andeq	r4, r1, sl, ror #25
    1eec:	andeq	r0, r0, r8, asr #2
    1ef0:	andeq	r2, r0, lr, lsl #27
    1ef4:	andeq	r4, r1, r2, lsl #25
    1ef8:	andeq	r4, r1, r0, ror ip
    1efc:	ldrdeq	r4, [r1], -r0
    1f00:	andeq	r2, r0, lr, asr pc
    1f04:	andeq	r0, r0, ip, asr #2
    1f08:	andeq	r2, r0, r4, ror #31
    1f0c:	strdeq	r2, [r0], -sl
    1f10:	ldrdeq	r2, [r0], -r4
    1f14:	andeq	r3, r0, r2, lsr #32
    1f18:	andeq	r4, r1, r0, lsr #23
    1f1c:	andeq	r3, r0, r8, rrx
    1f20:	strdeq	r2, [r0], -ip
    1f24:	andeq	r2, r0, r0, ror pc
    1f28:	andeq	r4, r1, r6, ror #21
    1f2c:	andeq	r3, r0, r0, lsl r0
    1f30:	andeq	r3, r0, r6, asr r4
    1f34:	andeq	r2, r0, r2, lsr #31
    1f38:	andeq	r2, r0, r8, ror fp
    1f3c:	andeq	r3, r0, r2, asr #8
    1f40:	muleq	r0, ip, ip
    1f44:	andeq	r3, r0, sl, lsl r3
    1f48:	andeq	r3, r0, r0, ror #3
    1f4c:	andeq	r2, r0, r8, asr #24
    1f50:	andeq	r2, r0, ip, lsl pc
    1f54:	andeq	r3, r0, r8, asr #7
    1f58:	strdeq	r3, [r0], -ip
    1f5c:	andeq	r4, r1, r2, asr #17
    1f60:	andeq	r3, r0, lr, lsr r3
    1f64:	strdeq	r4, [r1], -lr
    1f68:	andeq	r2, r0, r0, lsl ip
    1f6c:	andeq	r4, r1, ip, ror #14
    1f70:	andeq	r2, r0, sl, lsr lr
    1f74:			; <UNDEFINED> instruction: 0x000032b6
    1f78:	andeq	r4, r1, r0, lsl r3
    1f7c:	andeq	r2, r0, r6, lsl lr
    1f80:	strdeq	r2, [r0], -lr
    1f84:			; <UNDEFINED> instruction: 0x00002db8
    1f88:	andeq	r2, r0, ip, lsr #27
    1f8c:	andeq	r2, r0, r2, asr #27
    1f90:			; <UNDEFINED> instruction: 0x00002dba
    1f94:	andeq	r4, r1, r0, lsl #12
    1f98:	andeq	r2, r0, lr, lsr r8
    1f9c:	andeq	r4, r1, r4, lsr #4
    1fa0:	andeq	r2, r0, r8, asr #21
    1fa4:	andeq	r2, r0, r6, lsr r6
    1fa8:	andeq	r2, r0, r2, ror #21
    1fac:	andeq	r4, r1, lr, asr #9
    1fb0:	andeq	r2, r0, ip, lsl #21
    1fb4:	strdeq	r2, [r0], -r8
    1fb8:	andeq	r2, r0, lr, asr #11
    1fbc:	andeq	r2, r0, sl, lsl #14
    1fc0:	andeq	r2, r0, r4, ror #19
    1fc4:	andeq	r4, r1, r4, asr r4
    1fc8:	andeq	r4, r1, r0, asr #8
    1fcc:	andeq	r2, r0, ip, lsl #19
    1fd0:	andeq	r2, r0, sl, lsr #17
    1fd4:	strdeq	r4, [r1], -ip
    1fd8:	andeq	r2, r0, r2, ror #16
    1fdc:	andeq	r2, r0, r8, lsl #17
    1fe0:	strdeq	r2, [r0], -r8
    1fe4:	andeq	r2, r0, r6, lsl #22
    1fe8:	strdeq	r2, [r0], -sl
    1fec:	strdeq	r2, [r0], -r6
    1ff0:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1ff4:	andeq	r2, r0, sl, ror #21
    1ff8:	strdeq	r4, [r1], -r6
    1ffc:	andeq	r2, r0, r0, lsr #22
    2000:	andeq	r2, r0, sl, lsl fp
    2004:	andeq	r2, r0, ip, ror r6
    2008:	andeq	r4, r1, r0, asr #4
    200c:	andeq	r2, r0, lr, ror #12
    2010:	andeq	r2, r0, r6, lsr #25
    2014:	ldrdeq	r4, [r1], -r8
    2018:			; <UNDEFINED> instruction: 0x000027b6
    201c:	andeq	r4, r1, r8, lsl #3
    2020:	andeq	r2, r0, lr, asr #11
    2024:	andeq	r2, r0, lr, lsl #5
    2028:	stceq	8, cr15, [r0], #892	; 0x37c
    202c:			; <UNDEFINED> instruction: 0xf8df2101
    2030:			; <UNDEFINED> instruction: 0xf8df3ca0
    2034:	ldrbtmi	r2, [fp], #-3232	; 0xfffff360
    2038:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    203c:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    2040:			; <UNDEFINED> instruction: 0xf8df9200
    2044:	stmdavs	r0, {r2, r4, r7, sl, fp, sp}
    2048:			; <UNDEFINED> instruction: 0xf7ff447a
    204c:			; <UNDEFINED> instruction: 0xf7ffe87c
    2050:	andls	fp, r5, ip, asr #23
    2054:	ldmiblt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2058:	ldclcs	8, cr15, [r0], #-892	; 0xfffffc84
    205c:			; <UNDEFINED> instruction: 0xf8df2101
    2060:			; <UNDEFINED> instruction: 0xf8583c7c
    2064:	ldrbtmi	r2, [fp], #-2
    2068:	andls	r6, r0, fp, lsl r8
    206c:			; <UNDEFINED> instruction: 0xf8df6810
    2070:	ldrbtmi	r2, [sl], #-3184	; 0xfffff390
    2074:	stmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2078:	svc	0x003cf7fe
    207c:			; <UNDEFINED> instruction: 0xf43f2800
    2080:			; <UNDEFINED> instruction: 0xf001ad0a
    2084:	str	pc, [r6, #-2589]	; 0xfffff5e3
    2088:	strmi	r9, [sl], -sp, lsl #26
    208c:	stmdbls	fp, {r1, r2, r3, r9, sl, lr}
    2090:			; <UNDEFINED> instruction: 0xf0014628
    2094:	mulcc	r1, r3, sl
    2098:	cfstrdge	mvd15, [r3], #252	; 0xfc
    209c:	strtmi	r6, [r8], -sp, lsr #16
    20a0:	stmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20a4:	stcpl	8, cr3, [fp], #-4
    20a8:	svclt	0x00082b2c
    20ac:			; <UNDEFINED> instruction: 0xf7fe542e
    20b0:	stmdacs	r0, {r1, r5, r8, r9, sl, fp, sp, lr, pc}
    20b4:	msrhi	CPSR_sc, r0, asr #32
    20b8:	svc	0x001cf7fe
    20bc:			; <UNDEFINED> instruction: 0xf4039b10
    20c0:			; <UNDEFINED> instruction: 0x46054770
    20c4:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20c8:			; <UNDEFINED> instruction: 0xf04f9b05
    20cc:	strdcs	r3, [r1, -pc]
    20d0:	strls	r9, [r1, -r2, lsl #10]
    20d4:			; <UNDEFINED> instruction: 0xf8df9300
    20d8:	ldrbtmi	r3, [fp], #-3084	; 0xfffff3f4
    20dc:	stmdals	lr, {r0, r1, ip, pc}
    20e0:	stmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20e4:	blcs	28d14 <mount@plt+0x27af8>
    20e8:	andshi	pc, r5, #64	; 0x40
    20ec:	bcc	fe43d954 <mount@plt+0xfe43c738>
    20f0:	ldrdge	pc, [r0], -r3
    20f4:	svceq	0x0000f1ba
    20f8:	eorshi	pc, r7, #0
    20fc:			; <UNDEFINED> instruction: 0xf7fe4650
    2100:			; <UNDEFINED> instruction: 0x4605efd2
    2104:	bcc	43d970 <mount@plt+0x43c754>
    2108:	stmdals	pc, {r5, r8, sl, ip, sp}	; <UNPREDICTABLE>
    210c:	andls	r6, sl, #1703936	; 0x1a0000
    2110:	svc	0x00c8f7fe
    2114:	strmi	r9, [r6], -sl, lsl #20
    2118:			; <UNDEFINED> instruction: 0xf0002a00
    211c:	ldrmi	r8, [r0], -r8, lsr #4
    2120:			; <UNDEFINED> instruction: 0xf7fe442e
    2124:	strmi	lr, [r5], -r0, asr #31
    2128:			; <UNDEFINED> instruction: 0xf7fe1830
    212c:			; <UNDEFINED> instruction: 0x4606ef74
    2130:	eoreq	pc, r0, r5, lsl #2
    2134:	svc	0x006ef7fe
    2138:	stmdacs	r0, {r0, r7, r9, sl, lr}
    213c:	strhi	pc, [lr, #-0]!
    2140:	vmlacs.f32	s18, s0, s20
    2144:	strhi	pc, [sl, #-0]!
    2148:	blcs	28d6c <mount@plt+0x27b50>
    214c:	sbcshi	pc, r5, r0, asr #32
    2150:	blcc	fe5404d4 <mount@plt+0xfe53f2b8>
    2154:	movwls	r4, #1147	; 0x47b
    2158:			; <UNDEFINED> instruction: 0xf8df2101
    215c:			; <UNDEFINED> instruction: 0x46483b90
    2160:			; <UNDEFINED> instruction: 0xf04f9201
    2164:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    2168:	svc	0x00c0f7fe
    216c:	bcc	fe43d9d4 <mount@plt+0xfe43c7b8>
    2170:	ldrdge	pc, [r0], -r3
    2174:	svceq	0x0000f1ba
    2178:	msrhi	SPSR_xc, r0
    217c:			; <UNDEFINED> instruction: 0x46304651
    2180:	svc	0x002af7fe
    2184:	strbmi	r9, [sl], -fp, lsl #22
    2188:	bne	fe43d9f4 <mount@plt+0xfe43c7d8>
    218c:	movwls	r4, #1584	; 0x630
    2190:			; <UNDEFINED> instruction: 0xf7ff9b0c
    2194:			; <UNDEFINED> instruction: 0xf1b0e844
    2198:			; <UNDEFINED> instruction: 0x46823fff
    219c:	cmphi	lr, r0	; <UNPREDICTABLE>
    21a0:	bcc	fe43da08 <mount@plt+0xfe43c7ec>
    21a4:	blls	35c20c <mount@plt+0x35aff0>
    21a8:			; <UNDEFINED> instruction: 0xf7fe681d
    21ac:	stmdals	fp, {r1, r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    21b0:	mrc	7, 5, APSR_nzcv, cr2, cr14, {7}
    21b4:	movwcc	r9, #6921	; 0x1b09
    21b8:	stmdals	r9, {r1, ip, lr, pc}
    21bc:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    21c0:	bleq	b40544 <mount@plt+0xb3f328>
    21c4:			; <UNDEFINED> instruction: 0xf7fe4478
    21c8:	andcc	lr, r1, r4, ror #29
    21cc:	rschi	pc, pc, r0
    21d0:	mcr	7, 7, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    21d4:			; <UNDEFINED> instruction: 0xf0002800
    21d8:			; <UNDEFINED> instruction: 0x463080da
    21dc:	bvc	fe2bf618 <mount@plt+0xfe2be3fc>
    21e0:	mrc	7, 4, APSR_nzcv, cr10, cr14, {7}
    21e4:			; <UNDEFINED> instruction: 0xf7fe4648
    21e8:			; <UNDEFINED> instruction: 0x4628ee98
    21ec:	mrc	7, 4, APSR_nzcv, cr4, cr14, {7}
    21f0:	ldmdavs	r8, {r1, r2, r8, r9, fp, ip, pc}
    21f4:	mrc	7, 4, APSR_nzcv, cr0, cr14, {7}
    21f8:	tstcs	r0, sl, lsl #4
    21fc:			; <UNDEFINED> instruction: 0xf7fe9808
    2200:	blge	73db90 <mount@plt+0x73c974>
    2204:	andcc	pc, r8, fp, asr #17
    2208:	blls	14aa14 <mount@plt+0x1497f8>
    220c:	andsls	r2, sp, #0, 2
    2210:	rsbne	pc, ip, sp, lsl #17
    2214:	smlabtne	r0, fp, r9, lr
    2218:	andsne	pc, r8, fp, asr #17
    221c:	andcs	pc, ip, fp, asr #17
    2220:	andcs	pc, r4, sl, asr #17
    2224:	andsge	pc, r0, fp, asr #17
    2228:	andcs	pc, r8, sl, asr #17
    222c:	andcc	pc, ip, sl, asr #17
    2230:	ldmdage	fp, {r1, r2, r9, sl, lr}
    2234:	andscs	r9, r0, ip, lsl r0
    2238:	andeq	pc, r0, sl, asr #17
    223c:	andseq	pc, r4, fp, asr #17
    2240:			; <UNDEFINED> instruction: 0xf7fee005
    2244:	stmdavs	r3, {r1, r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    2248:			; <UNDEFINED> instruction: 0xf0402b04
    224c:	andcs	r8, r0, #-805306361	; 0xd0000007
    2250:			; <UNDEFINED> instruction: 0x46304659
    2254:	mrc	7, 3, APSR_nzcv, cr14, cr14, {7}
    2258:	rscsle	r1, r2, r3, asr #24
    225c:	strmi	r2, [r5], -r1, lsl #16
    2260:	rsbshi	pc, r2, #64	; 0x40
    2264:	bls	fe3405e8 <mount@plt+0xfe33f3cc>
    2268:	ldrbtmi	r9, [r9], #2053	; 0x805
    226c:	svc	0x00caf7fe
    2270:			; <UNDEFINED> instruction: 0x311cf8d9
    2274:			; <UNDEFINED> instruction: 0xf43f2b00
    2278:			; <UNDEFINED> instruction: 0xf7fea8a3
    227c:			; <UNDEFINED> instruction: 0xf8dfef1a
    2280:	ldrbtmi	r0, [r8], #-2680	; 0xfffff588
    2284:	mcr	7, 4, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    2288:			; <UNDEFINED> instruction: 0xf0003001
    228c:			; <UNDEFINED> instruction: 0x46508394
    2290:			; <UNDEFINED> instruction: 0xf7feafa7
    2294:	andcs	lr, r0, #32, 30	; 0x80
    2298:			; <UNDEFINED> instruction: 0x46104651
    229c:	mrc	7, 1, APSR_nzcv, cr0, cr14, {7}
    22a0:	strbpl	lr, [r4, #-2505]	; 0xfffff637
    22a4:	andscs	r2, r0, #0, 6
    22a8:			; <UNDEFINED> instruction: 0x46304639
    22ac:	svc	0x00a4f7fe
    22b0:			; <UNDEFINED> instruction: 0xf43f2800
    22b4:	ble	ffd6c478 <mount@plt+0xffd6b25c>
    22b8:	svc	0x0012f7fe
    22bc:	blcs	11c2d0 <mount@plt+0x11b0b4>
    22c0:	stmdage	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    22c4:			; <UNDEFINED> instruction: 0xf8dfe7ee
    22c8:	andcs	r2, r1, r4, lsr sl
    22cc:	bne	c40650 <mount@plt+0xc3f434>
    22d0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    22d4:	svc	0x0030f7fe
    22d8:			; <UNDEFINED> instruction: 0xf7fe2000
    22dc:			; <UNDEFINED> instruction: 0xf8dfeede
    22e0:			; <UNDEFINED> instruction: 0xf8df2a24
    22e4:	blls	144a8c <mount@plt+0x143870>
    22e8:	tstcs	r1, sl, ror r4
    22ec:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    22f0:			; <UNDEFINED> instruction: 0xf7fe6800
    22f4:			; <UNDEFINED> instruction: 0xf7ffef28
    22f8:			; <UNDEFINED> instruction: 0xf8dfbbf2
    22fc:	ldrbtmi	r3, [fp], #-2572	; 0xfffff5f4
    2300:			; <UNDEFINED> instruction: 0xf001e729
    2304:			; <UNDEFINED> instruction: 0x4605f93b
    2308:			; <UNDEFINED> instruction: 0xf43f2800
    230c:			; <UNDEFINED> instruction: 0xf7feabaa
    2310:	cdpls	14, 0, cr14, cr13, cr10, {6}
    2314:	ldmibne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2318:			; <UNDEFINED> instruction: 0x46024479
    231c:			; <UNDEFINED> instruction: 0xf0014630
    2320:	andcc	pc, r1, sp, asr #18
    2324:	blge	fe77f428 <mount@plt+0xfe77e20c>
    2328:			; <UNDEFINED> instruction: 0x46296830
    232c:	mcr	7, 2, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    2330:	movwls	lr, #22210	; 0x56c2
    2334:	mcr	7, 4, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2338:	ldmibmi	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    233c:			; <UNDEFINED> instruction: 0xf8df2101
    2340:	blls	14ca98 <mount@plt+0x14b87c>
    2344:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    2348:	andls	r9, r1, r0, lsl #8
    234c:			; <UNDEFINED> instruction: 0xf7fe4638
    2350:	strdcs	lr, [r1], -sl
    2354:	mcr	7, 5, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2358:			; <UNDEFINED> instruction: 0xf43f3001
    235c:			; <UNDEFINED> instruction: 0xf8dfaa0d
    2360:	ldrbtmi	r0, [r8], #-2488	; 0xfffff648
    2364:	mrc	7, 0, APSR_nzcv, cr4, cr14, {7}
    2368:	ldmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    236c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2370:			; <UNDEFINED> instruction: 0xf0003001
    2374:	ldrmi	r8, [r8], -r5, ror #5
    2378:	bne	43dbe0 <mount@plt+0x43c9c4>
    237c:	ldc2	0, cr15, [sl], #4
    2380:	blcs	28f9c <mount@plt+0x27d80>
    2384:			; <UNDEFINED> instruction: 0xf6ff4604
    2388:			; <UNDEFINED> instruction: 0xf7ffaa06
    238c:			; <UNDEFINED> instruction: 0xf8dfb9f9
    2390:			; <UNDEFINED> instruction: 0x464b0990
    2394:	ldrtmi	r9, [r1], -r0, lsl #10
    2398:	mrc	4, 0, r4, cr8, cr8, {3}
    239c:	stmdavs	r0, {r4, r9, fp, sp}
    23a0:	mrrc2	0, 0, pc, r2, cr1	; <UNPREDICTABLE>
    23a4:			; <UNDEFINED> instruction: 0xf47f3001
    23a8:			; <UNDEFINED> instruction: 0xf7ffaf18
    23ac:			; <UNDEFINED> instruction: 0xf8dfbb7e
    23b0:	tstcs	r1, ip, lsl r9
    23b4:	stmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    23b8:	stmdbcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    23bc:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    23c0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    23c4:	stmdavs	r0, {r0, r1, r3, r4, fp, sp, lr}
    23c8:	mrc	7, 5, APSR_nzcv, cr12, cr14, {7}
    23cc:	bllt	1b803d0 <mount@plt+0x1b7f1b4>
    23d0:	beq	43dc38 <mount@plt+0x43ca1c>
    23d4:	ldcl	7, cr15, [ip, #1016]	; 0x3f8
    23d8:			; <UNDEFINED> instruction: 0xf0003001
    23dc:			; <UNDEFINED> instruction: 0xf8df836b
    23e0:	ldrbmi	r1, [sl], -ip, asr #18
    23e4:	ldrbtmi	r2, [r9], #-3
    23e8:	mcr	7, 7, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    23ec:			; <UNDEFINED> instruction: 0xf0003001
    23f0:			; <UNDEFINED> instruction: 0xf8db8250
    23f4:	ldreq	r3, [r8, #16]
    23f8:			; <UNDEFINED> instruction: 0xf8dbd506
    23fc:			; <UNDEFINED> instruction: 0xf7fe5018
    2400:	addmi	lr, r5, #7808	; 0x1e80
    2404:	msrhi	SPSR_fsc, #64	; 0x40
    2408:	stmdbpl	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    240c:	ldrbtmi	r2, [sp], #-258	; 0xfffffefe
    2410:			; <UNDEFINED> instruction: 0xf7fe4628
    2414:	mulcc	r1, lr, lr
    2418:	rsbshi	pc, r0, #0
    241c:	mvnscc	pc, #79	; 0x4f
    2420:	bpl	fe43dc4c <mount@plt+0xfe43ca30>
    2424:	movwls	r4, #38447	; 0x962f
    2428:	blt	114042c <mount@plt+0x113f210>
    242c:	stmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2430:	ldrbtmi	r6, [fp], #-2090	; 0xfffff7d6
    2434:			; <UNDEFINED> instruction: 0xf7ff601a
    2438:			; <UNDEFINED> instruction: 0xf001b9c9
    243c:			; <UNDEFINED> instruction: 0xf7fef841
    2440:	mrc	15, 0, fp, cr9, cr15, {4}
    2444:	bls	3d0c8c <mount@plt+0x3cfa70>
    2448:	blcs	1c4bc <mount@plt+0x1b2a0>
    244c:	sadd16mi	fp, sl, r8
    2450:	stmdbls	pc, {r0, r1, r2, r3, r9, ip, pc}	; <UNPREDICTABLE>
    2454:			; <UNDEFINED> instruction: 0xf7fe4630
    2458:	ldr	lr, [r3], r0, asr #27
    245c:	mcr	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2460:	stmdavs	r0, {r0, r2, r9, sl, lr}
    2464:			; <UNDEFINED> instruction: 0x46032813
    2468:	adchi	pc, pc, r0
    246c:			; <UNDEFINED> instruction: 0xd1282816
    2470:	stcl	7, cr15, [r0, #-1016]	; 0xfffffc08
    2474:	rscscc	pc, pc, #79	; 0x4f
    2478:	strls	r2, [r1, -r1, lsl #2]
    247c:	movwls	r4, #9731	; 0x2603
    2480:	stmdals	lr, {r0, r2, r8, r9, fp, ip, pc}
    2484:			; <UNDEFINED> instruction: 0xf8df9300
    2488:	ldrbtmi	r3, [fp], #-2224	; 0xfffff750
    248c:	mcr	7, 1, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    2490:	vnmls.f64	d9, d9, d11
    2494:			; <UNDEFINED> instruction: 0x464a1a90
    2498:	movwls	r4, #1584	; 0x630
    249c:			; <UNDEFINED> instruction: 0xf7fe9b0c
    24a0:			; <UNDEFINED> instruction: 0x3001eebe
    24a4:	mrcge	4, 3, APSR_nzcv, cr12, cr15, {3}
    24a8:	blcs	4dc55c <mount@plt+0x4db340>
    24ac:	tstle	r8, r8, lsl r6
    24b0:	ldrbeq	r9, [sl, r7, lsl #22]
    24b4:			; <UNDEFINED> instruction: 0xf001d505
    24b8:	stmdacs	r0, {r0, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    24bc:	bicshi	pc, r1, r0
    24c0:			; <UNDEFINED> instruction: 0xf8df2013
    24c4:			; <UNDEFINED> instruction: 0xf8df3878
    24c8:	ldrbtmi	r2, [fp], #-2052	; 0xfffff7fc
    24cc:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    24d0:	ldmdavs	r4, {r0, r1, r3, r4, fp, sp, lr}
    24d4:			; <UNDEFINED> instruction: 0xf7fe9307
    24d8:			; <UNDEFINED> instruction: 0xf8dfedb0
    24dc:	tstcs	r1, r4, ror #16
    24e0:	ldrbtmi	r9, [sl], #-2823	; 0xfffff4f9
    24e4:	strtmi	r9, [r0], -r0
    24e8:	mcr	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    24ec:	blt	fef404f0 <mount@plt+0xfef3f2d4>
    24f0:	andsvc	r9, r3, fp, lsl #20
    24f4:	andls	r2, lr, #402653184	; 0x18000000
    24f8:	movwcs	r9, #4876	; 0x130c
    24fc:			; <UNDEFINED> instruction: 0xf8df930a
    2500:	andcs	r1, r0, #68, 16	; 0x440000
    2504:	ldrbtmi	r9, [r9], #-2061	; 0xfffff7f3
    2508:			; <UNDEFINED> instruction: 0xf858f001
    250c:			; <UNDEFINED> instruction: 0xf47f3001
    2510:			; <UNDEFINED> instruction: 0xf7ffaa8c
    2514:			; <UNDEFINED> instruction: 0xf8dfbaa6
    2518:			; <UNDEFINED> instruction: 0x463a0830
    251c:	bne	fe43dd88 <mount@plt+0xfe43cb6c>
    2520:	blls	493708 <mount@plt+0x4924ec>
    2524:			; <UNDEFINED> instruction: 0xf0016800
    2528:	andcc	pc, r1, pc, lsl #26
    252c:	cfldrdge	mvd15, [lr, #508]	; 0x1fc
    2530:	blt	fe600534 <mount@plt+0xfe5ff318>
    2534:	ldmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2538:			; <UNDEFINED> instruction: 0x2790f8df
    253c:			; <UNDEFINED> instruction: 0xf858447b
    2540:	ldmdavs	fp, {r1, sp}
    2544:	movwls	r6, #26645	; 0x6815
    2548:	stcl	7, cr15, [sl, #1016]	; 0x3f8
    254c:			; <UNDEFINED> instruction: 0xf7fe6800
    2550:	blls	1bdb28 <mount@plt+0x1bc90c>
    2554:	strmi	r2, [r2], -r1, lsl #2
    2558:			; <UNDEFINED> instruction: 0xf8df9200
    255c:			; <UNDEFINED> instruction: 0x462827f4
    2560:			; <UNDEFINED> instruction: 0xf7fe447a
    2564:			; <UNDEFINED> instruction: 0xf7ffedf0
    2568:			; <UNDEFINED> instruction: 0x4655b913
    256c:	strtmi	lr, [r8], #-1482	; 0xfffffa36
    2570:	ldcl	7, cr15, [r0, #-1016]	; 0xfffffc08
    2574:	eorcs	r4, r0, r6, lsl #12
    2578:	stcl	7, cr15, [ip, #-1016]	; 0xfffffc08
    257c:	stmdacs	r0, {r0, r7, r9, sl, lr}
    2580:	movwhi	pc, #49152	; 0xc000	; <UNPREDICTABLE>
    2584:			; <UNDEFINED> instruction: 0xf0002e00
    2588:	blls	1e31b4 <mount@plt+0x1e1f98>
    258c:			; <UNDEFINED> instruction: 0xf8dfb9cb
    2590:	ldrbtmi	r1, [r9], #-1988	; 0xfffff83c
    2594:			; <UNDEFINED> instruction: 0xf7fe4648
    2598:			; <UNDEFINED> instruction: 0xf1baed20
    259c:			; <UNDEFINED> instruction: 0xf47f0f00
    25a0:	ldrb	sl, [r6, -sp, ror #27]
    25a4:	tstcs	r8, r8, lsr r6
    25a8:	stc	7, cr15, [r8, #-1016]!	; 0xfffffc08
    25ac:			; <UNDEFINED> instruction: 0xf47f3001
    25b0:	ldmdavs	r3!, {r1, r5, r7, fp, sp, pc}
    25b4:			; <UNDEFINED> instruction: 0xf47f2b02
    25b8:			; <UNDEFINED> instruction: 0xf049a89e
    25bc:			; <UNDEFINED> instruction: 0xf7ff0908
    25c0:			; <UNDEFINED> instruction: 0xf8dfb8b5
    25c4:	ldrbtmi	r1, [r9], #-1940	; 0xfffff86c
    25c8:	cdp	7, 1, cr14, cr9, cr4, {7}
    25cc:			; <UNDEFINED> instruction: 0xf8d22a10
    25d0:			; <UNDEFINED> instruction: 0xf1bcc000
    25d4:			; <UNDEFINED> instruction: 0xf43f0f00
    25d8:	cdp	15, 1, cr10, cr8, cr8, {3}
    25dc:	bls	1d1024 <mount@plt+0x1cfe08>
    25e0:	bcs	1c654 <mount@plt+0x1b438>
    25e4:	rschi	pc, r9, r0
    25e8:			; <UNDEFINED> instruction: 0x2770f8df
    25ec:	ldm	r2, {r1, r3, r4, r5, r6, sl, lr}
    25f0:	stm	r9, {r0, r1}
    25f4:	blcs	2608 <mount@plt+0x13ec>
    25f8:	subshi	pc, r7, #0
    25fc:	strbmi	r9, [sl], -fp, lsl #22
    2600:	bne	fe43de6c <mount@plt+0xfe43cc50>
    2604:	movwls	r4, #1584	; 0x630
    2608:			; <UNDEFINED> instruction: 0xf7fe9b0c
    260c:	andcc	lr, r1, r8, lsl #28
    2610:	cfstrdge	mvd15, [r6, #508]	; 0x1fc
    2614:	blcs	59c6c8 <mount@plt+0x59b4ac>
    2618:	svcge	0x0047f47f
    261c:			; <UNDEFINED> instruction: 0xf8dfe728
    2620:	smlatbcs	r1, ip, r6, r0
    2624:			; <UNDEFINED> instruction: 0x3738f8df
    2628:			; <UNDEFINED> instruction: 0xf8df464e
    262c:			; <UNDEFINED> instruction: 0xf8582738
    2630:	ldrbtmi	r0, [fp], #-0
    2634:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    2638:			; <UNDEFINED> instruction: 0xf7fe6800
    263c:			; <UNDEFINED> instruction: 0xf7ffed84
    2640:			; <UNDEFINED> instruction: 0xf000ba13
    2644:			; <UNDEFINED> instruction: 0xf7ffff3d
    2648:	stmdage	r5, {r0, r2, r4, r6, r8, fp, ip, sp, pc}^
    264c:	stc	7, cr15, [r8], {254}	; 0xfe
    2650:	suble	r2, r1, r0, lsl #16
    2654:	mcrr	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
    2658:			; <UNDEFINED> instruction: 0xf43f2800
    265c:			; <UNDEFINED> instruction: 0xf8dfab78
    2660:	ldrbtmi	r3, [fp], #-1800	; 0xfffff8f8
    2664:			; <UNDEFINED> instruction: 0x9118f8d3
    2668:	svceq	0x0000f1b9
    266c:	blge	167f770 <mount@plt+0x167e554>
    2670:	bllt	1b80674 <mount@plt+0x1b7f458>
    2674:	usatcs	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    2678:			; <UNDEFINED> instruction: 0x46294655
    267c:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    2680:	bge	43def0 <mount@plt+0x43ccd4>
    2684:	stc2	0, cr15, [lr], {0}
    2688:			; <UNDEFINED> instruction: 0xf8dfb9b8
    268c:	strtmi	r2, [r9], -r4, ror #13
    2690:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    2694:	stc2	0, cr15, [r6], {0}
    2698:			; <UNDEFINED> instruction: 0xf8dfb978
    269c:			; <UNDEFINED> instruction: 0x463016d8
    26a0:			; <UNDEFINED> instruction: 0xf0004479
    26a4:	stmdblt	r0, {r0, r1, r4, r7, sl, fp, ip, sp, lr, pc}^
    26a8:			; <UNDEFINED> instruction: 0x16ccf8df
    26ac:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    26b0:	stc2	0, cr15, [ip], {0}
    26b4:			; <UNDEFINED> instruction: 0xf0002800
    26b8:	stflsd	f0, [lr], {14}
    26bc:	ldrtmi	r4, [r1], -sl, lsr #12
    26c0:			; <UNDEFINED> instruction: 0xf7fe4620
    26c4:	stmdbne	r3!, {r1, r6, sl, fp, sp, lr, pc}^
    26c8:	strtmi	r3, [r1], -r1, lsl #10
    26cc:	strtmi	r2, [r9], #-556	; 0xfffffdd4
    26d0:	tstls	lr, sl, lsl r0
    26d4:	ldmiblt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    26d8:	ssatne	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    26dc:	ldmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    26e0:			; <UNDEFINED> instruction: 0xf50dac1b
    26e4:	ldrbtmi	r7, [r9], #-203	; 0xffffff35
    26e8:	strtmi	r4, [r2], -fp, asr #12
    26ec:	stc	7, cr15, [sl, #-1016]	; 0xfffffc08
    26f0:			; <UNDEFINED> instruction: 0xd1af2802
    26f4:	bcs	9c784 <mount@plt+0x9b568>
    26f8:			; <UNDEFINED> instruction: 0xd1abd804
    26fc:	ldrdcc	pc, [r0], -r9
    2700:	stmible	r7!, {r2, r8, r9, fp, sp}
    2704:	strbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    2708:			; <UNDEFINED> instruction: 0xf8d92101
    270c:			; <UNDEFINED> instruction: 0xf8df0000
    2710:			; <UNDEFINED> instruction: 0xf8589670
    2714:	ldrbtmi	r3, [r9], #3
    2718:	andcs	lr, r0, sp, asr #19
    271c:			; <UNDEFINED> instruction: 0x2664f8df
    2720:	ldrbtmi	r6, [sl], #-2072	; 0xfffff7e8
    2724:	ldrdcc	pc, [r0], -r9
    2728:	stc	7, cr15, [ip, #-1016]	; 0xfffffc08
    272c:	bl	ff8c072c <mount@plt+0xff8bf510>
    2730:			; <UNDEFINED> instruction: 0xf43f2800
    2734:			; <UNDEFINED> instruction: 0xf8d9a96e
    2738:	blcs	eba0 <mount@plt+0xd984>
    273c:	stmdbge	r9!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    2740:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2744:	blt	ffb80748 <mount@plt+0xffb7f52c>
    2748:			; <UNDEFINED> instruction: 0x063cf8df
    274c:			; <UNDEFINED> instruction: 0xf7fe4478
    2750:	andcs	lr, r1, ip, lsr #24
    2754:	stc	7, cr15, [r0], #1016	; 0x3f8
    2758:			; <UNDEFINED> instruction: 0x3630f8df
    275c:			; <UNDEFINED> instruction: 0xf8df2101
    2760:	ldrbtmi	r2, [fp], #-1388	; 0xfffffa94
    2764:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    2768:	stc	8, cr6, [sp, #108]	; 0x6c
    276c:	ldmdavs	r0, {r9, fp, pc}
    2770:			; <UNDEFINED> instruction: 0x261cf8df
    2774:			; <UNDEFINED> instruction: 0xf7fe447a
    2778:			; <UNDEFINED> instruction: 0xf7feece6
    277c:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    2780:	stmibge	sp, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    2784:			; <UNDEFINED> instruction: 0xf8dfe47d
    2788:	tstcs	r1, ip, lsl #12
    278c:	ldrcs	pc, [ip, #-2271]!	; 0xfffff721
    2790:			; <UNDEFINED> instruction: 0xf858447b
    2794:	ldmdavs	fp, {r1, sp}
    2798:	bhi	3ddd4 <mount@plt+0x3cbb8>
    279c:			; <UNDEFINED> instruction: 0xf8df6810
    27a0:	ldrbtmi	r2, [sl], #-1528	; 0xfffffa08
    27a4:	stcl	7, cr15, [lr], {254}	; 0xfe
    27a8:	bl	fe9407a8 <mount@plt+0xfe93f58c>
    27ac:			; <UNDEFINED> instruction: 0xf43f2800
    27b0:			; <UNDEFINED> instruction: 0xf04fab4e
    27b4:	movwls	r3, #37887	; 0x93ff
    27b8:			; <UNDEFINED> instruction: 0xf8dfe463
    27bc:	ldrbtmi	r2, [sl], #-1504	; 0xfffffa20
    27c0:	muleq	r3, r2, r8
    27c4:	andeq	pc, r0, r9, asr #17
    27c8:	andne	pc, r4, r9, lsl #17
    27cc:			; <UNDEFINED> instruction: 0xf0002b00
    27d0:	movwls	r8, #4460	; 0x116c
    27d4:			; <UNDEFINED> instruction: 0xf8df4652
    27d8:	smlabtcs	r1, r8, r5, r3
    27dc:			; <UNDEFINED> instruction: 0xf8cd4630
    27e0:	ldrbtmi	ip, [fp], #-0
    27e4:	stc	7, cr15, [r2], {254}	; 0xfe
    27e8:			; <UNDEFINED> instruction: 0xf8dfe708
    27ec:			; <UNDEFINED> instruction: 0xf8df35b8
    27f0:	ldrbtmi	r2, [fp], #-1244	; 0xfffffb24
    27f4:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    27f8:	ldmdavs	r5, {r0, r1, r3, r4, fp, sp, lr}
    27fc:			; <UNDEFINED> instruction: 0xf7fe9307
    2800:	stmdavs	r0, {r4, r5, r6, sl, fp, sp, lr, pc}
    2804:	ldc	7, cr15, [r8], {254}	; 0xfe
    2808:	tstcs	r1, r7, lsl #22
    280c:	andls	r4, r0, #2097152	; 0x200000
    2810:	ldrcs	pc, [r4, #2271]	; 0x8df
    2814:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    2818:	ldc	7, cr15, [r4], {254}	; 0xfe
    281c:			; <UNDEFINED> instruction: 0xf7fe9805
    2820:			; <UNDEFINED> instruction: 0xf04fecf2
    2824:	movwls	r3, #21503	; 0x53ff
    2828:	mcrlt	7, 5, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    282c:	ldrbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2830:	ldrcs	pc, [r8], #2271	; 0x8df
    2834:			; <UNDEFINED> instruction: 0xf858447b
    2838:	ldmdavs	fp, {r1, sp}
    283c:	movwls	r6, #30741	; 0x7815
    2840:	mcrr	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
    2844:			; <UNDEFINED> instruction: 0xf7fe6800
    2848:	blls	1fd830 <mount@plt+0x1fc614>
    284c:	strmi	r2, [r2], -r1, lsl #2
    2850:			; <UNDEFINED> instruction: 0xf8df9200
    2854:			; <UNDEFINED> instruction: 0x4628255c
    2858:			; <UNDEFINED> instruction: 0xf7fe447a
    285c:			; <UNDEFINED> instruction: 0xf7feec74
    2860:			; <UNDEFINED> instruction: 0xf8dfbe8f
    2864:	tstcs	r1, r8, ror #8
    2868:	strbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    286c:	strbcs	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    2870:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    2874:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    2878:	stmdavs	r0, {r0, r1, r3, r4, fp, sp, lr}
    287c:	stcl	7, cr15, [r2], #-1016	; 0xfffffc08
    2880:	ldmlt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2884:	ldrcs	pc, [r4, #-2271]!	; 0xfffff721
    2888:	strbeq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    288c:	ldrbtmi	r9, [sl], #-2821	; 0xfffff4fb
    2890:			; <UNDEFINED> instruction: 0xf8dfe52b
    2894:			; <UNDEFINED> instruction: 0xf8df352c
    2898:	ldrbtmi	r2, [fp], #-1076	; 0xfffffbcc
    289c:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    28a0:	ldmdavs	r4, {r0, r1, r3, r4, fp, sp, lr}
    28a4:			; <UNDEFINED> instruction: 0xf7fe9307
    28a8:	stmdavs	r0, {r2, r3, r4, sl, fp, sp, lr, pc}
    28ac:	bl	ff1408ac <mount@plt+0xff13f690>
    28b0:	bhi	3deec <mount@plt+0x3ccd0>
    28b4:	tstcs	r1, r7, lsl #22
    28b8:	andls	r4, r1, #2097152	; 0x200000
    28bc:	strcs	pc, [r4, #-2271]	; 0xfffff721
    28c0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    28c4:	ldc	7, cr15, [lr], #-1016	; 0xfffffc08
    28c8:	blls	33c688 <mount@plt+0x33b46c>
    28cc:	movweq	lr, #27171	; 0x6a23
    28d0:			; <UNDEFINED> instruction: 0xf7ff930c
    28d4:	bmi	fff70b54 <mount@plt+0xfff6f938>
    28d8:			; <UNDEFINED> instruction: 0xf8df2101
    28dc:			; <UNDEFINED> instruction: 0xf85834ec
    28e0:	ldrbtmi	r2, [fp], #-2
    28e4:			; <UNDEFINED> instruction: 0x9601681b
    28e8:			; <UNDEFINED> instruction: 0xf8df6810
    28ec:	strls	r2, [r0, #-1248]	; 0xfffffb20
    28f0:			; <UNDEFINED> instruction: 0xf7fe447a
    28f4:	andcs	lr, r1, r8, lsr #24
    28f8:	bl	ff3c08f8 <mount@plt+0xff3bf6dc>
    28fc:	ldrbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    2900:	bmi	ffc8ad0c <mount@plt+0xffc89af0>
    2904:			; <UNDEFINED> instruction: 0xf858447b
    2908:	ldmdavs	fp, {r1, sp}
    290c:	bhi	3df48 <mount@plt+0x3cd2c>
    2910:			; <UNDEFINED> instruction: 0xf8df6810
    2914:	ldrbtmi	r2, [sl], #-1216	; 0xfffffb40
    2918:	ldc	7, cr15, [r4], {254}	; 0xfe
    291c:	stclmi	7, cr14, [fp, #272]!	; 0x110
    2920:			; <UNDEFINED> instruction: 0xf8df2101
    2924:			; <UNDEFINED> instruction: 0xf8df34b4
    2928:			; <UNDEFINED> instruction: 0xf85824b4
    292c:	ldrbtmi	r5, [fp], #-5
    2930:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    2934:	stmdavs	r8!, {ip, pc}
    2938:	stc	7, cr15, [r4], {254}	; 0xfe
    293c:	svclt	0x001cf7fe
    2940:	smlattcs	r1, r2, r8, r4
    2944:	ldrcs	pc, [r8], #2271	; 0x8df
    2948:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    294c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2950:	bl	ffe40950 <mount@plt+0xffe3f734>
    2954:	svclt	0x0010f7fe
    2958:	strcc	pc, [r8], #2271	; 0x8df
    295c:	ldrbtmi	r4, [fp], #-2779	; 0xfffff525
    2960:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    2964:	ldmdavs	r5, {r0, r1, r3, r4, fp, sp, lr}
    2968:			; <UNDEFINED> instruction: 0xf7fe9306
    296c:	stmdavs	r0, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    2970:	bl	18c0970 <mount@plt+0x18bf754>
    2974:	tstcs	r1, r6, lsl #22
    2978:	andls	r4, r0, #2097152	; 0x200000
    297c:	strbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2980:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    2984:	bl	ff7c0984 <mount@plt+0xff7bf768>
    2988:	mrclt	7, 7, APSR_nzcv, cr6, cr14, {7}
    298c:	smlabtcs	r1, pc, sl, r4	; <UNPREDICTABLE>
    2990:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2994:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2998:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    299c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    29a0:	strbmi	r9, [lr], -r1, lsl #12
    29a4:			; <UNDEFINED> instruction: 0xf8df6810
    29a8:	strls	r2, [r0, #-1096]	; 0xfffffbb8
    29ac:			; <UNDEFINED> instruction: 0xf7fe447a
    29b0:			; <UNDEFINED> instruction: 0xf7ffebca
    29b4:			; <UNDEFINED> instruction: 0xf8dfb859
    29b8:			; <UNDEFINED> instruction: 0x4629243c
    29bc:			; <UNDEFINED> instruction: 0xf8d948c3
    29c0:	ldrbtmi	r3, [sl], #-0
    29c4:			; <UNDEFINED> instruction: 0xf8dfe492
    29c8:	stmiami	r0, {r4, r5, sl, sp}^
    29cc:	ldrbtmi	r9, [sl], #-2821	; 0xfffff4fb
    29d0:	ldmmi	lr!, {r0, r1, r3, r7, sl, sp, lr, pc}
    29d4:			; <UNDEFINED> instruction: 0xf8df2101
    29d8:			; <UNDEFINED> instruction: 0xf8df3424
    29dc:			; <UNDEFINED> instruction: 0xf8582424
    29e0:	ldrbtmi	r0, [fp], #-0
    29e4:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    29e8:			; <UNDEFINED> instruction: 0xf7fe6800
    29ec:			; <UNDEFINED> instruction: 0xf7feebac
    29f0:			; <UNDEFINED> instruction: 0xf7febec3
    29f4:			; <UNDEFINED> instruction: 0xf8dfeac2
    29f8:	tstcs	r1, ip, lsl #8
    29fc:	stmdavs	fp!, {r0, r1, r4, r5, r7, fp, lr}
    2a00:	ldrbt	r4, [r3], #-1146	; 0xfffffb86
    2a04:	strcc	pc, [r0], #-2271	; 0xfffff721
    2a08:	ldrbtmi	r4, [fp], #-2736	; 0xfffff550
    2a0c:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    2a10:	ldmdavs	r4, {r0, r1, r3, r4, fp, sp, lr}
    2a14:			; <UNDEFINED> instruction: 0xf7fe9307
    2a18:	stmdavs	r0, {r2, r5, r6, r8, r9, fp, sp, lr, pc}
    2a1c:	bl	340a1c <mount@plt+0x33f800>
    2a20:	bhi	3e05c <mount@plt+0x3ce40>
    2a24:	tstcs	r1, r7, lsl #22
    2a28:	andls	r4, r1, #2097152	; 0x200000
    2a2c:			; <UNDEFINED> instruction: 0x46204af7
    2a30:			; <UNDEFINED> instruction: 0xf7fe447a
    2a34:	ldrt	lr, [r7], r8, lsl #23
    2a38:	smlatbcs	r1, r4, r8, r4
    2a3c:	bmi	ffd55a14 <mount@plt+0xffd547f8>
    2a40:			; <UNDEFINED> instruction: 0xf858447b
    2a44:	ldrbtmi	r0, [sl], #-0
    2a48:	andls	r6, r0, #1769472	; 0x1b0000
    2a4c:	stmdavs	r0, {r1, r4, r5, r6, r7, r9, fp, lr}
    2a50:			; <UNDEFINED> instruction: 0xf7fe447a
    2a54:	andcs	lr, r1, r8, ror fp
    2a58:	bl	7c0a58 <mount@plt+0x7bf83c>
    2a5c:			; <UNDEFINED> instruction: 0x2101489b
    2a60:	bmi	ffbd5a20 <mount@plt+0xffbd4804>
    2a64:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    2a68:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    2a6c:	stmdavs	r0, {r0, r1, r3, r4, fp, sp, lr}
    2a70:	bl	1a40a70 <mount@plt+0x1a3f854>
    2a74:	stmiblt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a78:	bmi	fe515a28 <mount@plt+0xfe51480c>
    2a7c:			; <UNDEFINED> instruction: 0xf858447b
    2a80:	ldmdavs	fp, {r1, sp}
    2a84:	movwls	r6, #30740	; 0x7814
    2a88:	bl	ac0a88 <mount@plt+0xabf86c>
    2a8c:			; <UNDEFINED> instruction: 0xf7fe6800
    2a90:	vstr	s28, [sp, #848]	; 0x350
    2a94:	blls	1e529c <mount@plt+0x1e4080>
    2a98:	strmi	r2, [r2], -r1, lsl #2
    2a9c:	bmi	ff8a72a8 <mount@plt+0xff8a608c>
    2aa0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    2aa4:	bl	13c0aa4 <mount@plt+0x13bf888>
    2aa8:			; <UNDEFINED> instruction: 0x4649e67e
    2aac:			; <UNDEFINED> instruction: 0xf7fe4630
    2ab0:	str	lr, [r3, #2708]!	; 0xa94
    2ab4:	bmi	fe155a30 <mount@plt+0xfe154814>
    2ab8:			; <UNDEFINED> instruction: 0xf858447b
    2abc:	ldmdavs	fp, {r1, sp}
    2ac0:	movwls	r6, #30740	; 0x7814
    2ac4:	bl	340ac4 <mount@plt+0x33f8a8>
    2ac8:			; <UNDEFINED> instruction: 0xf7fe6800
    2acc:	blls	1fd5ac <mount@plt+0x1fc390>
    2ad0:	strmi	r2, [r2], -r1, lsl #2
    2ad4:	bmi	ff5a72dc <mount@plt+0xff5a60c0>
    2ad8:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    2adc:	bl	cc0adc <mount@plt+0xcbf8c0>
    2ae0:	blmi	ff53c470 <mount@plt+0xff53b254>
    2ae4:	bmi	1e4aef0 <mount@plt+0x1e49cd4>
    2ae8:			; <UNDEFINED> instruction: 0xf858447b
    2aec:	ldmdavs	fp, {r1, sp}
    2af0:	bhi	3e12c <mount@plt+0x3cf10>
    2af4:	bmi	ff41cb3c <mount@plt+0xff41b920>
    2af8:			; <UNDEFINED> instruction: 0xf7fe447a
    2afc:	ldrb	lr, [r3], -r4, lsr #22
    2b00:			; <UNDEFINED> instruction: 0xf7fe9211
    2b04:	bls	47d2ec <mount@plt+0x47c0d0>
    2b08:			; <UNDEFINED> instruction: 0xf43f2800
    2b0c:	stmdami	pc!, {r0, r2, r6, r8, fp, sp, pc}^	; <UNPREDICTABLE>
    2b10:	blmi	ff294370 <mount@plt+0xff293154>
    2b14:	bmi	ff28af20 <mount@plt+0xff289d04>
    2b18:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    2b1c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    2b20:	strls	r6, [r0], #-2075	; 0xfffff7e5
    2b24:			; <UNDEFINED> instruction: 0xf7fe6800
    2b28:			; <UNDEFINED> instruction: 0xf7ffeb0e
    2b2c:	blmi	ff171008 <mount@plt+0xff16fdec>
    2b30:	ldrbtmi	r4, [fp], #-2662	; 0xfffff59a
    2b34:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    2b38:	ldmdavs	r4, {r0, r1, r3, r4, fp, sp, lr}
    2b3c:			; <UNDEFINED> instruction: 0xf7fe9307
    2b40:	stmdavs	r0, {r4, r6, r7, r9, fp, sp, lr, pc}
    2b44:	b	1e40b44 <mount@plt+0x1e3f928>
    2b48:	bhi	3e184 <mount@plt+0x3cf68>
    2b4c:	tstcs	r1, r7, lsl #22
    2b50:	andls	r4, r1, #2097152	; 0x200000
    2b54:			; <UNDEFINED> instruction: 0x46204abc
    2b58:			; <UNDEFINED> instruction: 0xf7fe447a
    2b5c:			; <UNDEFINED> instruction: 0xe60ceaf4
    2b60:	mvnscc	pc, #79	; 0x4f
    2b64:			; <UNDEFINED> instruction: 0xf7fe9305
    2b68:	blmi	fee31f9c <mount@plt+0xfee30d80>
    2b6c:	ldrbtmi	r4, [fp], #-2647	; 0xfffff5a9
    2b70:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    2b74:	ldmdavs	r4, {r0, r1, r3, r4, fp, sp, lr}
    2b78:			; <UNDEFINED> instruction: 0xf7fe9307
    2b7c:	stmdavs	r0, {r1, r4, r5, r7, r9, fp, sp, lr, pc}
    2b80:	b	16c0b80 <mount@plt+0x16bf964>
    2b84:	tstcs	r1, r7, lsl #22
    2b88:	strmi	r9, [r2], -r0, lsl #14
    2b8c:	bmi	fec27398 <mount@plt+0xfec2617c>
    2b90:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    2b94:	b	ff5c0b94 <mount@plt+0xff5bf978>
    2b98:	blt	1bc0b9c <mount@plt+0x1bbf980>
    2b9c:	tstcs	r1, fp, asr #16
    2ba0:	bmi	feb55a58 <mount@plt+0xfeb5483c>
    2ba4:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    2ba8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    2bac:	stmdavs	r0, {r0, r1, r3, r4, fp, sp, lr}
    2bb0:	b	ff240bb0 <mount@plt+0xff23f994>
    2bb4:	svclt	0x0058f7fe
    2bb8:	bmi	1115a60 <mount@plt+0x1114844>
    2bbc:			; <UNDEFINED> instruction: 0xf858447b
    2bc0:	ldmdavs	fp, {r1, sp}
    2bc4:	movwls	r6, #26645	; 0x6815
    2bc8:	b	fe2c0bc8 <mount@plt+0xfe2bf9ac>
    2bcc:			; <UNDEFINED> instruction: 0xf7fe6800
    2bd0:	blls	1bd4a8 <mount@plt+0x1bc28c>
    2bd4:	strmi	r2, [r2], -r1, lsl #2
    2bd8:	bmi	fe8673e0 <mount@plt+0xfe8661c4>
    2bdc:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    2be0:	b	fec40be0 <mount@plt+0xfec3f9c4>
    2be4:	stcllt	7, cr15, [r8, #1016]	; 0x3f8
    2be8:	tstcs	r1, r8, lsr r8
    2bec:	bmi	fe795a68 <mount@plt+0xfe79484c>
    2bf0:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    2bf4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    2bf8:	stmdavs	r0, {r0, r1, r3, r4, fp, sp, lr}
    2bfc:	b	fe8c0bfc <mount@plt+0xfe8bf9e0>
    2c00:			; <UNDEFINED> instruction: 0xf7fe2001
    2c04:	bmi	fe67d534 <mount@plt+0xfe67c318>
    2c08:	ldmdami	r0!, {r0, r1, r5, r9, sl, lr}
    2c0c:			; <UNDEFINED> instruction: 0xf7ff447a
    2c10:	stmdami	lr!, {r2, r3, r5, r6, r8, r9, fp, ip, sp, pc}
    2c14:	blmi	fe58b020 <mount@plt+0xfe589e04>
    2c18:			; <UNDEFINED> instruction: 0xf8584a96
    2c1c:	ldrbtmi	r0, [fp], #-0
    2c20:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    2c24:			; <UNDEFINED> instruction: 0xf7fe6800
    2c28:			; <UNDEFINED> instruction: 0xf7feea8e
    2c2c:	shasxmi	fp, r0, r4
    2c30:	b	fe6c0c30 <mount@plt+0xfe6bfa14>
    2c34:	blcs	29854 <mount@plt+0x28638>
    2c38:	cfldrsge	mvf15, [lr, #504]	; 0x1f8
    2c3c:	smlabbcs	r1, lr, fp, r4
    2c40:	ldrbtmi	r4, [fp], #-2082	; 0xfffff7de
    2c44:			; <UNDEFINED> instruction: 0xf8584a8d
    2c48:	ldrbtmi	r0, [sl], #-0
    2c4c:	stc	8, cr6, [sp, #108]	; 0x6c
    2c50:	stmdavs	r0, {r9, fp, pc}
    2c54:	bmi	fe2a7460 <mount@plt+0xfe2a6244>
    2c58:			; <UNDEFINED> instruction: 0xf7fe447a
    2c5c:			; <UNDEFINED> instruction: 0xf7feea74
    2c60:	blmi	fe232294 <mount@plt+0xfe231078>
    2c64:	ldrbtmi	r4, [fp], #-2585	; 0xfffff5e7
    2c68:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    2c6c:	ldmdavs	r6, {r0, r1, r3, r4, fp, sp, lr}
    2c70:			; <UNDEFINED> instruction: 0xf7fe9306
    2c74:	stmdavs	r0, {r1, r2, r4, r5, r9, fp, sp, lr, pc}
    2c78:	ldmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c7c:	tstcs	r1, r6, lsl #22
    2c80:	strmi	r9, [r2], -r0, lsl #10
    2c84:	bmi	fe027490 <mount@plt+0xfe026274>
    2c88:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    2c8c:	b	16c0c8c <mount@plt+0x16bfa70>
    2c90:	ldcllt	7, cr15, [r2, #-1016]!	; 0xfffffc08
    2c94:			; <UNDEFINED> instruction: 0xf04f4b7d
    2c98:	bmi	31049c <mount@plt+0x30f280>
    2c9c:			; <UNDEFINED> instruction: 0xf858447b
    2ca0:	ldmdavs	fp, {r1, sp}
    2ca4:	movwls	r6, #38935	; 0x9817
    2ca8:	b	6c0ca8 <mount@plt+0x6bfa8c>
    2cac:			; <UNDEFINED> instruction: 0xf7fe6800
    2cb0:	blls	27d3c8 <mount@plt+0x27c1ac>
    2cb4:			; <UNDEFINED> instruction: 0xf8cd2101
    2cb8:	strmi	r9, [r2], -r0
    2cbc:	bmi	1d274c8 <mount@plt+0x1d262ac>
    2cc0:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    2cc4:	b	fc0cc4 <mount@plt+0xfbfaa8>
    2cc8:	svclt	0x0070f7fe
    2ccc:	andeq	r0, r0, ip, asr #2
    2cd0:	ldrdeq	r3, [r1], -r6
    2cd4:	andeq	r2, r0, r8, lsr r4
    2cd8:			; <UNDEFINED> instruction: 0x000024b4
    2cdc:	andeq	r3, r1, r6, lsr #31
    2ce0:			; <UNDEFINED> instruction: 0x000026be
    2ce4:	andeq	r2, r0, r2, lsr r8
    2ce8:	andeq	r2, r0, r8, lsr #2
    2cec:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    2cf0:	andeq	r1, r0, r4, lsr pc
    2cf4:	andeq	r3, r1, r2, lsr #27
    2cf8:	andeq	r1, r0, r6, ror lr
    2cfc:	andeq	r2, r0, ip, asr r0
    2d00:	andeq	r2, r0, r2, rrx
    2d04:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    2d08:	andeq	r1, r0, r6, ror pc
    2d0c:	andeq	r2, r0, ip, ror #11
    2d10:	andeq	r2, r0, r0, lsr r1
    2d14:	strdeq	r1, [r0], -r2
    2d18:	muleq	r0, r6, sp
    2d1c:	andeq	r3, r1, r0, lsr #25
    2d20:	andeq	r3, r1, r4, ror ip
    2d24:	andeq	r3, r1, ip, asr #24
    2d28:	andeq	r2, r0, r6
    2d2c:	andeq	r2, r0, r6, ror r1
    2d30:	andeq	r2, r0, lr, asr #2
    2d34:	ldrdeq	r3, [r1], -r2
    2d38:			; <UNDEFINED> instruction: 0x000024be
    2d3c:	andeq	r3, r1, r2, asr #22
    2d40:	andeq	r2, r0, r6, lsr #9
    2d44:	andeq	r1, r0, sl, ror #26
    2d48:	andeq	r3, r1, ip, ror #21
    2d4c:	ldrdeq	r3, [r1], -r0
    2d50:	andeq	r2, r0, r0, ror r5
    2d54:	andeq	r1, r0, sl, ror #25
    2d58:	andeq	r1, r0, lr, lsr #25
    2d5c:	andeq	r1, r0, r8, lsl #25
    2d60:	ldrdeq	r3, [r1], -sl
    2d64:	andeq	r2, r0, r0, asr r1
    2d68:	andeq	r3, r1, sl, lsr #19
    2d6c:	andeq	r2, r0, r2, ror r4
    2d70:			; <UNDEFINED> instruction: 0x000021b6
    2d74:	andeq	r2, r0, r0, lsr r2
    2d78:	andeq	r2, r0, lr, lsr #4
    2d7c:	andeq	r2, r0, r2, lsl r1
    2d80:	strdeq	r3, [r1], -r6
    2d84:	ldrdeq	r2, [r0], -lr
    2d88:	andeq	r2, r0, r4, asr r2
    2d8c:	andeq	r3, r1, sl, lsr #17
    2d90:	andeq	r1, r0, r0, asr #30
    2d94:	andeq	r3, r1, ip, ror r8
    2d98:	andeq	r1, r0, r6, asr pc
    2d9c:			; <UNDEFINED> instruction: 0x00001abe
    2da0:	andeq	r2, r0, lr, asr r1
    2da4:	andeq	r3, r1, sl, lsl r8
    2da8:	ldrdeq	r2, [r0], -lr
    2dac:	ldrdeq	r3, [r1], -r8
    2db0:	andeq	r2, r0, r4, ror r1
    2db4:	muleq	r1, r8, r7
    2db8:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    2dbc:	andeq	r1, r0, lr, lsl #22
    2dc0:	andeq	r3, r1, r2, ror r7
    2dc4:	andeq	r1, r0, sl, asr #26
    2dc8:	andeq	r3, r1, sl, lsr #14
    2dcc:	strdeq	r1, [r0], -r8
    2dd0:	andeq	r3, r1, r8, lsl #14
    2dd4:	andeq	r1, r0, lr, ror #26
    2dd8:	ldrdeq	r3, [r1], -lr
    2ddc:	andeq	r2, r0, r0, asr r1
    2de0:	andeq	r1, r0, ip, ror sl
    2de4:	andeq	r3, r1, lr, lsr #13
    2de8:	andeq	r2, r0, r6, ror #1
    2dec:	andeq	r3, r1, r0, ror r6
    2df0:			; <UNDEFINED> instruction: 0x00001eb4
    2df4:	andeq	r1, r0, r6, lsl #20
    2df8:	andeq	r1, r0, sl, lsr #19
    2dfc:	andeq	r3, r1, sl, lsr #12
    2e00:	andeq	r1, r0, r4, asr #16
    2e04:	strdeq	r1, [r0], -r4
    2e08:	andeq	r3, r1, r2, lsl #12
    2e0c:	ldrdeq	r1, [r0], -ip
    2e10:	andeq	r3, r1, ip, asr #11
    2e14:	andeq	r1, r0, lr, lsr #20
    2e18:	ldrdeq	r1, [r0], -ip
    2e1c:	andeq	r3, r1, r4, lsr #11
    2e20:	andeq	r1, r0, r2, ror #22
    2e24:	muleq	r1, r0, r5
    2e28:	muleq	r0, r6, r6
    2e2c:	andeq	r3, r1, r4, asr r5
    2e30:	andeq	r1, r0, sl, asr fp
    2e34:	andeq	r3, r1, r4, lsr #10
    2e38:	andeq	r1, r0, r4, ror #22
    2e3c:	strdeq	r3, [r1], -r0
    2e40:	muleq	r0, r2, sp
    2e44:	ldrdeq	r3, [r1], -sl
    2e48:			; <UNDEFINED> instruction: 0x00001ab4
    2e4c:	muleq	r1, lr, r4
    2e50:	andeq	r1, r0, sl, ror sl
    2e54:	andeq	r3, r1, r4, ror #8
    2e58:	andeq	r1, r0, lr, ror r6
    2e5c:	andeq	r3, r1, r0, asr r4
    2e60:	andeq	r1, r0, r6, ror #28
    2e64:	andeq	r3, r1, r8, lsl r4
    2e68:	ldrdeq	r1, [r0], -r2
    2e6c:	andeq	r1, r0, ip, lsl r6
    2e70:	andeq	r3, r1, lr, ror #7
    2e74:	andeq	r1, r0, r8, lsl #12
    2e78:	andeq	r3, r1, sl, asr #7
    2e7c:	andeq	r1, r0, r2, lsl #18
    2e80:	andeq	r1, r0, r8, asr #27
    2e84:	andeq	r3, r1, r6, lsr #7
    2e88:	andeq	r1, r0, lr, lsr #9
    2e8c:	andeq	r3, r1, r0, ror r3
    2e90:	andeq	r1, r0, r6, ror r4
    2e94:	bleq	3efd8 <mount@plt+0x3ddbc>
    2e98:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2e9c:	strbtmi	fp, [sl], -r2, lsl #24
    2ea0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2ea4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2ea8:	ldrmi	sl, [sl], #776	; 0x308
    2eac:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2eb0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2eb4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2eb8:			; <UNDEFINED> instruction: 0xf85a4b06
    2ebc:	stmdami	r6, {r0, r1, ip, sp}
    2ec0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2ec4:	ldm	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ec8:	ldmib	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ecc:	ldrdeq	r2, [r1], -r0
    2ed0:	andeq	r0, r0, r8, lsr r1
    2ed4:	andeq	r0, r0, r4, asr r1
    2ed8:	andeq	r0, r0, r8, asr r1
    2edc:	ldr	r3, [pc, #20]	; 2ef8 <mount@plt+0x1cdc>
    2ee0:	ldr	r2, [pc, #20]	; 2efc <mount@plt+0x1ce0>
    2ee4:	add	r3, pc, r3
    2ee8:	ldr	r2, [r3, r2]
    2eec:	cmp	r2, #0
    2ef0:	bxeq	lr
    2ef4:	b	105c <__gmon_start__@plt>
    2ef8:			; <UNDEFINED> instruction: 0x00012fb0
    2efc:	andeq	r0, r0, r0, asr r1
    2f00:	blmi	1d4f20 <mount@plt+0x1d3d04>
    2f04:	bmi	1d40ec <mount@plt+0x1d2ed0>
    2f08:	addmi	r4, r3, #2063597568	; 0x7b000000
    2f0c:	andle	r4, r3, sl, ror r4
    2f10:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2f14:	ldrmi	fp, [r8, -r3, lsl #2]
    2f18:	svclt	0x00004770
    2f1c:	andeq	r3, r1, r4, lsl #2
    2f20:	andeq	r3, r1, r0, lsl #2
    2f24:	andeq	r2, r1, ip, lsl #31
    2f28:	andeq	r0, r0, r0, asr #2
    2f2c:	stmdbmi	r9, {r3, fp, lr}
    2f30:	bmi	254118 <mount@plt+0x252efc>
    2f34:	bne	254120 <mount@plt+0x252f04>
    2f38:	svceq	0x00cb447a
    2f3c:			; <UNDEFINED> instruction: 0x01a1eb03
    2f40:	andle	r1, r3, r9, asr #32
    2f44:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2f48:	ldrmi	fp, [r8, -r3, lsl #2]
    2f4c:	svclt	0x00004770
    2f50:	ldrdeq	r3, [r1], -r8
    2f54:	ldrdeq	r3, [r1], -r4
    2f58:	andeq	r2, r1, r0, ror #30
    2f5c:	andeq	r0, r0, ip, asr r1
    2f60:	blmi	2b0388 <mount@plt+0x2af16c>
    2f64:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2f68:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2f6c:	blmi	271520 <mount@plt+0x270304>
    2f70:	ldrdlt	r5, [r3, -r3]!
    2f74:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2f78:			; <UNDEFINED> instruction: 0xf7fd6818
    2f7c:			; <UNDEFINED> instruction: 0xf7ffef9e
    2f80:	blmi	1c2e84 <mount@plt+0x1c1c68>
    2f84:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2f88:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2f8c:	andeq	r3, r1, r2, lsr #1
    2f90:	andeq	r2, r1, r0, lsr pc
    2f94:	andeq	r0, r0, ip, lsr r1
    2f98:	andeq	r3, r1, sl, lsl #1
    2f9c:	andeq	r3, r1, r2, lsl #1
    2fa0:	svclt	0x0000e7c4
    2fa4:			; <UNDEFINED> instruction: 0x4606b570
    2fa8:			; <UNDEFINED> instruction: 0x460d4610
    2fac:			; <UNDEFINED> instruction: 0xf7fe4614
    2fb0:	adcmi	lr, r8, #7995392	; 0x7a0000
    2fb4:	andcs	fp, r0, r8, lsl pc
    2fb8:	strmi	sp, [r2], -r7, lsl #2
    2fbc:	ldrtmi	r4, [r0], -r1, lsr #12
    2fc0:	stmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fc4:			; <UNDEFINED> instruction: 0xf080fab0
    2fc8:			; <UNDEFINED> instruction: 0xbd700940
    2fcc:	addlt	fp, r2, r0, lsl r5
    2fd0:	strmi	r4, [r8], -r4, lsl #12
    2fd4:			; <UNDEFINED> instruction: 0xf7fe9101
    2fd8:	stmdbls	r1, {r1, r2, r5, r6, fp, sp, lr, pc}
    2fdc:	strtmi	r4, [r0], -r2, lsl #12
    2fe0:	ldm	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2fe4:			; <UNDEFINED> instruction: 0xf080fab0
    2fe8:	andlt	r0, r2, r0, asr #18
    2fec:	svclt	0x0000bd10
    2ff0:			; <UNDEFINED> instruction: 0xf5adb510
    2ff4:	ldcmi	13, cr3, [r7], {-0}
    2ff8:			; <UNDEFINED> instruction: 0xf8dfb082
    2ffc:			; <UNDEFINED> instruction: 0x4603e05c
    3000:	ldmdami	r6, {r2, r3, r4, r5, r6, sl, lr}
    3004:			; <UNDEFINED> instruction: 0xf50da901
    3008:			; <UNDEFINED> instruction: 0xf8543c00
    300c:			; <UNDEFINED> instruction: 0xf021e00e
    3010:			; <UNDEFINED> instruction: 0xf501010f
    3014:	vst4.32	{d19,d21,d23,d25}, [pc], r0
    3018:	ldrbtmi	r3, [r8], #-512	; 0xfffffe00
    301c:	stfeqd	f7, [r4], {12}
    3020:	ldrd	pc, [r0], -lr
    3024:	and	pc, r0, ip, asr #17
    3028:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    302c:	ldmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3030:			; <UNDEFINED> instruction: 0xf50d490b
    3034:	bmi	20fc3c <mount@plt+0x20ea20>
    3038:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
    303c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    3040:	subsmi	r6, r1, sl, lsl r8
    3044:			; <UNDEFINED> instruction: 0xf50dd103
    3048:	andlt	r3, r2, r0, lsl #26
    304c:			; <UNDEFINED> instruction: 0xf7fdbd10
    3050:	svclt	0x0000ef94
    3054:	muleq	r1, r8, lr
    3058:	andeq	r0, r0, r4, asr #2
    305c:	andeq	r0, r0, r7, asr #32
    3060:	andeq	r2, r1, lr, asr lr
    3064:	vst1.16	{d20-d21}, [pc :256], r3
    3068:	push	{r3, r7, r8, r9, sp}
    306c:	ldrbtmi	r4, [sl], #-2032	; 0xfffff810
    3070:	ldmdbmi	r1!, {r2, r7, ip, sp, pc}^
    3074:			; <UNDEFINED> instruction: 0xf04f4604
    3078:	ldrbtmi	r0, [r9], #-2304	; 0xfffff700
    307c:	andls	pc, r0, sp, asr #17
    3080:	ldmib	r4, {r4, r9, sl, lr}^
    3084:			; <UNDEFINED> instruction: 0xf7fe6700
    3088:	stclmi	8, cr14, [ip, #-808]!	; 0xfffffcd8
    308c:	andcc	r4, r1, sp, ror r4
    3090:			; <UNDEFINED> instruction: 0xf8dfd066
    3094:	stmdbmi	fp!, {r2, r3, r5, r7, r8, sp, pc}^
    3098:	ldrbtmi	r4, [r9], #-1274	; 0xfffffb06
    309c:			; <UNDEFINED> instruction: 0xf7fe4650
    30a0:	strmi	lr, [r4], -lr, lsl #17
    30a4:	adds	fp, r3, r0, lsl r9
    30a8:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    30ac:			; <UNDEFINED> instruction: 0xf7fd4620
    30b0:	pkhbtmi	lr, r0, sl, lsl #31
    30b4:	mvnsle	r2, r0, lsl #16
    30b8:	ldrdge	pc, [ip, pc]
    30bc:			; <UNDEFINED> instruction: 0xf7fe4620
    30c0:	stmdbmi	r2!, {r2, r4, r6, fp, sp, lr, pc}^
    30c4:	ldrbtmi	r4, [r9], #-1274	; 0xfffffb06
    30c8:			; <UNDEFINED> instruction: 0xf7fe4650
    30cc:			; <UNDEFINED> instruction: 0x4604e878
    30d0:	rsble	r2, r0, r0, lsl #16
    30d4:	vst1.16	{d20-d21}, [pc :64], lr
    30d8:	ldmdbmi	lr, {r5, r7, r8, r9, lr}^
    30dc:	ldrbtmi	r4, [sl], #-2142	; 0xfffff7a2
    30e0:			; <UNDEFINED> instruction: 0xf8cd4479
    30e4:	ldrbtmi	r8, [r8], #-0
    30e8:	ldm	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    30ec:	tstle	r2, r1
    30f0:			; <UNDEFINED> instruction: 0xf109e088
    30f4:			; <UNDEFINED> instruction: 0x462039ff
    30f8:	svc	0x0074f7fd
    30fc:			; <UNDEFINED> instruction: 0xf1b9b1d8
    3100:	mvnsle	r0, r0, lsl #30
    3104:	strtmi	r6, [r0], -r3, asr #16
    3108:	bcs	be1178 <mount@plt+0xbdff5c>
    310c:			; <UNDEFINED> instruction: 0xf7fdd007
    3110:	orrlt	lr, r0, sl, ror #30
    3114:	strtmi	r6, [r0], -r3, asr #16
    3118:	bcs	be1188 <mount@plt+0xbdff6c>
    311c:	ldfnep	f5, [r8], {247}	; 0xf7
    3120:			; <UNDEFINED> instruction: 0xf7fd4631
    3124:	strmi	lr, [r0], r4, asr #29
    3128:			; <UNDEFINED> instruction: 0xf1b84620
    312c:	mvnle	r0, r0, lsl #30
    3130:	ldmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3134:			; <UNDEFINED> instruction: 0x4620e010
    3138:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    313c:	ldmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3140:	blmi	11d5a60 <mount@plt+0x11d4844>
    3144:	stmiapl	sl!, {r0, r6, r9, sl, lr}
    3148:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    314c:	ldmdavs	r0, {r8, r9, sl, ip, pc}
    3150:	ldrbtmi	r4, [sl], #-2628	; 0xfffff5bc
    3154:	svc	0x00f6f7fd
    3158:	andlt	r4, r4, r0, asr #12
    315c:			; <UNDEFINED> instruction: 0x87f0e8bd
    3160:			; <UNDEFINED> instruction: 0xf04f4b41
    3164:	bmi	f45170 <mount@plt+0xf43f54>
    3168:	stmiapl	sl!, {r0, r1, r3, r4, r5, r6, sl, lr}
    316c:	ldmdavs	r4, {r0, r1, r3, r4, fp, sp, lr}
    3170:			; <UNDEFINED> instruction: 0xf7fd9303
    3174:	stmdavs	r0, {r1, r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    3178:	svc	0x005ef7fd
    317c:	strbmi	r9, [r1], -r3, lsl #22
    3180:	andls	r4, r0, #2097152	; 0x200000
    3184:			; <UNDEFINED> instruction: 0x46204a39
    3188:			; <UNDEFINED> instruction: 0xf7fd447a
    318c:			; <UNDEFINED> instruction: 0x4640efdc
    3190:	pop	{r2, ip, sp, pc}
    3194:	blmi	da515c <mount@plt+0xda3f40>
    3198:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    319c:	ldrbtmi	r4, [fp], #-2607	; 0xfffff5d1
    31a0:	ldmdavs	fp, {r1, r3, r5, r7, fp, ip, lr}
    31a4:	movwls	r6, #14356	; 0x3814
    31a8:	svc	0x009af7fd
    31ac:			; <UNDEFINED> instruction: 0xf7fd6800
    31b0:	blls	feec8 <mount@plt+0xfdcac>
    31b4:			; <UNDEFINED> instruction: 0xf8cd4641
    31b8:	strmi	sl, [r2], -r0
    31bc:	bmi	b679c8 <mount@plt+0xb667ac>
    31c0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    31c4:	svc	0x00bef7fd
    31c8:	andlt	r4, r4, r0, asr #12
    31cc:			; <UNDEFINED> instruction: 0x87f0e8bd
    31d0:			; <UNDEFINED> instruction: 0xf04f4b29
    31d4:	bmi	8451e0 <mount@plt+0x843fc4>
    31d8:	stmiapl	sl!, {r0, r1, r3, r4, r5, r6, sl, lr}
    31dc:	ldmdavs	r4, {r0, r1, r3, r4, fp, sp, lr}
    31e0:			; <UNDEFINED> instruction: 0xf7fd9303
    31e4:	stmdavs	r0, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    31e8:	svc	0x0026f7fd
    31ec:	strbmi	r9, [r1], -r3, lsl #22
    31f0:	andge	pc, r0, sp, asr #17
    31f4:	andls	r4, r1, #2097152	; 0x200000
    31f8:	strtmi	r4, [r0], -r0, lsr #20
    31fc:			; <UNDEFINED> instruction: 0xf7fd447a
    3200:	str	lr, [r9, r2, lsr #31]!
    3204:			; <UNDEFINED> instruction: 0xf04f4b1e
    3208:	bmi	505214 <mount@plt+0x503ff8>
    320c:	stmiapl	sl!, {r0, r1, r3, r4, r5, r6, sl, lr}
    3210:	ldmdavs	r4, {r0, r1, r3, r4, fp, sp, lr}
    3214:			; <UNDEFINED> instruction: 0xf7fd9303
    3218:	stmdavs	r0, {r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    321c:	svc	0x000cf7fd
    3220:	strbmi	r9, [r1], -r3, lsl #22
    3224:	andls	r4, r0, #2097152	; 0x200000
    3228:			; <UNDEFINED> instruction: 0x46204a16
    322c:			; <UNDEFINED> instruction: 0xf7fd447a
    3230:	ldr	lr, [r1, sl, lsl #31]
    3234:	andeq	r1, r0, sl, ror #24
    3238:	andeq	r1, r0, lr, ror r0
    323c:	andeq	r2, r1, ip, lsl #28
    3240:	muleq	r0, r0, r0
    3244:	andeq	r1, r0, sl, lsl #1
    3248:	andeq	r1, r0, r4, rrx
    324c:	andeq	r1, r0, lr, asr r0
    3250:	strdeq	r1, [r0], -sl
    3254:	andeq	r1, r0, r8, lsl r0
    3258:	andeq	r1, r0, r6, ror r4
    325c:	andeq	r0, r0, ip, asr #2
    3260:	andeq	r2, r1, r4, asr #29
    3264:	andeq	r1, r0, r6, lsr #32
    3268:	andeq	r2, r1, r4, lsr #29
    326c:	andeq	r0, r0, r4, ror pc
    3270:	andeq	r2, r1, lr, ror #28
    3274:	andeq	r0, r0, r6, ror pc
    3278:	andeq	r2, r1, r4, lsr lr
    327c:	andeq	r0, r0, ip, lsr pc
    3280:	andeq	r2, r1, r0, lsl #28
    3284:	andeq	r0, r0, r8, lsr #30
    3288:			; <UNDEFINED> instruction: 0xf5adb5f0
    328c:	stclmi	13, cr3, [fp, #-512]	; 0xfffffe00
    3290:	bmi	12ef4b4 <mount@plt+0x12ee298>
    3294:	orrcc	pc, r0, #54525952	; 0x3400000
    3298:	tstcc	r4, #2097152000	; 0x7d000000
    329c:			; <UNDEFINED> instruction: 0x212f460c
    32a0:	strmi	r5, [r6], -sl, lsr #17
    32a4:	ldmdavs	r2, {r0, r1, r2, r6, r8, r9, sl, fp, lr}
    32a8:			; <UNDEFINED> instruction: 0xf04f601a
    32ac:			; <UNDEFINED> instruction: 0xf7fd0200
    32b0:	ldrbtmi	lr, [pc], #-3962	; 32b8 <mount@plt+0x209c>
    32b4:	eorsle	r2, r1, r0, lsl #16
    32b8:	cmnlt	fp, #4390912	; 0x430000
    32bc:			; <UNDEFINED> instruction: 0xf1004286
    32c0:	eorle	r0, r7, r1, lsl #6
    32c4:	andvc	r2, r2, r0, lsl #4
    32c8:	ldrtmi	r6, [r0], -r3, lsr #32
    32cc:	mcr	7, 3, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    32d0:	strmi	r1, [r4], -r3, asr #24
    32d4:	stcge	0, cr13, [r5, #-196]	; 0xffffff3c
    32d8:	orrcc	pc, r0, pc, asr #8
    32dc:			; <UNDEFINED> instruction: 0xf7fd4628
    32e0:	stmdacs	r0, {r1, r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    32e4:			; <UNDEFINED> instruction: 0x4631d050
    32e8:			; <UNDEFINED> instruction: 0xf7fd4628
    32ec:	strmi	lr, [r4], -r0, ror #27
    32f0:	teqle	r9, r0, lsl #16
    32f4:			; <UNDEFINED> instruction: 0xf50d4934
    32f8:	bmi	c50100 <mount@plt+0xc4eee4>
    32fc:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
    3300:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    3304:	subsmi	r6, r1, sl, lsl r8
    3308:			; <UNDEFINED> instruction: 0x4620d156
    330c:	cfstr32cc	mvfx15, [r0, #52]	; 0x34
    3310:	ldcllt	0, cr11, [r0, #28]!
    3314:	eorvs	r4, r3, sp, lsr #28
    3318:			; <UNDEFINED> instruction: 0xe7d6447e
    331c:	tstcs	r1, ip, lsr #20
    3320:			; <UNDEFINED> instruction: 0xf04f4b2c
    3324:	ldmpl	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}
    3328:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    332c:	ldmdavs	r0, {r9, sl, ip, pc}
    3330:	ldrbtmi	r4, [sl], #-2601	; 0xfffff5d7
    3334:	svc	0x0006f7fd
    3338:	blmi	a3d2b0 <mount@plt+0xa3c094>
    333c:	ldrbtmi	r4, [fp], #-2596	; 0xfffff5dc
    3340:	ldmdavs	fp, {r1, r3, r4, r5, r7, fp, ip, lr}
    3344:	movwls	r6, #14357	; 0x3815
    3348:	mcr	7, 6, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    334c:			; <UNDEFINED> instruction: 0xf7fd6800
    3350:	blls	fed28 <mount@plt+0xfdb0c>
    3354:	strls	r2, [r0], -r1, lsl #2
    3358:	andls	r4, r1, #2097152	; 0x200000
    335c:	strtmi	r4, [r8], -r0, lsr #20
    3360:			; <UNDEFINED> instruction: 0xf7fd447a
    3364:			; <UNDEFINED> instruction: 0xe7c5eef0
    3368:	tstcs	r1, r9, lsl sl
    336c:			; <UNDEFINED> instruction: 0xf04f4b1d
    3370:	ldmpl	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}
    3374:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3378:	ldmdavs	r0, {r0, r8, sl, ip, pc}
    337c:			; <UNDEFINED> instruction: 0x96004a1a
    3380:			; <UNDEFINED> instruction: 0xf7fd447a
    3384:	ldr	lr, [r5, r0, ror #29]!
    3388:			; <UNDEFINED> instruction: 0xf04f4b18
    338c:	bmi	410790 <mount@plt+0x40f574>
    3390:	ldmpl	sl!, {r0, r1, r3, r4, r5, r6, sl, lr}
    3394:	ldmdavs	r5, {r0, r1, r3, r4, fp, sp, lr}
    3398:			; <UNDEFINED> instruction: 0xf7fd9303
    339c:	stmdavs	r0, {r1, r5, r7, r9, sl, fp, sp, lr, pc}
    33a0:	mcr	7, 2, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    33a4:	tstcs	r1, r3, lsl #22
    33a8:	andls	r4, r0, #2097152	; 0x200000
    33ac:			; <UNDEFINED> instruction: 0x46284a10
    33b0:			; <UNDEFINED> instruction: 0xf7fd447a
    33b4:	ldr	lr, [sp, r8, asr #29]
    33b8:	ldcl	7, cr15, [lr, #1012]	; 0x3f4
    33bc:	andeq	r2, r1, r0, lsl #24
    33c0:	andeq	r0, r0, r4, asr #2
    33c4:	andeq	r2, r1, r6, ror #23
    33c8:	muleq	r1, sl, fp
    33cc:	andeq	r0, r0, r0, ror #27
    33d0:	andeq	r0, r0, ip, asr #2
    33d4:	andeq	r2, r1, r4, ror #25
    33d8:	andeq	r0, r0, sl, asr lr
    33dc:	andeq	r2, r1, lr, asr #25
    33e0:	andeq	r0, r0, r8, asr lr
    33e4:	muleq	r1, r8, ip
    33e8:	andeq	r0, r0, r4, lsl #29
    33ec:	andeq	r2, r1, ip, ror ip
    33f0:	andeq	r0, r0, r8, lsr #28
    33f4:	mvnsmi	lr, sp, lsr #18
    33f8:	addlt	r4, r4, lr, lsl #12
    33fc:	ldrmi	r2, [r7], -r2, lsl #2
    3400:			; <UNDEFINED> instruction: 0xf7fd4605
    3404:			; <UNDEFINED> instruction: 0xf8dfee32
    3408:	ldrbtmi	r8, [r8], #128	; 0x80
    340c:	andcc	r4, r1, r4, lsl #12
    3410:			; <UNDEFINED> instruction: 0xf7fdd10b
    3414:	stmdavs	r0, {r1, r2, r5, r6, r9, sl, fp, sp, lr, pc}
    3418:	eorsle	r2, r2, r3, lsl r8
    341c:	eorsle	r2, r0, r2, lsl #16
    3420:			; <UNDEFINED> instruction: 0x4620b1df
    3424:	pop	{r2, ip, sp, pc}
    3428:			; <UNDEFINED> instruction: 0x462881f0
    342c:	ldc	7, cr15, [lr, #1012]	; 0x3f4
    3430:	stmdacs	r0, {r4, r5, sp, lr}
    3434:	ldmdami	r5, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3438:	blmi	54b844 <mount@plt+0x54a628>
    343c:			; <UNDEFINED> instruction: 0xf8584a15
    3440:	ldrbtmi	r0, [fp], #-0
    3444:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    3448:			; <UNDEFINED> instruction: 0xf7fd6800
    344c:			; <UNDEFINED> instruction: 0x4620ee7c
    3450:	mrc	7, 6, APSR_nzcv, cr8, cr13, {7}
    3454:	ldrbtcc	pc, [pc], #79	; 345c <mount@plt+0x2240>	; <UNPREDICTABLE>
    3458:	blmi	3fd3ec <mount@plt+0x3fc1d0>
    345c:	ldrbtmi	r4, [fp], #-2571	; 0xfffff5f5
    3460:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    3464:	ldmdavs	r6, {r0, r1, r3, r4, fp, sp, lr}
    3468:			; <UNDEFINED> instruction: 0xf7fd9303
    346c:	bmi	2fec0c <mount@plt+0x2fd9f0>
    3470:	blls	cb87c <mount@plt+0xca660>
    3474:	strls	r4, [r0, #-1146]	; 0xfffffb86
    3478:	ldrtmi	r9, [r0], -r1
    347c:	mcr	7, 3, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    3480:			; <UNDEFINED> instruction: 0xf06fe7cf
    3484:	strb	r0, [ip, r1, lsl #8]
    3488:	andeq	r2, r1, lr, lsl #21
    348c:	andeq	r0, r0, ip, asr #2
    3490:	andeq	r2, r1, sl, asr #23
    3494:	andeq	r0, r0, r4, ror #27
    3498:	andeq	r2, r1, lr, lsr #23
    349c:	andeq	r0, r0, r4, asr #25
    34a0:			; <UNDEFINED> instruction: 0xf7fdb510
    34a4:			; <UNDEFINED> instruction: 0xf7fded28
    34a8:	stcmi	14, cr14, [r4], {40}	; 0x28
    34ac:	rsbvs	r4, r0, ip, ror r4
    34b0:	mrc	7, 1, APSR_nzcv, cr6, cr13, {7}
    34b4:	mcr	7, 1, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    34b8:	ldclt	0, cr6, [r0, #-640]	; 0xfffffd80
    34bc:	andeq	r2, r1, r0, ror #22
    34c0:	cfstr32mi	mvfx11, [r5], {16}
    34c4:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
    34c8:	mrc	7, 0, APSR_nzcv, cr6, cr13, {7}
    34cc:	pop	{r5, r7, fp, sp, lr}
    34d0:			; <UNDEFINED> instruction: 0xf7fd4010
    34d4:	svclt	0x0000be1d
    34d8:	andeq	r2, r1, r8, asr #22
    34dc:	mvnsmi	lr, #737280	; 0xb4000
    34e0:	ldrmi	r4, [r0], -r5, lsl #12
    34e4:			; <UNDEFINED> instruction: 0x460e4698
    34e8:	ldcl	7, cr15, [ip, #1012]	; 0x3f4
    34ec:	ldrdcc	pc, [r0], -r8
    34f0:	ldrsbtls	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    34f4:			; <UNDEFINED> instruction: 0x460744f9
    34f8:			; <UNDEFINED> instruction: 0x4618b113
    34fc:	stc	7, cr15, [ip, #-1012]	; 0xfffffc0c
    3500:			; <UNDEFINED> instruction: 0x1c701bf6
    3504:	stc	7, cr15, [r6, #1012]	; 0x3f4
    3508:			; <UNDEFINED> instruction: 0xf8c84604
    350c:	mvnslt	r0, r0
    3510:			; <UNDEFINED> instruction: 0xb1a619e8
    3514:	ldrmi	r2, [r3], -r0, lsl #4
    3518:	mcrrpl	0, 0, lr, r1, cr4
    351c:			; <UNDEFINED> instruction: 0xf804429e
    3520:	stmdble	ip, {r0, r8, r9, fp, ip}
    3524:	mrrcne	12, 12, r5, r3, cr5
    3528:	ldclcs	6, cr4, [ip, #-68]	; 0xffffffbc
    352c:	sadd16mi	fp, sl, r8
    3530:	addsmi	sp, lr, #-1073741764	; 0xc000003c
    3534:	stmdale	r7, {r0, r3, r4, r9, sl, lr}
    3538:			; <UNDEFINED> instruction: 0xf8045c83
    353c:	andcs	r3, r1, r1, lsl #22
    3540:	eorvc	r2, r3, r0, lsl #6
    3544:	mvnshi	lr, #12386304	; 0xbd0000
    3548:	ldrmi	r3, [r3], -r2, lsl #4
    354c:	stmdami	r8, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    3550:	blmi	20b95c <mount@plt+0x20a740>
    3554:			; <UNDEFINED> instruction: 0xf8594a08
    3558:	ldrbtmi	r0, [fp], #-0
    355c:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    3560:			; <UNDEFINED> instruction: 0xf7fd6800
    3564:			; <UNDEFINED> instruction: 0x4620edf0
    3568:	svclt	0x0000e7ec
    356c:	andeq	r2, r1, r4, lsr #19
    3570:	andeq	r0, r0, ip, asr #2
    3574:			; <UNDEFINED> instruction: 0x00012ab2
    3578:	andeq	r0, r0, ip, asr #25
    357c:			; <UNDEFINED> instruction: 0xf7fdb510
    3580:	stcmi	12, cr14, [sl], {186}	; 0xba
    3584:			; <UNDEFINED> instruction: 0xf7fd447c
    3588:	tstlt	r0, r4, lsr #25
    358c:	tstlt	r0, r0, lsl #16
    3590:	stmdami	r7, {r4, r8, sl, fp, ip, sp, pc}
    3594:	blmi	1cb9a0 <mount@plt+0x1ca784>
    3598:	stmdapl	r0!, {r0, r1, r2, r9, fp, lr}
    359c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    35a0:	stmdavs	r0, {r0, r1, r3, r4, fp, sp, lr}
    35a4:	stcl	7, cr15, [lr, #1012]	; 0x3f4
    35a8:	ldclt	0, cr2, [r0, #-0]
    35ac:	andeq	r2, r1, r4, lsl r9
    35b0:	andeq	r0, r0, ip, asr #2
    35b4:	andeq	r2, r1, r0, ror sl
    35b8:	andeq	r0, r0, sl, lsr #25
    35bc:	mvnsmi	lr, #737280	; 0xb4000
    35c0:			; <UNDEFINED> instruction: 0xf8d04605
    35c4:	addlt	r9, r3, r0
    35c8:	pkhbtmi	r4, r8, ip, lsl #28
    35cc:			; <UNDEFINED> instruction: 0xf1b9447e
    35d0:	andsle	r0, pc, r0, lsl #30
    35d4:	ldrmi	r4, [r4], -r8, asr #12
    35d8:	stcl	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    35dc:	strbmi	r4, [r0], -r7, lsl #12
    35e0:	stcl	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    35e4:	ldrtmi	r1, [sl], #-3234	; 0xfffff35e
    35e8:	strbmi	r4, [r8], -r1, lsl #12
    35ec:			; <UNDEFINED> instruction: 0xf7fd4411
    35f0:	strmi	lr, [r4], -sl, asr #25
    35f4:	blmi	4afc7c <mount@plt+0x4aea60>
    35f8:			; <UNDEFINED> instruction: 0xf04f4438
    35fc:	strdcs	r3, [r1, -pc]
    3600:			; <UNDEFINED> instruction: 0xf8cd447b
    3604:			; <UNDEFINED> instruction: 0xf7fd8000
    3608:	andcs	lr, r0, r2, ror sp
    360c:	andlt	r6, r3, ip, lsr #32
    3610:	mvnshi	lr, #12386304	; 0xbd0000
    3614:			; <UNDEFINED> instruction: 0xf7fd4608
    3618:	strmi	lr, [r4], -sl, lsr #25
    361c:	mvnsle	r2, r0, lsl #16
    3620:	tstcs	r1, r8, lsl #16
    3624:	bmi	25624c <mount@plt+0x255030>
    3628:	ldrbtmi	r5, [fp], #-2096	; 0xfffff7d0
    362c:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    3630:			; <UNDEFINED> instruction: 0xf7fd6800
    3634:			; <UNDEFINED> instruction: 0xf04fed88
    3638:			; <UNDEFINED> instruction: 0xe7e830ff
    363c:	andeq	r2, r1, ip, asr #17
    3640:	andeq	r0, r0, ip, ror #24
    3644:	andeq	r0, r0, ip, asr #2
    3648:	andeq	r2, r1, r2, ror #19
    364c:	strdeq	r0, [r0], -ip
    3650:	svcmi	0x00f0e92d
    3654:	bmi	17d509c <mount@plt+0x17d3e80>
    3658:	blmi	17d4ed8 <mount@plt+0x17d3cbc>
    365c:	ldrbtmi	fp, [sl], #-205	; 0xffffff33
    3660:			; <UNDEFINED> instruction: 0xf10dac0b
    3664:	strmi	r0, [r5], -ip, lsr #19
    3668:			; <UNDEFINED> instruction: 0x462058d3
    366c:			; <UNDEFINED> instruction: 0xf8dd460f
    3670:	ldmdavs	fp, {r3, r4, r6, r8, sp, pc}
    3674:			; <UNDEFINED> instruction: 0xf04f934b
    3678:			; <UNDEFINED> instruction: 0xf7fd0300
    367c:	tstcs	r1, ip, ror sp
    3680:			; <UNDEFINED> instruction: 0xf7fd4620
    3684:	strtmi	lr, [r1], -lr, asr #25
    3688:	andcs	r4, r0, sl, asr #12
    368c:	ldc	7, cr15, [r8], #-1012	; 0xfffffc0c
    3690:	ldrdlt	pc, [r8, #-143]	; 0xffffff71
    3694:	cfstrdne	mvd4, [r1], {251}	; 0xfb
    3698:			; <UNDEFINED> instruction: 0xf7fdd04a
    369c:	mcrrne	13, 7, lr, r2, cr2
    36a0:	eorsle	r4, r2, r4, lsl #12
    36a4:	subsle	r2, r7, r0, lsl #16
    36a8:	andcs	sl, r0, #10, 28	; 0xa0
    36ac:			; <UNDEFINED> instruction: 0xf7fd4631
    36b0:	mcrrne	12, 8, lr, r3, cr14
    36b4:	andsle	r4, r5, r4, lsl #12
    36b8:	blcs	1d78c <mount@plt+0x1c570>
    36bc:			; <UNDEFINED> instruction: 0xf04fbf18
    36c0:			; <UNDEFINED> instruction: 0x464934ff
    36c4:	andcs	r2, r2, r0, lsl #4
    36c8:	ldc	7, cr15, [sl], {253}	; 0xfd
    36cc:	blmi	1095fe4 <mount@plt+0x1094dc8>
    36d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    36d4:	blls	12dd744 <mount@plt+0x12dc528>
    36d8:	cmnle	r9, sl, asr r0
    36dc:	sublt	r4, sp, r0, lsr #12
    36e0:	svchi	0x00f0e8bd
    36e4:			; <UNDEFINED> instruction: 0xf85b4b3f
    36e8:	ldmdavs	pc, {r0, r1, ip, sp}	; <UNPREDICTABLE>
    36ec:	ldcl	7, cr15, [r8], #1012	; 0x3f4
    36f0:			; <UNDEFINED> instruction: 0xf7fd6800
    36f4:	strtmi	lr, [fp], -r2, lsr #25
    36f8:	strmi	r2, [r2], -r1, lsl #2
    36fc:	bmi	ea7f04 <mount@plt+0xea6ce8>
    3700:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    3704:	ldc	7, cr15, [lr, #-1012]	; 0xfffffc0c
    3708:	blmi	dbd668 <mount@plt+0xdbc44c>
    370c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    3710:			; <UNDEFINED> instruction: 0xf7fd681e
    3714:	stmdavs	r0, {r1, r2, r5, r6, r7, sl, fp, sp, lr, pc}
    3718:	stc	7, cr15, [lr], {253}	; 0xfd
    371c:	tstcs	r1, fp, lsr #12
    3720:	andls	r4, r0, #2097152	; 0x200000
    3724:			; <UNDEFINED> instruction: 0x46304a31
    3728:			; <UNDEFINED> instruction: 0xf7fd447a
    372c:	strb	lr, [r8, ip, lsl #26]
    3730:	strmi	r4, [r4], -ip, lsr #22
    3734:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    3738:			; <UNDEFINED> instruction: 0xf7fd681e
    373c:	stmdavs	r0, {r1, r4, r6, r7, sl, fp, sp, lr, pc}
    3740:	ldcl	7, cr15, [sl], #-1012	; 0xfffffc0c
    3744:	tstcs	r1, fp, lsr #12
    3748:	andls	r4, r0, #2097152	; 0x200000
    374c:	ldrtmi	r4, [r0], -r8, lsr #20
    3750:			; <UNDEFINED> instruction: 0xf7fd447a
    3754:			; <UNDEFINED> instruction: 0xe7b9ecf8
    3758:	strmi	r4, [r2], -r9, asr #12
    375c:	strls	r2, [sl], #-2
    3760:	bl	ff3c175c <mount@plt+0xff3c0540>
    3764:	stmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    3768:	ldc	7, cr15, [r8], {253}	; 0xfd
    376c:	stc	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    3770:	bmi	855bf8 <mount@plt+0x8549dc>
    3774:	ldrbtmi	r4, [r9], #-2849	; 0xfffff4df
    3778:			; <UNDEFINED> instruction: 0xf8df447a
    377c:	ldrbtmi	ip, [fp], #-132	; 0xffffff7c
    3780:	andcc	lr, r0, #3358720	; 0x334000
    3784:	ldrbtmi	r4, [ip], #2847	; 0xb1f
    3788:			; <UNDEFINED> instruction: 0x46084a1f
    378c:	andgt	pc, ip, sp, asr #17
    3790:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    3794:	stmdbmi	r7, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    3798:	stmdavc	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    379c:	andsge	pc, r0, sp, asr #17
    37a0:			; <UNDEFINED> instruction: 0xf7fd9602
    37a4:	blmi	3feb7c <mount@plt+0x3fd960>
    37a8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    37ac:			; <UNDEFINED> instruction: 0xf7fd681c
    37b0:	stmdavs	r0, {r3, r4, r7, sl, fp, sp, lr, pc}
    37b4:	mcrr	7, 15, pc, r0, cr13	; <UNPREDICTABLE>
    37b8:	tstcs	r1, fp, lsr #12
    37bc:	andls	r4, r0, #2097152	; 0x200000
    37c0:			; <UNDEFINED> instruction: 0x46204a12
    37c4:			; <UNDEFINED> instruction: 0xf7fd447a
    37c8:			; <UNDEFINED> instruction: 0x2001ecbe
    37cc:	stcl	7, cr15, [r4], #-1012	; 0xfffffc0c
    37d0:	bl	ff4c17cc <mount@plt+0xff4c05b0>
    37d4:	andeq	r2, r1, sl, lsr r8
    37d8:	andeq	r0, r0, r4, asr #2
    37dc:	andeq	r2, r1, r4, lsl #16
    37e0:	andeq	r2, r1, r8, asr #15
    37e4:	andeq	r0, r0, ip, asr #2
    37e8:	andeq	r1, r0, r6, ror #10
    37ec:	ldrdeq	r1, [r0], -r8
    37f0:	muleq	r0, r8, r4
    37f4:			; <UNDEFINED> instruction: 0x000014b2
    37f8:	andeq	r1, r0, r0, asr #9
    37fc:			; <UNDEFINED> instruction: 0x000014be
    3800:	andeq	r1, r0, lr, lsr #9
    3804:	andeq	r1, r0, r0, lsl #9
    3808:	andeq	r1, r0, r2, lsl #9
    380c:	andeq	r1, r0, ip, ror r4
    3810:	ldrbmi	lr, [r0, sp, lsr #18]!
    3814:	bmi	1795260 <mount@plt+0x1794044>
    3818:	blmi	17afb38 <mount@plt+0x17ae91c>
    381c:	ldrbtmi	sl, [sl], #-3077	; 0xfffff3fb
    3820:	strmi	sl, [r6], -r5, lsr #30
    3824:	ldmpl	r3, {r5, r9, sl, lr}^
    3828:			; <UNDEFINED> instruction: 0xf8df460d
    382c:	ldmdavs	fp, {r2, r3, r5, r6, r8, pc}
    3830:			; <UNDEFINED> instruction: 0xf04f9345
    3834:			; <UNDEFINED> instruction: 0xf7fd0300
    3838:			; <UNDEFINED> instruction: 0x2111ec9e
    383c:			; <UNDEFINED> instruction: 0xf7fd4620
    3840:			; <UNDEFINED> instruction: 0x4621ebf0
    3844:	andcs	r4, r0, sl, lsr r6
    3848:	bl	16c1844 <mount@plt+0x16c0628>
    384c:	cfstrdne	mvd4, [r1], {248}	; 0xf8
    3850:			; <UNDEFINED> instruction: 0xf7fdd04b
    3854:	mcrrne	12, 9, lr, r2, cr6
    3858:	eorsle	r4, r3, r4, lsl #12
    385c:	subsle	r2, r8, r0, lsl #16
    3860:	andcs	sl, r0, #4, 26	; 0x100
    3864:			; <UNDEFINED> instruction: 0xf7fd4629
    3868:	mcrrne	11, 11, lr, r3, cr2
    386c:	andsle	r4, r5, r4, lsl #12
    3870:	blcs	1d924 <mount@plt+0x1c708>
    3874:			; <UNDEFINED> instruction: 0xf04fbf18
    3878:			; <UNDEFINED> instruction: 0x463934ff
    387c:	andcs	r2, r2, r0, lsl #4
    3880:	bl	fc187c <mount@plt+0xfc0660>
    3884:	blmi	10d61a0 <mount@plt+0x10d4f84>
    3888:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    388c:	blls	115d8fc <mount@plt+0x115c6e0>
    3890:	cmnle	r0, sl, asr r0
    3894:	sublt	r4, r6, r0, lsr #12
    3898:			; <UNDEFINED> instruction: 0x87f0e8bd
    389c:			; <UNDEFINED> instruction: 0xf8584b40
    38a0:			; <UNDEFINED> instruction: 0xf8d33003
    38a4:			; <UNDEFINED> instruction: 0xf7fd8000
    38a8:	stmdavs	r0, {r2, r3, r4, sl, fp, sp, lr, pc}
    38ac:	bl	ff1418a8 <mount@plt+0xff14068c>
    38b0:	tstcs	r1, r3, lsr r6
    38b4:	andls	r4, r0, #2097152	; 0x200000
    38b8:			; <UNDEFINED> instruction: 0x46404a3a
    38bc:			; <UNDEFINED> instruction: 0xf7fd447a
    38c0:	ldrb	lr, [r5, r2, asr #24]
    38c4:			; <UNDEFINED> instruction: 0xf8584b36
    38c8:	ldmdavs	sp, {r0, r1, ip, sp}
    38cc:	stc	7, cr15, [r8], {253}	; 0xfd
    38d0:			; <UNDEFINED> instruction: 0xf7fd6800
    38d4:			; <UNDEFINED> instruction: 0x4633ebb2
    38d8:	strmi	r2, [r2], -r1, lsl #2
    38dc:	bmi	ca80e4 <mount@plt+0xca6ec8>
    38e0:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    38e4:	stc	7, cr15, [lr], #-1012	; 0xfffffc0c
    38e8:	blmi	b7d80c <mount@plt+0xb7c5f0>
    38ec:			; <UNDEFINED> instruction: 0xf8584604
    38f0:	ldmdavs	sp, {r0, r1, ip, sp}
    38f4:	bl	ffd418f0 <mount@plt+0xffd406d4>
    38f8:			; <UNDEFINED> instruction: 0xf7fd6800
    38fc:			; <UNDEFINED> instruction: 0x4633eb9e
    3900:	strmi	r2, [r2], -r1, lsl #2
    3904:	bmi	a6810c <mount@plt+0xa66ef0>
    3908:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    390c:	ldc	7, cr15, [sl], {253}	; 0xfd
    3910:			; <UNDEFINED> instruction: 0x4602e7b8
    3914:	andcs	r4, r2, r9, lsr r6
    3918:	beq	43fd54 <mount@plt+0x43eb38>
    391c:	andmi	pc, r0, sl, asr #17
    3920:	b	ffbc191c <mount@plt+0xffbc0700>
    3924:	bl	ec1920 <mount@plt+0xec0704>
    3928:	mcrr	7, 15, pc, r2, cr13	; <UNPREDICTABLE>
    392c:	svceq	0x0000f1b9
    3930:	ldmdbmi	pc, {r0, r1, r5, ip, lr, pc}	; <UNPREDICTABLE>
    3934:	bmi	7d51e8 <mount@plt+0x7d3fcc>
    3938:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    393c:	ldrbtmi	r4, [sl], #-2561	; 0xfffff5ff
    3940:	bmi	768148 <mount@plt+0x766f2c>
    3944:	ldrbtmi	r4, [sl], #-1544	; 0xfffff9f8
    3948:	stc	7, cr15, [r0], #-1012	; 0xfffffc0c
    394c:			; <UNDEFINED> instruction: 0xf8584b14
    3950:	ldmdavs	ip, {r0, r1, ip, sp}
    3954:	bl	ff141950 <mount@plt+0xff140734>
    3958:			; <UNDEFINED> instruction: 0xf7fd6800
    395c:	ldrtmi	lr, [r3], -lr, ror #22
    3960:	strmi	r2, [r2], -r1, lsl #2
    3964:	bmi	56816c <mount@plt+0x566f50>
    3968:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    396c:	bl	ffac1968 <mount@plt+0xffac074c>
    3970:			; <UNDEFINED> instruction: 0xf7fd2001
    3974:			; <UNDEFINED> instruction: 0xf7fdeb92
    3978:	ldmdbmi	r1, {r8, r9, fp, sp, lr, pc}
    397c:	bmi	455230 <mount@plt+0x454014>
    3980:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    3984:	ldrbtmi	r9, [sl], #-2560	; 0xfffff600
    3988:			; <UNDEFINED> instruction: 0xf7fd4608
    398c:	ldrb	lr, [sp, r0, lsl #24]
    3990:	andeq	r2, r1, sl, ror r6
    3994:	andeq	r0, r0, r4, asr #2
    3998:	andeq	r2, r1, ip, asr #12
    399c:	andeq	r2, r1, r0, lsl r6
    39a0:	andeq	r0, r0, ip, asr #2
    39a4:	andeq	r1, r0, ip, lsr #7
    39a8:	andeq	r1, r0, lr, lsl r3
    39ac:	ldrdeq	r1, [r0], -lr
    39b0:	andeq	r1, r0, r4, asr #6
    39b4:	andeq	r1, r0, sl, asr #6
    39b8:	andeq	r1, r0, sl, asr #5
    39bc:	andeq	r1, r0, r2, lsr #6
    39c0:	strdeq	r1, [r0], -ip
    39c4:	andeq	r1, r0, sl, lsl #5
    39c8:	blmi	1656330 <mount@plt+0x1655114>
    39cc:	mvnsmi	lr, sp, lsr #18
    39d0:	sbclt	r4, r6, sl, ror r4
    39d4:	stcge	6, cr4, [r5], {5}
    39d8:	svcge	0x002558d3
    39dc:	strtmi	r4, [r0], -lr, lsl #12
    39e0:	movtls	r6, #22555	; 0x581b
    39e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    39e8:	bl	ff1419e4 <mount@plt+0xff1407c8>
    39ec:			; <UNDEFINED> instruction: 0x46202111
    39f0:	ldrdhi	pc, [r0, #-143]	; 0xffffff71
    39f4:	bl	5419f0 <mount@plt+0x5407d4>
    39f8:	ldrtmi	r4, [sl], -r1, lsr #12
    39fc:			; <UNDEFINED> instruction: 0xf7fd2000
    3a00:	ldrbtmi	lr, [r8], #2688	; 0xa80
    3a04:	suble	r1, fp, r1, asr #24
    3a08:	bl	feec1a04 <mount@plt+0xfeec07e8>
    3a0c:	strmi	r1, [r4], -r2, asr #24
    3a10:	stmdacs	r0, {r0, r1, r4, r5, ip, lr, pc}
    3a14:	mcrge	0, 0, sp, cr4, cr8, {2}
    3a18:	ldrtmi	r2, [r1], -r0, lsl #4
    3a1c:	b	ff5c1a18 <mount@plt+0xff5c07fc>
    3a20:	strmi	r1, [r4], -r3, asr #24
    3a24:	ldmdavs	r3!, {r0, r2, r4, ip, lr, pc}
    3a28:	svclt	0x00182b00
    3a2c:	ldrbtcc	pc, [pc], #79	; 3a34 <mount@plt+0x2818>	; <UNPREDICTABLE>
    3a30:	andcs	r4, r0, #59768832	; 0x3900000
    3a34:			; <UNDEFINED> instruction: 0xf7fd2002
    3a38:	bmi	ffe3d0 <mount@plt+0xffd1b4>
    3a3c:	ldrbtmi	r4, [sl], #-2876	; 0xfffff4c4
    3a40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3a44:	subsmi	r9, sl, r5, asr #22
    3a48:	strtmi	sp, [r0], -sp, ror #2
    3a4c:	pop	{r1, r2, r6, ip, sp, pc}
    3a50:	blmi	ea4218 <mount@plt+0xea2ffc>
    3a54:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3a58:	ldrdhi	pc, [r0], -r3
    3a5c:	bl	1041a58 <mount@plt+0x104083c>
    3a60:			; <UNDEFINED> instruction: 0xf7fd6800
    3a64:	strtmi	lr, [fp], -sl, ror #21
    3a68:	strmi	r2, [r2], -r1, lsl #2
    3a6c:	bmi	d28274 <mount@plt+0xd27058>
    3a70:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
    3a74:	bl	19c1a70 <mount@plt+0x19c0854>
    3a78:	blmi	c3d9d4 <mount@plt+0xc3c7b8>
    3a7c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3a80:			; <UNDEFINED> instruction: 0xf7fd681e
    3a84:	stmdavs	r0, {r1, r2, r3, r5, r8, r9, fp, sp, lr, pc}
    3a88:	b	ff5c1a84 <mount@plt+0xff5c0868>
    3a8c:	tstcs	r1, fp, lsr #12
    3a90:	andls	r4, r0, #2097152	; 0x200000
    3a94:	ldrtmi	r4, [r0], -fp, lsr #20
    3a98:			; <UNDEFINED> instruction: 0xf7fd447a
    3a9c:			; <UNDEFINED> instruction: 0xe7c7eb54
    3aa0:	strmi	r4, [r4], -r6, lsr #22
    3aa4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3aa8:			; <UNDEFINED> instruction: 0xf7fd681e
    3aac:	stmdavs	r0, {r1, r3, r4, r8, r9, fp, sp, lr, pc}
    3ab0:	b	ff0c1aac <mount@plt+0xff0c0890>
    3ab4:	tstcs	r1, fp, lsr #12
    3ab8:	andls	r4, r0, #2097152	; 0x200000
    3abc:	ldrtmi	r4, [r0], -r2, lsr #20
    3ac0:			; <UNDEFINED> instruction: 0xf7fd447a
    3ac4:	ldr	lr, [r8, r0, asr #22]!
    3ac8:			; <UNDEFINED> instruction: 0x46024639
    3acc:	strls	r2, [r4], #-2
    3ad0:	b	5c1acc <mount@plt+0x5c08b0>
    3ad4:			; <UNDEFINED> instruction: 0xf7fdaf04
    3ad8:			; <UNDEFINED> instruction: 0xf7fdea62
    3adc:	ldmdbmi	fp, {r1, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    3ae0:	ldrbtmi	r4, [r9], #-2843	; 0xfffff4e5
    3ae4:	ldrbtmi	r4, [fp], #-2587	; 0xfffff5e5
    3ae8:	blmi	6e86f0 <mount@plt+0x6e74d4>
    3aec:			; <UNDEFINED> instruction: 0x4608447a
    3af0:	strmi	lr, [r2, -sp, asr #19]
    3af4:			; <UNDEFINED> instruction: 0x9601447b
    3af8:	bl	1241af4 <mount@plt+0x12408d8>
    3afc:			; <UNDEFINED> instruction: 0xf8584b0f
    3b00:	ldmdavs	ip, {r0, r1, ip, sp}
    3b04:	b	ffb41b00 <mount@plt+0xffb408e4>
    3b08:			; <UNDEFINED> instruction: 0xf7fd6800
    3b0c:			; <UNDEFINED> instruction: 0x462bea96
    3b10:	strmi	r2, [r2], -r1, lsl #2
    3b14:	bmi	46831c <mount@plt+0x467100>
    3b18:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    3b1c:	bl	4c1b18 <mount@plt+0x4c08fc>
    3b20:			; <UNDEFINED> instruction: 0xf7fd2001
    3b24:			; <UNDEFINED> instruction: 0xf7fdeaba
    3b28:	svclt	0x0000ea28
    3b2c:	andeq	r2, r1, r8, asr #9
    3b30:	andeq	r0, r0, r4, asr #2
    3b34:	muleq	r1, r6, r4
    3b38:	andeq	r2, r1, sl, asr r4
    3b3c:	andeq	r0, r0, ip, asr #2
    3b40:	strdeq	r1, [r0], -r6
    3b44:	andeq	r1, r0, r8, ror #2
    3b48:	andeq	r1, r0, r8, lsr #2
    3b4c:	muleq	r0, sl, r1
    3b50:	andeq	r1, r0, lr, asr #3
    3b54:	andeq	r1, r0, r8, lsr #2
    3b58:	andeq	r1, r0, ip, lsl r1
    3b5c:	andeq	r1, r0, r2, ror r1
    3b60:	blmi	d56438 <mount@plt+0xd5521c>
    3b64:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    3b68:	ldmpl	r3, {r3, r4, r7, ip, sp, pc}^
    3b6c:	cfmsuba32mi	mvax0, mvax4, mvfx3, mvfx5
    3b70:	tstls	r7, #1769472	; 0x1b0000
    3b74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3b78:	b	fe541b74 <mount@plt+0xfe540958>
    3b7c:			; <UNDEFINED> instruction: 0x4631447e
    3b80:	strtmi	r4, [r8], -r4, lsl #12
    3b84:			; <UNDEFINED> instruction: 0xf7fd4622
    3b88:	ldmdblt	r0, {r2, r3, r5, r8, r9, fp, sp, lr, pc}
    3b8c:	blcs	bdb060 <mount@plt+0xbd9e44>
    3b90:	stcmi	0, cr13, [fp], #-104	; 0xffffff98
    3b94:	andcs	r4, r3, sl, ror #12
    3b98:			; <UNDEFINED> instruction: 0x4621447c
    3b9c:	bl	541b98 <mount@plt+0x54097c>
    3ba0:	andsle	r3, sp, r1
    3ba4:			; <UNDEFINED> instruction: 0xf4039b04
    3ba8:			; <UNDEFINED> instruction: 0xf5b34370
    3bac:	andle	r4, fp, r0, lsr #30
    3bb0:	stmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3bb4:	bllt	2153d0 <mount@plt+0x2141b4>
    3bb8:	tstcs	r2, r0, lsr #12
    3bbc:	b	ff241bb8 <mount@plt+0xff24099c>
    3bc0:	andsle	r3, r4, r1
    3bc4:	and	r2, r0, r1, lsl #8
    3bc8:	bmi	78cbd0 <mount@plt+0x78b9b4>
    3bcc:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
    3bd0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3bd4:	subsmi	r9, sl, r7, lsl fp
    3bd8:	strtmi	sp, [r0], -r9, lsr #2
    3bdc:	ldcllt	0, cr11, [r0, #-96]!	; 0xffffffa0
    3be0:	b	1fc1bdc <mount@plt+0x1fc09c0>
    3be4:	stccc	8, cr6, [r2], {4}
    3be8:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    3bec:			; <UNDEFINED> instruction: 0xf7fde7ed
    3bf0:	stmdavs	r4, {r3, r4, r5, r6, r9, fp, sp, lr, pc}
    3bf4:	svclt	0x00183c1e
    3bf8:	strb	r2, [r6, r1, lsl #8]!
    3bfc:	mvnscc	pc, pc, asr #32
    3c00:			; <UNDEFINED> instruction: 0xf7fd2000
    3c04:	strtmi	lr, [r0], -r2, ror #20
    3c08:			; <UNDEFINED> instruction: 0xf7fd2102
    3c0c:	andcc	lr, r1, r2, lsr #21
    3c10:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    3c14:			; <UNDEFINED> instruction: 0xf7fdd105
    3c18:	stmdavs	r4, {r2, r5, r6, r9, fp, sp, lr, pc}
    3c1c:	svclt	0x00183c1e
    3c20:	strtmi	r2, [r8], -r1, lsl #8
    3c24:	mvnscc	pc, pc, asr #32
    3c28:	b	13c1c24 <mount@plt+0x13c0a08>
    3c2c:			; <UNDEFINED> instruction: 0xf7fde7cd
    3c30:	svclt	0x0000e9a4
    3c34:	andeq	r2, r1, r4, lsr r3
    3c38:	andeq	r0, r0, r4, asr #2
    3c3c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3c40:			; <UNDEFINED> instruction: 0x000009b4
    3c44:	andeq	r2, r1, sl, asr #5
    3c48:	mvnsmi	lr, sp, lsr #18
    3c4c:	ldrmi	r4, [r0], -r4, lsl #12
    3c50:	ldrmi	r9, [r0], r6, lsl #30
    3c54:	ldrmi	r4, [lr], -sp, lsl #12
    3c58:			; <UNDEFINED> instruction: 0xff82f7ff
    3c5c:	pop	{r3, r8, fp, ip, sp, pc}
    3c60:			; <UNDEFINED> instruction: 0x463381f0
    3c64:	strtmi	r4, [r9], -r2, asr #12
    3c68:	strls	r4, [r6, -r0, lsr #12]
    3c6c:	ldrhmi	lr, [r0, #141]!	; 0x8d
    3c70:	svclt	0x0000e4ee
    3c74:	mvnsmi	lr, sp, lsr #18
    3c78:	addlt	r4, r2, r7, lsl #12
    3c7c:	strmi	r4, [sp], -r8, lsl #12
    3c80:			; <UNDEFINED> instruction: 0x461c4616
    3c84:			; <UNDEFINED> instruction: 0xff6cf7ff
    3c88:	ldrsbhi	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3c8c:	stmdblt	r8!, {r3, r4, r5, r6, r7, sl, lr}^
    3c90:	ldrtmi	r2, [r0], -r0, lsl #24
    3c94:	strtmi	fp, [r1], -ip, lsl #30
    3c98:			; <UNDEFINED> instruction: 0xf7fd2102
    3c9c:	mcrrne	9, 11, lr, r3, cr0	; <UNPREDICTABLE>
    3ca0:	andle	r4, sl, r4, lsl #12
    3ca4:	andlt	r4, r2, r0, lsr #12
    3ca8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3cac:	ldrtmi	r4, [r1], -r2, lsr #12
    3cb0:	andlt	r4, r2, r8, lsr r6
    3cb4:	ldrhmi	lr, [r0, #141]!	; 0x8d
    3cb8:	blmi	33d368 <mount@plt+0x33c14c>
    3cbc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3cc0:			; <UNDEFINED> instruction: 0xf7fd681e
    3cc4:	stmdavs	r0, {r1, r2, r3, r9, fp, sp, lr, pc}
    3cc8:	ldmib	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ccc:	tstcs	r1, r8, lsl #20
    3cd0:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    3cd4:	ldrtmi	r4, [r0], -r3, lsl #12
    3cd8:	ldrtmi	r9, [fp], -r1, lsl #6
    3cdc:	b	cc1cd8 <mount@plt+0xcc0abc>
    3ce0:	andlt	r4, r2, r0, lsr #12
    3ce4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3ce8:	andeq	r2, r1, ip, lsl #4
    3cec:	andeq	r0, r0, ip, asr #2
    3cf0:	ldrdeq	r0, [r0], -lr
    3cf4:			; <UNDEFINED> instruction: 0x4604b538
    3cf8:	strmi	r4, [sp], -r8, lsl #12
    3cfc:			; <UNDEFINED> instruction: 0xff30f7ff
    3d00:			; <UNDEFINED> instruction: 0xbd38b900
    3d04:	strtmi	r4, [r0], -r9, lsr #12
    3d08:	ldrhtmi	lr, [r8], -sp
    3d0c:	svclt	0x0000e65c
    3d10:	ldrbmi	lr, [r0, sp, lsr #18]!
    3d14:	strmi	r4, [r6], -sp, lsl #12
    3d18:	ldmdbmi	lr!, {r3, fp, ip, sp, lr}^
    3d1c:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    3d20:	addlt	r4, r4, sp, ror sl
    3d24:			; <UNDEFINED> instruction: 0xf50d4479
    3d28:	svcmi	0x007c5380
    3d2c:	stmpl	sl, {r2, r3, r8, r9, ip, sp}
    3d30:	ldmdavs	r2, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    3d34:			; <UNDEFINED> instruction: 0xf04f601a
    3d38:	stmdacs	r0, {r9}
    3d3c:	adcshi	pc, lr, r0
    3d40:			; <UNDEFINED> instruction: 0xf7fd4628
    3d44:			; <UNDEFINED> instruction: 0x4604e914
    3d48:			; <UNDEFINED> instruction: 0xf0002800
    3d4c:			; <UNDEFINED> instruction: 0xf7fd80d8
    3d50:	vmlane.f16	s29, s5, s21	; <UNPREDICTABLE>
    3d54:	addsmi	r4, r4, #570425344	; 0x22000000
    3d58:			; <UNDEFINED> instruction: 0x4613d253
    3d5c:	addsmi	lr, ip, #2
    3d60:	suble	r4, lr, sl, lsl r6
    3d64:	blcc	555d4 <mount@plt+0x543b8>
    3d68:	stmdbcs	pc!, {r0, r4, fp, ip, sp, lr}	; <UNPREDICTABLE>
    3d6c:	movwcs	sp, #247	; 0xf7
    3d70:	strtmi	r2, [r0], -pc, lsr #2
    3d74:			; <UNDEFINED> instruction: 0xf7fd7053
    3d78:	stmdacs	r0, {r1, r2, r4, r9, fp, sp, lr, pc}
    3d7c:	addshi	pc, r0, r0
    3d80:			; <UNDEFINED> instruction: 0xf1004284
    3d84:	svclt	0x00180901
    3d88:			; <UNDEFINED> instruction: 0xf0004622
    3d8c:			; <UNDEFINED> instruction: 0xf89980a3
    3d90:	blcs	b8fd98 <mount@plt+0xb8eb7c>
    3d94:			; <UNDEFINED> instruction: 0xf899d139
    3d98:	blcs	fda4 <mount@plt+0xeb88>
    3d9c:			; <UNDEFINED> instruction: 0xf10dd135
    3da0:	vst2.8	{d16-d17}, [pc], ip
    3da4:	strtmi	r5, [r0], -r0, lsl #5
    3da8:			; <UNDEFINED> instruction: 0xf7fd4641
    3dac:	stmdacs	r0, {r1, r3, r8, fp, sp, lr, pc}
    3db0:	blmi	16f8338 <mount@plt+0x16f711c>
    3db4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3db8:	ldmdavs	pc, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
    3dbc:	ldmib	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3dc0:			; <UNDEFINED> instruction: 0xf7fd6800
    3dc4:	bmi	15fe2b4 <mount@plt+0x15fd098>
    3dc8:	strls	r2, [r0, #-257]	; 0xfffffeff
    3dcc:			; <UNDEFINED> instruction: 0x4603447a
    3dd0:	movwls	r4, #5688	; 0x1638
    3dd4:			; <UNDEFINED> instruction: 0xf7fd4633
    3dd8:			; <UNDEFINED> instruction: 0x4620e9b6
    3ddc:	ldm	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3de0:			; <UNDEFINED> instruction: 0xf50d4951
    3de4:	bmi	1318bec <mount@plt+0x13179d0>
    3de8:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
    3dec:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    3df0:	subsmi	r6, r1, sl, lsl r8
    3df4:			; <UNDEFINED> instruction: 0x4640d17d
    3df8:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    3dfc:	pop	{r2, ip, sp, pc}
    3e00:	ldmdavc	r3, {r4, r5, r6, r7, r8, r9, sl, pc}
    3e04:	sbcle	r2, sl, pc, lsr #22
    3e08:			; <UNDEFINED> instruction: 0xf899e7b1
    3e0c:	blcs	b8fe14 <mount@plt+0xb8ebf8>
    3e10:	tstlt	r8, sl, asr #32
    3e14:	andvc	r2, r3, r0, lsl #6
    3e18:	beq	340254 <mount@plt+0x33f038>
    3e1c:	vst1.8	{d20-d22}, [pc :64], r0
    3e20:	ldrbmi	r5, [r1], -r0, lsl #5
    3e24:	stmia	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e28:	sbcle	r2, r2, r0, lsl #16
    3e2c:			; <UNDEFINED> instruction: 0xf7fd4650
    3e30:			; <UNDEFINED> instruction: 0x4605e93a
    3e34:			; <UNDEFINED> instruction: 0xf7fd4648
    3e38:	strtmi	lr, [r8], #-2358	; 0xfffff6ca
    3e3c:			; <UNDEFINED> instruction: 0xf7fd3002
    3e40:	strmi	lr, [r0], sl, ror #17
    3e44:	subsle	r2, r6, r0, lsl #16
    3e48:	ldrbmi	fp, [r5], #-293	; 0xfffffedb
    3e4c:	stccc	8, cr15, [r1], {21}
    3e50:	suble	r2, r2, pc, lsr #22
    3e54:			; <UNDEFINED> instruction: 0xf04f4b35
    3e58:	strdcs	r3, [r1, -pc]
    3e5c:	ldrbtmi	r4, [fp], #-1600	; 0xfffff9c0
    3e60:	andls	pc, r4, sp, asr #17
    3e64:	andge	pc, r0, sp, asr #17
    3e68:	stmdb	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e6c:			; <UNDEFINED> instruction: 0xf7fd4620
    3e70:	sbfx	lr, r4, #16, #22
    3e74:			; <UNDEFINED> instruction: 0xf7fd4640
    3e78:	sxtab16mi	lr, r0, sl, ror #16
    3e7c:			; <UNDEFINED> instruction: 0xf7fd4620
    3e80:			; <UNDEFINED> instruction: 0xf1b8e84c
    3e84:			; <UNDEFINED> instruction: 0xd1ab0f00
    3e88:	ldrtmi	r4, [r3], -r5, lsr #16
    3e8c:	tstcs	r1, r8, lsr #20
    3e90:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3e94:	ldrbtmi	r5, [sl], #-2104	; 0xfffff7c8
    3e98:			; <UNDEFINED> instruction: 0xf7fd6800
    3e9c:			; <UNDEFINED> instruction: 0xe79fe954
    3ea0:	strtmi	r4, [r1], r4, lsr #20
    3ea4:			; <UNDEFINED> instruction: 0xe772447a
    3ea8:	mulcc	r1, r9, r8
    3eac:	lsrsle	r2, lr, #22
    3eb0:	mulcc	r2, r9, r8
    3eb4:			; <UNDEFINED> instruction: 0xf43f2b00
    3eb8:			; <UNDEFINED> instruction: 0xe7aaaf72
    3ebc:	pkhbtmi	r4, r0, r8, lsl #18
    3ec0:			; <UNDEFINED> instruction: 0x46334a1d
    3ec4:	ldrbtmi	r5, [sl], #-2168	; 0xfffff788
    3ec8:	tstcs	r1, r0, lsl #10
    3ecc:			; <UNDEFINED> instruction: 0xf7fd6800
    3ed0:			; <UNDEFINED> instruction: 0xe785e93a
    3ed4:	ldrbtmi	r4, [sl], #-2585	; 0xfffff5e7
    3ed8:	blmi	67dc44 <mount@plt+0x67ca28>
    3edc:	rscscc	pc, pc, #79	; 0x4f
    3ee0:			; <UNDEFINED> instruction: 0xf8cd2101
    3ee4:	ldrbtmi	r9, [fp], #-4
    3ee8:	andge	pc, r0, sp, asr #17
    3eec:	ldm	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ef0:			; <UNDEFINED> instruction: 0xf7fde7bc
    3ef4:	strtmi	lr, [r0], -r2, asr #16
    3ef8:	stmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3efc:	stmdami	r8, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
    3f00:	bmi	4157d4 <mount@plt+0x4145b8>
    3f04:	strtmi	r2, [r0], r1, lsl #2
    3f08:	ldrbtmi	r5, [sl], #-2104	; 0xfffff7c8
    3f0c:			; <UNDEFINED> instruction: 0xf7fd6800
    3f10:			; <UNDEFINED> instruction: 0xe765e91a
    3f14:	andeq	r2, r1, r4, ror r1
    3f18:	andeq	r0, r0, r4, asr #2
    3f1c:	andeq	r2, r1, r8, ror #2
    3f20:	andeq	r0, r0, ip, asr #2
    3f24:	andeq	r0, r0, r0, lsl pc
    3f28:	andeq	r2, r1, lr, lsr #1
    3f2c:	andeq	r0, r0, r2, lsr #29
    3f30:	muleq	r0, r2, r3
    3f34:			; <UNDEFINED> instruction: 0x000006b8
    3f38:	strdeq	r0, [r0], -r6
    3f3c:	andeq	r0, r0, r2, lsr #4
    3f40:	andeq	r0, r0, r2, lsl lr
    3f44:	andeq	r0, r0, lr, lsl r3
    3f48:	rsbsmi	pc, r0, #33554432	; 0x2000000
    3f4c:			; <UNDEFINED> instruction: 0xf5b2b5f0
    3f50:	cdpmi	15, 2, cr4, cr13, cr0, {4}
    3f54:	strmi	fp, [r5], -r3, lsl #1
    3f58:	andle	r4, r3, lr, ror r4
    3f5c:	ldmiblt	fp!, {r3, r4, r9, sl, lr}
    3f60:	ldcllt	0, cr11, [r0, #12]!
    3f64:			; <UNDEFINED> instruction: 0xf7fd4608
    3f68:	strmi	lr, [r7], -r4, asr #16
    3f6c:	eorsle	r2, r6, r0, lsl #16
    3f70:			; <UNDEFINED> instruction: 0xf7fd4638
    3f74:			; <UNDEFINED> instruction: 0xf100e912
    3f78:	strmi	r0, [r4], -fp, lsl #4
    3f7c:	bvc	ff8f0ca4 <mount@plt+0xff8efa88>
    3f80:	andsle	r2, r8, lr, lsr #22
    3f84:	blcs	ba2b18 <mount@plt+0xba18fc>
    3f88:			; <UNDEFINED> instruction: 0x4638d01b
    3f8c:	stmdb	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f90:			; <UNDEFINED> instruction: 0x462b481e
    3f94:	tstcs	r1, lr, lsl sl
    3f98:	ldrbtmi	r5, [sl], #-2100	; 0xfffff7cc
    3f9c:			; <UNDEFINED> instruction: 0xf7fd6820
    3fa0:	bmi	73e2f0 <mount@plt+0x73d0d4>
    3fa4:	strtmi	r6, [fp], -r0, lsr #16
    3fa8:	tstcs	r1, sl, ror r4
    3fac:	stmia	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3fb0:	rscscc	pc, pc, pc, asr #32
    3fb4:	ldmdavc	r3, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    3fb8:	sbcsle	r2, r9, r0, lsl #22
    3fbc:	blcs	ba2b50 <mount@plt+0xba1934>
    3fc0:	ldmdavc	r3, {r0, r1, r5, r6, r7, r8, ip, lr, pc}^
    3fc4:	blcs	b907d0 <mount@plt+0xb8f5b4>
    3fc8:	ldmdavc	r3, {r0, r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
    3fcc:	sbcle	r2, pc, r0, lsl #22
    3fd0:			; <UNDEFINED> instruction: 0x4638e7db
    3fd4:	ldmdb	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3fd8:	andlt	r4, r3, r0, lsr #12
    3fdc:	blmi	2f37a4 <mount@plt+0x2f2588>
    3fe0:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    3fe4:	ldmda	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3fe8:			; <UNDEFINED> instruction: 0xf7fd6800
    3fec:	strtmi	lr, [fp], -r6, lsr #16
    3ff0:	strmi	r2, [r2], -r1, lsl #2
    3ff4:	bmi	2287fc <mount@plt+0x2275e0>
    3ff8:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    3ffc:	stmia	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4000:	rscscc	pc, pc, pc, asr #32
    4004:	svclt	0x0000e7ac
    4008:	andeq	r1, r1, r0, asr #30
    400c:	andeq	r0, r0, ip, asr #2
    4010:	andeq	r0, r0, r2, lsr #27
    4014:			; <UNDEFINED> instruction: 0x00000db4
    4018:	andeq	r0, r0, lr, lsl #26
    401c:	blmi	796898 <mount@plt+0x79567c>
    4020:	ldmdbmi	lr, {r1, r3, r4, r5, r6, sl, lr}
    4024:	ldrblt	r4, [r0, #2078]!	; 0x81e
    4028:	ldmpl	r3, {r0, r3, r4, r5, r6, sl, lr}^
    402c:	ldrbtmi	fp, [r8], #-195	; 0xffffff3d
    4030:	movtls	r6, #6171	; 0x181b
    4034:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4038:	svc	0x0056f7fc
    403c:	svcmi	0x0019b328
    4040:	strmi	sl, [r6], -r1, lsl #26
    4044:	and	r4, r4, pc, ror r4
    4048:			; <UNDEFINED> instruction: 0x46284639
    404c:	svc	0x0028f7fc
    4050:			; <UNDEFINED> instruction: 0x4632b9b0
    4054:	orrvc	pc, r0, pc, asr #8
    4058:			; <UNDEFINED> instruction: 0xf7fc4628
    405c:	strmi	lr, [r4], -r4, ror #30
    4060:	mvnsle	r2, r0, lsl #16
    4064:			; <UNDEFINED> instruction: 0xf7fd4630
    4068:			; <UNDEFINED> instruction: 0x4620e87a
    406c:	blmi	2968ac <mount@plt+0x295690>
    4070:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4074:	blls	105e0e4 <mount@plt+0x105cec8>
    4078:	qaddle	r4, sl, r8
    407c:	ldcllt	0, cr11, [r0, #268]!	; 0x10c
    4080:			; <UNDEFINED> instruction: 0xf7fd4630
    4084:	andcs	lr, r1, ip, ror #16
    4088:	strdcs	lr, [r1], -r0
    408c:			; <UNDEFINED> instruction: 0xf7fce7ee
    4090:	svclt	0x0000ef74
    4094:	andeq	r1, r1, r8, ror lr
    4098:	andeq	r0, r0, r4, asr #2
    409c:	strdeq	r0, [r0], -ip
    40a0:	andeq	r0, r0, r2, ror sp
    40a4:	andeq	r0, r0, r0, ror sp
    40a8:	andeq	r1, r1, r8, lsr #28
    40ac:	mvnsmi	lr, #737280	; 0xb4000
    40b0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    40b4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    40b8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    40bc:	mcr	7, 7, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    40c0:	blne	1d952bc <mount@plt+0x1d940a0>
    40c4:	strhle	r1, [sl], -r6
    40c8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    40cc:	svccc	0x0004f855
    40d0:	strbmi	r3, [sl], -r1, lsl #8
    40d4:	ldrtmi	r4, [r8], -r1, asr #12
    40d8:	adcmi	r4, r6, #152, 14	; 0x2600000
    40dc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    40e0:	svclt	0x000083f8
    40e4:	muleq	r1, sl, fp
    40e8:	muleq	r1, r0, fp
    40ec:	svclt	0x00004770

Disassembly of section .fini:

000040f0 <.fini>:
    40f0:	push	{r3, lr}
    40f4:	pop	{r3, pc}
