Warning (10268): Verilog HDL information at my_clock.v(6): always construct contains both blocking and non-blocking assignments File: F:/FPGA Project/ep6/ep6_2/my_clock.v Line: 6
