; Generated by QuickSFV v2.36 on 2014-07-01 at 16:13:08
; http://www.QuickSFV.org
;
;       943751  15:55.51 2012-09-20 Usermanual\TRDB-D5M_Hardware specification_V0.2.pdf
;      2135505  15:58.57 2014-07-01 Usermanual\TRDB_D5M_UserGuide.pdf
;        57819  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\DE1_D5M.pin
;      2097340  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\DE1_D5M.pof
;          908  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\DE1_D5M.qpf
;        28564  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\DE1_D5M.qsf
;         1479  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\DE1_D5M.sdc
;       475715  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\DE1_D5M.sof
;        14884  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\DE1_D5M.v
;        44020  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\DE1_D5M_assignment_defaults.qdf
;            0  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\Line_Buffer.qip
;            0  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\Sdram_FIFO.qip
;            0  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\sdram_pll.qip
;          435  14:50.08 2014-02-19 Demonstration\DE1_CAMERA\demo batch\DE1_D5M.bat
;       475715  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\demo batch\DE1_D5M.sof
;          329  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\greybox_tmp\cbx_args.txt
;        18744  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\Sdram_Control_4Port\command.v
;         7635  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\Sdram_Control_4Port\control_interface.v
;         2728  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\Sdram_Control_4Port\sdr_data_path.v
;        16661  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\Sdram_Control_4Port\Sdram_Control_4Port.v
;          191  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\Sdram_Control_4Port\Sdram_FIFO.qip
;         7691  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\Sdram_Control_4Port\Sdram_FIFO.v
;         1542  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\Sdram_Control_4Port\Sdram_Params.h
;         4082  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\CCD_Capture.v
;         8533  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\I2C_CCD_Config.v
;         4040  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\I2C_Controller.v
;         2925  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\Line_Buffer.bsf
;         4524  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\Line_Buffer.v
;         3425  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\RAW2RGB.v
;         2316  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\Reset_Delay.v
;         3235  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\sdram_pll.bsf
;          428  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\sdram_pll.ppf
;          368  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\sdram_pll.qip
;        16009  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\sdram_pll.v
;        78114  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\sdram_pll_wave0.jpg
;          630  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\sdram_pll_waveforms.html
;         2519  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\SEG7_LUT.v
;         2274  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\SEG7_LUT_8.v
;         2448  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\VGA_Controller.v
;          470  15:55.51 2012-09-20 Demonstration\DE1_CAMERA\V\VGA_Param.h
;        91020  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\DE2_115_CAMERA.pin
;         1287  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\DE2_115_CAMERA.qpf
;        58118  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\DE2_115_CAMERA.qsf
;      3541343  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\DE2_115_CAMERA.sof
;        16208  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\DE2_115_CAMERA.v
;        48205  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\DE2_115_CAMERA_assignment_defaults.qdf
;          122  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\DE2_115_CAMERA_description.txt
;         2460  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\DE2_115_D5M_VGA.sdc
;          124  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\PLLJ_PLLSPE_INFO.txt
;      2096482  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\stp1.stp
;          145  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\VGA_Param.h
;          443  14:50.08 2014-02-19 Demonstration\DE2_115_CAMERA\demo_batch\DE2_115_D5M_VGA.bat
;      3541357  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\demo_batch\DE2_115_D5M_VGA.sof
;        18744  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\Sdram_Control\command.v
;         7635  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\Sdram_Control\control_interface.v
;         2728  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\Sdram_Control\sdr_data_path.v
;        17437  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\Sdram_Control\Sdram_Control.v
;         1630  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\Sdram_Control\Sdram_Params.h
;          193  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\Sdram_Control\Sdram_RD_FIFO.qip
;         7522  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\Sdram_Control\Sdram_RD_FIFO.v
;          193  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\Sdram_Control\Sdram_WR_FIFO.qip
;         7522  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\Sdram_Control\Sdram_WR_FIFO.v
;         4175  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\CCD_Capture.v
;         8482  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\I2C_CCD_Config.v
;         4069  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\I2C_Controller.v
;         3157  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\Line_Buffer.bsf
;          303  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\Line_Buffer.qip
;         5231  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\Line_Buffer.v
;         2926  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\Line_Buffer1.bsf
;          305  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\Line_Buffer1.qip
;         4932  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\Line_Buffer1.v
;         7321  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\RAW2RGB.v
;         2492  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\Reset_Delay.v
;         4894  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\sdram_pll.bsf
;          643  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\sdram_pll.ppf
;          367  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\sdram_pll.qip
;        20354  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\sdram_pll.v
;          207  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\sdram_pll_waveforms.html
;         2519  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\SEG7_LUT.v
;         2274  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\SEG7_LUT_8.v
;         5997  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\VGA_Controller.v
;         3203  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\vga_pll.bsf
;          414  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\vga_pll.ppf
;        62319  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\vga_pll_wave0.jpg
;          792  15:55.51 2012-09-20 Demonstration\DE2_115_CAMERA\v\vga_pll_waveforms.html
;        15823  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\altpllpll.v
;         2664  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\audio.v
;         2310  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\camera.v
;        28024  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\clock_0.v
;        28024  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\clock_1.v
;          840  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu.ocp
;         4599  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu.sdc
;       451144  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu.v
;         2392  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_bht_ram.mif
;          856  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_dc_tag_ram.mif
;         2515  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_ext_trace_pll_module.v
;         1753  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_ic_tag_ram.mif
;        12429  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_jtag_debug_module.v
;         6749  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_jtag_debug_module_sysclk.v
;         7927  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_jtag_debug_module_tck.v
;         9332  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_jtag_debug_module_wrapper.v
;         6103  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_mult_cell.v
;         1328  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_oci_test_bench.v
;         5878  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_ociram_default_contents.mif
;          600  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_rf_ram_a.mif
;          600  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_rf_ram_b.mif
;        30645  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_test_bench.v
;       103559  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA.pin
;      2097340  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA.pof
;          920  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA.qpf
;        32509  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA.qsf
;         1659  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA.sdc
;      1768943  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA.sof
;        31006  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA.v
;        33002  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA_assignment_defaults.qdf
;         8976  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.bsf
;       100587  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.html
;       107852  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.ptf
;        72912  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.ptf.8.0
;        72912  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.ptf.pre_generation_ptf
;          917  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.qip
;        35711  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.sopc
;       342606  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.sopcinfo
;       374351  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.v
;        23468  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_clock_0.v
;        13466  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_generation_script
;         2701  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_inst.v
;         4006  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_log.txt
;          183  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_setup_quartus.tcl
;        22633  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\jtag_uart.v
;         1985  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\lcd.v
;            0  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\Line_Buffer.qip
;       221790  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\onchip_mem.hex
;         3690  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\onchip_mem.v
;         2114  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\pio_led.v
;        10340  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\pll.v
;            0  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\Sdram_FIFO.qip
;         3686  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sdram_pll.bsf
;          368  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sdram_pll.qip
;        17448  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sdram_pll.v
;       120077  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sdram_pll_wave0.jpg
;          630  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sdram_pll_waveforms.html
;          177  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sopc_add_qip_file.tcl
;            0  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sopc_builder_log.txt
;          397  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\SOPC_Reset_Delay.v
;         1443  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sysid.v
;         6800  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\timer.v
;         6872  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\timer_stamp.v
;        34756  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\uart.v
;           72  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\undo_redo.txt
;            0  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\vga_pll.qip
;            0  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.lock
;         5325  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.log
;           26  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\version.ini
;           86  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.cdt.core\.log
;            1  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.cdt.make.core\specs.c
;            1  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.cdt.make.core\specs.cpp
;          149  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.cdt.make.ui\dialog_settings.xml
;           49  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.resources\.root\1.tree
;            1  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\history.version
;            1  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.version
;          176  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.resources\.safetable\org.eclipse.core.resources
;          836  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.debug.core.prefs
;          118  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.ui.prefs
;           73  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.core.resources.prefs
;          111  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.ide.prefs
;           79  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.prefs
;          480  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.ui.ide\dialog_settings.xml
;           80  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.ui.workbench\dialog_settings.xml
;        10055  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.ui.workbench\workbench.xml
;           66  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.sopc_builder\filters.xml
;        12473  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.sopc_builder\install.ptf
;        30370  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.sopc_builder\install2.ptf
;          495  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.sopc_builder\preferences.xml
;         4843  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\atail-f.pl
;            0  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\dummy_file
;            3  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\jtag_uart_input_mutex.dat
;           10  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\jtag_uart_input_stream.dat
;            0  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\jtag_uart_output_stream.dat
;            3  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\uart_input_data_mutex.dat
;            7  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\uart_input_data_stream.dat
;            0  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\uart_log_module.txt
;          329  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\greybox_tmp\cbx_args.txt
;         2799  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\ip\TERASIC_CAMERA\CAMERA_IF.v
;         4133  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\ip\TERASIC_CAMERA\CAMERA_IF_hw.tcl
;            0  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.lock
;       106322  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.log
;           26  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\version.ini
;          542  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\com.altera.nj.ui\dialog_settings.xml
;         1204  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.core\.log
;       655360  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.core\altera.components.1191465304031.pdom
;       311296  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.core\camera.1190872727296.pdom
;       245760  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.core\camera_syslib.1190872707687.pdom
;            0  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.make.core\.log
;         7225  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.make.core\camera.sc
;         3121  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.make.core\camera_syslib.sc
;            1  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.make.core\specs.c
;            1  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.make.core\specs.cpp
;          149  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.make.ui\dialog_settings.xml
;          137  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.ui\dialog_settings.xml
;           80  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\altera.components\.indexes\properties.index
;          287  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera\.indexes\history.index
;          222  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera\.indexes\properties.index
;          212  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera\.indexes\33\history.index
;          520  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera\.indexes\33\f7\history.index
;          235  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera_syslib\.indexes\properties.index
;          231  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera_syslib\.indexes\33\history.index
;          473  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera_syslib\.indexes\33\14\history.index
;         9982  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera_syslib\.indexes\33\f7\history.index
;      1083936  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.root\14.tree
;            1  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\history.version
;          104  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.index
;            1  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.version
;          508  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.safetable\org.eclipse.core.resources
;         1251  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.debug.core.prefs
;         2560  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.managedbuilder.core.prefs
;          118  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.ui.prefs
;           73  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.core.resources.prefs
;          100  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.editors.prefs
;          111  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.ide.prefs
;           79  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.prefs
;         2324  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.debug.core\.launches\camera Nios II HW configuration.launch
;          686  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.debug.ui\dialog_settings.xml
;          983  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.debug.ui\launchConfigurationHistory.xml
;          795  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.ui.ide\dialog_settings.xml
;           80  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.ui.workbench\dialog_settings.xml
;        25150  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.ui.workbench\workbench.xml
;          788  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.ui.workbench.texteditor\dialog_settings.xml
;          224  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\altera.components\.cdtproject
;          872  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\altera.components\.project
;          106  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\altera.components\.settings\org.eclipse.cdt.core.prefs
;         1777  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\.cdtbuild
;         2551  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\.cdtproject
;         2932  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\.project
;          129  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\application.stf
;          561  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\CAMERA_HAL.h
;         2541  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\CAMERA_NIOS2_COMMAND.H
;         1109  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\debug.c
;         1213  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\debug.h
;         9159  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\function.c
;          321  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\function.h
;         4773  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\JtagUart.c
;          524  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\JtagUart.h
;         1827  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\LCD.c
;          155  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\LCD.h
;         4972  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\main.c
;          840  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\my_includes.h
;          131  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\my_types.h
;         6417  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\packet.c
;          486  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\packet.h
;         1113  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\readme.txt
;         2996  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\Uart.c
;          429  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\Uart.h
;          106  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\.settings\org.eclipse.cdt.core.prefs
;          302  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\.settings\org.eclipse.cdt.managedbuilder.core.prefs
;         1800  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera_syslib\.cdtbuild
;         2551  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera_syslib\.cdtproject
;         4759  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera_syslib\.project
;         1607  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera_syslib\readme.txt
;         1147  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera_syslib\system.stf
;          106  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera_syslib\.settings\org.eclipse.cdt.core.prefs
;          298  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera_syslib\.settings\org.eclipse.cdt.managedbuilder.core.prefs
;         4082  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\CCD_Capture.v
;           96  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\ccd_exposure_controller.v
;         8511  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\I2C_CCD_Config.v
;         4069  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\I2C_Controller.v
;         3158  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Line_Buffer.bsf
;         4822  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Line_Buffer.v
;         5638  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\RAW2RGB.v
;         2316  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Reset_Delay.v
;         2519  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\SEG7_LUT.v
;         2274  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\SEG7_LUT_8.v
;         8836  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Stack_RAM.v
;         5083  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\VGA_Controller.v
;          473  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\VGA_Param.h
;         2984  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\vga_pll.bsf
;          414  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\vga_pll.ppf
;          362  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\vga_pll.qip
;        14856  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\vga_pll.v
;        62319  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\vga_pll_wave0.jpg
;          792  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\vga_pll_waveforms.html
;        18879  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\command.v
;         7635  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\control_interface.v
;         2728  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\sdr_data_path.v
;        17400  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\Sdram_Control_4Port.v
;          191  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\Sdram_FIFO.qip
;         7691  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\Sdram_FIFO.v
;         1542  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\Sdram_Params.h
;         3943  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\Sdram_PLL.bsf
;          503  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\Sdram_PLL.ppf
;       459819  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\SW\DE2_70_CAMERA.elf
;       764416  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\SW\DE2_70_CAMERA.exe
;      1768911  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\SW\DE2_70_CAMERA.sof
;          411  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\SW\nios_bashrc
;          206  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\SW\NiosDownloadBatch.bat
;       503808  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\SW\TERASIC_DOWNLOAD.dll
;        52736  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\SW\TERASIC_JTAG.dll
;        40960  15:55.51 2012-09-20 Demonstration\DE2_70_CAMERA\SW\TERASIC_JTAG_DRIVE.dll
;        78687  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\DE2_D5M.pin
;      2097340  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\DE2_D5M.pof
;          908  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\DE2_D5M.qpf
;        25302  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\DE2_D5M.qsf
;         1479  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\DE2_D5M.sdc
;       841091  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\DE2_D5M.sof
;        19035  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\DE2_D5M.v
;        50410  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\DE2_D5M_assignment_defaults.qdf
;            0  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\Line_Buffer.qip
;            0  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\Sdram_FIFO.qip
;            0  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\sdram_pll.qip
;          435  14:50.08 2014-02-19 Demonstration\DE2_CAMERA\demo batch\DE2_D5M.bat
;       841091  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\demo batch\DE2_D5M.sof
;          329  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\greybox_tmp\cbx_args.txt
;        18744  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\Sdram_Control_4Port\command.v
;         7635  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\Sdram_Control_4Port\control_interface.v
;         2728  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\Sdram_Control_4Port\sdr_data_path.v
;        17327  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\Sdram_Control_4Port\Sdram_Control_4Port.v
;          191  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\Sdram_Control_4Port\Sdram_FIFO.qip
;         7691  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\Sdram_Control_4Port\Sdram_FIFO.v
;         1542  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\Sdram_Control_4Port\Sdram_Params.h
;         4082  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\CCD_Capture.v
;         8535  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\I2C_CCD_Config.v
;         4040  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\I2C_Controller.v
;         2925  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\Line_Buffer.bsf
;         4524  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\Line_Buffer.v
;         3425  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\RAW2RGB.v
;         2316  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\Reset_Delay.v
;         3235  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\sdram_pll.bsf
;          428  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\sdram_pll.ppf
;          368  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\sdram_pll.qip
;        16009  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\sdram_pll.v
;        78114  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\sdram_pll_wave0.jpg
;          630  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\sdram_pll_waveforms.html
;         2519  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\SEG7_LUT.v
;         2274  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\SEG7_LUT_8.v
;         5037  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\VGA_Controller.v
;          470  15:55.51 2012-09-20 Demonstration\DE2_CAMERA\V\VGA_Param.h
;        14520  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_addr_cmd.v
;        17517  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_afi_block.v
;        13228  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_avalon_if.v
;        52084  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_bank_tracking.v
;         1734  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_clock_and_reset.v
;        61713  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_cmd_queue.v
;        76683  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_controller.v
;        44145  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_csr.v
;        11562  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_ddr2_odt_gen.v
;         4915  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_ddr3_odt_gen.v
;         2454  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_decoder.v
;        18708  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_decoder_40.v
;        29831  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_decoder_72.v
;        63340  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_ecc.v
;         2057  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_encoder.v
;         8560  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_encoder_40.v
;        13197  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_encoder_72.v
;        31382  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_input_if.v
;        25909  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_odt_gen.v
;       180303  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_state_machine.v
;       189377  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_timers.v
;        45504  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_timers_fsm.v
;         6239  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_ddrx_wdata_fifo.v
;         5281  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\alt_mem_phy_defines.v
;        12818  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\altera_avalon_half_rate_bridge.v
;         4035  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\altera_avalon_half_rate_bridge_constraints.sdc
;         4082  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\CCD_Capture.v
;         6298  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2.html
;         4242  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2.qip
;        29673  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2.v
;        60902  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_advisor.ipa
;        17256  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_alt_ddrx_controller_wrapper.v
;        15698  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_controller_phy.v
;         1393  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_ex_lfsr8.v
;        43102  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_driver.v
;          162  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top.sdc
;         7651  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top.v
;         7651  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top.v.tmp2
;         7651  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top_1.v
;         7651  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top_10.v
;         7651  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top_11.v
;         7651  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top_12.v
;         7651  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top_2.v
;         7651  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top_3.v
;         7651  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top_4.v
;         7651  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top_5.v
;         7651  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top_6.v
;         7651  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top_7.v
;         7651  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top_8.v
;         7651  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_example_top_9.v
;        13263  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.bsf
;        37062  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.html
;        28359  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.ptf
;        28834  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.ptf.8.0
;        23568  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.ptf.pre_generation_ptf
;          462  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.qip
;        13367  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.sopc
;       105199  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.sopcinfo
;       381770  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.v
;        15821  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port_burst_0.v
;        15822  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port_burst_1.v
;        15822  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port_burst_2.v
;        15821  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port_burst_3.v
;        10750  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port_generation_script
;         3836  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port_inst.v
;         2354  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_multi_port_log.txt
;         8903  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_phy.html
;         2544  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_phy.qip
;        32404  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_phy.v
;       369332  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_phy_alt_mem_phy.v
;         7500  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_phy_alt_mem_phy_pll.bsf
;          309  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_phy_alt_mem_phy_pll.qip
;        24608  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_phy_alt_mem_phy_pll.v
;       647580  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_phy_alt_mem_phy_seq.vhd
;        20004  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_phy_alt_mem_phy_seq_wrapper.v
;        58183  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_phy_ddr_pins.tcl
;        37869  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_phy_ddr_timing.sdc
;         4015  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_phy_ddr_timing.tcl
;        18822  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_phy_report_timing.tcl
;        75537  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_phy_report_timing_core.tcl
;        65278  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_pin_assignments.tcl
;        12520  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\DDR2_SODIMM_Read_Port.v
;         6338  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\DDR2_SODIMM_Read_Port_hw.tcl
;        28984  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\DDR2_SODIMM_Write_Port.v
;         6178  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\DDR2_SODIMM_Write_Port_hw.tcl
;         1288  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\DE4_230_CAMERA.qpf
;         2717  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\DE4_230_CAMERA.sdc
;        19190  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\de4_230_camera.v
;       174656  14:50.08 2014-02-19 Demonstration\DE4_230_D5M_DVI\DE4_230_D5M_DVI.pin
;        89057  14:50.08 2014-02-19 Demonstration\DE4_230_D5M_DVI\DE4_230_D5M_DVI.qsf
;     20162939  14:50.08 2014-02-19 Demonstration\DE4_230_D5M_DVI\DE4_230_D5M_DVI.sof
;        18314  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\DE4_230_D5M_DVI.v
;        48205  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\DE4_230_D5M_DVI_assignment_defaults.qdf
;          124  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\DE4_230_D5M_DVI_description.txt
;         6808  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\EXT_PLL_CTRL.v
;         6826  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\gen_108.mif
;         6826  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\gen_148.mif
;         6826  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\gen_162.mif
;         6825  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\gen_25.mif
;         6827  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\gen_27.mif
;         6823  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\gen_65.mif
;         4760  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\gen_74.mif
;         6795  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\gen_pll.mif
;        16774  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\gen_pll.v
;         8936  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\i2c_ccd_config.v
;         4069  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\I2C_Controller.v
;         3158  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Line_Buffer.bsf
;          303  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Line_Buffer.qip
;         5234  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Line_Buffer.v
;         2926  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Line_Buffer1.bsf
;          305  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Line_Buffer1.qip
;         4932  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Line_Buffer1.v
;         3673  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\pattern_gen.v
;        84088  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\pll_reconfig.v
;          616  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\PLLJ_PLLSPE_INFO.txt
;         7596  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\raw2rgb.v
;         2683  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Read_Port0.v
;         2537  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Read_Port1.v
;         2539  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Read_Port_0.v
;         2539  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Read_Port_1.v
;         2799  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\reset_delay.v
;         3476  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_108.bsf
;          380  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_108.qip
;         6797  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_108.v
;         5397  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_108_bb.v
;         3476  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_148.bsf
;          380  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_148.qip
;         6797  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_148.v
;         5397  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_148_bb.v
;         3476  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_162.bsf
;          380  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_162.qip
;         6797  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_162.v
;         5397  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_162_bb.v
;         3475  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_25.bsf
;          377  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_25.qip
;         6784  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_25.v
;         5385  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_25_bb.v
;         3475  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_27.bsf
;          377  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_27.qip
;         6784  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_27.v
;         5385  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_27_bb.v
;         3475  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_65.bsf
;          377  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_65.qip
;         6784  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_65.v
;         5385  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_pll_65_bb.v
;         4436  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\rom_selector.v
;        16103  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\sdram_pll.v
;         2519  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\SEG7_LUT.v
;         2274  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\SEG7_LUT_8.v
;          196  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\sopc_add_qip_file.tcl
;            0  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\sopc_builder_log.txt
;         9598  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Stack_RAM.v
;      1116413  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\stp1.stp
;         4372  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\sys_pll.bsf
;          448  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\sys_pll.qip
;        17969  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\sys_pll.v
;        13522  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\sys_pll_bb.v
;         5037  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\VGA_Controller.v
;          474  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\VGA_Param.h
;        14954  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\vga_pll.v
;         8519  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\vga_time_generator.v
;         1790  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\vpg.h
;        12464  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\vpg.v
;         2921  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Write_Port0.v
;         2777  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Write_Port1.v
;         2779  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Write_Port_0.v
;         2779  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Write_Port_1.v
;           66  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\.sopc_builder\filters.xml
;        12389  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\.sopc_builder\install.ptf
;        22841  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\.sopc_builder\install2.ptf
;          625  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\.sopc_builder\preferences.xml
;          488  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\altmemphy-library\auk_ddr_hp_controller.ocp
;          488  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\ddr2_high_performance_controller-library\auk_ddr_hp_controller.ocp
;          442  14:50.08 2014-02-19 Demonstration\DE4_230_D5M_DVI\demo_batch\DE4_230_CAMERA.bat
;     11114550  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\demo_batch\DE4_230_CAMERA.sof
;          322  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\greybox_tmp\cbx_args.txt
;        18879  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Ssram_Control\command.v
;         7635  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Ssram_Control\control_interface.v
;         2728  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Ssram_Control\sdr_data_path.v
;         7324  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Ssram_Control\Sdram_FIFO.v
;         1542  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Ssram_Control\Sdram_Params.h
;        17400  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\Ssram_Control\Ssram_Control_4Port.v
;        16561  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb.v
;        16561  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb.v.tmp2
;        16561  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_1.v
;        16561  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_10.v
;        16561  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_11.v
;        16561  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_12.v
;        16561  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_2.v
;        16561  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_3.v
;        16561  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_4.v
;        16561  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_5.v
;        16561  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_6.v
;        16561  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_7.v
;        16561  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_8.v
;        16561  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_9.v
;        27056  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_full_mem_model.v
;        27397  15:55.51 2012-09-20 Demonstration\DE4_230_D5M_DVI\testbench\ddr2_mem_model.v
;        14520  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_addr_cmd.v
;        17517  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_afi_block.v
;        13228  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_avalon_if.v
;        52084  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_bank_tracking.v
;         1734  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_clock_and_reset.v
;        61713  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_cmd_queue.v
;        76683  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_controller.v
;        44145  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_csr.v
;        11562  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_ddr2_odt_gen.v
;         4915  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_ddr3_odt_gen.v
;         2454  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_decoder.v
;        18708  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_decoder_40.v
;        29831  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_decoder_72.v
;        63340  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_ecc.v
;         2057  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_encoder.v
;         8560  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_encoder_40.v
;        13197  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_encoder_72.v
;        31382  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_input_if.v
;        25909  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_odt_gen.v
;       180303  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_state_machine.v
;       189377  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_timers.v
;        45504  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_timers_fsm.v
;         6239  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_ddrx_wdata_fifo.v
;         5281  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\alt_mem_phy_defines.v
;        12818  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\altera_avalon_half_rate_bridge.v
;         4035  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\altera_avalon_half_rate_bridge_constraints.sdc
;         4082  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\CCD_Capture.v
;         6298  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2.html
;         4242  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2.qip
;        29673  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2.v
;        60902  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_advisor.ipa
;        17256  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_alt_ddrx_controller_wrapper.v
;        15698  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_controller_phy.v
;         1393  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_ex_lfsr8.v
;        43102  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_driver.v
;          162  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top.sdc
;         7651  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top.v
;         7651  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top.v.tmp2
;         7651  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top_1.v
;         7651  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top_10.v
;         7651  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top_11.v
;         7651  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top_12.v
;         7651  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top_2.v
;         7651  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top_3.v
;         7651  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top_4.v
;         7651  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top_5.v
;         7651  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top_6.v
;         7651  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top_7.v
;         7651  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top_8.v
;         7651  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_example_top_9.v
;        13263  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.bsf
;        37062  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.html
;        28359  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.ptf
;        28834  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.ptf.8.0
;        23568  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.ptf.pre_generation_ptf
;          462  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.qip
;        13367  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.sopc
;       105199  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.sopcinfo
;       381770  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.v
;        15821  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port_burst_0.v
;        15822  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port_burst_1.v
;        15822  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port_burst_2.v
;        15821  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port_burst_3.v
;        10750  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port_generation_script
;         3836  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port_inst.v
;         2354  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_multi_port_log.txt
;         8903  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_phy.html
;         2544  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_phy.qip
;        32404  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_phy.v
;       369332  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_phy_alt_mem_phy.v
;         7500  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_phy_alt_mem_phy_pll.bsf
;          309  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_phy_alt_mem_phy_pll.qip
;        24608  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_phy_alt_mem_phy_pll.v
;       647580  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_phy_alt_mem_phy_seq.vhd
;        20004  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_phy_alt_mem_phy_seq_wrapper.v
;        58183  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_phy_ddr_pins.tcl
;        37869  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_phy_ddr_timing.sdc
;         4015  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_phy_ddr_timing.tcl
;        18822  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_phy_report_timing.tcl
;        75537  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_phy_report_timing_core.tcl
;        65278  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_pin_assignments.tcl
;        12520  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DDR2_SODIMM_Read_Port.v
;         6338  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DDR2_SODIMM_Read_Port_hw.tcl
;        28984  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DDR2_SODIMM_Write_Port.v
;         6178  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DDR2_SODIMM_Write_Port_hw.tcl
;         1288  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_CAMERA.qpf
;         2717  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_CAMERA.sdc
;        19190  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\de4_530_camera.v
;         7831  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.asm.rpt
;           26  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.done
;      3764347  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.fit.rpt
;          689  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.fit.smsg
;          900  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.fit.summary
;        10652  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.flow.rpt
;          237  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.jdi
;      6019465  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.map.rpt
;         7477  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.map.smsg
;          677  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.map.summary
;       174671  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.pin
;        88996  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.qsf
;          613  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.qws
;     20162954  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.sof
;      2933020  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.sta.rpt
;        23861  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.sta.summary
;        18314  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.v
;        18314  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_d5m_dvi.v.bak
;        48205  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI_assignment_defaults.qdf
;          124  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI_description.txt
;         6808  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\EXT_PLL_CTRL.v
;         6826  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\gen_108.mif
;         6826  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\gen_148.mif
;         6826  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\gen_162.mif
;         6825  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\gen_25.mif
;         6827  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\gen_27.mif
;         6823  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\gen_65.mif
;         4760  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\gen_74.mif
;         6795  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\gen_pll.mif
;        16774  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\gen_pll.v
;         8936  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\i2c_ccd_config.v
;         4069  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\I2C_Controller.v
;         3158  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Line_Buffer.bsf
;          303  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Line_Buffer.qip
;         5234  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Line_Buffer.v
;         2926  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Line_Buffer1.bsf
;          305  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Line_Buffer1.qip
;         4932  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Line_Buffer1.v
;         3673  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\pattern_gen.v
;        84088  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\pll_reconfig.v
;          616  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\PLLJ_PLLSPE_INFO.txt
;         7596  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\raw2rgb.v
;         2683  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Read_Port0.v
;         2537  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Read_Port1.v
;         2539  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Read_Port_0.v
;         2539  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Read_Port_1.v
;         2799  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\reset_delay.v
;         3476  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_108.bsf
;          380  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_108.qip
;         6797  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_108.v
;         5397  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_108_bb.v
;         3476  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_148.bsf
;          380  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_148.qip
;         6797  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_148.v
;         5397  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_148_bb.v
;         3476  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_162.bsf
;          380  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_162.qip
;         6797  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_162.v
;         5397  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_162_bb.v
;         3475  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_25.bsf
;          377  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_25.qip
;         6784  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_25.v
;         5385  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_25_bb.v
;         3475  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_27.bsf
;          377  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_27.qip
;         6784  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_27.v
;         5385  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_27_bb.v
;         3475  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_65.bsf
;          377  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_65.qip
;         6784  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_65.v
;         5385  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_pll_65_bb.v
;         4436  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\rom_selector.v
;        16103  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\sdram_pll.v
;         2519  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\SEG7_LUT.v
;         2274  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\SEG7_LUT_8.v
;          196  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\sopc_add_qip_file.tcl
;            0  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\sopc_builder_log.txt
;         9598  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Stack_RAM.v
;      1116413  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\stp1.stp
;         4372  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\sys_pll.bsf
;          448  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\sys_pll.qip
;        17969  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\sys_pll.v
;        13522  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\sys_pll_bb.v
;         5037  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\VGA_Controller.v
;          474  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\VGA_Param.h
;        14954  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\vga_pll.v
;         8519  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\vga_time_generator.v
;         1790  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\vpg.h
;        12464  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\vpg.v
;         2921  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Write_Port0.v
;         2777  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Write_Port1.v
;         2779  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Write_Port_0.v
;         2779  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Write_Port_1.v
;           66  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\.sopc_builder\filters.xml
;        12389  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\.sopc_builder\install.ptf
;        22841  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\.sopc_builder\install2.ptf
;          625  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\.sopc_builder\preferences.xml
;          488  14:50.08 2014-02-19 Demonstration\DE4_530_D5M_DVI\altmemphy-library\auk_ddr_hp_controller.ocp
;          488  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\ddr2_high_performance_controller-library\auk_ddr_hp_controller.ocp
;          443  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\demo_batch\DE4_530_CAMERA.bat
;     20162954  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\demo_batch\DE4_530_D5M_DVI.sof
;          322  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\greybox_tmp\cbx_args.txt
;        18879  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Ssram_Control\command.v
;         7635  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Ssram_Control\control_interface.v
;         2728  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Ssram_Control\sdr_data_path.v
;         7324  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Ssram_Control\Sdram_FIFO.v
;         1542  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Ssram_Control\Sdram_Params.h
;        17400  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\Ssram_Control\Ssram_Control_4Port.v
;        16561  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb.v
;        16561  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb.v.tmp2
;        16561  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_1.v
;        16561  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_10.v
;        16561  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_11.v
;        16561  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_12.v
;        16561  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_2.v
;        16561  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_3.v
;        16561  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_4.v
;        16561  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_5.v
;        16561  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_6.v
;        16561  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_7.v
;        16561  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_8.v
;        16561  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_9.v
;        27056  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_full_mem_model.v
;        27397  14:53.36 2014-02-19 Demonstration\DE4_530_D5M_DVI\testbench\ddr2_mem_model.v
16e6550a7ab9abee07052fc3d69ef2ce *Usermanual\TRDB-D5M_Hardware specification_V0.2.pdf
b95015aa0c0d4dd577f531f09bca2eb0 *Usermanual\TRDB_D5M_UserGuide.pdf
5ff94cf457367867975fddf008a1cf8e *Demonstration\DE1_CAMERA\DE1_D5M.pin
aa138e71a5891f98a4945f91d6f706b1 *Demonstration\DE1_CAMERA\DE1_D5M.pof
1c67a2ccb416dc66aace2d609b1f5253 *Demonstration\DE1_CAMERA\DE1_D5M.qpf
32cdea4ba6eafe7a4644020db6dfaa1e *Demonstration\DE1_CAMERA\DE1_D5M.qsf
311a01421cb9f694b1a00539bca8efb8 *Demonstration\DE1_CAMERA\DE1_D5M.sdc
b95bde868ccd83ba4f86c0d7207a4dc2 *Demonstration\DE1_CAMERA\DE1_D5M.sof
261c80799ab4b3f71efb191fed251789 *Demonstration\DE1_CAMERA\DE1_D5M.v
994c619c9bbbc87f3570198089a55d94 *Demonstration\DE1_CAMERA\DE1_D5M_assignment_defaults.qdf
d41d8cd98f00b204e9800998ecf8427e *Demonstration\DE1_CAMERA\Line_Buffer.qip
d41d8cd98f00b204e9800998ecf8427e *Demonstration\DE1_CAMERA\Sdram_FIFO.qip
d41d8cd98f00b204e9800998ecf8427e *Demonstration\DE1_CAMERA\sdram_pll.qip
d9308c63947da325d2ea19118f227877 *Demonstration\DE1_CAMERA\demo batch\DE1_D5M.bat
b95bde868ccd83ba4f86c0d7207a4dc2 *Demonstration\DE1_CAMERA\demo batch\DE1_D5M.sof
f0f9ec7d8d3febd774023f78ff6bf7f9 *Demonstration\DE1_CAMERA\greybox_tmp\cbx_args.txt
bccb6d887eddb7a349a1e2fdcaa8a644 *Demonstration\DE1_CAMERA\Sdram_Control_4Port\command.v
9c8a4b00d93e3a0f788623003b80a269 *Demonstration\DE1_CAMERA\Sdram_Control_4Port\control_interface.v
009ffc6c2394c9b117fa3b22a267efa8 *Demonstration\DE1_CAMERA\Sdram_Control_4Port\sdr_data_path.v
b2efa94692a14c8891b87863f728e1c0 *Demonstration\DE1_CAMERA\Sdram_Control_4Port\Sdram_Control_4Port.v
1117becb47bf14dc4eb6cc632888bfd6 *Demonstration\DE1_CAMERA\Sdram_Control_4Port\Sdram_FIFO.qip
13ed38a7a3877f32d5f721cd6bf8ed4d *Demonstration\DE1_CAMERA\Sdram_Control_4Port\Sdram_FIFO.v
625599f965a889cf34497649a6d284d8 *Demonstration\DE1_CAMERA\Sdram_Control_4Port\Sdram_Params.h
438e757e03dd7713581ea6580c9b5878 *Demonstration\DE1_CAMERA\V\CCD_Capture.v
9b6ef93bab46842f407e2c4fb8a9f752 *Demonstration\DE1_CAMERA\V\I2C_CCD_Config.v
bd9a2508d66415c3e892cfc472a0fed1 *Demonstration\DE1_CAMERA\V\I2C_Controller.v
a1fa5d78afeadad431e625fefc9577ec *Demonstration\DE1_CAMERA\V\Line_Buffer.bsf
6ec26a632e73ddf66816c3e5231a2465 *Demonstration\DE1_CAMERA\V\Line_Buffer.v
916043fb220f477ec2dfcd889ec03760 *Demonstration\DE1_CAMERA\V\RAW2RGB.v
d9174901e84979ca39647b9ea7a50ed3 *Demonstration\DE1_CAMERA\V\Reset_Delay.v
1839eb168b74026240e119adbe8836fe *Demonstration\DE1_CAMERA\V\sdram_pll.bsf
b9d335bf9a0a9c8a07e8f13081ef914e *Demonstration\DE1_CAMERA\V\sdram_pll.ppf
63b141fee42fbb013f12a88784070804 *Demonstration\DE1_CAMERA\V\sdram_pll.qip
4d9f7135915d16225b855c4cff8c3877 *Demonstration\DE1_CAMERA\V\sdram_pll.v
fa139a070be4d6150ec8d673e10864e3 *Demonstration\DE1_CAMERA\V\sdram_pll_wave0.jpg
62494ad973a03d42c35ec74bc9584b09 *Demonstration\DE1_CAMERA\V\sdram_pll_waveforms.html
5cb77d22596ef97bedfe4796862e7afa *Demonstration\DE1_CAMERA\V\SEG7_LUT.v
c3af3391e775e69f59a543c83e456c67 *Demonstration\DE1_CAMERA\V\SEG7_LUT_8.v
52355a0036d810023a40fa7533cd27ed *Demonstration\DE1_CAMERA\V\VGA_Controller.v
b4f42ba795bd5b1786cd87ebe459a09b *Demonstration\DE1_CAMERA\V\VGA_Param.h
cde57a3e0a708685b4b8df8729cdd652 *Demonstration\DE2_115_CAMERA\DE2_115_CAMERA.pin
423750bea581f46846265f80943c837e *Demonstration\DE2_115_CAMERA\DE2_115_CAMERA.qpf
9357814e1d2c5a066b85b385eacbfed1 *Demonstration\DE2_115_CAMERA\DE2_115_CAMERA.qsf
f964d93d6bf4fa6991a205fb12ee35aa *Demonstration\DE2_115_CAMERA\DE2_115_CAMERA.sof
e3bc3ee85b9a6eb0feffadb9a22606f0 *Demonstration\DE2_115_CAMERA\DE2_115_CAMERA.v
f062f274276d2447e3c07d666afdac53 *Demonstration\DE2_115_CAMERA\DE2_115_CAMERA_assignment_defaults.qdf
3dbc2fe3d63b238d638eef04029f2283 *Demonstration\DE2_115_CAMERA\DE2_115_CAMERA_description.txt
3f344492fb91555a6d8aa7c9b6eb7ecd *Demonstration\DE2_115_CAMERA\DE2_115_D5M_VGA.sdc
869e4eed5b86d898c69dbe02d7a735fd *Demonstration\DE2_115_CAMERA\PLLJ_PLLSPE_INFO.txt
924c10d437e157aaf89f4b4441e2d265 *Demonstration\DE2_115_CAMERA\stp1.stp
f9528f05aca44b6ffb7f97972a85b0b0 *Demonstration\DE2_115_CAMERA\VGA_Param.h
0789ae81d2e655a3d87f110bdbce8f1b *Demonstration\DE2_115_CAMERA\demo_batch\DE2_115_D5M_VGA.bat
a838ccbc33bec6ef7fee20af5c853018 *Demonstration\DE2_115_CAMERA\demo_batch\DE2_115_D5M_VGA.sof
bccb6d887eddb7a349a1e2fdcaa8a644 *Demonstration\DE2_115_CAMERA\Sdram_Control\command.v
9c8a4b00d93e3a0f788623003b80a269 *Demonstration\DE2_115_CAMERA\Sdram_Control\control_interface.v
009ffc6c2394c9b117fa3b22a267efa8 *Demonstration\DE2_115_CAMERA\Sdram_Control\sdr_data_path.v
250b4516f580d1630eca497f5e79281e *Demonstration\DE2_115_CAMERA\Sdram_Control\Sdram_Control.v
f55f246d17f3eccc5ee2da8f978686a2 *Demonstration\DE2_115_CAMERA\Sdram_Control\Sdram_Params.h
b1ae2399ebd9489bffbec9b0042200ec *Demonstration\DE2_115_CAMERA\Sdram_Control\Sdram_RD_FIFO.qip
73e0749785f2e390a6c535dc5ff69f09 *Demonstration\DE2_115_CAMERA\Sdram_Control\Sdram_RD_FIFO.v
59f525ea6d2fc397bd2e768aa723ddf8 *Demonstration\DE2_115_CAMERA\Sdram_Control\Sdram_WR_FIFO.qip
c06e660aa3a3ccfd2129662c2d5d63cc *Demonstration\DE2_115_CAMERA\Sdram_Control\Sdram_WR_FIFO.v
8f81b26362fa9be736234b67f21ff5b2 *Demonstration\DE2_115_CAMERA\v\CCD_Capture.v
69be924582fbb4d77d1f6975da22125f *Demonstration\DE2_115_CAMERA\v\I2C_CCD_Config.v
b9cca12d4ea0750a5b240718dcea6437 *Demonstration\DE2_115_CAMERA\v\I2C_Controller.v
74af2411e3ba8d6d9ee7de3da3be858f *Demonstration\DE2_115_CAMERA\v\Line_Buffer.bsf
1ee335a22891bcbd5719faca3a8d3e10 *Demonstration\DE2_115_CAMERA\v\Line_Buffer.qip
341b2fb6aaf12f7230b83fe986ff9672 *Demonstration\DE2_115_CAMERA\v\Line_Buffer.v
2cf726993500a6a576376bd4ed27812d *Demonstration\DE2_115_CAMERA\v\Line_Buffer1.bsf
465da278d2f2e52423c6e1f775c36f8a *Demonstration\DE2_115_CAMERA\v\Line_Buffer1.qip
034d32af79e464f90b80d12eacdba53b *Demonstration\DE2_115_CAMERA\v\Line_Buffer1.v
330ee28377193805afe7f7a7d1e0953f *Demonstration\DE2_115_CAMERA\v\RAW2RGB.v
d50ff91d8d2ba983080e1652a80034e6 *Demonstration\DE2_115_CAMERA\v\Reset_Delay.v
bf4fe2097c24f29d47087cb12832b9c4 *Demonstration\DE2_115_CAMERA\v\sdram_pll.bsf
cd1fdbcc4fafe5d26c05c45802c4095e *Demonstration\DE2_115_CAMERA\v\sdram_pll.ppf
c9a102589fe3701dc86f7a73bc069c03 *Demonstration\DE2_115_CAMERA\v\sdram_pll.qip
4f4a3c7029d7f855b2c67ef0dbdb9f36 *Demonstration\DE2_115_CAMERA\v\sdram_pll.v
ce5be7114563af35068ddc7448296ce7 *Demonstration\DE2_115_CAMERA\v\sdram_pll_waveforms.html
5cb77d22596ef97bedfe4796862e7afa *Demonstration\DE2_115_CAMERA\v\SEG7_LUT.v
c3af3391e775e69f59a543c83e456c67 *Demonstration\DE2_115_CAMERA\v\SEG7_LUT_8.v
f5a927ff6d95e576fcdba1c78b81c15a *Demonstration\DE2_115_CAMERA\v\VGA_Controller.v
bec4566c688c1dab19edbd2dd7d98fc4 *Demonstration\DE2_115_CAMERA\v\vga_pll.bsf
f5609cbd8b1d3ba1c9b85e6110c15645 *Demonstration\DE2_115_CAMERA\v\vga_pll.ppf
452aec4b02a4ca96940d1f79856505ce *Demonstration\DE2_115_CAMERA\v\vga_pll_wave0.jpg
ee130807d7749c6ae7bde08cc1c5793a *Demonstration\DE2_115_CAMERA\v\vga_pll_waveforms.html
0e8b64a3dd4be59d68243d8fe28e1459 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\altpllpll.v
7d2ea8eaf39b47ff6250ada3eb1f1455 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\audio.v
aa7db48fd6193f17b1765b309f86cd3b *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\camera.v
a1430e89cfd187a035f61d716eaa0f44 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\clock_0.v
39063407757ded6a3e46cf4957ccc073 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\clock_1.v
687fce1ecd6aa56918af7d8faeeb55e2 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu.ocp
cdbcef0afab6c2ba892da3c9694d268e *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu.sdc
63b905a47e44fcb53fa338887ee1ed02 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu.v
9cb3b214cddb7755a6dee02cd751d6c8 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_bht_ram.mif
0c5abb652699363aa4587b0541db91d5 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_dc_tag_ram.mif
cacdd0162aba03236c9a0f29ae9e46f5 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_ext_trace_pll_module.v
77f9f10b50cfa55fa1edf29de7462ca4 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_ic_tag_ram.mif
240b1393f6eeddd928be927132ca4650 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_jtag_debug_module.v
8ce047d9b71ec590b0e6434e3011d5ec *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_jtag_debug_module_sysclk.v
2f8db11cc2357d049f44052fbd5c6d2d *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_jtag_debug_module_tck.v
06f3885cdfad95827a5f0b5283e89fe9 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_jtag_debug_module_wrapper.v
f8faca67534f4c30ddf167cc0aea820c *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_mult_cell.v
5113380aa81313b6ef8c3b22ccb43d94 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_oci_test_bench.v
25455d18534132f3764f205ac3079afe *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_ociram_default_contents.mif
37e6bb46f5930b58f608ad218371e525 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_rf_ram_a.mif
37e6bb46f5930b58f608ad218371e525 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_rf_ram_b.mif
e1556630dbdc34939f4b8d101398a87d *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\cpu_test_bench.v
c012f13503499b82addc30f8e93fc17e *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA.pin
882124dcdea1e2250ce1b26d029faf8b *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA.pof
d448e4e655fed3042a91f22682ea735a *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA.qpf
be89e7bc537d5d5ff75bdb5427872649 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA.qsf
5ffb8ad5ae26fce9f5c7ec35181540f9 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA.sdc
07b35a6904fb2cbdd74cd4827d4d964f *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA.sof
644338cb654bf035525ba0f7b7a518bb *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA.v
33a7f01519a421cfa7e57e44d740d19e *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_D5M_XVGA_assignment_defaults.qdf
672b96246e63f74cbabfd5c81467eb29 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.bsf
9cd590a182310e71f34fe401192911f2 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.html
4d85e963e2c87519cd025878c34afaaa *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.ptf
6d9464469c02afe3101f5bf488229634 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.ptf.8.0
6d9464469c02afe3101f5bf488229634 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.ptf.pre_generation_ptf
0ea6715a3a7f8a44a5da9746e5586607 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.qip
abad0c8f995bcb1d181ef3b141d806e2 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.sopc
3592b29e447acc5255896fe8f44e38f8 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.sopcinfo
ee6c629caf7b8eb7605be3636d8ebb27 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC.v
1f5d2764e3ecfc35dabcb96da0f578e8 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_clock_0.v
b58e560a25a85a2d5be5fd82659efd9d *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_generation_script
487a74e2fabc4370f1b19beee67bbd80 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_inst.v
d8fe3ea1a9688302d5f6308f11048ff4 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_log.txt
081f33f45b89df78010930906baa5ba1 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_setup_quartus.tcl
2e070c479be4a58ad28d31c6c527c41f *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\jtag_uart.v
e85c25e206c8f1338ad469eb60566a0f *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\lcd.v
d41d8cd98f00b204e9800998ecf8427e *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\Line_Buffer.qip
010908cb341bb56f6211676fbed80369 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\onchip_mem.hex
d18113cb7ce31bc52348bd249710f79f *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\onchip_mem.v
4c9a614a2a2275b69c167285062963a1 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\pio_led.v
3987f6eed0156cb1931fe2f98f5e3302 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\pll.v
d41d8cd98f00b204e9800998ecf8427e *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\Sdram_FIFO.qip
a0942eb8e73c5d556b7936b786c38888 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sdram_pll.bsf
63b141fee42fbb013f12a88784070804 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sdram_pll.qip
35cb24b128e31df375cfeb1ba62e2698 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sdram_pll.v
6a6ed5ca48ccadea8ae03b846a15640a *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sdram_pll_wave0.jpg
62494ad973a03d42c35ec74bc9584b09 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sdram_pll_waveforms.html
05a755f4d89d50103301c616a287570c *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sopc_add_qip_file.tcl
d41d8cd98f00b204e9800998ecf8427e *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sopc_builder_log.txt
a0bce64cf4583ef5b2eeb09a1f39514e *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\SOPC_Reset_Delay.v
497ed2b8f35bac88647e18d9f1179efa *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\sysid.v
fdfe19ca96095e11c3dc818fc93e8541 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\timer.v
4a3e5b842aba75dc2655b8a90b0d4123 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\timer_stamp.v
9ad841d9aba97335020a6104854fec24 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\uart.v
fd416d2c0aa272004d61c46adc7cca2f *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\undo_redo.txt
d41d8cd98f00b204e9800998ecf8427e *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\vga_pll.qip
d41d8cd98f00b204e9800998ecf8427e *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.lock
a7c2cec37da9aacec3c14a158cd634c9 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.log
e77ad89cbe32c2d793ebbf2c743574f4 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\version.ini
e0da0e16f458fce7702d5b4e2359f40c *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.cdt.core\.log
68b329da9893e34099c7d8ad5cb9c940 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.cdt.make.core\specs.c
68b329da9893e34099c7d8ad5cb9c940 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.cdt.make.core\specs.cpp
d423adc24a6f8490262929ea5b2e7c77 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.cdt.make.ui\dialog_settings.xml
eed2e96a5b3321613b2df785d5064b00 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.resources\.root\1.tree
9e688c58a5487b8eaf69c9e1005ad0bf *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\history.version
55a54008ad1ba589aa210d2629c1df41 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.version
679d9d19948200a0296e5e316f1a9d71 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.resources\.safetable\org.eclipse.core.resources
5e96691a8dceefbbe5152dc24b62477d *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.debug.core.prefs
350e742adf597d1d745ffdb08256f843 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.ui.prefs
c28e83af36f00a30ca9b0e8cc79faebe *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.core.resources.prefs
b79316b871d1a281d2361623477aad78 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.ide.prefs
2cd9d7195947b18fdfc3f454a5bcd03d *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.prefs
da9fb63f2de594eada9d9a9587b173a4 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.ui.ide\dialog_settings.xml
047992fdd779997b6c14432f4f9e1887 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.ui.workbench\dialog_settings.xml
1927b96d7421adbd43361d66e0e9751e *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.metadata\.plugins\org.eclipse.ui.workbench\workbench.xml
be9ae4a751d87cce1b0d93e48a449264 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.sopc_builder\filters.xml
c132628ecda75cfc51771a9843b30009 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.sopc_builder\install.ptf
5239695aeb3b8c4d5c359d512f79af4a *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.sopc_builder\install2.ptf
acbc23836304062324f827afb4e68ecd *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\.sopc_builder\preferences.xml
5d6abc26586478fbda08f9872d6299a2 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\atail-f.pl
d41d8cd98f00b204e9800998ecf8427e *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\dummy_file
21438ef4b9ad4fc266b6129a2f60de29 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\jtag_uart_input_mutex.dat
f97e165b41a3c5808efc174821a74e8c *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\jtag_uart_input_stream.dat
d41d8cd98f00b204e9800998ecf8427e *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\jtag_uart_output_stream.dat
21438ef4b9ad4fc266b6129a2f60de29 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\uart_input_data_mutex.dat
33cb0d55c2210441079e3a0a1d7f22a4 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\uart_input_data_stream.dat
d41d8cd98f00b204e9800998ecf8427e *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\DE2_70_SOPC_sim\uart_log_module.txt
f0f9ec7d8d3febd774023f78ff6bf7f9 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\greybox_tmp\cbx_args.txt
e014bca7df19e3a98d342ed98448af49 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\ip\TERASIC_CAMERA\CAMERA_IF.v
66f61263291c174cac6de2893b73b7b5 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\ip\TERASIC_CAMERA\CAMERA_IF_hw.tcl
d41d8cd98f00b204e9800998ecf8427e *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.lock
150c6cfb028b3ae710ca7edcad1f89cc *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.log
e77ad89cbe32c2d793ebbf2c743574f4 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\version.ini
9d5fc8c7f2e6bfbeeb565eae2f2c76a0 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\com.altera.nj.ui\dialog_settings.xml
114295a636364d0f261382112f8aaa65 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.core\.log
8de87c692fa02bd1f42fdcadaa2e19f7 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.core\altera.components.1191465304031.pdom
fa5bc6d7d8ad529f8bd5d754317c2bc0 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.core\camera.1190872727296.pdom
860d1024cc5a0afab692597584406a53 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.core\camera_syslib.1190872707687.pdom
d41d8cd98f00b204e9800998ecf8427e *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.make.core\.log
2489b141ac511eee1d61f1e4548454f6 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.make.core\camera.sc
bb38566099886e3a8eee52461d5f3c9a *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.make.core\camera_syslib.sc
68b329da9893e34099c7d8ad5cb9c940 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.make.core\specs.c
68b329da9893e34099c7d8ad5cb9c940 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.make.core\specs.cpp
d423adc24a6f8490262929ea5b2e7c77 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.make.ui\dialog_settings.xml
9a9532464db07fd5a72fc6406a4d2a55 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.cdt.ui\dialog_settings.xml
7ae3ae60bd1c6b65dc6fb4a399ec1a93 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\altera.components\.indexes\properties.index
4bc6e8851de1265b2980e6551913ef4b *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera\.indexes\history.index
f66bfe5949a53dc71eea73d4b0fcd7fc *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera\.indexes\properties.index
c2a283cf352cd68ab1920e8261e6e5e4 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera\.indexes\33\history.index
b1474254deb4114f719c8118a0bdc220 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera\.indexes\33\f7\history.index
7efb0e0c088ffc718e348d1160e6ca04 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera_syslib\.indexes\properties.index
21b47857d4f2cf7ecefccf0c880c3cbf *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera_syslib\.indexes\33\history.index
14438212ed61b822ba0b2dcbfc8368e8 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera_syslib\.indexes\33\14\history.index
84cd44c2bde032a3a83096500441f219 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.projects\camera_syslib\.indexes\33\f7\history.index
9dc53058b012a54f008f9f6063d27b3d *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.root\14.tree
9e688c58a5487b8eaf69c9e1005ad0bf *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\history.version
af396079596459a685a07607e6d9eaaf *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.index
55a54008ad1ba589aa210d2629c1df41 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.version
8afa96a57126c7372dce9d13055d96e8 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.resources\.safetable\org.eclipse.core.resources
490b376519d538d0ff8e9d12b9527f32 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.debug.core.prefs
c9f1b4a7482a62d0a498d3f072258431 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.managedbuilder.core.prefs
8391be910841c753ff5ff56792478494 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.ui.prefs
facb482a6c2dea2503f2f1a9336bd679 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.core.resources.prefs
39a2e19aa14fe5d5007783be00ae1691 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.editors.prefs
13a06282e62c09addc47dab3235964d2 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.ide.prefs
8698a1844ce9d6754f9c8b966ffb2877 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.prefs
ea161933113e12cf9d22722e6735e926 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.debug.core\.launches\camera Nios II HW configuration.launch
9224da8a518996b7e1bea70a5172c22f *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.debug.ui\dialog_settings.xml
2be47be5afcf96ddd672643ca5da4656 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.debug.ui\launchConfigurationHistory.xml
70b4f0cfa9afc1372a9ef8fd4170544a *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.ui.ide\dialog_settings.xml
047992fdd779997b6c14432f4f9e1887 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.ui.workbench\dialog_settings.xml
3b63d1f279b8f0736ca9caa44d84e502 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.ui.workbench\workbench.xml
e911a5f35d4a14a136cae14e84dcacd0 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\.metadata\.plugins\org.eclipse.ui.workbench.texteditor\dialog_settings.xml
b59118f198214aafb08f242c38f1b751 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\altera.components\.cdtproject
14d581312f62f74e6cffc652bf34cb32 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\altera.components\.project
f9315b10ba43363369f5116b4d8d34fc *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\altera.components\.settings\org.eclipse.cdt.core.prefs
ff48c86a746db21e1d4c7ffd020948a7 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\.cdtbuild
717a6d030f2a0f18802460ca449701a0 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\.cdtproject
fcbd0bd223788d5d6bbe1d6e3449e495 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\.project
765cfc162e75ead984e66f20093eb522 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\application.stf
e60506e625d82f5cfc919a042c793a63 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\CAMERA_HAL.h
cb2b5a45f2b9c0ee66795103520d6438 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\CAMERA_NIOS2_COMMAND.H
378483e88e760963527bc54f65f05dc8 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\debug.c
613d231cb34996ea5825d1c9e484ac15 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\debug.h
2e622741cbb341a4f13787035320fee1 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\function.c
3093ccc403d1929d457e4b0f98f5537d *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\function.h
557baadfab561965ea9369ea8d663f8e *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\JtagUart.c
1d418e1726df8a454fe2b2fc8ac27644 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\JtagUart.h
0be28c761a4bd08a0d8550d4ebe53763 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\LCD.c
db6fdaa8e46a435ad1a43ba7080c6d3c *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\LCD.h
b7e0ba822454d80ea4958e02fdb3caec *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\main.c
bcba158cd9a6a308f8e59a78d2240972 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\my_includes.h
291ac6669207cfa5cd136936451b9827 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\my_types.h
71af217e745b4fee7996eb6af9a90ad6 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\packet.c
fbbe6d5703461fe25910fa530aa94aa1 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\packet.h
0c090188b6a50df568e5e68e2ae08ebe *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\readme.txt
577c480cd0a46940906cfc4756ac0b25 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\Uart.c
d2740d7218763d13906a4a1c16c89f97 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\Uart.h
901e23dfbde83b060db41af2c9b8a1c5 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\.settings\org.eclipse.cdt.core.prefs
995d0a2178e083c253dbea7bd326af34 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera\.settings\org.eclipse.cdt.managedbuilder.core.prefs
5a03952a15792d6c38c59570ace4a2e5 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera_syslib\.cdtbuild
2477c44e4f79496575e567ad483ed53c *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera_syslib\.cdtproject
6e0e8def3a8ba08b77d4ca8c1efc3069 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera_syslib\.project
439c4a11f0d1cb3d529d3d28e89eb527 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera_syslib\readme.txt
bd001376c2801e2534d626a4c82a329a *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera_syslib\system.stf
901e23dfbde83b060db41af2c9b8a1c5 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera_syslib\.settings\org.eclipse.cdt.core.prefs
43e09dd02bcad5e97fa3f718ec7036ac *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\software\project_camera\camera_syslib\.settings\org.eclipse.cdt.managedbuilder.core.prefs
438e757e03dd7713581ea6580c9b5878 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\CCD_Capture.v
6b3450fbd849101312d0c3f73a2891d5 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\ccd_exposure_controller.v
54d261d89cf41bad371a32b35063993e *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\I2C_CCD_Config.v
b9cca12d4ea0750a5b240718dcea6437 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\I2C_Controller.v
8dd4b7f3d4853510dc50cf3f4ff54f46 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Line_Buffer.bsf
f7c924659cf7833c139a814e93f858a3 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Line_Buffer.v
30273ccf098f914cfcd4b9789e497172 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\RAW2RGB.v
9037357d72e619922bed67a1faabb1fa *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Reset_Delay.v
5cb77d22596ef97bedfe4796862e7afa *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\SEG7_LUT.v
c3af3391e775e69f59a543c83e456c67 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\SEG7_LUT_8.v
bd147f0b2f510acca9009ea676fcf8f1 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Stack_RAM.v
0cac7e7812bdbba374b38f1ad8290527 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\VGA_Controller.v
172caf8dc039fae4e840ba2a6f825dcd *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\VGA_Param.h
f853de653f885a9bc9636e332eb1f83a *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\vga_pll.bsf
f5609cbd8b1d3ba1c9b85e6110c15645 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\vga_pll.ppf
e27c166b4ba64c0dbd845b61302cd68f *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\vga_pll.qip
a66a999a3a00af2d8e891fb95c05c8a9 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\vga_pll.v
452aec4b02a4ca96940d1f79856505ce *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\vga_pll_wave0.jpg
ee130807d7749c6ae7bde08cc1c5793a *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\vga_pll_waveforms.html
70e02cb874033f0b5f31f510179fc6ef *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\command.v
95b25453ff08ea636cccab4ec0505fb0 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\control_interface.v
fa7478d7cec05e1100d3886327f828cd *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\sdr_data_path.v
89cfd9c05c4f0e2b55d2ea71edc85fbf *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\Sdram_Control_4Port.v
1117becb47bf14dc4eb6cc632888bfd6 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\Sdram_FIFO.qip
13ed38a7a3877f32d5f721cd6bf8ed4d *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\Sdram_FIFO.v
625599f965a889cf34497649a6d284d8 *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\Sdram_Params.h
32f32fbaec4869f92bfcc5a5774d9a0c *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\Sdram_PLL.bsf
69015f04324b71d11803603559a751dc *Demonstration\DE2_70_CAMERA\HW\DE2_70_CAMERA\v\Sdram_Control_4Port\Sdram_PLL.ppf
99e12cdcf660aa50625dbcafa9db32d4 *Demonstration\DE2_70_CAMERA\SW\DE2_70_CAMERA.elf
7a1dc6f2119a2938e686c2b0ecc838bf *Demonstration\DE2_70_CAMERA\SW\DE2_70_CAMERA.exe
fb17d7313ce9a2db4d41cb9541c4cc30 *Demonstration\DE2_70_CAMERA\SW\DE2_70_CAMERA.sof
7e10c79c84e9576e65f7df50c4a7380e *Demonstration\DE2_70_CAMERA\SW\nios_bashrc
b518adcab9ede28a6e209b1305af9444 *Demonstration\DE2_70_CAMERA\SW\NiosDownloadBatch.bat
f941ea808c769711c15c290f1703a9f9 *Demonstration\DE2_70_CAMERA\SW\TERASIC_DOWNLOAD.dll
3b165018ae94adacd17dbb4fa0b35023 *Demonstration\DE2_70_CAMERA\SW\TERASIC_JTAG.dll
6565fcd57bd09ee30bcc01215186f107 *Demonstration\DE2_70_CAMERA\SW\TERASIC_JTAG_DRIVE.dll
49be7317fb79dd150dcb6036fdc3b3c6 *Demonstration\DE2_CAMERA\DE2_D5M.pin
62fd9318114c7251309a0d31d2c8da1e *Demonstration\DE2_CAMERA\DE2_D5M.pof
01c80334c4cb997bc3f9c3910f917dc3 *Demonstration\DE2_CAMERA\DE2_D5M.qpf
4907b72f506a6385cff9ecea517dac82 *Demonstration\DE2_CAMERA\DE2_D5M.qsf
311a01421cb9f694b1a00539bca8efb8 *Demonstration\DE2_CAMERA\DE2_D5M.sdc
a163c4957988f5de862efceca8c2defe *Demonstration\DE2_CAMERA\DE2_D5M.sof
96c94bd2f29567a24b12071225c80479 *Demonstration\DE2_CAMERA\DE2_D5M.v
f250721b647d3e3c71f3738eed97bb8c *Demonstration\DE2_CAMERA\DE2_D5M_assignment_defaults.qdf
d41d8cd98f00b204e9800998ecf8427e *Demonstration\DE2_CAMERA\Line_Buffer.qip
d41d8cd98f00b204e9800998ecf8427e *Demonstration\DE2_CAMERA\Sdram_FIFO.qip
d41d8cd98f00b204e9800998ecf8427e *Demonstration\DE2_CAMERA\sdram_pll.qip
3f8c5704d786ce69f5c3978a8e9710da *Demonstration\DE2_CAMERA\demo batch\DE2_D5M.bat
a163c4957988f5de862efceca8c2defe *Demonstration\DE2_CAMERA\demo batch\DE2_D5M.sof
f0f9ec7d8d3febd774023f78ff6bf7f9 *Demonstration\DE2_CAMERA\greybox_tmp\cbx_args.txt
bccb6d887eddb7a349a1e2fdcaa8a644 *Demonstration\DE2_CAMERA\Sdram_Control_4Port\command.v
9c8a4b00d93e3a0f788623003b80a269 *Demonstration\DE2_CAMERA\Sdram_Control_4Port\control_interface.v
009ffc6c2394c9b117fa3b22a267efa8 *Demonstration\DE2_CAMERA\Sdram_Control_4Port\sdr_data_path.v
91b6e26e5c00152e39335a87d9c76be7 *Demonstration\DE2_CAMERA\Sdram_Control_4Port\Sdram_Control_4Port.v
1117becb47bf14dc4eb6cc632888bfd6 *Demonstration\DE2_CAMERA\Sdram_Control_4Port\Sdram_FIFO.qip
13ed38a7a3877f32d5f721cd6bf8ed4d *Demonstration\DE2_CAMERA\Sdram_Control_4Port\Sdram_FIFO.v
625599f965a889cf34497649a6d284d8 *Demonstration\DE2_CAMERA\Sdram_Control_4Port\Sdram_Params.h
438e757e03dd7713581ea6580c9b5878 *Demonstration\DE2_CAMERA\V\CCD_Capture.v
4b7b5586ff6c6df8eca13c0bc893d90b *Demonstration\DE2_CAMERA\V\I2C_CCD_Config.v
bd9a2508d66415c3e892cfc472a0fed1 *Demonstration\DE2_CAMERA\V\I2C_Controller.v
a1fa5d78afeadad431e625fefc9577ec *Demonstration\DE2_CAMERA\V\Line_Buffer.bsf
6ec26a632e73ddf66816c3e5231a2465 *Demonstration\DE2_CAMERA\V\Line_Buffer.v
916043fb220f477ec2dfcd889ec03760 *Demonstration\DE2_CAMERA\V\RAW2RGB.v
d9174901e84979ca39647b9ea7a50ed3 *Demonstration\DE2_CAMERA\V\Reset_Delay.v
1839eb168b74026240e119adbe8836fe *Demonstration\DE2_CAMERA\V\sdram_pll.bsf
b9d335bf9a0a9c8a07e8f13081ef914e *Demonstration\DE2_CAMERA\V\sdram_pll.ppf
63b141fee42fbb013f12a88784070804 *Demonstration\DE2_CAMERA\V\sdram_pll.qip
4d9f7135915d16225b855c4cff8c3877 *Demonstration\DE2_CAMERA\V\sdram_pll.v
fa139a070be4d6150ec8d673e10864e3 *Demonstration\DE2_CAMERA\V\sdram_pll_wave0.jpg
62494ad973a03d42c35ec74bc9584b09 *Demonstration\DE2_CAMERA\V\sdram_pll_waveforms.html
5cb77d22596ef97bedfe4796862e7afa *Demonstration\DE2_CAMERA\V\SEG7_LUT.v
c3af3391e775e69f59a543c83e456c67 *Demonstration\DE2_CAMERA\V\SEG7_LUT_8.v
3d3766c988800108b13b925264bc9fdf *Demonstration\DE2_CAMERA\V\VGA_Controller.v
b4f42ba795bd5b1786cd87ebe459a09b *Demonstration\DE2_CAMERA\V\VGA_Param.h
9d2c10e7bac5db3ec5848b606355183f *Demonstration\DE4_230_D5M_DVI\alt_ddrx_addr_cmd.v
00c6b25f2053b1552d4a483124a06ddd *Demonstration\DE4_230_D5M_DVI\alt_ddrx_afi_block.v
7c3b974dd6d5106cf91526dbeeff2dcc *Demonstration\DE4_230_D5M_DVI\alt_ddrx_avalon_if.v
7a54c147c1fe26be4dd690f92eaa77c4 *Demonstration\DE4_230_D5M_DVI\alt_ddrx_bank_tracking.v
5e7c0c7c09cc3009f5738ea0af7d7551 *Demonstration\DE4_230_D5M_DVI\alt_ddrx_clock_and_reset.v
6f6eafa1d45a1cad236ebf1f9b8ffc6b *Demonstration\DE4_230_D5M_DVI\alt_ddrx_cmd_queue.v
154a469e6be24787cef9226552eb4aba *Demonstration\DE4_230_D5M_DVI\alt_ddrx_controller.v
4aa853a44839c50e56ecffb00a323a0c *Demonstration\DE4_230_D5M_DVI\alt_ddrx_csr.v
6cac604ff40dc77a755f9015f142b662 *Demonstration\DE4_230_D5M_DVI\alt_ddrx_ddr2_odt_gen.v
f22498617b9f778a45b63b4861ce84d5 *Demonstration\DE4_230_D5M_DVI\alt_ddrx_ddr3_odt_gen.v
4ddefbdd51e589f5fbd4c11a0a50aef0 *Demonstration\DE4_230_D5M_DVI\alt_ddrx_decoder.v
65ce275b916dad158b5f38116972ce4d *Demonstration\DE4_230_D5M_DVI\alt_ddrx_decoder_40.v
3f9cf42c57da2934cdaa3454111c21f4 *Demonstration\DE4_230_D5M_DVI\alt_ddrx_decoder_72.v
8272585221430a46511374afcc1c95bd *Demonstration\DE4_230_D5M_DVI\alt_ddrx_ecc.v
b40b783baafe5a673a1a9f0df1ff8242 *Demonstration\DE4_230_D5M_DVI\alt_ddrx_encoder.v
82f867c9776ab6743899402adfcd3c78 *Demonstration\DE4_230_D5M_DVI\alt_ddrx_encoder_40.v
64429eea07a64f75f649cb6aa28dc33a *Demonstration\DE4_230_D5M_DVI\alt_ddrx_encoder_72.v
1c7c74a1c8aed52c85fc0e78b27d8165 *Demonstration\DE4_230_D5M_DVI\alt_ddrx_input_if.v
4e4c657d181ac38f4cd56804eb097a96 *Demonstration\DE4_230_D5M_DVI\alt_ddrx_odt_gen.v
ddcdacc1e40eaa7e289359ccc6ff86c8 *Demonstration\DE4_230_D5M_DVI\alt_ddrx_state_machine.v
bde3901797c3c90d1193a16a2c981b60 *Demonstration\DE4_230_D5M_DVI\alt_ddrx_timers.v
74b81a194324af746b272e39ce7824f2 *Demonstration\DE4_230_D5M_DVI\alt_ddrx_timers_fsm.v
7d29634d11cec24a40c00f47dad3d764 *Demonstration\DE4_230_D5M_DVI\alt_ddrx_wdata_fifo.v
90cadfafae6bfd59949a134c6b4712e4 *Demonstration\DE4_230_D5M_DVI\alt_mem_phy_defines.v
e634fc3d32f97bf71a15d66e884ac6cc *Demonstration\DE4_230_D5M_DVI\altera_avalon_half_rate_bridge.v
5823f7c92020154c195ddfe173cf115d *Demonstration\DE4_230_D5M_DVI\altera_avalon_half_rate_bridge_constraints.sdc
438e757e03dd7713581ea6580c9b5878 *Demonstration\DE4_230_D5M_DVI\CCD_Capture.v
1d484e993d1953185c17c4e2596efd62 *Demonstration\DE4_230_D5M_DVI\ddr2.html
8142035249c25795d78d85f08862f9c9 *Demonstration\DE4_230_D5M_DVI\ddr2.qip
c6dbb204b2ec1525924192b0cdbf8552 *Demonstration\DE4_230_D5M_DVI\ddr2.v
017cadee845d5019f2bc0f2f793fed68 *Demonstration\DE4_230_D5M_DVI\ddr2_advisor.ipa
a8508b0609b3fa824b2555972345be8d *Demonstration\DE4_230_D5M_DVI\ddr2_alt_ddrx_controller_wrapper.v
f2c81f4b1c8639d7abc8084a66cf64df *Demonstration\DE4_230_D5M_DVI\ddr2_controller_phy.v
247959833de98cb0a90220a2673e8775 *Demonstration\DE4_230_D5M_DVI\ddr2_ex_lfsr8.v
bf5339961d12fddb970f0f4e21ac650c *Demonstration\DE4_230_D5M_DVI\ddr2_example_driver.v
54eb1ba02871ba0334995b87f37f8db2 *Demonstration\DE4_230_D5M_DVI\ddr2_example_top.sdc
41698fe2709e70207e8a6a910531a91f *Demonstration\DE4_230_D5M_DVI\ddr2_example_top.v
41698fe2709e70207e8a6a910531a91f *Demonstration\DE4_230_D5M_DVI\ddr2_example_top.v.tmp2
41698fe2709e70207e8a6a910531a91f *Demonstration\DE4_230_D5M_DVI\ddr2_example_top_1.v
41698fe2709e70207e8a6a910531a91f *Demonstration\DE4_230_D5M_DVI\ddr2_example_top_10.v
41698fe2709e70207e8a6a910531a91f *Demonstration\DE4_230_D5M_DVI\ddr2_example_top_11.v
41698fe2709e70207e8a6a910531a91f *Demonstration\DE4_230_D5M_DVI\ddr2_example_top_12.v
41698fe2709e70207e8a6a910531a91f *Demonstration\DE4_230_D5M_DVI\ddr2_example_top_2.v
41698fe2709e70207e8a6a910531a91f *Demonstration\DE4_230_D5M_DVI\ddr2_example_top_3.v
41698fe2709e70207e8a6a910531a91f *Demonstration\DE4_230_D5M_DVI\ddr2_example_top_4.v
41698fe2709e70207e8a6a910531a91f *Demonstration\DE4_230_D5M_DVI\ddr2_example_top_5.v
41698fe2709e70207e8a6a910531a91f *Demonstration\DE4_230_D5M_DVI\ddr2_example_top_6.v
41698fe2709e70207e8a6a910531a91f *Demonstration\DE4_230_D5M_DVI\ddr2_example_top_7.v
41698fe2709e70207e8a6a910531a91f *Demonstration\DE4_230_D5M_DVI\ddr2_example_top_8.v
41698fe2709e70207e8a6a910531a91f *Demonstration\DE4_230_D5M_DVI\ddr2_example_top_9.v
4ad6cd20d376582dce13d6555938074a *Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.bsf
b049e8e93601def2ea6be71128ea420f *Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.html
71440c6c191d4de1b6a107b6a979cb08 *Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.ptf
e02ae559b7d136002daea55df5168a8a *Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.ptf.8.0
dd27c6539f0f60359eac92d6995f6cd9 *Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.ptf.pre_generation_ptf
67626a8e3d3572cbe546722533443327 *Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.qip
a9ab580372dfbd8b0207171c8f9a7b56 *Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.sopc
921511c87579a5b680593e530ccf9d1d *Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.sopcinfo
dfaa7303bf4904fc671768eeadcdc49e *Demonstration\DE4_230_D5M_DVI\ddr2_multi_port.v
7fb7277662912a6f5ae806fd9d30242a *Demonstration\DE4_230_D5M_DVI\ddr2_multi_port_burst_0.v
fdde7b064a648526b17b936d8e3dc9f5 *Demonstration\DE4_230_D5M_DVI\ddr2_multi_port_burst_1.v
8a3a063ac6e4b1e3f57ef87a579cc7f6 *Demonstration\DE4_230_D5M_DVI\ddr2_multi_port_burst_2.v
6c7484c201c5e91742a9b1c01f6ff3e4 *Demonstration\DE4_230_D5M_DVI\ddr2_multi_port_burst_3.v
e1ca2e1d7d272ca494b088cb8c485a09 *Demonstration\DE4_230_D5M_DVI\ddr2_multi_port_generation_script
bdad7a4fd748b228ff0988f8ea7a3181 *Demonstration\DE4_230_D5M_DVI\ddr2_multi_port_inst.v
d877dab6f43b8c2e3ad843100b2c61a7 *Demonstration\DE4_230_D5M_DVI\ddr2_multi_port_log.txt
b78dea02c0549d7b3508544cd97df388 *Demonstration\DE4_230_D5M_DVI\ddr2_phy.html
c7accc21135e41ffccd5398d7392a9eb *Demonstration\DE4_230_D5M_DVI\ddr2_phy.qip
6b73768d04409a37d1d5c6ae61da65f9 *Demonstration\DE4_230_D5M_DVI\ddr2_phy.v
6c68e97bec2e09accb2ce5ad25265724 *Demonstration\DE4_230_D5M_DVI\ddr2_phy_alt_mem_phy.v
21aa4035bad517389846c2531e2351a2 *Demonstration\DE4_230_D5M_DVI\ddr2_phy_alt_mem_phy_pll.bsf
ee529101d7acf2e496ac4f4aeb3e1371 *Demonstration\DE4_230_D5M_DVI\ddr2_phy_alt_mem_phy_pll.qip
5b9b882d69fa6b78a5c8e4e46d82f647 *Demonstration\DE4_230_D5M_DVI\ddr2_phy_alt_mem_phy_pll.v
a02f523a67260630433d310892866b49 *Demonstration\DE4_230_D5M_DVI\ddr2_phy_alt_mem_phy_seq.vhd
0473869230f031e10b537919a7691a53 *Demonstration\DE4_230_D5M_DVI\ddr2_phy_alt_mem_phy_seq_wrapper.v
41a9f13af870ae91776ebc6076a8acf3 *Demonstration\DE4_230_D5M_DVI\ddr2_phy_ddr_pins.tcl
736c5a0b9a0498518782a23ea6335518 *Demonstration\DE4_230_D5M_DVI\ddr2_phy_ddr_timing.sdc
9b394ff6835639c821026f2802b511f9 *Demonstration\DE4_230_D5M_DVI\ddr2_phy_ddr_timing.tcl
8b4305353a6a7c2c2128469b8c03eae3 *Demonstration\DE4_230_D5M_DVI\ddr2_phy_report_timing.tcl
e33c32f82c8049ecea9e943aad34394d *Demonstration\DE4_230_D5M_DVI\ddr2_phy_report_timing_core.tcl
f392b5833bb962aa32c45fa3b97fec68 *Demonstration\DE4_230_D5M_DVI\ddr2_pin_assignments.tcl
a5f693f3ca433f09f24898df852039fb *Demonstration\DE4_230_D5M_DVI\DDR2_SODIMM_Read_Port.v
fc249d783445a3a1045952f452c3718f *Demonstration\DE4_230_D5M_DVI\DDR2_SODIMM_Read_Port_hw.tcl
e15e59a489b6b6edaa704e1d092e8f01 *Demonstration\DE4_230_D5M_DVI\DDR2_SODIMM_Write_Port.v
7cbbacd050d8e6fa1c0a2b85b04360a1 *Demonstration\DE4_230_D5M_DVI\DDR2_SODIMM_Write_Port_hw.tcl
1f0fc62bb5126d2d4a1514a68b4d099e *Demonstration\DE4_230_D5M_DVI\DE4_230_CAMERA.qpf
a7194b783f7342c7e573244793f4f33c *Demonstration\DE4_230_D5M_DVI\DE4_230_CAMERA.sdc
ebc52306d02dd4aaf2e4048cc249cb1b *Demonstration\DE4_230_D5M_DVI\de4_230_camera.v
f5bbba47382d9186982a48a92399d911 *Demonstration\DE4_230_D5M_DVI\DE4_230_D5M_DVI.pin
24f29bc054b5daaacfdfa5ca7c1acb11 *Demonstration\DE4_230_D5M_DVI\DE4_230_D5M_DVI.qsf
eecf18c40cee3bf537ee759f542028f1 *Demonstration\DE4_230_D5M_DVI\DE4_230_D5M_DVI.sof
b61f3a3b164d5c78667a563907d804f9 *Demonstration\DE4_230_D5M_DVI\DE4_230_D5M_DVI.v
ac4306778f7af7318a6e351077b39172 *Demonstration\DE4_230_D5M_DVI\DE4_230_D5M_DVI_assignment_defaults.qdf
e673dad9731be60a5ac03a298486b073 *Demonstration\DE4_230_D5M_DVI\DE4_230_D5M_DVI_description.txt
d791482ca4168ab4a7072a3eb004ae83 *Demonstration\DE4_230_D5M_DVI\EXT_PLL_CTRL.v
89854dcca6e0df9d12fbef436a718db5 *Demonstration\DE4_230_D5M_DVI\gen_108.mif
872a2fb2e9a7df52d097b7186ba3d419 *Demonstration\DE4_230_D5M_DVI\gen_148.mif
eb8b828255ce84978d7068fab0b43efb *Demonstration\DE4_230_D5M_DVI\gen_162.mif
4a9c66de781e3591f4db0cf80d1b37db *Demonstration\DE4_230_D5M_DVI\gen_25.mif
d756b79ab9dd4c11f6da481e162df00b *Demonstration\DE4_230_D5M_DVI\gen_27.mif
36f970af1bb2de7be18ffb2043ccf97d *Demonstration\DE4_230_D5M_DVI\gen_65.mif
340c872a674bb70a4de183cc1644150c *Demonstration\DE4_230_D5M_DVI\gen_74.mif
0cda71879e769c2e9184c5c1af3f62e2 *Demonstration\DE4_230_D5M_DVI\gen_pll.mif
277dbd7c327e013508da182127d8a784 *Demonstration\DE4_230_D5M_DVI\gen_pll.v
67bcf4cca1315d12b7137247142ffe17 *Demonstration\DE4_230_D5M_DVI\i2c_ccd_config.v
b9cca12d4ea0750a5b240718dcea6437 *Demonstration\DE4_230_D5M_DVI\I2C_Controller.v
477e3f5eff9069350f608bd505693f37 *Demonstration\DE4_230_D5M_DVI\Line_Buffer.bsf
1ee335a22891bcbd5719faca3a8d3e10 *Demonstration\DE4_230_D5M_DVI\Line_Buffer.qip
8609c98053cd00036f0805418a81c7a5 *Demonstration\DE4_230_D5M_DVI\Line_Buffer.v
2cf726993500a6a576376bd4ed27812d *Demonstration\DE4_230_D5M_DVI\Line_Buffer1.bsf
465da278d2f2e52423c6e1f775c36f8a *Demonstration\DE4_230_D5M_DVI\Line_Buffer1.qip
da4c1e9967b55d74f1a115cd86308c31 *Demonstration\DE4_230_D5M_DVI\Line_Buffer1.v
6879b9ce2ce6888e4634af3401aec72c *Demonstration\DE4_230_D5M_DVI\pattern_gen.v
5ddd5d8eb3b03190083ce61b28fe5a28 *Demonstration\DE4_230_D5M_DVI\pll_reconfig.v
85d5ddc702e5e5e0be543592beb2bde2 *Demonstration\DE4_230_D5M_DVI\PLLJ_PLLSPE_INFO.txt
fd6a5f417bdb03206bc7e340134867dd *Demonstration\DE4_230_D5M_DVI\raw2rgb.v
2bf10d49d7c3b4a148a46a4710681bfd *Demonstration\DE4_230_D5M_DVI\Read_Port0.v
4309aaa8e78ced34fe159672d82ade0a *Demonstration\DE4_230_D5M_DVI\Read_Port1.v
2a716aa0007f534dea795d5605c19009 *Demonstration\DE4_230_D5M_DVI\Read_Port_0.v
0e0fa2b3e8db16712e92ba483fa4a37b *Demonstration\DE4_230_D5M_DVI\Read_Port_1.v
acdbd6861c67606c38da7457724918c9 *Demonstration\DE4_230_D5M_DVI\reset_delay.v
5829ec075b1b022214b6e0182b0a70c2 *Demonstration\DE4_230_D5M_DVI\rom_pll_108.bsf
157cf247b447144cb6ec63e0178c1058 *Demonstration\DE4_230_D5M_DVI\rom_pll_108.qip
7acf3fae9dbc3022c87024c4c8b8ee3a *Demonstration\DE4_230_D5M_DVI\rom_pll_108.v
8135270d57960d3165b61fc3b59b805a *Demonstration\DE4_230_D5M_DVI\rom_pll_108_bb.v
24bb0463489dff932165844980f71882 *Demonstration\DE4_230_D5M_DVI\rom_pll_148.bsf
5d8608842795b728f9c28a394ceee97b *Demonstration\DE4_230_D5M_DVI\rom_pll_148.qip
00c3f007ef1476456e117fd5dd1f09ca *Demonstration\DE4_230_D5M_DVI\rom_pll_148.v
7e0f62ef2e69a9e83abeff967ef4d16b *Demonstration\DE4_230_D5M_DVI\rom_pll_148_bb.v
9cf8d1d4f57844c6b7174c1e57008e04 *Demonstration\DE4_230_D5M_DVI\rom_pll_162.bsf
d2e0e37238abc59cbc0680ab2f696ca7 *Demonstration\DE4_230_D5M_DVI\rom_pll_162.qip
7ebe84db74750d944de6fdb3f62002cf *Demonstration\DE4_230_D5M_DVI\rom_pll_162.v
6ac0eea8ca2b02faa7826615fa5795bd *Demonstration\DE4_230_D5M_DVI\rom_pll_162_bb.v
bc4c2b8b923b44333fb2846708638329 *Demonstration\DE4_230_D5M_DVI\rom_pll_25.bsf
8ff5307a585329524c517a79547a68cc *Demonstration\DE4_230_D5M_DVI\rom_pll_25.qip
b2f23a8c7649c642c3ed011ea712a0b6 *Demonstration\DE4_230_D5M_DVI\rom_pll_25.v
164787eb9e276618b1c105b1098f7d45 *Demonstration\DE4_230_D5M_DVI\rom_pll_25_bb.v
c5bc8c1acadb4d5c087a874c504e1ce8 *Demonstration\DE4_230_D5M_DVI\rom_pll_27.bsf
5dc8d934630c54031109ec9148f6a1eb *Demonstration\DE4_230_D5M_DVI\rom_pll_27.qip
5b1109193c3dc9eb9f51940ddab3465a *Demonstration\DE4_230_D5M_DVI\rom_pll_27.v
3d3b918f21030eb197b045fa7ef44e54 *Demonstration\DE4_230_D5M_DVI\rom_pll_27_bb.v
79735ed495c9222d8c03a210ef610614 *Demonstration\DE4_230_D5M_DVI\rom_pll_65.bsf
455522c5facc661ce3e4a891af532f32 *Demonstration\DE4_230_D5M_DVI\rom_pll_65.qip
9afa29833e6015c63ffd93a7fe67aafe *Demonstration\DE4_230_D5M_DVI\rom_pll_65.v
424730c2f1915a7f08da7d374a774750 *Demonstration\DE4_230_D5M_DVI\rom_pll_65_bb.v
1432a42e83a3ab17c293df6380fc30ec *Demonstration\DE4_230_D5M_DVI\rom_selector.v
23ad77b6a3ea6bc400450423591cef79 *Demonstration\DE4_230_D5M_DVI\sdram_pll.v
5cb77d22596ef97bedfe4796862e7afa *Demonstration\DE4_230_D5M_DVI\SEG7_LUT.v
c3af3391e775e69f59a543c83e456c67 *Demonstration\DE4_230_D5M_DVI\SEG7_LUT_8.v
b1133a51ed0d0be4a3955ee2b4fe2998 *Demonstration\DE4_230_D5M_DVI\sopc_add_qip_file.tcl
d41d8cd98f00b204e9800998ecf8427e *Demonstration\DE4_230_D5M_DVI\sopc_builder_log.txt
6c4b420a9e196c147cd37129ffecee73 *Demonstration\DE4_230_D5M_DVI\Stack_RAM.v
91c069e07cb8750211f55b6c41757659 *Demonstration\DE4_230_D5M_DVI\stp1.stp
b1ef09c4ee5c2b74a9e6b7847955f477 *Demonstration\DE4_230_D5M_DVI\sys_pll.bsf
51517ef489d4bb6326902ded70ad233c *Demonstration\DE4_230_D5M_DVI\sys_pll.qip
3294257156fa700e1ca6b34d403db3f8 *Demonstration\DE4_230_D5M_DVI\sys_pll.v
eb0a92153f203bb7a0d90d17d4d8c265 *Demonstration\DE4_230_D5M_DVI\sys_pll_bb.v
3d3766c988800108b13b925264bc9fdf *Demonstration\DE4_230_D5M_DVI\VGA_Controller.v
95c4a5d43e4923016d0f90cfec27f2ac *Demonstration\DE4_230_D5M_DVI\VGA_Param.h
507b1c4ed34a979f565e6fbffbefef63 *Demonstration\DE4_230_D5M_DVI\vga_pll.v
07b0080128007436c9fa0e8763b8fd9a *Demonstration\DE4_230_D5M_DVI\vga_time_generator.v
bc42451d1a4c8c6bb747e4b18a8d5c02 *Demonstration\DE4_230_D5M_DVI\vpg.h
0f6901e155633296bb635bc0c327c09a *Demonstration\DE4_230_D5M_DVI\vpg.v
dc762cafb6f15e6d9d010d46d73ceaaa *Demonstration\DE4_230_D5M_DVI\Write_Port0.v
27636ba5dfeb4ac3553f75bb9424db25 *Demonstration\DE4_230_D5M_DVI\Write_Port1.v
cd22e0487f39c8bbd587bad9f97ee4c8 *Demonstration\DE4_230_D5M_DVI\Write_Port_0.v
9673d1e6040200425659ec1170395357 *Demonstration\DE4_230_D5M_DVI\Write_Port_1.v
be9ae4a751d87cce1b0d93e48a449264 *Demonstration\DE4_230_D5M_DVI\.sopc_builder\filters.xml
7f0ea6734980a60e796c7370cad7d0cf *Demonstration\DE4_230_D5M_DVI\.sopc_builder\install.ptf
0dd7c17e19cade5860523788fe87fb43 *Demonstration\DE4_230_D5M_DVI\.sopc_builder\install2.ptf
035098949698d59e39c26d44ad9db94d *Demonstration\DE4_230_D5M_DVI\.sopc_builder\preferences.xml
b20cafe6a3484094851c49a1aaec21b3 *Demonstration\DE4_230_D5M_DVI\altmemphy-library\auk_ddr_hp_controller.ocp
b20cafe6a3484094851c49a1aaec21b3 *Demonstration\DE4_230_D5M_DVI\ddr2_high_performance_controller-library\auk_ddr_hp_controller.ocp
1bb3f0f918348a436382bbef7fb7c768 *Demonstration\DE4_230_D5M_DVI\demo_batch\DE4_230_CAMERA.bat
9bbafc5703c8329ae100b6e6d37fa14c *Demonstration\DE4_230_D5M_DVI\demo_batch\DE4_230_CAMERA.sof
6d529e1acd8008f600222306be3f29bd *Demonstration\DE4_230_D5M_DVI\greybox_tmp\cbx_args.txt
c1aeebbbf0d35ce5e81279128980b3a1 *Demonstration\DE4_230_D5M_DVI\Ssram_Control\command.v
e89127da0b5a6989387ea52bd27e466a *Demonstration\DE4_230_D5M_DVI\Ssram_Control\control_interface.v
fa7478d7cec05e1100d3886327f828cd *Demonstration\DE4_230_D5M_DVI\Ssram_Control\sdr_data_path.v
f64438a94b7ef1fa127db1f309acc383 *Demonstration\DE4_230_D5M_DVI\Ssram_Control\Sdram_FIFO.v
625599f965a889cf34497649a6d284d8 *Demonstration\DE4_230_D5M_DVI\Ssram_Control\Sdram_Params.h
89cfd9c05c4f0e2b55d2ea71edc85fbf *Demonstration\DE4_230_D5M_DVI\Ssram_Control\Ssram_Control_4Port.v
e8a23383ae53afca2ece990141361de6 *Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb.v
e8a23383ae53afca2ece990141361de6 *Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb.v.tmp2
e8a23383ae53afca2ece990141361de6 *Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_1.v
e8a23383ae53afca2ece990141361de6 *Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_10.v
e8a23383ae53afca2ece990141361de6 *Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_11.v
e8a23383ae53afca2ece990141361de6 *Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_12.v
e8a23383ae53afca2ece990141361de6 *Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_2.v
e8a23383ae53afca2ece990141361de6 *Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_3.v
e8a23383ae53afca2ece990141361de6 *Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_4.v
e8a23383ae53afca2ece990141361de6 *Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_5.v
e8a23383ae53afca2ece990141361de6 *Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_6.v
e8a23383ae53afca2ece990141361de6 *Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_7.v
e8a23383ae53afca2ece990141361de6 *Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_8.v
e8a23383ae53afca2ece990141361de6 *Demonstration\DE4_230_D5M_DVI\testbench\ddr2_example_top_tb_9.v
a7293cf8ba44597457f68e18af51a832 *Demonstration\DE4_230_D5M_DVI\testbench\ddr2_full_mem_model.v
8543c8da5fc3656c5af0fa7427eb00bb *Demonstration\DE4_230_D5M_DVI\testbench\ddr2_mem_model.v
9d2c10e7bac5db3ec5848b606355183f *Demonstration\DE4_530_D5M_DVI\alt_ddrx_addr_cmd.v
00c6b25f2053b1552d4a483124a06ddd *Demonstration\DE4_530_D5M_DVI\alt_ddrx_afi_block.v
7c3b974dd6d5106cf91526dbeeff2dcc *Demonstration\DE4_530_D5M_DVI\alt_ddrx_avalon_if.v
7a54c147c1fe26be4dd690f92eaa77c4 *Demonstration\DE4_530_D5M_DVI\alt_ddrx_bank_tracking.v
5e7c0c7c09cc3009f5738ea0af7d7551 *Demonstration\DE4_530_D5M_DVI\alt_ddrx_clock_and_reset.v
6f6eafa1d45a1cad236ebf1f9b8ffc6b *Demonstration\DE4_530_D5M_DVI\alt_ddrx_cmd_queue.v
154a469e6be24787cef9226552eb4aba *Demonstration\DE4_530_D5M_DVI\alt_ddrx_controller.v
4aa853a44839c50e56ecffb00a323a0c *Demonstration\DE4_530_D5M_DVI\alt_ddrx_csr.v
6cac604ff40dc77a755f9015f142b662 *Demonstration\DE4_530_D5M_DVI\alt_ddrx_ddr2_odt_gen.v
f22498617b9f778a45b63b4861ce84d5 *Demonstration\DE4_530_D5M_DVI\alt_ddrx_ddr3_odt_gen.v
4ddefbdd51e589f5fbd4c11a0a50aef0 *Demonstration\DE4_530_D5M_DVI\alt_ddrx_decoder.v
65ce275b916dad158b5f38116972ce4d *Demonstration\DE4_530_D5M_DVI\alt_ddrx_decoder_40.v
3f9cf42c57da2934cdaa3454111c21f4 *Demonstration\DE4_530_D5M_DVI\alt_ddrx_decoder_72.v
8272585221430a46511374afcc1c95bd *Demonstration\DE4_530_D5M_DVI\alt_ddrx_ecc.v
b40b783baafe5a673a1a9f0df1ff8242 *Demonstration\DE4_530_D5M_DVI\alt_ddrx_encoder.v
82f867c9776ab6743899402adfcd3c78 *Demonstration\DE4_530_D5M_DVI\alt_ddrx_encoder_40.v
64429eea07a64f75f649cb6aa28dc33a *Demonstration\DE4_530_D5M_DVI\alt_ddrx_encoder_72.v
1c7c74a1c8aed52c85fc0e78b27d8165 *Demonstration\DE4_530_D5M_DVI\alt_ddrx_input_if.v
4e4c657d181ac38f4cd56804eb097a96 *Demonstration\DE4_530_D5M_DVI\alt_ddrx_odt_gen.v
ddcdacc1e40eaa7e289359ccc6ff86c8 *Demonstration\DE4_530_D5M_DVI\alt_ddrx_state_machine.v
bde3901797c3c90d1193a16a2c981b60 *Demonstration\DE4_530_D5M_DVI\alt_ddrx_timers.v
74b81a194324af746b272e39ce7824f2 *Demonstration\DE4_530_D5M_DVI\alt_ddrx_timers_fsm.v
7d29634d11cec24a40c00f47dad3d764 *Demonstration\DE4_530_D5M_DVI\alt_ddrx_wdata_fifo.v
90cadfafae6bfd59949a134c6b4712e4 *Demonstration\DE4_530_D5M_DVI\alt_mem_phy_defines.v
e634fc3d32f97bf71a15d66e884ac6cc *Demonstration\DE4_530_D5M_DVI\altera_avalon_half_rate_bridge.v
5823f7c92020154c195ddfe173cf115d *Demonstration\DE4_530_D5M_DVI\altera_avalon_half_rate_bridge_constraints.sdc
438e757e03dd7713581ea6580c9b5878 *Demonstration\DE4_530_D5M_DVI\CCD_Capture.v
1d484e993d1953185c17c4e2596efd62 *Demonstration\DE4_530_D5M_DVI\ddr2.html
8142035249c25795d78d85f08862f9c9 *Demonstration\DE4_530_D5M_DVI\ddr2.qip
c6dbb204b2ec1525924192b0cdbf8552 *Demonstration\DE4_530_D5M_DVI\ddr2.v
017cadee845d5019f2bc0f2f793fed68 *Demonstration\DE4_530_D5M_DVI\ddr2_advisor.ipa
a8508b0609b3fa824b2555972345be8d *Demonstration\DE4_530_D5M_DVI\ddr2_alt_ddrx_controller_wrapper.v
f2c81f4b1c8639d7abc8084a66cf64df *Demonstration\DE4_530_D5M_DVI\ddr2_controller_phy.v
247959833de98cb0a90220a2673e8775 *Demonstration\DE4_530_D5M_DVI\ddr2_ex_lfsr8.v
bf5339961d12fddb970f0f4e21ac650c *Demonstration\DE4_530_D5M_DVI\ddr2_example_driver.v
54eb1ba02871ba0334995b87f37f8db2 *Demonstration\DE4_530_D5M_DVI\ddr2_example_top.sdc
41698fe2709e70207e8a6a910531a91f *Demonstration\DE4_530_D5M_DVI\ddr2_example_top.v
41698fe2709e70207e8a6a910531a91f *Demonstration\DE4_530_D5M_DVI\ddr2_example_top.v.tmp2
41698fe2709e70207e8a6a910531a91f *Demonstration\DE4_530_D5M_DVI\ddr2_example_top_1.v
41698fe2709e70207e8a6a910531a91f *Demonstration\DE4_530_D5M_DVI\ddr2_example_top_10.v
41698fe2709e70207e8a6a910531a91f *Demonstration\DE4_530_D5M_DVI\ddr2_example_top_11.v
41698fe2709e70207e8a6a910531a91f *Demonstration\DE4_530_D5M_DVI\ddr2_example_top_12.v
41698fe2709e70207e8a6a910531a91f *Demonstration\DE4_530_D5M_DVI\ddr2_example_top_2.v
41698fe2709e70207e8a6a910531a91f *Demonstration\DE4_530_D5M_DVI\ddr2_example_top_3.v
41698fe2709e70207e8a6a910531a91f *Demonstration\DE4_530_D5M_DVI\ddr2_example_top_4.v
41698fe2709e70207e8a6a910531a91f *Demonstration\DE4_530_D5M_DVI\ddr2_example_top_5.v
41698fe2709e70207e8a6a910531a91f *Demonstration\DE4_530_D5M_DVI\ddr2_example_top_6.v
41698fe2709e70207e8a6a910531a91f *Demonstration\DE4_530_D5M_DVI\ddr2_example_top_7.v
41698fe2709e70207e8a6a910531a91f *Demonstration\DE4_530_D5M_DVI\ddr2_example_top_8.v
41698fe2709e70207e8a6a910531a91f *Demonstration\DE4_530_D5M_DVI\ddr2_example_top_9.v
4ad6cd20d376582dce13d6555938074a *Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.bsf
b049e8e93601def2ea6be71128ea420f *Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.html
71440c6c191d4de1b6a107b6a979cb08 *Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.ptf
e02ae559b7d136002daea55df5168a8a *Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.ptf.8.0
dd27c6539f0f60359eac92d6995f6cd9 *Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.ptf.pre_generation_ptf
67626a8e3d3572cbe546722533443327 *Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.qip
a9ab580372dfbd8b0207171c8f9a7b56 *Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.sopc
921511c87579a5b680593e530ccf9d1d *Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.sopcinfo
dfaa7303bf4904fc671768eeadcdc49e *Demonstration\DE4_530_D5M_DVI\ddr2_multi_port.v
7fb7277662912a6f5ae806fd9d30242a *Demonstration\DE4_530_D5M_DVI\ddr2_multi_port_burst_0.v
fdde7b064a648526b17b936d8e3dc9f5 *Demonstration\DE4_530_D5M_DVI\ddr2_multi_port_burst_1.v
8a3a063ac6e4b1e3f57ef87a579cc7f6 *Demonstration\DE4_530_D5M_DVI\ddr2_multi_port_burst_2.v
6c7484c201c5e91742a9b1c01f6ff3e4 *Demonstration\DE4_530_D5M_DVI\ddr2_multi_port_burst_3.v
e1ca2e1d7d272ca494b088cb8c485a09 *Demonstration\DE4_530_D5M_DVI\ddr2_multi_port_generation_script
bdad7a4fd748b228ff0988f8ea7a3181 *Demonstration\DE4_530_D5M_DVI\ddr2_multi_port_inst.v
d877dab6f43b8c2e3ad843100b2c61a7 *Demonstration\DE4_530_D5M_DVI\ddr2_multi_port_log.txt
b78dea02c0549d7b3508544cd97df388 *Demonstration\DE4_530_D5M_DVI\ddr2_phy.html
c7accc21135e41ffccd5398d7392a9eb *Demonstration\DE4_530_D5M_DVI\ddr2_phy.qip
6b73768d04409a37d1d5c6ae61da65f9 *Demonstration\DE4_530_D5M_DVI\ddr2_phy.v
6c68e97bec2e09accb2ce5ad25265724 *Demonstration\DE4_530_D5M_DVI\ddr2_phy_alt_mem_phy.v
21aa4035bad517389846c2531e2351a2 *Demonstration\DE4_530_D5M_DVI\ddr2_phy_alt_mem_phy_pll.bsf
ee529101d7acf2e496ac4f4aeb3e1371 *Demonstration\DE4_530_D5M_DVI\ddr2_phy_alt_mem_phy_pll.qip
5b9b882d69fa6b78a5c8e4e46d82f647 *Demonstration\DE4_530_D5M_DVI\ddr2_phy_alt_mem_phy_pll.v
a02f523a67260630433d310892866b49 *Demonstration\DE4_530_D5M_DVI\ddr2_phy_alt_mem_phy_seq.vhd
0473869230f031e10b537919a7691a53 *Demonstration\DE4_530_D5M_DVI\ddr2_phy_alt_mem_phy_seq_wrapper.v
41a9f13af870ae91776ebc6076a8acf3 *Demonstration\DE4_530_D5M_DVI\ddr2_phy_ddr_pins.tcl
736c5a0b9a0498518782a23ea6335518 *Demonstration\DE4_530_D5M_DVI\ddr2_phy_ddr_timing.sdc
9b394ff6835639c821026f2802b511f9 *Demonstration\DE4_530_D5M_DVI\ddr2_phy_ddr_timing.tcl
8b4305353a6a7c2c2128469b8c03eae3 *Demonstration\DE4_530_D5M_DVI\ddr2_phy_report_timing.tcl
e33c32f82c8049ecea9e943aad34394d *Demonstration\DE4_530_D5M_DVI\ddr2_phy_report_timing_core.tcl
f392b5833bb962aa32c45fa3b97fec68 *Demonstration\DE4_530_D5M_DVI\ddr2_pin_assignments.tcl
a5f693f3ca433f09f24898df852039fb *Demonstration\DE4_530_D5M_DVI\DDR2_SODIMM_Read_Port.v
fc249d783445a3a1045952f452c3718f *Demonstration\DE4_530_D5M_DVI\DDR2_SODIMM_Read_Port_hw.tcl
e15e59a489b6b6edaa704e1d092e8f01 *Demonstration\DE4_530_D5M_DVI\DDR2_SODIMM_Write_Port.v
7cbbacd050d8e6fa1c0a2b85b04360a1 *Demonstration\DE4_530_D5M_DVI\DDR2_SODIMM_Write_Port_hw.tcl
c02442ec72bf806434184b5834a9f3ac *Demonstration\DE4_530_D5M_DVI\DE4_530_CAMERA.qpf
a7194b783f7342c7e573244793f4f33c *Demonstration\DE4_530_D5M_DVI\DE4_530_CAMERA.sdc
ebc52306d02dd4aaf2e4048cc249cb1b *Demonstration\DE4_530_D5M_DVI\de4_530_camera.v
20223352a43b89d89ddbcdc46c5259d7 *Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.asm.rpt
4fb7737ca5cc4dcf55ad673d8d6197aa *Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.done
c79e275b3f08f7b1a587de34ee4c0e94 *Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.fit.rpt
bfc7e00b08dc28a26089752ac324863d *Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.fit.smsg
b99b3355a08b71c1fcb0f82b4e3d4e51 *Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.fit.summary
b5f2597f47caab17222291048bf636e2 *Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.flow.rpt
a9b91ac82d82f22de71585a514b83d98 *Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.jdi
b4ab5fccdc70fdcbc5cd0e2467fbf45c *Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.map.rpt
c5cade048b1eda395a0cbefcca5db81e *Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.map.smsg
0fd159d8eacc867220231d52cef0a8df *Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.map.summary
203b1b492189ea2b2778d9f006bca53e *Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.pin
3b15f278dfad6e1e580448f790f71713 *Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.qsf
52eb141020da35fa1b03bbfb9d001ea1 *Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.qws
9ce9b241553f2a3d82b0d31aeacb5188 *Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.sof
3dc07ac71483de6cd8a0ae6a16e6377a *Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.sta.rpt
efed39c6ea9f1c031ea5e5751e4c0544 *Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.sta.summary
673d9f96174ca1d38c47eab5f7de2bf4 *Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI.v
b61f3a3b164d5c78667a563907d804f9 *Demonstration\DE4_530_D5M_DVI\DE4_530_d5m_dvi.v.bak
ac4306778f7af7318a6e351077b39172 *Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI_assignment_defaults.qdf
e673dad9731be60a5ac03a298486b073 *Demonstration\DE4_530_D5M_DVI\DE4_530_D5M_DVI_description.txt
d791482ca4168ab4a7072a3eb004ae83 *Demonstration\DE4_530_D5M_DVI\EXT_PLL_CTRL.v
89854dcca6e0df9d12fbef436a718db5 *Demonstration\DE4_530_D5M_DVI\gen_108.mif
872a2fb2e9a7df52d097b7186ba3d419 *Demonstration\DE4_530_D5M_DVI\gen_148.mif
eb8b828255ce84978d7068fab0b43efb *Demonstration\DE4_530_D5M_DVI\gen_162.mif
4a9c66de781e3591f4db0cf80d1b37db *Demonstration\DE4_530_D5M_DVI\gen_25.mif
d756b79ab9dd4c11f6da481e162df00b *Demonstration\DE4_530_D5M_DVI\gen_27.mif
36f970af1bb2de7be18ffb2043ccf97d *Demonstration\DE4_530_D5M_DVI\gen_65.mif
340c872a674bb70a4de183cc1644150c *Demonstration\DE4_530_D5M_DVI\gen_74.mif
0cda71879e769c2e9184c5c1af3f62e2 *Demonstration\DE4_530_D5M_DVI\gen_pll.mif
277dbd7c327e013508da182127d8a784 *Demonstration\DE4_530_D5M_DVI\gen_pll.v
67bcf4cca1315d12b7137247142ffe17 *Demonstration\DE4_530_D5M_DVI\i2c_ccd_config.v
b9cca12d4ea0750a5b240718dcea6437 *Demonstration\DE4_530_D5M_DVI\I2C_Controller.v
477e3f5eff9069350f608bd505693f37 *Demonstration\DE4_530_D5M_DVI\Line_Buffer.bsf
1ee335a22891bcbd5719faca3a8d3e10 *Demonstration\DE4_530_D5M_DVI\Line_Buffer.qip
8609c98053cd00036f0805418a81c7a5 *Demonstration\DE4_530_D5M_DVI\Line_Buffer.v
2cf726993500a6a576376bd4ed27812d *Demonstration\DE4_530_D5M_DVI\Line_Buffer1.bsf
465da278d2f2e52423c6e1f775c36f8a *Demonstration\DE4_530_D5M_DVI\Line_Buffer1.qip
da4c1e9967b55d74f1a115cd86308c31 *Demonstration\DE4_530_D5M_DVI\Line_Buffer1.v
6879b9ce2ce6888e4634af3401aec72c *Demonstration\DE4_530_D5M_DVI\pattern_gen.v
5ddd5d8eb3b03190083ce61b28fe5a28 *Demonstration\DE4_530_D5M_DVI\pll_reconfig.v
85d5ddc702e5e5e0be543592beb2bde2 *Demonstration\DE4_530_D5M_DVI\PLLJ_PLLSPE_INFO.txt
fd6a5f417bdb03206bc7e340134867dd *Demonstration\DE4_530_D5M_DVI\raw2rgb.v
2bf10d49d7c3b4a148a46a4710681bfd *Demonstration\DE4_530_D5M_DVI\Read_Port0.v
4309aaa8e78ced34fe159672d82ade0a *Demonstration\DE4_530_D5M_DVI\Read_Port1.v
2a716aa0007f534dea795d5605c19009 *Demonstration\DE4_530_D5M_DVI\Read_Port_0.v
0e0fa2b3e8db16712e92ba483fa4a37b *Demonstration\DE4_530_D5M_DVI\Read_Port_1.v
acdbd6861c67606c38da7457724918c9 *Demonstration\DE4_530_D5M_DVI\reset_delay.v
5829ec075b1b022214b6e0182b0a70c2 *Demonstration\DE4_530_D5M_DVI\rom_pll_108.bsf
157cf247b447144cb6ec63e0178c1058 *Demonstration\DE4_530_D5M_DVI\rom_pll_108.qip
7acf3fae9dbc3022c87024c4c8b8ee3a *Demonstration\DE4_530_D5M_DVI\rom_pll_108.v
8135270d57960d3165b61fc3b59b805a *Demonstration\DE4_530_D5M_DVI\rom_pll_108_bb.v
24bb0463489dff932165844980f71882 *Demonstration\DE4_530_D5M_DVI\rom_pll_148.bsf
5d8608842795b728f9c28a394ceee97b *Demonstration\DE4_530_D5M_DVI\rom_pll_148.qip
00c3f007ef1476456e117fd5dd1f09ca *Demonstration\DE4_530_D5M_DVI\rom_pll_148.v
7e0f62ef2e69a9e83abeff967ef4d16b *Demonstration\DE4_530_D5M_DVI\rom_pll_148_bb.v
9cf8d1d4f57844c6b7174c1e57008e04 *Demonstration\DE4_530_D5M_DVI\rom_pll_162.bsf
d2e0e37238abc59cbc0680ab2f696ca7 *Demonstration\DE4_530_D5M_DVI\rom_pll_162.qip
7ebe84db74750d944de6fdb3f62002cf *Demonstration\DE4_530_D5M_DVI\rom_pll_162.v
6ac0eea8ca2b02faa7826615fa5795bd *Demonstration\DE4_530_D5M_DVI\rom_pll_162_bb.v
bc4c2b8b923b44333fb2846708638329 *Demonstration\DE4_530_D5M_DVI\rom_pll_25.bsf
8ff5307a585329524c517a79547a68cc *Demonstration\DE4_530_D5M_DVI\rom_pll_25.qip
b2f23a8c7649c642c3ed011ea712a0b6 *Demonstration\DE4_530_D5M_DVI\rom_pll_25.v
164787eb9e276618b1c105b1098f7d45 *Demonstration\DE4_530_D5M_DVI\rom_pll_25_bb.v
c5bc8c1acadb4d5c087a874c504e1ce8 *Demonstration\DE4_530_D5M_DVI\rom_pll_27.bsf
5dc8d934630c54031109ec9148f6a1eb *Demonstration\DE4_530_D5M_DVI\rom_pll_27.qip
5b1109193c3dc9eb9f51940ddab3465a *Demonstration\DE4_530_D5M_DVI\rom_pll_27.v
3d3b918f21030eb197b045fa7ef44e54 *Demonstration\DE4_530_D5M_DVI\rom_pll_27_bb.v
79735ed495c9222d8c03a210ef610614 *Demonstration\DE4_530_D5M_DVI\rom_pll_65.bsf
455522c5facc661ce3e4a891af532f32 *Demonstration\DE4_530_D5M_DVI\rom_pll_65.qip
9afa29833e6015c63ffd93a7fe67aafe *Demonstration\DE4_530_D5M_DVI\rom_pll_65.v
424730c2f1915a7f08da7d374a774750 *Demonstration\DE4_530_D5M_DVI\rom_pll_65_bb.v
1432a42e83a3ab17c293df6380fc30ec *Demonstration\DE4_530_D5M_DVI\rom_selector.v
23ad77b6a3ea6bc400450423591cef79 *Demonstration\DE4_530_D5M_DVI\sdram_pll.v
5cb77d22596ef97bedfe4796862e7afa *Demonstration\DE4_530_D5M_DVI\SEG7_LUT.v
c3af3391e775e69f59a543c83e456c67 *Demonstration\DE4_530_D5M_DVI\SEG7_LUT_8.v
b1133a51ed0d0be4a3955ee2b4fe2998 *Demonstration\DE4_530_D5M_DVI\sopc_add_qip_file.tcl
d41d8cd98f00b204e9800998ecf8427e *Demonstration\DE4_530_D5M_DVI\sopc_builder_log.txt
6c4b420a9e196c147cd37129ffecee73 *Demonstration\DE4_530_D5M_DVI\Stack_RAM.v
91c069e07cb8750211f55b6c41757659 *Demonstration\DE4_530_D5M_DVI\stp1.stp
b1ef09c4ee5c2b74a9e6b7847955f477 *Demonstration\DE4_530_D5M_DVI\sys_pll.bsf
51517ef489d4bb6326902ded70ad233c *Demonstration\DE4_530_D5M_DVI\sys_pll.qip
3294257156fa700e1ca6b34d403db3f8 *Demonstration\DE4_530_D5M_DVI\sys_pll.v
eb0a92153f203bb7a0d90d17d4d8c265 *Demonstration\DE4_530_D5M_DVI\sys_pll_bb.v
3d3766c988800108b13b925264bc9fdf *Demonstration\DE4_530_D5M_DVI\VGA_Controller.v
95c4a5d43e4923016d0f90cfec27f2ac *Demonstration\DE4_530_D5M_DVI\VGA_Param.h
507b1c4ed34a979f565e6fbffbefef63 *Demonstration\DE4_530_D5M_DVI\vga_pll.v
07b0080128007436c9fa0e8763b8fd9a *Demonstration\DE4_530_D5M_DVI\vga_time_generator.v
bc42451d1a4c8c6bb747e4b18a8d5c02 *Demonstration\DE4_530_D5M_DVI\vpg.h
0f6901e155633296bb635bc0c327c09a *Demonstration\DE4_530_D5M_DVI\vpg.v
dc762cafb6f15e6d9d010d46d73ceaaa *Demonstration\DE4_530_D5M_DVI\Write_Port0.v
27636ba5dfeb4ac3553f75bb9424db25 *Demonstration\DE4_530_D5M_DVI\Write_Port1.v
cd22e0487f39c8bbd587bad9f97ee4c8 *Demonstration\DE4_530_D5M_DVI\Write_Port_0.v
9673d1e6040200425659ec1170395357 *Demonstration\DE4_530_D5M_DVI\Write_Port_1.v
be9ae4a751d87cce1b0d93e48a449264 *Demonstration\DE4_530_D5M_DVI\.sopc_builder\filters.xml
7f0ea6734980a60e796c7370cad7d0cf *Demonstration\DE4_530_D5M_DVI\.sopc_builder\install.ptf
0dd7c17e19cade5860523788fe87fb43 *Demonstration\DE4_530_D5M_DVI\.sopc_builder\install2.ptf
035098949698d59e39c26d44ad9db94d *Demonstration\DE4_530_D5M_DVI\.sopc_builder\preferences.xml
b20cafe6a3484094851c49a1aaec21b3 *Demonstration\DE4_530_D5M_DVI\altmemphy-library\auk_ddr_hp_controller.ocp
b20cafe6a3484094851c49a1aaec21b3 *Demonstration\DE4_530_D5M_DVI\ddr2_high_performance_controller-library\auk_ddr_hp_controller.ocp
a5cc28a0cb25f0f705861e3f81be4cf3 *Demonstration\DE4_530_D5M_DVI\demo_batch\DE4_530_CAMERA.bat
9ce9b241553f2a3d82b0d31aeacb5188 *Demonstration\DE4_530_D5M_DVI\demo_batch\DE4_530_D5M_DVI.sof
6d529e1acd8008f600222306be3f29bd *Demonstration\DE4_530_D5M_DVI\greybox_tmp\cbx_args.txt
c1aeebbbf0d35ce5e81279128980b3a1 *Demonstration\DE4_530_D5M_DVI\Ssram_Control\command.v
e89127da0b5a6989387ea52bd27e466a *Demonstration\DE4_530_D5M_DVI\Ssram_Control\control_interface.v
fa7478d7cec05e1100d3886327f828cd *Demonstration\DE4_530_D5M_DVI\Ssram_Control\sdr_data_path.v
f64438a94b7ef1fa127db1f309acc383 *Demonstration\DE4_530_D5M_DVI\Ssram_Control\Sdram_FIFO.v
625599f965a889cf34497649a6d284d8 *Demonstration\DE4_530_D5M_DVI\Ssram_Control\Sdram_Params.h
89cfd9c05c4f0e2b55d2ea71edc85fbf *Demonstration\DE4_530_D5M_DVI\Ssram_Control\Ssram_Control_4Port.v
e8a23383ae53afca2ece990141361de6 *Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb.v
e8a23383ae53afca2ece990141361de6 *Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb.v.tmp2
e8a23383ae53afca2ece990141361de6 *Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_1.v
e8a23383ae53afca2ece990141361de6 *Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_10.v
e8a23383ae53afca2ece990141361de6 *Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_11.v
e8a23383ae53afca2ece990141361de6 *Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_12.v
e8a23383ae53afca2ece990141361de6 *Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_2.v
e8a23383ae53afca2ece990141361de6 *Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_3.v
e8a23383ae53afca2ece990141361de6 *Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_4.v
e8a23383ae53afca2ece990141361de6 *Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_5.v
e8a23383ae53afca2ece990141361de6 *Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_6.v
e8a23383ae53afca2ece990141361de6 *Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_7.v
e8a23383ae53afca2ece990141361de6 *Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_8.v
e8a23383ae53afca2ece990141361de6 *Demonstration\DE4_530_D5M_DVI\testbench\ddr2_example_top_tb_9.v
a7293cf8ba44597457f68e18af51a832 *Demonstration\DE4_530_D5M_DVI\testbench\ddr2_full_mem_model.v
8543c8da5fc3656c5af0fa7427eb00bb *Demonstration\DE4_530_D5M_DVI\testbench\ddr2_mem_model.v
