
SMART_WATCH_PROJECT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005328  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000199c  080053e8  080053e8  000153e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006d84  08006d84  000200d4  2**0
                  CONTENTS
  4 .ARM          00000008  08006d84  08006d84  00016d84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006d8c  08006d8c  000200d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006d8c  08006d8c  00016d8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006d90  08006d90  00016d90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d4  20000000  08006d94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000538  200000d4  08006e68  000200d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000060c  08006e68  0002060c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c439  00000000  00000000  000200fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000226e  00000000  00000000  0002c535  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c00  00000000  00000000  0002e7a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ae8  00000000  00000000  0002f3a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014c20  00000000  00000000  0002fe90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f60e  00000000  00000000  00044ab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007dc94  00000000  00000000  000540be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d1d52  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e7c  00000000  00000000  000d1da4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200000d4 	.word	0x200000d4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080053d0 	.word	0x080053d0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200000d8 	.word	0x200000d8
 8000104:	080053d0 	.word	0x080053d0

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	; 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	; 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			; (mov r8, r8)

08000408 <__aeabi_uldivmod>:
 8000408:	2b00      	cmp	r3, #0
 800040a:	d111      	bne.n	8000430 <__aeabi_uldivmod+0x28>
 800040c:	2a00      	cmp	r2, #0
 800040e:	d10f      	bne.n	8000430 <__aeabi_uldivmod+0x28>
 8000410:	2900      	cmp	r1, #0
 8000412:	d100      	bne.n	8000416 <__aeabi_uldivmod+0xe>
 8000414:	2800      	cmp	r0, #0
 8000416:	d002      	beq.n	800041e <__aeabi_uldivmod+0x16>
 8000418:	2100      	movs	r1, #0
 800041a:	43c9      	mvns	r1, r1
 800041c:	0008      	movs	r0, r1
 800041e:	b407      	push	{r0, r1, r2}
 8000420:	4802      	ldr	r0, [pc, #8]	; (800042c <__aeabi_uldivmod+0x24>)
 8000422:	a102      	add	r1, pc, #8	; (adr r1, 800042c <__aeabi_uldivmod+0x24>)
 8000424:	1840      	adds	r0, r0, r1
 8000426:	9002      	str	r0, [sp, #8]
 8000428:	bd03      	pop	{r0, r1, pc}
 800042a:	46c0      	nop			; (mov r8, r8)
 800042c:	ffffffd9 	.word	0xffffffd9
 8000430:	b403      	push	{r0, r1}
 8000432:	4668      	mov	r0, sp
 8000434:	b501      	push	{r0, lr}
 8000436:	9802      	ldr	r0, [sp, #8]
 8000438:	f000 f834 	bl	80004a4 <__udivmoddi4>
 800043c:	9b01      	ldr	r3, [sp, #4]
 800043e:	469e      	mov	lr, r3
 8000440:	b002      	add	sp, #8
 8000442:	bc0c      	pop	{r2, r3}
 8000444:	4770      	bx	lr
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__aeabi_lmul>:
 8000448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800044a:	46ce      	mov	lr, r9
 800044c:	4647      	mov	r7, r8
 800044e:	b580      	push	{r7, lr}
 8000450:	0007      	movs	r7, r0
 8000452:	4699      	mov	r9, r3
 8000454:	0c3b      	lsrs	r3, r7, #16
 8000456:	469c      	mov	ip, r3
 8000458:	0413      	lsls	r3, r2, #16
 800045a:	0c1b      	lsrs	r3, r3, #16
 800045c:	001d      	movs	r5, r3
 800045e:	000e      	movs	r6, r1
 8000460:	4661      	mov	r1, ip
 8000462:	0400      	lsls	r0, r0, #16
 8000464:	0c14      	lsrs	r4, r2, #16
 8000466:	0c00      	lsrs	r0, r0, #16
 8000468:	4345      	muls	r5, r0
 800046a:	434b      	muls	r3, r1
 800046c:	4360      	muls	r0, r4
 800046e:	4361      	muls	r1, r4
 8000470:	18c0      	adds	r0, r0, r3
 8000472:	0c2c      	lsrs	r4, r5, #16
 8000474:	1820      	adds	r0, r4, r0
 8000476:	468c      	mov	ip, r1
 8000478:	4283      	cmp	r3, r0
 800047a:	d903      	bls.n	8000484 <__aeabi_lmul+0x3c>
 800047c:	2380      	movs	r3, #128	; 0x80
 800047e:	025b      	lsls	r3, r3, #9
 8000480:	4698      	mov	r8, r3
 8000482:	44c4      	add	ip, r8
 8000484:	4649      	mov	r1, r9
 8000486:	4379      	muls	r1, r7
 8000488:	4372      	muls	r2, r6
 800048a:	0c03      	lsrs	r3, r0, #16
 800048c:	4463      	add	r3, ip
 800048e:	042d      	lsls	r5, r5, #16
 8000490:	0c2d      	lsrs	r5, r5, #16
 8000492:	18c9      	adds	r1, r1, r3
 8000494:	0400      	lsls	r0, r0, #16
 8000496:	1940      	adds	r0, r0, r5
 8000498:	1889      	adds	r1, r1, r2
 800049a:	bcc0      	pop	{r6, r7}
 800049c:	46b9      	mov	r9, r7
 800049e:	46b0      	mov	r8, r6
 80004a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__udivmoddi4>:
 80004a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004a6:	4657      	mov	r7, sl
 80004a8:	464e      	mov	r6, r9
 80004aa:	4645      	mov	r5, r8
 80004ac:	46de      	mov	lr, fp
 80004ae:	b5e0      	push	{r5, r6, r7, lr}
 80004b0:	0004      	movs	r4, r0
 80004b2:	000d      	movs	r5, r1
 80004b4:	4692      	mov	sl, r2
 80004b6:	4699      	mov	r9, r3
 80004b8:	b083      	sub	sp, #12
 80004ba:	428b      	cmp	r3, r1
 80004bc:	d830      	bhi.n	8000520 <__udivmoddi4+0x7c>
 80004be:	d02d      	beq.n	800051c <__udivmoddi4+0x78>
 80004c0:	4649      	mov	r1, r9
 80004c2:	4650      	mov	r0, sl
 80004c4:	f000 f8ba 	bl	800063c <__clzdi2>
 80004c8:	0029      	movs	r1, r5
 80004ca:	0006      	movs	r6, r0
 80004cc:	0020      	movs	r0, r4
 80004ce:	f000 f8b5 	bl	800063c <__clzdi2>
 80004d2:	1a33      	subs	r3, r6, r0
 80004d4:	4698      	mov	r8, r3
 80004d6:	3b20      	subs	r3, #32
 80004d8:	469b      	mov	fp, r3
 80004da:	d433      	bmi.n	8000544 <__udivmoddi4+0xa0>
 80004dc:	465a      	mov	r2, fp
 80004de:	4653      	mov	r3, sl
 80004e0:	4093      	lsls	r3, r2
 80004e2:	4642      	mov	r2, r8
 80004e4:	001f      	movs	r7, r3
 80004e6:	4653      	mov	r3, sl
 80004e8:	4093      	lsls	r3, r2
 80004ea:	001e      	movs	r6, r3
 80004ec:	42af      	cmp	r7, r5
 80004ee:	d83a      	bhi.n	8000566 <__udivmoddi4+0xc2>
 80004f0:	42af      	cmp	r7, r5
 80004f2:	d100      	bne.n	80004f6 <__udivmoddi4+0x52>
 80004f4:	e078      	b.n	80005e8 <__udivmoddi4+0x144>
 80004f6:	465b      	mov	r3, fp
 80004f8:	1ba4      	subs	r4, r4, r6
 80004fa:	41bd      	sbcs	r5, r7
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	da00      	bge.n	8000502 <__udivmoddi4+0x5e>
 8000500:	e075      	b.n	80005ee <__udivmoddi4+0x14a>
 8000502:	2200      	movs	r2, #0
 8000504:	2300      	movs	r3, #0
 8000506:	9200      	str	r2, [sp, #0]
 8000508:	9301      	str	r3, [sp, #4]
 800050a:	2301      	movs	r3, #1
 800050c:	465a      	mov	r2, fp
 800050e:	4093      	lsls	r3, r2
 8000510:	9301      	str	r3, [sp, #4]
 8000512:	2301      	movs	r3, #1
 8000514:	4642      	mov	r2, r8
 8000516:	4093      	lsls	r3, r2
 8000518:	9300      	str	r3, [sp, #0]
 800051a:	e028      	b.n	800056e <__udivmoddi4+0xca>
 800051c:	4282      	cmp	r2, r0
 800051e:	d9cf      	bls.n	80004c0 <__udivmoddi4+0x1c>
 8000520:	2200      	movs	r2, #0
 8000522:	2300      	movs	r3, #0
 8000524:	9200      	str	r2, [sp, #0]
 8000526:	9301      	str	r3, [sp, #4]
 8000528:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800052a:	2b00      	cmp	r3, #0
 800052c:	d001      	beq.n	8000532 <__udivmoddi4+0x8e>
 800052e:	601c      	str	r4, [r3, #0]
 8000530:	605d      	str	r5, [r3, #4]
 8000532:	9800      	ldr	r0, [sp, #0]
 8000534:	9901      	ldr	r1, [sp, #4]
 8000536:	b003      	add	sp, #12
 8000538:	bcf0      	pop	{r4, r5, r6, r7}
 800053a:	46bb      	mov	fp, r7
 800053c:	46b2      	mov	sl, r6
 800053e:	46a9      	mov	r9, r5
 8000540:	46a0      	mov	r8, r4
 8000542:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000544:	4642      	mov	r2, r8
 8000546:	2320      	movs	r3, #32
 8000548:	1a9b      	subs	r3, r3, r2
 800054a:	4652      	mov	r2, sl
 800054c:	40da      	lsrs	r2, r3
 800054e:	4641      	mov	r1, r8
 8000550:	0013      	movs	r3, r2
 8000552:	464a      	mov	r2, r9
 8000554:	408a      	lsls	r2, r1
 8000556:	0017      	movs	r7, r2
 8000558:	4642      	mov	r2, r8
 800055a:	431f      	orrs	r7, r3
 800055c:	4653      	mov	r3, sl
 800055e:	4093      	lsls	r3, r2
 8000560:	001e      	movs	r6, r3
 8000562:	42af      	cmp	r7, r5
 8000564:	d9c4      	bls.n	80004f0 <__udivmoddi4+0x4c>
 8000566:	2200      	movs	r2, #0
 8000568:	2300      	movs	r3, #0
 800056a:	9200      	str	r2, [sp, #0]
 800056c:	9301      	str	r3, [sp, #4]
 800056e:	4643      	mov	r3, r8
 8000570:	2b00      	cmp	r3, #0
 8000572:	d0d9      	beq.n	8000528 <__udivmoddi4+0x84>
 8000574:	07fb      	lsls	r3, r7, #31
 8000576:	0872      	lsrs	r2, r6, #1
 8000578:	431a      	orrs	r2, r3
 800057a:	4646      	mov	r6, r8
 800057c:	087b      	lsrs	r3, r7, #1
 800057e:	e00e      	b.n	800059e <__udivmoddi4+0xfa>
 8000580:	42ab      	cmp	r3, r5
 8000582:	d101      	bne.n	8000588 <__udivmoddi4+0xe4>
 8000584:	42a2      	cmp	r2, r4
 8000586:	d80c      	bhi.n	80005a2 <__udivmoddi4+0xfe>
 8000588:	1aa4      	subs	r4, r4, r2
 800058a:	419d      	sbcs	r5, r3
 800058c:	2001      	movs	r0, #1
 800058e:	1924      	adds	r4, r4, r4
 8000590:	416d      	adcs	r5, r5
 8000592:	2100      	movs	r1, #0
 8000594:	3e01      	subs	r6, #1
 8000596:	1824      	adds	r4, r4, r0
 8000598:	414d      	adcs	r5, r1
 800059a:	2e00      	cmp	r6, #0
 800059c:	d006      	beq.n	80005ac <__udivmoddi4+0x108>
 800059e:	42ab      	cmp	r3, r5
 80005a0:	d9ee      	bls.n	8000580 <__udivmoddi4+0xdc>
 80005a2:	3e01      	subs	r6, #1
 80005a4:	1924      	adds	r4, r4, r4
 80005a6:	416d      	adcs	r5, r5
 80005a8:	2e00      	cmp	r6, #0
 80005aa:	d1f8      	bne.n	800059e <__udivmoddi4+0xfa>
 80005ac:	9800      	ldr	r0, [sp, #0]
 80005ae:	9901      	ldr	r1, [sp, #4]
 80005b0:	465b      	mov	r3, fp
 80005b2:	1900      	adds	r0, r0, r4
 80005b4:	4169      	adcs	r1, r5
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	db24      	blt.n	8000604 <__udivmoddi4+0x160>
 80005ba:	002b      	movs	r3, r5
 80005bc:	465a      	mov	r2, fp
 80005be:	4644      	mov	r4, r8
 80005c0:	40d3      	lsrs	r3, r2
 80005c2:	002a      	movs	r2, r5
 80005c4:	40e2      	lsrs	r2, r4
 80005c6:	001c      	movs	r4, r3
 80005c8:	465b      	mov	r3, fp
 80005ca:	0015      	movs	r5, r2
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	db2a      	blt.n	8000626 <__udivmoddi4+0x182>
 80005d0:	0026      	movs	r6, r4
 80005d2:	409e      	lsls	r6, r3
 80005d4:	0033      	movs	r3, r6
 80005d6:	0026      	movs	r6, r4
 80005d8:	4647      	mov	r7, r8
 80005da:	40be      	lsls	r6, r7
 80005dc:	0032      	movs	r2, r6
 80005de:	1a80      	subs	r0, r0, r2
 80005e0:	4199      	sbcs	r1, r3
 80005e2:	9000      	str	r0, [sp, #0]
 80005e4:	9101      	str	r1, [sp, #4]
 80005e6:	e79f      	b.n	8000528 <__udivmoddi4+0x84>
 80005e8:	42a3      	cmp	r3, r4
 80005ea:	d8bc      	bhi.n	8000566 <__udivmoddi4+0xc2>
 80005ec:	e783      	b.n	80004f6 <__udivmoddi4+0x52>
 80005ee:	4642      	mov	r2, r8
 80005f0:	2320      	movs	r3, #32
 80005f2:	2100      	movs	r1, #0
 80005f4:	1a9b      	subs	r3, r3, r2
 80005f6:	2200      	movs	r2, #0
 80005f8:	9100      	str	r1, [sp, #0]
 80005fa:	9201      	str	r2, [sp, #4]
 80005fc:	2201      	movs	r2, #1
 80005fe:	40da      	lsrs	r2, r3
 8000600:	9201      	str	r2, [sp, #4]
 8000602:	e786      	b.n	8000512 <__udivmoddi4+0x6e>
 8000604:	4642      	mov	r2, r8
 8000606:	2320      	movs	r3, #32
 8000608:	1a9b      	subs	r3, r3, r2
 800060a:	002a      	movs	r2, r5
 800060c:	4646      	mov	r6, r8
 800060e:	409a      	lsls	r2, r3
 8000610:	0023      	movs	r3, r4
 8000612:	40f3      	lsrs	r3, r6
 8000614:	4644      	mov	r4, r8
 8000616:	4313      	orrs	r3, r2
 8000618:	002a      	movs	r2, r5
 800061a:	40e2      	lsrs	r2, r4
 800061c:	001c      	movs	r4, r3
 800061e:	465b      	mov	r3, fp
 8000620:	0015      	movs	r5, r2
 8000622:	2b00      	cmp	r3, #0
 8000624:	dad4      	bge.n	80005d0 <__udivmoddi4+0x12c>
 8000626:	4642      	mov	r2, r8
 8000628:	002f      	movs	r7, r5
 800062a:	2320      	movs	r3, #32
 800062c:	0026      	movs	r6, r4
 800062e:	4097      	lsls	r7, r2
 8000630:	1a9b      	subs	r3, r3, r2
 8000632:	40de      	lsrs	r6, r3
 8000634:	003b      	movs	r3, r7
 8000636:	4333      	orrs	r3, r6
 8000638:	e7cd      	b.n	80005d6 <__udivmoddi4+0x132>
 800063a:	46c0      	nop			; (mov r8, r8)

0800063c <__clzdi2>:
 800063c:	b510      	push	{r4, lr}
 800063e:	2900      	cmp	r1, #0
 8000640:	d103      	bne.n	800064a <__clzdi2+0xe>
 8000642:	f000 f807 	bl	8000654 <__clzsi2>
 8000646:	3020      	adds	r0, #32
 8000648:	e002      	b.n	8000650 <__clzdi2+0x14>
 800064a:	0008      	movs	r0, r1
 800064c:	f000 f802 	bl	8000654 <__clzsi2>
 8000650:	bd10      	pop	{r4, pc}
 8000652:	46c0      	nop			; (mov r8, r8)

08000654 <__clzsi2>:
 8000654:	211c      	movs	r1, #28
 8000656:	2301      	movs	r3, #1
 8000658:	041b      	lsls	r3, r3, #16
 800065a:	4298      	cmp	r0, r3
 800065c:	d301      	bcc.n	8000662 <__clzsi2+0xe>
 800065e:	0c00      	lsrs	r0, r0, #16
 8000660:	3910      	subs	r1, #16
 8000662:	0a1b      	lsrs	r3, r3, #8
 8000664:	4298      	cmp	r0, r3
 8000666:	d301      	bcc.n	800066c <__clzsi2+0x18>
 8000668:	0a00      	lsrs	r0, r0, #8
 800066a:	3908      	subs	r1, #8
 800066c:	091b      	lsrs	r3, r3, #4
 800066e:	4298      	cmp	r0, r3
 8000670:	d301      	bcc.n	8000676 <__clzsi2+0x22>
 8000672:	0900      	lsrs	r0, r0, #4
 8000674:	3904      	subs	r1, #4
 8000676:	a202      	add	r2, pc, #8	; (adr r2, 8000680 <__clzsi2+0x2c>)
 8000678:	5c10      	ldrb	r0, [r2, r0]
 800067a:	1840      	adds	r0, r0, r1
 800067c:	4770      	bx	lr
 800067e:	46c0      	nop			; (mov r8, r8)
 8000680:	02020304 	.word	0x02020304
 8000684:	01010101 	.word	0x01010101
	...

08000690 <set_time>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void set_time(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b086      	sub	sp, #24
 8000694:	af00      	add	r7, sp, #0
	RTC_TimeTypeDef sTime = {0};
 8000696:	1d3b      	adds	r3, r7, #4
 8000698:	0018      	movs	r0, r3
 800069a:	2314      	movs	r3, #20
 800069c:	001a      	movs	r2, r3
 800069e:	2100      	movs	r1, #0
 80006a0:	f004 fa24 	bl	8004aec <memset>
	RTC_DateTypeDef sDate = {0};
 80006a4:	003b      	movs	r3, r7
 80006a6:	2200      	movs	r2, #0
 80006a8:	601a      	str	r2, [r3, #0]

	sTime.Hours = 0x10;
 80006aa:	1d3b      	adds	r3, r7, #4
 80006ac:	2210      	movs	r2, #16
 80006ae:	701a      	strb	r2, [r3, #0]
	  sTime.Minutes = 0x20;
 80006b0:	1d3b      	adds	r3, r7, #4
 80006b2:	2220      	movs	r2, #32
 80006b4:	705a      	strb	r2, [r3, #1]
	  sTime.Seconds = 0x30;
 80006b6:	1d3b      	adds	r3, r7, #4
 80006b8:	2230      	movs	r2, #48	; 0x30
 80006ba:	709a      	strb	r2, [r3, #2]
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80006bc:	1d3b      	adds	r3, r7, #4
 80006be:	2200      	movs	r2, #0
 80006c0:	60da      	str	r2, [r3, #12]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80006c2:	1d3b      	adds	r3, r7, #4
 80006c4:	2200      	movs	r2, #0
 80006c6:	611a      	str	r2, [r3, #16]
	  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80006c8:	1d39      	adds	r1, r7, #4
 80006ca:	4b14      	ldr	r3, [pc, #80]	; (800071c <set_time+0x8c>)
 80006cc:	2201      	movs	r2, #1
 80006ce:	0018      	movs	r0, r3
 80006d0:	f003 fd3a 	bl	8004148 <HAL_RTC_SetTime>
 80006d4:	1e03      	subs	r3, r0, #0
 80006d6:	d001      	beq.n	80006dc <set_time+0x4c>
	  {
	    Error_Handler();
 80006d8:	f000 fc64 	bl	8000fa4 <Error_Handler>
	  }

	  sDate.WeekDay = RTC_WEEKDAY_TUESDAY;
 80006dc:	003b      	movs	r3, r7
 80006de:	2202      	movs	r2, #2
 80006e0:	701a      	strb	r2, [r3, #0]
	    sDate.Month = RTC_MONTH_MAY;
 80006e2:	003b      	movs	r3, r7
 80006e4:	2205      	movs	r2, #5
 80006e6:	705a      	strb	r2, [r3, #1]
	    sDate.Date = 0x16;
 80006e8:	003b      	movs	r3, r7
 80006ea:	2216      	movs	r2, #22
 80006ec:	709a      	strb	r2, [r3, #2]
	    sDate.Year = 0x0;
 80006ee:	003b      	movs	r3, r7
 80006f0:	2200      	movs	r2, #0
 80006f2:	70da      	strb	r2, [r3, #3]

	    if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80006f4:	0039      	movs	r1, r7
 80006f6:	4b09      	ldr	r3, [pc, #36]	; (800071c <set_time+0x8c>)
 80006f8:	2201      	movs	r2, #1
 80006fa:	0018      	movs	r0, r3
 80006fc:	f003 fe2c 	bl	8004358 <HAL_RTC_SetDate>
 8000700:	1e03      	subs	r3, r0, #0
 8000702:	d001      	beq.n	8000708 <set_time+0x78>
	    {
	      Error_Handler();
 8000704:	f000 fc4e 	bl	8000fa4 <Error_Handler>
	    }
	    HAL_RTCEx_BKUPWrite(&hrtc , RTC_BKP_DR1, 0x32F2);
 8000708:	4a05      	ldr	r2, [pc, #20]	; (8000720 <set_time+0x90>)
 800070a:	4b04      	ldr	r3, [pc, #16]	; (800071c <set_time+0x8c>)
 800070c:	2101      	movs	r1, #1
 800070e:	0018      	movs	r0, r3
 8000710:	f004 f98c 	bl	8004a2c <HAL_RTCEx_BKUPWrite>

}
 8000714:	46c0      	nop			; (mov r8, r8)
 8000716:	46bd      	mov	sp, r7
 8000718:	b006      	add	sp, #24
 800071a:	bd80      	pop	{r7, pc}
 800071c:	200001a0 	.word	0x200001a0
 8000720:	000032f2 	.word	0x000032f2

08000724 <set_alarm>:


void set_alarm(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b08a      	sub	sp, #40	; 0x28
 8000728:	af00      	add	r7, sp, #0
	  RTC_AlarmTypeDef sAlarm = {0};
 800072a:	003b      	movs	r3, r7
 800072c:	0018      	movs	r0, r3
 800072e:	2328      	movs	r3, #40	; 0x28
 8000730:	001a      	movs	r2, r3
 8000732:	2100      	movs	r1, #0
 8000734:	f004 f9da 	bl	8004aec <memset>
	sAlarm.AlarmTime.Hours = 0x10;
 8000738:	003b      	movs	r3, r7
 800073a:	2210      	movs	r2, #16
 800073c:	701a      	strb	r2, [r3, #0]
	  sAlarm.AlarmTime.Minutes = 0x36;
 800073e:	003b      	movs	r3, r7
 8000740:	2236      	movs	r2, #54	; 0x36
 8000742:	705a      	strb	r2, [r3, #1]
	  sAlarm.AlarmTime.Seconds = 0x00;
 8000744:	003b      	movs	r3, r7
 8000746:	2200      	movs	r2, #0
 8000748:	709a      	strb	r2, [r3, #2]
	  sAlarm.AlarmTime.SubSeconds = 0x0;
 800074a:	003b      	movs	r3, r7
 800074c:	2200      	movs	r2, #0
 800074e:	605a      	str	r2, [r3, #4]
	  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000750:	003b      	movs	r3, r7
 8000752:	2200      	movs	r2, #0
 8000754:	60da      	str	r2, [r3, #12]
	  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000756:	003b      	movs	r3, r7
 8000758:	2200      	movs	r2, #0
 800075a:	611a      	str	r2, [r3, #16]
	  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800075c:	003b      	movs	r3, r7
 800075e:	2200      	movs	r2, #0
 8000760:	615a      	str	r2, [r3, #20]
	  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000762:	003b      	movs	r3, r7
 8000764:	2200      	movs	r2, #0
 8000766:	619a      	str	r2, [r3, #24]
	  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000768:	003b      	movs	r3, r7
 800076a:	2200      	movs	r2, #0
 800076c:	61da      	str	r2, [r3, #28]
	  sAlarm.AlarmDateWeekDay = 0x18;
 800076e:	003b      	movs	r3, r7
 8000770:	2220      	movs	r2, #32
 8000772:	2118      	movs	r1, #24
 8000774:	5499      	strb	r1, [r3, r2]
	  sAlarm.Alarm = RTC_ALARM_A;
 8000776:	003b      	movs	r3, r7
 8000778:	2280      	movs	r2, #128	; 0x80
 800077a:	0052      	lsls	r2, r2, #1
 800077c:	625a      	str	r2, [r3, #36]	; 0x24
	  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800077e:	0039      	movs	r1, r7
 8000780:	4b06      	ldr	r3, [pc, #24]	; (800079c <set_alarm+0x78>)
 8000782:	2201      	movs	r2, #1
 8000784:	0018      	movs	r0, r3
 8000786:	f003 fecb 	bl	8004520 <HAL_RTC_SetAlarm_IT>
 800078a:	1e03      	subs	r3, r0, #0
 800078c:	d001      	beq.n	8000792 <set_alarm+0x6e>
	  {
	    Error_Handler();
 800078e:	f000 fc09 	bl	8000fa4 <Error_Handler>
	  }
}
 8000792:	46c0      	nop			; (mov r8, r8)
 8000794:	46bd      	mov	sp, r7
 8000796:	b00a      	add	sp, #40	; 0x28
 8000798:	bd80      	pop	{r7, pc}
 800079a:	46c0      	nop			; (mov r8, r8)
 800079c:	200001a0 	.word	0x200001a0

080007a0 <get_time>:

void get_time(void)
{
 80007a0:	b5b0      	push	{r4, r5, r7, lr}
 80007a2:	b088      	sub	sp, #32
 80007a4:	af02      	add	r7, sp, #8
  RTC_DateTypeDef gDate;
  RTC_TimeTypeDef gTime;

  /* Get the RTC current Time */
  HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 80007a6:	0039      	movs	r1, r7
 80007a8:	4b1c      	ldr	r3, [pc, #112]	; (800081c <get_time+0x7c>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	0018      	movs	r0, r3
 80007ae:	f003 fd75 	bl	800429c <HAL_RTC_GetTime>
  /* Get the RTC current Date */
  HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 80007b2:	2514      	movs	r5, #20
 80007b4:	1979      	adds	r1, r7, r5
 80007b6:	4b19      	ldr	r3, [pc, #100]	; (800081c <get_time+0x7c>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	0018      	movs	r0, r3
 80007bc:	f003 fe60 	bl	8004480 <HAL_RTC_GetDate>

  /* Display time Format: hh:mm:ss */
  sprintf((char*)time,"%02d:%02d:%02d",gTime.Hours, gTime.Minutes, gTime.Seconds);
 80007c0:	003b      	movs	r3, r7
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	001a      	movs	r2, r3
 80007c6:	003b      	movs	r3, r7
 80007c8:	785b      	ldrb	r3, [r3, #1]
 80007ca:	001c      	movs	r4, r3
 80007cc:	003b      	movs	r3, r7
 80007ce:	789b      	ldrb	r3, [r3, #2]
 80007d0:	4913      	ldr	r1, [pc, #76]	; (8000820 <get_time+0x80>)
 80007d2:	4814      	ldr	r0, [pc, #80]	; (8000824 <get_time+0x84>)
 80007d4:	9300      	str	r3, [sp, #0]
 80007d6:	0023      	movs	r3, r4
 80007d8:	f004 f990 	bl	8004afc <siprintf>

  /* Display date Format: mm-dd-yy */
  sprintf((char*)date,"%02d-%02d-%2d",gDate.Date, gDate.Month, 2000 + gDate.Year);  // I like the date first
 80007dc:	197b      	adds	r3, r7, r5
 80007de:	789b      	ldrb	r3, [r3, #2]
 80007e0:	001a      	movs	r2, r3
 80007e2:	197b      	adds	r3, r7, r5
 80007e4:	785b      	ldrb	r3, [r3, #1]
 80007e6:	001c      	movs	r4, r3
 80007e8:	197b      	adds	r3, r7, r5
 80007ea:	78db      	ldrb	r3, [r3, #3]
 80007ec:	21fa      	movs	r1, #250	; 0xfa
 80007ee:	00c9      	lsls	r1, r1, #3
 80007f0:	468c      	mov	ip, r1
 80007f2:	4463      	add	r3, ip
 80007f4:	490c      	ldr	r1, [pc, #48]	; (8000828 <get_time+0x88>)
 80007f6:	480d      	ldr	r0, [pc, #52]	; (800082c <get_time+0x8c>)
 80007f8:	9300      	str	r3, [sp, #0]
 80007fa:	0023      	movs	r3, r4
 80007fc:	f004 f97e 	bl	8004afc <siprintf>
  sprintf((char*)day,"%02d",gDate.WeekDay);
 8000800:	197b      	adds	r3, r7, r5
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	001a      	movs	r2, r3
 8000806:	490a      	ldr	r1, [pc, #40]	; (8000830 <get_time+0x90>)
 8000808:	4b0a      	ldr	r3, [pc, #40]	; (8000834 <get_time+0x94>)
 800080a:	0018      	movs	r0, r3
 800080c:	f004 f976 	bl	8004afc <siprintf>
  day_function();
 8000810:	f000 f852 	bl	80008b8 <day_function>

}
 8000814:	46c0      	nop			; (mov r8, r8)
 8000816:	46bd      	mov	sp, r7
 8000818:	b006      	add	sp, #24
 800081a:	bdb0      	pop	{r4, r5, r7, pc}
 800081c:	200001a0 	.word	0x200001a0
 8000820:	080053e8 	.word	0x080053e8
 8000824:	200001c4 	.word	0x200001c4
 8000828:	080053f8 	.word	0x080053f8
 800082c:	200001d0 	.word	0x200001d0
 8000830:	08005408 	.word	0x08005408
 8000834:	200001dc 	.word	0x200001dc

08000838 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
	alarm=1;
 8000840:	4b03      	ldr	r3, [pc, #12]	; (8000850 <HAL_RTC_AlarmAEventCallback+0x18>)
 8000842:	2201      	movs	r2, #1
 8000844:	701a      	strb	r2, [r3, #0]
}
 8000846:	46c0      	nop			; (mov r8, r8)
 8000848:	46bd      	mov	sp, r7
 800084a:	b002      	add	sp, #8
 800084c:	bd80      	pop	{r7, pc}
 800084e:	46c0      	nop			; (mov r8, r8)
 8000850:	200001e6 	.word	0x200001e6

08000854 <to_do_on_alarm>:
void to_do_on_alarm(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,1); //LED ON
 8000858:	23a0      	movs	r3, #160	; 0xa0
 800085a:	05db      	lsls	r3, r3, #23
 800085c:	2201      	movs	r2, #1
 800085e:	2120      	movs	r1, #32
 8000860:	0018      	movs	r0, r3
 8000862:	f001 fef3 	bl	800264c <HAL_GPIO_WritePin>
    SSD1306_Clear ();
 8000866:	f000 fe81 	bl	800156c <SSD1306_Clear>
    SSD1306_GotoXY (0, 40);
 800086a:	2128      	movs	r1, #40	; 0x28
 800086c:	2000      	movs	r0, #0
 800086e:	f000 fdbd 	bl	80013ec <SSD1306_GotoXY>
	SSD1306_Puts ("ALARM ON", &Font_11x18, 1);
 8000872:	490e      	ldr	r1, [pc, #56]	; (80008ac <to_do_on_alarm+0x58>)
 8000874:	4b0e      	ldr	r3, [pc, #56]	; (80008b0 <to_do_on_alarm+0x5c>)
 8000876:	2201      	movs	r2, #1
 8000878:	0018      	movs	r0, r3
 800087a:	f000 fe51 	bl	8001520 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 800087e:	f000 fcf9 	bl	8001274 <SSD1306_UpdateScreen>
	HAL_Delay(5000);
 8000882:	4b0c      	ldr	r3, [pc, #48]	; (80008b4 <to_do_on_alarm+0x60>)
 8000884:	0018      	movs	r0, r3
 8000886:	f001 f8d1 	bl	8001a2c <HAL_Delay>
	SSD1306_Clear ();
 800088a:	f000 fe6f 	bl	800156c <SSD1306_Clear>
	HAL_Delay(1000);
 800088e:	23fa      	movs	r3, #250	; 0xfa
 8000890:	009b      	lsls	r3, r3, #2
 8000892:	0018      	movs	r0, r3
 8000894:	f001 f8ca 	bl	8001a2c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,0);
 8000898:	23a0      	movs	r3, #160	; 0xa0
 800089a:	05db      	lsls	r3, r3, #23
 800089c:	2200      	movs	r2, #0
 800089e:	2120      	movs	r1, #32
 80008a0:	0018      	movs	r0, r3
 80008a2:	f001 fed3 	bl	800264c <HAL_GPIO_WritePin>
}
 80008a6:	46c0      	nop			; (mov r8, r8)
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	20000008 	.word	0x20000008
 80008b0:	08005410 	.word	0x08005410
 80008b4:	00001388 	.word	0x00001388

080008b8 <day_function>:


uint8_t day_function(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0
	if(day[0]==48&&day[1]==49)
 80008bc:	4b33      	ldr	r3, [pc, #204]	; (800098c <day_function+0xd4>)
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	2b30      	cmp	r3, #48	; 0x30
 80008c2:	d109      	bne.n	80008d8 <day_function+0x20>
 80008c4:	4b31      	ldr	r3, [pc, #196]	; (800098c <day_function+0xd4>)
 80008c6:	785b      	ldrb	r3, [r3, #1]
 80008c8:	2b31      	cmp	r3, #49	; 0x31
 80008ca:	d105      	bne.n	80008d8 <day_function+0x20>
	  {
		  memcpy(day,today_1,sizeof(day));
 80008cc:	4b2f      	ldr	r3, [pc, #188]	; (800098c <day_function+0xd4>)
 80008ce:	4a30      	ldr	r2, [pc, #192]	; (8000990 <day_function+0xd8>)
 80008d0:	ca03      	ldmia	r2!, {r0, r1}
 80008d2:	c303      	stmia	r3!, {r0, r1}
 80008d4:	8812      	ldrh	r2, [r2, #0]
 80008d6:	801a      	strh	r2, [r3, #0]

	  }
	  if(day[0]==48&&day[1]==50)
 80008d8:	4b2c      	ldr	r3, [pc, #176]	; (800098c <day_function+0xd4>)
 80008da:	781b      	ldrb	r3, [r3, #0]
 80008dc:	2b30      	cmp	r3, #48	; 0x30
 80008de:	d109      	bne.n	80008f4 <day_function+0x3c>
 80008e0:	4b2a      	ldr	r3, [pc, #168]	; (800098c <day_function+0xd4>)
 80008e2:	785b      	ldrb	r3, [r3, #1]
 80008e4:	2b32      	cmp	r3, #50	; 0x32
 80008e6:	d105      	bne.n	80008f4 <day_function+0x3c>
	    {
	  	  memcpy(day,today_2,sizeof(day));
 80008e8:	4b28      	ldr	r3, [pc, #160]	; (800098c <day_function+0xd4>)
 80008ea:	4a2a      	ldr	r2, [pc, #168]	; (8000994 <day_function+0xdc>)
 80008ec:	ca03      	ldmia	r2!, {r0, r1}
 80008ee:	c303      	stmia	r3!, {r0, r1}
 80008f0:	8812      	ldrh	r2, [r2, #0]
 80008f2:	801a      	strh	r2, [r3, #0]

	    }
	  if(day[0]==48&&day[1]==51)
 80008f4:	4b25      	ldr	r3, [pc, #148]	; (800098c <day_function+0xd4>)
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	2b30      	cmp	r3, #48	; 0x30
 80008fa:	d109      	bne.n	8000910 <day_function+0x58>
 80008fc:	4b23      	ldr	r3, [pc, #140]	; (800098c <day_function+0xd4>)
 80008fe:	785b      	ldrb	r3, [r3, #1]
 8000900:	2b33      	cmp	r3, #51	; 0x33
 8000902:	d105      	bne.n	8000910 <day_function+0x58>
	    {
	  	  memcpy(day,today_3,sizeof(day));
 8000904:	4b21      	ldr	r3, [pc, #132]	; (800098c <day_function+0xd4>)
 8000906:	4a24      	ldr	r2, [pc, #144]	; (8000998 <day_function+0xe0>)
 8000908:	ca03      	ldmia	r2!, {r0, r1}
 800090a:	c303      	stmia	r3!, {r0, r1}
 800090c:	8812      	ldrh	r2, [r2, #0]
 800090e:	801a      	strh	r2, [r3, #0]

	    }
	  if(day[0]==48&&day[1]==52)
 8000910:	4b1e      	ldr	r3, [pc, #120]	; (800098c <day_function+0xd4>)
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	2b30      	cmp	r3, #48	; 0x30
 8000916:	d109      	bne.n	800092c <day_function+0x74>
 8000918:	4b1c      	ldr	r3, [pc, #112]	; (800098c <day_function+0xd4>)
 800091a:	785b      	ldrb	r3, [r3, #1]
 800091c:	2b34      	cmp	r3, #52	; 0x34
 800091e:	d105      	bne.n	800092c <day_function+0x74>
	    {
	  	  memcpy(day,today_4,sizeof(day));
 8000920:	4b1a      	ldr	r3, [pc, #104]	; (800098c <day_function+0xd4>)
 8000922:	4a1e      	ldr	r2, [pc, #120]	; (800099c <day_function+0xe4>)
 8000924:	ca03      	ldmia	r2!, {r0, r1}
 8000926:	c303      	stmia	r3!, {r0, r1}
 8000928:	8812      	ldrh	r2, [r2, #0]
 800092a:	801a      	strh	r2, [r3, #0]

	    }
	  if(day[0]==48&&day[1]==53)
 800092c:	4b17      	ldr	r3, [pc, #92]	; (800098c <day_function+0xd4>)
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	2b30      	cmp	r3, #48	; 0x30
 8000932:	d109      	bne.n	8000948 <day_function+0x90>
 8000934:	4b15      	ldr	r3, [pc, #84]	; (800098c <day_function+0xd4>)
 8000936:	785b      	ldrb	r3, [r3, #1]
 8000938:	2b35      	cmp	r3, #53	; 0x35
 800093a:	d105      	bne.n	8000948 <day_function+0x90>
	    {
	  	  memcpy(day,today_5,sizeof(day));
 800093c:	4b13      	ldr	r3, [pc, #76]	; (800098c <day_function+0xd4>)
 800093e:	4a18      	ldr	r2, [pc, #96]	; (80009a0 <day_function+0xe8>)
 8000940:	ca03      	ldmia	r2!, {r0, r1}
 8000942:	c303      	stmia	r3!, {r0, r1}
 8000944:	8812      	ldrh	r2, [r2, #0]
 8000946:	801a      	strh	r2, [r3, #0]

	    }
	  if(day[0]==48&&day[1]==54)
 8000948:	4b10      	ldr	r3, [pc, #64]	; (800098c <day_function+0xd4>)
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	2b30      	cmp	r3, #48	; 0x30
 800094e:	d109      	bne.n	8000964 <day_function+0xac>
 8000950:	4b0e      	ldr	r3, [pc, #56]	; (800098c <day_function+0xd4>)
 8000952:	785b      	ldrb	r3, [r3, #1]
 8000954:	2b36      	cmp	r3, #54	; 0x36
 8000956:	d105      	bne.n	8000964 <day_function+0xac>
	    {
	  	  memcpy(day,today_6,sizeof(day));
 8000958:	4b0c      	ldr	r3, [pc, #48]	; (800098c <day_function+0xd4>)
 800095a:	4a12      	ldr	r2, [pc, #72]	; (80009a4 <day_function+0xec>)
 800095c:	ca03      	ldmia	r2!, {r0, r1}
 800095e:	c303      	stmia	r3!, {r0, r1}
 8000960:	8812      	ldrh	r2, [r2, #0]
 8000962:	801a      	strh	r2, [r3, #0]

	    }
	  if(day[0]==48&&day[1]==55)
 8000964:	4b09      	ldr	r3, [pc, #36]	; (800098c <day_function+0xd4>)
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	2b30      	cmp	r3, #48	; 0x30
 800096a:	d109      	bne.n	8000980 <day_function+0xc8>
 800096c:	4b07      	ldr	r3, [pc, #28]	; (800098c <day_function+0xd4>)
 800096e:	785b      	ldrb	r3, [r3, #1]
 8000970:	2b37      	cmp	r3, #55	; 0x37
 8000972:	d105      	bne.n	8000980 <day_function+0xc8>
	    {
	  	  memcpy(day,today_7,sizeof(day));
 8000974:	4b05      	ldr	r3, [pc, #20]	; (800098c <day_function+0xd4>)
 8000976:	4a0c      	ldr	r2, [pc, #48]	; (80009a8 <day_function+0xf0>)
 8000978:	ca03      	ldmia	r2!, {r0, r1}
 800097a:	c303      	stmia	r3!, {r0, r1}
 800097c:	8812      	ldrh	r2, [r2, #0]
 800097e:	801a      	strh	r2, [r3, #0]

	    }
	  return day;
 8000980:	4b02      	ldr	r3, [pc, #8]	; (800098c <day_function+0xd4>)
 8000982:	b2db      	uxtb	r3, r3
}
 8000984:	0018      	movs	r0, r3
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	46c0      	nop			; (mov r8, r8)
 800098c:	200001dc 	.word	0x200001dc
 8000990:	20000010 	.word	0x20000010
 8000994:	2000001c 	.word	0x2000001c
 8000998:	20000028 	.word	0x20000028
 800099c:	20000034 	.word	0x20000034
 80009a0:	20000040 	.word	0x20000040
 80009a4:	2000004c 	.word	0x2000004c
 80009a8:	20000058 	.word	0x20000058

080009ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009b2:	f000 ffcb 	bl	800194c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009b6:	f000 f8e3 	bl	8000b80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009ba:	f000 fa97 	bl	8000eec <MX_GPIO_Init>
  MX_RTC_Init();
 80009be:	f000 f9f9 	bl	8000db4 <MX_RTC_Init>
  MX_I2C1_Init();
 80009c2:	f000 f9b7 	bl	8000d34 <MX_I2C1_Init>
  MX_ADC_Init();
 80009c6:	f000 f953 	bl	8000c70 <MX_ADC_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init();
 80009ca:	f000 fb8f 	bl	80010ec <SSD1306_Init>

    if(HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1)!= 0x32F2)
 80009ce:	4b5b      	ldr	r3, [pc, #364]	; (8000b3c <main+0x190>)
 80009d0:	2101      	movs	r1, #1
 80009d2:	0018      	movs	r0, r3
 80009d4:	f004 f842 	bl	8004a5c <HAL_RTCEx_BKUPRead>
 80009d8:	0003      	movs	r3, r0
 80009da:	4a59      	ldr	r2, [pc, #356]	; (8000b40 <main+0x194>)
 80009dc:	4293      	cmp	r3, r2
 80009de:	d001      	beq.n	80009e4 <main+0x38>
    {
    set_time();
 80009e0:	f7ff fe56 	bl	8000690 <set_time>
    }
    set_alarm();
 80009e4:	f7ff fe9e 	bl	8000724 <set_alarm>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  /* USER CODE END WHILE */
	  	 	 	  	  	  	  	  	  /* USER CODE END WHILE */
	  	 	 	  	  	  	  	  	 	  get_time();
 80009e8:	f7ff feda 	bl	80007a0 <get_time>
	  	 	 	  	  	  	  	  	 	  SSD1306_GotoXY (15, 25);
 80009ec:	2119      	movs	r1, #25
 80009ee:	200f      	movs	r0, #15
 80009f0:	f000 fcfc 	bl	80013ec <SSD1306_GotoXY>
	  	 	 	  	  	  	  	  	 	  SSD1306_Puts (time, &Font_11x18, 1);
 80009f4:	4953      	ldr	r1, [pc, #332]	; (8000b44 <main+0x198>)
 80009f6:	4b54      	ldr	r3, [pc, #336]	; (8000b48 <main+0x19c>)
 80009f8:	2201      	movs	r2, #1
 80009fa:	0018      	movs	r0, r3
 80009fc:	f000 fd90 	bl	8001520 <SSD1306_Puts>

	  	 	 	  	  	  	  	  	 	  SSD1306_GotoXY (0, 0);
 8000a00:	2100      	movs	r1, #0
 8000a02:	2000      	movs	r0, #0
 8000a04:	f000 fcf2 	bl	80013ec <SSD1306_GotoXY>
	  	 	 	  	  	  	  	  	 	  SSD1306_Puts (date, &Font_7x10, 1);
 8000a08:	4950      	ldr	r1, [pc, #320]	; (8000b4c <main+0x1a0>)
 8000a0a:	4b51      	ldr	r3, [pc, #324]	; (8000b50 <main+0x1a4>)
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	0018      	movs	r0, r3
 8000a10:	f000 fd86 	bl	8001520 <SSD1306_Puts>

	  	 	 	  	  	  	  	  	 	  SSD1306_GotoXY (10, 10);
 8000a14:	210a      	movs	r1, #10
 8000a16:	200a      	movs	r0, #10
 8000a18:	f000 fce8 	bl	80013ec <SSD1306_GotoXY>
	  	 	 	  	  	  	  	  	 	  SSD1306_Puts (day, &Font_7x10, 1);
 8000a1c:	494b      	ldr	r1, [pc, #300]	; (8000b4c <main+0x1a0>)
 8000a1e:	4b4d      	ldr	r3, [pc, #308]	; (8000b54 <main+0x1a8>)
 8000a20:	2201      	movs	r2, #1
 8000a22:	0018      	movs	r0, r3
 8000a24:	f000 fd7c 	bl	8001520 <SSD1306_Puts>
	  	 	 	  	  	  	  	  	 	  SSD1306_UpdateScreen(); //display
 8000a28:	f000 fc24 	bl	8001274 <SSD1306_UpdateScreen>
	  	 	 	  	  	  	  	  	 	  SSD1306_DrawBitmap(100, 0, bat, 20, 12, 1);
 8000a2c:	4a4a      	ldr	r2, [pc, #296]	; (8000b58 <main+0x1ac>)
 8000a2e:	2301      	movs	r3, #1
 8000a30:	9301      	str	r3, [sp, #4]
 8000a32:	230c      	movs	r3, #12
 8000a34:	9300      	str	r3, [sp, #0]
 8000a36:	2314      	movs	r3, #20
 8000a38:	2100      	movs	r1, #0
 8000a3a:	2064      	movs	r0, #100	; 0x64
 8000a3c:	f000 fab7 	bl	8000fae <SSD1306_DrawBitmap>
	  	 	 	  	  	  	  	  	 	  HAL_Delay (200);
 8000a40:	20c8      	movs	r0, #200	; 0xc8
 8000a42:	f000 fff3 	bl	8001a2c <HAL_Delay>



	  	 	 	  	  	  	  	  	 	 HAL_ADC_Start(&hadc);
 8000a46:	4b45      	ldr	r3, [pc, #276]	; (8000b5c <main+0x1b0>)
 8000a48:	0018      	movs	r0, r3
 8000a4a:	f001 f987 	bl	8001d5c <HAL_ADC_Start>
	  	 	 	  	  	  	  	  	 	if(  HAL_ADC_PollForConversion(&hadc, 100)==HAL_OK)
 8000a4e:	4b43      	ldr	r3, [pc, #268]	; (8000b5c <main+0x1b0>)
 8000a50:	2164      	movs	r1, #100	; 0x64
 8000a52:	0018      	movs	r0, r3
 8000a54:	f001 f9d6 	bl	8001e04 <HAL_ADC_PollForConversion>
 8000a58:	1e03      	subs	r3, r0, #0
 8000a5a:	d164      	bne.n	8000b26 <main+0x17a>
	  	 	 	  	  	  	  	  		  {
	  	 	 	  	  	  	  	  			  adc_res=HAL_ADC_GetValue(&hadc);
 8000a5c:	4b3f      	ldr	r3, [pc, #252]	; (8000b5c <main+0x1b0>)
 8000a5e:	0018      	movs	r0, r3
 8000a60:	f001 fa6c 	bl	8001f3c <HAL_ADC_GetValue>
 8000a64:	0003      	movs	r3, r0
 8000a66:	b2da      	uxtb	r2, r3
 8000a68:	4b3d      	ldr	r3, [pc, #244]	; (8000b60 <main+0x1b4>)
 8000a6a:	701a      	strb	r2, [r3, #0]
	  	 	 	  	  	  	  	  			  adc_val=(adc_res*330)/1023;
 8000a6c:	4b3c      	ldr	r3, [pc, #240]	; (8000b60 <main+0x1b4>)
 8000a6e:	781b      	ldrb	r3, [r3, #0]
 8000a70:	001a      	movs	r2, r3
 8000a72:	0013      	movs	r3, r2
 8000a74:	009b      	lsls	r3, r3, #2
 8000a76:	189b      	adds	r3, r3, r2
 8000a78:	015a      	lsls	r2, r3, #5
 8000a7a:	189b      	adds	r3, r3, r2
 8000a7c:	005b      	lsls	r3, r3, #1
 8000a7e:	4939      	ldr	r1, [pc, #228]	; (8000b64 <main+0x1b8>)
 8000a80:	0018      	movs	r0, r3
 8000a82:	f7ff fbd5 	bl	8000230 <__divsi3>
 8000a86:	0003      	movs	r3, r0
 8000a88:	b2da      	uxtb	r2, r3
 8000a8a:	4b37      	ldr	r3, [pc, #220]	; (8000b68 <main+0x1bc>)
 8000a8c:	701a      	strb	r2, [r3, #0]
	  	 	 	  	  	  	  	  			  if(adc_res<=60&&adc_res>=20)
 8000a8e:	4b34      	ldr	r3, [pc, #208]	; (8000b60 <main+0x1b4>)
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	2b3c      	cmp	r3, #60	; 0x3c
 8000a94:	d80f      	bhi.n	8000ab6 <main+0x10a>
 8000a96:	4b32      	ldr	r3, [pc, #200]	; (8000b60 <main+0x1b4>)
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	2b13      	cmp	r3, #19
 8000a9c:	d90b      	bls.n	8000ab6 <main+0x10a>
	  	 	 	  	  	  	  	  			  {
	  	 	 	  	  	  	  	  				  SSD1306_GotoXY (102,2);
 8000a9e:	2102      	movs	r1, #2
 8000aa0:	2066      	movs	r0, #102	; 0x66
 8000aa2:	f000 fca3 	bl	80013ec <SSD1306_GotoXY>
	  	 	 	  	  	  	  	  				  SSD1306_Puts ("25%", &Font_7x10, 0);
 8000aa6:	4929      	ldr	r1, [pc, #164]	; (8000b4c <main+0x1a0>)
 8000aa8:	4b30      	ldr	r3, [pc, #192]	; (8000b6c <main+0x1c0>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	0018      	movs	r0, r3
 8000aae:	f000 fd37 	bl	8001520 <SSD1306_Puts>
	  	 	 	  	  	  	  	  				  SSD1306_UpdateScreen();
 8000ab2:	f000 fbdf 	bl	8001274 <SSD1306_UpdateScreen>
	  	 	 	  	  	  	  	  			  }
	  	 	 	  	  	  	  	              if(adc_res<=100&&adc_res>=60)
 8000ab6:	4b2a      	ldr	r3, [pc, #168]	; (8000b60 <main+0x1b4>)
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	2b64      	cmp	r3, #100	; 0x64
 8000abc:	d80f      	bhi.n	8000ade <main+0x132>
 8000abe:	4b28      	ldr	r3, [pc, #160]	; (8000b60 <main+0x1b4>)
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	2b3b      	cmp	r3, #59	; 0x3b
 8000ac4:	d90b      	bls.n	8000ade <main+0x132>
											  {
												  SSD1306_GotoXY (102,2);
 8000ac6:	2102      	movs	r1, #2
 8000ac8:	2066      	movs	r0, #102	; 0x66
 8000aca:	f000 fc8f 	bl	80013ec <SSD1306_GotoXY>
												  SSD1306_Puts ("50%", &Font_7x10, 0);
 8000ace:	491f      	ldr	r1, [pc, #124]	; (8000b4c <main+0x1a0>)
 8000ad0:	4b27      	ldr	r3, [pc, #156]	; (8000b70 <main+0x1c4>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	0018      	movs	r0, r3
 8000ad6:	f000 fd23 	bl	8001520 <SSD1306_Puts>
												  SSD1306_UpdateScreen();
 8000ada:	f000 fbcb 	bl	8001274 <SSD1306_UpdateScreen>
											  }
	  	 	 	  	  	  	  	              if(adc_res<=200&&adc_res>=100)
 8000ade:	4b20      	ldr	r3, [pc, #128]	; (8000b60 <main+0x1b4>)
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	2bc8      	cmp	r3, #200	; 0xc8
 8000ae4:	d80f      	bhi.n	8000b06 <main+0x15a>
 8000ae6:	4b1e      	ldr	r3, [pc, #120]	; (8000b60 <main+0x1b4>)
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	2b63      	cmp	r3, #99	; 0x63
 8000aec:	d90b      	bls.n	8000b06 <main+0x15a>
											  {
												  SSD1306_GotoXY (102,2);
 8000aee:	2102      	movs	r1, #2
 8000af0:	2066      	movs	r0, #102	; 0x66
 8000af2:	f000 fc7b 	bl	80013ec <SSD1306_GotoXY>
												  SSD1306_Puts ("75%", &Font_7x10, 0);
 8000af6:	4915      	ldr	r1, [pc, #84]	; (8000b4c <main+0x1a0>)
 8000af8:	4b1e      	ldr	r3, [pc, #120]	; (8000b74 <main+0x1c8>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	0018      	movs	r0, r3
 8000afe:	f000 fd0f 	bl	8001520 <SSD1306_Puts>
												  SSD1306_UpdateScreen();
 8000b02:	f000 fbb7 	bl	8001274 <SSD1306_UpdateScreen>
											  }
	  	 	 	  	  	  	  	             if(adc_res>=200)
 8000b06:	4b16      	ldr	r3, [pc, #88]	; (8000b60 <main+0x1b4>)
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	2bc7      	cmp	r3, #199	; 0xc7
 8000b0c:	d90b      	bls.n	8000b26 <main+0x17a>
											  {
												  SSD1306_GotoXY (102,2);
 8000b0e:	2102      	movs	r1, #2
 8000b10:	2066      	movs	r0, #102	; 0x66
 8000b12:	f000 fc6b 	bl	80013ec <SSD1306_GotoXY>
												  SSD1306_Puts ("100%", &Font_7x10, 0);
 8000b16:	490d      	ldr	r1, [pc, #52]	; (8000b4c <main+0x1a0>)
 8000b18:	4b17      	ldr	r3, [pc, #92]	; (8000b78 <main+0x1cc>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	0018      	movs	r0, r3
 8000b1e:	f000 fcff 	bl	8001520 <SSD1306_Puts>
												  SSD1306_UpdateScreen();
 8000b22:	f000 fba7 	bl	8001274 <SSD1306_UpdateScreen>
											  }
	  	 	 	  	  	  	  	  		  }

	  	 						          if(alarm)
 8000b26:	4b15      	ldr	r3, [pc, #84]	; (8000b7c <main+0x1d0>)
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d100      	bne.n	8000b30 <main+0x184>
 8000b2e:	e75b      	b.n	80009e8 <main+0x3c>
	  	 									{
	  	 									  to_do_on_alarm();
 8000b30:	f7ff fe90 	bl	8000854 <to_do_on_alarm>
	  	 									  alarm=0;
 8000b34:	4b11      	ldr	r3, [pc, #68]	; (8000b7c <main+0x1d0>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	701a      	strb	r2, [r3, #0]
	  	 	 	  	  	  	  	  	 	  get_time();
 8000b3a:	e755      	b.n	80009e8 <main+0x3c>
 8000b3c:	200001a0 	.word	0x200001a0
 8000b40:	000032f2 	.word	0x000032f2
 8000b44:	20000008 	.word	0x20000008
 8000b48:	200001c4 	.word	0x200001c4
 8000b4c:	20000000 	.word	0x20000000
 8000b50:	200001d0 	.word	0x200001d0
 8000b54:	200001dc 	.word	0x200001dc
 8000b58:	080068f8 	.word	0x080068f8
 8000b5c:	200000f0 	.word	0x200000f0
 8000b60:	200001e7 	.word	0x200001e7
 8000b64:	000003ff 	.word	0x000003ff
 8000b68:	200001e8 	.word	0x200001e8
 8000b6c:	0800541c 	.word	0x0800541c
 8000b70:	08005420 	.word	0x08005420
 8000b74:	08005424 	.word	0x08005424
 8000b78:	08005428 	.word	0x08005428
 8000b7c:	200001e6 	.word	0x200001e6

08000b80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b80:	b590      	push	{r4, r7, lr}
 8000b82:	b09d      	sub	sp, #116	; 0x74
 8000b84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b86:	2438      	movs	r4, #56	; 0x38
 8000b88:	193b      	adds	r3, r7, r4
 8000b8a:	0018      	movs	r0, r3
 8000b8c:	2338      	movs	r3, #56	; 0x38
 8000b8e:	001a      	movs	r2, r3
 8000b90:	2100      	movs	r1, #0
 8000b92:	f003 ffab 	bl	8004aec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b96:	2324      	movs	r3, #36	; 0x24
 8000b98:	18fb      	adds	r3, r7, r3
 8000b9a:	0018      	movs	r0, r3
 8000b9c:	2314      	movs	r3, #20
 8000b9e:	001a      	movs	r2, r3
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	f003 ffa3 	bl	8004aec <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ba6:	003b      	movs	r3, r7
 8000ba8:	0018      	movs	r0, r3
 8000baa:	2324      	movs	r3, #36	; 0x24
 8000bac:	001a      	movs	r2, r3
 8000bae:	2100      	movs	r1, #0
 8000bb0:	f003 ff9c 	bl	8004aec <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bb4:	4b2c      	ldr	r3, [pc, #176]	; (8000c68 <SystemClock_Config+0xe8>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	4a2c      	ldr	r2, [pc, #176]	; (8000c6c <SystemClock_Config+0xec>)
 8000bba:	401a      	ands	r2, r3
 8000bbc:	4b2a      	ldr	r3, [pc, #168]	; (8000c68 <SystemClock_Config+0xe8>)
 8000bbe:	2180      	movs	r1, #128	; 0x80
 8000bc0:	0109      	lsls	r1, r1, #4
 8000bc2:	430a      	orrs	r2, r1
 8000bc4:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8000bc6:	0021      	movs	r1, r4
 8000bc8:	187b      	adds	r3, r7, r1
 8000bca:	221a      	movs	r2, #26
 8000bcc:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bce:	187b      	adds	r3, r7, r1
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bd4:	187b      	adds	r3, r7, r1
 8000bd6:	2210      	movs	r2, #16
 8000bd8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000bda:	187b      	adds	r3, r7, r1
 8000bdc:	2201      	movs	r2, #1
 8000bde:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000be0:	187b      	adds	r3, r7, r1
 8000be2:	2201      	movs	r2, #1
 8000be4:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000be6:	187b      	adds	r3, r7, r1
 8000be8:	2200      	movs	r2, #0
 8000bea:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000bec:	187b      	adds	r3, r7, r1
 8000bee:	22a0      	movs	r2, #160	; 0xa0
 8000bf0:	0212      	lsls	r2, r2, #8
 8000bf2:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000bf4:	187b      	adds	r3, r7, r1
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bfa:	187b      	adds	r3, r7, r1
 8000bfc:	0018      	movs	r0, r3
 8000bfe:	f002 fac7 	bl	8003190 <HAL_RCC_OscConfig>
 8000c02:	1e03      	subs	r3, r0, #0
 8000c04:	d001      	beq.n	8000c0a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000c06:	f000 f9cd 	bl	8000fa4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c0a:	2124      	movs	r1, #36	; 0x24
 8000c0c:	187b      	adds	r3, r7, r1
 8000c0e:	220f      	movs	r2, #15
 8000c10:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000c12:	187b      	adds	r3, r7, r1
 8000c14:	2200      	movs	r2, #0
 8000c16:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c18:	187b      	adds	r3, r7, r1
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c1e:	187b      	adds	r3, r7, r1
 8000c20:	2200      	movs	r2, #0
 8000c22:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c24:	187b      	adds	r3, r7, r1
 8000c26:	2200      	movs	r2, #0
 8000c28:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c2a:	187b      	adds	r3, r7, r1
 8000c2c:	2100      	movs	r1, #0
 8000c2e:	0018      	movs	r0, r3
 8000c30:	f002 fe72 	bl	8003918 <HAL_RCC_ClockConfig>
 8000c34:	1e03      	subs	r3, r0, #0
 8000c36:	d001      	beq.n	8000c3c <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8000c38:	f000 f9b4 	bl	8000fa4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_RTC;
 8000c3c:	003b      	movs	r3, r7
 8000c3e:	2228      	movs	r2, #40	; 0x28
 8000c40:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000c42:	003b      	movs	r3, r7
 8000c44:	2200      	movs	r2, #0
 8000c46:	619a      	str	r2, [r3, #24]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000c48:	003b      	movs	r3, r7
 8000c4a:	2280      	movs	r2, #128	; 0x80
 8000c4c:	0292      	lsls	r2, r2, #10
 8000c4e:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c50:	003b      	movs	r3, r7
 8000c52:	0018      	movs	r0, r3
 8000c54:	f003 f84e 	bl	8003cf4 <HAL_RCCEx_PeriphCLKConfig>
 8000c58:	1e03      	subs	r3, r0, #0
 8000c5a:	d001      	beq.n	8000c60 <SystemClock_Config+0xe0>
  {
    Error_Handler();
 8000c5c:	f000 f9a2 	bl	8000fa4 <Error_Handler>
  }
}
 8000c60:	46c0      	nop			; (mov r8, r8)
 8000c62:	46bd      	mov	sp, r7
 8000c64:	b01d      	add	sp, #116	; 0x74
 8000c66:	bd90      	pop	{r4, r7, pc}
 8000c68:	40007000 	.word	0x40007000
 8000c6c:	ffffe7ff 	.word	0xffffe7ff

08000c70 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b082      	sub	sp, #8
 8000c74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c76:	003b      	movs	r3, r7
 8000c78:	0018      	movs	r0, r3
 8000c7a:	2308      	movs	r3, #8
 8000c7c:	001a      	movs	r2, r3
 8000c7e:	2100      	movs	r1, #0
 8000c80:	f003 ff34 	bl	8004aec <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000c84:	4b29      	ldr	r3, [pc, #164]	; (8000d2c <MX_ADC_Init+0xbc>)
 8000c86:	4a2a      	ldr	r2, [pc, #168]	; (8000d30 <MX_ADC_Init+0xc0>)
 8000c88:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8000c8a:	4b28      	ldr	r3, [pc, #160]	; (8000d2c <MX_ADC_Init+0xbc>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000c90:	4b26      	ldr	r3, [pc, #152]	; (8000d2c <MX_ADC_Init+0xbc>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_10B;
 8000c96:	4b25      	ldr	r3, [pc, #148]	; (8000d2c <MX_ADC_Init+0xbc>)
 8000c98:	2208      	movs	r2, #8
 8000c9a:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000c9c:	4b23      	ldr	r3, [pc, #140]	; (8000d2c <MX_ADC_Init+0xbc>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000ca2:	4b22      	ldr	r3, [pc, #136]	; (8000d2c <MX_ADC_Init+0xbc>)
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ca8:	4b20      	ldr	r3, [pc, #128]	; (8000d2c <MX_ADC_Init+0xbc>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000cae:	4b1f      	ldr	r3, [pc, #124]	; (8000d2c <MX_ADC_Init+0xbc>)
 8000cb0:	2220      	movs	r2, #32
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000cb6:	4b1d      	ldr	r3, [pc, #116]	; (8000d2c <MX_ADC_Init+0xbc>)
 8000cb8:	2221      	movs	r2, #33	; 0x21
 8000cba:	2100      	movs	r1, #0
 8000cbc:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000cbe:	4b1b      	ldr	r3, [pc, #108]	; (8000d2c <MX_ADC_Init+0xbc>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cc4:	4b19      	ldr	r3, [pc, #100]	; (8000d2c <MX_ADC_Init+0xbc>)
 8000cc6:	22c2      	movs	r2, #194	; 0xc2
 8000cc8:	32ff      	adds	r2, #255	; 0xff
 8000cca:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000ccc:	4b17      	ldr	r3, [pc, #92]	; (8000d2c <MX_ADC_Init+0xbc>)
 8000cce:	222c      	movs	r2, #44	; 0x2c
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000cd4:	4b15      	ldr	r3, [pc, #84]	; (8000d2c <MX_ADC_Init+0xbc>)
 8000cd6:	2208      	movs	r2, #8
 8000cd8:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000cda:	4b14      	ldr	r3, [pc, #80]	; (8000d2c <MX_ADC_Init+0xbc>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000ce0:	4b12      	ldr	r3, [pc, #72]	; (8000d2c <MX_ADC_Init+0xbc>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 8000ce6:	4b11      	ldr	r3, [pc, #68]	; (8000d2c <MX_ADC_Init+0xbc>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000cec:	4b0f      	ldr	r3, [pc, #60]	; (8000d2c <MX_ADC_Init+0xbc>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000cf2:	4b0e      	ldr	r3, [pc, #56]	; (8000d2c <MX_ADC_Init+0xbc>)
 8000cf4:	0018      	movs	r0, r3
 8000cf6:	f000 febd 	bl	8001a74 <HAL_ADC_Init>
 8000cfa:	1e03      	subs	r3, r0, #0
 8000cfc:	d001      	beq.n	8000d02 <MX_ADC_Init+0x92>
  {
    Error_Handler();
 8000cfe:	f000 f951 	bl	8000fa4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000d02:	003b      	movs	r3, r7
 8000d04:	2201      	movs	r2, #1
 8000d06:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000d08:	003b      	movs	r3, r7
 8000d0a:	2280      	movs	r2, #128	; 0x80
 8000d0c:	0152      	lsls	r2, r2, #5
 8000d0e:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000d10:	003a      	movs	r2, r7
 8000d12:	4b06      	ldr	r3, [pc, #24]	; (8000d2c <MX_ADC_Init+0xbc>)
 8000d14:	0011      	movs	r1, r2
 8000d16:	0018      	movs	r0, r3
 8000d18:	f001 f91c 	bl	8001f54 <HAL_ADC_ConfigChannel>
 8000d1c:	1e03      	subs	r3, r0, #0
 8000d1e:	d001      	beq.n	8000d24 <MX_ADC_Init+0xb4>
  {
    Error_Handler();
 8000d20:	f000 f940 	bl	8000fa4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000d24:	46c0      	nop			; (mov r8, r8)
 8000d26:	46bd      	mov	sp, r7
 8000d28:	b002      	add	sp, #8
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	200000f0 	.word	0x200000f0
 8000d30:	40012400 	.word	0x40012400

08000d34 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d38:	4b1c      	ldr	r3, [pc, #112]	; (8000dac <MX_I2C1_Init+0x78>)
 8000d3a:	4a1d      	ldr	r2, [pc, #116]	; (8000db0 <MX_I2C1_Init+0x7c>)
 8000d3c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000708;
 8000d3e:	4b1b      	ldr	r3, [pc, #108]	; (8000dac <MX_I2C1_Init+0x78>)
 8000d40:	22e1      	movs	r2, #225	; 0xe1
 8000d42:	00d2      	lsls	r2, r2, #3
 8000d44:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000d46:	4b19      	ldr	r3, [pc, #100]	; (8000dac <MX_I2C1_Init+0x78>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d4c:	4b17      	ldr	r3, [pc, #92]	; (8000dac <MX_I2C1_Init+0x78>)
 8000d4e:	2201      	movs	r2, #1
 8000d50:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d52:	4b16      	ldr	r3, [pc, #88]	; (8000dac <MX_I2C1_Init+0x78>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000d58:	4b14      	ldr	r3, [pc, #80]	; (8000dac <MX_I2C1_Init+0x78>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d5e:	4b13      	ldr	r3, [pc, #76]	; (8000dac <MX_I2C1_Init+0x78>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d64:	4b11      	ldr	r3, [pc, #68]	; (8000dac <MX_I2C1_Init+0x78>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d6a:	4b10      	ldr	r3, [pc, #64]	; (8000dac <MX_I2C1_Init+0x78>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d70:	4b0e      	ldr	r3, [pc, #56]	; (8000dac <MX_I2C1_Init+0x78>)
 8000d72:	0018      	movs	r0, r3
 8000d74:	f001 fc88 	bl	8002688 <HAL_I2C_Init>
 8000d78:	1e03      	subs	r3, r0, #0
 8000d7a:	d001      	beq.n	8000d80 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000d7c:	f000 f912 	bl	8000fa4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d80:	4b0a      	ldr	r3, [pc, #40]	; (8000dac <MX_I2C1_Init+0x78>)
 8000d82:	2100      	movs	r1, #0
 8000d84:	0018      	movs	r0, r3
 8000d86:	f002 f96b 	bl	8003060 <HAL_I2CEx_ConfigAnalogFilter>
 8000d8a:	1e03      	subs	r3, r0, #0
 8000d8c:	d001      	beq.n	8000d92 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000d8e:	f000 f909 	bl	8000fa4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d92:	4b06      	ldr	r3, [pc, #24]	; (8000dac <MX_I2C1_Init+0x78>)
 8000d94:	2100      	movs	r1, #0
 8000d96:	0018      	movs	r0, r3
 8000d98:	f002 f9ae 	bl	80030f8 <HAL_I2CEx_ConfigDigitalFilter>
 8000d9c:	1e03      	subs	r3, r0, #0
 8000d9e:	d001      	beq.n	8000da4 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000da0:	f000 f900 	bl	8000fa4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000da4:	46c0      	nop			; (mov r8, r8)
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	46c0      	nop			; (mov r8, r8)
 8000dac:	2000014c 	.word	0x2000014c
 8000db0:	40005400 	.word	0x40005400

08000db4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b090      	sub	sp, #64	; 0x40
 8000db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000dba:	232c      	movs	r3, #44	; 0x2c
 8000dbc:	18fb      	adds	r3, r7, r3
 8000dbe:	0018      	movs	r0, r3
 8000dc0:	2314      	movs	r3, #20
 8000dc2:	001a      	movs	r2, r3
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	f003 fe91 	bl	8004aec <memset>
  RTC_DateTypeDef sDate = {0};
 8000dca:	2328      	movs	r3, #40	; 0x28
 8000dcc:	18fb      	adds	r3, r7, r3
 8000dce:	2200      	movs	r2, #0
 8000dd0:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8000dd2:	003b      	movs	r3, r7
 8000dd4:	0018      	movs	r0, r3
 8000dd6:	2328      	movs	r3, #40	; 0x28
 8000dd8:	001a      	movs	r2, r3
 8000dda:	2100      	movs	r1, #0
 8000ddc:	f003 fe86 	bl	8004aec <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000de0:	4b40      	ldr	r3, [pc, #256]	; (8000ee4 <MX_RTC_Init+0x130>)
 8000de2:	4a41      	ldr	r2, [pc, #260]	; (8000ee8 <MX_RTC_Init+0x134>)
 8000de4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000de6:	4b3f      	ldr	r3, [pc, #252]	; (8000ee4 <MX_RTC_Init+0x130>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000dec:	4b3d      	ldr	r3, [pc, #244]	; (8000ee4 <MX_RTC_Init+0x130>)
 8000dee:	227f      	movs	r2, #127	; 0x7f
 8000df0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000df2:	4b3c      	ldr	r3, [pc, #240]	; (8000ee4 <MX_RTC_Init+0x130>)
 8000df4:	22ff      	movs	r2, #255	; 0xff
 8000df6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000df8:	4b3a      	ldr	r3, [pc, #232]	; (8000ee4 <MX_RTC_Init+0x130>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000dfe:	4b39      	ldr	r3, [pc, #228]	; (8000ee4 <MX_RTC_Init+0x130>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000e04:	4b37      	ldr	r3, [pc, #220]	; (8000ee4 <MX_RTC_Init+0x130>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000e0a:	4b36      	ldr	r3, [pc, #216]	; (8000ee4 <MX_RTC_Init+0x130>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000e10:	4b34      	ldr	r3, [pc, #208]	; (8000ee4 <MX_RTC_Init+0x130>)
 8000e12:	0018      	movs	r0, r3
 8000e14:	f003 f8fc 	bl	8004010 <HAL_RTC_Init>
 8000e18:	1e03      	subs	r3, r0, #0
 8000e1a:	d001      	beq.n	8000e20 <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 8000e1c:	f000 f8c2 	bl	8000fa4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x10;
 8000e20:	212c      	movs	r1, #44	; 0x2c
 8000e22:	187b      	adds	r3, r7, r1
 8000e24:	2210      	movs	r2, #16
 8000e26:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x35;
 8000e28:	187b      	adds	r3, r7, r1
 8000e2a:	2235      	movs	r2, #53	; 0x35
 8000e2c:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x30;
 8000e2e:	187b      	adds	r3, r7, r1
 8000e30:	2230      	movs	r2, #48	; 0x30
 8000e32:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000e34:	187b      	adds	r3, r7, r1
 8000e36:	2200      	movs	r2, #0
 8000e38:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000e3a:	187b      	adds	r3, r7, r1
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000e40:	1879      	adds	r1, r7, r1
 8000e42:	4b28      	ldr	r3, [pc, #160]	; (8000ee4 <MX_RTC_Init+0x130>)
 8000e44:	2201      	movs	r2, #1
 8000e46:	0018      	movs	r0, r3
 8000e48:	f003 f97e 	bl	8004148 <HAL_RTC_SetTime>
 8000e4c:	1e03      	subs	r3, r0, #0
 8000e4e:	d001      	beq.n	8000e54 <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 8000e50:	f000 f8a8 	bl	8000fa4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_THURSDAY;
 8000e54:	2128      	movs	r1, #40	; 0x28
 8000e56:	187b      	adds	r3, r7, r1
 8000e58:	2204      	movs	r2, #4
 8000e5a:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_MAY;
 8000e5c:	187b      	adds	r3, r7, r1
 8000e5e:	2205      	movs	r2, #5
 8000e60:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x18;
 8000e62:	187b      	adds	r3, r7, r1
 8000e64:	2218      	movs	r2, #24
 8000e66:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x23;
 8000e68:	187b      	adds	r3, r7, r1
 8000e6a:	2223      	movs	r2, #35	; 0x23
 8000e6c:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000e6e:	1879      	adds	r1, r7, r1
 8000e70:	4b1c      	ldr	r3, [pc, #112]	; (8000ee4 <MX_RTC_Init+0x130>)
 8000e72:	2201      	movs	r2, #1
 8000e74:	0018      	movs	r0, r3
 8000e76:	f003 fa6f 	bl	8004358 <HAL_RTC_SetDate>
 8000e7a:	1e03      	subs	r3, r0, #0
 8000e7c:	d001      	beq.n	8000e82 <MX_RTC_Init+0xce>
  {
    Error_Handler();
 8000e7e:	f000 f891 	bl	8000fa4 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x10;
 8000e82:	003b      	movs	r3, r7
 8000e84:	2210      	movs	r2, #16
 8000e86:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x36;
 8000e88:	003b      	movs	r3, r7
 8000e8a:	2236      	movs	r2, #54	; 0x36
 8000e8c:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000e8e:	003b      	movs	r3, r7
 8000e90:	2200      	movs	r2, #0
 8000e92:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000e94:	003b      	movs	r3, r7
 8000e96:	2200      	movs	r2, #0
 8000e98:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000e9a:	003b      	movs	r3, r7
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000ea0:	003b      	movs	r3, r7
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000ea6:	003b      	movs	r3, r7
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000eac:	003b      	movs	r3, r7
 8000eae:	2200      	movs	r2, #0
 8000eb0:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000eb2:	003b      	movs	r3, r7
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x16;
 8000eb8:	003b      	movs	r3, r7
 8000eba:	2220      	movs	r2, #32
 8000ebc:	2116      	movs	r1, #22
 8000ebe:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8000ec0:	003b      	movs	r3, r7
 8000ec2:	2280      	movs	r2, #128	; 0x80
 8000ec4:	0052      	lsls	r2, r2, #1
 8000ec6:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000ec8:	0039      	movs	r1, r7
 8000eca:	4b06      	ldr	r3, [pc, #24]	; (8000ee4 <MX_RTC_Init+0x130>)
 8000ecc:	2201      	movs	r2, #1
 8000ece:	0018      	movs	r0, r3
 8000ed0:	f003 fb26 	bl	8004520 <HAL_RTC_SetAlarm_IT>
 8000ed4:	1e03      	subs	r3, r0, #0
 8000ed6:	d001      	beq.n	8000edc <MX_RTC_Init+0x128>
  {
    Error_Handler();
 8000ed8:	f000 f864 	bl	8000fa4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000edc:	46c0      	nop			; (mov r8, r8)
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	b010      	add	sp, #64	; 0x40
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	200001a0 	.word	0x200001a0
 8000ee8:	40002800 	.word	0x40002800

08000eec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000eec:	b590      	push	{r4, r7, lr}
 8000eee:	b08b      	sub	sp, #44	; 0x2c
 8000ef0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef2:	2414      	movs	r4, #20
 8000ef4:	193b      	adds	r3, r7, r4
 8000ef6:	0018      	movs	r0, r3
 8000ef8:	2314      	movs	r3, #20
 8000efa:	001a      	movs	r2, r3
 8000efc:	2100      	movs	r1, #0
 8000efe:	f003 fdf5 	bl	8004aec <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f02:	4b27      	ldr	r3, [pc, #156]	; (8000fa0 <MX_GPIO_Init+0xb4>)
 8000f04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f06:	4b26      	ldr	r3, [pc, #152]	; (8000fa0 <MX_GPIO_Init+0xb4>)
 8000f08:	2104      	movs	r1, #4
 8000f0a:	430a      	orrs	r2, r1
 8000f0c:	62da      	str	r2, [r3, #44]	; 0x2c
 8000f0e:	4b24      	ldr	r3, [pc, #144]	; (8000fa0 <MX_GPIO_Init+0xb4>)
 8000f10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f12:	2204      	movs	r2, #4
 8000f14:	4013      	ands	r3, r2
 8000f16:	613b      	str	r3, [r7, #16]
 8000f18:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f1a:	4b21      	ldr	r3, [pc, #132]	; (8000fa0 <MX_GPIO_Init+0xb4>)
 8000f1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f1e:	4b20      	ldr	r3, [pc, #128]	; (8000fa0 <MX_GPIO_Init+0xb4>)
 8000f20:	2180      	movs	r1, #128	; 0x80
 8000f22:	430a      	orrs	r2, r1
 8000f24:	62da      	str	r2, [r3, #44]	; 0x2c
 8000f26:	4b1e      	ldr	r3, [pc, #120]	; (8000fa0 <MX_GPIO_Init+0xb4>)
 8000f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f2a:	2280      	movs	r2, #128	; 0x80
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	60fb      	str	r3, [r7, #12]
 8000f30:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f32:	4b1b      	ldr	r3, [pc, #108]	; (8000fa0 <MX_GPIO_Init+0xb4>)
 8000f34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f36:	4b1a      	ldr	r3, [pc, #104]	; (8000fa0 <MX_GPIO_Init+0xb4>)
 8000f38:	2101      	movs	r1, #1
 8000f3a:	430a      	orrs	r2, r1
 8000f3c:	62da      	str	r2, [r3, #44]	; 0x2c
 8000f3e:	4b18      	ldr	r3, [pc, #96]	; (8000fa0 <MX_GPIO_Init+0xb4>)
 8000f40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f42:	2201      	movs	r2, #1
 8000f44:	4013      	ands	r3, r2
 8000f46:	60bb      	str	r3, [r7, #8]
 8000f48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f4a:	4b15      	ldr	r3, [pc, #84]	; (8000fa0 <MX_GPIO_Init+0xb4>)
 8000f4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f4e:	4b14      	ldr	r3, [pc, #80]	; (8000fa0 <MX_GPIO_Init+0xb4>)
 8000f50:	2102      	movs	r1, #2
 8000f52:	430a      	orrs	r2, r1
 8000f54:	62da      	str	r2, [r3, #44]	; 0x2c
 8000f56:	4b12      	ldr	r3, [pc, #72]	; (8000fa0 <MX_GPIO_Init+0xb4>)
 8000f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f5a:	2202      	movs	r2, #2
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	607b      	str	r3, [r7, #4]
 8000f60:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000f62:	23a0      	movs	r3, #160	; 0xa0
 8000f64:	05db      	lsls	r3, r3, #23
 8000f66:	2200      	movs	r2, #0
 8000f68:	2120      	movs	r1, #32
 8000f6a:	0018      	movs	r0, r3
 8000f6c:	f001 fb6e 	bl	800264c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000f70:	0021      	movs	r1, r4
 8000f72:	187b      	adds	r3, r7, r1
 8000f74:	2220      	movs	r2, #32
 8000f76:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f78:	187b      	adds	r3, r7, r1
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7e:	187b      	adds	r3, r7, r1
 8000f80:	2200      	movs	r2, #0
 8000f82:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f84:	187b      	adds	r3, r7, r1
 8000f86:	2200      	movs	r2, #0
 8000f88:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f8a:	187a      	adds	r2, r7, r1
 8000f8c:	23a0      	movs	r3, #160	; 0xa0
 8000f8e:	05db      	lsls	r3, r3, #23
 8000f90:	0011      	movs	r1, r2
 8000f92:	0018      	movs	r0, r3
 8000f94:	f001 f9e4 	bl	8002360 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f98:	46c0      	nop			; (mov r8, r8)
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	b00b      	add	sp, #44	; 0x2c
 8000f9e:	bd90      	pop	{r4, r7, pc}
 8000fa0:	40021000 	.word	0x40021000

08000fa4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fa8:	b672      	cpsid	i
}
 8000faa:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fac:	e7fe      	b.n	8000fac <Error_Handler+0x8>

08000fae <SSD1306_DrawBitmap>:

}


void SSD1306_DrawBitmap(int16_t x, int16_t y, const unsigned char* bitmap, int16_t w, int16_t h, uint16_t color)
{
 8000fae:	b590      	push	{r4, r7, lr}
 8000fb0:	b087      	sub	sp, #28
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	0004      	movs	r4, r0
 8000fb6:	0008      	movs	r0, r1
 8000fb8:	60ba      	str	r2, [r7, #8]
 8000fba:	0019      	movs	r1, r3
 8000fbc:	230e      	movs	r3, #14
 8000fbe:	18fb      	adds	r3, r7, r3
 8000fc0:	1c22      	adds	r2, r4, #0
 8000fc2:	801a      	strh	r2, [r3, #0]
 8000fc4:	230c      	movs	r3, #12
 8000fc6:	18fb      	adds	r3, r7, r3
 8000fc8:	1c02      	adds	r2, r0, #0
 8000fca:	801a      	strh	r2, [r3, #0]
 8000fcc:	1dbb      	adds	r3, r7, #6
 8000fce:	1c0a      	adds	r2, r1, #0
 8000fd0:	801a      	strh	r2, [r3, #0]

    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8000fd2:	1dbb      	adds	r3, r7, #6
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	5e9b      	ldrsh	r3, [r3, r2]
 8000fd8:	3307      	adds	r3, #7
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	da00      	bge.n	8000fe0 <SSD1306_DrawBitmap+0x32>
 8000fde:	3307      	adds	r3, #7
 8000fe0:	10db      	asrs	r3, r3, #3
 8000fe2:	001a      	movs	r2, r3
 8000fe4:	2310      	movs	r3, #16
 8000fe6:	18fb      	adds	r3, r7, r3
 8000fe8:	801a      	strh	r2, [r3, #0]
    uint8_t byte = 0;
 8000fea:	2317      	movs	r3, #23
 8000fec:	18fb      	adds	r3, r7, r3
 8000fee:	2200      	movs	r2, #0
 8000ff0:	701a      	strb	r2, [r3, #0]

    for(int16_t j=0; j<h; j++, y++)
 8000ff2:	2314      	movs	r3, #20
 8000ff4:	18fb      	adds	r3, r7, r3
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	801a      	strh	r2, [r3, #0]
 8000ffa:	e068      	b.n	80010ce <SSD1306_DrawBitmap+0x120>
    {
        for(int16_t i=0; i<w; i++)
 8000ffc:	2312      	movs	r3, #18
 8000ffe:	18fb      	adds	r3, r7, r3
 8001000:	2200      	movs	r2, #0
 8001002:	801a      	strh	r2, [r3, #0]
 8001004:	e048      	b.n	8001098 <SSD1306_DrawBitmap+0xea>
        {
            if(i & 7)
 8001006:	2312      	movs	r3, #18
 8001008:	18fb      	adds	r3, r7, r3
 800100a:	881b      	ldrh	r3, [r3, #0]
 800100c:	001a      	movs	r2, r3
 800100e:	2307      	movs	r3, #7
 8001010:	4013      	ands	r3, r2
 8001012:	d006      	beq.n	8001022 <SSD1306_DrawBitmap+0x74>
            {
               byte <<= 1;
 8001014:	2317      	movs	r3, #23
 8001016:	18fa      	adds	r2, r7, r3
 8001018:	18fb      	adds	r3, r7, r3
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	18db      	adds	r3, r3, r3
 800101e:	7013      	strb	r3, [r2, #0]
 8001020:	e019      	b.n	8001056 <SSD1306_DrawBitmap+0xa8>
            }
            else
            {
               byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8001022:	2314      	movs	r3, #20
 8001024:	18fb      	adds	r3, r7, r3
 8001026:	2200      	movs	r2, #0
 8001028:	5e9b      	ldrsh	r3, [r3, r2]
 800102a:	2210      	movs	r2, #16
 800102c:	18ba      	adds	r2, r7, r2
 800102e:	2100      	movs	r1, #0
 8001030:	5e52      	ldrsh	r2, [r2, r1]
 8001032:	435a      	muls	r2, r3
 8001034:	2312      	movs	r3, #18
 8001036:	18fb      	adds	r3, r7, r3
 8001038:	2100      	movs	r1, #0
 800103a:	5e5b      	ldrsh	r3, [r3, r1]
 800103c:	2b00      	cmp	r3, #0
 800103e:	da00      	bge.n	8001042 <SSD1306_DrawBitmap+0x94>
 8001040:	3307      	adds	r3, #7
 8001042:	10db      	asrs	r3, r3, #3
 8001044:	b21b      	sxth	r3, r3
 8001046:	18d3      	adds	r3, r2, r3
 8001048:	001a      	movs	r2, r3
 800104a:	68bb      	ldr	r3, [r7, #8]
 800104c:	189a      	adds	r2, r3, r2
 800104e:	2317      	movs	r3, #23
 8001050:	18fb      	adds	r3, r7, r3
 8001052:	7812      	ldrb	r2, [r2, #0]
 8001054:	701a      	strb	r2, [r3, #0]
            }
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
 8001056:	2317      	movs	r3, #23
 8001058:	18fb      	adds	r3, r7, r3
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	b25b      	sxtb	r3, r3
 800105e:	2b00      	cmp	r3, #0
 8001060:	da11      	bge.n	8001086 <SSD1306_DrawBitmap+0xd8>
 8001062:	230e      	movs	r3, #14
 8001064:	18fb      	adds	r3, r7, r3
 8001066:	881a      	ldrh	r2, [r3, #0]
 8001068:	2312      	movs	r3, #18
 800106a:	18fb      	adds	r3, r7, r3
 800106c:	881b      	ldrh	r3, [r3, #0]
 800106e:	18d3      	adds	r3, r2, r3
 8001070:	b298      	uxth	r0, r3
 8001072:	230c      	movs	r3, #12
 8001074:	18fb      	adds	r3, r7, r3
 8001076:	8819      	ldrh	r1, [r3, #0]
 8001078:	232c      	movs	r3, #44	; 0x2c
 800107a:	18fb      	adds	r3, r7, r3
 800107c:	881b      	ldrh	r3, [r3, #0]
 800107e:	b2db      	uxtb	r3, r3
 8001080:	001a      	movs	r2, r3
 8001082:	f000 f945 	bl	8001310 <SSD1306_DrawPixel>
        for(int16_t i=0; i<w; i++)
 8001086:	2112      	movs	r1, #18
 8001088:	187b      	adds	r3, r7, r1
 800108a:	2200      	movs	r2, #0
 800108c:	5e9b      	ldrsh	r3, [r3, r2]
 800108e:	b29b      	uxth	r3, r3
 8001090:	3301      	adds	r3, #1
 8001092:	b29a      	uxth	r2, r3
 8001094:	187b      	adds	r3, r7, r1
 8001096:	801a      	strh	r2, [r3, #0]
 8001098:	2312      	movs	r3, #18
 800109a:	18fa      	adds	r2, r7, r3
 800109c:	1dbb      	adds	r3, r7, #6
 800109e:	2100      	movs	r1, #0
 80010a0:	5e52      	ldrsh	r2, [r2, r1]
 80010a2:	2100      	movs	r1, #0
 80010a4:	5e5b      	ldrsh	r3, [r3, r1]
 80010a6:	429a      	cmp	r2, r3
 80010a8:	dbad      	blt.n	8001006 <SSD1306_DrawBitmap+0x58>
    for(int16_t j=0; j<h; j++, y++)
 80010aa:	2114      	movs	r1, #20
 80010ac:	187b      	adds	r3, r7, r1
 80010ae:	2200      	movs	r2, #0
 80010b0:	5e9b      	ldrsh	r3, [r3, r2]
 80010b2:	b29b      	uxth	r3, r3
 80010b4:	3301      	adds	r3, #1
 80010b6:	b29a      	uxth	r2, r3
 80010b8:	187b      	adds	r3, r7, r1
 80010ba:	801a      	strh	r2, [r3, #0]
 80010bc:	210c      	movs	r1, #12
 80010be:	187b      	adds	r3, r7, r1
 80010c0:	2200      	movs	r2, #0
 80010c2:	5e9b      	ldrsh	r3, [r3, r2]
 80010c4:	b29b      	uxth	r3, r3
 80010c6:	3301      	adds	r3, #1
 80010c8:	b29a      	uxth	r2, r3
 80010ca:	187b      	adds	r3, r7, r1
 80010cc:	801a      	strh	r2, [r3, #0]
 80010ce:	2314      	movs	r3, #20
 80010d0:	18fa      	adds	r2, r7, r3
 80010d2:	2328      	movs	r3, #40	; 0x28
 80010d4:	18fb      	adds	r3, r7, r3
 80010d6:	2100      	movs	r1, #0
 80010d8:	5e52      	ldrsh	r2, [r2, r1]
 80010da:	2100      	movs	r1, #0
 80010dc:	5e5b      	ldrsh	r3, [r3, r1]
 80010de:	429a      	cmp	r2, r3
 80010e0:	db8c      	blt.n	8000ffc <SSD1306_DrawBitmap+0x4e>
        }
    }
}
 80010e2:	46c0      	nop			; (mov r8, r8)
 80010e4:	46c0      	nop			; (mov r8, r8)
 80010e6:	46bd      	mov	sp, r7
 80010e8:	b007      	add	sp, #28
 80010ea:	bd90      	pop	{r4, r7, pc}

080010ec <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 80010f2:	f000 fa45 	bl	8001580 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 80010f6:	4b5b      	ldr	r3, [pc, #364]	; (8001264 <SSD1306_Init+0x178>)
 80010f8:	485b      	ldr	r0, [pc, #364]	; (8001268 <SSD1306_Init+0x17c>)
 80010fa:	2201      	movs	r2, #1
 80010fc:	2178      	movs	r1, #120	; 0x78
 80010fe:	f001 fc61 	bl	80029c4 <HAL_I2C_IsDeviceReady>
 8001102:	1e03      	subs	r3, r0, #0
 8001104:	d001      	beq.n	800110a <SSD1306_Init+0x1e>
		/* Return false */
		return 0;
 8001106:	2300      	movs	r3, #0
 8001108:	e0a8      	b.n	800125c <SSD1306_Init+0x170>
	}

	/* A little delay */
	uint32_t p = 2500;
 800110a:	4b58      	ldr	r3, [pc, #352]	; (800126c <SSD1306_Init+0x180>)
 800110c:	607b      	str	r3, [r7, #4]
	while(p>0)
 800110e:	e002      	b.n	8001116 <SSD1306_Init+0x2a>
		p--;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	3b01      	subs	r3, #1
 8001114:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d1f9      	bne.n	8001110 <SSD1306_Init+0x24>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800111c:	22ae      	movs	r2, #174	; 0xae
 800111e:	2100      	movs	r1, #0
 8001120:	2078      	movs	r0, #120	; 0x78
 8001122:	f000 faad 	bl	8001680 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8001126:	2220      	movs	r2, #32
 8001128:	2100      	movs	r1, #0
 800112a:	2078      	movs	r0, #120	; 0x78
 800112c:	f000 faa8 	bl	8001680 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001130:	2210      	movs	r2, #16
 8001132:	2100      	movs	r1, #0
 8001134:	2078      	movs	r0, #120	; 0x78
 8001136:	f000 faa3 	bl	8001680 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800113a:	22b0      	movs	r2, #176	; 0xb0
 800113c:	2100      	movs	r1, #0
 800113e:	2078      	movs	r0, #120	; 0x78
 8001140:	f000 fa9e 	bl	8001680 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8001144:	22c8      	movs	r2, #200	; 0xc8
 8001146:	2100      	movs	r1, #0
 8001148:	2078      	movs	r0, #120	; 0x78
 800114a:	f000 fa99 	bl	8001680 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 800114e:	2200      	movs	r2, #0
 8001150:	2100      	movs	r1, #0
 8001152:	2078      	movs	r0, #120	; 0x78
 8001154:	f000 fa94 	bl	8001680 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8001158:	2210      	movs	r2, #16
 800115a:	2100      	movs	r1, #0
 800115c:	2078      	movs	r0, #120	; 0x78
 800115e:	f000 fa8f 	bl	8001680 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001162:	2240      	movs	r2, #64	; 0x40
 8001164:	2100      	movs	r1, #0
 8001166:	2078      	movs	r0, #120	; 0x78
 8001168:	f000 fa8a 	bl	8001680 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800116c:	2281      	movs	r2, #129	; 0x81
 800116e:	2100      	movs	r1, #0
 8001170:	2078      	movs	r0, #120	; 0x78
 8001172:	f000 fa85 	bl	8001680 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001176:	22ff      	movs	r2, #255	; 0xff
 8001178:	2100      	movs	r1, #0
 800117a:	2078      	movs	r0, #120	; 0x78
 800117c:	f000 fa80 	bl	8001680 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8001180:	22a1      	movs	r2, #161	; 0xa1
 8001182:	2100      	movs	r1, #0
 8001184:	2078      	movs	r0, #120	; 0x78
 8001186:	f000 fa7b 	bl	8001680 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 800118a:	22a6      	movs	r2, #166	; 0xa6
 800118c:	2100      	movs	r1, #0
 800118e:	2078      	movs	r0, #120	; 0x78
 8001190:	f000 fa76 	bl	8001680 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8001194:	22a8      	movs	r2, #168	; 0xa8
 8001196:	2100      	movs	r1, #0
 8001198:	2078      	movs	r0, #120	; 0x78
 800119a:	f000 fa71 	bl	8001680 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 800119e:	223f      	movs	r2, #63	; 0x3f
 80011a0:	2100      	movs	r1, #0
 80011a2:	2078      	movs	r0, #120	; 0x78
 80011a4:	f000 fa6c 	bl	8001680 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80011a8:	22a4      	movs	r2, #164	; 0xa4
 80011aa:	2100      	movs	r1, #0
 80011ac:	2078      	movs	r0, #120	; 0x78
 80011ae:	f000 fa67 	bl	8001680 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80011b2:	22d3      	movs	r2, #211	; 0xd3
 80011b4:	2100      	movs	r1, #0
 80011b6:	2078      	movs	r0, #120	; 0x78
 80011b8:	f000 fa62 	bl	8001680 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80011bc:	2200      	movs	r2, #0
 80011be:	2100      	movs	r1, #0
 80011c0:	2078      	movs	r0, #120	; 0x78
 80011c2:	f000 fa5d 	bl	8001680 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80011c6:	22d5      	movs	r2, #213	; 0xd5
 80011c8:	2100      	movs	r1, #0
 80011ca:	2078      	movs	r0, #120	; 0x78
 80011cc:	f000 fa58 	bl	8001680 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80011d0:	22f0      	movs	r2, #240	; 0xf0
 80011d2:	2100      	movs	r1, #0
 80011d4:	2078      	movs	r0, #120	; 0x78
 80011d6:	f000 fa53 	bl	8001680 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80011da:	22d9      	movs	r2, #217	; 0xd9
 80011dc:	2100      	movs	r1, #0
 80011de:	2078      	movs	r0, #120	; 0x78
 80011e0:	f000 fa4e 	bl	8001680 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 80011e4:	2222      	movs	r2, #34	; 0x22
 80011e6:	2100      	movs	r1, #0
 80011e8:	2078      	movs	r0, #120	; 0x78
 80011ea:	f000 fa49 	bl	8001680 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80011ee:	22da      	movs	r2, #218	; 0xda
 80011f0:	2100      	movs	r1, #0
 80011f2:	2078      	movs	r0, #120	; 0x78
 80011f4:	f000 fa44 	bl	8001680 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80011f8:	2212      	movs	r2, #18
 80011fa:	2100      	movs	r1, #0
 80011fc:	2078      	movs	r0, #120	; 0x78
 80011fe:	f000 fa3f 	bl	8001680 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001202:	22db      	movs	r2, #219	; 0xdb
 8001204:	2100      	movs	r1, #0
 8001206:	2078      	movs	r0, #120	; 0x78
 8001208:	f000 fa3a 	bl	8001680 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800120c:	2220      	movs	r2, #32
 800120e:	2100      	movs	r1, #0
 8001210:	2078      	movs	r0, #120	; 0x78
 8001212:	f000 fa35 	bl	8001680 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001216:	228d      	movs	r2, #141	; 0x8d
 8001218:	2100      	movs	r1, #0
 800121a:	2078      	movs	r0, #120	; 0x78
 800121c:	f000 fa30 	bl	8001680 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8001220:	2214      	movs	r2, #20
 8001222:	2100      	movs	r1, #0
 8001224:	2078      	movs	r0, #120	; 0x78
 8001226:	f000 fa2b 	bl	8001680 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 800122a:	22af      	movs	r2, #175	; 0xaf
 800122c:	2100      	movs	r1, #0
 800122e:	2078      	movs	r0, #120	; 0x78
 8001230:	f000 fa26 	bl	8001680 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001234:	222e      	movs	r2, #46	; 0x2e
 8001236:	2100      	movs	r1, #0
 8001238:	2078      	movs	r0, #120	; 0x78
 800123a:	f000 fa21 	bl	8001680 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 800123e:	2000      	movs	r0, #0
 8001240:	f000 f84c 	bl	80012dc <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8001244:	f000 f816 	bl	8001274 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8001248:	4b09      	ldr	r3, [pc, #36]	; (8001270 <SSD1306_Init+0x184>)
 800124a:	2200      	movs	r2, #0
 800124c:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 800124e:	4b08      	ldr	r3, [pc, #32]	; (8001270 <SSD1306_Init+0x184>)
 8001250:	2200      	movs	r2, #0
 8001252:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001254:	4b06      	ldr	r3, [pc, #24]	; (8001270 <SSD1306_Init+0x184>)
 8001256:	2201      	movs	r2, #1
 8001258:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 800125a:	2301      	movs	r3, #1
}
 800125c:	0018      	movs	r0, r3
 800125e:	46bd      	mov	sp, r7
 8001260:	b002      	add	sp, #8
 8001262:	bd80      	pop	{r7, pc}
 8001264:	00004e20 	.word	0x00004e20
 8001268:	2000014c 	.word	0x2000014c
 800126c:	000009c4 	.word	0x000009c4
 8001270:	200005ec 	.word	0x200005ec

08001274 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 800127a:	1dfb      	adds	r3, r7, #7
 800127c:	2200      	movs	r2, #0
 800127e:	701a      	strb	r2, [r3, #0]
 8001280:	e021      	b.n	80012c6 <SSD1306_UpdateScreen+0x52>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001282:	1dfb      	adds	r3, r7, #7
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	3b50      	subs	r3, #80	; 0x50
 8001288:	b2db      	uxtb	r3, r3
 800128a:	001a      	movs	r2, r3
 800128c:	2100      	movs	r1, #0
 800128e:	2078      	movs	r0, #120	; 0x78
 8001290:	f000 f9f6 	bl	8001680 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001294:	2200      	movs	r2, #0
 8001296:	2100      	movs	r1, #0
 8001298:	2078      	movs	r0, #120	; 0x78
 800129a:	f000 f9f1 	bl	8001680 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 800129e:	2210      	movs	r2, #16
 80012a0:	2100      	movs	r1, #0
 80012a2:	2078      	movs	r0, #120	; 0x78
 80012a4:	f000 f9ec 	bl	8001680 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80012a8:	1dfb      	adds	r3, r7, #7
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	01da      	lsls	r2, r3, #7
 80012ae:	4b0a      	ldr	r3, [pc, #40]	; (80012d8 <SSD1306_UpdateScreen+0x64>)
 80012b0:	18d2      	adds	r2, r2, r3
 80012b2:	2380      	movs	r3, #128	; 0x80
 80012b4:	2140      	movs	r1, #64	; 0x40
 80012b6:	2078      	movs	r0, #120	; 0x78
 80012b8:	f000 f976 	bl	80015a8 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80012bc:	1dfb      	adds	r3, r7, #7
 80012be:	781a      	ldrb	r2, [r3, #0]
 80012c0:	1dfb      	adds	r3, r7, #7
 80012c2:	3201      	adds	r2, #1
 80012c4:	701a      	strb	r2, [r3, #0]
 80012c6:	1dfb      	adds	r3, r7, #7
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	2b07      	cmp	r3, #7
 80012cc:	d9d9      	bls.n	8001282 <SSD1306_UpdateScreen+0xe>
	}
}
 80012ce:	46c0      	nop			; (mov r8, r8)
 80012d0:	46c0      	nop			; (mov r8, r8)
 80012d2:	46bd      	mov	sp, r7
 80012d4:	b002      	add	sp, #8
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	200001ec 	.word	0x200001ec

080012dc <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	0002      	movs	r2, r0
 80012e4:	1dfb      	adds	r3, r7, #7
 80012e6:	701a      	strb	r2, [r3, #0]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80012e8:	1dfb      	adds	r3, r7, #7
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d101      	bne.n	80012f4 <SSD1306_Fill+0x18>
 80012f0:	2300      	movs	r3, #0
 80012f2:	e000      	b.n	80012f6 <SSD1306_Fill+0x1a>
 80012f4:	23ff      	movs	r3, #255	; 0xff
 80012f6:	2280      	movs	r2, #128	; 0x80
 80012f8:	00d2      	lsls	r2, r2, #3
 80012fa:	4804      	ldr	r0, [pc, #16]	; (800130c <SSD1306_Fill+0x30>)
 80012fc:	0019      	movs	r1, r3
 80012fe:	f003 fbf5 	bl	8004aec <memset>
}
 8001302:	46c0      	nop			; (mov r8, r8)
 8001304:	46bd      	mov	sp, r7
 8001306:	b002      	add	sp, #8
 8001308:	bd80      	pop	{r7, pc}
 800130a:	46c0      	nop			; (mov r8, r8)
 800130c:	200001ec 	.word	0x200001ec

08001310 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001310:	b590      	push	{r4, r7, lr}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
 8001316:	0004      	movs	r4, r0
 8001318:	0008      	movs	r0, r1
 800131a:	0011      	movs	r1, r2
 800131c:	1dbb      	adds	r3, r7, #6
 800131e:	1c22      	adds	r2, r4, #0
 8001320:	801a      	strh	r2, [r3, #0]
 8001322:	1d3b      	adds	r3, r7, #4
 8001324:	1c02      	adds	r2, r0, #0
 8001326:	801a      	strh	r2, [r3, #0]
 8001328:	1cfb      	adds	r3, r7, #3
 800132a:	1c0a      	adds	r2, r1, #0
 800132c:	701a      	strb	r2, [r3, #0]
	if (
 800132e:	1dbb      	adds	r3, r7, #6
 8001330:	881b      	ldrh	r3, [r3, #0]
 8001332:	2b7f      	cmp	r3, #127	; 0x7f
 8001334:	d852      	bhi.n	80013dc <SSD1306_DrawPixel+0xcc>
		x >= SSD1306_WIDTH ||
 8001336:	1d3b      	adds	r3, r7, #4
 8001338:	881b      	ldrh	r3, [r3, #0]
 800133a:	2b3f      	cmp	r3, #63	; 0x3f
 800133c:	d84e      	bhi.n	80013dc <SSD1306_DrawPixel+0xcc>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800133e:	4b29      	ldr	r3, [pc, #164]	; (80013e4 <SSD1306_DrawPixel+0xd4>)
 8001340:	791b      	ldrb	r3, [r3, #4]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d006      	beq.n	8001354 <SSD1306_DrawPixel+0x44>
		color = (SSD1306_COLOR_t)!color;
 8001346:	1cfb      	adds	r3, r7, #3
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	425a      	negs	r2, r3
 800134c:	4153      	adcs	r3, r2
 800134e:	b2da      	uxtb	r2, r3
 8001350:	1cfb      	adds	r3, r7, #3
 8001352:	701a      	strb	r2, [r3, #0]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001354:	1cfb      	adds	r3, r7, #3
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	2b01      	cmp	r3, #1
 800135a:	d11e      	bne.n	800139a <SSD1306_DrawPixel+0x8a>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800135c:	1dbb      	adds	r3, r7, #6
 800135e:	881a      	ldrh	r2, [r3, #0]
 8001360:	1d3b      	adds	r3, r7, #4
 8001362:	881b      	ldrh	r3, [r3, #0]
 8001364:	08db      	lsrs	r3, r3, #3
 8001366:	b298      	uxth	r0, r3
 8001368:	0003      	movs	r3, r0
 800136a:	01db      	lsls	r3, r3, #7
 800136c:	18d3      	adds	r3, r2, r3
 800136e:	4a1e      	ldr	r2, [pc, #120]	; (80013e8 <SSD1306_DrawPixel+0xd8>)
 8001370:	5cd3      	ldrb	r3, [r2, r3]
 8001372:	b25a      	sxtb	r2, r3
 8001374:	1d3b      	adds	r3, r7, #4
 8001376:	881b      	ldrh	r3, [r3, #0]
 8001378:	2107      	movs	r1, #7
 800137a:	400b      	ands	r3, r1
 800137c:	2101      	movs	r1, #1
 800137e:	4099      	lsls	r1, r3
 8001380:	000b      	movs	r3, r1
 8001382:	b25b      	sxtb	r3, r3
 8001384:	4313      	orrs	r3, r2
 8001386:	b259      	sxtb	r1, r3
 8001388:	1dbb      	adds	r3, r7, #6
 800138a:	881a      	ldrh	r2, [r3, #0]
 800138c:	0003      	movs	r3, r0
 800138e:	01db      	lsls	r3, r3, #7
 8001390:	18d3      	adds	r3, r2, r3
 8001392:	b2c9      	uxtb	r1, r1
 8001394:	4a14      	ldr	r2, [pc, #80]	; (80013e8 <SSD1306_DrawPixel+0xd8>)
 8001396:	54d1      	strb	r1, [r2, r3]
 8001398:	e021      	b.n	80013de <SSD1306_DrawPixel+0xce>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800139a:	1dbb      	adds	r3, r7, #6
 800139c:	881a      	ldrh	r2, [r3, #0]
 800139e:	1d3b      	adds	r3, r7, #4
 80013a0:	881b      	ldrh	r3, [r3, #0]
 80013a2:	08db      	lsrs	r3, r3, #3
 80013a4:	b298      	uxth	r0, r3
 80013a6:	0003      	movs	r3, r0
 80013a8:	01db      	lsls	r3, r3, #7
 80013aa:	18d3      	adds	r3, r2, r3
 80013ac:	4a0e      	ldr	r2, [pc, #56]	; (80013e8 <SSD1306_DrawPixel+0xd8>)
 80013ae:	5cd3      	ldrb	r3, [r2, r3]
 80013b0:	b25b      	sxtb	r3, r3
 80013b2:	1d3a      	adds	r2, r7, #4
 80013b4:	8812      	ldrh	r2, [r2, #0]
 80013b6:	2107      	movs	r1, #7
 80013b8:	400a      	ands	r2, r1
 80013ba:	2101      	movs	r1, #1
 80013bc:	4091      	lsls	r1, r2
 80013be:	000a      	movs	r2, r1
 80013c0:	b252      	sxtb	r2, r2
 80013c2:	43d2      	mvns	r2, r2
 80013c4:	b252      	sxtb	r2, r2
 80013c6:	4013      	ands	r3, r2
 80013c8:	b259      	sxtb	r1, r3
 80013ca:	1dbb      	adds	r3, r7, #6
 80013cc:	881a      	ldrh	r2, [r3, #0]
 80013ce:	0003      	movs	r3, r0
 80013d0:	01db      	lsls	r3, r3, #7
 80013d2:	18d3      	adds	r3, r2, r3
 80013d4:	b2c9      	uxtb	r1, r1
 80013d6:	4a04      	ldr	r2, [pc, #16]	; (80013e8 <SSD1306_DrawPixel+0xd8>)
 80013d8:	54d1      	strb	r1, [r2, r3]
 80013da:	e000      	b.n	80013de <SSD1306_DrawPixel+0xce>
		return;
 80013dc:	46c0      	nop			; (mov r8, r8)
	}
}
 80013de:	46bd      	mov	sp, r7
 80013e0:	b003      	add	sp, #12
 80013e2:	bd90      	pop	{r4, r7, pc}
 80013e4:	200005ec 	.word	0x200005ec
 80013e8:	200001ec 	.word	0x200001ec

080013ec <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	0002      	movs	r2, r0
 80013f4:	1dbb      	adds	r3, r7, #6
 80013f6:	801a      	strh	r2, [r3, #0]
 80013f8:	1d3b      	adds	r3, r7, #4
 80013fa:	1c0a      	adds	r2, r1, #0
 80013fc:	801a      	strh	r2, [r3, #0]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80013fe:	4b06      	ldr	r3, [pc, #24]	; (8001418 <SSD1306_GotoXY+0x2c>)
 8001400:	1dba      	adds	r2, r7, #6
 8001402:	8812      	ldrh	r2, [r2, #0]
 8001404:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = y;
 8001406:	4b04      	ldr	r3, [pc, #16]	; (8001418 <SSD1306_GotoXY+0x2c>)
 8001408:	1d3a      	adds	r2, r7, #4
 800140a:	8812      	ldrh	r2, [r2, #0]
 800140c:	805a      	strh	r2, [r3, #2]
}
 800140e:	46c0      	nop			; (mov r8, r8)
 8001410:	46bd      	mov	sp, r7
 8001412:	b002      	add	sp, #8
 8001414:	bd80      	pop	{r7, pc}
 8001416:	46c0      	nop			; (mov r8, r8)
 8001418:	200005ec 	.word	0x200005ec

0800141c <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 800141c:	b580      	push	{r7, lr}
 800141e:	b086      	sub	sp, #24
 8001420:	af00      	add	r7, sp, #0
 8001422:	6039      	str	r1, [r7, #0]
 8001424:	0011      	movs	r1, r2
 8001426:	1dfb      	adds	r3, r7, #7
 8001428:	1c02      	adds	r2, r0, #0
 800142a:	701a      	strb	r2, [r3, #0]
 800142c:	1dbb      	adds	r3, r7, #6
 800142e:	1c0a      	adds	r2, r1, #0
 8001430:	701a      	strb	r2, [r3, #0]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001432:	4b3a      	ldr	r3, [pc, #232]	; (800151c <SSD1306_Putc+0x100>)
 8001434:	881b      	ldrh	r3, [r3, #0]
 8001436:	001a      	movs	r2, r3
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	18d3      	adds	r3, r2, r3
	if (
 800143e:	2b7f      	cmp	r3, #127	; 0x7f
 8001440:	dc07      	bgt.n	8001452 <SSD1306_Putc+0x36>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001442:	4b36      	ldr	r3, [pc, #216]	; (800151c <SSD1306_Putc+0x100>)
 8001444:	885b      	ldrh	r3, [r3, #2]
 8001446:	001a      	movs	r2, r3
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	785b      	ldrb	r3, [r3, #1]
 800144c:	18d3      	adds	r3, r2, r3
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 800144e:	2b3f      	cmp	r3, #63	; 0x3f
 8001450:	dd01      	ble.n	8001456 <SSD1306_Putc+0x3a>
	) {
		/* Error */
		return 0;
 8001452:	2300      	movs	r3, #0
 8001454:	e05e      	b.n	8001514 <SSD1306_Putc+0xf8>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001456:	2300      	movs	r3, #0
 8001458:	617b      	str	r3, [r7, #20]
 800145a:	e04a      	b.n	80014f2 <SSD1306_Putc+0xd6>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	685a      	ldr	r2, [r3, #4]
 8001460:	1dfb      	adds	r3, r7, #7
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	3b20      	subs	r3, #32
 8001466:	6839      	ldr	r1, [r7, #0]
 8001468:	7849      	ldrb	r1, [r1, #1]
 800146a:	434b      	muls	r3, r1
 800146c:	0019      	movs	r1, r3
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	18cb      	adds	r3, r1, r3
 8001472:	005b      	lsls	r3, r3, #1
 8001474:	18d3      	adds	r3, r2, r3
 8001476:	881b      	ldrh	r3, [r3, #0]
 8001478:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 800147a:	2300      	movs	r3, #0
 800147c:	613b      	str	r3, [r7, #16]
 800147e:	e02f      	b.n	80014e0 <SSD1306_Putc+0xc4>
			if ((b << j) & 0x8000) {
 8001480:	68fa      	ldr	r2, [r7, #12]
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	409a      	lsls	r2, r3
 8001486:	2380      	movs	r3, #128	; 0x80
 8001488:	021b      	lsls	r3, r3, #8
 800148a:	4013      	ands	r3, r2
 800148c:	d011      	beq.n	80014b2 <SSD1306_Putc+0x96>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 800148e:	4b23      	ldr	r3, [pc, #140]	; (800151c <SSD1306_Putc+0x100>)
 8001490:	881a      	ldrh	r2, [r3, #0]
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	b29b      	uxth	r3, r3
 8001496:	18d3      	adds	r3, r2, r3
 8001498:	b298      	uxth	r0, r3
 800149a:	4b20      	ldr	r3, [pc, #128]	; (800151c <SSD1306_Putc+0x100>)
 800149c:	885a      	ldrh	r2, [r3, #2]
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	b29b      	uxth	r3, r3
 80014a2:	18d3      	adds	r3, r2, r3
 80014a4:	b299      	uxth	r1, r3
 80014a6:	1dbb      	adds	r3, r7, #6
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	001a      	movs	r2, r3
 80014ac:	f7ff ff30 	bl	8001310 <SSD1306_DrawPixel>
 80014b0:	e013      	b.n	80014da <SSD1306_Putc+0xbe>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80014b2:	4b1a      	ldr	r3, [pc, #104]	; (800151c <SSD1306_Putc+0x100>)
 80014b4:	881a      	ldrh	r2, [r3, #0]
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	b29b      	uxth	r3, r3
 80014ba:	18d3      	adds	r3, r2, r3
 80014bc:	b298      	uxth	r0, r3
 80014be:	4b17      	ldr	r3, [pc, #92]	; (800151c <SSD1306_Putc+0x100>)
 80014c0:	885a      	ldrh	r2, [r3, #2]
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	b29b      	uxth	r3, r3
 80014c6:	18d3      	adds	r3, r2, r3
 80014c8:	b299      	uxth	r1, r3
 80014ca:	1dbb      	adds	r3, r7, #6
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	425a      	negs	r2, r3
 80014d0:	4153      	adcs	r3, r2
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	001a      	movs	r2, r3
 80014d6:	f7ff ff1b 	bl	8001310 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	3301      	adds	r3, #1
 80014de:	613b      	str	r3, [r7, #16]
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	001a      	movs	r2, r3
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	4293      	cmp	r3, r2
 80014ea:	d3c9      	bcc.n	8001480 <SSD1306_Putc+0x64>
	for (i = 0; i < Font->FontHeight; i++) {
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	3301      	adds	r3, #1
 80014f0:	617b      	str	r3, [r7, #20]
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	785b      	ldrb	r3, [r3, #1]
 80014f6:	001a      	movs	r2, r3
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d3ae      	bcc.n	800145c <SSD1306_Putc+0x40>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 80014fe:	4b07      	ldr	r3, [pc, #28]	; (800151c <SSD1306_Putc+0x100>)
 8001500:	881a      	ldrh	r2, [r3, #0]
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	b29b      	uxth	r3, r3
 8001508:	18d3      	adds	r3, r2, r3
 800150a:	b29a      	uxth	r2, r3
 800150c:	4b03      	ldr	r3, [pc, #12]	; (800151c <SSD1306_Putc+0x100>)
 800150e:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8001510:	1dfb      	adds	r3, r7, #7
 8001512:	781b      	ldrb	r3, [r3, #0]
}
 8001514:	0018      	movs	r0, r3
 8001516:	46bd      	mov	sp, r7
 8001518:	b006      	add	sp, #24
 800151a:	bd80      	pop	{r7, pc}
 800151c:	200005ec 	.word	0x200005ec

08001520 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001520:	b580      	push	{r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af00      	add	r7, sp, #0
 8001526:	60f8      	str	r0, [r7, #12]
 8001528:	60b9      	str	r1, [r7, #8]
 800152a:	1dfb      	adds	r3, r7, #7
 800152c:	701a      	strb	r2, [r3, #0]
	/* Write characters */
	while (*str) {
 800152e:	e013      	b.n	8001558 <SSD1306_Puts+0x38>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	7818      	ldrb	r0, [r3, #0]
 8001534:	1dfb      	adds	r3, r7, #7
 8001536:	781a      	ldrb	r2, [r3, #0]
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	0019      	movs	r1, r3
 800153c:	f7ff ff6e 	bl	800141c <SSD1306_Putc>
 8001540:	0003      	movs	r3, r0
 8001542:	001a      	movs	r2, r3
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	429a      	cmp	r2, r3
 800154a:	d002      	beq.n	8001552 <SSD1306_Puts+0x32>
			/* Return error */
			return *str;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	e008      	b.n	8001564 <SSD1306_Puts+0x44>
		}

		/* Increase string pointer */
		str++;
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	3301      	adds	r3, #1
 8001556:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d1e7      	bne.n	8001530 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	781b      	ldrb	r3, [r3, #0]
}
 8001564:	0018      	movs	r0, r3
 8001566:	46bd      	mov	sp, r7
 8001568:	b004      	add	sp, #16
 800156a:	bd80      	pop	{r7, pc}

0800156c <SSD1306_Clear>:
}



void SSD1306_Clear (void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8001570:	2000      	movs	r0, #0
 8001572:	f7ff feb3 	bl	80012dc <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8001576:	f7ff fe7d 	bl	8001274 <SSD1306_UpdateScreen>
}
 800157a:	46c0      	nop			; (mov r8, r8)
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}

08001580 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001586:	4b07      	ldr	r3, [pc, #28]	; (80015a4 <ssd1306_I2C_Init+0x24>)
 8001588:	607b      	str	r3, [r7, #4]
	while(p>0)
 800158a:	e002      	b.n	8001592 <ssd1306_I2C_Init+0x12>
		p--;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	3b01      	subs	r3, #1
 8001590:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d1f9      	bne.n	800158c <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001598:	46c0      	nop			; (mov r8, r8)
 800159a:	46c0      	nop			; (mov r8, r8)
 800159c:	46bd      	mov	sp, r7
 800159e:	b002      	add	sp, #8
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	46c0      	nop			; (mov r8, r8)
 80015a4:	0003d090 	.word	0x0003d090

080015a8 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80015a8:	b5b0      	push	{r4, r5, r7, lr}
 80015aa:	b0c6      	sub	sp, #280	; 0x118
 80015ac:	af02      	add	r7, sp, #8
 80015ae:	0004      	movs	r4, r0
 80015b0:	0008      	movs	r0, r1
 80015b2:	603a      	str	r2, [r7, #0]
 80015b4:	0019      	movs	r1, r3
 80015b6:	4b2d      	ldr	r3, [pc, #180]	; (800166c <ssd1306_I2C_WriteMulti+0xc4>)
 80015b8:	2588      	movs	r5, #136	; 0x88
 80015ba:	006d      	lsls	r5, r5, #1
 80015bc:	195b      	adds	r3, r3, r5
 80015be:	19db      	adds	r3, r3, r7
 80015c0:	1c22      	adds	r2, r4, #0
 80015c2:	701a      	strb	r2, [r3, #0]
 80015c4:	4b2a      	ldr	r3, [pc, #168]	; (8001670 <ssd1306_I2C_WriteMulti+0xc8>)
 80015c6:	002c      	movs	r4, r5
 80015c8:	191b      	adds	r3, r3, r4
 80015ca:	19db      	adds	r3, r3, r7
 80015cc:	1c02      	adds	r2, r0, #0
 80015ce:	701a      	strb	r2, [r3, #0]
 80015d0:	4b28      	ldr	r3, [pc, #160]	; (8001674 <ssd1306_I2C_WriteMulti+0xcc>)
 80015d2:	0020      	movs	r0, r4
 80015d4:	181b      	adds	r3, r3, r0
 80015d6:	19db      	adds	r3, r3, r7
 80015d8:	1c0a      	adds	r2, r1, #0
 80015da:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 80015dc:	4b26      	ldr	r3, [pc, #152]	; (8001678 <ssd1306_I2C_WriteMulti+0xd0>)
 80015de:	181b      	adds	r3, r3, r0
 80015e0:	19db      	adds	r3, r3, r7
 80015e2:	4a23      	ldr	r2, [pc, #140]	; (8001670 <ssd1306_I2C_WriteMulti+0xc8>)
 80015e4:	1812      	adds	r2, r2, r0
 80015e6:	19d2      	adds	r2, r2, r7
 80015e8:	7812      	ldrb	r2, [r2, #0]
 80015ea:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 80015ec:	2310      	movs	r3, #16
 80015ee:	33ff      	adds	r3, #255	; 0xff
 80015f0:	18fb      	adds	r3, r7, r3
 80015f2:	2200      	movs	r2, #0
 80015f4:	701a      	strb	r2, [r3, #0]
 80015f6:	e014      	b.n	8001622 <ssd1306_I2C_WriteMulti+0x7a>
dt[i+1] = data[i];
 80015f8:	2010      	movs	r0, #16
 80015fa:	30ff      	adds	r0, #255	; 0xff
 80015fc:	183b      	adds	r3, r7, r0
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	683a      	ldr	r2, [r7, #0]
 8001602:	18d2      	adds	r2, r2, r3
 8001604:	183b      	adds	r3, r7, r0
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	3301      	adds	r3, #1
 800160a:	7811      	ldrb	r1, [r2, #0]
 800160c:	4a1a      	ldr	r2, [pc, #104]	; (8001678 <ssd1306_I2C_WriteMulti+0xd0>)
 800160e:	2488      	movs	r4, #136	; 0x88
 8001610:	0064      	lsls	r4, r4, #1
 8001612:	1912      	adds	r2, r2, r4
 8001614:	19d2      	adds	r2, r2, r7
 8001616:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001618:	183b      	adds	r3, r7, r0
 800161a:	781a      	ldrb	r2, [r3, #0]
 800161c:	183b      	adds	r3, r7, r0
 800161e:	3201      	adds	r2, #1
 8001620:	701a      	strb	r2, [r3, #0]
 8001622:	2310      	movs	r3, #16
 8001624:	33ff      	adds	r3, #255	; 0xff
 8001626:	18fb      	adds	r3, r7, r3
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	b29b      	uxth	r3, r3
 800162c:	4a11      	ldr	r2, [pc, #68]	; (8001674 <ssd1306_I2C_WriteMulti+0xcc>)
 800162e:	2188      	movs	r1, #136	; 0x88
 8001630:	0049      	lsls	r1, r1, #1
 8001632:	1852      	adds	r2, r2, r1
 8001634:	19d2      	adds	r2, r2, r7
 8001636:	8812      	ldrh	r2, [r2, #0]
 8001638:	429a      	cmp	r2, r3
 800163a:	d8dd      	bhi.n	80015f8 <ssd1306_I2C_WriteMulti+0x50>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 800163c:	4b0b      	ldr	r3, [pc, #44]	; (800166c <ssd1306_I2C_WriteMulti+0xc4>)
 800163e:	000a      	movs	r2, r1
 8001640:	189b      	adds	r3, r3, r2
 8001642:	19db      	adds	r3, r3, r7
 8001644:	781b      	ldrb	r3, [r3, #0]
 8001646:	b299      	uxth	r1, r3
 8001648:	4b0a      	ldr	r3, [pc, #40]	; (8001674 <ssd1306_I2C_WriteMulti+0xcc>)
 800164a:	189b      	adds	r3, r3, r2
 800164c:	19db      	adds	r3, r3, r7
 800164e:	881b      	ldrh	r3, [r3, #0]
 8001650:	3301      	adds	r3, #1
 8001652:	b29b      	uxth	r3, r3
 8001654:	220c      	movs	r2, #12
 8001656:	18ba      	adds	r2, r7, r2
 8001658:	4808      	ldr	r0, [pc, #32]	; (800167c <ssd1306_I2C_WriteMulti+0xd4>)
 800165a:	240a      	movs	r4, #10
 800165c:	9400      	str	r4, [sp, #0]
 800165e:	f001 f8a9 	bl	80027b4 <HAL_I2C_Master_Transmit>
}
 8001662:	46c0      	nop			; (mov r8, r8)
 8001664:	46bd      	mov	sp, r7
 8001666:	b044      	add	sp, #272	; 0x110
 8001668:	bdb0      	pop	{r4, r5, r7, pc}
 800166a:	46c0      	nop			; (mov r8, r8)
 800166c:	fffffef7 	.word	0xfffffef7
 8001670:	fffffef6 	.word	0xfffffef6
 8001674:	fffffef4 	.word	0xfffffef4
 8001678:	fffffefc 	.word	0xfffffefc
 800167c:	2000014c 	.word	0x2000014c

08001680 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001680:	b590      	push	{r4, r7, lr}
 8001682:	b087      	sub	sp, #28
 8001684:	af02      	add	r7, sp, #8
 8001686:	0004      	movs	r4, r0
 8001688:	0008      	movs	r0, r1
 800168a:	0011      	movs	r1, r2
 800168c:	1dfb      	adds	r3, r7, #7
 800168e:	1c22      	adds	r2, r4, #0
 8001690:	701a      	strb	r2, [r3, #0]
 8001692:	1dbb      	adds	r3, r7, #6
 8001694:	1c02      	adds	r2, r0, #0
 8001696:	701a      	strb	r2, [r3, #0]
 8001698:	1d7b      	adds	r3, r7, #5
 800169a:	1c0a      	adds	r2, r1, #0
 800169c:	701a      	strb	r2, [r3, #0]
	uint8_t dt[2];
	dt[0] = reg;
 800169e:	200c      	movs	r0, #12
 80016a0:	183b      	adds	r3, r7, r0
 80016a2:	1dba      	adds	r2, r7, #6
 80016a4:	7812      	ldrb	r2, [r2, #0]
 80016a6:	701a      	strb	r2, [r3, #0]
	dt[1] = data;
 80016a8:	183b      	adds	r3, r7, r0
 80016aa:	1d7a      	adds	r2, r7, #5
 80016ac:	7812      	ldrb	r2, [r2, #0]
 80016ae:	705a      	strb	r2, [r3, #1]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 80016b0:	1dfb      	adds	r3, r7, #7
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	b299      	uxth	r1, r3
 80016b6:	183a      	adds	r2, r7, r0
 80016b8:	4804      	ldr	r0, [pc, #16]	; (80016cc <ssd1306_I2C_Write+0x4c>)
 80016ba:	230a      	movs	r3, #10
 80016bc:	9300      	str	r3, [sp, #0]
 80016be:	2302      	movs	r3, #2
 80016c0:	f001 f878 	bl	80027b4 <HAL_I2C_Master_Transmit>
}
 80016c4:	46c0      	nop			; (mov r8, r8)
 80016c6:	46bd      	mov	sp, r7
 80016c8:	b005      	add	sp, #20
 80016ca:	bd90      	pop	{r4, r7, pc}
 80016cc:	2000014c 	.word	0x2000014c

080016d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016d4:	4b07      	ldr	r3, [pc, #28]	; (80016f4 <HAL_MspInit+0x24>)
 80016d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80016d8:	4b06      	ldr	r3, [pc, #24]	; (80016f4 <HAL_MspInit+0x24>)
 80016da:	2101      	movs	r1, #1
 80016dc:	430a      	orrs	r2, r1
 80016de:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80016e0:	4b04      	ldr	r3, [pc, #16]	; (80016f4 <HAL_MspInit+0x24>)
 80016e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80016e4:	4b03      	ldr	r3, [pc, #12]	; (80016f4 <HAL_MspInit+0x24>)
 80016e6:	2180      	movs	r1, #128	; 0x80
 80016e8:	0549      	lsls	r1, r1, #21
 80016ea:	430a      	orrs	r2, r1
 80016ec:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ee:	46c0      	nop			; (mov r8, r8)
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	40021000 	.word	0x40021000

080016f8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80016f8:	b590      	push	{r4, r7, lr}
 80016fa:	b089      	sub	sp, #36	; 0x24
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001700:	240c      	movs	r4, #12
 8001702:	193b      	adds	r3, r7, r4
 8001704:	0018      	movs	r0, r3
 8001706:	2314      	movs	r3, #20
 8001708:	001a      	movs	r2, r3
 800170a:	2100      	movs	r1, #0
 800170c:	f003 f9ee 	bl	8004aec <memset>
  if(hadc->Instance==ADC1)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a14      	ldr	r2, [pc, #80]	; (8001768 <HAL_ADC_MspInit+0x70>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d122      	bne.n	8001760 <HAL_ADC_MspInit+0x68>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800171a:	4b14      	ldr	r3, [pc, #80]	; (800176c <HAL_ADC_MspInit+0x74>)
 800171c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800171e:	4b13      	ldr	r3, [pc, #76]	; (800176c <HAL_ADC_MspInit+0x74>)
 8001720:	2180      	movs	r1, #128	; 0x80
 8001722:	0089      	lsls	r1, r1, #2
 8001724:	430a      	orrs	r2, r1
 8001726:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001728:	4b10      	ldr	r3, [pc, #64]	; (800176c <HAL_ADC_MspInit+0x74>)
 800172a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800172c:	4b0f      	ldr	r3, [pc, #60]	; (800176c <HAL_ADC_MspInit+0x74>)
 800172e:	2101      	movs	r1, #1
 8001730:	430a      	orrs	r2, r1
 8001732:	62da      	str	r2, [r3, #44]	; 0x2c
 8001734:	4b0d      	ldr	r3, [pc, #52]	; (800176c <HAL_ADC_MspInit+0x74>)
 8001736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001738:	2201      	movs	r2, #1
 800173a:	4013      	ands	r3, r2
 800173c:	60bb      	str	r3, [r7, #8]
 800173e:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001740:	193b      	adds	r3, r7, r4
 8001742:	2201      	movs	r2, #1
 8001744:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001746:	193b      	adds	r3, r7, r4
 8001748:	2203      	movs	r2, #3
 800174a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174c:	193b      	adds	r3, r7, r4
 800174e:	2200      	movs	r2, #0
 8001750:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001752:	193a      	adds	r2, r7, r4
 8001754:	23a0      	movs	r3, #160	; 0xa0
 8001756:	05db      	lsls	r3, r3, #23
 8001758:	0011      	movs	r1, r2
 800175a:	0018      	movs	r0, r3
 800175c:	f000 fe00 	bl	8002360 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001760:	46c0      	nop			; (mov r8, r8)
 8001762:	46bd      	mov	sp, r7
 8001764:	b009      	add	sp, #36	; 0x24
 8001766:	bd90      	pop	{r4, r7, pc}
 8001768:	40012400 	.word	0x40012400
 800176c:	40021000 	.word	0x40021000

08001770 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001770:	b590      	push	{r4, r7, lr}
 8001772:	b089      	sub	sp, #36	; 0x24
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001778:	240c      	movs	r4, #12
 800177a:	193b      	adds	r3, r7, r4
 800177c:	0018      	movs	r0, r3
 800177e:	2314      	movs	r3, #20
 8001780:	001a      	movs	r2, r3
 8001782:	2100      	movs	r1, #0
 8001784:	f003 f9b2 	bl	8004aec <memset>
  if(hi2c->Instance==I2C1)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a17      	ldr	r2, [pc, #92]	; (80017ec <HAL_I2C_MspInit+0x7c>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d128      	bne.n	80017e4 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001792:	4b17      	ldr	r3, [pc, #92]	; (80017f0 <HAL_I2C_MspInit+0x80>)
 8001794:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001796:	4b16      	ldr	r3, [pc, #88]	; (80017f0 <HAL_I2C_MspInit+0x80>)
 8001798:	2102      	movs	r1, #2
 800179a:	430a      	orrs	r2, r1
 800179c:	62da      	str	r2, [r3, #44]	; 0x2c
 800179e:	4b14      	ldr	r3, [pc, #80]	; (80017f0 <HAL_I2C_MspInit+0x80>)
 80017a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017a2:	2202      	movs	r2, #2
 80017a4:	4013      	ands	r3, r2
 80017a6:	60bb      	str	r3, [r7, #8]
 80017a8:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80017aa:	0021      	movs	r1, r4
 80017ac:	187b      	adds	r3, r7, r1
 80017ae:	22c0      	movs	r2, #192	; 0xc0
 80017b0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017b2:	187b      	adds	r3, r7, r1
 80017b4:	2212      	movs	r2, #18
 80017b6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b8:	187b      	adds	r3, r7, r1
 80017ba:	2200      	movs	r2, #0
 80017bc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017be:	187b      	adds	r3, r7, r1
 80017c0:	2203      	movs	r2, #3
 80017c2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80017c4:	187b      	adds	r3, r7, r1
 80017c6:	2201      	movs	r2, #1
 80017c8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017ca:	187b      	adds	r3, r7, r1
 80017cc:	4a09      	ldr	r2, [pc, #36]	; (80017f4 <HAL_I2C_MspInit+0x84>)
 80017ce:	0019      	movs	r1, r3
 80017d0:	0010      	movs	r0, r2
 80017d2:	f000 fdc5 	bl	8002360 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017d6:	4b06      	ldr	r3, [pc, #24]	; (80017f0 <HAL_I2C_MspInit+0x80>)
 80017d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80017da:	4b05      	ldr	r3, [pc, #20]	; (80017f0 <HAL_I2C_MspInit+0x80>)
 80017dc:	2180      	movs	r1, #128	; 0x80
 80017de:	0389      	lsls	r1, r1, #14
 80017e0:	430a      	orrs	r2, r1
 80017e2:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80017e4:	46c0      	nop			; (mov r8, r8)
 80017e6:	46bd      	mov	sp, r7
 80017e8:	b009      	add	sp, #36	; 0x24
 80017ea:	bd90      	pop	{r4, r7, pc}
 80017ec:	40005400 	.word	0x40005400
 80017f0:	40021000 	.word	0x40021000
 80017f4:	50000400 	.word	0x50000400

080017f8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a0a      	ldr	r2, [pc, #40]	; (8001830 <HAL_RTC_MspInit+0x38>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d10e      	bne.n	8001828 <HAL_RTC_MspInit+0x30>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800180a:	4b0a      	ldr	r3, [pc, #40]	; (8001834 <HAL_RTC_MspInit+0x3c>)
 800180c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800180e:	4b09      	ldr	r3, [pc, #36]	; (8001834 <HAL_RTC_MspInit+0x3c>)
 8001810:	2180      	movs	r1, #128	; 0x80
 8001812:	02c9      	lsls	r1, r1, #11
 8001814:	430a      	orrs	r2, r1
 8001816:	651a      	str	r2, [r3, #80]	; 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8001818:	2200      	movs	r2, #0
 800181a:	2100      	movs	r1, #0
 800181c:	2002      	movs	r0, #2
 800181e:	f000 fd6d 	bl	80022fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8001822:	2002      	movs	r0, #2
 8001824:	f000 fd7f 	bl	8002326 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001828:	46c0      	nop			; (mov r8, r8)
 800182a:	46bd      	mov	sp, r7
 800182c:	b002      	add	sp, #8
 800182e:	bd80      	pop	{r7, pc}
 8001830:	40002800 	.word	0x40002800
 8001834:	40021000 	.word	0x40021000

08001838 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800183c:	e7fe      	b.n	800183c <NMI_Handler+0x4>

0800183e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800183e:	b580      	push	{r7, lr}
 8001840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001842:	e7fe      	b.n	8001842 <HardFault_Handler+0x4>

08001844 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001848:	46c0      	nop			; (mov r8, r8)
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}

0800184e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800184e:	b580      	push	{r7, lr}
 8001850:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001852:	46c0      	nop			; (mov r8, r8)
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}

08001858 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800185c:	f000 f8ca 	bl	80019f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001860:	46c0      	nop			; (mov r8, r8)
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
	...

08001868 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 800186c:	4b03      	ldr	r3, [pc, #12]	; (800187c <RTC_IRQHandler+0x14>)
 800186e:	0018      	movs	r0, r3
 8001870:	f002 ffb8 	bl	80047e4 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8001874:	46c0      	nop			; (mov r8, r8)
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	46c0      	nop			; (mov r8, r8)
 800187c:	200001a0 	.word	0x200001a0

08001880 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b086      	sub	sp, #24
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001888:	4a14      	ldr	r2, [pc, #80]	; (80018dc <_sbrk+0x5c>)
 800188a:	4b15      	ldr	r3, [pc, #84]	; (80018e0 <_sbrk+0x60>)
 800188c:	1ad3      	subs	r3, r2, r3
 800188e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001894:	4b13      	ldr	r3, [pc, #76]	; (80018e4 <_sbrk+0x64>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d102      	bne.n	80018a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800189c:	4b11      	ldr	r3, [pc, #68]	; (80018e4 <_sbrk+0x64>)
 800189e:	4a12      	ldr	r2, [pc, #72]	; (80018e8 <_sbrk+0x68>)
 80018a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018a2:	4b10      	ldr	r3, [pc, #64]	; (80018e4 <_sbrk+0x64>)
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	18d3      	adds	r3, r2, r3
 80018aa:	693a      	ldr	r2, [r7, #16]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d207      	bcs.n	80018c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018b0:	f003 f8f2 	bl	8004a98 <__errno>
 80018b4:	0003      	movs	r3, r0
 80018b6:	220c      	movs	r2, #12
 80018b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018ba:	2301      	movs	r3, #1
 80018bc:	425b      	negs	r3, r3
 80018be:	e009      	b.n	80018d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018c0:	4b08      	ldr	r3, [pc, #32]	; (80018e4 <_sbrk+0x64>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018c6:	4b07      	ldr	r3, [pc, #28]	; (80018e4 <_sbrk+0x64>)
 80018c8:	681a      	ldr	r2, [r3, #0]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	18d2      	adds	r2, r2, r3
 80018ce:	4b05      	ldr	r3, [pc, #20]	; (80018e4 <_sbrk+0x64>)
 80018d0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80018d2:	68fb      	ldr	r3, [r7, #12]
}
 80018d4:	0018      	movs	r0, r3
 80018d6:	46bd      	mov	sp, r7
 80018d8:	b006      	add	sp, #24
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	20002000 	.word	0x20002000
 80018e0:	00000400 	.word	0x00000400
 80018e4:	200005f4 	.word	0x200005f4
 80018e8:	20000610 	.word	0x20000610

080018ec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018f0:	46c0      	nop			; (mov r8, r8)
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
	...

080018f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 80018f8:	480d      	ldr	r0, [pc, #52]	; (8001930 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80018fa:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80018fc:	f7ff fff6 	bl	80018ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001900:	480c      	ldr	r0, [pc, #48]	; (8001934 <LoopForever+0x6>)
  ldr r1, =_edata
 8001902:	490d      	ldr	r1, [pc, #52]	; (8001938 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001904:	4a0d      	ldr	r2, [pc, #52]	; (800193c <LoopForever+0xe>)
  movs r3, #0
 8001906:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001908:	e002      	b.n	8001910 <LoopCopyDataInit>

0800190a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800190a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800190c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800190e:	3304      	adds	r3, #4

08001910 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001910:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001912:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001914:	d3f9      	bcc.n	800190a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001916:	4a0a      	ldr	r2, [pc, #40]	; (8001940 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001918:	4c0a      	ldr	r4, [pc, #40]	; (8001944 <LoopForever+0x16>)
  movs r3, #0
 800191a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800191c:	e001      	b.n	8001922 <LoopFillZerobss>

0800191e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800191e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001920:	3204      	adds	r2, #4

08001922 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001922:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001924:	d3fb      	bcc.n	800191e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001926:	f003 f8bd 	bl	8004aa4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800192a:	f7ff f83f 	bl	80009ac <main>

0800192e <LoopForever>:

LoopForever:
    b LoopForever
 800192e:	e7fe      	b.n	800192e <LoopForever>
  ldr   r0, =_estack
 8001930:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001934:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001938:	200000d4 	.word	0x200000d4
  ldr r2, =_sidata
 800193c:	08006d94 	.word	0x08006d94
  ldr r2, =_sbss
 8001940:	200000d4 	.word	0x200000d4
  ldr r4, =_ebss
 8001944:	2000060c 	.word	0x2000060c

08001948 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001948:	e7fe      	b.n	8001948 <ADC1_COMP_IRQHandler>
	...

0800194c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001952:	1dfb      	adds	r3, r7, #7
 8001954:	2200      	movs	r2, #0
 8001956:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001958:	4b0b      	ldr	r3, [pc, #44]	; (8001988 <HAL_Init+0x3c>)
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	4b0a      	ldr	r3, [pc, #40]	; (8001988 <HAL_Init+0x3c>)
 800195e:	2140      	movs	r1, #64	; 0x40
 8001960:	430a      	orrs	r2, r1
 8001962:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001964:	2003      	movs	r0, #3
 8001966:	f000 f811 	bl	800198c <HAL_InitTick>
 800196a:	1e03      	subs	r3, r0, #0
 800196c:	d003      	beq.n	8001976 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800196e:	1dfb      	adds	r3, r7, #7
 8001970:	2201      	movs	r2, #1
 8001972:	701a      	strb	r2, [r3, #0]
 8001974:	e001      	b.n	800197a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001976:	f7ff feab 	bl	80016d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800197a:	1dfb      	adds	r3, r7, #7
 800197c:	781b      	ldrb	r3, [r3, #0]
}
 800197e:	0018      	movs	r0, r3
 8001980:	46bd      	mov	sp, r7
 8001982:	b002      	add	sp, #8
 8001984:	bd80      	pop	{r7, pc}
 8001986:	46c0      	nop			; (mov r8, r8)
 8001988:	40022000 	.word	0x40022000

0800198c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800198c:	b590      	push	{r4, r7, lr}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001994:	4b14      	ldr	r3, [pc, #80]	; (80019e8 <HAL_InitTick+0x5c>)
 8001996:	681c      	ldr	r4, [r3, #0]
 8001998:	4b14      	ldr	r3, [pc, #80]	; (80019ec <HAL_InitTick+0x60>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	0019      	movs	r1, r3
 800199e:	23fa      	movs	r3, #250	; 0xfa
 80019a0:	0098      	lsls	r0, r3, #2
 80019a2:	f7fe fbbb 	bl	800011c <__udivsi3>
 80019a6:	0003      	movs	r3, r0
 80019a8:	0019      	movs	r1, r3
 80019aa:	0020      	movs	r0, r4
 80019ac:	f7fe fbb6 	bl	800011c <__udivsi3>
 80019b0:	0003      	movs	r3, r0
 80019b2:	0018      	movs	r0, r3
 80019b4:	f000 fcc7 	bl	8002346 <HAL_SYSTICK_Config>
 80019b8:	1e03      	subs	r3, r0, #0
 80019ba:	d001      	beq.n	80019c0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80019bc:	2301      	movs	r3, #1
 80019be:	e00f      	b.n	80019e0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2b03      	cmp	r3, #3
 80019c4:	d80b      	bhi.n	80019de <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019c6:	6879      	ldr	r1, [r7, #4]
 80019c8:	2301      	movs	r3, #1
 80019ca:	425b      	negs	r3, r3
 80019cc:	2200      	movs	r2, #0
 80019ce:	0018      	movs	r0, r3
 80019d0:	f000 fc94 	bl	80022fc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019d4:	4b06      	ldr	r3, [pc, #24]	; (80019f0 <HAL_InitTick+0x64>)
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019da:	2300      	movs	r3, #0
 80019dc:	e000      	b.n	80019e0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80019de:	2301      	movs	r3, #1
}
 80019e0:	0018      	movs	r0, r3
 80019e2:	46bd      	mov	sp, r7
 80019e4:	b003      	add	sp, #12
 80019e6:	bd90      	pop	{r4, r7, pc}
 80019e8:	20000064 	.word	0x20000064
 80019ec:	2000006c 	.word	0x2000006c
 80019f0:	20000068 	.word	0x20000068

080019f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019f8:	4b05      	ldr	r3, [pc, #20]	; (8001a10 <HAL_IncTick+0x1c>)
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	001a      	movs	r2, r3
 80019fe:	4b05      	ldr	r3, [pc, #20]	; (8001a14 <HAL_IncTick+0x20>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	18d2      	adds	r2, r2, r3
 8001a04:	4b03      	ldr	r3, [pc, #12]	; (8001a14 <HAL_IncTick+0x20>)
 8001a06:	601a      	str	r2, [r3, #0]
}
 8001a08:	46c0      	nop			; (mov r8, r8)
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	46c0      	nop			; (mov r8, r8)
 8001a10:	2000006c 	.word	0x2000006c
 8001a14:	200005f8 	.word	0x200005f8

08001a18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
  return uwTick;
 8001a1c:	4b02      	ldr	r3, [pc, #8]	; (8001a28 <HAL_GetTick+0x10>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
}
 8001a20:	0018      	movs	r0, r3
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	46c0      	nop			; (mov r8, r8)
 8001a28:	200005f8 	.word	0x200005f8

08001a2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a34:	f7ff fff0 	bl	8001a18 <HAL_GetTick>
 8001a38:	0003      	movs	r3, r0
 8001a3a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	3301      	adds	r3, #1
 8001a44:	d005      	beq.n	8001a52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a46:	4b0a      	ldr	r3, [pc, #40]	; (8001a70 <HAL_Delay+0x44>)
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	001a      	movs	r2, r3
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	189b      	adds	r3, r3, r2
 8001a50:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a52:	46c0      	nop			; (mov r8, r8)
 8001a54:	f7ff ffe0 	bl	8001a18 <HAL_GetTick>
 8001a58:	0002      	movs	r2, r0
 8001a5a:	68bb      	ldr	r3, [r7, #8]
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	68fa      	ldr	r2, [r7, #12]
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d8f7      	bhi.n	8001a54 <HAL_Delay+0x28>
  {
  }
}
 8001a64:	46c0      	nop			; (mov r8, r8)
 8001a66:	46c0      	nop			; (mov r8, r8)
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	b004      	add	sp, #16
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	46c0      	nop			; (mov r8, r8)
 8001a70:	2000006c 	.word	0x2000006c

08001a74 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b082      	sub	sp, #8
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d101      	bne.n	8001a86 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8001a82:	2301      	movs	r3, #1
 8001a84:	e159      	b.n	8001d3a <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d10a      	bne.n	8001aa4 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2200      	movs	r2, #0
 8001a92:	659a      	str	r2, [r3, #88]	; 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2250      	movs	r2, #80	; 0x50
 8001a98:	2100      	movs	r1, #0
 8001a9a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	0018      	movs	r0, r3
 8001aa0:	f7ff fe2a 	bl	80016f8 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001aa8:	2210      	movs	r2, #16
 8001aaa:	4013      	ands	r3, r2
 8001aac:	2b10      	cmp	r3, #16
 8001aae:	d005      	beq.n	8001abc <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	689b      	ldr	r3, [r3, #8]
 8001ab6:	2204      	movs	r2, #4
 8001ab8:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001aba:	d00b      	beq.n	8001ad4 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ac0:	2210      	movs	r2, #16
 8001ac2:	431a      	orrs	r2, r3
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2250      	movs	r2, #80	; 0x50
 8001acc:	2100      	movs	r1, #0
 8001ace:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	e132      	b.n	8001d3a <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ad8:	4a9a      	ldr	r2, [pc, #616]	; (8001d44 <HAL_ADC_Init+0x2d0>)
 8001ada:	4013      	ands	r3, r2
 8001adc:	2202      	movs	r2, #2
 8001ade:	431a      	orrs	r2, r3
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	2203      	movs	r2, #3
 8001aec:	4013      	ands	r3, r2
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	d108      	bne.n	8001b04 <HAL_ADC_Init+0x90>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	2201      	movs	r2, #1
 8001afa:	4013      	ands	r3, r2
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	d101      	bne.n	8001b04 <HAL_ADC_Init+0x90>
 8001b00:	2301      	movs	r3, #1
 8001b02:	e000      	b.n	8001b06 <HAL_ADC_Init+0x92>
 8001b04:	2300      	movs	r3, #0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d149      	bne.n	8001b9e <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	685a      	ldr	r2, [r3, #4]
 8001b0e:	23c0      	movs	r3, #192	; 0xc0
 8001b10:	061b      	lsls	r3, r3, #24
 8001b12:	429a      	cmp	r2, r3
 8001b14:	d00b      	beq.n	8001b2e <HAL_ADC_Init+0xba>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	685a      	ldr	r2, [r3, #4]
 8001b1a:	2380      	movs	r3, #128	; 0x80
 8001b1c:	05db      	lsls	r3, r3, #23
 8001b1e:	429a      	cmp	r2, r3
 8001b20:	d005      	beq.n	8001b2e <HAL_ADC_Init+0xba>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	685a      	ldr	r2, [r3, #4]
 8001b26:	2380      	movs	r3, #128	; 0x80
 8001b28:	061b      	lsls	r3, r3, #24
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d111      	bne.n	8001b52 <HAL_ADC_Init+0xde>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	691a      	ldr	r2, [r3, #16]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	0092      	lsls	r2, r2, #2
 8001b3a:	0892      	lsrs	r2, r2, #2
 8001b3c:	611a      	str	r2, [r3, #16]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	6919      	ldr	r1, [r3, #16]
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	685a      	ldr	r2, [r3, #4]
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	430a      	orrs	r2, r1
 8001b4e:	611a      	str	r2, [r3, #16]
 8001b50:	e014      	b.n	8001b7c <HAL_ADC_Init+0x108>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	691a      	ldr	r2, [r3, #16]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	0092      	lsls	r2, r2, #2
 8001b5e:	0892      	lsrs	r2, r2, #2
 8001b60:	611a      	str	r2, [r3, #16]
 8001b62:	4b79      	ldr	r3, [pc, #484]	; (8001d48 <HAL_ADC_Init+0x2d4>)
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	4b78      	ldr	r3, [pc, #480]	; (8001d48 <HAL_ADC_Init+0x2d4>)
 8001b68:	4978      	ldr	r1, [pc, #480]	; (8001d4c <HAL_ADC_Init+0x2d8>)
 8001b6a:	400a      	ands	r2, r1
 8001b6c:	601a      	str	r2, [r3, #0]
 8001b6e:	4b76      	ldr	r3, [pc, #472]	; (8001d48 <HAL_ADC_Init+0x2d4>)
 8001b70:	6819      	ldr	r1, [r3, #0]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	685a      	ldr	r2, [r3, #4]
 8001b76:	4b74      	ldr	r3, [pc, #464]	; (8001d48 <HAL_ADC_Init+0x2d4>)
 8001b78:	430a      	orrs	r2, r1
 8001b7a:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	68da      	ldr	r2, [r3, #12]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2118      	movs	r1, #24
 8001b88:	438a      	bics	r2, r1
 8001b8a:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	68d9      	ldr	r1, [r3, #12]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	689a      	ldr	r2, [r3, #8]
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	430a      	orrs	r2, r1
 8001b9c:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8001b9e:	4b6a      	ldr	r3, [pc, #424]	; (8001d48 <HAL_ADC_Init+0x2d4>)
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	4b69      	ldr	r3, [pc, #420]	; (8001d48 <HAL_ADC_Init+0x2d4>)
 8001ba4:	496a      	ldr	r1, [pc, #424]	; (8001d50 <HAL_ADC_Init+0x2dc>)
 8001ba6:	400a      	ands	r2, r1
 8001ba8:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 8001baa:	4b67      	ldr	r3, [pc, #412]	; (8001d48 <HAL_ADC_Init+0x2d4>)
 8001bac:	6819      	ldr	r1, [r3, #0]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bb2:	065a      	lsls	r2, r3, #25
 8001bb4:	4b64      	ldr	r3, [pc, #400]	; (8001d48 <HAL_ADC_Init+0x2d4>)
 8001bb6:	430a      	orrs	r2, r1
 8001bb8:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	689a      	ldr	r2, [r3, #8]
 8001bc0:	2380      	movs	r3, #128	; 0x80
 8001bc2:	055b      	lsls	r3, r3, #21
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	d108      	bne.n	8001bda <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	689a      	ldr	r2, [r3, #8]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	2180      	movs	r1, #128	; 0x80
 8001bd4:	0549      	lsls	r1, r1, #21
 8001bd6:	430a      	orrs	r2, r1
 8001bd8:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	68da      	ldr	r2, [r3, #12]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	495b      	ldr	r1, [pc, #364]	; (8001d54 <HAL_ADC_Init+0x2e0>)
 8001be6:	400a      	ands	r2, r1
 8001be8:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	68d9      	ldr	r1, [r3, #12]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	691b      	ldr	r3, [r3, #16]
 8001bf8:	2b02      	cmp	r3, #2
 8001bfa:	d101      	bne.n	8001c00 <HAL_ADC_Init+0x18c>
 8001bfc:	2304      	movs	r3, #4
 8001bfe:	e000      	b.n	8001c02 <HAL_ADC_Init+0x18e>
 8001c00:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001c02:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2020      	movs	r0, #32
 8001c08:	5c1b      	ldrb	r3, [r3, r0]
 8001c0a:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001c0c:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	202c      	movs	r0, #44	; 0x2c
 8001c12:	5c1b      	ldrb	r3, [r3, r0]
 8001c14:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001c16:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001c1c:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	699b      	ldr	r3, [r3, #24]
 8001c22:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8001c24:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	69db      	ldr	r3, [r3, #28]
 8001c2a:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001c2c:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	430a      	orrs	r2, r1
 8001c34:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c3a:	23c2      	movs	r3, #194	; 0xc2
 8001c3c:	33ff      	adds	r3, #255	; 0xff
 8001c3e:	429a      	cmp	r2, r3
 8001c40:	d00b      	beq.n	8001c5a <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	68d9      	ldr	r1, [r3, #12]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001c50:	431a      	orrs	r2, r3
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	430a      	orrs	r2, r1
 8001c58:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2221      	movs	r2, #33	; 0x21
 8001c5e:	5c9b      	ldrb	r3, [r3, r2]
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d11a      	bne.n	8001c9a <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2220      	movs	r2, #32
 8001c68:	5c9b      	ldrb	r3, [r3, r2]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d109      	bne.n	8001c82 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	68da      	ldr	r2, [r3, #12]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	2180      	movs	r1, #128	; 0x80
 8001c7a:	0249      	lsls	r1, r1, #9
 8001c7c:	430a      	orrs	r2, r1
 8001c7e:	60da      	str	r2, [r3, #12]
 8001c80:	e00b      	b.n	8001c9a <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c86:	2220      	movs	r2, #32
 8001c88:	431a      	orrs	r2, r3
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c92:	2201      	movs	r2, #1
 8001c94:	431a      	orrs	r2, r3
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d11f      	bne.n	8001ce2 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	691a      	ldr	r2, [r3, #16]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	492a      	ldr	r1, [pc, #168]	; (8001d58 <HAL_ADC_Init+0x2e4>)
 8001cae:	400a      	ands	r2, r1
 8001cb0:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	6919      	ldr	r1, [r3, #16]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                              hadc->Init.Oversample.RightBitShift             |
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001cc0:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                              hadc->Init.Oversample.RightBitShift             |
 8001cc6:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	430a      	orrs	r2, r1
 8001cce:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	691a      	ldr	r2, [r3, #16]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	2101      	movs	r1, #1
 8001cdc:	430a      	orrs	r2, r1
 8001cde:	611a      	str	r2, [r3, #16]
 8001ce0:	e00e      	b.n	8001d00 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	691b      	ldr	r3, [r3, #16]
 8001ce8:	2201      	movs	r2, #1
 8001cea:	4013      	ands	r3, r2
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	d107      	bne.n	8001d00 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	691a      	ldr	r2, [r3, #16]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	2101      	movs	r1, #1
 8001cfc:	438a      	bics	r2, r1
 8001cfe:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	695a      	ldr	r2, [r3, #20]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	2107      	movs	r1, #7
 8001d0c:	438a      	bics	r2, r1
 8001d0e:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	6959      	ldr	r1, [r3, #20]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	430a      	orrs	r2, r1
 8001d20:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2200      	movs	r2, #0
 8001d26:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d2c:	2203      	movs	r2, #3
 8001d2e:	4393      	bics	r3, r2
 8001d30:	2201      	movs	r2, #1
 8001d32:	431a      	orrs	r2, r3
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8001d38:	2300      	movs	r3, #0
}
 8001d3a:	0018      	movs	r0, r3
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	b002      	add	sp, #8
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	46c0      	nop			; (mov r8, r8)
 8001d44:	fffffefd 	.word	0xfffffefd
 8001d48:	40012708 	.word	0x40012708
 8001d4c:	ffc3ffff 	.word	0xffc3ffff
 8001d50:	fdffffff 	.word	0xfdffffff
 8001d54:	fffe0219 	.word	0xfffe0219
 8001d58:	fffffc03 	.word	0xfffffc03

08001d5c <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001d5c:	b590      	push	{r4, r7, lr}
 8001d5e:	b085      	sub	sp, #20
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d64:	230f      	movs	r3, #15
 8001d66:	18fb      	adds	r3, r7, r3
 8001d68:	2200      	movs	r2, #0
 8001d6a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	2204      	movs	r2, #4
 8001d74:	4013      	ands	r3, r2
 8001d76:	d138      	bne.n	8001dea <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2250      	movs	r2, #80	; 0x50
 8001d7c:	5c9b      	ldrb	r3, [r3, r2]
 8001d7e:	2b01      	cmp	r3, #1
 8001d80:	d101      	bne.n	8001d86 <HAL_ADC_Start+0x2a>
 8001d82:	2302      	movs	r3, #2
 8001d84:	e038      	b.n	8001df8 <HAL_ADC_Start+0x9c>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2250      	movs	r2, #80	; 0x50
 8001d8a:	2101      	movs	r1, #1
 8001d8c:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	69db      	ldr	r3, [r3, #28]
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d007      	beq.n	8001da6 <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8001d96:	230f      	movs	r3, #15
 8001d98:	18fc      	adds	r4, r7, r3
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	0018      	movs	r0, r3
 8001d9e:	f000 f979 	bl	8002094 <ADC_Enable>
 8001da2:	0003      	movs	r3, r0
 8001da4:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001da6:	230f      	movs	r3, #15
 8001da8:	18fb      	adds	r3, r7, r3
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d120      	bne.n	8001df2 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001db4:	4a12      	ldr	r2, [pc, #72]	; (8001e00 <HAL_ADC_Start+0xa4>)
 8001db6:	4013      	ands	r3, r2
 8001db8:	2280      	movs	r2, #128	; 0x80
 8001dba:	0052      	lsls	r2, r2, #1
 8001dbc:	431a      	orrs	r2, r3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	659a      	str	r2, [r3, #88]	; 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2250      	movs	r2, #80	; 0x50
 8001dcc:	2100      	movs	r1, #0
 8001dce:	5499      	strb	r1, [r3, r2]

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	221c      	movs	r2, #28
 8001dd6:	601a      	str	r2, [r3, #0]

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	689a      	ldr	r2, [r3, #8]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	2104      	movs	r1, #4
 8001de4:	430a      	orrs	r2, r1
 8001de6:	609a      	str	r2, [r3, #8]
 8001de8:	e003      	b.n	8001df2 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001dea:	230f      	movs	r3, #15
 8001dec:	18fb      	adds	r3, r7, r3
 8001dee:	2202      	movs	r2, #2
 8001df0:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8001df2:	230f      	movs	r3, #15
 8001df4:	18fb      	adds	r3, r7, r3
 8001df6:	781b      	ldrb	r3, [r3, #0]
}
 8001df8:	0018      	movs	r0, r3
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	b005      	add	sp, #20
 8001dfe:	bd90      	pop	{r4, r7, pc}
 8001e00:	fffff0fe 	.word	0xfffff0fe

08001e04 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b084      	sub	sp, #16
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
 8001e0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 8001e12:	2300      	movs	r3, #0
 8001e14:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	695b      	ldr	r3, [r3, #20]
 8001e1a:	2b08      	cmp	r3, #8
 8001e1c:	d102      	bne.n	8001e24 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8001e1e:	2308      	movs	r3, #8
 8001e20:	60fb      	str	r3, [r7, #12]
 8001e22:	e014      	b.n	8001e4e <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	68db      	ldr	r3, [r3, #12]
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	2b01      	cmp	r3, #1
 8001e30:	d10b      	bne.n	8001e4a <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e36:	2220      	movs	r2, #32
 8001e38:	431a      	orrs	r2, r3
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2250      	movs	r2, #80	; 0x50
 8001e42:	2100      	movs	r1, #0
 8001e44:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e072      	b.n	8001f30 <HAL_ADC_PollForConversion+0x12c>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8001e4a:	230c      	movs	r3, #12
 8001e4c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001e4e:	f7ff fde3 	bl	8001a18 <HAL_GetTick>
 8001e52:	0003      	movs	r3, r0
 8001e54:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001e56:	e01f      	b.n	8001e98 <HAL_ADC_PollForConversion+0x94>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	d01c      	beq.n	8001e98 <HAL_ADC_PollForConversion+0x94>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d007      	beq.n	8001e74 <HAL_ADC_PollForConversion+0x70>
 8001e64:	f7ff fdd8 	bl	8001a18 <HAL_GetTick>
 8001e68:	0002      	movs	r2, r0
 8001e6a:	68bb      	ldr	r3, [r7, #8]
 8001e6c:	1ad3      	subs	r3, r2, r3
 8001e6e:	683a      	ldr	r2, [r7, #0]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d211      	bcs.n	8001e98 <HAL_ADC_PollForConversion+0x94>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	68fa      	ldr	r2, [r7, #12]
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	d10b      	bne.n	8001e98 <HAL_ADC_PollForConversion+0x94>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e84:	2204      	movs	r2, #4
 8001e86:	431a      	orrs	r2, r3
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2250      	movs	r2, #80	; 0x50
 8001e90:	2100      	movs	r1, #0
 8001e92:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8001e94:	2303      	movs	r3, #3
 8001e96:	e04b      	b.n	8001f30 <HAL_ADC_PollForConversion+0x12c>
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	68fa      	ldr	r2, [r7, #12]
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	d0d9      	beq.n	8001e58 <HAL_ADC_PollForConversion+0x54>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ea8:	2280      	movs	r2, #128	; 0x80
 8001eaa:	0092      	lsls	r2, r2, #2
 8001eac:	431a      	orrs	r2, r3
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	68da      	ldr	r2, [r3, #12]
 8001eb8:	23c0      	movs	r3, #192	; 0xc0
 8001eba:	011b      	lsls	r3, r3, #4
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	d12e      	bne.n	8001f1e <HAL_ADC_PollForConversion+0x11a>
      (hadc->Init.ContinuousConvMode == DISABLE))
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2220      	movs	r2, #32
 8001ec4:	5c9b      	ldrb	r3, [r3, r2]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d129      	bne.n	8001f1e <HAL_ADC_PollForConversion+0x11a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	2208      	movs	r2, #8
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	2b08      	cmp	r3, #8
 8001ed6:	d122      	bne.n	8001f1e <HAL_ADC_PollForConversion+0x11a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	2204      	movs	r2, #4
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	d110      	bne.n	8001f06 <HAL_ADC_PollForConversion+0x102>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	685a      	ldr	r2, [r3, #4]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	210c      	movs	r1, #12
 8001ef0:	438a      	bics	r2, r1
 8001ef2:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ef8:	4a0f      	ldr	r2, [pc, #60]	; (8001f38 <HAL_ADC_PollForConversion+0x134>)
 8001efa:	4013      	ands	r3, r2
 8001efc:	2201      	movs	r2, #1
 8001efe:	431a      	orrs	r2, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	655a      	str	r2, [r3, #84]	; 0x54
 8001f04:	e00b      	b.n	8001f1e <HAL_ADC_PollForConversion+0x11a>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f0a:	2220      	movs	r2, #32
 8001f0c:	431a      	orrs	r2, r3
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f16:	2201      	movs	r2, #1
 8001f18:	431a      	orrs	r2, r3
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	699b      	ldr	r3, [r3, #24]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d103      	bne.n	8001f2e <HAL_ADC_PollForConversion+0x12a>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	220c      	movs	r2, #12
 8001f2c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f2e:	2300      	movs	r3, #0
}
 8001f30:	0018      	movs	r0, r3
 8001f32:	46bd      	mov	sp, r7
 8001f34:	b004      	add	sp, #16
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	fffffefe 	.word	0xfffffefe

08001f3c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001f4a:	0018      	movs	r0, r3
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	b002      	add	sp, #8
 8001f50:	bd80      	pop	{r7, pc}
	...

08001f54 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
 8001f5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2250      	movs	r2, #80	; 0x50
 8001f62:	5c9b      	ldrb	r3, [r3, r2]
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	d101      	bne.n	8001f6c <HAL_ADC_ConfigChannel+0x18>
 8001f68:	2302      	movs	r3, #2
 8001f6a:	e085      	b.n	8002078 <HAL_ADC_ConfigChannel+0x124>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2250      	movs	r2, #80	; 0x50
 8001f70:	2101      	movs	r1, #1
 8001f72:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	2204      	movs	r2, #4
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	d00b      	beq.n	8001f98 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f84:	2220      	movs	r2, #32
 8001f86:	431a      	orrs	r2, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2250      	movs	r2, #80	; 0x50
 8001f90:	2100      	movs	r1, #0
 8001f92:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
 8001f96:	e06f      	b.n	8002078 <HAL_ADC_ConfigChannel+0x124>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	4a38      	ldr	r2, [pc, #224]	; (8002080 <HAL_ADC_ConfigChannel+0x12c>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d035      	beq.n	800200e <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	035b      	lsls	r3, r3, #13
 8001fae:	0b5a      	lsrs	r2, r3, #13
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	430a      	orrs	r2, r1
 8001fb6:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	2380      	movs	r3, #128	; 0x80
 8001fbe:	02db      	lsls	r3, r3, #11
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	d009      	beq.n	8001fd8 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 8001fc4:	4b2f      	ldr	r3, [pc, #188]	; (8002084 <HAL_ADC_ConfigChannel+0x130>)
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	4b2e      	ldr	r3, [pc, #184]	; (8002084 <HAL_ADC_ConfigChannel+0x130>)
 8001fca:	2180      	movs	r1, #128	; 0x80
 8001fcc:	0409      	lsls	r1, r1, #16
 8001fce:	430a      	orrs	r2, r1
 8001fd0:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8001fd2:	200a      	movs	r0, #10
 8001fd4:	f000 f8c6 	bl	8002164 <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	2380      	movs	r3, #128	; 0x80
 8001fde:	029b      	lsls	r3, r3, #10
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	d006      	beq.n	8001ff2 <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 8001fe4:	4b27      	ldr	r3, [pc, #156]	; (8002084 <HAL_ADC_ConfigChannel+0x130>)
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	4b26      	ldr	r3, [pc, #152]	; (8002084 <HAL_ADC_ConfigChannel+0x130>)
 8001fea:	2180      	movs	r1, #128	; 0x80
 8001fec:	03c9      	lsls	r1, r1, #15
 8001fee:	430a      	orrs	r2, r1
 8001ff0:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	681a      	ldr	r2, [r3, #0]
 8001ff6:	2380      	movs	r3, #128	; 0x80
 8001ff8:	025b      	lsls	r3, r3, #9
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	d037      	beq.n	800206e <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;
 8001ffe:	4b21      	ldr	r3, [pc, #132]	; (8002084 <HAL_ADC_ConfigChannel+0x130>)
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	4b20      	ldr	r3, [pc, #128]	; (8002084 <HAL_ADC_ConfigChannel+0x130>)
 8002004:	2180      	movs	r1, #128	; 0x80
 8002006:	0449      	lsls	r1, r1, #17
 8002008:	430a      	orrs	r2, r1
 800200a:	601a      	str	r2, [r3, #0]
 800200c:	e02f      	b.n	800206e <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	035b      	lsls	r3, r3, #13
 800201a:	0b5b      	lsrs	r3, r3, #13
 800201c:	43d9      	mvns	r1, r3
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	400a      	ands	r2, r1
 8002024:	629a      	str	r2, [r3, #40]	; 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	2380      	movs	r3, #128	; 0x80
 800202c:	02db      	lsls	r3, r3, #11
 800202e:	4013      	ands	r3, r2
 8002030:	d005      	beq.n	800203e <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 8002032:	4b14      	ldr	r3, [pc, #80]	; (8002084 <HAL_ADC_ConfigChannel+0x130>)
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	4b13      	ldr	r3, [pc, #76]	; (8002084 <HAL_ADC_ConfigChannel+0x130>)
 8002038:	4913      	ldr	r1, [pc, #76]	; (8002088 <HAL_ADC_ConfigChannel+0x134>)
 800203a:	400a      	ands	r2, r1
 800203c:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	2380      	movs	r3, #128	; 0x80
 8002044:	029b      	lsls	r3, r3, #10
 8002046:	4013      	ands	r3, r2
 8002048:	d005      	beq.n	8002056 <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 800204a:	4b0e      	ldr	r3, [pc, #56]	; (8002084 <HAL_ADC_ConfigChannel+0x130>)
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	4b0d      	ldr	r3, [pc, #52]	; (8002084 <HAL_ADC_ConfigChannel+0x130>)
 8002050:	490e      	ldr	r1, [pc, #56]	; (800208c <HAL_ADC_ConfigChannel+0x138>)
 8002052:	400a      	ands	r2, r1
 8002054:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	2380      	movs	r3, #128	; 0x80
 800205c:	025b      	lsls	r3, r3, #9
 800205e:	4013      	ands	r3, r2
 8002060:	d005      	beq.n	800206e <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;
 8002062:	4b08      	ldr	r3, [pc, #32]	; (8002084 <HAL_ADC_ConfigChannel+0x130>)
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	4b07      	ldr	r3, [pc, #28]	; (8002084 <HAL_ADC_ConfigChannel+0x130>)
 8002068:	4909      	ldr	r1, [pc, #36]	; (8002090 <HAL_ADC_ConfigChannel+0x13c>)
 800206a:	400a      	ands	r2, r1
 800206c:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2250      	movs	r2, #80	; 0x50
 8002072:	2100      	movs	r1, #0
 8002074:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8002076:	2300      	movs	r3, #0
}
 8002078:	0018      	movs	r0, r3
 800207a:	46bd      	mov	sp, r7
 800207c:	b002      	add	sp, #8
 800207e:	bd80      	pop	{r7, pc}
 8002080:	00001001 	.word	0x00001001
 8002084:	40012708 	.word	0x40012708
 8002088:	ff7fffff 	.word	0xff7fffff
 800208c:	ffbfffff 	.word	0xffbfffff
 8002090:	feffffff 	.word	0xfeffffff

08002094 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b084      	sub	sp, #16
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800209c:	2300      	movs	r3, #0
 800209e:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	2203      	movs	r2, #3
 80020a8:	4013      	ands	r3, r2
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d108      	bne.n	80020c0 <ADC_Enable+0x2c>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	2201      	movs	r2, #1
 80020b6:	4013      	ands	r3, r2
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d101      	bne.n	80020c0 <ADC_Enable+0x2c>
 80020bc:	2301      	movs	r3, #1
 80020be:	e000      	b.n	80020c2 <ADC_Enable+0x2e>
 80020c0:	2300      	movs	r3, #0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d146      	bne.n	8002154 <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	4a24      	ldr	r2, [pc, #144]	; (8002160 <ADC_Enable+0xcc>)
 80020ce:	4013      	ands	r3, r2
 80020d0:	d00d      	beq.n	80020ee <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020d6:	2210      	movs	r2, #16
 80020d8:	431a      	orrs	r2, r3
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020e2:	2201      	movs	r2, #1
 80020e4:	431a      	orrs	r2, r3
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	e033      	b.n	8002156 <ADC_Enable+0xc2>
    }

    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	689a      	ldr	r2, [r3, #8]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	2101      	movs	r1, #1
 80020fa:	430a      	orrs	r2, r1
 80020fc:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 80020fe:	2001      	movs	r0, #1
 8002100:	f000 f830 	bl	8002164 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8002104:	f7ff fc88 	bl	8001a18 <HAL_GetTick>
 8002108:	0003      	movs	r3, r0
 800210a:	60fb      	str	r3, [r7, #12]

    /* Wait for ADC effectively enabled */
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800210c:	e01b      	b.n	8002146 <ADC_Enable+0xb2>
    {
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800210e:	f7ff fc83 	bl	8001a18 <HAL_GetTick>
 8002112:	0002      	movs	r2, r0
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	1ad3      	subs	r3, r2, r3
 8002118:	2b0a      	cmp	r3, #10
 800211a:	d914      	bls.n	8002146 <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	2201      	movs	r2, #1
 8002124:	4013      	ands	r3, r2
 8002126:	2b01      	cmp	r3, #1
 8002128:	d00d      	beq.n	8002146 <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800212e:	2210      	movs	r2, #16
 8002130:	431a      	orrs	r2, r3
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800213a:	2201      	movs	r2, #1
 800213c:	431a      	orrs	r2, r3
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e007      	b.n	8002156 <ADC_Enable+0xc2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	2201      	movs	r2, #1
 800214e:	4013      	ands	r3, r2
 8002150:	2b01      	cmp	r3, #1
 8002152:	d1dc      	bne.n	800210e <ADC_Enable+0x7a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002154:	2300      	movs	r3, #0
}
 8002156:	0018      	movs	r0, r3
 8002158:	46bd      	mov	sp, r7
 800215a:	b004      	add	sp, #16
 800215c:	bd80      	pop	{r7, pc}
 800215e:	46c0      	nop			; (mov r8, r8)
 8002160:	80000017 	.word	0x80000017

08002164 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 800216c:	4b0b      	ldr	r3, [pc, #44]	; (800219c <ADC_DelayMicroSecond+0x38>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	490b      	ldr	r1, [pc, #44]	; (80021a0 <ADC_DelayMicroSecond+0x3c>)
 8002172:	0018      	movs	r0, r3
 8002174:	f7fd ffd2 	bl	800011c <__udivsi3>
 8002178:	0003      	movs	r3, r0
 800217a:	001a      	movs	r2, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	4353      	muls	r3, r2
 8002180:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 8002182:	e002      	b.n	800218a <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	3b01      	subs	r3, #1
 8002188:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d1f9      	bne.n	8002184 <ADC_DelayMicroSecond+0x20>
  }
}
 8002190:	46c0      	nop			; (mov r8, r8)
 8002192:	46c0      	nop			; (mov r8, r8)
 8002194:	46bd      	mov	sp, r7
 8002196:	b004      	add	sp, #16
 8002198:	bd80      	pop	{r7, pc}
 800219a:	46c0      	nop			; (mov r8, r8)
 800219c:	20000064 	.word	0x20000064
 80021a0:	000f4240 	.word	0x000f4240

080021a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	0002      	movs	r2, r0
 80021ac:	1dfb      	adds	r3, r7, #7
 80021ae:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80021b0:	1dfb      	adds	r3, r7, #7
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	2b7f      	cmp	r3, #127	; 0x7f
 80021b6:	d809      	bhi.n	80021cc <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021b8:	1dfb      	adds	r3, r7, #7
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	001a      	movs	r2, r3
 80021be:	231f      	movs	r3, #31
 80021c0:	401a      	ands	r2, r3
 80021c2:	4b04      	ldr	r3, [pc, #16]	; (80021d4 <__NVIC_EnableIRQ+0x30>)
 80021c4:	2101      	movs	r1, #1
 80021c6:	4091      	lsls	r1, r2
 80021c8:	000a      	movs	r2, r1
 80021ca:	601a      	str	r2, [r3, #0]
  }
}
 80021cc:	46c0      	nop			; (mov r8, r8)
 80021ce:	46bd      	mov	sp, r7
 80021d0:	b002      	add	sp, #8
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	e000e100 	.word	0xe000e100

080021d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021d8:	b590      	push	{r4, r7, lr}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	0002      	movs	r2, r0
 80021e0:	6039      	str	r1, [r7, #0]
 80021e2:	1dfb      	adds	r3, r7, #7
 80021e4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80021e6:	1dfb      	adds	r3, r7, #7
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	2b7f      	cmp	r3, #127	; 0x7f
 80021ec:	d828      	bhi.n	8002240 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80021ee:	4a2f      	ldr	r2, [pc, #188]	; (80022ac <__NVIC_SetPriority+0xd4>)
 80021f0:	1dfb      	adds	r3, r7, #7
 80021f2:	781b      	ldrb	r3, [r3, #0]
 80021f4:	b25b      	sxtb	r3, r3
 80021f6:	089b      	lsrs	r3, r3, #2
 80021f8:	33c0      	adds	r3, #192	; 0xc0
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	589b      	ldr	r3, [r3, r2]
 80021fe:	1dfa      	adds	r2, r7, #7
 8002200:	7812      	ldrb	r2, [r2, #0]
 8002202:	0011      	movs	r1, r2
 8002204:	2203      	movs	r2, #3
 8002206:	400a      	ands	r2, r1
 8002208:	00d2      	lsls	r2, r2, #3
 800220a:	21ff      	movs	r1, #255	; 0xff
 800220c:	4091      	lsls	r1, r2
 800220e:	000a      	movs	r2, r1
 8002210:	43d2      	mvns	r2, r2
 8002212:	401a      	ands	r2, r3
 8002214:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	019b      	lsls	r3, r3, #6
 800221a:	22ff      	movs	r2, #255	; 0xff
 800221c:	401a      	ands	r2, r3
 800221e:	1dfb      	adds	r3, r7, #7
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	0018      	movs	r0, r3
 8002224:	2303      	movs	r3, #3
 8002226:	4003      	ands	r3, r0
 8002228:	00db      	lsls	r3, r3, #3
 800222a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800222c:	481f      	ldr	r0, [pc, #124]	; (80022ac <__NVIC_SetPriority+0xd4>)
 800222e:	1dfb      	adds	r3, r7, #7
 8002230:	781b      	ldrb	r3, [r3, #0]
 8002232:	b25b      	sxtb	r3, r3
 8002234:	089b      	lsrs	r3, r3, #2
 8002236:	430a      	orrs	r2, r1
 8002238:	33c0      	adds	r3, #192	; 0xc0
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800223e:	e031      	b.n	80022a4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002240:	4a1b      	ldr	r2, [pc, #108]	; (80022b0 <__NVIC_SetPriority+0xd8>)
 8002242:	1dfb      	adds	r3, r7, #7
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	0019      	movs	r1, r3
 8002248:	230f      	movs	r3, #15
 800224a:	400b      	ands	r3, r1
 800224c:	3b08      	subs	r3, #8
 800224e:	089b      	lsrs	r3, r3, #2
 8002250:	3306      	adds	r3, #6
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	18d3      	adds	r3, r2, r3
 8002256:	3304      	adds	r3, #4
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	1dfa      	adds	r2, r7, #7
 800225c:	7812      	ldrb	r2, [r2, #0]
 800225e:	0011      	movs	r1, r2
 8002260:	2203      	movs	r2, #3
 8002262:	400a      	ands	r2, r1
 8002264:	00d2      	lsls	r2, r2, #3
 8002266:	21ff      	movs	r1, #255	; 0xff
 8002268:	4091      	lsls	r1, r2
 800226a:	000a      	movs	r2, r1
 800226c:	43d2      	mvns	r2, r2
 800226e:	401a      	ands	r2, r3
 8002270:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	019b      	lsls	r3, r3, #6
 8002276:	22ff      	movs	r2, #255	; 0xff
 8002278:	401a      	ands	r2, r3
 800227a:	1dfb      	adds	r3, r7, #7
 800227c:	781b      	ldrb	r3, [r3, #0]
 800227e:	0018      	movs	r0, r3
 8002280:	2303      	movs	r3, #3
 8002282:	4003      	ands	r3, r0
 8002284:	00db      	lsls	r3, r3, #3
 8002286:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002288:	4809      	ldr	r0, [pc, #36]	; (80022b0 <__NVIC_SetPriority+0xd8>)
 800228a:	1dfb      	adds	r3, r7, #7
 800228c:	781b      	ldrb	r3, [r3, #0]
 800228e:	001c      	movs	r4, r3
 8002290:	230f      	movs	r3, #15
 8002292:	4023      	ands	r3, r4
 8002294:	3b08      	subs	r3, #8
 8002296:	089b      	lsrs	r3, r3, #2
 8002298:	430a      	orrs	r2, r1
 800229a:	3306      	adds	r3, #6
 800229c:	009b      	lsls	r3, r3, #2
 800229e:	18c3      	adds	r3, r0, r3
 80022a0:	3304      	adds	r3, #4
 80022a2:	601a      	str	r2, [r3, #0]
}
 80022a4:	46c0      	nop			; (mov r8, r8)
 80022a6:	46bd      	mov	sp, r7
 80022a8:	b003      	add	sp, #12
 80022aa:	bd90      	pop	{r4, r7, pc}
 80022ac:	e000e100 	.word	0xe000e100
 80022b0:	e000ed00 	.word	0xe000ed00

080022b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	1e5a      	subs	r2, r3, #1
 80022c0:	2380      	movs	r3, #128	; 0x80
 80022c2:	045b      	lsls	r3, r3, #17
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d301      	bcc.n	80022cc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022c8:	2301      	movs	r3, #1
 80022ca:	e010      	b.n	80022ee <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022cc:	4b0a      	ldr	r3, [pc, #40]	; (80022f8 <SysTick_Config+0x44>)
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	3a01      	subs	r2, #1
 80022d2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022d4:	2301      	movs	r3, #1
 80022d6:	425b      	negs	r3, r3
 80022d8:	2103      	movs	r1, #3
 80022da:	0018      	movs	r0, r3
 80022dc:	f7ff ff7c 	bl	80021d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022e0:	4b05      	ldr	r3, [pc, #20]	; (80022f8 <SysTick_Config+0x44>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022e6:	4b04      	ldr	r3, [pc, #16]	; (80022f8 <SysTick_Config+0x44>)
 80022e8:	2207      	movs	r2, #7
 80022ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022ec:	2300      	movs	r3, #0
}
 80022ee:	0018      	movs	r0, r3
 80022f0:	46bd      	mov	sp, r7
 80022f2:	b002      	add	sp, #8
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	46c0      	nop			; (mov r8, r8)
 80022f8:	e000e010 	.word	0xe000e010

080022fc <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b084      	sub	sp, #16
 8002300:	af00      	add	r7, sp, #0
 8002302:	60b9      	str	r1, [r7, #8]
 8002304:	607a      	str	r2, [r7, #4]
 8002306:	210f      	movs	r1, #15
 8002308:	187b      	adds	r3, r7, r1
 800230a:	1c02      	adds	r2, r0, #0
 800230c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800230e:	68ba      	ldr	r2, [r7, #8]
 8002310:	187b      	adds	r3, r7, r1
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	b25b      	sxtb	r3, r3
 8002316:	0011      	movs	r1, r2
 8002318:	0018      	movs	r0, r3
 800231a:	f7ff ff5d 	bl	80021d8 <__NVIC_SetPriority>
}
 800231e:	46c0      	nop			; (mov r8, r8)
 8002320:	46bd      	mov	sp, r7
 8002322:	b004      	add	sp, #16
 8002324:	bd80      	pop	{r7, pc}

08002326 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002326:	b580      	push	{r7, lr}
 8002328:	b082      	sub	sp, #8
 800232a:	af00      	add	r7, sp, #0
 800232c:	0002      	movs	r2, r0
 800232e:	1dfb      	adds	r3, r7, #7
 8002330:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002332:	1dfb      	adds	r3, r7, #7
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	b25b      	sxtb	r3, r3
 8002338:	0018      	movs	r0, r3
 800233a:	f7ff ff33 	bl	80021a4 <__NVIC_EnableIRQ>
}
 800233e:	46c0      	nop			; (mov r8, r8)
 8002340:	46bd      	mov	sp, r7
 8002342:	b002      	add	sp, #8
 8002344:	bd80      	pop	{r7, pc}

08002346 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002346:	b580      	push	{r7, lr}
 8002348:	b082      	sub	sp, #8
 800234a:	af00      	add	r7, sp, #0
 800234c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	0018      	movs	r0, r3
 8002352:	f7ff ffaf 	bl	80022b4 <SysTick_Config>
 8002356:	0003      	movs	r3, r0
}
 8002358:	0018      	movs	r0, r3
 800235a:	46bd      	mov	sp, r7
 800235c:	b002      	add	sp, #8
 800235e:	bd80      	pop	{r7, pc}

08002360 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b086      	sub	sp, #24
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800236a:	2300      	movs	r3, #0
 800236c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800236e:	2300      	movs	r3, #0
 8002370:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8002372:	2300      	movs	r3, #0
 8002374:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002376:	e14f      	b.n	8002618 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	2101      	movs	r1, #1
 800237e:	697a      	ldr	r2, [r7, #20]
 8002380:	4091      	lsls	r1, r2
 8002382:	000a      	movs	r2, r1
 8002384:	4013      	ands	r3, r2
 8002386:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d100      	bne.n	8002390 <HAL_GPIO_Init+0x30>
 800238e:	e140      	b.n	8002612 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	2203      	movs	r2, #3
 8002396:	4013      	ands	r3, r2
 8002398:	2b01      	cmp	r3, #1
 800239a:	d005      	beq.n	80023a8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	2203      	movs	r2, #3
 80023a2:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80023a4:	2b02      	cmp	r3, #2
 80023a6:	d130      	bne.n	800240a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	005b      	lsls	r3, r3, #1
 80023b2:	2203      	movs	r2, #3
 80023b4:	409a      	lsls	r2, r3
 80023b6:	0013      	movs	r3, r2
 80023b8:	43da      	mvns	r2, r3
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	4013      	ands	r3, r2
 80023be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	68da      	ldr	r2, [r3, #12]
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	005b      	lsls	r3, r3, #1
 80023c8:	409a      	lsls	r2, r3
 80023ca:	0013      	movs	r3, r2
 80023cc:	693a      	ldr	r2, [r7, #16]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	693a      	ldr	r2, [r7, #16]
 80023d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023de:	2201      	movs	r2, #1
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	409a      	lsls	r2, r3
 80023e4:	0013      	movs	r3, r2
 80023e6:	43da      	mvns	r2, r3
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	4013      	ands	r3, r2
 80023ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	091b      	lsrs	r3, r3, #4
 80023f4:	2201      	movs	r2, #1
 80023f6:	401a      	ands	r2, r3
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	409a      	lsls	r2, r3
 80023fc:	0013      	movs	r3, r2
 80023fe:	693a      	ldr	r2, [r7, #16]
 8002400:	4313      	orrs	r3, r2
 8002402:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	693a      	ldr	r2, [r7, #16]
 8002408:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	2203      	movs	r2, #3
 8002410:	4013      	ands	r3, r2
 8002412:	2b03      	cmp	r3, #3
 8002414:	d017      	beq.n	8002446 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	68db      	ldr	r3, [r3, #12]
 800241a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	005b      	lsls	r3, r3, #1
 8002420:	2203      	movs	r2, #3
 8002422:	409a      	lsls	r2, r3
 8002424:	0013      	movs	r3, r2
 8002426:	43da      	mvns	r2, r3
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	4013      	ands	r3, r2
 800242c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	689a      	ldr	r2, [r3, #8]
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	005b      	lsls	r3, r3, #1
 8002436:	409a      	lsls	r2, r3
 8002438:	0013      	movs	r3, r2
 800243a:	693a      	ldr	r2, [r7, #16]
 800243c:	4313      	orrs	r3, r2
 800243e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	693a      	ldr	r2, [r7, #16]
 8002444:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	2203      	movs	r2, #3
 800244c:	4013      	ands	r3, r2
 800244e:	2b02      	cmp	r3, #2
 8002450:	d123      	bne.n	800249a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	08da      	lsrs	r2, r3, #3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	3208      	adds	r2, #8
 800245a:	0092      	lsls	r2, r2, #2
 800245c:	58d3      	ldr	r3, [r2, r3]
 800245e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	2207      	movs	r2, #7
 8002464:	4013      	ands	r3, r2
 8002466:	009b      	lsls	r3, r3, #2
 8002468:	220f      	movs	r2, #15
 800246a:	409a      	lsls	r2, r3
 800246c:	0013      	movs	r3, r2
 800246e:	43da      	mvns	r2, r3
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	4013      	ands	r3, r2
 8002474:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	691a      	ldr	r2, [r3, #16]
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	2107      	movs	r1, #7
 800247e:	400b      	ands	r3, r1
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	409a      	lsls	r2, r3
 8002484:	0013      	movs	r3, r2
 8002486:	693a      	ldr	r2, [r7, #16]
 8002488:	4313      	orrs	r3, r2
 800248a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	08da      	lsrs	r2, r3, #3
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	3208      	adds	r2, #8
 8002494:	0092      	lsls	r2, r2, #2
 8002496:	6939      	ldr	r1, [r7, #16]
 8002498:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	2203      	movs	r2, #3
 80024a6:	409a      	lsls	r2, r3
 80024a8:	0013      	movs	r3, r2
 80024aa:	43da      	mvns	r2, r3
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	4013      	ands	r3, r2
 80024b0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	2203      	movs	r2, #3
 80024b8:	401a      	ands	r2, r3
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	005b      	lsls	r3, r3, #1
 80024be:	409a      	lsls	r2, r3
 80024c0:	0013      	movs	r3, r2
 80024c2:	693a      	ldr	r2, [r7, #16]
 80024c4:	4313      	orrs	r3, r2
 80024c6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	693a      	ldr	r2, [r7, #16]
 80024cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	685a      	ldr	r2, [r3, #4]
 80024d2:	23c0      	movs	r3, #192	; 0xc0
 80024d4:	029b      	lsls	r3, r3, #10
 80024d6:	4013      	ands	r3, r2
 80024d8:	d100      	bne.n	80024dc <HAL_GPIO_Init+0x17c>
 80024da:	e09a      	b.n	8002612 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024dc:	4b54      	ldr	r3, [pc, #336]	; (8002630 <HAL_GPIO_Init+0x2d0>)
 80024de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80024e0:	4b53      	ldr	r3, [pc, #332]	; (8002630 <HAL_GPIO_Init+0x2d0>)
 80024e2:	2101      	movs	r1, #1
 80024e4:	430a      	orrs	r2, r1
 80024e6:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80024e8:	4a52      	ldr	r2, [pc, #328]	; (8002634 <HAL_GPIO_Init+0x2d4>)
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	089b      	lsrs	r3, r3, #2
 80024ee:	3302      	adds	r3, #2
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	589b      	ldr	r3, [r3, r2]
 80024f4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	2203      	movs	r2, #3
 80024fa:	4013      	ands	r3, r2
 80024fc:	009b      	lsls	r3, r3, #2
 80024fe:	220f      	movs	r2, #15
 8002500:	409a      	lsls	r2, r3
 8002502:	0013      	movs	r3, r2
 8002504:	43da      	mvns	r2, r3
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	4013      	ands	r3, r2
 800250a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800250c:	687a      	ldr	r2, [r7, #4]
 800250e:	23a0      	movs	r3, #160	; 0xa0
 8002510:	05db      	lsls	r3, r3, #23
 8002512:	429a      	cmp	r2, r3
 8002514:	d019      	beq.n	800254a <HAL_GPIO_Init+0x1ea>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4a47      	ldr	r2, [pc, #284]	; (8002638 <HAL_GPIO_Init+0x2d8>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d013      	beq.n	8002546 <HAL_GPIO_Init+0x1e6>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4a46      	ldr	r2, [pc, #280]	; (800263c <HAL_GPIO_Init+0x2dc>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d00d      	beq.n	8002542 <HAL_GPIO_Init+0x1e2>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	4a45      	ldr	r2, [pc, #276]	; (8002640 <HAL_GPIO_Init+0x2e0>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d007      	beq.n	800253e <HAL_GPIO_Init+0x1de>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4a44      	ldr	r2, [pc, #272]	; (8002644 <HAL_GPIO_Init+0x2e4>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d101      	bne.n	800253a <HAL_GPIO_Init+0x1da>
 8002536:	2305      	movs	r3, #5
 8002538:	e008      	b.n	800254c <HAL_GPIO_Init+0x1ec>
 800253a:	2306      	movs	r3, #6
 800253c:	e006      	b.n	800254c <HAL_GPIO_Init+0x1ec>
 800253e:	2303      	movs	r3, #3
 8002540:	e004      	b.n	800254c <HAL_GPIO_Init+0x1ec>
 8002542:	2302      	movs	r3, #2
 8002544:	e002      	b.n	800254c <HAL_GPIO_Init+0x1ec>
 8002546:	2301      	movs	r3, #1
 8002548:	e000      	b.n	800254c <HAL_GPIO_Init+0x1ec>
 800254a:	2300      	movs	r3, #0
 800254c:	697a      	ldr	r2, [r7, #20]
 800254e:	2103      	movs	r1, #3
 8002550:	400a      	ands	r2, r1
 8002552:	0092      	lsls	r2, r2, #2
 8002554:	4093      	lsls	r3, r2
 8002556:	693a      	ldr	r2, [r7, #16]
 8002558:	4313      	orrs	r3, r2
 800255a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800255c:	4935      	ldr	r1, [pc, #212]	; (8002634 <HAL_GPIO_Init+0x2d4>)
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	089b      	lsrs	r3, r3, #2
 8002562:	3302      	adds	r3, #2
 8002564:	009b      	lsls	r3, r3, #2
 8002566:	693a      	ldr	r2, [r7, #16]
 8002568:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800256a:	4b37      	ldr	r3, [pc, #220]	; (8002648 <HAL_GPIO_Init+0x2e8>)
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	43da      	mvns	r2, r3
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	4013      	ands	r3, r2
 8002578:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	685a      	ldr	r2, [r3, #4]
 800257e:	2380      	movs	r3, #128	; 0x80
 8002580:	035b      	lsls	r3, r3, #13
 8002582:	4013      	ands	r3, r2
 8002584:	d003      	beq.n	800258e <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8002586:	693a      	ldr	r2, [r7, #16]
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	4313      	orrs	r3, r2
 800258c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800258e:	4b2e      	ldr	r3, [pc, #184]	; (8002648 <HAL_GPIO_Init+0x2e8>)
 8002590:	693a      	ldr	r2, [r7, #16]
 8002592:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002594:	4b2c      	ldr	r3, [pc, #176]	; (8002648 <HAL_GPIO_Init+0x2e8>)
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	43da      	mvns	r2, r3
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	4013      	ands	r3, r2
 80025a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	685a      	ldr	r2, [r3, #4]
 80025a8:	2380      	movs	r3, #128	; 0x80
 80025aa:	039b      	lsls	r3, r3, #14
 80025ac:	4013      	ands	r3, r2
 80025ae:	d003      	beq.n	80025b8 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 80025b0:	693a      	ldr	r2, [r7, #16]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80025b8:	4b23      	ldr	r3, [pc, #140]	; (8002648 <HAL_GPIO_Init+0x2e8>)
 80025ba:	693a      	ldr	r2, [r7, #16]
 80025bc:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80025be:	4b22      	ldr	r3, [pc, #136]	; (8002648 <HAL_GPIO_Init+0x2e8>)
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	43da      	mvns	r2, r3
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	4013      	ands	r3, r2
 80025cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	685a      	ldr	r2, [r3, #4]
 80025d2:	2380      	movs	r3, #128	; 0x80
 80025d4:	029b      	lsls	r3, r3, #10
 80025d6:	4013      	ands	r3, r2
 80025d8:	d003      	beq.n	80025e2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80025da:	693a      	ldr	r2, [r7, #16]
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	4313      	orrs	r3, r2
 80025e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80025e2:	4b19      	ldr	r3, [pc, #100]	; (8002648 <HAL_GPIO_Init+0x2e8>)
 80025e4:	693a      	ldr	r2, [r7, #16]
 80025e6:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025e8:	4b17      	ldr	r3, [pc, #92]	; (8002648 <HAL_GPIO_Init+0x2e8>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	43da      	mvns	r2, r3
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	4013      	ands	r3, r2
 80025f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	685a      	ldr	r2, [r3, #4]
 80025fc:	2380      	movs	r3, #128	; 0x80
 80025fe:	025b      	lsls	r3, r3, #9
 8002600:	4013      	ands	r3, r2
 8002602:	d003      	beq.n	800260c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002604:	693a      	ldr	r2, [r7, #16]
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	4313      	orrs	r3, r2
 800260a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800260c:	4b0e      	ldr	r3, [pc, #56]	; (8002648 <HAL_GPIO_Init+0x2e8>)
 800260e:	693a      	ldr	r2, [r7, #16]
 8002610:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	3301      	adds	r3, #1
 8002616:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	40da      	lsrs	r2, r3
 8002620:	1e13      	subs	r3, r2, #0
 8002622:	d000      	beq.n	8002626 <HAL_GPIO_Init+0x2c6>
 8002624:	e6a8      	b.n	8002378 <HAL_GPIO_Init+0x18>
  }
}
 8002626:	46c0      	nop			; (mov r8, r8)
 8002628:	46c0      	nop			; (mov r8, r8)
 800262a:	46bd      	mov	sp, r7
 800262c:	b006      	add	sp, #24
 800262e:	bd80      	pop	{r7, pc}
 8002630:	40021000 	.word	0x40021000
 8002634:	40010000 	.word	0x40010000
 8002638:	50000400 	.word	0x50000400
 800263c:	50000800 	.word	0x50000800
 8002640:	50000c00 	.word	0x50000c00
 8002644:	50001c00 	.word	0x50001c00
 8002648:	40010400 	.word	0x40010400

0800264c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	0008      	movs	r0, r1
 8002656:	0011      	movs	r1, r2
 8002658:	1cbb      	adds	r3, r7, #2
 800265a:	1c02      	adds	r2, r0, #0
 800265c:	801a      	strh	r2, [r3, #0]
 800265e:	1c7b      	adds	r3, r7, #1
 8002660:	1c0a      	adds	r2, r1, #0
 8002662:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002664:	1c7b      	adds	r3, r7, #1
 8002666:	781b      	ldrb	r3, [r3, #0]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d004      	beq.n	8002676 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 800266c:	1cbb      	adds	r3, r7, #2
 800266e:	881a      	ldrh	r2, [r3, #0]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002674:	e003      	b.n	800267e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8002676:	1cbb      	adds	r3, r7, #2
 8002678:	881a      	ldrh	r2, [r3, #0]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800267e:	46c0      	nop			; (mov r8, r8)
 8002680:	46bd      	mov	sp, r7
 8002682:	b002      	add	sp, #8
 8002684:	bd80      	pop	{r7, pc}
	...

08002688 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d101      	bne.n	800269a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e082      	b.n	80027a0 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2241      	movs	r2, #65	; 0x41
 800269e:	5c9b      	ldrb	r3, [r3, r2]
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d107      	bne.n	80026b6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2240      	movs	r2, #64	; 0x40
 80026aa:	2100      	movs	r1, #0
 80026ac:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	0018      	movs	r0, r3
 80026b2:	f7ff f85d 	bl	8001770 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2241      	movs	r2, #65	; 0x41
 80026ba:	2124      	movs	r1, #36	; 0x24
 80026bc:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	2101      	movs	r1, #1
 80026ca:	438a      	bics	r2, r1
 80026cc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	685a      	ldr	r2, [r3, #4]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4934      	ldr	r1, [pc, #208]	; (80027a8 <HAL_I2C_Init+0x120>)
 80026d8:	400a      	ands	r2, r1
 80026da:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	689a      	ldr	r2, [r3, #8]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4931      	ldr	r1, [pc, #196]	; (80027ac <HAL_I2C_Init+0x124>)
 80026e8:	400a      	ands	r2, r1
 80026ea:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	68db      	ldr	r3, [r3, #12]
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d108      	bne.n	8002706 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	689a      	ldr	r2, [r3, #8]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2180      	movs	r1, #128	; 0x80
 80026fe:	0209      	lsls	r1, r1, #8
 8002700:	430a      	orrs	r2, r1
 8002702:	609a      	str	r2, [r3, #8]
 8002704:	e007      	b.n	8002716 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	689a      	ldr	r2, [r3, #8]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	2184      	movs	r1, #132	; 0x84
 8002710:	0209      	lsls	r1, r1, #8
 8002712:	430a      	orrs	r2, r1
 8002714:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	68db      	ldr	r3, [r3, #12]
 800271a:	2b02      	cmp	r3, #2
 800271c:	d104      	bne.n	8002728 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	2280      	movs	r2, #128	; 0x80
 8002724:	0112      	lsls	r2, r2, #4
 8002726:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	685a      	ldr	r2, [r3, #4]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	491f      	ldr	r1, [pc, #124]	; (80027b0 <HAL_I2C_Init+0x128>)
 8002734:	430a      	orrs	r2, r1
 8002736:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	68da      	ldr	r2, [r3, #12]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	491a      	ldr	r1, [pc, #104]	; (80027ac <HAL_I2C_Init+0x124>)
 8002744:	400a      	ands	r2, r1
 8002746:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	691a      	ldr	r2, [r3, #16]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	695b      	ldr	r3, [r3, #20]
 8002750:	431a      	orrs	r2, r3
 8002752:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	699b      	ldr	r3, [r3, #24]
 8002758:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	430a      	orrs	r2, r1
 8002760:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	69d9      	ldr	r1, [r3, #28]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6a1a      	ldr	r2, [r3, #32]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	430a      	orrs	r2, r1
 8002770:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2101      	movs	r1, #1
 800277e:	430a      	orrs	r2, r1
 8002780:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2200      	movs	r2, #0
 8002786:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2241      	movs	r2, #65	; 0x41
 800278c:	2120      	movs	r1, #32
 800278e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2200      	movs	r2, #0
 8002794:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2242      	movs	r2, #66	; 0x42
 800279a:	2100      	movs	r1, #0
 800279c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800279e:	2300      	movs	r3, #0
}
 80027a0:	0018      	movs	r0, r3
 80027a2:	46bd      	mov	sp, r7
 80027a4:	b002      	add	sp, #8
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	f0ffffff 	.word	0xf0ffffff
 80027ac:	ffff7fff 	.word	0xffff7fff
 80027b0:	02008000 	.word	0x02008000

080027b4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80027b4:	b590      	push	{r4, r7, lr}
 80027b6:	b089      	sub	sp, #36	; 0x24
 80027b8:	af02      	add	r7, sp, #8
 80027ba:	60f8      	str	r0, [r7, #12]
 80027bc:	0008      	movs	r0, r1
 80027be:	607a      	str	r2, [r7, #4]
 80027c0:	0019      	movs	r1, r3
 80027c2:	230a      	movs	r3, #10
 80027c4:	18fb      	adds	r3, r7, r3
 80027c6:	1c02      	adds	r2, r0, #0
 80027c8:	801a      	strh	r2, [r3, #0]
 80027ca:	2308      	movs	r3, #8
 80027cc:	18fb      	adds	r3, r7, r3
 80027ce:	1c0a      	adds	r2, r1, #0
 80027d0:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	2241      	movs	r2, #65	; 0x41
 80027d6:	5c9b      	ldrb	r3, [r3, r2]
 80027d8:	b2db      	uxtb	r3, r3
 80027da:	2b20      	cmp	r3, #32
 80027dc:	d000      	beq.n	80027e0 <HAL_I2C_Master_Transmit+0x2c>
 80027de:	e0e7      	b.n	80029b0 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2240      	movs	r2, #64	; 0x40
 80027e4:	5c9b      	ldrb	r3, [r3, r2]
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d101      	bne.n	80027ee <HAL_I2C_Master_Transmit+0x3a>
 80027ea:	2302      	movs	r3, #2
 80027ec:	e0e1      	b.n	80029b2 <HAL_I2C_Master_Transmit+0x1fe>
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	2240      	movs	r2, #64	; 0x40
 80027f2:	2101      	movs	r1, #1
 80027f4:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80027f6:	f7ff f90f 	bl	8001a18 <HAL_GetTick>
 80027fa:	0003      	movs	r3, r0
 80027fc:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80027fe:	2380      	movs	r3, #128	; 0x80
 8002800:	0219      	lsls	r1, r3, #8
 8002802:	68f8      	ldr	r0, [r7, #12]
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	9300      	str	r3, [sp, #0]
 8002808:	2319      	movs	r3, #25
 800280a:	2201      	movs	r2, #1
 800280c:	f000 fa16 	bl	8002c3c <I2C_WaitOnFlagUntilTimeout>
 8002810:	1e03      	subs	r3, r0, #0
 8002812:	d001      	beq.n	8002818 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8002814:	2301      	movs	r3, #1
 8002816:	e0cc      	b.n	80029b2 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2241      	movs	r2, #65	; 0x41
 800281c:	2121      	movs	r1, #33	; 0x21
 800281e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	2242      	movs	r2, #66	; 0x42
 8002824:	2110      	movs	r1, #16
 8002826:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2200      	movs	r2, #0
 800282c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	2208      	movs	r2, #8
 8002838:	18ba      	adds	r2, r7, r2
 800283a:	8812      	ldrh	r2, [r2, #0]
 800283c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	2200      	movs	r2, #0
 8002842:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002848:	b29b      	uxth	r3, r3
 800284a:	2bff      	cmp	r3, #255	; 0xff
 800284c:	d911      	bls.n	8002872 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	22ff      	movs	r2, #255	; 0xff
 8002852:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002858:	b2da      	uxtb	r2, r3
 800285a:	2380      	movs	r3, #128	; 0x80
 800285c:	045c      	lsls	r4, r3, #17
 800285e:	230a      	movs	r3, #10
 8002860:	18fb      	adds	r3, r7, r3
 8002862:	8819      	ldrh	r1, [r3, #0]
 8002864:	68f8      	ldr	r0, [r7, #12]
 8002866:	4b55      	ldr	r3, [pc, #340]	; (80029bc <HAL_I2C_Master_Transmit+0x208>)
 8002868:	9300      	str	r3, [sp, #0]
 800286a:	0023      	movs	r3, r4
 800286c:	f000 fbbe 	bl	8002fec <I2C_TransferConfig>
 8002870:	e075      	b.n	800295e <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002876:	b29a      	uxth	r2, r3
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002880:	b2da      	uxtb	r2, r3
 8002882:	2380      	movs	r3, #128	; 0x80
 8002884:	049c      	lsls	r4, r3, #18
 8002886:	230a      	movs	r3, #10
 8002888:	18fb      	adds	r3, r7, r3
 800288a:	8819      	ldrh	r1, [r3, #0]
 800288c:	68f8      	ldr	r0, [r7, #12]
 800288e:	4b4b      	ldr	r3, [pc, #300]	; (80029bc <HAL_I2C_Master_Transmit+0x208>)
 8002890:	9300      	str	r3, [sp, #0]
 8002892:	0023      	movs	r3, r4
 8002894:	f000 fbaa 	bl	8002fec <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002898:	e061      	b.n	800295e <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800289a:	697a      	ldr	r2, [r7, #20]
 800289c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	0018      	movs	r0, r3
 80028a2:	f000 fa19 	bl	8002cd8 <I2C_WaitOnTXISFlagUntilTimeout>
 80028a6:	1e03      	subs	r3, r0, #0
 80028a8:	d001      	beq.n	80028ae <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e081      	b.n	80029b2 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b2:	781a      	ldrb	r2, [r3, #0]
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028be:	1c5a      	adds	r2, r3, #1
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028c8:	b29b      	uxth	r3, r3
 80028ca:	3b01      	subs	r3, #1
 80028cc:	b29a      	uxth	r2, r3
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028d6:	3b01      	subs	r3, #1
 80028d8:	b29a      	uxth	r2, r3
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028e2:	b29b      	uxth	r3, r3
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d03a      	beq.n	800295e <HAL_I2C_Master_Transmit+0x1aa>
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d136      	bne.n	800295e <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80028f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80028f2:	68f8      	ldr	r0, [r7, #12]
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	9300      	str	r3, [sp, #0]
 80028f8:	0013      	movs	r3, r2
 80028fa:	2200      	movs	r2, #0
 80028fc:	2180      	movs	r1, #128	; 0x80
 80028fe:	f000 f99d 	bl	8002c3c <I2C_WaitOnFlagUntilTimeout>
 8002902:	1e03      	subs	r3, r0, #0
 8002904:	d001      	beq.n	800290a <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e053      	b.n	80029b2 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800290e:	b29b      	uxth	r3, r3
 8002910:	2bff      	cmp	r3, #255	; 0xff
 8002912:	d911      	bls.n	8002938 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	22ff      	movs	r2, #255	; 0xff
 8002918:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800291e:	b2da      	uxtb	r2, r3
 8002920:	2380      	movs	r3, #128	; 0x80
 8002922:	045c      	lsls	r4, r3, #17
 8002924:	230a      	movs	r3, #10
 8002926:	18fb      	adds	r3, r7, r3
 8002928:	8819      	ldrh	r1, [r3, #0]
 800292a:	68f8      	ldr	r0, [r7, #12]
 800292c:	2300      	movs	r3, #0
 800292e:	9300      	str	r3, [sp, #0]
 8002930:	0023      	movs	r3, r4
 8002932:	f000 fb5b 	bl	8002fec <I2C_TransferConfig>
 8002936:	e012      	b.n	800295e <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800293c:	b29a      	uxth	r2, r3
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002946:	b2da      	uxtb	r2, r3
 8002948:	2380      	movs	r3, #128	; 0x80
 800294a:	049c      	lsls	r4, r3, #18
 800294c:	230a      	movs	r3, #10
 800294e:	18fb      	adds	r3, r7, r3
 8002950:	8819      	ldrh	r1, [r3, #0]
 8002952:	68f8      	ldr	r0, [r7, #12]
 8002954:	2300      	movs	r3, #0
 8002956:	9300      	str	r3, [sp, #0]
 8002958:	0023      	movs	r3, r4
 800295a:	f000 fb47 	bl	8002fec <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002962:	b29b      	uxth	r3, r3
 8002964:	2b00      	cmp	r3, #0
 8002966:	d198      	bne.n	800289a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002968:	697a      	ldr	r2, [r7, #20]
 800296a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	0018      	movs	r0, r3
 8002970:	f000 f9f8 	bl	8002d64 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002974:	1e03      	subs	r3, r0, #0
 8002976:	d001      	beq.n	800297c <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e01a      	b.n	80029b2 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	2220      	movs	r2, #32
 8002982:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	685a      	ldr	r2, [r3, #4]
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	490c      	ldr	r1, [pc, #48]	; (80029c0 <HAL_I2C_Master_Transmit+0x20c>)
 8002990:	400a      	ands	r2, r1
 8002992:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	2241      	movs	r2, #65	; 0x41
 8002998:	2120      	movs	r1, #32
 800299a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2242      	movs	r2, #66	; 0x42
 80029a0:	2100      	movs	r1, #0
 80029a2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2240      	movs	r2, #64	; 0x40
 80029a8:	2100      	movs	r1, #0
 80029aa:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80029ac:	2300      	movs	r3, #0
 80029ae:	e000      	b.n	80029b2 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 80029b0:	2302      	movs	r3, #2
  }
}
 80029b2:	0018      	movs	r0, r3
 80029b4:	46bd      	mov	sp, r7
 80029b6:	b007      	add	sp, #28
 80029b8:	bd90      	pop	{r4, r7, pc}
 80029ba:	46c0      	nop			; (mov r8, r8)
 80029bc:	80002000 	.word	0x80002000
 80029c0:	fe00e800 	.word	0xfe00e800

080029c4 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b08a      	sub	sp, #40	; 0x28
 80029c8:	af02      	add	r7, sp, #8
 80029ca:	60f8      	str	r0, [r7, #12]
 80029cc:	607a      	str	r2, [r7, #4]
 80029ce:	603b      	str	r3, [r7, #0]
 80029d0:	230a      	movs	r3, #10
 80029d2:	18fb      	adds	r3, r7, r3
 80029d4:	1c0a      	adds	r2, r1, #0
 80029d6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80029d8:	2300      	movs	r3, #0
 80029da:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	2241      	movs	r2, #65	; 0x41
 80029e0:	5c9b      	ldrb	r3, [r3, r2]
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	2b20      	cmp	r3, #32
 80029e6:	d000      	beq.n	80029ea <HAL_I2C_IsDeviceReady+0x26>
 80029e8:	e0fd      	b.n	8002be6 <HAL_I2C_IsDeviceReady+0x222>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	699a      	ldr	r2, [r3, #24]
 80029f0:	2380      	movs	r3, #128	; 0x80
 80029f2:	021b      	lsls	r3, r3, #8
 80029f4:	401a      	ands	r2, r3
 80029f6:	2380      	movs	r3, #128	; 0x80
 80029f8:	021b      	lsls	r3, r3, #8
 80029fa:	429a      	cmp	r2, r3
 80029fc:	d101      	bne.n	8002a02 <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 80029fe:	2302      	movs	r3, #2
 8002a00:	e0f2      	b.n	8002be8 <HAL_I2C_IsDeviceReady+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2240      	movs	r2, #64	; 0x40
 8002a06:	5c9b      	ldrb	r3, [r3, r2]
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d101      	bne.n	8002a10 <HAL_I2C_IsDeviceReady+0x4c>
 8002a0c:	2302      	movs	r3, #2
 8002a0e:	e0eb      	b.n	8002be8 <HAL_I2C_IsDeviceReady+0x224>
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2240      	movs	r2, #64	; 0x40
 8002a14:	2101      	movs	r1, #1
 8002a16:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2241      	movs	r2, #65	; 0x41
 8002a1c:	2124      	movs	r1, #36	; 0x24
 8002a1e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	2200      	movs	r2, #0
 8002a24:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	68db      	ldr	r3, [r3, #12]
 8002a2a:	2b01      	cmp	r3, #1
 8002a2c:	d107      	bne.n	8002a3e <HAL_I2C_IsDeviceReady+0x7a>
 8002a2e:	230a      	movs	r3, #10
 8002a30:	18fb      	adds	r3, r7, r3
 8002a32:	881b      	ldrh	r3, [r3, #0]
 8002a34:	059b      	lsls	r3, r3, #22
 8002a36:	0d9b      	lsrs	r3, r3, #22
 8002a38:	4a6d      	ldr	r2, [pc, #436]	; (8002bf0 <HAL_I2C_IsDeviceReady+0x22c>)
 8002a3a:	431a      	orrs	r2, r3
 8002a3c:	e006      	b.n	8002a4c <HAL_I2C_IsDeviceReady+0x88>
 8002a3e:	230a      	movs	r3, #10
 8002a40:	18fb      	adds	r3, r7, r3
 8002a42:	881b      	ldrh	r3, [r3, #0]
 8002a44:	059b      	lsls	r3, r3, #22
 8002a46:	0d9b      	lsrs	r3, r3, #22
 8002a48:	4a6a      	ldr	r2, [pc, #424]	; (8002bf4 <HAL_I2C_IsDeviceReady+0x230>)
 8002a4a:	431a      	orrs	r2, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8002a52:	f7fe ffe1 	bl	8001a18 <HAL_GetTick>
 8002a56:	0003      	movs	r3, r0
 8002a58:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	699b      	ldr	r3, [r3, #24]
 8002a60:	2220      	movs	r2, #32
 8002a62:	4013      	ands	r3, r2
 8002a64:	3b20      	subs	r3, #32
 8002a66:	425a      	negs	r2, r3
 8002a68:	4153      	adcs	r3, r2
 8002a6a:	b2da      	uxtb	r2, r3
 8002a6c:	231f      	movs	r3, #31
 8002a6e:	18fb      	adds	r3, r7, r3
 8002a70:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	699b      	ldr	r3, [r3, #24]
 8002a78:	2210      	movs	r2, #16
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	3b10      	subs	r3, #16
 8002a7e:	425a      	negs	r2, r3
 8002a80:	4153      	adcs	r3, r2
 8002a82:	b2da      	uxtb	r2, r3
 8002a84:	231e      	movs	r3, #30
 8002a86:	18fb      	adds	r3, r7, r3
 8002a88:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002a8a:	e035      	b.n	8002af8 <HAL_I2C_IsDeviceReady+0x134>
      {
        if (Timeout != HAL_MAX_DELAY)
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	3301      	adds	r3, #1
 8002a90:	d01a      	beq.n	8002ac8 <HAL_I2C_IsDeviceReady+0x104>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002a92:	f7fe ffc1 	bl	8001a18 <HAL_GetTick>
 8002a96:	0002      	movs	r2, r0
 8002a98:	69bb      	ldr	r3, [r7, #24]
 8002a9a:	1ad3      	subs	r3, r2, r3
 8002a9c:	683a      	ldr	r2, [r7, #0]
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	d302      	bcc.n	8002aa8 <HAL_I2C_IsDeviceReady+0xe4>
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d10f      	bne.n	8002ac8 <HAL_I2C_IsDeviceReady+0x104>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	2241      	movs	r2, #65	; 0x41
 8002aac:	2120      	movs	r1, #32
 8002aae:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab4:	2220      	movs	r2, #32
 8002ab6:	431a      	orrs	r2, r3
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2240      	movs	r2, #64	; 0x40
 8002ac0:	2100      	movs	r1, #0
 8002ac2:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	e08f      	b.n	8002be8 <HAL_I2C_IsDeviceReady+0x224>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	699b      	ldr	r3, [r3, #24]
 8002ace:	2220      	movs	r2, #32
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	3b20      	subs	r3, #32
 8002ad4:	425a      	negs	r2, r3
 8002ad6:	4153      	adcs	r3, r2
 8002ad8:	b2da      	uxtb	r2, r3
 8002ada:	231f      	movs	r3, #31
 8002adc:	18fb      	adds	r3, r7, r3
 8002ade:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	699b      	ldr	r3, [r3, #24]
 8002ae6:	2210      	movs	r2, #16
 8002ae8:	4013      	ands	r3, r2
 8002aea:	3b10      	subs	r3, #16
 8002aec:	425a      	negs	r2, r3
 8002aee:	4153      	adcs	r3, r2
 8002af0:	b2da      	uxtb	r2, r3
 8002af2:	231e      	movs	r3, #30
 8002af4:	18fb      	adds	r3, r7, r3
 8002af6:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002af8:	231f      	movs	r3, #31
 8002afa:	18fb      	adds	r3, r7, r3
 8002afc:	781b      	ldrb	r3, [r3, #0]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d104      	bne.n	8002b0c <HAL_I2C_IsDeviceReady+0x148>
 8002b02:	231e      	movs	r3, #30
 8002b04:	18fb      	adds	r3, r7, r3
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d0bf      	beq.n	8002a8c <HAL_I2C_IsDeviceReady+0xc8>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	699b      	ldr	r3, [r3, #24]
 8002b12:	2210      	movs	r2, #16
 8002b14:	4013      	ands	r3, r2
 8002b16:	2b10      	cmp	r3, #16
 8002b18:	d01a      	beq.n	8002b50 <HAL_I2C_IsDeviceReady+0x18c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002b1a:	683a      	ldr	r2, [r7, #0]
 8002b1c:	68f8      	ldr	r0, [r7, #12]
 8002b1e:	69bb      	ldr	r3, [r7, #24]
 8002b20:	9300      	str	r3, [sp, #0]
 8002b22:	0013      	movs	r3, r2
 8002b24:	2200      	movs	r2, #0
 8002b26:	2120      	movs	r1, #32
 8002b28:	f000 f888 	bl	8002c3c <I2C_WaitOnFlagUntilTimeout>
 8002b2c:	1e03      	subs	r3, r0, #0
 8002b2e:	d001      	beq.n	8002b34 <HAL_I2C_IsDeviceReady+0x170>
        {
          return HAL_ERROR;
 8002b30:	2301      	movs	r3, #1
 8002b32:	e059      	b.n	8002be8 <HAL_I2C_IsDeviceReady+0x224>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2220      	movs	r2, #32
 8002b3a:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2241      	movs	r2, #65	; 0x41
 8002b40:	2120      	movs	r1, #32
 8002b42:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	2240      	movs	r2, #64	; 0x40
 8002b48:	2100      	movs	r1, #0
 8002b4a:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	e04b      	b.n	8002be8 <HAL_I2C_IsDeviceReady+0x224>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002b50:	683a      	ldr	r2, [r7, #0]
 8002b52:	68f8      	ldr	r0, [r7, #12]
 8002b54:	69bb      	ldr	r3, [r7, #24]
 8002b56:	9300      	str	r3, [sp, #0]
 8002b58:	0013      	movs	r3, r2
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	2120      	movs	r1, #32
 8002b5e:	f000 f86d 	bl	8002c3c <I2C_WaitOnFlagUntilTimeout>
 8002b62:	1e03      	subs	r3, r0, #0
 8002b64:	d001      	beq.n	8002b6a <HAL_I2C_IsDeviceReady+0x1a6>
        {
          return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e03e      	b.n	8002be8 <HAL_I2C_IsDeviceReady+0x224>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	2210      	movs	r2, #16
 8002b70:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	2220      	movs	r2, #32
 8002b78:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	687a      	ldr	r2, [r7, #4]
 8002b7e:	429a      	cmp	r2, r3
 8002b80:	d119      	bne.n	8002bb6 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	685a      	ldr	r2, [r3, #4]
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	2180      	movs	r1, #128	; 0x80
 8002b8e:	01c9      	lsls	r1, r1, #7
 8002b90:	430a      	orrs	r2, r1
 8002b92:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002b94:	683a      	ldr	r2, [r7, #0]
 8002b96:	68f8      	ldr	r0, [r7, #12]
 8002b98:	69bb      	ldr	r3, [r7, #24]
 8002b9a:	9300      	str	r3, [sp, #0]
 8002b9c:	0013      	movs	r3, r2
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	2120      	movs	r1, #32
 8002ba2:	f000 f84b 	bl	8002c3c <I2C_WaitOnFlagUntilTimeout>
 8002ba6:	1e03      	subs	r3, r0, #0
 8002ba8:	d001      	beq.n	8002bae <HAL_I2C_IsDeviceReady+0x1ea>
        {
          return HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	e01c      	b.n	8002be8 <HAL_I2C_IsDeviceReady+0x224>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2220      	movs	r2, #32
 8002bb4:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	3301      	adds	r3, #1
 8002bba:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	687a      	ldr	r2, [r7, #4]
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d900      	bls.n	8002bc6 <HAL_I2C_IsDeviceReady+0x202>
 8002bc4:	e72f      	b.n	8002a26 <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2241      	movs	r2, #65	; 0x41
 8002bca:	2120      	movs	r1, #32
 8002bcc:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bd2:	2220      	movs	r2, #32
 8002bd4:	431a      	orrs	r2, r3
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2240      	movs	r2, #64	; 0x40
 8002bde:	2100      	movs	r1, #0
 8002be0:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e000      	b.n	8002be8 <HAL_I2C_IsDeviceReady+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002be6:	2302      	movs	r3, #2
  }
}
 8002be8:	0018      	movs	r0, r3
 8002bea:	46bd      	mov	sp, r7
 8002bec:	b008      	add	sp, #32
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	02002000 	.word	0x02002000
 8002bf4:	02002800 	.word	0x02002800

08002bf8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b082      	sub	sp, #8
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	699b      	ldr	r3, [r3, #24]
 8002c06:	2202      	movs	r2, #2
 8002c08:	4013      	ands	r3, r2
 8002c0a:	2b02      	cmp	r3, #2
 8002c0c:	d103      	bne.n	8002c16 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	2200      	movs	r2, #0
 8002c14:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	699b      	ldr	r3, [r3, #24]
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	4013      	ands	r3, r2
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	d007      	beq.n	8002c34 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	699a      	ldr	r2, [r3, #24]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	2101      	movs	r1, #1
 8002c30:	430a      	orrs	r2, r1
 8002c32:	619a      	str	r2, [r3, #24]
  }
}
 8002c34:	46c0      	nop			; (mov r8, r8)
 8002c36:	46bd      	mov	sp, r7
 8002c38:	b002      	add	sp, #8
 8002c3a:	bd80      	pop	{r7, pc}

08002c3c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b084      	sub	sp, #16
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	60f8      	str	r0, [r7, #12]
 8002c44:	60b9      	str	r1, [r7, #8]
 8002c46:	603b      	str	r3, [r7, #0]
 8002c48:	1dfb      	adds	r3, r7, #7
 8002c4a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c4c:	e030      	b.n	8002cb0 <I2C_WaitOnFlagUntilTimeout+0x74>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	3301      	adds	r3, #1
 8002c52:	d02d      	beq.n	8002cb0 <I2C_WaitOnFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c54:	f7fe fee0 	bl	8001a18 <HAL_GetTick>
 8002c58:	0002      	movs	r2, r0
 8002c5a:	69bb      	ldr	r3, [r7, #24]
 8002c5c:	1ad3      	subs	r3, r2, r3
 8002c5e:	683a      	ldr	r2, [r7, #0]
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d302      	bcc.n	8002c6a <I2C_WaitOnFlagUntilTimeout+0x2e>
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d122      	bne.n	8002cb0 <I2C_WaitOnFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	699b      	ldr	r3, [r3, #24]
 8002c70:	68ba      	ldr	r2, [r7, #8]
 8002c72:	4013      	ands	r3, r2
 8002c74:	68ba      	ldr	r2, [r7, #8]
 8002c76:	1ad3      	subs	r3, r2, r3
 8002c78:	425a      	negs	r2, r3
 8002c7a:	4153      	adcs	r3, r2
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	001a      	movs	r2, r3
 8002c80:	1dfb      	adds	r3, r7, #7
 8002c82:	781b      	ldrb	r3, [r3, #0]
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d113      	bne.n	8002cb0 <I2C_WaitOnFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c8c:	2220      	movs	r2, #32
 8002c8e:	431a      	orrs	r2, r3
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2241      	movs	r2, #65	; 0x41
 8002c98:	2120      	movs	r1, #32
 8002c9a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2242      	movs	r2, #66	; 0x42
 8002ca0:	2100      	movs	r1, #0
 8002ca2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	2240      	movs	r2, #64	; 0x40
 8002ca8:	2100      	movs	r1, #0
 8002caa:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e00f      	b.n	8002cd0 <I2C_WaitOnFlagUntilTimeout+0x94>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	699b      	ldr	r3, [r3, #24]
 8002cb6:	68ba      	ldr	r2, [r7, #8]
 8002cb8:	4013      	ands	r3, r2
 8002cba:	68ba      	ldr	r2, [r7, #8]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	425a      	negs	r2, r3
 8002cc0:	4153      	adcs	r3, r2
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	001a      	movs	r2, r3
 8002cc6:	1dfb      	adds	r3, r7, #7
 8002cc8:	781b      	ldrb	r3, [r3, #0]
 8002cca:	429a      	cmp	r2, r3
 8002ccc:	d0bf      	beq.n	8002c4e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002cce:	2300      	movs	r3, #0
}
 8002cd0:	0018      	movs	r0, r3
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	b004      	add	sp, #16
 8002cd6:	bd80      	pop	{r7, pc}

08002cd8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b084      	sub	sp, #16
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	60f8      	str	r0, [r7, #12]
 8002ce0:	60b9      	str	r1, [r7, #8]
 8002ce2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002ce4:	e032      	b.n	8002d4c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ce6:	687a      	ldr	r2, [r7, #4]
 8002ce8:	68b9      	ldr	r1, [r7, #8]
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	0018      	movs	r0, r3
 8002cee:	f000 f87d 	bl	8002dec <I2C_IsErrorOccurred>
 8002cf2:	1e03      	subs	r3, r0, #0
 8002cf4:	d001      	beq.n	8002cfa <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e030      	b.n	8002d5c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	d025      	beq.n	8002d4c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d00:	f7fe fe8a 	bl	8001a18 <HAL_GetTick>
 8002d04:	0002      	movs	r2, r0
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	68ba      	ldr	r2, [r7, #8]
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d302      	bcc.n	8002d16 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d11a      	bne.n	8002d4c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	699b      	ldr	r3, [r3, #24]
 8002d1c:	2202      	movs	r2, #2
 8002d1e:	4013      	ands	r3, r2
 8002d20:	2b02      	cmp	r3, #2
 8002d22:	d013      	beq.n	8002d4c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d28:	2220      	movs	r2, #32
 8002d2a:	431a      	orrs	r2, r3
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	2241      	movs	r2, #65	; 0x41
 8002d34:	2120      	movs	r1, #32
 8002d36:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2242      	movs	r2, #66	; 0x42
 8002d3c:	2100      	movs	r1, #0
 8002d3e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2240      	movs	r2, #64	; 0x40
 8002d44:	2100      	movs	r1, #0
 8002d46:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e007      	b.n	8002d5c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	699b      	ldr	r3, [r3, #24]
 8002d52:	2202      	movs	r2, #2
 8002d54:	4013      	ands	r3, r2
 8002d56:	2b02      	cmp	r3, #2
 8002d58:	d1c5      	bne.n	8002ce6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002d5a:	2300      	movs	r3, #0
}
 8002d5c:	0018      	movs	r0, r3
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	b004      	add	sp, #16
 8002d62:	bd80      	pop	{r7, pc}

08002d64 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b084      	sub	sp, #16
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	60f8      	str	r0, [r7, #12]
 8002d6c:	60b9      	str	r1, [r7, #8]
 8002d6e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d70:	e02f      	b.n	8002dd2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d72:	687a      	ldr	r2, [r7, #4]
 8002d74:	68b9      	ldr	r1, [r7, #8]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	0018      	movs	r0, r3
 8002d7a:	f000 f837 	bl	8002dec <I2C_IsErrorOccurred>
 8002d7e:	1e03      	subs	r3, r0, #0
 8002d80:	d001      	beq.n	8002d86 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e02d      	b.n	8002de2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d86:	f7fe fe47 	bl	8001a18 <HAL_GetTick>
 8002d8a:	0002      	movs	r2, r0
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	1ad3      	subs	r3, r2, r3
 8002d90:	68ba      	ldr	r2, [r7, #8]
 8002d92:	429a      	cmp	r2, r3
 8002d94:	d302      	bcc.n	8002d9c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d11a      	bne.n	8002dd2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	699b      	ldr	r3, [r3, #24]
 8002da2:	2220      	movs	r2, #32
 8002da4:	4013      	ands	r3, r2
 8002da6:	2b20      	cmp	r3, #32
 8002da8:	d013      	beq.n	8002dd2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dae:	2220      	movs	r2, #32
 8002db0:	431a      	orrs	r2, r3
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2241      	movs	r2, #65	; 0x41
 8002dba:	2120      	movs	r1, #32
 8002dbc:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	2242      	movs	r2, #66	; 0x42
 8002dc2:	2100      	movs	r1, #0
 8002dc4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2240      	movs	r2, #64	; 0x40
 8002dca:	2100      	movs	r1, #0
 8002dcc:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e007      	b.n	8002de2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	699b      	ldr	r3, [r3, #24]
 8002dd8:	2220      	movs	r2, #32
 8002dda:	4013      	ands	r3, r2
 8002ddc:	2b20      	cmp	r3, #32
 8002dde:	d1c8      	bne.n	8002d72 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002de0:	2300      	movs	r3, #0
}
 8002de2:	0018      	movs	r0, r3
 8002de4:	46bd      	mov	sp, r7
 8002de6:	b004      	add	sp, #16
 8002de8:	bd80      	pop	{r7, pc}
	...

08002dec <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002dec:	b590      	push	{r4, r7, lr}
 8002dee:	b08b      	sub	sp, #44	; 0x2c
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	60b9      	str	r1, [r7, #8]
 8002df6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002df8:	2327      	movs	r3, #39	; 0x27
 8002dfa:	18fb      	adds	r3, r7, r3
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	699b      	ldr	r3, [r3, #24]
 8002e06:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002e10:	69bb      	ldr	r3, [r7, #24]
 8002e12:	2210      	movs	r2, #16
 8002e14:	4013      	ands	r3, r2
 8002e16:	d100      	bne.n	8002e1a <I2C_IsErrorOccurred+0x2e>
 8002e18:	e082      	b.n	8002f20 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	2210      	movs	r2, #16
 8002e20:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002e22:	e060      	b.n	8002ee6 <I2C_IsErrorOccurred+0xfa>
 8002e24:	2427      	movs	r4, #39	; 0x27
 8002e26:	193b      	adds	r3, r7, r4
 8002e28:	193a      	adds	r2, r7, r4
 8002e2a:	7812      	ldrb	r2, [r2, #0]
 8002e2c:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	3301      	adds	r3, #1
 8002e32:	d058      	beq.n	8002ee6 <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002e34:	f7fe fdf0 	bl	8001a18 <HAL_GetTick>
 8002e38:	0002      	movs	r2, r0
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	1ad3      	subs	r3, r2, r3
 8002e3e:	68ba      	ldr	r2, [r7, #8]
 8002e40:	429a      	cmp	r2, r3
 8002e42:	d306      	bcc.n	8002e52 <I2C_IsErrorOccurred+0x66>
 8002e44:	193b      	adds	r3, r7, r4
 8002e46:	193a      	adds	r2, r7, r4
 8002e48:	7812      	ldrb	r2, [r2, #0]
 8002e4a:	701a      	strb	r2, [r3, #0]
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d149      	bne.n	8002ee6 <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	685a      	ldr	r2, [r3, #4]
 8002e58:	2380      	movs	r3, #128	; 0x80
 8002e5a:	01db      	lsls	r3, r3, #7
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002e60:	2013      	movs	r0, #19
 8002e62:	183b      	adds	r3, r7, r0
 8002e64:	68fa      	ldr	r2, [r7, #12]
 8002e66:	2142      	movs	r1, #66	; 0x42
 8002e68:	5c52      	ldrb	r2, [r2, r1]
 8002e6a:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	699a      	ldr	r2, [r3, #24]
 8002e72:	2380      	movs	r3, #128	; 0x80
 8002e74:	021b      	lsls	r3, r3, #8
 8002e76:	401a      	ands	r2, r3
 8002e78:	2380      	movs	r3, #128	; 0x80
 8002e7a:	021b      	lsls	r3, r3, #8
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d126      	bne.n	8002ece <I2C_IsErrorOccurred+0xe2>
 8002e80:	697a      	ldr	r2, [r7, #20]
 8002e82:	2380      	movs	r3, #128	; 0x80
 8002e84:	01db      	lsls	r3, r3, #7
 8002e86:	429a      	cmp	r2, r3
 8002e88:	d021      	beq.n	8002ece <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 8002e8a:	183b      	adds	r3, r7, r0
 8002e8c:	781b      	ldrb	r3, [r3, #0]
 8002e8e:	2b20      	cmp	r3, #32
 8002e90:	d01d      	beq.n	8002ece <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	685a      	ldr	r2, [r3, #4]
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	2180      	movs	r1, #128	; 0x80
 8002e9e:	01c9      	lsls	r1, r1, #7
 8002ea0:	430a      	orrs	r2, r1
 8002ea2:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002ea4:	f7fe fdb8 	bl	8001a18 <HAL_GetTick>
 8002ea8:	0003      	movs	r3, r0
 8002eaa:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002eac:	e00f      	b.n	8002ece <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002eae:	f7fe fdb3 	bl	8001a18 <HAL_GetTick>
 8002eb2:	0002      	movs	r2, r0
 8002eb4:	69fb      	ldr	r3, [r7, #28]
 8002eb6:	1ad3      	subs	r3, r2, r3
 8002eb8:	2b19      	cmp	r3, #25
 8002eba:	d908      	bls.n	8002ece <I2C_IsErrorOccurred+0xe2>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002ebc:	6a3b      	ldr	r3, [r7, #32]
 8002ebe:	2220      	movs	r2, #32
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002ec4:	2327      	movs	r3, #39	; 0x27
 8002ec6:	18fb      	adds	r3, r7, r3
 8002ec8:	2201      	movs	r2, #1
 8002eca:	701a      	strb	r2, [r3, #0]

              break;
 8002ecc:	e00b      	b.n	8002ee6 <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	699b      	ldr	r3, [r3, #24]
 8002ed4:	2220      	movs	r2, #32
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	2127      	movs	r1, #39	; 0x27
 8002eda:	187a      	adds	r2, r7, r1
 8002edc:	1879      	adds	r1, r7, r1
 8002ede:	7809      	ldrb	r1, [r1, #0]
 8002ee0:	7011      	strb	r1, [r2, #0]
 8002ee2:	2b20      	cmp	r3, #32
 8002ee4:	d1e3      	bne.n	8002eae <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	699b      	ldr	r3, [r3, #24]
 8002eec:	2220      	movs	r2, #32
 8002eee:	4013      	ands	r3, r2
 8002ef0:	2b20      	cmp	r3, #32
 8002ef2:	d004      	beq.n	8002efe <I2C_IsErrorOccurred+0x112>
 8002ef4:	2327      	movs	r3, #39	; 0x27
 8002ef6:	18fb      	adds	r3, r7, r3
 8002ef8:	781b      	ldrb	r3, [r3, #0]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d092      	beq.n	8002e24 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002efe:	2327      	movs	r3, #39	; 0x27
 8002f00:	18fb      	adds	r3, r7, r3
 8002f02:	781b      	ldrb	r3, [r3, #0]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d103      	bne.n	8002f10 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	2220      	movs	r2, #32
 8002f0e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002f10:	6a3b      	ldr	r3, [r7, #32]
 8002f12:	2204      	movs	r2, #4
 8002f14:	4313      	orrs	r3, r2
 8002f16:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002f18:	2327      	movs	r3, #39	; 0x27
 8002f1a:	18fb      	adds	r3, r7, r3
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	699b      	ldr	r3, [r3, #24]
 8002f26:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002f28:	69ba      	ldr	r2, [r7, #24]
 8002f2a:	2380      	movs	r3, #128	; 0x80
 8002f2c:	005b      	lsls	r3, r3, #1
 8002f2e:	4013      	ands	r3, r2
 8002f30:	d00c      	beq.n	8002f4c <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002f32:	6a3b      	ldr	r3, [r7, #32]
 8002f34:	2201      	movs	r2, #1
 8002f36:	4313      	orrs	r3, r2
 8002f38:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	2280      	movs	r2, #128	; 0x80
 8002f40:	0052      	lsls	r2, r2, #1
 8002f42:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f44:	2327      	movs	r3, #39	; 0x27
 8002f46:	18fb      	adds	r3, r7, r3
 8002f48:	2201      	movs	r2, #1
 8002f4a:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002f4c:	69ba      	ldr	r2, [r7, #24]
 8002f4e:	2380      	movs	r3, #128	; 0x80
 8002f50:	00db      	lsls	r3, r3, #3
 8002f52:	4013      	ands	r3, r2
 8002f54:	d00c      	beq.n	8002f70 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002f56:	6a3b      	ldr	r3, [r7, #32]
 8002f58:	2208      	movs	r2, #8
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	2280      	movs	r2, #128	; 0x80
 8002f64:	00d2      	lsls	r2, r2, #3
 8002f66:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f68:	2327      	movs	r3, #39	; 0x27
 8002f6a:	18fb      	adds	r3, r7, r3
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002f70:	69ba      	ldr	r2, [r7, #24]
 8002f72:	2380      	movs	r3, #128	; 0x80
 8002f74:	009b      	lsls	r3, r3, #2
 8002f76:	4013      	ands	r3, r2
 8002f78:	d00c      	beq.n	8002f94 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002f7a:	6a3b      	ldr	r3, [r7, #32]
 8002f7c:	2202      	movs	r2, #2
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2280      	movs	r2, #128	; 0x80
 8002f88:	0092      	lsls	r2, r2, #2
 8002f8a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f8c:	2327      	movs	r3, #39	; 0x27
 8002f8e:	18fb      	adds	r3, r7, r3
 8002f90:	2201      	movs	r2, #1
 8002f92:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8002f94:	2327      	movs	r3, #39	; 0x27
 8002f96:	18fb      	adds	r3, r7, r3
 8002f98:	781b      	ldrb	r3, [r3, #0]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d01d      	beq.n	8002fda <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	0018      	movs	r0, r3
 8002fa2:	f7ff fe29 	bl	8002bf8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	685a      	ldr	r2, [r3, #4]
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	490d      	ldr	r1, [pc, #52]	; (8002fe8 <I2C_IsErrorOccurred+0x1fc>)
 8002fb2:	400a      	ands	r2, r1
 8002fb4:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002fba:	6a3b      	ldr	r3, [r7, #32]
 8002fbc:	431a      	orrs	r2, r3
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2241      	movs	r2, #65	; 0x41
 8002fc6:	2120      	movs	r1, #32
 8002fc8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	2242      	movs	r2, #66	; 0x42
 8002fce:	2100      	movs	r1, #0
 8002fd0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	2240      	movs	r2, #64	; 0x40
 8002fd6:	2100      	movs	r1, #0
 8002fd8:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8002fda:	2327      	movs	r3, #39	; 0x27
 8002fdc:	18fb      	adds	r3, r7, r3
 8002fde:	781b      	ldrb	r3, [r3, #0]
}
 8002fe0:	0018      	movs	r0, r3
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	b00b      	add	sp, #44	; 0x2c
 8002fe6:	bd90      	pop	{r4, r7, pc}
 8002fe8:	fe00e800 	.word	0xfe00e800

08002fec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002fec:	b590      	push	{r4, r7, lr}
 8002fee:	b087      	sub	sp, #28
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	60f8      	str	r0, [r7, #12]
 8002ff4:	0008      	movs	r0, r1
 8002ff6:	0011      	movs	r1, r2
 8002ff8:	607b      	str	r3, [r7, #4]
 8002ffa:	240a      	movs	r4, #10
 8002ffc:	193b      	adds	r3, r7, r4
 8002ffe:	1c02      	adds	r2, r0, #0
 8003000:	801a      	strh	r2, [r3, #0]
 8003002:	2009      	movs	r0, #9
 8003004:	183b      	adds	r3, r7, r0
 8003006:	1c0a      	adds	r2, r1, #0
 8003008:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800300a:	193b      	adds	r3, r7, r4
 800300c:	881b      	ldrh	r3, [r3, #0]
 800300e:	059b      	lsls	r3, r3, #22
 8003010:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003012:	183b      	adds	r3, r7, r0
 8003014:	781b      	ldrb	r3, [r3, #0]
 8003016:	0419      	lsls	r1, r3, #16
 8003018:	23ff      	movs	r3, #255	; 0xff
 800301a:	041b      	lsls	r3, r3, #16
 800301c:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800301e:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003024:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003026:	4313      	orrs	r3, r2
 8003028:	005b      	lsls	r3, r3, #1
 800302a:	085b      	lsrs	r3, r3, #1
 800302c:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003036:	0d51      	lsrs	r1, r2, #21
 8003038:	2280      	movs	r2, #128	; 0x80
 800303a:	00d2      	lsls	r2, r2, #3
 800303c:	400a      	ands	r2, r1
 800303e:	4907      	ldr	r1, [pc, #28]	; (800305c <I2C_TransferConfig+0x70>)
 8003040:	430a      	orrs	r2, r1
 8003042:	43d2      	mvns	r2, r2
 8003044:	401a      	ands	r2, r3
 8003046:	0011      	movs	r1, r2
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	697a      	ldr	r2, [r7, #20]
 800304e:	430a      	orrs	r2, r1
 8003050:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003052:	46c0      	nop			; (mov r8, r8)
 8003054:	46bd      	mov	sp, r7
 8003056:	b007      	add	sp, #28
 8003058:	bd90      	pop	{r4, r7, pc}
 800305a:	46c0      	nop			; (mov r8, r8)
 800305c:	03ff63ff 	.word	0x03ff63ff

08003060 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b082      	sub	sp, #8
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
 8003068:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2241      	movs	r2, #65	; 0x41
 800306e:	5c9b      	ldrb	r3, [r3, r2]
 8003070:	b2db      	uxtb	r3, r3
 8003072:	2b20      	cmp	r3, #32
 8003074:	d138      	bne.n	80030e8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2240      	movs	r2, #64	; 0x40
 800307a:	5c9b      	ldrb	r3, [r3, r2]
 800307c:	2b01      	cmp	r3, #1
 800307e:	d101      	bne.n	8003084 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003080:	2302      	movs	r3, #2
 8003082:	e032      	b.n	80030ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2240      	movs	r2, #64	; 0x40
 8003088:	2101      	movs	r1, #1
 800308a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2241      	movs	r2, #65	; 0x41
 8003090:	2124      	movs	r1, #36	; 0x24
 8003092:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	2101      	movs	r1, #1
 80030a0:	438a      	bics	r2, r1
 80030a2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4911      	ldr	r1, [pc, #68]	; (80030f4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80030b0:	400a      	ands	r2, r1
 80030b2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	6819      	ldr	r1, [r3, #0]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	683a      	ldr	r2, [r7, #0]
 80030c0:	430a      	orrs	r2, r1
 80030c2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	2101      	movs	r1, #1
 80030d0:	430a      	orrs	r2, r1
 80030d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2241      	movs	r2, #65	; 0x41
 80030d8:	2120      	movs	r1, #32
 80030da:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2240      	movs	r2, #64	; 0x40
 80030e0:	2100      	movs	r1, #0
 80030e2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80030e4:	2300      	movs	r3, #0
 80030e6:	e000      	b.n	80030ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80030e8:	2302      	movs	r3, #2
  }
}
 80030ea:	0018      	movs	r0, r3
 80030ec:	46bd      	mov	sp, r7
 80030ee:	b002      	add	sp, #8
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	46c0      	nop			; (mov r8, r8)
 80030f4:	ffffefff 	.word	0xffffefff

080030f8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b084      	sub	sp, #16
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2241      	movs	r2, #65	; 0x41
 8003106:	5c9b      	ldrb	r3, [r3, r2]
 8003108:	b2db      	uxtb	r3, r3
 800310a:	2b20      	cmp	r3, #32
 800310c:	d139      	bne.n	8003182 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2240      	movs	r2, #64	; 0x40
 8003112:	5c9b      	ldrb	r3, [r3, r2]
 8003114:	2b01      	cmp	r3, #1
 8003116:	d101      	bne.n	800311c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003118:	2302      	movs	r3, #2
 800311a:	e033      	b.n	8003184 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2240      	movs	r2, #64	; 0x40
 8003120:	2101      	movs	r1, #1
 8003122:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2241      	movs	r2, #65	; 0x41
 8003128:	2124      	movs	r1, #36	; 0x24
 800312a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	2101      	movs	r1, #1
 8003138:	438a      	bics	r2, r1
 800313a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	4a11      	ldr	r2, [pc, #68]	; (800318c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003148:	4013      	ands	r3, r2
 800314a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	021b      	lsls	r3, r3, #8
 8003150:	68fa      	ldr	r2, [r7, #12]
 8003152:	4313      	orrs	r3, r2
 8003154:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	68fa      	ldr	r2, [r7, #12]
 800315c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	2101      	movs	r1, #1
 800316a:	430a      	orrs	r2, r1
 800316c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2241      	movs	r2, #65	; 0x41
 8003172:	2120      	movs	r1, #32
 8003174:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2240      	movs	r2, #64	; 0x40
 800317a:	2100      	movs	r1, #0
 800317c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800317e:	2300      	movs	r3, #0
 8003180:	e000      	b.n	8003184 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003182:	2302      	movs	r3, #2
  }
}
 8003184:	0018      	movs	r0, r3
 8003186:	46bd      	mov	sp, r7
 8003188:	b004      	add	sp, #16
 800318a:	bd80      	pop	{r7, pc}
 800318c:	fffff0ff 	.word	0xfffff0ff

08003190 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003190:	b5b0      	push	{r4, r5, r7, lr}
 8003192:	b08a      	sub	sp, #40	; 0x28
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d102      	bne.n	80031a4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	f000 fbaf 	bl	8003902 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031a4:	4bcf      	ldr	r3, [pc, #828]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 80031a6:	68db      	ldr	r3, [r3, #12]
 80031a8:	220c      	movs	r2, #12
 80031aa:	4013      	ands	r3, r2
 80031ac:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80031ae:	4bcd      	ldr	r3, [pc, #820]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 80031b0:	68da      	ldr	r2, [r3, #12]
 80031b2:	2380      	movs	r3, #128	; 0x80
 80031b4:	025b      	lsls	r3, r3, #9
 80031b6:	4013      	ands	r3, r2
 80031b8:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	2201      	movs	r2, #1
 80031c0:	4013      	ands	r3, r2
 80031c2:	d100      	bne.n	80031c6 <HAL_RCC_OscConfig+0x36>
 80031c4:	e07e      	b.n	80032c4 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80031c6:	6a3b      	ldr	r3, [r7, #32]
 80031c8:	2b08      	cmp	r3, #8
 80031ca:	d007      	beq.n	80031dc <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80031cc:	6a3b      	ldr	r3, [r7, #32]
 80031ce:	2b0c      	cmp	r3, #12
 80031d0:	d112      	bne.n	80031f8 <HAL_RCC_OscConfig+0x68>
 80031d2:	69fa      	ldr	r2, [r7, #28]
 80031d4:	2380      	movs	r3, #128	; 0x80
 80031d6:	025b      	lsls	r3, r3, #9
 80031d8:	429a      	cmp	r2, r3
 80031da:	d10d      	bne.n	80031f8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031dc:	4bc1      	ldr	r3, [pc, #772]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	2380      	movs	r3, #128	; 0x80
 80031e2:	029b      	lsls	r3, r3, #10
 80031e4:	4013      	ands	r3, r2
 80031e6:	d100      	bne.n	80031ea <HAL_RCC_OscConfig+0x5a>
 80031e8:	e06b      	b.n	80032c2 <HAL_RCC_OscConfig+0x132>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d167      	bne.n	80032c2 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	f000 fb85 	bl	8003902 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	685a      	ldr	r2, [r3, #4]
 80031fc:	2380      	movs	r3, #128	; 0x80
 80031fe:	025b      	lsls	r3, r3, #9
 8003200:	429a      	cmp	r2, r3
 8003202:	d107      	bne.n	8003214 <HAL_RCC_OscConfig+0x84>
 8003204:	4bb7      	ldr	r3, [pc, #732]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	4bb6      	ldr	r3, [pc, #728]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 800320a:	2180      	movs	r1, #128	; 0x80
 800320c:	0249      	lsls	r1, r1, #9
 800320e:	430a      	orrs	r2, r1
 8003210:	601a      	str	r2, [r3, #0]
 8003212:	e027      	b.n	8003264 <HAL_RCC_OscConfig+0xd4>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	685a      	ldr	r2, [r3, #4]
 8003218:	23a0      	movs	r3, #160	; 0xa0
 800321a:	02db      	lsls	r3, r3, #11
 800321c:	429a      	cmp	r2, r3
 800321e:	d10e      	bne.n	800323e <HAL_RCC_OscConfig+0xae>
 8003220:	4bb0      	ldr	r3, [pc, #704]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	4baf      	ldr	r3, [pc, #700]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 8003226:	2180      	movs	r1, #128	; 0x80
 8003228:	02c9      	lsls	r1, r1, #11
 800322a:	430a      	orrs	r2, r1
 800322c:	601a      	str	r2, [r3, #0]
 800322e:	4bad      	ldr	r3, [pc, #692]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	4bac      	ldr	r3, [pc, #688]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 8003234:	2180      	movs	r1, #128	; 0x80
 8003236:	0249      	lsls	r1, r1, #9
 8003238:	430a      	orrs	r2, r1
 800323a:	601a      	str	r2, [r3, #0]
 800323c:	e012      	b.n	8003264 <HAL_RCC_OscConfig+0xd4>
 800323e:	4ba9      	ldr	r3, [pc, #676]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	4ba8      	ldr	r3, [pc, #672]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 8003244:	49a8      	ldr	r1, [pc, #672]	; (80034e8 <HAL_RCC_OscConfig+0x358>)
 8003246:	400a      	ands	r2, r1
 8003248:	601a      	str	r2, [r3, #0]
 800324a:	4ba6      	ldr	r3, [pc, #664]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	2380      	movs	r3, #128	; 0x80
 8003250:	025b      	lsls	r3, r3, #9
 8003252:	4013      	ands	r3, r2
 8003254:	60fb      	str	r3, [r7, #12]
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	4ba2      	ldr	r3, [pc, #648]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	4ba1      	ldr	r3, [pc, #644]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 800325e:	49a3      	ldr	r1, [pc, #652]	; (80034ec <HAL_RCC_OscConfig+0x35c>)
 8003260:	400a      	ands	r2, r1
 8003262:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d015      	beq.n	8003298 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800326c:	f7fe fbd4 	bl	8001a18 <HAL_GetTick>
 8003270:	0003      	movs	r3, r0
 8003272:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003274:	e009      	b.n	800328a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003276:	f7fe fbcf 	bl	8001a18 <HAL_GetTick>
 800327a:	0002      	movs	r2, r0
 800327c:	69bb      	ldr	r3, [r7, #24]
 800327e:	1ad3      	subs	r3, r2, r3
 8003280:	2b64      	cmp	r3, #100	; 0x64
 8003282:	d902      	bls.n	800328a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003284:	2303      	movs	r3, #3
 8003286:	f000 fb3c 	bl	8003902 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800328a:	4b96      	ldr	r3, [pc, #600]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	2380      	movs	r3, #128	; 0x80
 8003290:	029b      	lsls	r3, r3, #10
 8003292:	4013      	ands	r3, r2
 8003294:	d0ef      	beq.n	8003276 <HAL_RCC_OscConfig+0xe6>
 8003296:	e015      	b.n	80032c4 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003298:	f7fe fbbe 	bl	8001a18 <HAL_GetTick>
 800329c:	0003      	movs	r3, r0
 800329e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80032a0:	e008      	b.n	80032b4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032a2:	f7fe fbb9 	bl	8001a18 <HAL_GetTick>
 80032a6:	0002      	movs	r2, r0
 80032a8:	69bb      	ldr	r3, [r7, #24]
 80032aa:	1ad3      	subs	r3, r2, r3
 80032ac:	2b64      	cmp	r3, #100	; 0x64
 80032ae:	d901      	bls.n	80032b4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80032b0:	2303      	movs	r3, #3
 80032b2:	e326      	b.n	8003902 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80032b4:	4b8b      	ldr	r3, [pc, #556]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	2380      	movs	r3, #128	; 0x80
 80032ba:	029b      	lsls	r3, r3, #10
 80032bc:	4013      	ands	r3, r2
 80032be:	d1f0      	bne.n	80032a2 <HAL_RCC_OscConfig+0x112>
 80032c0:	e000      	b.n	80032c4 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032c2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	2202      	movs	r2, #2
 80032ca:	4013      	ands	r3, r2
 80032cc:	d100      	bne.n	80032d0 <HAL_RCC_OscConfig+0x140>
 80032ce:	e08b      	b.n	80033e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	68db      	ldr	r3, [r3, #12]
 80032d4:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80032d6:	6a3b      	ldr	r3, [r7, #32]
 80032d8:	2b04      	cmp	r3, #4
 80032da:	d005      	beq.n	80032e8 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80032dc:	6a3b      	ldr	r3, [r7, #32]
 80032de:	2b0c      	cmp	r3, #12
 80032e0:	d13e      	bne.n	8003360 <HAL_RCC_OscConfig+0x1d0>
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d13b      	bne.n	8003360 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80032e8:	4b7e      	ldr	r3, [pc, #504]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	2204      	movs	r2, #4
 80032ee:	4013      	ands	r3, r2
 80032f0:	d004      	beq.n	80032fc <HAL_RCC_OscConfig+0x16c>
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d101      	bne.n	80032fc <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	e302      	b.n	8003902 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032fc:	4b79      	ldr	r3, [pc, #484]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	4a7b      	ldr	r2, [pc, #492]	; (80034f0 <HAL_RCC_OscConfig+0x360>)
 8003302:	4013      	ands	r3, r2
 8003304:	0019      	movs	r1, r3
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	691b      	ldr	r3, [r3, #16]
 800330a:	021a      	lsls	r2, r3, #8
 800330c:	4b75      	ldr	r3, [pc, #468]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 800330e:	430a      	orrs	r2, r1
 8003310:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003312:	4b74      	ldr	r3, [pc, #464]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	2209      	movs	r2, #9
 8003318:	4393      	bics	r3, r2
 800331a:	0019      	movs	r1, r3
 800331c:	4b71      	ldr	r3, [pc, #452]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 800331e:	697a      	ldr	r2, [r7, #20]
 8003320:	430a      	orrs	r2, r1
 8003322:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003324:	f000 fc40 	bl	8003ba8 <HAL_RCC_GetSysClockFreq>
 8003328:	0001      	movs	r1, r0
 800332a:	4b6e      	ldr	r3, [pc, #440]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 800332c:	68db      	ldr	r3, [r3, #12]
 800332e:	091b      	lsrs	r3, r3, #4
 8003330:	220f      	movs	r2, #15
 8003332:	4013      	ands	r3, r2
 8003334:	4a6f      	ldr	r2, [pc, #444]	; (80034f4 <HAL_RCC_OscConfig+0x364>)
 8003336:	5cd3      	ldrb	r3, [r2, r3]
 8003338:	000a      	movs	r2, r1
 800333a:	40da      	lsrs	r2, r3
 800333c:	4b6e      	ldr	r3, [pc, #440]	; (80034f8 <HAL_RCC_OscConfig+0x368>)
 800333e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8003340:	4b6e      	ldr	r3, [pc, #440]	; (80034fc <HAL_RCC_OscConfig+0x36c>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	2513      	movs	r5, #19
 8003346:	197c      	adds	r4, r7, r5
 8003348:	0018      	movs	r0, r3
 800334a:	f7fe fb1f 	bl	800198c <HAL_InitTick>
 800334e:	0003      	movs	r3, r0
 8003350:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8003352:	197b      	adds	r3, r7, r5
 8003354:	781b      	ldrb	r3, [r3, #0]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d046      	beq.n	80033e8 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 800335a:	197b      	adds	r3, r7, r5
 800335c:	781b      	ldrb	r3, [r3, #0]
 800335e:	e2d0      	b.n	8003902 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d027      	beq.n	80033b6 <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003366:	4b5f      	ldr	r3, [pc, #380]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	2209      	movs	r2, #9
 800336c:	4393      	bics	r3, r2
 800336e:	0019      	movs	r1, r3
 8003370:	4b5c      	ldr	r3, [pc, #368]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 8003372:	697a      	ldr	r2, [r7, #20]
 8003374:	430a      	orrs	r2, r1
 8003376:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003378:	f7fe fb4e 	bl	8001a18 <HAL_GetTick>
 800337c:	0003      	movs	r3, r0
 800337e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003380:	e008      	b.n	8003394 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003382:	f7fe fb49 	bl	8001a18 <HAL_GetTick>
 8003386:	0002      	movs	r2, r0
 8003388:	69bb      	ldr	r3, [r7, #24]
 800338a:	1ad3      	subs	r3, r2, r3
 800338c:	2b02      	cmp	r3, #2
 800338e:	d901      	bls.n	8003394 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8003390:	2303      	movs	r3, #3
 8003392:	e2b6      	b.n	8003902 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003394:	4b53      	ldr	r3, [pc, #332]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	2204      	movs	r2, #4
 800339a:	4013      	ands	r3, r2
 800339c:	d0f1      	beq.n	8003382 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800339e:	4b51      	ldr	r3, [pc, #324]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	4a53      	ldr	r2, [pc, #332]	; (80034f0 <HAL_RCC_OscConfig+0x360>)
 80033a4:	4013      	ands	r3, r2
 80033a6:	0019      	movs	r1, r3
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	691b      	ldr	r3, [r3, #16]
 80033ac:	021a      	lsls	r2, r3, #8
 80033ae:	4b4d      	ldr	r3, [pc, #308]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 80033b0:	430a      	orrs	r2, r1
 80033b2:	605a      	str	r2, [r3, #4]
 80033b4:	e018      	b.n	80033e8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033b6:	4b4b      	ldr	r3, [pc, #300]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	4b4a      	ldr	r3, [pc, #296]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 80033bc:	2101      	movs	r1, #1
 80033be:	438a      	bics	r2, r1
 80033c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033c2:	f7fe fb29 	bl	8001a18 <HAL_GetTick>
 80033c6:	0003      	movs	r3, r0
 80033c8:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80033ca:	e008      	b.n	80033de <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033cc:	f7fe fb24 	bl	8001a18 <HAL_GetTick>
 80033d0:	0002      	movs	r2, r0
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	2b02      	cmp	r3, #2
 80033d8:	d901      	bls.n	80033de <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 80033da:	2303      	movs	r3, #3
 80033dc:	e291      	b.n	8003902 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80033de:	4b41      	ldr	r3, [pc, #260]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	2204      	movs	r2, #4
 80033e4:	4013      	ands	r3, r2
 80033e6:	d1f1      	bne.n	80033cc <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	2210      	movs	r2, #16
 80033ee:	4013      	ands	r3, r2
 80033f0:	d100      	bne.n	80033f4 <HAL_RCC_OscConfig+0x264>
 80033f2:	e0a1      	b.n	8003538 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80033f4:	6a3b      	ldr	r3, [r7, #32]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d140      	bne.n	800347c <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80033fa:	4b3a      	ldr	r3, [pc, #232]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	2380      	movs	r3, #128	; 0x80
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	4013      	ands	r3, r2
 8003404:	d005      	beq.n	8003412 <HAL_RCC_OscConfig+0x282>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	69db      	ldr	r3, [r3, #28]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d101      	bne.n	8003412 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e277      	b.n	8003902 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003412:	4b34      	ldr	r3, [pc, #208]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	4a3a      	ldr	r2, [pc, #232]	; (8003500 <HAL_RCC_OscConfig+0x370>)
 8003418:	4013      	ands	r3, r2
 800341a:	0019      	movs	r1, r3
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003420:	4b30      	ldr	r3, [pc, #192]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 8003422:	430a      	orrs	r2, r1
 8003424:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003426:	4b2f      	ldr	r3, [pc, #188]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	021b      	lsls	r3, r3, #8
 800342c:	0a19      	lsrs	r1, r3, #8
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6a1b      	ldr	r3, [r3, #32]
 8003432:	061a      	lsls	r2, r3, #24
 8003434:	4b2b      	ldr	r3, [pc, #172]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 8003436:	430a      	orrs	r2, r1
 8003438:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800343e:	0b5b      	lsrs	r3, r3, #13
 8003440:	3301      	adds	r3, #1
 8003442:	2280      	movs	r2, #128	; 0x80
 8003444:	0212      	lsls	r2, r2, #8
 8003446:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003448:	4b26      	ldr	r3, [pc, #152]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 800344a:	68db      	ldr	r3, [r3, #12]
 800344c:	091b      	lsrs	r3, r3, #4
 800344e:	210f      	movs	r1, #15
 8003450:	400b      	ands	r3, r1
 8003452:	4928      	ldr	r1, [pc, #160]	; (80034f4 <HAL_RCC_OscConfig+0x364>)
 8003454:	5ccb      	ldrb	r3, [r1, r3]
 8003456:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003458:	4b27      	ldr	r3, [pc, #156]	; (80034f8 <HAL_RCC_OscConfig+0x368>)
 800345a:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800345c:	4b27      	ldr	r3, [pc, #156]	; (80034fc <HAL_RCC_OscConfig+0x36c>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	2513      	movs	r5, #19
 8003462:	197c      	adds	r4, r7, r5
 8003464:	0018      	movs	r0, r3
 8003466:	f7fe fa91 	bl	800198c <HAL_InitTick>
 800346a:	0003      	movs	r3, r0
 800346c:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800346e:	197b      	adds	r3, r7, r5
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d060      	beq.n	8003538 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 8003476:	197b      	adds	r3, r7, r5
 8003478:	781b      	ldrb	r3, [r3, #0]
 800347a:	e242      	b.n	8003902 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	69db      	ldr	r3, [r3, #28]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d03f      	beq.n	8003504 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003484:	4b17      	ldr	r3, [pc, #92]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	4b16      	ldr	r3, [pc, #88]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 800348a:	2180      	movs	r1, #128	; 0x80
 800348c:	0049      	lsls	r1, r1, #1
 800348e:	430a      	orrs	r2, r1
 8003490:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003492:	f7fe fac1 	bl	8001a18 <HAL_GetTick>
 8003496:	0003      	movs	r3, r0
 8003498:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800349a:	e008      	b.n	80034ae <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800349c:	f7fe fabc 	bl	8001a18 <HAL_GetTick>
 80034a0:	0002      	movs	r2, r0
 80034a2:	69bb      	ldr	r3, [r7, #24]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	2b02      	cmp	r3, #2
 80034a8:	d901      	bls.n	80034ae <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 80034aa:	2303      	movs	r3, #3
 80034ac:	e229      	b.n	8003902 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80034ae:	4b0d      	ldr	r3, [pc, #52]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	2380      	movs	r3, #128	; 0x80
 80034b4:	009b      	lsls	r3, r3, #2
 80034b6:	4013      	ands	r3, r2
 80034b8:	d0f0      	beq.n	800349c <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80034ba:	4b0a      	ldr	r3, [pc, #40]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	4a10      	ldr	r2, [pc, #64]	; (8003500 <HAL_RCC_OscConfig+0x370>)
 80034c0:	4013      	ands	r3, r2
 80034c2:	0019      	movs	r1, r3
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80034c8:	4b06      	ldr	r3, [pc, #24]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 80034ca:	430a      	orrs	r2, r1
 80034cc:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80034ce:	4b05      	ldr	r3, [pc, #20]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	021b      	lsls	r3, r3, #8
 80034d4:	0a19      	lsrs	r1, r3, #8
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6a1b      	ldr	r3, [r3, #32]
 80034da:	061a      	lsls	r2, r3, #24
 80034dc:	4b01      	ldr	r3, [pc, #4]	; (80034e4 <HAL_RCC_OscConfig+0x354>)
 80034de:	430a      	orrs	r2, r1
 80034e0:	605a      	str	r2, [r3, #4]
 80034e2:	e029      	b.n	8003538 <HAL_RCC_OscConfig+0x3a8>
 80034e4:	40021000 	.word	0x40021000
 80034e8:	fffeffff 	.word	0xfffeffff
 80034ec:	fffbffff 	.word	0xfffbffff
 80034f0:	ffffe0ff 	.word	0xffffe0ff
 80034f4:	08006d38 	.word	0x08006d38
 80034f8:	20000064 	.word	0x20000064
 80034fc:	20000068 	.word	0x20000068
 8003500:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003504:	4bbd      	ldr	r3, [pc, #756]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	4bbc      	ldr	r3, [pc, #752]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 800350a:	49bd      	ldr	r1, [pc, #756]	; (8003800 <HAL_RCC_OscConfig+0x670>)
 800350c:	400a      	ands	r2, r1
 800350e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003510:	f7fe fa82 	bl	8001a18 <HAL_GetTick>
 8003514:	0003      	movs	r3, r0
 8003516:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003518:	e008      	b.n	800352c <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800351a:	f7fe fa7d 	bl	8001a18 <HAL_GetTick>
 800351e:	0002      	movs	r2, r0
 8003520:	69bb      	ldr	r3, [r7, #24]
 8003522:	1ad3      	subs	r3, r2, r3
 8003524:	2b02      	cmp	r3, #2
 8003526:	d901      	bls.n	800352c <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8003528:	2303      	movs	r3, #3
 800352a:	e1ea      	b.n	8003902 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800352c:	4bb3      	ldr	r3, [pc, #716]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	2380      	movs	r3, #128	; 0x80
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	4013      	ands	r3, r2
 8003536:	d1f0      	bne.n	800351a <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	2208      	movs	r2, #8
 800353e:	4013      	ands	r3, r2
 8003540:	d036      	beq.n	80035b0 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	695b      	ldr	r3, [r3, #20]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d019      	beq.n	800357e <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800354a:	4bac      	ldr	r3, [pc, #688]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 800354c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800354e:	4bab      	ldr	r3, [pc, #684]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 8003550:	2101      	movs	r1, #1
 8003552:	430a      	orrs	r2, r1
 8003554:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003556:	f7fe fa5f 	bl	8001a18 <HAL_GetTick>
 800355a:	0003      	movs	r3, r0
 800355c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800355e:	e008      	b.n	8003572 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003560:	f7fe fa5a 	bl	8001a18 <HAL_GetTick>
 8003564:	0002      	movs	r2, r0
 8003566:	69bb      	ldr	r3, [r7, #24]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	2b02      	cmp	r3, #2
 800356c:	d901      	bls.n	8003572 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e1c7      	b.n	8003902 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003572:	4ba2      	ldr	r3, [pc, #648]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 8003574:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003576:	2202      	movs	r2, #2
 8003578:	4013      	ands	r3, r2
 800357a:	d0f1      	beq.n	8003560 <HAL_RCC_OscConfig+0x3d0>
 800357c:	e018      	b.n	80035b0 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800357e:	4b9f      	ldr	r3, [pc, #636]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 8003580:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003582:	4b9e      	ldr	r3, [pc, #632]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 8003584:	2101      	movs	r1, #1
 8003586:	438a      	bics	r2, r1
 8003588:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800358a:	f7fe fa45 	bl	8001a18 <HAL_GetTick>
 800358e:	0003      	movs	r3, r0
 8003590:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003592:	e008      	b.n	80035a6 <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003594:	f7fe fa40 	bl	8001a18 <HAL_GetTick>
 8003598:	0002      	movs	r2, r0
 800359a:	69bb      	ldr	r3, [r7, #24]
 800359c:	1ad3      	subs	r3, r2, r3
 800359e:	2b02      	cmp	r3, #2
 80035a0:	d901      	bls.n	80035a6 <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 80035a2:	2303      	movs	r3, #3
 80035a4:	e1ad      	b.n	8003902 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80035a6:	4b95      	ldr	r3, [pc, #596]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 80035a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035aa:	2202      	movs	r2, #2
 80035ac:	4013      	ands	r3, r2
 80035ae:	d1f1      	bne.n	8003594 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	2204      	movs	r2, #4
 80035b6:	4013      	ands	r3, r2
 80035b8:	d100      	bne.n	80035bc <HAL_RCC_OscConfig+0x42c>
 80035ba:	e0ae      	b.n	800371a <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035bc:	2027      	movs	r0, #39	; 0x27
 80035be:	183b      	adds	r3, r7, r0
 80035c0:	2200      	movs	r2, #0
 80035c2:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035c4:	4b8d      	ldr	r3, [pc, #564]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 80035c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035c8:	2380      	movs	r3, #128	; 0x80
 80035ca:	055b      	lsls	r3, r3, #21
 80035cc:	4013      	ands	r3, r2
 80035ce:	d109      	bne.n	80035e4 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035d0:	4b8a      	ldr	r3, [pc, #552]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 80035d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035d4:	4b89      	ldr	r3, [pc, #548]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 80035d6:	2180      	movs	r1, #128	; 0x80
 80035d8:	0549      	lsls	r1, r1, #21
 80035da:	430a      	orrs	r2, r1
 80035dc:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80035de:	183b      	adds	r3, r7, r0
 80035e0:	2201      	movs	r2, #1
 80035e2:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035e4:	4b87      	ldr	r3, [pc, #540]	; (8003804 <HAL_RCC_OscConfig+0x674>)
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	2380      	movs	r3, #128	; 0x80
 80035ea:	005b      	lsls	r3, r3, #1
 80035ec:	4013      	ands	r3, r2
 80035ee:	d11a      	bne.n	8003626 <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035f0:	4b84      	ldr	r3, [pc, #528]	; (8003804 <HAL_RCC_OscConfig+0x674>)
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	4b83      	ldr	r3, [pc, #524]	; (8003804 <HAL_RCC_OscConfig+0x674>)
 80035f6:	2180      	movs	r1, #128	; 0x80
 80035f8:	0049      	lsls	r1, r1, #1
 80035fa:	430a      	orrs	r2, r1
 80035fc:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035fe:	f7fe fa0b 	bl	8001a18 <HAL_GetTick>
 8003602:	0003      	movs	r3, r0
 8003604:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003606:	e008      	b.n	800361a <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003608:	f7fe fa06 	bl	8001a18 <HAL_GetTick>
 800360c:	0002      	movs	r2, r0
 800360e:	69bb      	ldr	r3, [r7, #24]
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	2b64      	cmp	r3, #100	; 0x64
 8003614:	d901      	bls.n	800361a <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	e173      	b.n	8003902 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800361a:	4b7a      	ldr	r3, [pc, #488]	; (8003804 <HAL_RCC_OscConfig+0x674>)
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	2380      	movs	r3, #128	; 0x80
 8003620:	005b      	lsls	r3, r3, #1
 8003622:	4013      	ands	r3, r2
 8003624:	d0f0      	beq.n	8003608 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	689a      	ldr	r2, [r3, #8]
 800362a:	2380      	movs	r3, #128	; 0x80
 800362c:	005b      	lsls	r3, r3, #1
 800362e:	429a      	cmp	r2, r3
 8003630:	d107      	bne.n	8003642 <HAL_RCC_OscConfig+0x4b2>
 8003632:	4b72      	ldr	r3, [pc, #456]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 8003634:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003636:	4b71      	ldr	r3, [pc, #452]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 8003638:	2180      	movs	r1, #128	; 0x80
 800363a:	0049      	lsls	r1, r1, #1
 800363c:	430a      	orrs	r2, r1
 800363e:	651a      	str	r2, [r3, #80]	; 0x50
 8003640:	e031      	b.n	80036a6 <HAL_RCC_OscConfig+0x516>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d10c      	bne.n	8003664 <HAL_RCC_OscConfig+0x4d4>
 800364a:	4b6c      	ldr	r3, [pc, #432]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 800364c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800364e:	4b6b      	ldr	r3, [pc, #428]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 8003650:	496b      	ldr	r1, [pc, #428]	; (8003800 <HAL_RCC_OscConfig+0x670>)
 8003652:	400a      	ands	r2, r1
 8003654:	651a      	str	r2, [r3, #80]	; 0x50
 8003656:	4b69      	ldr	r3, [pc, #420]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 8003658:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800365a:	4b68      	ldr	r3, [pc, #416]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 800365c:	496a      	ldr	r1, [pc, #424]	; (8003808 <HAL_RCC_OscConfig+0x678>)
 800365e:	400a      	ands	r2, r1
 8003660:	651a      	str	r2, [r3, #80]	; 0x50
 8003662:	e020      	b.n	80036a6 <HAL_RCC_OscConfig+0x516>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	689a      	ldr	r2, [r3, #8]
 8003668:	23a0      	movs	r3, #160	; 0xa0
 800366a:	00db      	lsls	r3, r3, #3
 800366c:	429a      	cmp	r2, r3
 800366e:	d10e      	bne.n	800368e <HAL_RCC_OscConfig+0x4fe>
 8003670:	4b62      	ldr	r3, [pc, #392]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 8003672:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003674:	4b61      	ldr	r3, [pc, #388]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 8003676:	2180      	movs	r1, #128	; 0x80
 8003678:	00c9      	lsls	r1, r1, #3
 800367a:	430a      	orrs	r2, r1
 800367c:	651a      	str	r2, [r3, #80]	; 0x50
 800367e:	4b5f      	ldr	r3, [pc, #380]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 8003680:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003682:	4b5e      	ldr	r3, [pc, #376]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 8003684:	2180      	movs	r1, #128	; 0x80
 8003686:	0049      	lsls	r1, r1, #1
 8003688:	430a      	orrs	r2, r1
 800368a:	651a      	str	r2, [r3, #80]	; 0x50
 800368c:	e00b      	b.n	80036a6 <HAL_RCC_OscConfig+0x516>
 800368e:	4b5b      	ldr	r3, [pc, #364]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 8003690:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003692:	4b5a      	ldr	r3, [pc, #360]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 8003694:	495a      	ldr	r1, [pc, #360]	; (8003800 <HAL_RCC_OscConfig+0x670>)
 8003696:	400a      	ands	r2, r1
 8003698:	651a      	str	r2, [r3, #80]	; 0x50
 800369a:	4b58      	ldr	r3, [pc, #352]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 800369c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800369e:	4b57      	ldr	r3, [pc, #348]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 80036a0:	4959      	ldr	r1, [pc, #356]	; (8003808 <HAL_RCC_OscConfig+0x678>)
 80036a2:	400a      	ands	r2, r1
 80036a4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d015      	beq.n	80036da <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036ae:	f7fe f9b3 	bl	8001a18 <HAL_GetTick>
 80036b2:	0003      	movs	r3, r0
 80036b4:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80036b6:	e009      	b.n	80036cc <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036b8:	f7fe f9ae 	bl	8001a18 <HAL_GetTick>
 80036bc:	0002      	movs	r2, r0
 80036be:	69bb      	ldr	r3, [r7, #24]
 80036c0:	1ad3      	subs	r3, r2, r3
 80036c2:	4a52      	ldr	r2, [pc, #328]	; (800380c <HAL_RCC_OscConfig+0x67c>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d901      	bls.n	80036cc <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 80036c8:	2303      	movs	r3, #3
 80036ca:	e11a      	b.n	8003902 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80036cc:	4b4b      	ldr	r3, [pc, #300]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 80036ce:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80036d0:	2380      	movs	r3, #128	; 0x80
 80036d2:	009b      	lsls	r3, r3, #2
 80036d4:	4013      	ands	r3, r2
 80036d6:	d0ef      	beq.n	80036b8 <HAL_RCC_OscConfig+0x528>
 80036d8:	e014      	b.n	8003704 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036da:	f7fe f99d 	bl	8001a18 <HAL_GetTick>
 80036de:	0003      	movs	r3, r0
 80036e0:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80036e2:	e009      	b.n	80036f8 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036e4:	f7fe f998 	bl	8001a18 <HAL_GetTick>
 80036e8:	0002      	movs	r2, r0
 80036ea:	69bb      	ldr	r3, [r7, #24]
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	4a47      	ldr	r2, [pc, #284]	; (800380c <HAL_RCC_OscConfig+0x67c>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d901      	bls.n	80036f8 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 80036f4:	2303      	movs	r3, #3
 80036f6:	e104      	b.n	8003902 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80036f8:	4b40      	ldr	r3, [pc, #256]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 80036fa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80036fc:	2380      	movs	r3, #128	; 0x80
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	4013      	ands	r3, r2
 8003702:	d1ef      	bne.n	80036e4 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003704:	2327      	movs	r3, #39	; 0x27
 8003706:	18fb      	adds	r3, r7, r3
 8003708:	781b      	ldrb	r3, [r3, #0]
 800370a:	2b01      	cmp	r3, #1
 800370c:	d105      	bne.n	800371a <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800370e:	4b3b      	ldr	r3, [pc, #236]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 8003710:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003712:	4b3a      	ldr	r3, [pc, #232]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 8003714:	493e      	ldr	r1, [pc, #248]	; (8003810 <HAL_RCC_OscConfig+0x680>)
 8003716:	400a      	ands	r2, r1
 8003718:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	2220      	movs	r2, #32
 8003720:	4013      	ands	r3, r2
 8003722:	d049      	beq.n	80037b8 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	699b      	ldr	r3, [r3, #24]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d026      	beq.n	800377a <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800372c:	4b33      	ldr	r3, [pc, #204]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 800372e:	689a      	ldr	r2, [r3, #8]
 8003730:	4b32      	ldr	r3, [pc, #200]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 8003732:	2101      	movs	r1, #1
 8003734:	430a      	orrs	r2, r1
 8003736:	609a      	str	r2, [r3, #8]
 8003738:	4b30      	ldr	r3, [pc, #192]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 800373a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800373c:	4b2f      	ldr	r3, [pc, #188]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 800373e:	2101      	movs	r1, #1
 8003740:	430a      	orrs	r2, r1
 8003742:	635a      	str	r2, [r3, #52]	; 0x34
 8003744:	4b33      	ldr	r3, [pc, #204]	; (8003814 <HAL_RCC_OscConfig+0x684>)
 8003746:	6a1a      	ldr	r2, [r3, #32]
 8003748:	4b32      	ldr	r3, [pc, #200]	; (8003814 <HAL_RCC_OscConfig+0x684>)
 800374a:	2180      	movs	r1, #128	; 0x80
 800374c:	0189      	lsls	r1, r1, #6
 800374e:	430a      	orrs	r2, r1
 8003750:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003752:	f7fe f961 	bl	8001a18 <HAL_GetTick>
 8003756:	0003      	movs	r3, r0
 8003758:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800375a:	e008      	b.n	800376e <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800375c:	f7fe f95c 	bl	8001a18 <HAL_GetTick>
 8003760:	0002      	movs	r2, r0
 8003762:	69bb      	ldr	r3, [r7, #24]
 8003764:	1ad3      	subs	r3, r2, r3
 8003766:	2b02      	cmp	r3, #2
 8003768:	d901      	bls.n	800376e <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 800376a:	2303      	movs	r3, #3
 800376c:	e0c9      	b.n	8003902 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800376e:	4b23      	ldr	r3, [pc, #140]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	2202      	movs	r2, #2
 8003774:	4013      	ands	r3, r2
 8003776:	d0f1      	beq.n	800375c <HAL_RCC_OscConfig+0x5cc>
 8003778:	e01e      	b.n	80037b8 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800377a:	4b20      	ldr	r3, [pc, #128]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 800377c:	689a      	ldr	r2, [r3, #8]
 800377e:	4b1f      	ldr	r3, [pc, #124]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 8003780:	2101      	movs	r1, #1
 8003782:	438a      	bics	r2, r1
 8003784:	609a      	str	r2, [r3, #8]
 8003786:	4b23      	ldr	r3, [pc, #140]	; (8003814 <HAL_RCC_OscConfig+0x684>)
 8003788:	6a1a      	ldr	r2, [r3, #32]
 800378a:	4b22      	ldr	r3, [pc, #136]	; (8003814 <HAL_RCC_OscConfig+0x684>)
 800378c:	4922      	ldr	r1, [pc, #136]	; (8003818 <HAL_RCC_OscConfig+0x688>)
 800378e:	400a      	ands	r2, r1
 8003790:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003792:	f7fe f941 	bl	8001a18 <HAL_GetTick>
 8003796:	0003      	movs	r3, r0
 8003798:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800379a:	e008      	b.n	80037ae <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800379c:	f7fe f93c 	bl	8001a18 <HAL_GetTick>
 80037a0:	0002      	movs	r2, r0
 80037a2:	69bb      	ldr	r3, [r7, #24]
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	2b02      	cmp	r3, #2
 80037a8:	d901      	bls.n	80037ae <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 80037aa:	2303      	movs	r3, #3
 80037ac:	e0a9      	b.n	8003902 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80037ae:	4b13      	ldr	r3, [pc, #76]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	2202      	movs	r2, #2
 80037b4:	4013      	ands	r3, r2
 80037b6:	d1f1      	bne.n	800379c <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d100      	bne.n	80037c2 <HAL_RCC_OscConfig+0x632>
 80037c0:	e09e      	b.n	8003900 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037c2:	6a3b      	ldr	r3, [r7, #32]
 80037c4:	2b0c      	cmp	r3, #12
 80037c6:	d100      	bne.n	80037ca <HAL_RCC_OscConfig+0x63a>
 80037c8:	e077      	b.n	80038ba <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d158      	bne.n	8003884 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037d2:	4b0a      	ldr	r3, [pc, #40]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	4b09      	ldr	r3, [pc, #36]	; (80037fc <HAL_RCC_OscConfig+0x66c>)
 80037d8:	4910      	ldr	r1, [pc, #64]	; (800381c <HAL_RCC_OscConfig+0x68c>)
 80037da:	400a      	ands	r2, r1
 80037dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037de:	f7fe f91b 	bl	8001a18 <HAL_GetTick>
 80037e2:	0003      	movs	r3, r0
 80037e4:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80037e6:	e01b      	b.n	8003820 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037e8:	f7fe f916 	bl	8001a18 <HAL_GetTick>
 80037ec:	0002      	movs	r2, r0
 80037ee:	69bb      	ldr	r3, [r7, #24]
 80037f0:	1ad3      	subs	r3, r2, r3
 80037f2:	2b02      	cmp	r3, #2
 80037f4:	d914      	bls.n	8003820 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 80037f6:	2303      	movs	r3, #3
 80037f8:	e083      	b.n	8003902 <HAL_RCC_OscConfig+0x772>
 80037fa:	46c0      	nop			; (mov r8, r8)
 80037fc:	40021000 	.word	0x40021000
 8003800:	fffffeff 	.word	0xfffffeff
 8003804:	40007000 	.word	0x40007000
 8003808:	fffffbff 	.word	0xfffffbff
 800380c:	00001388 	.word	0x00001388
 8003810:	efffffff 	.word	0xefffffff
 8003814:	40010000 	.word	0x40010000
 8003818:	ffffdfff 	.word	0xffffdfff
 800381c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003820:	4b3a      	ldr	r3, [pc, #232]	; (800390c <HAL_RCC_OscConfig+0x77c>)
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	2380      	movs	r3, #128	; 0x80
 8003826:	049b      	lsls	r3, r3, #18
 8003828:	4013      	ands	r3, r2
 800382a:	d1dd      	bne.n	80037e8 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800382c:	4b37      	ldr	r3, [pc, #220]	; (800390c <HAL_RCC_OscConfig+0x77c>)
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	4a37      	ldr	r2, [pc, #220]	; (8003910 <HAL_RCC_OscConfig+0x780>)
 8003832:	4013      	ands	r3, r2
 8003834:	0019      	movs	r1, r3
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800383e:	431a      	orrs	r2, r3
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003844:	431a      	orrs	r2, r3
 8003846:	4b31      	ldr	r3, [pc, #196]	; (800390c <HAL_RCC_OscConfig+0x77c>)
 8003848:	430a      	orrs	r2, r1
 800384a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800384c:	4b2f      	ldr	r3, [pc, #188]	; (800390c <HAL_RCC_OscConfig+0x77c>)
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	4b2e      	ldr	r3, [pc, #184]	; (800390c <HAL_RCC_OscConfig+0x77c>)
 8003852:	2180      	movs	r1, #128	; 0x80
 8003854:	0449      	lsls	r1, r1, #17
 8003856:	430a      	orrs	r2, r1
 8003858:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800385a:	f7fe f8dd 	bl	8001a18 <HAL_GetTick>
 800385e:	0003      	movs	r3, r0
 8003860:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003862:	e008      	b.n	8003876 <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003864:	f7fe f8d8 	bl	8001a18 <HAL_GetTick>
 8003868:	0002      	movs	r2, r0
 800386a:	69bb      	ldr	r3, [r7, #24]
 800386c:	1ad3      	subs	r3, r2, r3
 800386e:	2b02      	cmp	r3, #2
 8003870:	d901      	bls.n	8003876 <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 8003872:	2303      	movs	r3, #3
 8003874:	e045      	b.n	8003902 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003876:	4b25      	ldr	r3, [pc, #148]	; (800390c <HAL_RCC_OscConfig+0x77c>)
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	2380      	movs	r3, #128	; 0x80
 800387c:	049b      	lsls	r3, r3, #18
 800387e:	4013      	ands	r3, r2
 8003880:	d0f0      	beq.n	8003864 <HAL_RCC_OscConfig+0x6d4>
 8003882:	e03d      	b.n	8003900 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003884:	4b21      	ldr	r3, [pc, #132]	; (800390c <HAL_RCC_OscConfig+0x77c>)
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	4b20      	ldr	r3, [pc, #128]	; (800390c <HAL_RCC_OscConfig+0x77c>)
 800388a:	4922      	ldr	r1, [pc, #136]	; (8003914 <HAL_RCC_OscConfig+0x784>)
 800388c:	400a      	ands	r2, r1
 800388e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003890:	f7fe f8c2 	bl	8001a18 <HAL_GetTick>
 8003894:	0003      	movs	r3, r0
 8003896:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003898:	e008      	b.n	80038ac <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800389a:	f7fe f8bd 	bl	8001a18 <HAL_GetTick>
 800389e:	0002      	movs	r2, r0
 80038a0:	69bb      	ldr	r3, [r7, #24]
 80038a2:	1ad3      	subs	r3, r2, r3
 80038a4:	2b02      	cmp	r3, #2
 80038a6:	d901      	bls.n	80038ac <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 80038a8:	2303      	movs	r3, #3
 80038aa:	e02a      	b.n	8003902 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80038ac:	4b17      	ldr	r3, [pc, #92]	; (800390c <HAL_RCC_OscConfig+0x77c>)
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	2380      	movs	r3, #128	; 0x80
 80038b2:	049b      	lsls	r3, r3, #18
 80038b4:	4013      	ands	r3, r2
 80038b6:	d1f0      	bne.n	800389a <HAL_RCC_OscConfig+0x70a>
 80038b8:	e022      	b.n	8003900 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038be:	2b01      	cmp	r3, #1
 80038c0:	d101      	bne.n	80038c6 <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e01d      	b.n	8003902 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80038c6:	4b11      	ldr	r3, [pc, #68]	; (800390c <HAL_RCC_OscConfig+0x77c>)
 80038c8:	68db      	ldr	r3, [r3, #12]
 80038ca:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038cc:	69fa      	ldr	r2, [r7, #28]
 80038ce:	2380      	movs	r3, #128	; 0x80
 80038d0:	025b      	lsls	r3, r3, #9
 80038d2:	401a      	ands	r2, r3
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038d8:	429a      	cmp	r2, r3
 80038da:	d10f      	bne.n	80038fc <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80038dc:	69fa      	ldr	r2, [r7, #28]
 80038de:	23f0      	movs	r3, #240	; 0xf0
 80038e0:	039b      	lsls	r3, r3, #14
 80038e2:	401a      	ands	r2, r3
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038e8:	429a      	cmp	r2, r3
 80038ea:	d107      	bne.n	80038fc <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80038ec:	69fa      	ldr	r2, [r7, #28]
 80038ee:	23c0      	movs	r3, #192	; 0xc0
 80038f0:	041b      	lsls	r3, r3, #16
 80038f2:	401a      	ands	r2, r3
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d001      	beq.n	8003900 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	e000      	b.n	8003902 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8003900:	2300      	movs	r3, #0
}
 8003902:	0018      	movs	r0, r3
 8003904:	46bd      	mov	sp, r7
 8003906:	b00a      	add	sp, #40	; 0x28
 8003908:	bdb0      	pop	{r4, r5, r7, pc}
 800390a:	46c0      	nop			; (mov r8, r8)
 800390c:	40021000 	.word	0x40021000
 8003910:	ff02ffff 	.word	0xff02ffff
 8003914:	feffffff 	.word	0xfeffffff

08003918 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003918:	b5b0      	push	{r4, r5, r7, lr}
 800391a:	b084      	sub	sp, #16
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
 8003920:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d101      	bne.n	800392c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e128      	b.n	8003b7e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800392c:	4b96      	ldr	r3, [pc, #600]	; (8003b88 <HAL_RCC_ClockConfig+0x270>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	2201      	movs	r2, #1
 8003932:	4013      	ands	r3, r2
 8003934:	683a      	ldr	r2, [r7, #0]
 8003936:	429a      	cmp	r2, r3
 8003938:	d91e      	bls.n	8003978 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800393a:	4b93      	ldr	r3, [pc, #588]	; (8003b88 <HAL_RCC_ClockConfig+0x270>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	2201      	movs	r2, #1
 8003940:	4393      	bics	r3, r2
 8003942:	0019      	movs	r1, r3
 8003944:	4b90      	ldr	r3, [pc, #576]	; (8003b88 <HAL_RCC_ClockConfig+0x270>)
 8003946:	683a      	ldr	r2, [r7, #0]
 8003948:	430a      	orrs	r2, r1
 800394a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800394c:	f7fe f864 	bl	8001a18 <HAL_GetTick>
 8003950:	0003      	movs	r3, r0
 8003952:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003954:	e009      	b.n	800396a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003956:	f7fe f85f 	bl	8001a18 <HAL_GetTick>
 800395a:	0002      	movs	r2, r0
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	1ad3      	subs	r3, r2, r3
 8003960:	4a8a      	ldr	r2, [pc, #552]	; (8003b8c <HAL_RCC_ClockConfig+0x274>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d901      	bls.n	800396a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003966:	2303      	movs	r3, #3
 8003968:	e109      	b.n	8003b7e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800396a:	4b87      	ldr	r3, [pc, #540]	; (8003b88 <HAL_RCC_ClockConfig+0x270>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	2201      	movs	r2, #1
 8003970:	4013      	ands	r3, r2
 8003972:	683a      	ldr	r2, [r7, #0]
 8003974:	429a      	cmp	r2, r3
 8003976:	d1ee      	bne.n	8003956 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	2202      	movs	r2, #2
 800397e:	4013      	ands	r3, r2
 8003980:	d009      	beq.n	8003996 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003982:	4b83      	ldr	r3, [pc, #524]	; (8003b90 <HAL_RCC_ClockConfig+0x278>)
 8003984:	68db      	ldr	r3, [r3, #12]
 8003986:	22f0      	movs	r2, #240	; 0xf0
 8003988:	4393      	bics	r3, r2
 800398a:	0019      	movs	r1, r3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	689a      	ldr	r2, [r3, #8]
 8003990:	4b7f      	ldr	r3, [pc, #508]	; (8003b90 <HAL_RCC_ClockConfig+0x278>)
 8003992:	430a      	orrs	r2, r1
 8003994:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	2201      	movs	r2, #1
 800399c:	4013      	ands	r3, r2
 800399e:	d100      	bne.n	80039a2 <HAL_RCC_ClockConfig+0x8a>
 80039a0:	e089      	b.n	8003ab6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	2b02      	cmp	r3, #2
 80039a8:	d107      	bne.n	80039ba <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80039aa:	4b79      	ldr	r3, [pc, #484]	; (8003b90 <HAL_RCC_ClockConfig+0x278>)
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	2380      	movs	r3, #128	; 0x80
 80039b0:	029b      	lsls	r3, r3, #10
 80039b2:	4013      	ands	r3, r2
 80039b4:	d120      	bne.n	80039f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e0e1      	b.n	8003b7e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	2b03      	cmp	r3, #3
 80039c0:	d107      	bne.n	80039d2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80039c2:	4b73      	ldr	r3, [pc, #460]	; (8003b90 <HAL_RCC_ClockConfig+0x278>)
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	2380      	movs	r3, #128	; 0x80
 80039c8:	049b      	lsls	r3, r3, #18
 80039ca:	4013      	ands	r3, r2
 80039cc:	d114      	bne.n	80039f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e0d5      	b.n	8003b7e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	2b01      	cmp	r3, #1
 80039d8:	d106      	bne.n	80039e8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80039da:	4b6d      	ldr	r3, [pc, #436]	; (8003b90 <HAL_RCC_ClockConfig+0x278>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	2204      	movs	r2, #4
 80039e0:	4013      	ands	r3, r2
 80039e2:	d109      	bne.n	80039f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80039e4:	2301      	movs	r3, #1
 80039e6:	e0ca      	b.n	8003b7e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80039e8:	4b69      	ldr	r3, [pc, #420]	; (8003b90 <HAL_RCC_ClockConfig+0x278>)
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	2380      	movs	r3, #128	; 0x80
 80039ee:	009b      	lsls	r3, r3, #2
 80039f0:	4013      	ands	r3, r2
 80039f2:	d101      	bne.n	80039f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e0c2      	b.n	8003b7e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039f8:	4b65      	ldr	r3, [pc, #404]	; (8003b90 <HAL_RCC_ClockConfig+0x278>)
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	2203      	movs	r2, #3
 80039fe:	4393      	bics	r3, r2
 8003a00:	0019      	movs	r1, r3
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	685a      	ldr	r2, [r3, #4]
 8003a06:	4b62      	ldr	r3, [pc, #392]	; (8003b90 <HAL_RCC_ClockConfig+0x278>)
 8003a08:	430a      	orrs	r2, r1
 8003a0a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a0c:	f7fe f804 	bl	8001a18 <HAL_GetTick>
 8003a10:	0003      	movs	r3, r0
 8003a12:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	2b02      	cmp	r3, #2
 8003a1a:	d111      	bne.n	8003a40 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a1c:	e009      	b.n	8003a32 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a1e:	f7fd fffb 	bl	8001a18 <HAL_GetTick>
 8003a22:	0002      	movs	r2, r0
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	1ad3      	subs	r3, r2, r3
 8003a28:	4a58      	ldr	r2, [pc, #352]	; (8003b8c <HAL_RCC_ClockConfig+0x274>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d901      	bls.n	8003a32 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8003a2e:	2303      	movs	r3, #3
 8003a30:	e0a5      	b.n	8003b7e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a32:	4b57      	ldr	r3, [pc, #348]	; (8003b90 <HAL_RCC_ClockConfig+0x278>)
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	220c      	movs	r2, #12
 8003a38:	4013      	ands	r3, r2
 8003a3a:	2b08      	cmp	r3, #8
 8003a3c:	d1ef      	bne.n	8003a1e <HAL_RCC_ClockConfig+0x106>
 8003a3e:	e03a      	b.n	8003ab6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	2b03      	cmp	r3, #3
 8003a46:	d111      	bne.n	8003a6c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a48:	e009      	b.n	8003a5e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a4a:	f7fd ffe5 	bl	8001a18 <HAL_GetTick>
 8003a4e:	0002      	movs	r2, r0
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	1ad3      	subs	r3, r2, r3
 8003a54:	4a4d      	ldr	r2, [pc, #308]	; (8003b8c <HAL_RCC_ClockConfig+0x274>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d901      	bls.n	8003a5e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	e08f      	b.n	8003b7e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a5e:	4b4c      	ldr	r3, [pc, #304]	; (8003b90 <HAL_RCC_ClockConfig+0x278>)
 8003a60:	68db      	ldr	r3, [r3, #12]
 8003a62:	220c      	movs	r2, #12
 8003a64:	4013      	ands	r3, r2
 8003a66:	2b0c      	cmp	r3, #12
 8003a68:	d1ef      	bne.n	8003a4a <HAL_RCC_ClockConfig+0x132>
 8003a6a:	e024      	b.n	8003ab6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	d11b      	bne.n	8003aac <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a74:	e009      	b.n	8003a8a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a76:	f7fd ffcf 	bl	8001a18 <HAL_GetTick>
 8003a7a:	0002      	movs	r2, r0
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	1ad3      	subs	r3, r2, r3
 8003a80:	4a42      	ldr	r2, [pc, #264]	; (8003b8c <HAL_RCC_ClockConfig+0x274>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d901      	bls.n	8003a8a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8003a86:	2303      	movs	r3, #3
 8003a88:	e079      	b.n	8003b7e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a8a:	4b41      	ldr	r3, [pc, #260]	; (8003b90 <HAL_RCC_ClockConfig+0x278>)
 8003a8c:	68db      	ldr	r3, [r3, #12]
 8003a8e:	220c      	movs	r2, #12
 8003a90:	4013      	ands	r3, r2
 8003a92:	2b04      	cmp	r3, #4
 8003a94:	d1ef      	bne.n	8003a76 <HAL_RCC_ClockConfig+0x15e>
 8003a96:	e00e      	b.n	8003ab6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a98:	f7fd ffbe 	bl	8001a18 <HAL_GetTick>
 8003a9c:	0002      	movs	r2, r0
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	4a3a      	ldr	r2, [pc, #232]	; (8003b8c <HAL_RCC_ClockConfig+0x274>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d901      	bls.n	8003aac <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8003aa8:	2303      	movs	r3, #3
 8003aaa:	e068      	b.n	8003b7e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003aac:	4b38      	ldr	r3, [pc, #224]	; (8003b90 <HAL_RCC_ClockConfig+0x278>)
 8003aae:	68db      	ldr	r3, [r3, #12]
 8003ab0:	220c      	movs	r2, #12
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	d1f0      	bne.n	8003a98 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ab6:	4b34      	ldr	r3, [pc, #208]	; (8003b88 <HAL_RCC_ClockConfig+0x270>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	2201      	movs	r2, #1
 8003abc:	4013      	ands	r3, r2
 8003abe:	683a      	ldr	r2, [r7, #0]
 8003ac0:	429a      	cmp	r2, r3
 8003ac2:	d21e      	bcs.n	8003b02 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ac4:	4b30      	ldr	r3, [pc, #192]	; (8003b88 <HAL_RCC_ClockConfig+0x270>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	4393      	bics	r3, r2
 8003acc:	0019      	movs	r1, r3
 8003ace:	4b2e      	ldr	r3, [pc, #184]	; (8003b88 <HAL_RCC_ClockConfig+0x270>)
 8003ad0:	683a      	ldr	r2, [r7, #0]
 8003ad2:	430a      	orrs	r2, r1
 8003ad4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003ad6:	f7fd ff9f 	bl	8001a18 <HAL_GetTick>
 8003ada:	0003      	movs	r3, r0
 8003adc:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ade:	e009      	b.n	8003af4 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ae0:	f7fd ff9a 	bl	8001a18 <HAL_GetTick>
 8003ae4:	0002      	movs	r2, r0
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	4a28      	ldr	r2, [pc, #160]	; (8003b8c <HAL_RCC_ClockConfig+0x274>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d901      	bls.n	8003af4 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8003af0:	2303      	movs	r3, #3
 8003af2:	e044      	b.n	8003b7e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003af4:	4b24      	ldr	r3, [pc, #144]	; (8003b88 <HAL_RCC_ClockConfig+0x270>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	2201      	movs	r2, #1
 8003afa:	4013      	ands	r3, r2
 8003afc:	683a      	ldr	r2, [r7, #0]
 8003afe:	429a      	cmp	r2, r3
 8003b00:	d1ee      	bne.n	8003ae0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	2204      	movs	r2, #4
 8003b08:	4013      	ands	r3, r2
 8003b0a:	d009      	beq.n	8003b20 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b0c:	4b20      	ldr	r3, [pc, #128]	; (8003b90 <HAL_RCC_ClockConfig+0x278>)
 8003b0e:	68db      	ldr	r3, [r3, #12]
 8003b10:	4a20      	ldr	r2, [pc, #128]	; (8003b94 <HAL_RCC_ClockConfig+0x27c>)
 8003b12:	4013      	ands	r3, r2
 8003b14:	0019      	movs	r1, r3
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	68da      	ldr	r2, [r3, #12]
 8003b1a:	4b1d      	ldr	r3, [pc, #116]	; (8003b90 <HAL_RCC_ClockConfig+0x278>)
 8003b1c:	430a      	orrs	r2, r1
 8003b1e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	2208      	movs	r2, #8
 8003b26:	4013      	ands	r3, r2
 8003b28:	d00a      	beq.n	8003b40 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003b2a:	4b19      	ldr	r3, [pc, #100]	; (8003b90 <HAL_RCC_ClockConfig+0x278>)
 8003b2c:	68db      	ldr	r3, [r3, #12]
 8003b2e:	4a1a      	ldr	r2, [pc, #104]	; (8003b98 <HAL_RCC_ClockConfig+0x280>)
 8003b30:	4013      	ands	r3, r2
 8003b32:	0019      	movs	r1, r3
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	691b      	ldr	r3, [r3, #16]
 8003b38:	00da      	lsls	r2, r3, #3
 8003b3a:	4b15      	ldr	r3, [pc, #84]	; (8003b90 <HAL_RCC_ClockConfig+0x278>)
 8003b3c:	430a      	orrs	r2, r1
 8003b3e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003b40:	f000 f832 	bl	8003ba8 <HAL_RCC_GetSysClockFreq>
 8003b44:	0001      	movs	r1, r0
 8003b46:	4b12      	ldr	r3, [pc, #72]	; (8003b90 <HAL_RCC_ClockConfig+0x278>)
 8003b48:	68db      	ldr	r3, [r3, #12]
 8003b4a:	091b      	lsrs	r3, r3, #4
 8003b4c:	220f      	movs	r2, #15
 8003b4e:	4013      	ands	r3, r2
 8003b50:	4a12      	ldr	r2, [pc, #72]	; (8003b9c <HAL_RCC_ClockConfig+0x284>)
 8003b52:	5cd3      	ldrb	r3, [r2, r3]
 8003b54:	000a      	movs	r2, r1
 8003b56:	40da      	lsrs	r2, r3
 8003b58:	4b11      	ldr	r3, [pc, #68]	; (8003ba0 <HAL_RCC_ClockConfig+0x288>)
 8003b5a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003b5c:	4b11      	ldr	r3, [pc, #68]	; (8003ba4 <HAL_RCC_ClockConfig+0x28c>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	250b      	movs	r5, #11
 8003b62:	197c      	adds	r4, r7, r5
 8003b64:	0018      	movs	r0, r3
 8003b66:	f7fd ff11 	bl	800198c <HAL_InitTick>
 8003b6a:	0003      	movs	r3, r0
 8003b6c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8003b6e:	197b      	adds	r3, r7, r5
 8003b70:	781b      	ldrb	r3, [r3, #0]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d002      	beq.n	8003b7c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8003b76:	197b      	adds	r3, r7, r5
 8003b78:	781b      	ldrb	r3, [r3, #0]
 8003b7a:	e000      	b.n	8003b7e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8003b7c:	2300      	movs	r3, #0
}
 8003b7e:	0018      	movs	r0, r3
 8003b80:	46bd      	mov	sp, r7
 8003b82:	b004      	add	sp, #16
 8003b84:	bdb0      	pop	{r4, r5, r7, pc}
 8003b86:	46c0      	nop			; (mov r8, r8)
 8003b88:	40022000 	.word	0x40022000
 8003b8c:	00001388 	.word	0x00001388
 8003b90:	40021000 	.word	0x40021000
 8003b94:	fffff8ff 	.word	0xfffff8ff
 8003b98:	ffffc7ff 	.word	0xffffc7ff
 8003b9c:	08006d38 	.word	0x08006d38
 8003ba0:	20000064 	.word	0x20000064
 8003ba4:	20000068 	.word	0x20000068

08003ba8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ba8:	b5b0      	push	{r4, r5, r7, lr}
 8003baa:	b08e      	sub	sp, #56	; 0x38
 8003bac:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8003bae:	4b4c      	ldr	r3, [pc, #304]	; (8003ce0 <HAL_RCC_GetSysClockFreq+0x138>)
 8003bb0:	68db      	ldr	r3, [r3, #12]
 8003bb2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003bb4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003bb6:	230c      	movs	r3, #12
 8003bb8:	4013      	ands	r3, r2
 8003bba:	2b0c      	cmp	r3, #12
 8003bbc:	d014      	beq.n	8003be8 <HAL_RCC_GetSysClockFreq+0x40>
 8003bbe:	d900      	bls.n	8003bc2 <HAL_RCC_GetSysClockFreq+0x1a>
 8003bc0:	e07b      	b.n	8003cba <HAL_RCC_GetSysClockFreq+0x112>
 8003bc2:	2b04      	cmp	r3, #4
 8003bc4:	d002      	beq.n	8003bcc <HAL_RCC_GetSysClockFreq+0x24>
 8003bc6:	2b08      	cmp	r3, #8
 8003bc8:	d00b      	beq.n	8003be2 <HAL_RCC_GetSysClockFreq+0x3a>
 8003bca:	e076      	b.n	8003cba <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003bcc:	4b44      	ldr	r3, [pc, #272]	; (8003ce0 <HAL_RCC_GetSysClockFreq+0x138>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	2210      	movs	r2, #16
 8003bd2:	4013      	ands	r3, r2
 8003bd4:	d002      	beq.n	8003bdc <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8003bd6:	4b43      	ldr	r3, [pc, #268]	; (8003ce4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003bd8:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8003bda:	e07c      	b.n	8003cd6 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8003bdc:	4b42      	ldr	r3, [pc, #264]	; (8003ce8 <HAL_RCC_GetSysClockFreq+0x140>)
 8003bde:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003be0:	e079      	b.n	8003cd6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003be2:	4b42      	ldr	r3, [pc, #264]	; (8003cec <HAL_RCC_GetSysClockFreq+0x144>)
 8003be4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003be6:	e076      	b.n	8003cd6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003be8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bea:	0c9a      	lsrs	r2, r3, #18
 8003bec:	230f      	movs	r3, #15
 8003bee:	401a      	ands	r2, r3
 8003bf0:	4b3f      	ldr	r3, [pc, #252]	; (8003cf0 <HAL_RCC_GetSysClockFreq+0x148>)
 8003bf2:	5c9b      	ldrb	r3, [r3, r2]
 8003bf4:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003bf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bf8:	0d9a      	lsrs	r2, r3, #22
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	4013      	ands	r3, r2
 8003bfe:	3301      	adds	r3, #1
 8003c00:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c02:	4b37      	ldr	r3, [pc, #220]	; (8003ce0 <HAL_RCC_GetSysClockFreq+0x138>)
 8003c04:	68da      	ldr	r2, [r3, #12]
 8003c06:	2380      	movs	r3, #128	; 0x80
 8003c08:	025b      	lsls	r3, r3, #9
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	d01a      	beq.n	8003c44 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003c0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c10:	61bb      	str	r3, [r7, #24]
 8003c12:	2300      	movs	r3, #0
 8003c14:	61fb      	str	r3, [r7, #28]
 8003c16:	4a35      	ldr	r2, [pc, #212]	; (8003cec <HAL_RCC_GetSysClockFreq+0x144>)
 8003c18:	2300      	movs	r3, #0
 8003c1a:	69b8      	ldr	r0, [r7, #24]
 8003c1c:	69f9      	ldr	r1, [r7, #28]
 8003c1e:	f7fc fc13 	bl	8000448 <__aeabi_lmul>
 8003c22:	0002      	movs	r2, r0
 8003c24:	000b      	movs	r3, r1
 8003c26:	0010      	movs	r0, r2
 8003c28:	0019      	movs	r1, r3
 8003c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2c:	613b      	str	r3, [r7, #16]
 8003c2e:	2300      	movs	r3, #0
 8003c30:	617b      	str	r3, [r7, #20]
 8003c32:	693a      	ldr	r2, [r7, #16]
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	f7fc fbe7 	bl	8000408 <__aeabi_uldivmod>
 8003c3a:	0002      	movs	r2, r0
 8003c3c:	000b      	movs	r3, r1
 8003c3e:	0013      	movs	r3, r2
 8003c40:	637b      	str	r3, [r7, #52]	; 0x34
 8003c42:	e037      	b.n	8003cb4 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003c44:	4b26      	ldr	r3, [pc, #152]	; (8003ce0 <HAL_RCC_GetSysClockFreq+0x138>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	2210      	movs	r2, #16
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	d01a      	beq.n	8003c84 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8003c4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c50:	60bb      	str	r3, [r7, #8]
 8003c52:	2300      	movs	r3, #0
 8003c54:	60fb      	str	r3, [r7, #12]
 8003c56:	4a23      	ldr	r2, [pc, #140]	; (8003ce4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003c58:	2300      	movs	r3, #0
 8003c5a:	68b8      	ldr	r0, [r7, #8]
 8003c5c:	68f9      	ldr	r1, [r7, #12]
 8003c5e:	f7fc fbf3 	bl	8000448 <__aeabi_lmul>
 8003c62:	0002      	movs	r2, r0
 8003c64:	000b      	movs	r3, r1
 8003c66:	0010      	movs	r0, r2
 8003c68:	0019      	movs	r1, r3
 8003c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c6c:	603b      	str	r3, [r7, #0]
 8003c6e:	2300      	movs	r3, #0
 8003c70:	607b      	str	r3, [r7, #4]
 8003c72:	683a      	ldr	r2, [r7, #0]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	f7fc fbc7 	bl	8000408 <__aeabi_uldivmod>
 8003c7a:	0002      	movs	r2, r0
 8003c7c:	000b      	movs	r3, r1
 8003c7e:	0013      	movs	r3, r2
 8003c80:	637b      	str	r3, [r7, #52]	; 0x34
 8003c82:	e017      	b.n	8003cb4 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003c84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c86:	0018      	movs	r0, r3
 8003c88:	2300      	movs	r3, #0
 8003c8a:	0019      	movs	r1, r3
 8003c8c:	4a16      	ldr	r2, [pc, #88]	; (8003ce8 <HAL_RCC_GetSysClockFreq+0x140>)
 8003c8e:	2300      	movs	r3, #0
 8003c90:	f7fc fbda 	bl	8000448 <__aeabi_lmul>
 8003c94:	0002      	movs	r2, r0
 8003c96:	000b      	movs	r3, r1
 8003c98:	0010      	movs	r0, r2
 8003c9a:	0019      	movs	r1, r3
 8003c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c9e:	001c      	movs	r4, r3
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	001d      	movs	r5, r3
 8003ca4:	0022      	movs	r2, r4
 8003ca6:	002b      	movs	r3, r5
 8003ca8:	f7fc fbae 	bl	8000408 <__aeabi_uldivmod>
 8003cac:	0002      	movs	r2, r0
 8003cae:	000b      	movs	r3, r1
 8003cb0:	0013      	movs	r3, r2
 8003cb2:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8003cb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cb6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003cb8:	e00d      	b.n	8003cd6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003cba:	4b09      	ldr	r3, [pc, #36]	; (8003ce0 <HAL_RCC_GetSysClockFreq+0x138>)
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	0b5b      	lsrs	r3, r3, #13
 8003cc0:	2207      	movs	r2, #7
 8003cc2:	4013      	ands	r3, r2
 8003cc4:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003cc6:	6a3b      	ldr	r3, [r7, #32]
 8003cc8:	3301      	adds	r3, #1
 8003cca:	2280      	movs	r2, #128	; 0x80
 8003ccc:	0212      	lsls	r2, r2, #8
 8003cce:	409a      	lsls	r2, r3
 8003cd0:	0013      	movs	r3, r2
 8003cd2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003cd4:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003cd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003cd8:	0018      	movs	r0, r3
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	b00e      	add	sp, #56	; 0x38
 8003cde:	bdb0      	pop	{r4, r5, r7, pc}
 8003ce0:	40021000 	.word	0x40021000
 8003ce4:	003d0900 	.word	0x003d0900
 8003ce8:	00f42400 	.word	0x00f42400
 8003cec:	007a1200 	.word	0x007a1200
 8003cf0:	08006d48 	.word	0x08006d48

08003cf4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b086      	sub	sp, #24
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8003cfc:	2317      	movs	r3, #23
 8003cfe:	18fb      	adds	r3, r7, r3
 8003d00:	2200      	movs	r2, #0
 8003d02:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	2220      	movs	r2, #32
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	d106      	bne.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	2380      	movs	r3, #128	; 0x80
 8003d14:	011b      	lsls	r3, r3, #4
 8003d16:	4013      	ands	r3, r2
 8003d18:	d100      	bne.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x28>
 8003d1a:	e104      	b.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d1c:	4bb1      	ldr	r3, [pc, #708]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003d1e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d20:	2380      	movs	r3, #128	; 0x80
 8003d22:	055b      	lsls	r3, r3, #21
 8003d24:	4013      	ands	r3, r2
 8003d26:	d10a      	bne.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d28:	4bae      	ldr	r3, [pc, #696]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003d2a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d2c:	4bad      	ldr	r3, [pc, #692]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003d2e:	2180      	movs	r1, #128	; 0x80
 8003d30:	0549      	lsls	r1, r1, #21
 8003d32:	430a      	orrs	r2, r1
 8003d34:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8003d36:	2317      	movs	r3, #23
 8003d38:	18fb      	adds	r3, r7, r3
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d3e:	4baa      	ldr	r3, [pc, #680]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	2380      	movs	r3, #128	; 0x80
 8003d44:	005b      	lsls	r3, r3, #1
 8003d46:	4013      	ands	r3, r2
 8003d48:	d11a      	bne.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d4a:	4ba7      	ldr	r3, [pc, #668]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	4ba6      	ldr	r3, [pc, #664]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003d50:	2180      	movs	r1, #128	; 0x80
 8003d52:	0049      	lsls	r1, r1, #1
 8003d54:	430a      	orrs	r2, r1
 8003d56:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d58:	f7fd fe5e 	bl	8001a18 <HAL_GetTick>
 8003d5c:	0003      	movs	r3, r0
 8003d5e:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d60:	e008      	b.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d62:	f7fd fe59 	bl	8001a18 <HAL_GetTick>
 8003d66:	0002      	movs	r2, r0
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	1ad3      	subs	r3, r2, r3
 8003d6c:	2b64      	cmp	r3, #100	; 0x64
 8003d6e:	d901      	bls.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003d70:	2303      	movs	r3, #3
 8003d72:	e133      	b.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d74:	4b9c      	ldr	r3, [pc, #624]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003d76:	681a      	ldr	r2, [r3, #0]
 8003d78:	2380      	movs	r3, #128	; 0x80
 8003d7a:	005b      	lsls	r3, r3, #1
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	d0f0      	beq.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003d80:	4b98      	ldr	r3, [pc, #608]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	23c0      	movs	r3, #192	; 0xc0
 8003d86:	039b      	lsls	r3, r3, #14
 8003d88:	4013      	ands	r3, r2
 8003d8a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	685a      	ldr	r2, [r3, #4]
 8003d90:	23c0      	movs	r3, #192	; 0xc0
 8003d92:	039b      	lsls	r3, r3, #14
 8003d94:	4013      	ands	r3, r2
 8003d96:	68fa      	ldr	r2, [r7, #12]
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d107      	bne.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	689a      	ldr	r2, [r3, #8]
 8003da0:	23c0      	movs	r3, #192	; 0xc0
 8003da2:	039b      	lsls	r3, r3, #14
 8003da4:	4013      	ands	r3, r2
 8003da6:	68fa      	ldr	r2, [r7, #12]
 8003da8:	429a      	cmp	r2, r3
 8003daa:	d013      	beq.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	685a      	ldr	r2, [r3, #4]
 8003db0:	23c0      	movs	r3, #192	; 0xc0
 8003db2:	029b      	lsls	r3, r3, #10
 8003db4:	401a      	ands	r2, r3
 8003db6:	23c0      	movs	r3, #192	; 0xc0
 8003db8:	029b      	lsls	r3, r3, #10
 8003dba:	429a      	cmp	r2, r3
 8003dbc:	d10a      	bne.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003dbe:	4b89      	ldr	r3, [pc, #548]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	2380      	movs	r3, #128	; 0x80
 8003dc4:	029b      	lsls	r3, r3, #10
 8003dc6:	401a      	ands	r2, r3
 8003dc8:	2380      	movs	r3, #128	; 0x80
 8003dca:	029b      	lsls	r3, r3, #10
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d101      	bne.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	e103      	b.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8003dd4:	4b83      	ldr	r3, [pc, #524]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003dd6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003dd8:	23c0      	movs	r3, #192	; 0xc0
 8003dda:	029b      	lsls	r3, r3, #10
 8003ddc:	4013      	ands	r3, r2
 8003dde:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d049      	beq.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0x186>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	685a      	ldr	r2, [r3, #4]
 8003dea:	23c0      	movs	r3, #192	; 0xc0
 8003dec:	029b      	lsls	r3, r3, #10
 8003dee:	4013      	ands	r3, r2
 8003df0:	68fa      	ldr	r2, [r7, #12]
 8003df2:	429a      	cmp	r2, r3
 8003df4:	d004      	beq.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	2220      	movs	r2, #32
 8003dfc:	4013      	ands	r3, r2
 8003dfe:	d10d      	bne.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	689a      	ldr	r2, [r3, #8]
 8003e04:	23c0      	movs	r3, #192	; 0xc0
 8003e06:	029b      	lsls	r3, r3, #10
 8003e08:	4013      	ands	r3, r2
 8003e0a:	68fa      	ldr	r2, [r7, #12]
 8003e0c:	429a      	cmp	r2, r3
 8003e0e:	d034      	beq.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	2380      	movs	r3, #128	; 0x80
 8003e16:	011b      	lsls	r3, r3, #4
 8003e18:	4013      	ands	r3, r2
 8003e1a:	d02e      	beq.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003e1c:	4b71      	ldr	r3, [pc, #452]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003e1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e20:	4a72      	ldr	r2, [pc, #456]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8003e22:	4013      	ands	r3, r2
 8003e24:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003e26:	4b6f      	ldr	r3, [pc, #444]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003e28:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003e2a:	4b6e      	ldr	r3, [pc, #440]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003e2c:	2180      	movs	r1, #128	; 0x80
 8003e2e:	0309      	lsls	r1, r1, #12
 8003e30:	430a      	orrs	r2, r1
 8003e32:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003e34:	4b6b      	ldr	r3, [pc, #428]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003e36:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003e38:	4b6a      	ldr	r3, [pc, #424]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003e3a:	496d      	ldr	r1, [pc, #436]	; (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8003e3c:	400a      	ands	r2, r1
 8003e3e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003e40:	4b68      	ldr	r3, [pc, #416]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003e42:	68fa      	ldr	r2, [r7, #12]
 8003e44:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8003e46:	68fa      	ldr	r2, [r7, #12]
 8003e48:	2380      	movs	r3, #128	; 0x80
 8003e4a:	005b      	lsls	r3, r3, #1
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	d014      	beq.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e50:	f7fd fde2 	bl	8001a18 <HAL_GetTick>
 8003e54:	0003      	movs	r3, r0
 8003e56:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003e58:	e009      	b.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e5a:	f7fd fddd 	bl	8001a18 <HAL_GetTick>
 8003e5e:	0002      	movs	r2, r0
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	1ad3      	subs	r3, r2, r3
 8003e64:	4a63      	ldr	r2, [pc, #396]	; (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d901      	bls.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	e0b6      	b.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003e6e:	4b5d      	ldr	r3, [pc, #372]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003e70:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003e72:	2380      	movs	r3, #128	; 0x80
 8003e74:	009b      	lsls	r3, r3, #2
 8003e76:	4013      	ands	r3, r2
 8003e78:	d0ef      	beq.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681a      	ldr	r2, [r3, #0]
 8003e7e:	2380      	movs	r3, #128	; 0x80
 8003e80:	011b      	lsls	r3, r3, #4
 8003e82:	4013      	ands	r3, r2
 8003e84:	d01f      	beq.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	689a      	ldr	r2, [r3, #8]
 8003e8a:	23c0      	movs	r3, #192	; 0xc0
 8003e8c:	029b      	lsls	r3, r3, #10
 8003e8e:	401a      	ands	r2, r3
 8003e90:	23c0      	movs	r3, #192	; 0xc0
 8003e92:	029b      	lsls	r3, r3, #10
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d10c      	bne.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8003e98:	4b52      	ldr	r3, [pc, #328]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a56      	ldr	r2, [pc, #344]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003e9e:	4013      	ands	r3, r2
 8003ea0:	0019      	movs	r1, r3
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	689a      	ldr	r2, [r3, #8]
 8003ea6:	23c0      	movs	r3, #192	; 0xc0
 8003ea8:	039b      	lsls	r3, r3, #14
 8003eaa:	401a      	ands	r2, r3
 8003eac:	4b4d      	ldr	r3, [pc, #308]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003eae:	430a      	orrs	r2, r1
 8003eb0:	601a      	str	r2, [r3, #0]
 8003eb2:	4b4c      	ldr	r3, [pc, #304]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003eb4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	689a      	ldr	r2, [r3, #8]
 8003eba:	23c0      	movs	r3, #192	; 0xc0
 8003ebc:	029b      	lsls	r3, r3, #10
 8003ebe:	401a      	ands	r2, r3
 8003ec0:	4b48      	ldr	r3, [pc, #288]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003ec2:	430a      	orrs	r2, r1
 8003ec4:	651a      	str	r2, [r3, #80]	; 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	2220      	movs	r2, #32
 8003ecc:	4013      	ands	r3, r2
 8003ece:	d01f      	beq.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	685a      	ldr	r2, [r3, #4]
 8003ed4:	23c0      	movs	r3, #192	; 0xc0
 8003ed6:	029b      	lsls	r3, r3, #10
 8003ed8:	401a      	ands	r2, r3
 8003eda:	23c0      	movs	r3, #192	; 0xc0
 8003edc:	029b      	lsls	r3, r3, #10
 8003ede:	429a      	cmp	r2, r3
 8003ee0:	d10c      	bne.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x208>
 8003ee2:	4b40      	ldr	r3, [pc, #256]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a44      	ldr	r2, [pc, #272]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003ee8:	4013      	ands	r3, r2
 8003eea:	0019      	movs	r1, r3
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	685a      	ldr	r2, [r3, #4]
 8003ef0:	23c0      	movs	r3, #192	; 0xc0
 8003ef2:	039b      	lsls	r3, r3, #14
 8003ef4:	401a      	ands	r2, r3
 8003ef6:	4b3b      	ldr	r3, [pc, #236]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003ef8:	430a      	orrs	r2, r1
 8003efa:	601a      	str	r2, [r3, #0]
 8003efc:	4b39      	ldr	r3, [pc, #228]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003efe:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	685a      	ldr	r2, [r3, #4]
 8003f04:	23c0      	movs	r3, #192	; 0xc0
 8003f06:	029b      	lsls	r3, r3, #10
 8003f08:	401a      	ands	r2, r3
 8003f0a:	4b36      	ldr	r3, [pc, #216]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f0c:	430a      	orrs	r2, r1
 8003f0e:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003f10:	2317      	movs	r3, #23
 8003f12:	18fb      	adds	r3, r7, r3
 8003f14:	781b      	ldrb	r3, [r3, #0]
 8003f16:	2b01      	cmp	r3, #1
 8003f18:	d105      	bne.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f1a:	4b32      	ldr	r3, [pc, #200]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f1e:	4b31      	ldr	r3, [pc, #196]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f20:	4936      	ldr	r1, [pc, #216]	; (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003f22:	400a      	ands	r2, r1
 8003f24:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	d009      	beq.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003f30:	4b2c      	ldr	r3, [pc, #176]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f34:	2203      	movs	r2, #3
 8003f36:	4393      	bics	r3, r2
 8003f38:	0019      	movs	r1, r3
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	68da      	ldr	r2, [r3, #12]
 8003f3e:	4b29      	ldr	r3, [pc, #164]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f40:	430a      	orrs	r2, r1
 8003f42:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	2202      	movs	r2, #2
 8003f4a:	4013      	ands	r3, r2
 8003f4c:	d009      	beq.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003f4e:	4b25      	ldr	r3, [pc, #148]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f52:	220c      	movs	r2, #12
 8003f54:	4393      	bics	r3, r2
 8003f56:	0019      	movs	r1, r3
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	691a      	ldr	r2, [r3, #16]
 8003f5c:	4b21      	ldr	r3, [pc, #132]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f5e:	430a      	orrs	r2, r1
 8003f60:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	2204      	movs	r2, #4
 8003f68:	4013      	ands	r3, r2
 8003f6a:	d009      	beq.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003f6c:	4b1d      	ldr	r3, [pc, #116]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f70:	4a23      	ldr	r2, [pc, #140]	; (8004000 <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 8003f72:	4013      	ands	r3, r2
 8003f74:	0019      	movs	r1, r3
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	695a      	ldr	r2, [r3, #20]
 8003f7a:	4b1a      	ldr	r3, [pc, #104]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f7c:	430a      	orrs	r2, r1
 8003f7e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	2208      	movs	r2, #8
 8003f86:	4013      	ands	r3, r2
 8003f88:	d009      	beq.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003f8a:	4b16      	ldr	r3, [pc, #88]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f8e:	4a1d      	ldr	r2, [pc, #116]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003f90:	4013      	ands	r3, r2
 8003f92:	0019      	movs	r1, r3
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	699a      	ldr	r2, [r3, #24]
 8003f98:	4b12      	ldr	r3, [pc, #72]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f9a:	430a      	orrs	r2, r1
 8003f9c:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	2240      	movs	r2, #64	; 0x40
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	d009      	beq.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003fa8:	4b0e      	ldr	r3, [pc, #56]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003faa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fac:	4a16      	ldr	r2, [pc, #88]	; (8004008 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8003fae:	4013      	ands	r3, r2
 8003fb0:	0019      	movs	r1, r3
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6a1a      	ldr	r2, [r3, #32]
 8003fb6:	4b0b      	ldr	r3, [pc, #44]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003fb8:	430a      	orrs	r2, r1
 8003fba:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2280      	movs	r2, #128	; 0x80
 8003fc2:	4013      	ands	r3, r2
 8003fc4:	d009      	beq.n	8003fda <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8003fc6:	4b07      	ldr	r3, [pc, #28]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003fc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fca:	4a10      	ldr	r2, [pc, #64]	; (800400c <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8003fcc:	4013      	ands	r3, r2
 8003fce:	0019      	movs	r1, r3
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	69da      	ldr	r2, [r3, #28]
 8003fd4:	4b03      	ldr	r3, [pc, #12]	; (8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003fd6:	430a      	orrs	r2, r1
 8003fd8:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8003fda:	2300      	movs	r3, #0
}
 8003fdc:	0018      	movs	r0, r3
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	b006      	add	sp, #24
 8003fe2:	bd80      	pop	{r7, pc}
 8003fe4:	40021000 	.word	0x40021000
 8003fe8:	40007000 	.word	0x40007000
 8003fec:	fffcffff 	.word	0xfffcffff
 8003ff0:	fff7ffff 	.word	0xfff7ffff
 8003ff4:	00001388 	.word	0x00001388
 8003ff8:	ffcfffff 	.word	0xffcfffff
 8003ffc:	efffffff 	.word	0xefffffff
 8004000:	fffff3ff 	.word	0xfffff3ff
 8004004:	ffffcfff 	.word	0xffffcfff
 8004008:	fbffffff 	.word	0xfbffffff
 800400c:	fff3ffff 	.word	0xfff3ffff

08004010 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004010:	b5b0      	push	{r4, r5, r7, lr}
 8004012:	b084      	sub	sp, #16
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004018:	230f      	movs	r3, #15
 800401a:	18fb      	adds	r3, r7, r3
 800401c:	2201      	movs	r2, #1
 800401e:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d101      	bne.n	800402a <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	e088      	b.n	800413c <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2221      	movs	r2, #33	; 0x21
 800402e:	5c9b      	ldrb	r3, [r3, r2]
 8004030:	b2db      	uxtb	r3, r3
 8004032:	2b00      	cmp	r3, #0
 8004034:	d107      	bne.n	8004046 <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2220      	movs	r2, #32
 800403a:	2100      	movs	r1, #0
 800403c:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	0018      	movs	r0, r3
 8004042:	f7fd fbd9 	bl	80017f8 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2221      	movs	r2, #33	; 0x21
 800404a:	2102      	movs	r1, #2
 800404c:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	68db      	ldr	r3, [r3, #12]
 8004054:	2210      	movs	r2, #16
 8004056:	4013      	ands	r3, r2
 8004058:	2b10      	cmp	r3, #16
 800405a:	d05f      	beq.n	800411c <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	22ca      	movs	r2, #202	; 0xca
 8004062:	625a      	str	r2, [r3, #36]	; 0x24
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	2253      	movs	r2, #83	; 0x53
 800406a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800406c:	250f      	movs	r5, #15
 800406e:	197c      	adds	r4, r7, r5
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	0018      	movs	r0, r3
 8004074:	f000 fc2c 	bl	80048d0 <RTC_EnterInitMode>
 8004078:	0003      	movs	r3, r0
 800407a:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 800407c:	0028      	movs	r0, r5
 800407e:	183b      	adds	r3, r7, r0
 8004080:	781b      	ldrb	r3, [r3, #0]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d12c      	bne.n	80040e0 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	689a      	ldr	r2, [r3, #8]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	492c      	ldr	r1, [pc, #176]	; (8004144 <HAL_RTC_Init+0x134>)
 8004092:	400a      	ands	r2, r1
 8004094:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	6899      	ldr	r1, [r3, #8]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	685a      	ldr	r2, [r3, #4]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	691b      	ldr	r3, [r3, #16]
 80040a4:	431a      	orrs	r2, r3
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	699b      	ldr	r3, [r3, #24]
 80040aa:	431a      	orrs	r2, r3
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	430a      	orrs	r2, r1
 80040b2:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	687a      	ldr	r2, [r7, #4]
 80040ba:	68d2      	ldr	r2, [r2, #12]
 80040bc:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	6919      	ldr	r1, [r3, #16]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	689b      	ldr	r3, [r3, #8]
 80040c8:	041a      	lsls	r2, r3, #16
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	430a      	orrs	r2, r1
 80040d0:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80040d2:	183c      	adds	r4, r7, r0
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	0018      	movs	r0, r3
 80040d8:	f000 fc3e 	bl	8004958 <RTC_ExitInitMode>
 80040dc:	0003      	movs	r3, r0
 80040de:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 80040e0:	230f      	movs	r3, #15
 80040e2:	18fb      	adds	r3, r7, r3
 80040e4:	781b      	ldrb	r3, [r3, #0]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d113      	bne.n	8004112 <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	2103      	movs	r1, #3
 80040f6:	438a      	bics	r2, r1
 80040f8:	64da      	str	r2, [r3, #76]	; 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	69da      	ldr	r2, [r3, #28]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	695b      	ldr	r3, [r3, #20]
 8004108:	431a      	orrs	r2, r3
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	430a      	orrs	r2, r1
 8004110:	64da      	str	r2, [r3, #76]	; 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	22ff      	movs	r2, #255	; 0xff
 8004118:	625a      	str	r2, [r3, #36]	; 0x24
 800411a:	e003      	b.n	8004124 <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800411c:	230f      	movs	r3, #15
 800411e:	18fb      	adds	r3, r7, r3
 8004120:	2200      	movs	r2, #0
 8004122:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8004124:	230f      	movs	r3, #15
 8004126:	18fb      	adds	r3, r7, r3
 8004128:	781b      	ldrb	r3, [r3, #0]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d103      	bne.n	8004136 <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2221      	movs	r2, #33	; 0x21
 8004132:	2101      	movs	r1, #1
 8004134:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8004136:	230f      	movs	r3, #15
 8004138:	18fb      	adds	r3, r7, r3
 800413a:	781b      	ldrb	r3, [r3, #0]
}
 800413c:	0018      	movs	r0, r3
 800413e:	46bd      	mov	sp, r7
 8004140:	b004      	add	sp, #16
 8004142:	bdb0      	pop	{r4, r5, r7, pc}
 8004144:	ff8fffbf 	.word	0xff8fffbf

08004148 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004148:	b5b0      	push	{r4, r5, r7, lr}
 800414a:	b086      	sub	sp, #24
 800414c:	af00      	add	r7, sp, #0
 800414e:	60f8      	str	r0, [r7, #12]
 8004150:	60b9      	str	r1, [r7, #8]
 8004152:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004154:	2300      	movs	r3, #0
 8004156:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2220      	movs	r2, #32
 800415c:	5c9b      	ldrb	r3, [r3, r2]
 800415e:	2b01      	cmp	r3, #1
 8004160:	d101      	bne.n	8004166 <HAL_RTC_SetTime+0x1e>
 8004162:	2302      	movs	r3, #2
 8004164:	e092      	b.n	800428c <HAL_RTC_SetTime+0x144>
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2220      	movs	r2, #32
 800416a:	2101      	movs	r1, #1
 800416c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2221      	movs	r2, #33	; 0x21
 8004172:	2102      	movs	r1, #2
 8004174:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d125      	bne.n	80041c8 <HAL_RTC_SetTime+0x80>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	2240      	movs	r2, #64	; 0x40
 8004184:	4013      	ands	r3, r2
 8004186:	d102      	bne.n	800418e <HAL_RTC_SetTime+0x46>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	2200      	movs	r2, #0
 800418c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	781b      	ldrb	r3, [r3, #0]
 8004192:	0018      	movs	r0, r3
 8004194:	f000 fc0a 	bl	80049ac <RTC_ByteToBcd2>
 8004198:	0003      	movs	r3, r0
 800419a:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	785b      	ldrb	r3, [r3, #1]
 80041a0:	0018      	movs	r0, r3
 80041a2:	f000 fc03 	bl	80049ac <RTC_ByteToBcd2>
 80041a6:	0003      	movs	r3, r0
 80041a8:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80041aa:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	789b      	ldrb	r3, [r3, #2]
 80041b0:	0018      	movs	r0, r3
 80041b2:	f000 fbfb 	bl	80049ac <RTC_ByteToBcd2>
 80041b6:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80041b8:	0022      	movs	r2, r4
 80041ba:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	78db      	ldrb	r3, [r3, #3]
 80041c0:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80041c2:	4313      	orrs	r3, r2
 80041c4:	617b      	str	r3, [r7, #20]
 80041c6:	e017      	b.n	80041f8 <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	2240      	movs	r2, #64	; 0x40
 80041d0:	4013      	ands	r3, r2
 80041d2:	d102      	bne.n	80041da <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	2200      	movs	r2, #0
 80041d8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	781b      	ldrb	r3, [r3, #0]
 80041de:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	785b      	ldrb	r3, [r3, #1]
 80041e4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80041e6:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80041e8:	68ba      	ldr	r2, [r7, #8]
 80041ea:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80041ec:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	78db      	ldrb	r3, [r3, #3]
 80041f2:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80041f4:	4313      	orrs	r3, r2
 80041f6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	22ca      	movs	r2, #202	; 0xca
 80041fe:	625a      	str	r2, [r3, #36]	; 0x24
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	2253      	movs	r2, #83	; 0x53
 8004206:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004208:	2513      	movs	r5, #19
 800420a:	197c      	adds	r4, r7, r5
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	0018      	movs	r0, r3
 8004210:	f000 fb5e 	bl	80048d0 <RTC_EnterInitMode>
 8004214:	0003      	movs	r3, r0
 8004216:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8004218:	0028      	movs	r0, r5
 800421a:	183b      	adds	r3, r7, r0
 800421c:	781b      	ldrb	r3, [r3, #0]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d120      	bne.n	8004264 <HAL_RTC_SetTime+0x11c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	697a      	ldr	r2, [r7, #20]
 8004228:	491a      	ldr	r1, [pc, #104]	; (8004294 <HAL_RTC_SetTime+0x14c>)
 800422a:	400a      	ands	r2, r1
 800422c:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	689a      	ldr	r2, [r3, #8]
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4917      	ldr	r1, [pc, #92]	; (8004298 <HAL_RTC_SetTime+0x150>)
 800423a:	400a      	ands	r2, r1
 800423c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	6899      	ldr	r1, [r3, #8]
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	68da      	ldr	r2, [r3, #12]
 8004248:	68bb      	ldr	r3, [r7, #8]
 800424a:	691b      	ldr	r3, [r3, #16]
 800424c:	431a      	orrs	r2, r3
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	430a      	orrs	r2, r1
 8004254:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004256:	183c      	adds	r4, r7, r0
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	0018      	movs	r0, r3
 800425c:	f000 fb7c 	bl	8004958 <RTC_ExitInitMode>
 8004260:	0003      	movs	r3, r0
 8004262:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8004264:	2313      	movs	r3, #19
 8004266:	18fb      	adds	r3, r7, r3
 8004268:	781b      	ldrb	r3, [r3, #0]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d103      	bne.n	8004276 <HAL_RTC_SetTime+0x12e>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2221      	movs	r2, #33	; 0x21
 8004272:	2101      	movs	r1, #1
 8004274:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	22ff      	movs	r2, #255	; 0xff
 800427c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2220      	movs	r2, #32
 8004282:	2100      	movs	r1, #0
 8004284:	5499      	strb	r1, [r3, r2]

  return status;
 8004286:	2313      	movs	r3, #19
 8004288:	18fb      	adds	r3, r7, r3
 800428a:	781b      	ldrb	r3, [r3, #0]
}
 800428c:	0018      	movs	r0, r3
 800428e:	46bd      	mov	sp, r7
 8004290:	b006      	add	sp, #24
 8004292:	bdb0      	pop	{r4, r5, r7, pc}
 8004294:	007f7f7f 	.word	0x007f7f7f
 8004298:	fffbffff 	.word	0xfffbffff

0800429c <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b086      	sub	sp, #24
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	60f8      	str	r0, [r7, #12]
 80042a4:	60b9      	str	r1, [r7, #8]
 80042a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80042a8:	2300      	movs	r3, #0
 80042aa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	691b      	ldr	r3, [r3, #16]
 80042bc:	045b      	lsls	r3, r3, #17
 80042be:	0c5a      	lsrs	r2, r3, #17
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a22      	ldr	r2, [pc, #136]	; (8004354 <HAL_RTC_GetTime+0xb8>)
 80042cc:	4013      	ands	r3, r2
 80042ce:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80042d0:	697b      	ldr	r3, [r7, #20]
 80042d2:	0c1b      	lsrs	r3, r3, #16
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	223f      	movs	r2, #63	; 0x3f
 80042d8:	4013      	ands	r3, r2
 80042da:	b2da      	uxtb	r2, r3
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	0a1b      	lsrs	r3, r3, #8
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	227f      	movs	r2, #127	; 0x7f
 80042e8:	4013      	ands	r3, r2
 80042ea:	b2da      	uxtb	r2, r3
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80042f0:	697b      	ldr	r3, [r7, #20]
 80042f2:	b2db      	uxtb	r3, r3
 80042f4:	227f      	movs	r2, #127	; 0x7f
 80042f6:	4013      	ands	r3, r2
 80042f8:	b2da      	uxtb	r2, r3
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	0d9b      	lsrs	r3, r3, #22
 8004302:	b2db      	uxtb	r3, r3
 8004304:	2201      	movs	r2, #1
 8004306:	4013      	ands	r3, r2
 8004308:	b2da      	uxtb	r2, r3
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d11a      	bne.n	800434a <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	781b      	ldrb	r3, [r3, #0]
 8004318:	0018      	movs	r0, r3
 800431a:	f000 fb68 	bl	80049ee <RTC_Bcd2ToByte>
 800431e:	0003      	movs	r3, r0
 8004320:	001a      	movs	r2, r3
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	785b      	ldrb	r3, [r3, #1]
 800432a:	0018      	movs	r0, r3
 800432c:	f000 fb5f 	bl	80049ee <RTC_Bcd2ToByte>
 8004330:	0003      	movs	r3, r0
 8004332:	001a      	movs	r2, r3
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	789b      	ldrb	r3, [r3, #2]
 800433c:	0018      	movs	r0, r3
 800433e:	f000 fb56 	bl	80049ee <RTC_Bcd2ToByte>
 8004342:	0003      	movs	r3, r0
 8004344:	001a      	movs	r2, r3
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800434a:	2300      	movs	r3, #0
}
 800434c:	0018      	movs	r0, r3
 800434e:	46bd      	mov	sp, r7
 8004350:	b006      	add	sp, #24
 8004352:	bd80      	pop	{r7, pc}
 8004354:	007f7f7f 	.word	0x007f7f7f

08004358 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004358:	b5b0      	push	{r4, r5, r7, lr}
 800435a:	b086      	sub	sp, #24
 800435c:	af00      	add	r7, sp, #0
 800435e:	60f8      	str	r0, [r7, #12]
 8004360:	60b9      	str	r1, [r7, #8]
 8004362:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004364:	2300      	movs	r3, #0
 8004366:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2220      	movs	r2, #32
 800436c:	5c9b      	ldrb	r3, [r3, r2]
 800436e:	2b01      	cmp	r3, #1
 8004370:	d101      	bne.n	8004376 <HAL_RTC_SetDate+0x1e>
 8004372:	2302      	movs	r3, #2
 8004374:	e07e      	b.n	8004474 <HAL_RTC_SetDate+0x11c>
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2220      	movs	r2, #32
 800437a:	2101      	movs	r1, #1
 800437c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	2221      	movs	r2, #33	; 0x21
 8004382:	2102      	movs	r1, #2
 8004384:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d10e      	bne.n	80043aa <HAL_RTC_SetDate+0x52>
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	785b      	ldrb	r3, [r3, #1]
 8004390:	001a      	movs	r2, r3
 8004392:	2310      	movs	r3, #16
 8004394:	4013      	ands	r3, r2
 8004396:	d008      	beq.n	80043aa <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	785b      	ldrb	r3, [r3, #1]
 800439c:	2210      	movs	r2, #16
 800439e:	4393      	bics	r3, r2
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	330a      	adds	r3, #10
 80043a4:	b2da      	uxtb	r2, r3
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d11c      	bne.n	80043ea <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	78db      	ldrb	r3, [r3, #3]
 80043b4:	0018      	movs	r0, r3
 80043b6:	f000 faf9 	bl	80049ac <RTC_ByteToBcd2>
 80043ba:	0003      	movs	r3, r0
 80043bc:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	785b      	ldrb	r3, [r3, #1]
 80043c2:	0018      	movs	r0, r3
 80043c4:	f000 faf2 	bl	80049ac <RTC_ByteToBcd2>
 80043c8:	0003      	movs	r3, r0
 80043ca:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80043cc:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	789b      	ldrb	r3, [r3, #2]
 80043d2:	0018      	movs	r0, r3
 80043d4:	f000 faea 	bl	80049ac <RTC_ByteToBcd2>
 80043d8:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80043da:	0022      	movs	r2, r4
 80043dc:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	781b      	ldrb	r3, [r3, #0]
 80043e2:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80043e4:	4313      	orrs	r3, r2
 80043e6:	617b      	str	r3, [r7, #20]
 80043e8:	e00e      	b.n	8004408 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	78db      	ldrb	r3, [r3, #3]
 80043ee:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	785b      	ldrb	r3, [r3, #1]
 80043f4:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80043f6:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80043f8:	68ba      	ldr	r2, [r7, #8]
 80043fa:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80043fc:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	781b      	ldrb	r3, [r3, #0]
 8004402:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004404:	4313      	orrs	r3, r2
 8004406:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	22ca      	movs	r2, #202	; 0xca
 800440e:	625a      	str	r2, [r3, #36]	; 0x24
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	2253      	movs	r2, #83	; 0x53
 8004416:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004418:	2513      	movs	r5, #19
 800441a:	197c      	adds	r4, r7, r5
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	0018      	movs	r0, r3
 8004420:	f000 fa56 	bl	80048d0 <RTC_EnterInitMode>
 8004424:	0003      	movs	r3, r0
 8004426:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8004428:	0028      	movs	r0, r5
 800442a:	183b      	adds	r3, r7, r0
 800442c:	781b      	ldrb	r3, [r3, #0]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d10c      	bne.n	800444c <HAL_RTC_SetDate+0xf4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	697a      	ldr	r2, [r7, #20]
 8004438:	4910      	ldr	r1, [pc, #64]	; (800447c <HAL_RTC_SetDate+0x124>)
 800443a:	400a      	ands	r2, r1
 800443c:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800443e:	183c      	adds	r4, r7, r0
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	0018      	movs	r0, r3
 8004444:	f000 fa88 	bl	8004958 <RTC_ExitInitMode>
 8004448:	0003      	movs	r3, r0
 800444a:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 800444c:	2313      	movs	r3, #19
 800444e:	18fb      	adds	r3, r7, r3
 8004450:	781b      	ldrb	r3, [r3, #0]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d103      	bne.n	800445e <HAL_RTC_SetDate+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2221      	movs	r2, #33	; 0x21
 800445a:	2101      	movs	r1, #1
 800445c:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	22ff      	movs	r2, #255	; 0xff
 8004464:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2220      	movs	r2, #32
 800446a:	2100      	movs	r1, #0
 800446c:	5499      	strb	r1, [r3, r2]

  return status;
 800446e:	2313      	movs	r3, #19
 8004470:	18fb      	adds	r3, r7, r3
 8004472:	781b      	ldrb	r3, [r3, #0]
}
 8004474:	0018      	movs	r0, r3
 8004476:	46bd      	mov	sp, r7
 8004478:	b006      	add	sp, #24
 800447a:	bdb0      	pop	{r4, r5, r7, pc}
 800447c:	00ffff3f 	.word	0x00ffff3f

08004480 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b086      	sub	sp, #24
 8004484:	af00      	add	r7, sp, #0
 8004486:	60f8      	str	r0, [r7, #12]
 8004488:	60b9      	str	r1, [r7, #8]
 800448a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800448c:	2300      	movs	r3, #0
 800448e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	4a21      	ldr	r2, [pc, #132]	; (800451c <HAL_RTC_GetDate+0x9c>)
 8004498:	4013      	ands	r3, r2
 800449a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	0c1b      	lsrs	r3, r3, #16
 80044a0:	b2da      	uxtb	r2, r3
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	0a1b      	lsrs	r3, r3, #8
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	221f      	movs	r2, #31
 80044ae:	4013      	ands	r3, r2
 80044b0:	b2da      	uxtb	r2, r3
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	223f      	movs	r2, #63	; 0x3f
 80044bc:	4013      	ands	r3, r2
 80044be:	b2da      	uxtb	r2, r3
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	0b5b      	lsrs	r3, r3, #13
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	2207      	movs	r2, #7
 80044cc:	4013      	ands	r3, r2
 80044ce:	b2da      	uxtb	r2, r3
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d11a      	bne.n	8004510 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	78db      	ldrb	r3, [r3, #3]
 80044de:	0018      	movs	r0, r3
 80044e0:	f000 fa85 	bl	80049ee <RTC_Bcd2ToByte>
 80044e4:	0003      	movs	r3, r0
 80044e6:	001a      	movs	r2, r3
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	785b      	ldrb	r3, [r3, #1]
 80044f0:	0018      	movs	r0, r3
 80044f2:	f000 fa7c 	bl	80049ee <RTC_Bcd2ToByte>
 80044f6:	0003      	movs	r3, r0
 80044f8:	001a      	movs	r2, r3
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	789b      	ldrb	r3, [r3, #2]
 8004502:	0018      	movs	r0, r3
 8004504:	f000 fa73 	bl	80049ee <RTC_Bcd2ToByte>
 8004508:	0003      	movs	r3, r0
 800450a:	001a      	movs	r2, r3
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8004510:	2300      	movs	r3, #0
}
 8004512:	0018      	movs	r0, r3
 8004514:	46bd      	mov	sp, r7
 8004516:	b006      	add	sp, #24
 8004518:	bd80      	pop	{r7, pc}
 800451a:	46c0      	nop			; (mov r8, r8)
 800451c:	00ffff3f 	.word	0x00ffff3f

08004520 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8004520:	b590      	push	{r4, r7, lr}
 8004522:	b089      	sub	sp, #36	; 0x24
 8004524:	af00      	add	r7, sp, #0
 8004526:	60f8      	str	r0, [r7, #12]
 8004528:	60b9      	str	r1, [r7, #8]
 800452a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800452c:	4ba7      	ldr	r3, [pc, #668]	; (80047cc <HAL_RTC_SetAlarm_IT+0x2ac>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	22fa      	movs	r2, #250	; 0xfa
 8004532:	01d1      	lsls	r1, r2, #7
 8004534:	0018      	movs	r0, r3
 8004536:	f7fb fdf1 	bl	800011c <__udivsi3>
 800453a:	0003      	movs	r3, r0
 800453c:	001a      	movs	r2, r3
 800453e:	0013      	movs	r3, r2
 8004540:	015b      	lsls	r3, r3, #5
 8004542:	1a9b      	subs	r3, r3, r2
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	189b      	adds	r3, r3, r2
 8004548:	00db      	lsls	r3, r3, #3
 800454a:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 800454c:	2300      	movs	r3, #0
 800454e:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 8004550:	2300      	movs	r3, #0
 8004552:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	2220      	movs	r2, #32
 8004558:	5c9b      	ldrb	r3, [r3, r2]
 800455a:	2b01      	cmp	r3, #1
 800455c:	d101      	bne.n	8004562 <HAL_RTC_SetAlarm_IT+0x42>
 800455e:	2302      	movs	r3, #2
 8004560:	e130      	b.n	80047c4 <HAL_RTC_SetAlarm_IT+0x2a4>
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2220      	movs	r2, #32
 8004566:	2101      	movs	r1, #1
 8004568:	5499      	strb	r1, [r3, r2]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2221      	movs	r2, #33	; 0x21
 800456e:	2102      	movs	r1, #2
 8004570:	5499      	strb	r1, [r3, r2]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d136      	bne.n	80045e6 <HAL_RTC_SetAlarm_IT+0xc6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	2240      	movs	r2, #64	; 0x40
 8004580:	4013      	ands	r3, r2
 8004582:	d102      	bne.n	800458a <HAL_RTC_SetAlarm_IT+0x6a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	2200      	movs	r2, #0
 8004588:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	781b      	ldrb	r3, [r3, #0]
 800458e:	0018      	movs	r0, r3
 8004590:	f000 fa0c 	bl	80049ac <RTC_ByteToBcd2>
 8004594:	0003      	movs	r3, r0
 8004596:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	785b      	ldrb	r3, [r3, #1]
 800459c:	0018      	movs	r0, r3
 800459e:	f000 fa05 	bl	80049ac <RTC_ByteToBcd2>
 80045a2:	0003      	movs	r3, r0
 80045a4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80045a6:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	789b      	ldrb	r3, [r3, #2]
 80045ac:	0018      	movs	r0, r3
 80045ae:	f000 f9fd 	bl	80049ac <RTC_ByteToBcd2>
 80045b2:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80045b4:	0022      	movs	r2, r4
 80045b6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	78db      	ldrb	r3, [r3, #3]
 80045bc:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80045be:	431a      	orrs	r2, r3
 80045c0:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	2220      	movs	r2, #32
 80045c6:	5c9b      	ldrb	r3, [r3, r2]
 80045c8:	0018      	movs	r0, r3
 80045ca:	f000 f9ef 	bl	80049ac <RTC_ByteToBcd2>
 80045ce:	0003      	movs	r3, r0
 80045d0:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 80045d2:	0022      	movs	r2, r4
 80045d4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80045da:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80045e0:	4313      	orrs	r3, r2
 80045e2:	61fb      	str	r3, [r7, #28]
 80045e4:	e022      	b.n	800462c <HAL_RTC_SetAlarm_IT+0x10c>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	2240      	movs	r2, #64	; 0x40
 80045ee:	4013      	ands	r3, r2
 80045f0:	d102      	bne.n	80045f8 <HAL_RTC_SetAlarm_IT+0xd8>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	2200      	movs	r2, #0
 80045f6:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	781b      	ldrb	r3, [r3, #0]
 80045fc:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	785b      	ldrb	r3, [r3, #1]
 8004602:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8004604:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8004606:	68ba      	ldr	r2, [r7, #8]
 8004608:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800460a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	78db      	ldrb	r3, [r3, #3]
 8004610:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8004612:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	2120      	movs	r1, #32
 8004618:	5c5b      	ldrb	r3, [r3, r1]
 800461a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 800461c:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8004622:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8004628:	4313      	orrs	r3, r2
 800462a:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8004634:	4313      	orrs	r3, r2
 8004636:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	22ca      	movs	r2, #202	; 0xca
 800463e:	625a      	str	r2, [r3, #36]	; 0x24
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	2253      	movs	r2, #83	; 0x53
 8004646:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800464c:	2380      	movs	r3, #128	; 0x80
 800464e:	005b      	lsls	r3, r3, #1
 8004650:	429a      	cmp	r2, r3
 8004652:	d146      	bne.n	80046e2 <HAL_RTC_SetAlarm_IT+0x1c2>
  {
    /* Disable the Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	689a      	ldr	r2, [r3, #8]
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	495c      	ldr	r1, [pc, #368]	; (80047d0 <HAL_RTC_SetAlarm_IT+0x2b0>)
 8004660:	400a      	ands	r2, r1
 8004662:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	68db      	ldr	r3, [r3, #12]
 800466a:	22ff      	movs	r2, #255	; 0xff
 800466c:	401a      	ands	r2, r3
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4958      	ldr	r1, [pc, #352]	; (80047d4 <HAL_RTC_SetAlarm_IT+0x2b4>)
 8004674:	430a      	orrs	r2, r1
 8004676:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	3b01      	subs	r3, #1
 800467c:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d10d      	bne.n	80046a0 <HAL_RTC_SetAlarm_IT+0x180>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	22ff      	movs	r2, #255	; 0xff
 800468a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2221      	movs	r2, #33	; 0x21
 8004690:	2103      	movs	r1, #3
 8004692:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2220      	movs	r2, #32
 8004698:	2100      	movs	r1, #0
 800469a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800469c:	2303      	movs	r3, #3
 800469e:	e091      	b.n	80047c4 <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	68db      	ldr	r3, [r3, #12]
 80046a6:	2201      	movs	r2, #1
 80046a8:	4013      	ands	r3, r2
 80046aa:	d0e5      	beq.n	8004678 <HAL_RTC_SetAlarm_IT+0x158>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	69fa      	ldr	r2, [r7, #28]
 80046b2:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	69ba      	ldr	r2, [r7, #24]
 80046ba:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	689a      	ldr	r2, [r3, #8]
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	2180      	movs	r1, #128	; 0x80
 80046c8:	0049      	lsls	r1, r1, #1
 80046ca:	430a      	orrs	r2, r1
 80046cc:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	689a      	ldr	r2, [r3, #8]
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	2180      	movs	r1, #128	; 0x80
 80046da:	0149      	lsls	r1, r1, #5
 80046dc:	430a      	orrs	r2, r1
 80046de:	609a      	str	r2, [r3, #8]
 80046e0:	e055      	b.n	800478e <HAL_RTC_SetAlarm_IT+0x26e>
  }
  else
  {
    /* Disable the Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	689a      	ldr	r2, [r3, #8]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	493a      	ldr	r1, [pc, #232]	; (80047d8 <HAL_RTC_SetAlarm_IT+0x2b8>)
 80046ee:	400a      	ands	r2, r1
 80046f0:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	22ff      	movs	r2, #255	; 0xff
 80046fa:	401a      	ands	r2, r3
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4936      	ldr	r1, [pc, #216]	; (80047dc <HAL_RTC_SetAlarm_IT+0x2bc>)
 8004702:	430a      	orrs	r2, r1
 8004704:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8004706:	4b31      	ldr	r3, [pc, #196]	; (80047cc <HAL_RTC_SetAlarm_IT+0x2ac>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	22fa      	movs	r2, #250	; 0xfa
 800470c:	01d1      	lsls	r1, r2, #7
 800470e:	0018      	movs	r0, r3
 8004710:	f7fb fd04 	bl	800011c <__udivsi3>
 8004714:	0003      	movs	r3, r0
 8004716:	001a      	movs	r2, r3
 8004718:	0013      	movs	r3, r2
 800471a:	015b      	lsls	r3, r3, #5
 800471c:	1a9b      	subs	r3, r3, r2
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	189b      	adds	r3, r3, r2
 8004722:	00db      	lsls	r3, r3, #3
 8004724:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	3b01      	subs	r3, #1
 800472a:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d10d      	bne.n	800474e <HAL_RTC_SetAlarm_IT+0x22e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	22ff      	movs	r2, #255	; 0xff
 8004738:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2221      	movs	r2, #33	; 0x21
 800473e:	2103      	movs	r1, #3
 8004740:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2220      	movs	r2, #32
 8004746:	2100      	movs	r1, #0
 8004748:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800474a:	2303      	movs	r3, #3
 800474c:	e03a      	b.n	80047c4 <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	68db      	ldr	r3, [r3, #12]
 8004754:	2202      	movs	r2, #2
 8004756:	4013      	ands	r3, r2
 8004758:	d0e5      	beq.n	8004726 <HAL_RTC_SetAlarm_IT+0x206>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	69fa      	ldr	r2, [r7, #28]
 8004760:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	69ba      	ldr	r2, [r7, #24]
 8004768:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	689a      	ldr	r2, [r3, #8]
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	2180      	movs	r1, #128	; 0x80
 8004776:	0089      	lsls	r1, r1, #2
 8004778:	430a      	orrs	r2, r1
 800477a:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	689a      	ldr	r2, [r3, #8]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	2180      	movs	r1, #128	; 0x80
 8004788:	0189      	lsls	r1, r1, #6
 800478a:	430a      	orrs	r2, r1
 800478c:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800478e:	4b14      	ldr	r3, [pc, #80]	; (80047e0 <HAL_RTC_SetAlarm_IT+0x2c0>)
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	4b13      	ldr	r3, [pc, #76]	; (80047e0 <HAL_RTC_SetAlarm_IT+0x2c0>)
 8004794:	2180      	movs	r1, #128	; 0x80
 8004796:	0289      	lsls	r1, r1, #10
 8004798:	430a      	orrs	r2, r1
 800479a:	601a      	str	r2, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 800479c:	4b10      	ldr	r3, [pc, #64]	; (80047e0 <HAL_RTC_SetAlarm_IT+0x2c0>)
 800479e:	689a      	ldr	r2, [r3, #8]
 80047a0:	4b0f      	ldr	r3, [pc, #60]	; (80047e0 <HAL_RTC_SetAlarm_IT+0x2c0>)
 80047a2:	2180      	movs	r1, #128	; 0x80
 80047a4:	0289      	lsls	r1, r1, #10
 80047a6:	430a      	orrs	r2, r1
 80047a8:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	22ff      	movs	r2, #255	; 0xff
 80047b0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2221      	movs	r2, #33	; 0x21
 80047b6:	2101      	movs	r1, #1
 80047b8:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2220      	movs	r2, #32
 80047be:	2100      	movs	r1, #0
 80047c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80047c2:	2300      	movs	r3, #0
}
 80047c4:	0018      	movs	r0, r3
 80047c6:	46bd      	mov	sp, r7
 80047c8:	b009      	add	sp, #36	; 0x24
 80047ca:	bd90      	pop	{r4, r7, pc}
 80047cc:	20000064 	.word	0x20000064
 80047d0:	fffffeff 	.word	0xfffffeff
 80047d4:	fffffe7f 	.word	0xfffffe7f
 80047d8:	fffffdff 	.word	0xfffffdff
 80047dc:	fffffd7f 	.word	0xfffffd7f
 80047e0:	40010400 	.word	0x40010400

080047e4 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b082      	sub	sp, #8
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80047ec:	4b21      	ldr	r3, [pc, #132]	; (8004874 <HAL_RTC_AlarmIRQHandler+0x90>)
 80047ee:	2280      	movs	r2, #128	; 0x80
 80047f0:	0292      	lsls	r2, r2, #10
 80047f2:	615a      	str	r2, [r3, #20]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	689a      	ldr	r2, [r3, #8]
 80047fa:	2380      	movs	r3, #128	; 0x80
 80047fc:	015b      	lsls	r3, r3, #5
 80047fe:	4013      	ands	r3, r2
 8004800:	d014      	beq.n	800482c <HAL_RTC_AlarmIRQHandler+0x48>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	68da      	ldr	r2, [r3, #12]
 8004808:	2380      	movs	r3, #128	; 0x80
 800480a:	005b      	lsls	r3, r3, #1
 800480c:	4013      	ands	r3, r2
 800480e:	d00d      	beq.n	800482c <HAL_RTC_AlarmIRQHandler+0x48>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	68db      	ldr	r3, [r3, #12]
 8004816:	22ff      	movs	r2, #255	; 0xff
 8004818:	401a      	ands	r2, r3
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4916      	ldr	r1, [pc, #88]	; (8004878 <HAL_RTC_AlarmIRQHandler+0x94>)
 8004820:	430a      	orrs	r2, r1
 8004822:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	0018      	movs	r0, r3
 8004828:	f7fc f806 	bl	8000838 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	689a      	ldr	r2, [r3, #8]
 8004832:	2380      	movs	r3, #128	; 0x80
 8004834:	019b      	lsls	r3, r3, #6
 8004836:	4013      	ands	r3, r2
 8004838:	d014      	beq.n	8004864 <HAL_RTC_AlarmIRQHandler+0x80>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	68da      	ldr	r2, [r3, #12]
 8004840:	2380      	movs	r3, #128	; 0x80
 8004842:	009b      	lsls	r3, r3, #2
 8004844:	4013      	ands	r3, r2
 8004846:	d00d      	beq.n	8004864 <HAL_RTC_AlarmIRQHandler+0x80>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	22ff      	movs	r2, #255	; 0xff
 8004850:	401a      	ands	r2, r3
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4909      	ldr	r1, [pc, #36]	; (800487c <HAL_RTC_AlarmIRQHandler+0x98>)
 8004858:	430a      	orrs	r2, r1
 800485a:	60da      	str	r2, [r3, #12]

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	0018      	movs	r0, r3
 8004860:	f000 f912 	bl	8004a88 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2221      	movs	r2, #33	; 0x21
 8004868:	2101      	movs	r1, #1
 800486a:	5499      	strb	r1, [r3, r2]
}
 800486c:	46c0      	nop			; (mov r8, r8)
 800486e:	46bd      	mov	sp, r7
 8004870:	b002      	add	sp, #8
 8004872:	bd80      	pop	{r7, pc}
 8004874:	40010400 	.word	0x40010400
 8004878:	fffffe7f 	.word	0xfffffe7f
 800487c:	fffffd7f 	.word	0xfffffd7f

08004880 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b084      	sub	sp, #16
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004888:	2300      	movs	r3, #0
 800488a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a0e      	ldr	r2, [pc, #56]	; (80048cc <HAL_RTC_WaitForSynchro+0x4c>)
 8004892:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004894:	f7fd f8c0 	bl	8001a18 <HAL_GetTick>
 8004898:	0003      	movs	r3, r0
 800489a:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800489c:	e00a      	b.n	80048b4 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800489e:	f7fd f8bb 	bl	8001a18 <HAL_GetTick>
 80048a2:	0002      	movs	r2, r0
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	1ad2      	subs	r2, r2, r3
 80048a8:	23fa      	movs	r3, #250	; 0xfa
 80048aa:	009b      	lsls	r3, r3, #2
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d901      	bls.n	80048b4 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80048b0:	2303      	movs	r3, #3
 80048b2:	e006      	b.n	80048c2 <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	68db      	ldr	r3, [r3, #12]
 80048ba:	2220      	movs	r2, #32
 80048bc:	4013      	ands	r3, r2
 80048be:	d0ee      	beq.n	800489e <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 80048c0:	2300      	movs	r3, #0
}
 80048c2:	0018      	movs	r0, r3
 80048c4:	46bd      	mov	sp, r7
 80048c6:	b004      	add	sp, #16
 80048c8:	bd80      	pop	{r7, pc}
 80048ca:	46c0      	nop			; (mov r8, r8)
 80048cc:	00017f5f 	.word	0x00017f5f

080048d0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b084      	sub	sp, #16
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80048d8:	2300      	movs	r3, #0
 80048da:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80048dc:	230f      	movs	r3, #15
 80048de:	18fb      	adds	r3, r7, r3
 80048e0:	2200      	movs	r2, #0
 80048e2:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	68db      	ldr	r3, [r3, #12]
 80048ea:	2240      	movs	r2, #64	; 0x40
 80048ec:	4013      	ands	r3, r2
 80048ee:	d12c      	bne.n	800494a <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	68da      	ldr	r2, [r3, #12]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	2180      	movs	r1, #128	; 0x80
 80048fc:	430a      	orrs	r2, r1
 80048fe:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004900:	f7fd f88a 	bl	8001a18 <HAL_GetTick>
 8004904:	0003      	movs	r3, r0
 8004906:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004908:	e014      	b.n	8004934 <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800490a:	f7fd f885 	bl	8001a18 <HAL_GetTick>
 800490e:	0002      	movs	r2, r0
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	1ad2      	subs	r2, r2, r3
 8004914:	200f      	movs	r0, #15
 8004916:	183b      	adds	r3, r7, r0
 8004918:	1839      	adds	r1, r7, r0
 800491a:	7809      	ldrb	r1, [r1, #0]
 800491c:	7019      	strb	r1, [r3, #0]
 800491e:	23fa      	movs	r3, #250	; 0xfa
 8004920:	009b      	lsls	r3, r3, #2
 8004922:	429a      	cmp	r2, r3
 8004924:	d906      	bls.n	8004934 <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2221      	movs	r2, #33	; 0x21
 800492a:	2104      	movs	r1, #4
 800492c:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 800492e:	183b      	adds	r3, r7, r0
 8004930:	2201      	movs	r2, #1
 8004932:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	68db      	ldr	r3, [r3, #12]
 800493a:	2240      	movs	r2, #64	; 0x40
 800493c:	4013      	ands	r3, r2
 800493e:	d104      	bne.n	800494a <RTC_EnterInitMode+0x7a>
 8004940:	230f      	movs	r3, #15
 8004942:	18fb      	adds	r3, r7, r3
 8004944:	781b      	ldrb	r3, [r3, #0]
 8004946:	2b01      	cmp	r3, #1
 8004948:	d1df      	bne.n	800490a <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 800494a:	230f      	movs	r3, #15
 800494c:	18fb      	adds	r3, r7, r3
 800494e:	781b      	ldrb	r3, [r3, #0]
}
 8004950:	0018      	movs	r0, r3
 8004952:	46bd      	mov	sp, r7
 8004954:	b004      	add	sp, #16
 8004956:	bd80      	pop	{r7, pc}

08004958 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004958:	b590      	push	{r4, r7, lr}
 800495a:	b085      	sub	sp, #20
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004960:	240f      	movs	r4, #15
 8004962:	193b      	adds	r3, r7, r4
 8004964:	2200      	movs	r2, #0
 8004966:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	68da      	ldr	r2, [r3, #12]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	2180      	movs	r1, #128	; 0x80
 8004974:	438a      	bics	r2, r1
 8004976:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	2220      	movs	r2, #32
 8004980:	4013      	ands	r3, r2
 8004982:	d10c      	bne.n	800499e <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	0018      	movs	r0, r3
 8004988:	f7ff ff7a 	bl	8004880 <HAL_RTC_WaitForSynchro>
 800498c:	1e03      	subs	r3, r0, #0
 800498e:	d006      	beq.n	800499e <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2221      	movs	r2, #33	; 0x21
 8004994:	2104      	movs	r1, #4
 8004996:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 8004998:	193b      	adds	r3, r7, r4
 800499a:	2201      	movs	r2, #1
 800499c:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 800499e:	230f      	movs	r3, #15
 80049a0:	18fb      	adds	r3, r7, r3
 80049a2:	781b      	ldrb	r3, [r3, #0]
}
 80049a4:	0018      	movs	r0, r3
 80049a6:	46bd      	mov	sp, r7
 80049a8:	b005      	add	sp, #20
 80049aa:	bd90      	pop	{r4, r7, pc}

080049ac <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b084      	sub	sp, #16
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	0002      	movs	r2, r0
 80049b4:	1dfb      	adds	r3, r7, #7
 80049b6:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80049b8:	2300      	movs	r3, #0
 80049ba:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80049bc:	e007      	b.n	80049ce <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	3301      	adds	r3, #1
 80049c2:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80049c4:	1dfb      	adds	r3, r7, #7
 80049c6:	1dfa      	adds	r2, r7, #7
 80049c8:	7812      	ldrb	r2, [r2, #0]
 80049ca:	3a0a      	subs	r2, #10
 80049cc:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 80049ce:	1dfb      	adds	r3, r7, #7
 80049d0:	781b      	ldrb	r3, [r3, #0]
 80049d2:	2b09      	cmp	r3, #9
 80049d4:	d8f3      	bhi.n	80049be <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	b2db      	uxtb	r3, r3
 80049da:	011b      	lsls	r3, r3, #4
 80049dc:	b2da      	uxtb	r2, r3
 80049de:	1dfb      	adds	r3, r7, #7
 80049e0:	781b      	ldrb	r3, [r3, #0]
 80049e2:	4313      	orrs	r3, r2
 80049e4:	b2db      	uxtb	r3, r3
}
 80049e6:	0018      	movs	r0, r3
 80049e8:	46bd      	mov	sp, r7
 80049ea:	b004      	add	sp, #16
 80049ec:	bd80      	pop	{r7, pc}

080049ee <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80049ee:	b580      	push	{r7, lr}
 80049f0:	b084      	sub	sp, #16
 80049f2:	af00      	add	r7, sp, #0
 80049f4:	0002      	movs	r2, r0
 80049f6:	1dfb      	adds	r3, r7, #7
 80049f8:	701a      	strb	r2, [r3, #0]
  uint32_t tens = 0U;
 80049fa:	2300      	movs	r3, #0
 80049fc:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80049fe:	1dfb      	adds	r3, r7, #7
 8004a00:	781b      	ldrb	r3, [r3, #0]
 8004a02:	091b      	lsrs	r3, r3, #4
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	001a      	movs	r2, r3
 8004a08:	0013      	movs	r3, r2
 8004a0a:	009b      	lsls	r3, r3, #2
 8004a0c:	189b      	adds	r3, r3, r2
 8004a0e:	005b      	lsls	r3, r3, #1
 8004a10:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	b2da      	uxtb	r2, r3
 8004a16:	1dfb      	adds	r3, r7, #7
 8004a18:	781b      	ldrb	r3, [r3, #0]
 8004a1a:	210f      	movs	r1, #15
 8004a1c:	400b      	ands	r3, r1
 8004a1e:	b2db      	uxtb	r3, r3
 8004a20:	18d3      	adds	r3, r2, r3
 8004a22:	b2db      	uxtb	r3, r3
}
 8004a24:	0018      	movs	r0, r3
 8004a26:	46bd      	mov	sp, r7
 8004a28:	b004      	add	sp, #16
 8004a2a:	bd80      	pop	{r7, pc}

08004a2c <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b086      	sub	sp, #24
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	60f8      	str	r0, [r7, #12]
 8004a34:	60b9      	str	r1, [r7, #8]
 8004a36:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	3350      	adds	r3, #80	; 0x50
 8004a42:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	009b      	lsls	r3, r3, #2
 8004a48:	697a      	ldr	r2, [r7, #20]
 8004a4a:	18d3      	adds	r3, r2, r3
 8004a4c:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	687a      	ldr	r2, [r7, #4]
 8004a52:	601a      	str	r2, [r3, #0]
}
 8004a54:	46c0      	nop			; (mov r8, r8)
 8004a56:	46bd      	mov	sp, r7
 8004a58:	b006      	add	sp, #24
 8004a5a:	bd80      	pop	{r7, pc}

08004a5c <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 4)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b084      	sub	sp, #16
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8004a66:	2300      	movs	r3, #0
 8004a68:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	3350      	adds	r3, #80	; 0x50
 8004a70:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	009b      	lsls	r3, r3, #2
 8004a76:	68fa      	ldr	r2, [r7, #12]
 8004a78:	18d3      	adds	r3, r2, r3
 8004a7a:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
}
 8004a80:	0018      	movs	r0, r3
 8004a82:	46bd      	mov	sp, r7
 8004a84:	b004      	add	sp, #16
 8004a86:	bd80      	pop	{r7, pc}

08004a88 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b082      	sub	sp, #8
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8004a90:	46c0      	nop			; (mov r8, r8)
 8004a92:	46bd      	mov	sp, r7
 8004a94:	b002      	add	sp, #8
 8004a96:	bd80      	pop	{r7, pc}

08004a98 <__errno>:
 8004a98:	4b01      	ldr	r3, [pc, #4]	; (8004aa0 <__errno+0x8>)
 8004a9a:	6818      	ldr	r0, [r3, #0]
 8004a9c:	4770      	bx	lr
 8004a9e:	46c0      	nop			; (mov r8, r8)
 8004aa0:	20000070 	.word	0x20000070

08004aa4 <__libc_init_array>:
 8004aa4:	b570      	push	{r4, r5, r6, lr}
 8004aa6:	2600      	movs	r6, #0
 8004aa8:	4d0c      	ldr	r5, [pc, #48]	; (8004adc <__libc_init_array+0x38>)
 8004aaa:	4c0d      	ldr	r4, [pc, #52]	; (8004ae0 <__libc_init_array+0x3c>)
 8004aac:	1b64      	subs	r4, r4, r5
 8004aae:	10a4      	asrs	r4, r4, #2
 8004ab0:	42a6      	cmp	r6, r4
 8004ab2:	d109      	bne.n	8004ac8 <__libc_init_array+0x24>
 8004ab4:	2600      	movs	r6, #0
 8004ab6:	f000 fc8b 	bl	80053d0 <_init>
 8004aba:	4d0a      	ldr	r5, [pc, #40]	; (8004ae4 <__libc_init_array+0x40>)
 8004abc:	4c0a      	ldr	r4, [pc, #40]	; (8004ae8 <__libc_init_array+0x44>)
 8004abe:	1b64      	subs	r4, r4, r5
 8004ac0:	10a4      	asrs	r4, r4, #2
 8004ac2:	42a6      	cmp	r6, r4
 8004ac4:	d105      	bne.n	8004ad2 <__libc_init_array+0x2e>
 8004ac6:	bd70      	pop	{r4, r5, r6, pc}
 8004ac8:	00b3      	lsls	r3, r6, #2
 8004aca:	58eb      	ldr	r3, [r5, r3]
 8004acc:	4798      	blx	r3
 8004ace:	3601      	adds	r6, #1
 8004ad0:	e7ee      	b.n	8004ab0 <__libc_init_array+0xc>
 8004ad2:	00b3      	lsls	r3, r6, #2
 8004ad4:	58eb      	ldr	r3, [r5, r3]
 8004ad6:	4798      	blx	r3
 8004ad8:	3601      	adds	r6, #1
 8004ada:	e7f2      	b.n	8004ac2 <__libc_init_array+0x1e>
 8004adc:	08006d8c 	.word	0x08006d8c
 8004ae0:	08006d8c 	.word	0x08006d8c
 8004ae4:	08006d8c 	.word	0x08006d8c
 8004ae8:	08006d90 	.word	0x08006d90

08004aec <memset>:
 8004aec:	0003      	movs	r3, r0
 8004aee:	1882      	adds	r2, r0, r2
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d100      	bne.n	8004af6 <memset+0xa>
 8004af4:	4770      	bx	lr
 8004af6:	7019      	strb	r1, [r3, #0]
 8004af8:	3301      	adds	r3, #1
 8004afa:	e7f9      	b.n	8004af0 <memset+0x4>

08004afc <siprintf>:
 8004afc:	b40e      	push	{r1, r2, r3}
 8004afe:	b500      	push	{lr}
 8004b00:	490b      	ldr	r1, [pc, #44]	; (8004b30 <siprintf+0x34>)
 8004b02:	b09c      	sub	sp, #112	; 0x70
 8004b04:	ab1d      	add	r3, sp, #116	; 0x74
 8004b06:	9002      	str	r0, [sp, #8]
 8004b08:	9006      	str	r0, [sp, #24]
 8004b0a:	9107      	str	r1, [sp, #28]
 8004b0c:	9104      	str	r1, [sp, #16]
 8004b0e:	4809      	ldr	r0, [pc, #36]	; (8004b34 <siprintf+0x38>)
 8004b10:	4909      	ldr	r1, [pc, #36]	; (8004b38 <siprintf+0x3c>)
 8004b12:	cb04      	ldmia	r3!, {r2}
 8004b14:	9105      	str	r1, [sp, #20]
 8004b16:	6800      	ldr	r0, [r0, #0]
 8004b18:	a902      	add	r1, sp, #8
 8004b1a:	9301      	str	r3, [sp, #4]
 8004b1c:	f000 f870 	bl	8004c00 <_svfiprintf_r>
 8004b20:	2300      	movs	r3, #0
 8004b22:	9a02      	ldr	r2, [sp, #8]
 8004b24:	7013      	strb	r3, [r2, #0]
 8004b26:	b01c      	add	sp, #112	; 0x70
 8004b28:	bc08      	pop	{r3}
 8004b2a:	b003      	add	sp, #12
 8004b2c:	4718      	bx	r3
 8004b2e:	46c0      	nop			; (mov r8, r8)
 8004b30:	7fffffff 	.word	0x7fffffff
 8004b34:	20000070 	.word	0x20000070
 8004b38:	ffff0208 	.word	0xffff0208

08004b3c <__ssputs_r>:
 8004b3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b3e:	688e      	ldr	r6, [r1, #8]
 8004b40:	b085      	sub	sp, #20
 8004b42:	0007      	movs	r7, r0
 8004b44:	000c      	movs	r4, r1
 8004b46:	9203      	str	r2, [sp, #12]
 8004b48:	9301      	str	r3, [sp, #4]
 8004b4a:	429e      	cmp	r6, r3
 8004b4c:	d83c      	bhi.n	8004bc8 <__ssputs_r+0x8c>
 8004b4e:	2390      	movs	r3, #144	; 0x90
 8004b50:	898a      	ldrh	r2, [r1, #12]
 8004b52:	00db      	lsls	r3, r3, #3
 8004b54:	421a      	tst	r2, r3
 8004b56:	d034      	beq.n	8004bc2 <__ssputs_r+0x86>
 8004b58:	6909      	ldr	r1, [r1, #16]
 8004b5a:	6823      	ldr	r3, [r4, #0]
 8004b5c:	6960      	ldr	r0, [r4, #20]
 8004b5e:	1a5b      	subs	r3, r3, r1
 8004b60:	9302      	str	r3, [sp, #8]
 8004b62:	2303      	movs	r3, #3
 8004b64:	4343      	muls	r3, r0
 8004b66:	0fdd      	lsrs	r5, r3, #31
 8004b68:	18ed      	adds	r5, r5, r3
 8004b6a:	9b01      	ldr	r3, [sp, #4]
 8004b6c:	9802      	ldr	r0, [sp, #8]
 8004b6e:	3301      	adds	r3, #1
 8004b70:	181b      	adds	r3, r3, r0
 8004b72:	106d      	asrs	r5, r5, #1
 8004b74:	42ab      	cmp	r3, r5
 8004b76:	d900      	bls.n	8004b7a <__ssputs_r+0x3e>
 8004b78:	001d      	movs	r5, r3
 8004b7a:	0553      	lsls	r3, r2, #21
 8004b7c:	d532      	bpl.n	8004be4 <__ssputs_r+0xa8>
 8004b7e:	0029      	movs	r1, r5
 8004b80:	0038      	movs	r0, r7
 8004b82:	f000 fb53 	bl	800522c <_malloc_r>
 8004b86:	1e06      	subs	r6, r0, #0
 8004b88:	d109      	bne.n	8004b9e <__ssputs_r+0x62>
 8004b8a:	230c      	movs	r3, #12
 8004b8c:	603b      	str	r3, [r7, #0]
 8004b8e:	2340      	movs	r3, #64	; 0x40
 8004b90:	2001      	movs	r0, #1
 8004b92:	89a2      	ldrh	r2, [r4, #12]
 8004b94:	4240      	negs	r0, r0
 8004b96:	4313      	orrs	r3, r2
 8004b98:	81a3      	strh	r3, [r4, #12]
 8004b9a:	b005      	add	sp, #20
 8004b9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b9e:	9a02      	ldr	r2, [sp, #8]
 8004ba0:	6921      	ldr	r1, [r4, #16]
 8004ba2:	f000 faba 	bl	800511a <memcpy>
 8004ba6:	89a3      	ldrh	r3, [r4, #12]
 8004ba8:	4a14      	ldr	r2, [pc, #80]	; (8004bfc <__ssputs_r+0xc0>)
 8004baa:	401a      	ands	r2, r3
 8004bac:	2380      	movs	r3, #128	; 0x80
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	81a3      	strh	r3, [r4, #12]
 8004bb2:	9b02      	ldr	r3, [sp, #8]
 8004bb4:	6126      	str	r6, [r4, #16]
 8004bb6:	18f6      	adds	r6, r6, r3
 8004bb8:	6026      	str	r6, [r4, #0]
 8004bba:	6165      	str	r5, [r4, #20]
 8004bbc:	9e01      	ldr	r6, [sp, #4]
 8004bbe:	1aed      	subs	r5, r5, r3
 8004bc0:	60a5      	str	r5, [r4, #8]
 8004bc2:	9b01      	ldr	r3, [sp, #4]
 8004bc4:	429e      	cmp	r6, r3
 8004bc6:	d900      	bls.n	8004bca <__ssputs_r+0x8e>
 8004bc8:	9e01      	ldr	r6, [sp, #4]
 8004bca:	0032      	movs	r2, r6
 8004bcc:	9903      	ldr	r1, [sp, #12]
 8004bce:	6820      	ldr	r0, [r4, #0]
 8004bd0:	f000 faac 	bl	800512c <memmove>
 8004bd4:	68a3      	ldr	r3, [r4, #8]
 8004bd6:	2000      	movs	r0, #0
 8004bd8:	1b9b      	subs	r3, r3, r6
 8004bda:	60a3      	str	r3, [r4, #8]
 8004bdc:	6823      	ldr	r3, [r4, #0]
 8004bde:	199e      	adds	r6, r3, r6
 8004be0:	6026      	str	r6, [r4, #0]
 8004be2:	e7da      	b.n	8004b9a <__ssputs_r+0x5e>
 8004be4:	002a      	movs	r2, r5
 8004be6:	0038      	movs	r0, r7
 8004be8:	f000 fb96 	bl	8005318 <_realloc_r>
 8004bec:	1e06      	subs	r6, r0, #0
 8004bee:	d1e0      	bne.n	8004bb2 <__ssputs_r+0x76>
 8004bf0:	0038      	movs	r0, r7
 8004bf2:	6921      	ldr	r1, [r4, #16]
 8004bf4:	f000 faae 	bl	8005154 <_free_r>
 8004bf8:	e7c7      	b.n	8004b8a <__ssputs_r+0x4e>
 8004bfa:	46c0      	nop			; (mov r8, r8)
 8004bfc:	fffffb7f 	.word	0xfffffb7f

08004c00 <_svfiprintf_r>:
 8004c00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c02:	b0a1      	sub	sp, #132	; 0x84
 8004c04:	9003      	str	r0, [sp, #12]
 8004c06:	001d      	movs	r5, r3
 8004c08:	898b      	ldrh	r3, [r1, #12]
 8004c0a:	000f      	movs	r7, r1
 8004c0c:	0016      	movs	r6, r2
 8004c0e:	061b      	lsls	r3, r3, #24
 8004c10:	d511      	bpl.n	8004c36 <_svfiprintf_r+0x36>
 8004c12:	690b      	ldr	r3, [r1, #16]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d10e      	bne.n	8004c36 <_svfiprintf_r+0x36>
 8004c18:	2140      	movs	r1, #64	; 0x40
 8004c1a:	f000 fb07 	bl	800522c <_malloc_r>
 8004c1e:	6038      	str	r0, [r7, #0]
 8004c20:	6138      	str	r0, [r7, #16]
 8004c22:	2800      	cmp	r0, #0
 8004c24:	d105      	bne.n	8004c32 <_svfiprintf_r+0x32>
 8004c26:	230c      	movs	r3, #12
 8004c28:	9a03      	ldr	r2, [sp, #12]
 8004c2a:	3801      	subs	r0, #1
 8004c2c:	6013      	str	r3, [r2, #0]
 8004c2e:	b021      	add	sp, #132	; 0x84
 8004c30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c32:	2340      	movs	r3, #64	; 0x40
 8004c34:	617b      	str	r3, [r7, #20]
 8004c36:	2300      	movs	r3, #0
 8004c38:	ac08      	add	r4, sp, #32
 8004c3a:	6163      	str	r3, [r4, #20]
 8004c3c:	3320      	adds	r3, #32
 8004c3e:	7663      	strb	r3, [r4, #25]
 8004c40:	3310      	adds	r3, #16
 8004c42:	76a3      	strb	r3, [r4, #26]
 8004c44:	9507      	str	r5, [sp, #28]
 8004c46:	0035      	movs	r5, r6
 8004c48:	782b      	ldrb	r3, [r5, #0]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d001      	beq.n	8004c52 <_svfiprintf_r+0x52>
 8004c4e:	2b25      	cmp	r3, #37	; 0x25
 8004c50:	d147      	bne.n	8004ce2 <_svfiprintf_r+0xe2>
 8004c52:	1bab      	subs	r3, r5, r6
 8004c54:	9305      	str	r3, [sp, #20]
 8004c56:	42b5      	cmp	r5, r6
 8004c58:	d00c      	beq.n	8004c74 <_svfiprintf_r+0x74>
 8004c5a:	0032      	movs	r2, r6
 8004c5c:	0039      	movs	r1, r7
 8004c5e:	9803      	ldr	r0, [sp, #12]
 8004c60:	f7ff ff6c 	bl	8004b3c <__ssputs_r>
 8004c64:	1c43      	adds	r3, r0, #1
 8004c66:	d100      	bne.n	8004c6a <_svfiprintf_r+0x6a>
 8004c68:	e0ae      	b.n	8004dc8 <_svfiprintf_r+0x1c8>
 8004c6a:	6962      	ldr	r2, [r4, #20]
 8004c6c:	9b05      	ldr	r3, [sp, #20]
 8004c6e:	4694      	mov	ip, r2
 8004c70:	4463      	add	r3, ip
 8004c72:	6163      	str	r3, [r4, #20]
 8004c74:	782b      	ldrb	r3, [r5, #0]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d100      	bne.n	8004c7c <_svfiprintf_r+0x7c>
 8004c7a:	e0a5      	b.n	8004dc8 <_svfiprintf_r+0x1c8>
 8004c7c:	2201      	movs	r2, #1
 8004c7e:	2300      	movs	r3, #0
 8004c80:	4252      	negs	r2, r2
 8004c82:	6062      	str	r2, [r4, #4]
 8004c84:	a904      	add	r1, sp, #16
 8004c86:	3254      	adds	r2, #84	; 0x54
 8004c88:	1852      	adds	r2, r2, r1
 8004c8a:	1c6e      	adds	r6, r5, #1
 8004c8c:	6023      	str	r3, [r4, #0]
 8004c8e:	60e3      	str	r3, [r4, #12]
 8004c90:	60a3      	str	r3, [r4, #8]
 8004c92:	7013      	strb	r3, [r2, #0]
 8004c94:	65a3      	str	r3, [r4, #88]	; 0x58
 8004c96:	2205      	movs	r2, #5
 8004c98:	7831      	ldrb	r1, [r6, #0]
 8004c9a:	4854      	ldr	r0, [pc, #336]	; (8004dec <_svfiprintf_r+0x1ec>)
 8004c9c:	f000 fa32 	bl	8005104 <memchr>
 8004ca0:	1c75      	adds	r5, r6, #1
 8004ca2:	2800      	cmp	r0, #0
 8004ca4:	d11f      	bne.n	8004ce6 <_svfiprintf_r+0xe6>
 8004ca6:	6822      	ldr	r2, [r4, #0]
 8004ca8:	06d3      	lsls	r3, r2, #27
 8004caa:	d504      	bpl.n	8004cb6 <_svfiprintf_r+0xb6>
 8004cac:	2353      	movs	r3, #83	; 0x53
 8004cae:	a904      	add	r1, sp, #16
 8004cb0:	185b      	adds	r3, r3, r1
 8004cb2:	2120      	movs	r1, #32
 8004cb4:	7019      	strb	r1, [r3, #0]
 8004cb6:	0713      	lsls	r3, r2, #28
 8004cb8:	d504      	bpl.n	8004cc4 <_svfiprintf_r+0xc4>
 8004cba:	2353      	movs	r3, #83	; 0x53
 8004cbc:	a904      	add	r1, sp, #16
 8004cbe:	185b      	adds	r3, r3, r1
 8004cc0:	212b      	movs	r1, #43	; 0x2b
 8004cc2:	7019      	strb	r1, [r3, #0]
 8004cc4:	7833      	ldrb	r3, [r6, #0]
 8004cc6:	2b2a      	cmp	r3, #42	; 0x2a
 8004cc8:	d016      	beq.n	8004cf8 <_svfiprintf_r+0xf8>
 8004cca:	0035      	movs	r5, r6
 8004ccc:	2100      	movs	r1, #0
 8004cce:	200a      	movs	r0, #10
 8004cd0:	68e3      	ldr	r3, [r4, #12]
 8004cd2:	782a      	ldrb	r2, [r5, #0]
 8004cd4:	1c6e      	adds	r6, r5, #1
 8004cd6:	3a30      	subs	r2, #48	; 0x30
 8004cd8:	2a09      	cmp	r2, #9
 8004cda:	d94e      	bls.n	8004d7a <_svfiprintf_r+0x17a>
 8004cdc:	2900      	cmp	r1, #0
 8004cde:	d111      	bne.n	8004d04 <_svfiprintf_r+0x104>
 8004ce0:	e017      	b.n	8004d12 <_svfiprintf_r+0x112>
 8004ce2:	3501      	adds	r5, #1
 8004ce4:	e7b0      	b.n	8004c48 <_svfiprintf_r+0x48>
 8004ce6:	4b41      	ldr	r3, [pc, #260]	; (8004dec <_svfiprintf_r+0x1ec>)
 8004ce8:	6822      	ldr	r2, [r4, #0]
 8004cea:	1ac0      	subs	r0, r0, r3
 8004cec:	2301      	movs	r3, #1
 8004cee:	4083      	lsls	r3, r0
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	002e      	movs	r6, r5
 8004cf4:	6023      	str	r3, [r4, #0]
 8004cf6:	e7ce      	b.n	8004c96 <_svfiprintf_r+0x96>
 8004cf8:	9b07      	ldr	r3, [sp, #28]
 8004cfa:	1d19      	adds	r1, r3, #4
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	9107      	str	r1, [sp, #28]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	db01      	blt.n	8004d08 <_svfiprintf_r+0x108>
 8004d04:	930b      	str	r3, [sp, #44]	; 0x2c
 8004d06:	e004      	b.n	8004d12 <_svfiprintf_r+0x112>
 8004d08:	425b      	negs	r3, r3
 8004d0a:	60e3      	str	r3, [r4, #12]
 8004d0c:	2302      	movs	r3, #2
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	6023      	str	r3, [r4, #0]
 8004d12:	782b      	ldrb	r3, [r5, #0]
 8004d14:	2b2e      	cmp	r3, #46	; 0x2e
 8004d16:	d10a      	bne.n	8004d2e <_svfiprintf_r+0x12e>
 8004d18:	786b      	ldrb	r3, [r5, #1]
 8004d1a:	2b2a      	cmp	r3, #42	; 0x2a
 8004d1c:	d135      	bne.n	8004d8a <_svfiprintf_r+0x18a>
 8004d1e:	9b07      	ldr	r3, [sp, #28]
 8004d20:	3502      	adds	r5, #2
 8004d22:	1d1a      	adds	r2, r3, #4
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	9207      	str	r2, [sp, #28]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	db2b      	blt.n	8004d84 <_svfiprintf_r+0x184>
 8004d2c:	9309      	str	r3, [sp, #36]	; 0x24
 8004d2e:	4e30      	ldr	r6, [pc, #192]	; (8004df0 <_svfiprintf_r+0x1f0>)
 8004d30:	2203      	movs	r2, #3
 8004d32:	0030      	movs	r0, r6
 8004d34:	7829      	ldrb	r1, [r5, #0]
 8004d36:	f000 f9e5 	bl	8005104 <memchr>
 8004d3a:	2800      	cmp	r0, #0
 8004d3c:	d006      	beq.n	8004d4c <_svfiprintf_r+0x14c>
 8004d3e:	2340      	movs	r3, #64	; 0x40
 8004d40:	1b80      	subs	r0, r0, r6
 8004d42:	4083      	lsls	r3, r0
 8004d44:	6822      	ldr	r2, [r4, #0]
 8004d46:	3501      	adds	r5, #1
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	6023      	str	r3, [r4, #0]
 8004d4c:	7829      	ldrb	r1, [r5, #0]
 8004d4e:	2206      	movs	r2, #6
 8004d50:	4828      	ldr	r0, [pc, #160]	; (8004df4 <_svfiprintf_r+0x1f4>)
 8004d52:	1c6e      	adds	r6, r5, #1
 8004d54:	7621      	strb	r1, [r4, #24]
 8004d56:	f000 f9d5 	bl	8005104 <memchr>
 8004d5a:	2800      	cmp	r0, #0
 8004d5c:	d03c      	beq.n	8004dd8 <_svfiprintf_r+0x1d8>
 8004d5e:	4b26      	ldr	r3, [pc, #152]	; (8004df8 <_svfiprintf_r+0x1f8>)
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d125      	bne.n	8004db0 <_svfiprintf_r+0x1b0>
 8004d64:	2207      	movs	r2, #7
 8004d66:	9b07      	ldr	r3, [sp, #28]
 8004d68:	3307      	adds	r3, #7
 8004d6a:	4393      	bics	r3, r2
 8004d6c:	3308      	adds	r3, #8
 8004d6e:	9307      	str	r3, [sp, #28]
 8004d70:	6963      	ldr	r3, [r4, #20]
 8004d72:	9a04      	ldr	r2, [sp, #16]
 8004d74:	189b      	adds	r3, r3, r2
 8004d76:	6163      	str	r3, [r4, #20]
 8004d78:	e765      	b.n	8004c46 <_svfiprintf_r+0x46>
 8004d7a:	4343      	muls	r3, r0
 8004d7c:	0035      	movs	r5, r6
 8004d7e:	2101      	movs	r1, #1
 8004d80:	189b      	adds	r3, r3, r2
 8004d82:	e7a6      	b.n	8004cd2 <_svfiprintf_r+0xd2>
 8004d84:	2301      	movs	r3, #1
 8004d86:	425b      	negs	r3, r3
 8004d88:	e7d0      	b.n	8004d2c <_svfiprintf_r+0x12c>
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	200a      	movs	r0, #10
 8004d8e:	001a      	movs	r2, r3
 8004d90:	3501      	adds	r5, #1
 8004d92:	6063      	str	r3, [r4, #4]
 8004d94:	7829      	ldrb	r1, [r5, #0]
 8004d96:	1c6e      	adds	r6, r5, #1
 8004d98:	3930      	subs	r1, #48	; 0x30
 8004d9a:	2909      	cmp	r1, #9
 8004d9c:	d903      	bls.n	8004da6 <_svfiprintf_r+0x1a6>
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d0c5      	beq.n	8004d2e <_svfiprintf_r+0x12e>
 8004da2:	9209      	str	r2, [sp, #36]	; 0x24
 8004da4:	e7c3      	b.n	8004d2e <_svfiprintf_r+0x12e>
 8004da6:	4342      	muls	r2, r0
 8004da8:	0035      	movs	r5, r6
 8004daa:	2301      	movs	r3, #1
 8004dac:	1852      	adds	r2, r2, r1
 8004dae:	e7f1      	b.n	8004d94 <_svfiprintf_r+0x194>
 8004db0:	ab07      	add	r3, sp, #28
 8004db2:	9300      	str	r3, [sp, #0]
 8004db4:	003a      	movs	r2, r7
 8004db6:	0021      	movs	r1, r4
 8004db8:	4b10      	ldr	r3, [pc, #64]	; (8004dfc <_svfiprintf_r+0x1fc>)
 8004dba:	9803      	ldr	r0, [sp, #12]
 8004dbc:	e000      	b.n	8004dc0 <_svfiprintf_r+0x1c0>
 8004dbe:	bf00      	nop
 8004dc0:	9004      	str	r0, [sp, #16]
 8004dc2:	9b04      	ldr	r3, [sp, #16]
 8004dc4:	3301      	adds	r3, #1
 8004dc6:	d1d3      	bne.n	8004d70 <_svfiprintf_r+0x170>
 8004dc8:	89bb      	ldrh	r3, [r7, #12]
 8004dca:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004dcc:	065b      	lsls	r3, r3, #25
 8004dce:	d400      	bmi.n	8004dd2 <_svfiprintf_r+0x1d2>
 8004dd0:	e72d      	b.n	8004c2e <_svfiprintf_r+0x2e>
 8004dd2:	2001      	movs	r0, #1
 8004dd4:	4240      	negs	r0, r0
 8004dd6:	e72a      	b.n	8004c2e <_svfiprintf_r+0x2e>
 8004dd8:	ab07      	add	r3, sp, #28
 8004dda:	9300      	str	r3, [sp, #0]
 8004ddc:	003a      	movs	r2, r7
 8004dde:	0021      	movs	r1, r4
 8004de0:	4b06      	ldr	r3, [pc, #24]	; (8004dfc <_svfiprintf_r+0x1fc>)
 8004de2:	9803      	ldr	r0, [sp, #12]
 8004de4:	f000 f87c 	bl	8004ee0 <_printf_i>
 8004de8:	e7ea      	b.n	8004dc0 <_svfiprintf_r+0x1c0>
 8004dea:	46c0      	nop			; (mov r8, r8)
 8004dec:	08006d51 	.word	0x08006d51
 8004df0:	08006d57 	.word	0x08006d57
 8004df4:	08006d5b 	.word	0x08006d5b
 8004df8:	00000000 	.word	0x00000000
 8004dfc:	08004b3d 	.word	0x08004b3d

08004e00 <_printf_common>:
 8004e00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e02:	0015      	movs	r5, r2
 8004e04:	9301      	str	r3, [sp, #4]
 8004e06:	688a      	ldr	r2, [r1, #8]
 8004e08:	690b      	ldr	r3, [r1, #16]
 8004e0a:	000c      	movs	r4, r1
 8004e0c:	9000      	str	r0, [sp, #0]
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	da00      	bge.n	8004e14 <_printf_common+0x14>
 8004e12:	0013      	movs	r3, r2
 8004e14:	0022      	movs	r2, r4
 8004e16:	602b      	str	r3, [r5, #0]
 8004e18:	3243      	adds	r2, #67	; 0x43
 8004e1a:	7812      	ldrb	r2, [r2, #0]
 8004e1c:	2a00      	cmp	r2, #0
 8004e1e:	d001      	beq.n	8004e24 <_printf_common+0x24>
 8004e20:	3301      	adds	r3, #1
 8004e22:	602b      	str	r3, [r5, #0]
 8004e24:	6823      	ldr	r3, [r4, #0]
 8004e26:	069b      	lsls	r3, r3, #26
 8004e28:	d502      	bpl.n	8004e30 <_printf_common+0x30>
 8004e2a:	682b      	ldr	r3, [r5, #0]
 8004e2c:	3302      	adds	r3, #2
 8004e2e:	602b      	str	r3, [r5, #0]
 8004e30:	6822      	ldr	r2, [r4, #0]
 8004e32:	2306      	movs	r3, #6
 8004e34:	0017      	movs	r7, r2
 8004e36:	401f      	ands	r7, r3
 8004e38:	421a      	tst	r2, r3
 8004e3a:	d027      	beq.n	8004e8c <_printf_common+0x8c>
 8004e3c:	0023      	movs	r3, r4
 8004e3e:	3343      	adds	r3, #67	; 0x43
 8004e40:	781b      	ldrb	r3, [r3, #0]
 8004e42:	1e5a      	subs	r2, r3, #1
 8004e44:	4193      	sbcs	r3, r2
 8004e46:	6822      	ldr	r2, [r4, #0]
 8004e48:	0692      	lsls	r2, r2, #26
 8004e4a:	d430      	bmi.n	8004eae <_printf_common+0xae>
 8004e4c:	0022      	movs	r2, r4
 8004e4e:	9901      	ldr	r1, [sp, #4]
 8004e50:	9800      	ldr	r0, [sp, #0]
 8004e52:	9e08      	ldr	r6, [sp, #32]
 8004e54:	3243      	adds	r2, #67	; 0x43
 8004e56:	47b0      	blx	r6
 8004e58:	1c43      	adds	r3, r0, #1
 8004e5a:	d025      	beq.n	8004ea8 <_printf_common+0xa8>
 8004e5c:	2306      	movs	r3, #6
 8004e5e:	6820      	ldr	r0, [r4, #0]
 8004e60:	682a      	ldr	r2, [r5, #0]
 8004e62:	68e1      	ldr	r1, [r4, #12]
 8004e64:	2500      	movs	r5, #0
 8004e66:	4003      	ands	r3, r0
 8004e68:	2b04      	cmp	r3, #4
 8004e6a:	d103      	bne.n	8004e74 <_printf_common+0x74>
 8004e6c:	1a8d      	subs	r5, r1, r2
 8004e6e:	43eb      	mvns	r3, r5
 8004e70:	17db      	asrs	r3, r3, #31
 8004e72:	401d      	ands	r5, r3
 8004e74:	68a3      	ldr	r3, [r4, #8]
 8004e76:	6922      	ldr	r2, [r4, #16]
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	dd01      	ble.n	8004e80 <_printf_common+0x80>
 8004e7c:	1a9b      	subs	r3, r3, r2
 8004e7e:	18ed      	adds	r5, r5, r3
 8004e80:	2700      	movs	r7, #0
 8004e82:	42bd      	cmp	r5, r7
 8004e84:	d120      	bne.n	8004ec8 <_printf_common+0xc8>
 8004e86:	2000      	movs	r0, #0
 8004e88:	e010      	b.n	8004eac <_printf_common+0xac>
 8004e8a:	3701      	adds	r7, #1
 8004e8c:	68e3      	ldr	r3, [r4, #12]
 8004e8e:	682a      	ldr	r2, [r5, #0]
 8004e90:	1a9b      	subs	r3, r3, r2
 8004e92:	42bb      	cmp	r3, r7
 8004e94:	ddd2      	ble.n	8004e3c <_printf_common+0x3c>
 8004e96:	0022      	movs	r2, r4
 8004e98:	2301      	movs	r3, #1
 8004e9a:	9901      	ldr	r1, [sp, #4]
 8004e9c:	9800      	ldr	r0, [sp, #0]
 8004e9e:	9e08      	ldr	r6, [sp, #32]
 8004ea0:	3219      	adds	r2, #25
 8004ea2:	47b0      	blx	r6
 8004ea4:	1c43      	adds	r3, r0, #1
 8004ea6:	d1f0      	bne.n	8004e8a <_printf_common+0x8a>
 8004ea8:	2001      	movs	r0, #1
 8004eaa:	4240      	negs	r0, r0
 8004eac:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004eae:	2030      	movs	r0, #48	; 0x30
 8004eb0:	18e1      	adds	r1, r4, r3
 8004eb2:	3143      	adds	r1, #67	; 0x43
 8004eb4:	7008      	strb	r0, [r1, #0]
 8004eb6:	0021      	movs	r1, r4
 8004eb8:	1c5a      	adds	r2, r3, #1
 8004eba:	3145      	adds	r1, #69	; 0x45
 8004ebc:	7809      	ldrb	r1, [r1, #0]
 8004ebe:	18a2      	adds	r2, r4, r2
 8004ec0:	3243      	adds	r2, #67	; 0x43
 8004ec2:	3302      	adds	r3, #2
 8004ec4:	7011      	strb	r1, [r2, #0]
 8004ec6:	e7c1      	b.n	8004e4c <_printf_common+0x4c>
 8004ec8:	0022      	movs	r2, r4
 8004eca:	2301      	movs	r3, #1
 8004ecc:	9901      	ldr	r1, [sp, #4]
 8004ece:	9800      	ldr	r0, [sp, #0]
 8004ed0:	9e08      	ldr	r6, [sp, #32]
 8004ed2:	321a      	adds	r2, #26
 8004ed4:	47b0      	blx	r6
 8004ed6:	1c43      	adds	r3, r0, #1
 8004ed8:	d0e6      	beq.n	8004ea8 <_printf_common+0xa8>
 8004eda:	3701      	adds	r7, #1
 8004edc:	e7d1      	b.n	8004e82 <_printf_common+0x82>
	...

08004ee0 <_printf_i>:
 8004ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ee2:	b08b      	sub	sp, #44	; 0x2c
 8004ee4:	9206      	str	r2, [sp, #24]
 8004ee6:	000a      	movs	r2, r1
 8004ee8:	3243      	adds	r2, #67	; 0x43
 8004eea:	9307      	str	r3, [sp, #28]
 8004eec:	9005      	str	r0, [sp, #20]
 8004eee:	9204      	str	r2, [sp, #16]
 8004ef0:	7e0a      	ldrb	r2, [r1, #24]
 8004ef2:	000c      	movs	r4, r1
 8004ef4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004ef6:	2a78      	cmp	r2, #120	; 0x78
 8004ef8:	d807      	bhi.n	8004f0a <_printf_i+0x2a>
 8004efa:	2a62      	cmp	r2, #98	; 0x62
 8004efc:	d809      	bhi.n	8004f12 <_printf_i+0x32>
 8004efe:	2a00      	cmp	r2, #0
 8004f00:	d100      	bne.n	8004f04 <_printf_i+0x24>
 8004f02:	e0c1      	b.n	8005088 <_printf_i+0x1a8>
 8004f04:	2a58      	cmp	r2, #88	; 0x58
 8004f06:	d100      	bne.n	8004f0a <_printf_i+0x2a>
 8004f08:	e08c      	b.n	8005024 <_printf_i+0x144>
 8004f0a:	0026      	movs	r6, r4
 8004f0c:	3642      	adds	r6, #66	; 0x42
 8004f0e:	7032      	strb	r2, [r6, #0]
 8004f10:	e022      	b.n	8004f58 <_printf_i+0x78>
 8004f12:	0010      	movs	r0, r2
 8004f14:	3863      	subs	r0, #99	; 0x63
 8004f16:	2815      	cmp	r0, #21
 8004f18:	d8f7      	bhi.n	8004f0a <_printf_i+0x2a>
 8004f1a:	f7fb f8f5 	bl	8000108 <__gnu_thumb1_case_shi>
 8004f1e:	0016      	.short	0x0016
 8004f20:	fff6001f 	.word	0xfff6001f
 8004f24:	fff6fff6 	.word	0xfff6fff6
 8004f28:	001ffff6 	.word	0x001ffff6
 8004f2c:	fff6fff6 	.word	0xfff6fff6
 8004f30:	fff6fff6 	.word	0xfff6fff6
 8004f34:	003600a8 	.word	0x003600a8
 8004f38:	fff6009a 	.word	0xfff6009a
 8004f3c:	00b9fff6 	.word	0x00b9fff6
 8004f40:	0036fff6 	.word	0x0036fff6
 8004f44:	fff6fff6 	.word	0xfff6fff6
 8004f48:	009e      	.short	0x009e
 8004f4a:	0026      	movs	r6, r4
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	3642      	adds	r6, #66	; 0x42
 8004f50:	1d11      	adds	r1, r2, #4
 8004f52:	6019      	str	r1, [r3, #0]
 8004f54:	6813      	ldr	r3, [r2, #0]
 8004f56:	7033      	strb	r3, [r6, #0]
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e0a7      	b.n	80050ac <_printf_i+0x1cc>
 8004f5c:	6808      	ldr	r0, [r1, #0]
 8004f5e:	6819      	ldr	r1, [r3, #0]
 8004f60:	1d0a      	adds	r2, r1, #4
 8004f62:	0605      	lsls	r5, r0, #24
 8004f64:	d50b      	bpl.n	8004f7e <_printf_i+0x9e>
 8004f66:	680d      	ldr	r5, [r1, #0]
 8004f68:	601a      	str	r2, [r3, #0]
 8004f6a:	2d00      	cmp	r5, #0
 8004f6c:	da03      	bge.n	8004f76 <_printf_i+0x96>
 8004f6e:	232d      	movs	r3, #45	; 0x2d
 8004f70:	9a04      	ldr	r2, [sp, #16]
 8004f72:	426d      	negs	r5, r5
 8004f74:	7013      	strb	r3, [r2, #0]
 8004f76:	4b61      	ldr	r3, [pc, #388]	; (80050fc <_printf_i+0x21c>)
 8004f78:	270a      	movs	r7, #10
 8004f7a:	9303      	str	r3, [sp, #12]
 8004f7c:	e01b      	b.n	8004fb6 <_printf_i+0xd6>
 8004f7e:	680d      	ldr	r5, [r1, #0]
 8004f80:	601a      	str	r2, [r3, #0]
 8004f82:	0641      	lsls	r1, r0, #25
 8004f84:	d5f1      	bpl.n	8004f6a <_printf_i+0x8a>
 8004f86:	b22d      	sxth	r5, r5
 8004f88:	e7ef      	b.n	8004f6a <_printf_i+0x8a>
 8004f8a:	680d      	ldr	r5, [r1, #0]
 8004f8c:	6819      	ldr	r1, [r3, #0]
 8004f8e:	1d08      	adds	r0, r1, #4
 8004f90:	6018      	str	r0, [r3, #0]
 8004f92:	062e      	lsls	r6, r5, #24
 8004f94:	d501      	bpl.n	8004f9a <_printf_i+0xba>
 8004f96:	680d      	ldr	r5, [r1, #0]
 8004f98:	e003      	b.n	8004fa2 <_printf_i+0xc2>
 8004f9a:	066d      	lsls	r5, r5, #25
 8004f9c:	d5fb      	bpl.n	8004f96 <_printf_i+0xb6>
 8004f9e:	680d      	ldr	r5, [r1, #0]
 8004fa0:	b2ad      	uxth	r5, r5
 8004fa2:	4b56      	ldr	r3, [pc, #344]	; (80050fc <_printf_i+0x21c>)
 8004fa4:	2708      	movs	r7, #8
 8004fa6:	9303      	str	r3, [sp, #12]
 8004fa8:	2a6f      	cmp	r2, #111	; 0x6f
 8004faa:	d000      	beq.n	8004fae <_printf_i+0xce>
 8004fac:	3702      	adds	r7, #2
 8004fae:	0023      	movs	r3, r4
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	3343      	adds	r3, #67	; 0x43
 8004fb4:	701a      	strb	r2, [r3, #0]
 8004fb6:	6863      	ldr	r3, [r4, #4]
 8004fb8:	60a3      	str	r3, [r4, #8]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	db03      	blt.n	8004fc6 <_printf_i+0xe6>
 8004fbe:	2204      	movs	r2, #4
 8004fc0:	6821      	ldr	r1, [r4, #0]
 8004fc2:	4391      	bics	r1, r2
 8004fc4:	6021      	str	r1, [r4, #0]
 8004fc6:	2d00      	cmp	r5, #0
 8004fc8:	d102      	bne.n	8004fd0 <_printf_i+0xf0>
 8004fca:	9e04      	ldr	r6, [sp, #16]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d00c      	beq.n	8004fea <_printf_i+0x10a>
 8004fd0:	9e04      	ldr	r6, [sp, #16]
 8004fd2:	0028      	movs	r0, r5
 8004fd4:	0039      	movs	r1, r7
 8004fd6:	f7fb f927 	bl	8000228 <__aeabi_uidivmod>
 8004fda:	9b03      	ldr	r3, [sp, #12]
 8004fdc:	3e01      	subs	r6, #1
 8004fde:	5c5b      	ldrb	r3, [r3, r1]
 8004fe0:	7033      	strb	r3, [r6, #0]
 8004fe2:	002b      	movs	r3, r5
 8004fe4:	0005      	movs	r5, r0
 8004fe6:	429f      	cmp	r7, r3
 8004fe8:	d9f3      	bls.n	8004fd2 <_printf_i+0xf2>
 8004fea:	2f08      	cmp	r7, #8
 8004fec:	d109      	bne.n	8005002 <_printf_i+0x122>
 8004fee:	6823      	ldr	r3, [r4, #0]
 8004ff0:	07db      	lsls	r3, r3, #31
 8004ff2:	d506      	bpl.n	8005002 <_printf_i+0x122>
 8004ff4:	6863      	ldr	r3, [r4, #4]
 8004ff6:	6922      	ldr	r2, [r4, #16]
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	dc02      	bgt.n	8005002 <_printf_i+0x122>
 8004ffc:	2330      	movs	r3, #48	; 0x30
 8004ffe:	3e01      	subs	r6, #1
 8005000:	7033      	strb	r3, [r6, #0]
 8005002:	9b04      	ldr	r3, [sp, #16]
 8005004:	1b9b      	subs	r3, r3, r6
 8005006:	6123      	str	r3, [r4, #16]
 8005008:	9b07      	ldr	r3, [sp, #28]
 800500a:	0021      	movs	r1, r4
 800500c:	9300      	str	r3, [sp, #0]
 800500e:	9805      	ldr	r0, [sp, #20]
 8005010:	9b06      	ldr	r3, [sp, #24]
 8005012:	aa09      	add	r2, sp, #36	; 0x24
 8005014:	f7ff fef4 	bl	8004e00 <_printf_common>
 8005018:	1c43      	adds	r3, r0, #1
 800501a:	d14c      	bne.n	80050b6 <_printf_i+0x1d6>
 800501c:	2001      	movs	r0, #1
 800501e:	4240      	negs	r0, r0
 8005020:	b00b      	add	sp, #44	; 0x2c
 8005022:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005024:	3145      	adds	r1, #69	; 0x45
 8005026:	700a      	strb	r2, [r1, #0]
 8005028:	4a34      	ldr	r2, [pc, #208]	; (80050fc <_printf_i+0x21c>)
 800502a:	9203      	str	r2, [sp, #12]
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	6821      	ldr	r1, [r4, #0]
 8005030:	ca20      	ldmia	r2!, {r5}
 8005032:	601a      	str	r2, [r3, #0]
 8005034:	0608      	lsls	r0, r1, #24
 8005036:	d516      	bpl.n	8005066 <_printf_i+0x186>
 8005038:	07cb      	lsls	r3, r1, #31
 800503a:	d502      	bpl.n	8005042 <_printf_i+0x162>
 800503c:	2320      	movs	r3, #32
 800503e:	4319      	orrs	r1, r3
 8005040:	6021      	str	r1, [r4, #0]
 8005042:	2710      	movs	r7, #16
 8005044:	2d00      	cmp	r5, #0
 8005046:	d1b2      	bne.n	8004fae <_printf_i+0xce>
 8005048:	2320      	movs	r3, #32
 800504a:	6822      	ldr	r2, [r4, #0]
 800504c:	439a      	bics	r2, r3
 800504e:	6022      	str	r2, [r4, #0]
 8005050:	e7ad      	b.n	8004fae <_printf_i+0xce>
 8005052:	2220      	movs	r2, #32
 8005054:	6809      	ldr	r1, [r1, #0]
 8005056:	430a      	orrs	r2, r1
 8005058:	6022      	str	r2, [r4, #0]
 800505a:	0022      	movs	r2, r4
 800505c:	2178      	movs	r1, #120	; 0x78
 800505e:	3245      	adds	r2, #69	; 0x45
 8005060:	7011      	strb	r1, [r2, #0]
 8005062:	4a27      	ldr	r2, [pc, #156]	; (8005100 <_printf_i+0x220>)
 8005064:	e7e1      	b.n	800502a <_printf_i+0x14a>
 8005066:	0648      	lsls	r0, r1, #25
 8005068:	d5e6      	bpl.n	8005038 <_printf_i+0x158>
 800506a:	b2ad      	uxth	r5, r5
 800506c:	e7e4      	b.n	8005038 <_printf_i+0x158>
 800506e:	681a      	ldr	r2, [r3, #0]
 8005070:	680d      	ldr	r5, [r1, #0]
 8005072:	1d10      	adds	r0, r2, #4
 8005074:	6949      	ldr	r1, [r1, #20]
 8005076:	6018      	str	r0, [r3, #0]
 8005078:	6813      	ldr	r3, [r2, #0]
 800507a:	062e      	lsls	r6, r5, #24
 800507c:	d501      	bpl.n	8005082 <_printf_i+0x1a2>
 800507e:	6019      	str	r1, [r3, #0]
 8005080:	e002      	b.n	8005088 <_printf_i+0x1a8>
 8005082:	066d      	lsls	r5, r5, #25
 8005084:	d5fb      	bpl.n	800507e <_printf_i+0x19e>
 8005086:	8019      	strh	r1, [r3, #0]
 8005088:	2300      	movs	r3, #0
 800508a:	9e04      	ldr	r6, [sp, #16]
 800508c:	6123      	str	r3, [r4, #16]
 800508e:	e7bb      	b.n	8005008 <_printf_i+0x128>
 8005090:	681a      	ldr	r2, [r3, #0]
 8005092:	1d11      	adds	r1, r2, #4
 8005094:	6019      	str	r1, [r3, #0]
 8005096:	6816      	ldr	r6, [r2, #0]
 8005098:	2100      	movs	r1, #0
 800509a:	0030      	movs	r0, r6
 800509c:	6862      	ldr	r2, [r4, #4]
 800509e:	f000 f831 	bl	8005104 <memchr>
 80050a2:	2800      	cmp	r0, #0
 80050a4:	d001      	beq.n	80050aa <_printf_i+0x1ca>
 80050a6:	1b80      	subs	r0, r0, r6
 80050a8:	6060      	str	r0, [r4, #4]
 80050aa:	6863      	ldr	r3, [r4, #4]
 80050ac:	6123      	str	r3, [r4, #16]
 80050ae:	2300      	movs	r3, #0
 80050b0:	9a04      	ldr	r2, [sp, #16]
 80050b2:	7013      	strb	r3, [r2, #0]
 80050b4:	e7a8      	b.n	8005008 <_printf_i+0x128>
 80050b6:	6923      	ldr	r3, [r4, #16]
 80050b8:	0032      	movs	r2, r6
 80050ba:	9906      	ldr	r1, [sp, #24]
 80050bc:	9805      	ldr	r0, [sp, #20]
 80050be:	9d07      	ldr	r5, [sp, #28]
 80050c0:	47a8      	blx	r5
 80050c2:	1c43      	adds	r3, r0, #1
 80050c4:	d0aa      	beq.n	800501c <_printf_i+0x13c>
 80050c6:	6823      	ldr	r3, [r4, #0]
 80050c8:	079b      	lsls	r3, r3, #30
 80050ca:	d415      	bmi.n	80050f8 <_printf_i+0x218>
 80050cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050ce:	68e0      	ldr	r0, [r4, #12]
 80050d0:	4298      	cmp	r0, r3
 80050d2:	daa5      	bge.n	8005020 <_printf_i+0x140>
 80050d4:	0018      	movs	r0, r3
 80050d6:	e7a3      	b.n	8005020 <_printf_i+0x140>
 80050d8:	0022      	movs	r2, r4
 80050da:	2301      	movs	r3, #1
 80050dc:	9906      	ldr	r1, [sp, #24]
 80050de:	9805      	ldr	r0, [sp, #20]
 80050e0:	9e07      	ldr	r6, [sp, #28]
 80050e2:	3219      	adds	r2, #25
 80050e4:	47b0      	blx	r6
 80050e6:	1c43      	adds	r3, r0, #1
 80050e8:	d098      	beq.n	800501c <_printf_i+0x13c>
 80050ea:	3501      	adds	r5, #1
 80050ec:	68e3      	ldr	r3, [r4, #12]
 80050ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80050f0:	1a9b      	subs	r3, r3, r2
 80050f2:	42ab      	cmp	r3, r5
 80050f4:	dcf0      	bgt.n	80050d8 <_printf_i+0x1f8>
 80050f6:	e7e9      	b.n	80050cc <_printf_i+0x1ec>
 80050f8:	2500      	movs	r5, #0
 80050fa:	e7f7      	b.n	80050ec <_printf_i+0x20c>
 80050fc:	08006d62 	.word	0x08006d62
 8005100:	08006d73 	.word	0x08006d73

08005104 <memchr>:
 8005104:	b2c9      	uxtb	r1, r1
 8005106:	1882      	adds	r2, r0, r2
 8005108:	4290      	cmp	r0, r2
 800510a:	d101      	bne.n	8005110 <memchr+0xc>
 800510c:	2000      	movs	r0, #0
 800510e:	4770      	bx	lr
 8005110:	7803      	ldrb	r3, [r0, #0]
 8005112:	428b      	cmp	r3, r1
 8005114:	d0fb      	beq.n	800510e <memchr+0xa>
 8005116:	3001      	adds	r0, #1
 8005118:	e7f6      	b.n	8005108 <memchr+0x4>

0800511a <memcpy>:
 800511a:	2300      	movs	r3, #0
 800511c:	b510      	push	{r4, lr}
 800511e:	429a      	cmp	r2, r3
 8005120:	d100      	bne.n	8005124 <memcpy+0xa>
 8005122:	bd10      	pop	{r4, pc}
 8005124:	5ccc      	ldrb	r4, [r1, r3]
 8005126:	54c4      	strb	r4, [r0, r3]
 8005128:	3301      	adds	r3, #1
 800512a:	e7f8      	b.n	800511e <memcpy+0x4>

0800512c <memmove>:
 800512c:	b510      	push	{r4, lr}
 800512e:	4288      	cmp	r0, r1
 8005130:	d902      	bls.n	8005138 <memmove+0xc>
 8005132:	188b      	adds	r3, r1, r2
 8005134:	4298      	cmp	r0, r3
 8005136:	d303      	bcc.n	8005140 <memmove+0x14>
 8005138:	2300      	movs	r3, #0
 800513a:	e007      	b.n	800514c <memmove+0x20>
 800513c:	5c8b      	ldrb	r3, [r1, r2]
 800513e:	5483      	strb	r3, [r0, r2]
 8005140:	3a01      	subs	r2, #1
 8005142:	d2fb      	bcs.n	800513c <memmove+0x10>
 8005144:	bd10      	pop	{r4, pc}
 8005146:	5ccc      	ldrb	r4, [r1, r3]
 8005148:	54c4      	strb	r4, [r0, r3]
 800514a:	3301      	adds	r3, #1
 800514c:	429a      	cmp	r2, r3
 800514e:	d1fa      	bne.n	8005146 <memmove+0x1a>
 8005150:	e7f8      	b.n	8005144 <memmove+0x18>
	...

08005154 <_free_r>:
 8005154:	b570      	push	{r4, r5, r6, lr}
 8005156:	0005      	movs	r5, r0
 8005158:	2900      	cmp	r1, #0
 800515a:	d010      	beq.n	800517e <_free_r+0x2a>
 800515c:	1f0c      	subs	r4, r1, #4
 800515e:	6823      	ldr	r3, [r4, #0]
 8005160:	2b00      	cmp	r3, #0
 8005162:	da00      	bge.n	8005166 <_free_r+0x12>
 8005164:	18e4      	adds	r4, r4, r3
 8005166:	0028      	movs	r0, r5
 8005168:	f000 f918 	bl	800539c <__malloc_lock>
 800516c:	4a1d      	ldr	r2, [pc, #116]	; (80051e4 <_free_r+0x90>)
 800516e:	6813      	ldr	r3, [r2, #0]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d105      	bne.n	8005180 <_free_r+0x2c>
 8005174:	6063      	str	r3, [r4, #4]
 8005176:	6014      	str	r4, [r2, #0]
 8005178:	0028      	movs	r0, r5
 800517a:	f000 f917 	bl	80053ac <__malloc_unlock>
 800517e:	bd70      	pop	{r4, r5, r6, pc}
 8005180:	42a3      	cmp	r3, r4
 8005182:	d908      	bls.n	8005196 <_free_r+0x42>
 8005184:	6821      	ldr	r1, [r4, #0]
 8005186:	1860      	adds	r0, r4, r1
 8005188:	4283      	cmp	r3, r0
 800518a:	d1f3      	bne.n	8005174 <_free_r+0x20>
 800518c:	6818      	ldr	r0, [r3, #0]
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	1841      	adds	r1, r0, r1
 8005192:	6021      	str	r1, [r4, #0]
 8005194:	e7ee      	b.n	8005174 <_free_r+0x20>
 8005196:	001a      	movs	r2, r3
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d001      	beq.n	80051a2 <_free_r+0x4e>
 800519e:	42a3      	cmp	r3, r4
 80051a0:	d9f9      	bls.n	8005196 <_free_r+0x42>
 80051a2:	6811      	ldr	r1, [r2, #0]
 80051a4:	1850      	adds	r0, r2, r1
 80051a6:	42a0      	cmp	r0, r4
 80051a8:	d10b      	bne.n	80051c2 <_free_r+0x6e>
 80051aa:	6820      	ldr	r0, [r4, #0]
 80051ac:	1809      	adds	r1, r1, r0
 80051ae:	1850      	adds	r0, r2, r1
 80051b0:	6011      	str	r1, [r2, #0]
 80051b2:	4283      	cmp	r3, r0
 80051b4:	d1e0      	bne.n	8005178 <_free_r+0x24>
 80051b6:	6818      	ldr	r0, [r3, #0]
 80051b8:	685b      	ldr	r3, [r3, #4]
 80051ba:	1841      	adds	r1, r0, r1
 80051bc:	6011      	str	r1, [r2, #0]
 80051be:	6053      	str	r3, [r2, #4]
 80051c0:	e7da      	b.n	8005178 <_free_r+0x24>
 80051c2:	42a0      	cmp	r0, r4
 80051c4:	d902      	bls.n	80051cc <_free_r+0x78>
 80051c6:	230c      	movs	r3, #12
 80051c8:	602b      	str	r3, [r5, #0]
 80051ca:	e7d5      	b.n	8005178 <_free_r+0x24>
 80051cc:	6821      	ldr	r1, [r4, #0]
 80051ce:	1860      	adds	r0, r4, r1
 80051d0:	4283      	cmp	r3, r0
 80051d2:	d103      	bne.n	80051dc <_free_r+0x88>
 80051d4:	6818      	ldr	r0, [r3, #0]
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	1841      	adds	r1, r0, r1
 80051da:	6021      	str	r1, [r4, #0]
 80051dc:	6063      	str	r3, [r4, #4]
 80051de:	6054      	str	r4, [r2, #4]
 80051e0:	e7ca      	b.n	8005178 <_free_r+0x24>
 80051e2:	46c0      	nop			; (mov r8, r8)
 80051e4:	200005fc 	.word	0x200005fc

080051e8 <sbrk_aligned>:
 80051e8:	b570      	push	{r4, r5, r6, lr}
 80051ea:	4e0f      	ldr	r6, [pc, #60]	; (8005228 <sbrk_aligned+0x40>)
 80051ec:	000d      	movs	r5, r1
 80051ee:	6831      	ldr	r1, [r6, #0]
 80051f0:	0004      	movs	r4, r0
 80051f2:	2900      	cmp	r1, #0
 80051f4:	d102      	bne.n	80051fc <sbrk_aligned+0x14>
 80051f6:	f000 f8bf 	bl	8005378 <_sbrk_r>
 80051fa:	6030      	str	r0, [r6, #0]
 80051fc:	0029      	movs	r1, r5
 80051fe:	0020      	movs	r0, r4
 8005200:	f000 f8ba 	bl	8005378 <_sbrk_r>
 8005204:	1c43      	adds	r3, r0, #1
 8005206:	d00a      	beq.n	800521e <sbrk_aligned+0x36>
 8005208:	2303      	movs	r3, #3
 800520a:	1cc5      	adds	r5, r0, #3
 800520c:	439d      	bics	r5, r3
 800520e:	42a8      	cmp	r0, r5
 8005210:	d007      	beq.n	8005222 <sbrk_aligned+0x3a>
 8005212:	1a29      	subs	r1, r5, r0
 8005214:	0020      	movs	r0, r4
 8005216:	f000 f8af 	bl	8005378 <_sbrk_r>
 800521a:	1c43      	adds	r3, r0, #1
 800521c:	d101      	bne.n	8005222 <sbrk_aligned+0x3a>
 800521e:	2501      	movs	r5, #1
 8005220:	426d      	negs	r5, r5
 8005222:	0028      	movs	r0, r5
 8005224:	bd70      	pop	{r4, r5, r6, pc}
 8005226:	46c0      	nop			; (mov r8, r8)
 8005228:	20000600 	.word	0x20000600

0800522c <_malloc_r>:
 800522c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800522e:	2203      	movs	r2, #3
 8005230:	1ccb      	adds	r3, r1, #3
 8005232:	4393      	bics	r3, r2
 8005234:	3308      	adds	r3, #8
 8005236:	0006      	movs	r6, r0
 8005238:	001f      	movs	r7, r3
 800523a:	2b0c      	cmp	r3, #12
 800523c:	d232      	bcs.n	80052a4 <_malloc_r+0x78>
 800523e:	270c      	movs	r7, #12
 8005240:	42b9      	cmp	r1, r7
 8005242:	d831      	bhi.n	80052a8 <_malloc_r+0x7c>
 8005244:	0030      	movs	r0, r6
 8005246:	f000 f8a9 	bl	800539c <__malloc_lock>
 800524a:	4d32      	ldr	r5, [pc, #200]	; (8005314 <_malloc_r+0xe8>)
 800524c:	682b      	ldr	r3, [r5, #0]
 800524e:	001c      	movs	r4, r3
 8005250:	2c00      	cmp	r4, #0
 8005252:	d12e      	bne.n	80052b2 <_malloc_r+0x86>
 8005254:	0039      	movs	r1, r7
 8005256:	0030      	movs	r0, r6
 8005258:	f7ff ffc6 	bl	80051e8 <sbrk_aligned>
 800525c:	0004      	movs	r4, r0
 800525e:	1c43      	adds	r3, r0, #1
 8005260:	d11e      	bne.n	80052a0 <_malloc_r+0x74>
 8005262:	682c      	ldr	r4, [r5, #0]
 8005264:	0025      	movs	r5, r4
 8005266:	2d00      	cmp	r5, #0
 8005268:	d14a      	bne.n	8005300 <_malloc_r+0xd4>
 800526a:	6823      	ldr	r3, [r4, #0]
 800526c:	0029      	movs	r1, r5
 800526e:	18e3      	adds	r3, r4, r3
 8005270:	0030      	movs	r0, r6
 8005272:	9301      	str	r3, [sp, #4]
 8005274:	f000 f880 	bl	8005378 <_sbrk_r>
 8005278:	9b01      	ldr	r3, [sp, #4]
 800527a:	4283      	cmp	r3, r0
 800527c:	d143      	bne.n	8005306 <_malloc_r+0xda>
 800527e:	6823      	ldr	r3, [r4, #0]
 8005280:	3703      	adds	r7, #3
 8005282:	1aff      	subs	r7, r7, r3
 8005284:	2303      	movs	r3, #3
 8005286:	439f      	bics	r7, r3
 8005288:	3708      	adds	r7, #8
 800528a:	2f0c      	cmp	r7, #12
 800528c:	d200      	bcs.n	8005290 <_malloc_r+0x64>
 800528e:	270c      	movs	r7, #12
 8005290:	0039      	movs	r1, r7
 8005292:	0030      	movs	r0, r6
 8005294:	f7ff ffa8 	bl	80051e8 <sbrk_aligned>
 8005298:	1c43      	adds	r3, r0, #1
 800529a:	d034      	beq.n	8005306 <_malloc_r+0xda>
 800529c:	6823      	ldr	r3, [r4, #0]
 800529e:	19df      	adds	r7, r3, r7
 80052a0:	6027      	str	r7, [r4, #0]
 80052a2:	e013      	b.n	80052cc <_malloc_r+0xa0>
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	dacb      	bge.n	8005240 <_malloc_r+0x14>
 80052a8:	230c      	movs	r3, #12
 80052aa:	2500      	movs	r5, #0
 80052ac:	6033      	str	r3, [r6, #0]
 80052ae:	0028      	movs	r0, r5
 80052b0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80052b2:	6822      	ldr	r2, [r4, #0]
 80052b4:	1bd1      	subs	r1, r2, r7
 80052b6:	d420      	bmi.n	80052fa <_malloc_r+0xce>
 80052b8:	290b      	cmp	r1, #11
 80052ba:	d917      	bls.n	80052ec <_malloc_r+0xc0>
 80052bc:	19e2      	adds	r2, r4, r7
 80052be:	6027      	str	r7, [r4, #0]
 80052c0:	42a3      	cmp	r3, r4
 80052c2:	d111      	bne.n	80052e8 <_malloc_r+0xbc>
 80052c4:	602a      	str	r2, [r5, #0]
 80052c6:	6863      	ldr	r3, [r4, #4]
 80052c8:	6011      	str	r1, [r2, #0]
 80052ca:	6053      	str	r3, [r2, #4]
 80052cc:	0030      	movs	r0, r6
 80052ce:	0025      	movs	r5, r4
 80052d0:	f000 f86c 	bl	80053ac <__malloc_unlock>
 80052d4:	2207      	movs	r2, #7
 80052d6:	350b      	adds	r5, #11
 80052d8:	1d23      	adds	r3, r4, #4
 80052da:	4395      	bics	r5, r2
 80052dc:	1aea      	subs	r2, r5, r3
 80052de:	429d      	cmp	r5, r3
 80052e0:	d0e5      	beq.n	80052ae <_malloc_r+0x82>
 80052e2:	1b5b      	subs	r3, r3, r5
 80052e4:	50a3      	str	r3, [r4, r2]
 80052e6:	e7e2      	b.n	80052ae <_malloc_r+0x82>
 80052e8:	605a      	str	r2, [r3, #4]
 80052ea:	e7ec      	b.n	80052c6 <_malloc_r+0x9a>
 80052ec:	6862      	ldr	r2, [r4, #4]
 80052ee:	42a3      	cmp	r3, r4
 80052f0:	d101      	bne.n	80052f6 <_malloc_r+0xca>
 80052f2:	602a      	str	r2, [r5, #0]
 80052f4:	e7ea      	b.n	80052cc <_malloc_r+0xa0>
 80052f6:	605a      	str	r2, [r3, #4]
 80052f8:	e7e8      	b.n	80052cc <_malloc_r+0xa0>
 80052fa:	0023      	movs	r3, r4
 80052fc:	6864      	ldr	r4, [r4, #4]
 80052fe:	e7a7      	b.n	8005250 <_malloc_r+0x24>
 8005300:	002c      	movs	r4, r5
 8005302:	686d      	ldr	r5, [r5, #4]
 8005304:	e7af      	b.n	8005266 <_malloc_r+0x3a>
 8005306:	230c      	movs	r3, #12
 8005308:	0030      	movs	r0, r6
 800530a:	6033      	str	r3, [r6, #0]
 800530c:	f000 f84e 	bl	80053ac <__malloc_unlock>
 8005310:	e7cd      	b.n	80052ae <_malloc_r+0x82>
 8005312:	46c0      	nop			; (mov r8, r8)
 8005314:	200005fc 	.word	0x200005fc

08005318 <_realloc_r>:
 8005318:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800531a:	0007      	movs	r7, r0
 800531c:	000e      	movs	r6, r1
 800531e:	0014      	movs	r4, r2
 8005320:	2900      	cmp	r1, #0
 8005322:	d105      	bne.n	8005330 <_realloc_r+0x18>
 8005324:	0011      	movs	r1, r2
 8005326:	f7ff ff81 	bl	800522c <_malloc_r>
 800532a:	0005      	movs	r5, r0
 800532c:	0028      	movs	r0, r5
 800532e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005330:	2a00      	cmp	r2, #0
 8005332:	d103      	bne.n	800533c <_realloc_r+0x24>
 8005334:	f7ff ff0e 	bl	8005154 <_free_r>
 8005338:	0025      	movs	r5, r4
 800533a:	e7f7      	b.n	800532c <_realloc_r+0x14>
 800533c:	f000 f83e 	bl	80053bc <_malloc_usable_size_r>
 8005340:	9001      	str	r0, [sp, #4]
 8005342:	4284      	cmp	r4, r0
 8005344:	d803      	bhi.n	800534e <_realloc_r+0x36>
 8005346:	0035      	movs	r5, r6
 8005348:	0843      	lsrs	r3, r0, #1
 800534a:	42a3      	cmp	r3, r4
 800534c:	d3ee      	bcc.n	800532c <_realloc_r+0x14>
 800534e:	0021      	movs	r1, r4
 8005350:	0038      	movs	r0, r7
 8005352:	f7ff ff6b 	bl	800522c <_malloc_r>
 8005356:	1e05      	subs	r5, r0, #0
 8005358:	d0e8      	beq.n	800532c <_realloc_r+0x14>
 800535a:	9b01      	ldr	r3, [sp, #4]
 800535c:	0022      	movs	r2, r4
 800535e:	429c      	cmp	r4, r3
 8005360:	d900      	bls.n	8005364 <_realloc_r+0x4c>
 8005362:	001a      	movs	r2, r3
 8005364:	0031      	movs	r1, r6
 8005366:	0028      	movs	r0, r5
 8005368:	f7ff fed7 	bl	800511a <memcpy>
 800536c:	0031      	movs	r1, r6
 800536e:	0038      	movs	r0, r7
 8005370:	f7ff fef0 	bl	8005154 <_free_r>
 8005374:	e7da      	b.n	800532c <_realloc_r+0x14>
	...

08005378 <_sbrk_r>:
 8005378:	2300      	movs	r3, #0
 800537a:	b570      	push	{r4, r5, r6, lr}
 800537c:	4d06      	ldr	r5, [pc, #24]	; (8005398 <_sbrk_r+0x20>)
 800537e:	0004      	movs	r4, r0
 8005380:	0008      	movs	r0, r1
 8005382:	602b      	str	r3, [r5, #0]
 8005384:	f7fc fa7c 	bl	8001880 <_sbrk>
 8005388:	1c43      	adds	r3, r0, #1
 800538a:	d103      	bne.n	8005394 <_sbrk_r+0x1c>
 800538c:	682b      	ldr	r3, [r5, #0]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d000      	beq.n	8005394 <_sbrk_r+0x1c>
 8005392:	6023      	str	r3, [r4, #0]
 8005394:	bd70      	pop	{r4, r5, r6, pc}
 8005396:	46c0      	nop			; (mov r8, r8)
 8005398:	20000604 	.word	0x20000604

0800539c <__malloc_lock>:
 800539c:	b510      	push	{r4, lr}
 800539e:	4802      	ldr	r0, [pc, #8]	; (80053a8 <__malloc_lock+0xc>)
 80053a0:	f000 f814 	bl	80053cc <__retarget_lock_acquire_recursive>
 80053a4:	bd10      	pop	{r4, pc}
 80053a6:	46c0      	nop			; (mov r8, r8)
 80053a8:	20000608 	.word	0x20000608

080053ac <__malloc_unlock>:
 80053ac:	b510      	push	{r4, lr}
 80053ae:	4802      	ldr	r0, [pc, #8]	; (80053b8 <__malloc_unlock+0xc>)
 80053b0:	f000 f80d 	bl	80053ce <__retarget_lock_release_recursive>
 80053b4:	bd10      	pop	{r4, pc}
 80053b6:	46c0      	nop			; (mov r8, r8)
 80053b8:	20000608 	.word	0x20000608

080053bc <_malloc_usable_size_r>:
 80053bc:	1f0b      	subs	r3, r1, #4
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	1f18      	subs	r0, r3, #4
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	da01      	bge.n	80053ca <_malloc_usable_size_r+0xe>
 80053c6:	580b      	ldr	r3, [r1, r0]
 80053c8:	18c0      	adds	r0, r0, r3
 80053ca:	4770      	bx	lr

080053cc <__retarget_lock_acquire_recursive>:
 80053cc:	4770      	bx	lr

080053ce <__retarget_lock_release_recursive>:
 80053ce:	4770      	bx	lr

080053d0 <_init>:
 80053d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053d2:	46c0      	nop			; (mov r8, r8)
 80053d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053d6:	bc08      	pop	{r3}
 80053d8:	469e      	mov	lr, r3
 80053da:	4770      	bx	lr

080053dc <_fini>:
 80053dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053de:	46c0      	nop			; (mov r8, r8)
 80053e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053e2:	bc08      	pop	{r3}
 80053e4:	469e      	mov	lr, r3
 80053e6:	4770      	bx	lr
