

================================================================
== Vitis HLS Report for 'Loop_Loop3_proc'
================================================================
* Date:           Sun Dec 11 11:13:37 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab5_z1
* Solution:       sol5_pingpong (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  5.959 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49153|    49153|  0.492 ms|  0.492 ms|  49153|  49153|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop3   |    49152|    49152|         3|          -|          -|  16384|        no|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_out2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.61ns)   --->   "%store_ln0 = store i15 0, i15 %k"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split2"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.87>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%k_1 = load i15 %k" [./source/lab5_z1.c:38]   --->   Operation 9 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i15 %k_1" [./source/lab5_z1.c:38]   --->   Operation 10 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (2.26ns)   --->   "%icmp_ln38 = icmp_eq  i15 %k_1, i15 16384" [./source/lab5_z1.c:38]   --->   Operation 11 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (2.14ns)   --->   "%add_ln38 = add i15 %k_1, i15 1" [./source/lab5_z1.c:38]   --->   Operation 13 'add' 'add_ln38' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void, void %.split3.exitStub" [./source/lab5_z1.c:38]   --->   Operation 14 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%temp3_addr = getelementptr i32 %temp3, i64 0, i64 %zext_ln38" [./source/lab5_z1.c:41]   --->   Operation 15 'getelementptr' 'temp3_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (3.25ns)   --->   "%temp3_load = load i14 %temp3_addr" [./source/lab5_z1.c:41]   --->   Operation 16 'load' 'temp3_load' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln38 = store i15 %add_ln38, i15 %k" [./source/lab5_z1.c:38]   --->   Operation 17 'store' 'store_ln38' <Predicate = (!icmp_ln38)> <Delay = 1.61>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 18 'ret' 'ret_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 19 [1/2] (3.25ns)   --->   "%temp3_load = load i14 %temp3_addr" [./source/lab5_z1.c:41]   --->   Operation 19 'load' 'temp3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 4 <SV = 3> <Delay = 5.95>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [./source/lab5_z1.c:41]   --->   Operation 20 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node add_ln41)   --->   "%shl_ln41 = shl i32 %temp3_load, i32 5" [./source/lab5_z1.c:41]   --->   Operation 21 'shl' 'shl_ln41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (2.70ns) (out node of the LUT)   --->   "%add_ln41 = add i32 %temp3_load, i32 %shl_ln41" [./source/lab5_z1.c:41]   --->   Operation 22 'add' 'add_ln41' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%data_out2_addr = getelementptr i32 %data_out2, i64 0, i64 %zext_ln38" [./source/lab5_z1.c:41]   --->   Operation 23 'getelementptr' 'data_out2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (3.25ns)   --->   "%store_ln41 = store i32 %add_ln41, i14 %data_out2_addr" [./source/lab5_z1.c:41]   --->   Operation 24 'store' 'store_ln41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln38 = br void %.split2" [./source/lab5_z1.c:38]   --->   Operation 25 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 1.61ns
The critical path consists of the following:
	'alloca' operation ('k') [3]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'k' [5]  (1.61 ns)

 <State 2>: 3.88ns
The critical path consists of the following:
	'load' operation ('k', ./source/lab5_z1.c:38) on local variable 'k' [8]  (0 ns)
	'add' operation ('add_ln38', ./source/lab5_z1.c:38) [12]  (2.14 ns)
	'store' operation ('store_ln38', ./source/lab5_z1.c:38) of variable 'add_ln38', ./source/lab5_z1.c:38 on local variable 'k' [22]  (1.61 ns)
	blocking operation 0.125 ns on control path)

 <State 3>: 3.26ns
The critical path consists of the following:
	'load' operation ('temp3_load', ./source/lab5_z1.c:41) on array 'temp3' [17]  (3.26 ns)

 <State 4>: 5.96ns
The critical path consists of the following:
	'shl' operation ('shl_ln41', ./source/lab5_z1.c:41) [18]  (0 ns)
	'add' operation ('add_ln41', ./source/lab5_z1.c:41) [19]  (2.7 ns)
	'store' operation ('store_ln41', ./source/lab5_z1.c:41) of variable 'add_ln41', ./source/lab5_z1.c:41 on array 'data_out2' [21]  (3.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
