

================================================================
== Synthesis Summary Report of 'correlation'
================================================================
+ General Information: 
    * Date:           Sun Jun 23 03:26:53 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        correlation
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcvu35p-fsvh2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |                     Modules                    |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |      |          |             |            |     |
    |                     & Loops                    |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |      FF     |     LUT    | URAM|
    +------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |+ correlation                                   |  Timing|  -0.38|    37094|  1.855e+05|         -|    37095|     -|        no|     -|  23 (~0%)|  14537 (~0%)|   8795 (1%)|    -|
    | + correlation_Pipeline_loop_0                  |  Timing|  -0.33|      925|  4.625e+03|         -|      925|     -|        no|     -|  18 (~0%)|  10801 (~0%)|  5797 (~0%)|    -|
    |  o loop_0                                      |      II|   3.65|      923|  4.615e+03|       428|       16|    32|       yes|     -|         -|            -|           -|    -|
    | + correlation_Pipeline_VITIS_LOOP_41_1_loop_3  |  Timing|  -0.38|     1042|  5.210e+03|         -|     1042|     -|        no|     -|         -|    335 (~0%)|   222 (~0%)|    -|
    |  o VITIS_LOOP_41_1_loop_3                      |       -|   3.65|     1040|  5.200e+03|        18|        1|  1024|       yes|     -|         -|            -|           -|    -|
    | o VITIS_LOOP_54_2                              |       -|   3.65|    35123|  1.756e+05|      1133|        -|    31|        no|     -|         -|            -|           -|    -|
    |  + correlation_Pipeline_VITIS_LOOP_57_3        |  Timing|  -0.26|     1129|  5.645e+03|         -|     1129|     -|        no|     -|         -|   2936 (~0%)|  1930 (~0%)|    -|
    |   o VITIS_LOOP_57_3                            |      II|   3.65|     1127|  5.635e+03|       168|       32|    31|       yes|     -|         -|            -|           -|    -|
    +------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------+-----------+----------+
| Port          | Direction | Bitwidth |
+---------------+-----------+----------+
| corr_address0 | out       | 10       |
| corr_d0       | out       | 32       |
| data_address0 | out       | 10       |
| data_address1 | out       | 10       |
| data_d0       | out       | 32       |
| data_q0       | in        | 32       |
| data_q1       | in        | 32       |
| m_address0    | out       | 5        |
| m_d0          | out       | 32       |
| m_q0          | in        | 32       |
| s_address0    | out       | 5        |
| s_d0          | out       | 32       |
| s_q0          | in        | 32       |
+---------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| m        | inout     | float*   |
| s        | inout     | float*   |
| data     | inout     | float*   |
| corr     | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+---------+----------+
| Argument | HW Interface  | HW Type | HW Usage |
+----------+---------------+---------+----------+
| m        | m_address0    | port    | offset   |
| m        | m_ce0         | port    |          |
| m        | m_we0         | port    |          |
| m        | m_d0          | port    |          |
| m        | m_q0          | port    |          |
| s        | s_address0    | port    | offset   |
| s        | s_ce0         | port    |          |
| s        | s_we0         | port    |          |
| s        | s_d0          | port    |          |
| s        | s_q0          | port    |          |
| data     | data_address0 | port    | offset   |
| data     | data_ce0      | port    |          |
| data     | data_we0      | port    |          |
| data     | data_d0       | port    |          |
| data     | data_q0       | port    |          |
| data     | data_address1 | port    | offset   |
| data     | data_ce1      | port    |          |
| data     | data_q1       | port    |          |
| corr     | corr_address0 | port    | offset   |
| corr     | corr_ce0      | port    |          |
| corr     | corr_we0      | port    |          |
| corr     | corr_d0       | port    |          |
+----------+---------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------------+-----+--------+-------------+------+---------+---------+
| Name                                           | DSP | Pragma | Variable    | Op   | Impl    | Latency |
+------------------------------------------------+-----+--------+-------------+------+---------+---------+
| + correlation                                  | 23  |        |             |      |         |         |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U34       |     |        | add_ln57    | add  | fabric  | 0       |
|   add_ln66_fu_211_p2                           |     |        | add_ln66    | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U35            |     |        | add_ln54    | add  | fabric  | 0       |
|  + correlation_Pipeline_loop_0                 | 18  |        |             |      |         |         |
|    add_ln17_fu_723_p2                          |     |        | add_ln17    | add  | fabric  | 0       |
|    add_ln21_fu_804_p2                          |     |        | add_ln21    | add  | fabric  | 0       |
|    add_ln21_1_fu_860_p2                        |     |        | add_ln21_1  | add  | fabric  | 0       |
|    add_ln21_2_fu_901_p2                        |     |        | add_ln21_2  | add  | fabric  | 0       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2           | 2   |        | mean_16     | fadd | fulldsp | 4       |
|    add_ln21_3_fu_976_p2                        |     |        | add_ln21_3  | add  | fabric  | 0       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2           | 2   |        | mean_17     | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2           | 2   |        | mean_18     | fadd | fulldsp | 4       |
|    add_ln21_4_fu_1013_p2                       |     |        | add_ln21_4  | add  | fabric  | 0       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2           | 2   |        | mean_19     | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2           | 2   |        | mean_20     | fadd | fulldsp | 4       |
|    add_ln21_5_fu_1035_p2                       |     |        | add_ln21_5  | add  | fabric  | 0       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2           | 2   |        | mean_21     | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2           | 2   |        | mean_22     | fadd | fulldsp | 4       |
|    add_ln21_6_fu_1074_p2                       |     |        | add_ln21_6  | add  | fabric  | 0       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2           | 2   |        | mean_23     | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2           | 2   |        | mean_24     | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2           | 2   |        | mean_25     | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2           | 2   |        | mean_26     | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2           | 2   |        | mean_27     | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2           | 2   |        | mean_28     | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2           | 2   |        | mean_29     | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2           | 2   |        | mean_30     | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2           | 2   |        | mean_31     | fadd | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U3       | 2   |        | sub         | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U3       | 2   |        | stddev      | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U4       | 2   |        | sub_1       | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9            | 3   |        | mul_1       | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U3       | 2   |        | stddev_1    | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U5       | 2   |        | sub_2       | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10           | 3   |        | mul_2       | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U6       | 2   |        | stddev_2    | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U6       | 2   |        | sub_3       | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U5       | 2   |        | stddev_3    | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U7       | 2   |        | sub_4       | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9            | 3   |        | mul_4       | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U3       | 2   |        | stddev_4    | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U3       | 2   |        | sub_5       | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10           | 3   |        | mul_5       | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U6       | 2   |        | stddev_5    | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U4       | 2   |        | sub_6       | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U5       | 2   |        | stddev_6    | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U5       | 2   |        | sub_7       | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9            | 3   |        | mul_7       | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U3       | 2   |        | stddev_7    | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U6       | 2   |        | sub_8       | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10           | 3   |        | mul_8       | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U7       | 2   |        | stddev_8    | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U7       | 2   |        | sub_9       | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U6       | 2   |        | stddev_9    | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U3       | 2   |        | sub_s       | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9            | 3   |        | mul_s       | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U4       | 2   |        | stddev_10   | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U4       | 2   |        | sub_10      | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10           | 3   |        | mul_10      | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U7       | 2   |        | stddev_11   | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U5       | 2   |        | sub_11      | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U6       | 2   |        | stddev_12   | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U3       | 2   |        | sub_12      | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9            | 3   |        | mul_12      | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U4       | 2   |        | stddev_13   | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U4       | 2   |        | sub_13      | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10           | 3   |        | mul_13      | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U6       | 2   |        | stddev_14   | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U5       | 2   |        | sub_14      | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U5       | 2   |        | stddev_15   | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U3       | 2   |        | sub_15      | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9            | 3   |        | mul_15      | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U4       | 2   |        | stddev_16   | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U4       | 2   |        | sub_16      | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10           | 3   |        | mul_16      | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U7       | 2   |        | stddev_17   | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U5       | 2   |        | sub_17      | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U6       | 2   |        | stddev_18   | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U3       | 2   |        | sub_18      | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9            | 3   |        | mul_18      | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U5       | 2   |        | stddev_19   | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U4       | 2   |        | sub_19      | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10           | 3   |        | mul_19      | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U7       | 2   |        | stddev_20   | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U5       | 2   |        | sub_20      | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U3       | 2   |        | stddev_21   | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U6       | 2   |        | sub_21      | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9            | 3   |        | mul_21      | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U3       | 2   |        | stddev_22   | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U3       | 2   |        | sub_22      | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10           | 3   |        | mul_22      | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U7       | 2   |        | stddev_23   | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U4       | 2   |        | sub_23      | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U3       | 2   |        | stddev_24   | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U5       | 2   |        | sub_24      | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9            | 3   |        | mul_24      | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U7       | 2   |        | stddev_25   | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U6       | 2   |        | sub_25      | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10           | 3   |        | mul_25      | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U5       | 2   |        | stddev_26   | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U3       | 2   |        | sub_26      | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U7       | 2   |        | stddev_27   | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U4       | 2   |        | sub_27      | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9            | 3   |        | mul_27      | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U5       | 2   |        | stddev_28   | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U3       | 2   |        | sub_28      | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10           | 3   |        | mul_28      | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U7       | 2   |        | stddev_29   | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U4       | 2   |        | sub_29      | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U6       | 2   |        | stddev_30   | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U4       | 2   |        | sub_30      | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9            | 3   |        | mul_30      | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U4       | 2   |        | stddev_31   | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U5       | 2   |        | stddev_32   | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U4       | 2   |        | sub2        | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U6       | 2   |        | add         | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10           | 3   |        | mul2        | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U7       | 2   |        | stddev_33   | fsub | fulldsp | 4       |
|  + correlation_Pipeline_VITIS_LOOP_41_1_loop_3 | 0   |        |             |      |         |         |
|    add_ln41_fu_138_p2                          |     |        | add_ln41    | add  | fabric  | 0       |
|    add_ln41_1_fu_164_p2                        |     |        | add_ln41_1  | add  | fabric  | 0       |
|    add_ln44_fu_191_p2                          |     |        | add_ln44    | add  | fabric  | 0       |
|    add_ln43_fu_202_p2                          |     |        | add_ln43    | add  | fabric  | 0       |
|  + correlation_Pipeline_VITIS_LOOP_57_3        | 0   |        |             |      |         |         |
|    add_ln61_fu_806_p2                          |     |        | add_ln61    | add  | fabric  | 0       |
|    add_ln61_1_fu_867_p2                        |     |        | add_ln61_1  | add  | fabric  | 0       |
|    add_ln61_2_fu_934_p2                        |     |        | add_ln61_2  | add  | fabric  | 0       |
|    add_ln61_3_fu_991_p2                        |     |        | add_ln61_3  | add  | fabric  | 0       |
|    add_ln61_4_fu_1058_p2                       |     |        | add_ln61_4  | add  | fabric  | 0       |
|    add_ln61_5_fu_1124_p2                       |     |        | add_ln61_5  | add  | fabric  | 0       |
|    add_ln61_6_fu_1233_p2                       |     |        | add_ln61_6  | add  | fabric  | 0       |
|    add_ln61_7_fu_1300_p2                       |     |        | add_ln61_7  | add  | fabric  | 0       |
|    add_ln61_8_fu_1366_p2                       |     |        | add_ln61_8  | add  | fabric  | 0       |
|    add_ln61_9_fu_1432_p2                       |     |        | add_ln61_9  | add  | fabric  | 0       |
|    add_ln61_10_fu_1498_p2                      |     |        | add_ln61_10 | add  | fabric  | 0       |
|    add_ln62_fu_1516_p2                         |     |        | add_ln62    | add  | fabric  | 0       |
|    add_ln64_fu_1780_p2                         |     |        | add_ln64    | add  | fabric  | 0       |
|    add_ln57_fu_792_p2                          |     |        | add_ln57    | add  | fabric  | 0       |
+------------------------------------------------+-----+--------+-------------+------+---------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

