

================================================================
== Vitis HLS Report for 'decision_function_52'
================================================================
* Date:           Thu Jan 23 13:47:55 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read2231 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read22" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read2231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read2130 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read21" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read2130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read2029 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read20" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read2029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read19" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_352 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read18" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_353 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read17" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_354 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read16" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_355 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read15" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_356 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read1322 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read1221 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read1120 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read1019 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read918 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read817 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 23 'read' 'p_read817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read716 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 24 'read' 'p_read716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read615 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 25 'read' 'p_read615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read514 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 26 'read' 'p_read514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read413 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 27 'read' 'p_read413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read312 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 28 'read' 'p_read312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read211 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 29 'read' 'p_read211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read110 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 30 'read' 'p_read110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read211, i18 260843" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_1355 = icmp_slt  i18 %p_read918, i18 373" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1355' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_1356 = icmp_slt  i18 %p_read211, i18 520" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1356' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_read2231, i32 17" [firmware/BDT.h:86]   --->   Operation 34 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_1357 = icmp_slt  i18 %p_read918, i18 387" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1357' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_1358 = icmp_slt  i18 %p_read211, i18 261940" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1358' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_1359 = icmp_slt  i18 %p_read1221, i18 815" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1359' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_1360 = icmp_slt  i18 %p_read211, i18 260683" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1360' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_1361 = icmp_slt  i18 %p_read211, i18 260842" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1361' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_1362 = icmp_slt  i18 %p_read2029, i18 23002" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1362' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_1363 = icmp_slt  i18 %p_read, i18 206" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1363' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_1364 = icmp_slt  i18 %p_read_354, i18 10" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1364' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_1365 = icmp_slt  i18 %p_read1120, i18 869" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1365' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_1366 = icmp_slt  i18 %p_read817, i18 15" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1366' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_1367 = icmp_slt  i18 %p_read_355, i18 521" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1367' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_1368 = icmp_slt  i18 %p_read1322, i18 429" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1368' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_1369 = icmp_slt  i18 %p_read312, i18 48529" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1369' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_1370 = icmp_slt  i18 %p_read110, i18 255953" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1370' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_1371 = icmp_slt  i18 %p_read2130, i18 18609" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1371' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_1372 = icmp_slt  i18 %p_read110, i18 246581" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_1372' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_1373 = icmp_slt  i18 %p_read514, i18 978" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_1373' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln86_1374 = icmp_slt  i18 %p_read_354, i18 243" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_1374' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln86_1375 = icmp_slt  i18 %p_read716, i18 86" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_1375' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (2.13ns)   --->   "%icmp_ln86_1376 = icmp_slt  i18 %p_read_356, i18 27" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_1376' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (2.13ns)   --->   "%icmp_ln86_1377 = icmp_slt  i18 %p_read_354, i18 14" [firmware/BDT.h:86]   --->   Operation 55 'icmp' 'icmp_ln86_1377' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (2.13ns)   --->   "%icmp_ln86_1378 = icmp_slt  i18 %p_read615, i18 25" [firmware/BDT.h:86]   --->   Operation 56 'icmp' 'icmp_ln86_1378' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (2.13ns)   --->   "%icmp_ln86_1379 = icmp_slt  i18 %p_read413, i18 1285" [firmware/BDT.h:86]   --->   Operation 57 'icmp' 'icmp_ln86_1379' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (2.13ns)   --->   "%icmp_ln86_1380 = icmp_slt  i18 %p_read_353, i18 49" [firmware/BDT.h:86]   --->   Operation 58 'icmp' 'icmp_ln86_1380' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (2.13ns)   --->   "%icmp_ln86_1381 = icmp_slt  i18 %p_read1019, i18 4874" [firmware/BDT.h:86]   --->   Operation 59 'icmp' 'icmp_ln86_1381' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (2.13ns)   --->   "%icmp_ln86_1382 = icmp_slt  i18 %p_read_352, i18 266" [firmware/BDT.h:86]   --->   Operation 60 'icmp' 'icmp_ln86_1382' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1355, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.94>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_641 = xor i1 %icmp_ln86_1355, i1 1" [firmware/BDT.h:104]   --->   Operation 62 'xor' 'xor_ln104_641' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_641" [firmware/BDT.h:104]   --->   Operation 63 'and' 'and_ln104' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.97ns)   --->   "%and_ln102_1332 = and i1 %tmp, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_1332' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_245)   --->   "%xor_ln104_643 = xor i1 %tmp, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104_643' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_245 = and i1 %and_ln102, i1 %xor_ln104_643" [firmware/BDT.h:104]   --->   Operation 66 'and' 'and_ln104_245' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns)   --->   "%and_ln102_1333 = and i1 %icmp_ln86_1357, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_1333' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_246)   --->   "%xor_ln104_644 = xor i1 %icmp_ln86_1357, i1 1" [firmware/BDT.h:104]   --->   Operation 68 'xor' 'xor_ln104_644' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_246 = and i1 %and_ln104, i1 %xor_ln104_644" [firmware/BDT.h:104]   --->   Operation 69 'and' 'and_ln104_246' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.97ns)   --->   "%and_ln102_1336 = and i1 %icmp_ln86_1360, i1 %and_ln102_1332" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_1336' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_249)   --->   "%xor_ln104_648 = xor i1 %icmp_ln86_1361, i1 1" [firmware/BDT.h:104]   --->   Operation 71 'xor' 'xor_ln104_648' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_249 = and i1 %and_ln104_245, i1 %xor_ln104_648" [firmware/BDT.h:104]   --->   Operation 72 'and' 'and_ln104_249' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%and_ln102_1343 = and i1 %icmp_ln86_1368, i1 %and_ln102_1336" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_1343' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%or_ln117 = or i1 %and_ln104_249, i1 %and_ln102_1343" [firmware/BDT.h:117]   --->   Operation 74 'or' 'or_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%xor_ln117 = xor i1 %and_ln102, i1 1" [firmware/BDT.h:117]   --->   Operation 75 'xor' 'xor_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%or_ln117_1197 = or i1 %tmp, i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 76 'or' 'or_ln117_1197' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%or_ln117_1198 = or i1 %icmp_ln86_1361, i1 %or_ln117_1197" [firmware/BDT.h:117]   --->   Operation 77 'or' 'or_ln117_1198' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%zext_ln117 = zext i1 %or_ln117_1198" [firmware/BDT.h:117]   --->   Operation 78 'zext' 'zext_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.97ns)   --->   "%or_ln117_1199 = or i1 %and_ln104_249, i1 %and_ln102_1336" [firmware/BDT.h:117]   --->   Operation 79 'or' 'or_ln117_1199' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 80 'select' 'select_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 81 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 81 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.97ns)   --->   "%and_ln102_1331 = and i1 %icmp_ln86_1356, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_1331' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_244)   --->   "%xor_ln104_642 = xor i1 %icmp_ln86_1356, i1 1" [firmware/BDT.h:104]   --->   Operation 83 'xor' 'xor_ln104_642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_244 = and i1 %xor_ln104_642, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 84 'and' 'and_ln104_244' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1312)   --->   "%xor_ln104_647 = xor i1 %icmp_ln86_1360, i1 1" [firmware/BDT.h:104]   --->   Operation 85 'xor' 'xor_ln104_647' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.97ns)   --->   "%and_ln102_1337 = and i1 %icmp_ln86_1362, i1 %and_ln102_1333" [firmware/BDT.h:102]   --->   Operation 86 'and' 'and_ln102_1337' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.97ns)   --->   "%and_ln102_1338 = and i1 %icmp_ln86_1363, i1 %and_ln104_246" [firmware/BDT.h:102]   --->   Operation 87 'and' 'and_ln102_1338' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1312)   --->   "%and_ln102_1344 = and i1 %icmp_ln86_1369, i1 %xor_ln104_647" [firmware/BDT.h:102]   --->   Operation 88 'and' 'and_ln102_1344' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1312)   --->   "%and_ln102_1345 = and i1 %and_ln102_1344, i1 %and_ln102_1332" [firmware/BDT.h:102]   --->   Operation 89 'and' 'and_ln102_1345' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1314)   --->   "%and_ln102_1359 = and i1 %and_ln104_245, i1 %icmp_ln86_1370" [firmware/BDT.h:102]   --->   Operation 90 'and' 'and_ln102_1359' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1314)   --->   "%and_ln102_1346 = and i1 %and_ln102_1359, i1 %icmp_ln86_1361" [firmware/BDT.h:102]   --->   Operation 91 'and' 'and_ln102_1346' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1317)   --->   "%and_ln102_1347 = and i1 %icmp_ln86_1371, i1 %and_ln102_1337" [firmware/BDT.h:102]   --->   Operation 92 'and' 'and_ln102_1347' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1312)   --->   "%or_ln117_1200 = or i1 %or_ln117_1199, i1 %and_ln102_1345" [firmware/BDT.h:117]   --->   Operation 93 'or' 'or_ln117_1200' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1312)   --->   "%select_ln117_1311 = select i1 %or_ln117_1199, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_1311' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1312)   --->   "%zext_ln117_142 = zext i2 %select_ln117_1311" [firmware/BDT.h:117]   --->   Operation 95 'zext' 'zext_ln117_142' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.97ns)   --->   "%or_ln117_1201 = or i1 %and_ln104_249, i1 %and_ln102_1332" [firmware/BDT.h:117]   --->   Operation 96 'or' 'or_ln117_1201' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1312 = select i1 %or_ln117_1200, i3 %zext_ln117_142, i3 4" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_1312' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1314)   --->   "%or_ln117_1202 = or i1 %or_ln117_1201, i1 %and_ln102_1346" [firmware/BDT.h:117]   --->   Operation 98 'or' 'or_ln117_1202' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1314)   --->   "%select_ln117_1313 = select i1 %or_ln117_1201, i3 %select_ln117_1312, i3 5" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_1313' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1314 = select i1 %or_ln117_1202, i3 %select_ln117_1313, i3 6" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_1314' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1317)   --->   "%or_ln117_1203 = or i1 %and_ln102, i1 %and_ln102_1347" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_1203' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1317)   --->   "%select_ln117_1315 = select i1 %and_ln102, i3 %select_ln117_1314, i3 7" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_1315' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1317)   --->   "%zext_ln117_143 = zext i3 %select_ln117_1315" [firmware/BDT.h:117]   --->   Operation 103 'zext' 'zext_ln117_143' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.97ns)   --->   "%or_ln117_1204 = or i1 %and_ln102, i1 %and_ln102_1337" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_1204' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1317)   --->   "%select_ln117_1316 = select i1 %or_ln117_1203, i4 %zext_ln117_143, i4 8" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_1316' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1317 = select i1 %or_ln117_1204, i4 %select_ln117_1316, i4 9" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_1317' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.97ns)   --->   "%or_ln117_1206 = or i1 %and_ln102, i1 %and_ln102_1333" [firmware/BDT.h:117]   --->   Operation 107 'or' 'or_ln117_1206' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 108 [1/1] (0.97ns)   --->   "%and_ln102_1334 = and i1 %icmp_ln86_1358, i1 %and_ln102_1331" [firmware/BDT.h:102]   --->   Operation 108 'and' 'and_ln102_1334' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_247)   --->   "%xor_ln104_645 = xor i1 %icmp_ln86_1358, i1 1" [firmware/BDT.h:104]   --->   Operation 109 'xor' 'xor_ln104_645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_247 = and i1 %and_ln102_1331, i1 %xor_ln104_645" [firmware/BDT.h:104]   --->   Operation 110 'and' 'and_ln104_247' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1319)   --->   "%xor_ln104_649 = xor i1 %icmp_ln86_1362, i1 1" [firmware/BDT.h:104]   --->   Operation 111 'xor' 'xor_ln104_649' <Predicate = (icmp_ln86 & or_ln117_1206)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1323)   --->   "%xor_ln104_650 = xor i1 %icmp_ln86_1363, i1 1" [firmware/BDT.h:104]   --->   Operation 112 'xor' 'xor_ln104_650' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.97ns)   --->   "%and_ln102_1339 = and i1 %icmp_ln86_1364, i1 %and_ln102_1334" [firmware/BDT.h:102]   --->   Operation 113 'and' 'and_ln102_1339' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1319)   --->   "%and_ln102_1360 = and i1 %icmp_ln86_1372, i1 %xor_ln104_649" [firmware/BDT.h:102]   --->   Operation 114 'and' 'and_ln102_1360' <Predicate = (icmp_ln86 & or_ln117_1206)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1319)   --->   "%and_ln102_1348 = and i1 %and_ln102_1360, i1 %and_ln102_1333" [firmware/BDT.h:102]   --->   Operation 115 'and' 'and_ln102_1348' <Predicate = (icmp_ln86 & or_ln117_1206)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1321)   --->   "%and_ln102_1349 = and i1 %icmp_ln86_1373, i1 %and_ln102_1338" [firmware/BDT.h:102]   --->   Operation 116 'and' 'and_ln102_1349' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1323)   --->   "%and_ln102_1361 = and i1 %icmp_ln86_1374, i1 %xor_ln104_650" [firmware/BDT.h:102]   --->   Operation 117 'and' 'and_ln102_1361' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1323)   --->   "%and_ln102_1350 = and i1 %and_ln102_1361, i1 %and_ln104_246" [firmware/BDT.h:102]   --->   Operation 118 'and' 'and_ln102_1350' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1319)   --->   "%or_ln117_1205 = or i1 %or_ln117_1204, i1 %and_ln102_1348" [firmware/BDT.h:117]   --->   Operation 119 'or' 'or_ln117_1205' <Predicate = (icmp_ln86 & or_ln117_1206)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1319)   --->   "%select_ln117_1318 = select i1 %or_ln117_1205, i4 %select_ln117_1317, i4 10" [firmware/BDT.h:117]   --->   Operation 120 'select' 'select_ln117_1318' <Predicate = (icmp_ln86 & or_ln117_1206)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1321)   --->   "%or_ln117_1207 = or i1 %or_ln117_1206, i1 %and_ln102_1349" [firmware/BDT.h:117]   --->   Operation 121 'or' 'or_ln117_1207' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1319 = select i1 %or_ln117_1206, i4 %select_ln117_1318, i4 11" [firmware/BDT.h:117]   --->   Operation 122 'select' 'select_ln117_1319' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.97ns)   --->   "%or_ln117_1208 = or i1 %or_ln117_1206, i1 %and_ln102_1338" [firmware/BDT.h:117]   --->   Operation 123 'or' 'or_ln117_1208' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1321)   --->   "%select_ln117_1320 = select i1 %or_ln117_1207, i4 %select_ln117_1319, i4 12" [firmware/BDT.h:117]   --->   Operation 124 'select' 'select_ln117_1320' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1323)   --->   "%or_ln117_1209 = or i1 %or_ln117_1208, i1 %and_ln102_1350" [firmware/BDT.h:117]   --->   Operation 125 'or' 'or_ln117_1209' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1321 = select i1 %or_ln117_1208, i4 %select_ln117_1320, i4 13" [firmware/BDT.h:117]   --->   Operation 126 'select' 'select_ln117_1321' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1323)   --->   "%select_ln117_1322 = select i1 %or_ln117_1209, i4 %select_ln117_1321, i4 14" [firmware/BDT.h:117]   --->   Operation 127 'select' 'select_ln117_1322' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1323 = select i1 %icmp_ln86, i4 %select_ln117_1322, i4 15" [firmware/BDT.h:117]   --->   Operation 128 'select' 'select_ln117_1323' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.97ns)   --->   "%or_ln117_1211 = or i1 %icmp_ln86, i1 %and_ln102_1339" [firmware/BDT.h:117]   --->   Operation 129 'or' 'or_ln117_1211' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 130 [1/1] (0.97ns)   --->   "%and_ln102_1335 = and i1 %icmp_ln86_1359, i1 %and_ln104_244" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_1335' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_248)   --->   "%xor_ln104_646 = xor i1 %icmp_ln86_1359, i1 1" [firmware/BDT.h:104]   --->   Operation 131 'xor' 'xor_ln104_646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_248 = and i1 %and_ln104_244, i1 %xor_ln104_646" [firmware/BDT.h:104]   --->   Operation 132 'and' 'and_ln104_248' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1327)   --->   "%xor_ln104_651 = xor i1 %icmp_ln86_1364, i1 1" [firmware/BDT.h:104]   --->   Operation 133 'xor' 'xor_ln104_651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.97ns)   --->   "%and_ln102_1340 = and i1 %icmp_ln86_1365, i1 %and_ln104_247" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_1340' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.97ns)   --->   "%and_ln102_1341 = and i1 %icmp_ln86_1366, i1 %and_ln102_1335" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_1341' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1325)   --->   "%and_ln102_1351 = and i1 %icmp_ln86_1375, i1 %and_ln102_1339" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_1351' <Predicate = (or_ln117_1211)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1327)   --->   "%and_ln102_1362 = and i1 %icmp_ln86_1376, i1 %xor_ln104_651" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_1362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1327)   --->   "%and_ln102_1352 = and i1 %and_ln102_1362, i1 %and_ln102_1334" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_1352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1329)   --->   "%and_ln102_1353 = and i1 %icmp_ln86_1377, i1 %and_ln102_1340" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_1353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1325)   --->   "%or_ln117_1210 = or i1 %icmp_ln86, i1 %and_ln102_1351" [firmware/BDT.h:117]   --->   Operation 140 'or' 'or_ln117_1210' <Predicate = (or_ln117_1211)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1325)   --->   "%zext_ln117_144 = zext i4 %select_ln117_1323" [firmware/BDT.h:117]   --->   Operation 141 'zext' 'zext_ln117_144' <Predicate = (or_ln117_1211)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1325)   --->   "%select_ln117_1324 = select i1 %or_ln117_1210, i5 %zext_ln117_144, i5 16" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_1324' <Predicate = (or_ln117_1211)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1327)   --->   "%or_ln117_1212 = or i1 %or_ln117_1211, i1 %and_ln102_1352" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_1212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1325 = select i1 %or_ln117_1211, i5 %select_ln117_1324, i5 17" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_1325' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.97ns)   --->   "%or_ln117_1213 = or i1 %icmp_ln86, i1 %and_ln102_1334" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_1213' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1327)   --->   "%select_ln117_1326 = select i1 %or_ln117_1212, i5 %select_ln117_1325, i5 18" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_1326' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1329)   --->   "%or_ln117_1214 = or i1 %or_ln117_1213, i1 %and_ln102_1353" [firmware/BDT.h:117]   --->   Operation 147 'or' 'or_ln117_1214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1327 = select i1 %or_ln117_1213, i5 %select_ln117_1326, i5 19" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_1327' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.97ns)   --->   "%or_ln117_1215 = or i1 %or_ln117_1213, i1 %and_ln102_1340" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_1215' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1329)   --->   "%select_ln117_1328 = select i1 %or_ln117_1214, i5 %select_ln117_1327, i5 20" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_1328' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1329 = select i1 %or_ln117_1215, i5 %select_ln117_1328, i5 21" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_1329' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.97ns)   --->   "%or_ln117_1217 = or i1 %icmp_ln86, i1 %and_ln102_1331" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_1217' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1331)   --->   "%xor_ln104_652 = xor i1 %icmp_ln86_1365, i1 1" [firmware/BDT.h:104]   --->   Operation 153 'xor' 'xor_ln104_652' <Predicate = (or_ln117_1217)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1335)   --->   "%xor_ln104_653 = xor i1 %icmp_ln86_1366, i1 1" [firmware/BDT.h:104]   --->   Operation 154 'xor' 'xor_ln104_653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1331)   --->   "%and_ln102_1363 = and i1 %icmp_ln86_1378, i1 %xor_ln104_652" [firmware/BDT.h:102]   --->   Operation 155 'and' 'and_ln102_1363' <Predicate = (or_ln117_1217)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1331)   --->   "%and_ln102_1354 = and i1 %and_ln102_1363, i1 %and_ln104_247" [firmware/BDT.h:102]   --->   Operation 156 'and' 'and_ln102_1354' <Predicate = (or_ln117_1217)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1333)   --->   "%and_ln102_1355 = and i1 %icmp_ln86_1379, i1 %and_ln102_1341" [firmware/BDT.h:102]   --->   Operation 157 'and' 'and_ln102_1355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1335)   --->   "%and_ln102_1364 = and i1 %icmp_ln86_1380, i1 %xor_ln104_653" [firmware/BDT.h:102]   --->   Operation 158 'and' 'and_ln102_1364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1335)   --->   "%and_ln102_1356 = and i1 %and_ln102_1364, i1 %and_ln102_1335" [firmware/BDT.h:102]   --->   Operation 159 'and' 'and_ln102_1356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1331)   --->   "%or_ln117_1216 = or i1 %or_ln117_1215, i1 %and_ln102_1354" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_1216' <Predicate = (or_ln117_1217)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1331)   --->   "%select_ln117_1330 = select i1 %or_ln117_1216, i5 %select_ln117_1329, i5 22" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_1330' <Predicate = (or_ln117_1217)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1333)   --->   "%or_ln117_1218 = or i1 %or_ln117_1217, i1 %and_ln102_1355" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_1218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1331 = select i1 %or_ln117_1217, i5 %select_ln117_1330, i5 23" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_1331' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.97ns)   --->   "%or_ln117_1219 = or i1 %or_ln117_1217, i1 %and_ln102_1341" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_1219' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1333)   --->   "%select_ln117_1332 = select i1 %or_ln117_1218, i5 %select_ln117_1331, i5 24" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_1332' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1335)   --->   "%or_ln117_1220 = or i1 %or_ln117_1219, i1 %and_ln102_1356" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_1220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1333 = select i1 %or_ln117_1219, i5 %select_ln117_1332, i5 25" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_1333' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (0.97ns)   --->   "%or_ln117_1221 = or i1 %or_ln117_1217, i1 %and_ln102_1335" [firmware/BDT.h:117]   --->   Operation 168 'or' 'or_ln117_1221' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1335)   --->   "%select_ln117_1334 = select i1 %or_ln117_1220, i5 %select_ln117_1333, i5 26" [firmware/BDT.h:117]   --->   Operation 169 'select' 'select_ln117_1334' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1335 = select i1 %or_ln117_1221, i5 %select_ln117_1334, i5 27" [firmware/BDT.h:117]   --->   Operation 170 'select' 'select_ln117_1335' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 171 [1/1] (0.97ns)   --->   "%and_ln102_1342 = and i1 %icmp_ln86_1367, i1 %and_ln104_248" [firmware/BDT.h:102]   --->   Operation 171 'and' 'and_ln102_1342' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1337)   --->   "%and_ln102_1357 = and i1 %icmp_ln86_1381, i1 %and_ln102_1342" [firmware/BDT.h:102]   --->   Operation 172 'and' 'and_ln102_1357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1337)   --->   "%or_ln117_1222 = or i1 %or_ln117_1221, i1 %and_ln102_1357" [firmware/BDT.h:117]   --->   Operation 173 'or' 'or_ln117_1222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.97ns)   --->   "%or_ln117_1223 = or i1 %or_ln117_1221, i1 %and_ln102_1342" [firmware/BDT.h:117]   --->   Operation 174 'or' 'or_ln117_1223' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1337)   --->   "%select_ln117_1336 = select i1 %or_ln117_1222, i5 %select_ln117_1335, i5 28" [firmware/BDT.h:117]   --->   Operation 175 'select' 'select_ln117_1336' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1337 = select i1 %or_ln117_1223, i5 %select_ln117_1336, i5 29" [firmware/BDT.h:117]   --->   Operation 176 'select' 'select_ln117_1337' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 177 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_654 = xor i1 %icmp_ln86_1367, i1 1" [firmware/BDT.h:104]   --->   Operation 178 'xor' 'xor_ln104_654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1365 = and i1 %icmp_ln86_1382, i1 %xor_ln104_654" [firmware/BDT.h:102]   --->   Operation 179 'and' 'and_ln102_1365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1358 = and i1 %and_ln102_1365, i1 %and_ln104_248" [firmware/BDT.h:102]   --->   Operation 180 'and' 'and_ln102_1358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1224 = or i1 %or_ln117_1223, i1 %and_ln102_1358" [firmware/BDT.h:117]   --->   Operation 181 'or' 'or_ln117_1224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1338 = select i1 %or_ln117_1224, i5 %select_ln117_1337, i5 30" [firmware/BDT.h:117]   --->   Operation 182 'select' 'select_ln117_1338' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.31i12.i12.i5, i5 0, i12 1691, i5 1, i12 685, i5 2, i12 120, i5 3, i12 313, i5 4, i12 3513, i5 5, i12 77, i5 6, i12 4068, i5 7, i12 426, i5 8, i12 1142, i5 9, i12 292, i5 10, i12 3368, i5 11, i12 492, i5 12, i12 3560, i5 13, i12 2736, i5 14, i12 3944, i5 15, i12 365, i5 16, i12 2847, i5 17, i12 7, i5 18, i12 3987, i5 19, i12 797, i5 20, i12 4048, i5 21, i12 21, i5 22, i12 408, i5 23, i12 62, i5 24, i12 288, i5 25, i12 4076, i5 26, i12 43, i5 27, i12 3511, i5 28, i12 105, i5 29, i12 3903, i5 30, i12 4056, i12 0, i5 %select_ln117_1338" [firmware/BDT.h:118]   --->   Operation 183 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 184 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read918', firmware/BDT.h:86) on port 'p_read9' (firmware/BDT.h:86) [37]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_1355', firmware/BDT.h:86) [47]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [77]  (0.978 ns)

 <State 2>: 2.949ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1332', firmware/BDT.h:102) [83]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_1336', firmware/BDT.h:102) [95]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_1343', firmware/BDT.h:102) [111]  (0.000 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [134]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [140]  (0.993 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_647', firmware/BDT.h:104) [96]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1344', firmware/BDT.h:102) [112]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1345', firmware/BDT.h:102) [113]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1200', firmware/BDT.h:117) [141]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1312', firmware/BDT.h:117) [145]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_1313', firmware/BDT.h:117) [147]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1314', firmware/BDT.h:117) [148]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_1315', firmware/BDT.h:117) [150]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1316', firmware/BDT.h:117) [153]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1317', firmware/BDT.h:117) [155]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_649', firmware/BDT.h:104) [100]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1360', firmware/BDT.h:102) [117]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1348', firmware/BDT.h:102) [118]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1205', firmware/BDT.h:117) [154]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1318', firmware/BDT.h:117) [157]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1319', firmware/BDT.h:117) [159]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1320', firmware/BDT.h:117) [161]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1321', firmware/BDT.h:117) [163]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1322', firmware/BDT.h:117) [164]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1323', firmware/BDT.h:117) [166]  (1.024 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1351', firmware/BDT.h:102) [122]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1210', firmware/BDT.h:117) [165]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1324', firmware/BDT.h:117) [169]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1325', firmware/BDT.h:117) [171]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1326', firmware/BDT.h:117) [173]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1327', firmware/BDT.h:117) [175]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1328', firmware/BDT.h:117) [177]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1329', firmware/BDT.h:117) [179]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_652', firmware/BDT.h:104) [106]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1363', firmware/BDT.h:102) [126]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1354', firmware/BDT.h:102) [127]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1216', firmware/BDT.h:117) [178]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1330', firmware/BDT.h:117) [181]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1331', firmware/BDT.h:117) [183]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1332', firmware/BDT.h:117) [185]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1333', firmware/BDT.h:117) [187]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1334', firmware/BDT.h:117) [189]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1335', firmware/BDT.h:117) [191]  (1.215 ns)

 <State 7>: 3.171ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1342', firmware/BDT.h:102) [109]  (0.978 ns)
	'or' operation 1 bit ('or_ln117_1223', firmware/BDT.h:117) [192]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_1337', firmware/BDT.h:117) [195]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_654', firmware/BDT.h:104) [110]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1365', firmware/BDT.h:102) [132]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1358', firmware/BDT.h:102) [133]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1224', firmware/BDT.h:117) [194]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1338', firmware/BDT.h:117) [196]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [197]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
