
TA6932_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d58  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08001e18  08001e18  00011e18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001e58  08001e58  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08001e58  08001e58  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001e58  08001e58  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001e58  08001e58  00011e58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001e5c  08001e5c  00011e5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08001e60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000114  20000010  08001e70  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000124  08001e70  00020124  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY
 13 .debug_info   000061fe  00000000  00000000  0002007b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000016c8  00000000  00000000  00026279  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006d0  00000000  00000000  00027948  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000512  00000000  00000000  00028018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00011b5e  00000000  00000000  0002852a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00008318  00000000  00000000  0003a088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0006cea0  00000000  00000000  000423a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000016e0  00000000  00000000  000af240  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  000b0920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001e00 	.word	0x08001e00

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08001e00 	.word	0x08001e00

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 fb31 	bl	800088a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f809 	bl	800023e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f888 	bl	8000340 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000230:	f000 f848 	bl	80002c4 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  TA6932_Init();
 8000234:	f000 fac6 	bl	80007c4 <TA6932_Init>
  TA6932_Clear();                    // يمسح ويكتب
 8000238:	f000 fae4 	bl	8000804 <TA6932_Clear>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800023c:	e7fe      	b.n	800023c <main+0x1c>

0800023e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800023e:	b590      	push	{r4, r7, lr}
 8000240:	b08d      	sub	sp, #52	; 0x34
 8000242:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000244:	2414      	movs	r4, #20
 8000246:	193b      	adds	r3, r7, r4
 8000248:	0018      	movs	r0, r3
 800024a:	231c      	movs	r3, #28
 800024c:	001a      	movs	r2, r3
 800024e:	2100      	movs	r1, #0
 8000250:	f001 fdaa 	bl	8001da8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000254:	003b      	movs	r3, r7
 8000256:	0018      	movs	r0, r3
 8000258:	2314      	movs	r3, #20
 800025a:	001a      	movs	r2, r3
 800025c:	2100      	movs	r1, #0
 800025e:	f001 fda3 	bl	8001da8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000262:	193b      	adds	r3, r7, r4
 8000264:	2202      	movs	r2, #2
 8000266:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000268:	193b      	adds	r3, r7, r4
 800026a:	2280      	movs	r2, #128	; 0x80
 800026c:	0052      	lsls	r2, r2, #1
 800026e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000270:	193b      	adds	r3, r7, r4
 8000272:	2200      	movs	r2, #0
 8000274:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000276:	193b      	adds	r3, r7, r4
 8000278:	2240      	movs	r2, #64	; 0x40
 800027a:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800027c:	193b      	adds	r3, r7, r4
 800027e:	0018      	movs	r0, r3
 8000280:	f000 fdbc 	bl	8000dfc <HAL_RCC_OscConfig>
 8000284:	1e03      	subs	r3, r0, #0
 8000286:	d001      	beq.n	800028c <SystemClock_Config+0x4e>
  {
    Error_Handler();
 8000288:	f000 f89e 	bl	80003c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800028c:	003b      	movs	r3, r7
 800028e:	2207      	movs	r2, #7
 8000290:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000292:	003b      	movs	r3, r7
 8000294:	2200      	movs	r2, #0
 8000296:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000298:	003b      	movs	r3, r7
 800029a:	2200      	movs	r2, #0
 800029c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800029e:	003b      	movs	r3, r7
 80002a0:	2200      	movs	r2, #0
 80002a2:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80002a4:	003b      	movs	r3, r7
 80002a6:	2200      	movs	r2, #0
 80002a8:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002aa:	003b      	movs	r3, r7
 80002ac:	2101      	movs	r1, #1
 80002ae:	0018      	movs	r0, r3
 80002b0:	f000 ff88 	bl	80011c4 <HAL_RCC_ClockConfig>
 80002b4:	1e03      	subs	r3, r0, #0
 80002b6:	d001      	beq.n	80002bc <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80002b8:	f000 f886 	bl	80003c8 <Error_Handler>
  }
}
 80002bc:	46c0      	nop			; (mov r8, r8)
 80002be:	46bd      	mov	sp, r7
 80002c0:	b00d      	add	sp, #52	; 0x34
 80002c2:	bd90      	pop	{r4, r7, pc}

080002c4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80002c8:	4b1b      	ldr	r3, [pc, #108]	; (8000338 <MX_SPI1_Init+0x74>)
 80002ca:	4a1c      	ldr	r2, [pc, #112]	; (800033c <MX_SPI1_Init+0x78>)
 80002cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80002ce:	4b1a      	ldr	r3, [pc, #104]	; (8000338 <MX_SPI1_Init+0x74>)
 80002d0:	2282      	movs	r2, #130	; 0x82
 80002d2:	0052      	lsls	r2, r2, #1
 80002d4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80002d6:	4b18      	ldr	r3, [pc, #96]	; (8000338 <MX_SPI1_Init+0x74>)
 80002d8:	2200      	movs	r2, #0
 80002da:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80002dc:	4b16      	ldr	r3, [pc, #88]	; (8000338 <MX_SPI1_Init+0x74>)
 80002de:	22e0      	movs	r2, #224	; 0xe0
 80002e0:	00d2      	lsls	r2, r2, #3
 80002e2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80002e4:	4b14      	ldr	r3, [pc, #80]	; (8000338 <MX_SPI1_Init+0x74>)
 80002e6:	2200      	movs	r2, #0
 80002e8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80002ea:	4b13      	ldr	r3, [pc, #76]	; (8000338 <MX_SPI1_Init+0x74>)
 80002ec:	2200      	movs	r2, #0
 80002ee:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80002f0:	4b11      	ldr	r3, [pc, #68]	; (8000338 <MX_SPI1_Init+0x74>)
 80002f2:	2280      	movs	r2, #128	; 0x80
 80002f4:	0092      	lsls	r2, r2, #2
 80002f6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80002f8:	4b0f      	ldr	r3, [pc, #60]	; (8000338 <MX_SPI1_Init+0x74>)
 80002fa:	2228      	movs	r2, #40	; 0x28
 80002fc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_LSB;
 80002fe:	4b0e      	ldr	r3, [pc, #56]	; (8000338 <MX_SPI1_Init+0x74>)
 8000300:	2280      	movs	r2, #128	; 0x80
 8000302:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000304:	4b0c      	ldr	r3, [pc, #48]	; (8000338 <MX_SPI1_Init+0x74>)
 8000306:	2200      	movs	r2, #0
 8000308:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800030a:	4b0b      	ldr	r3, [pc, #44]	; (8000338 <MX_SPI1_Init+0x74>)
 800030c:	2200      	movs	r2, #0
 800030e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000310:	4b09      	ldr	r3, [pc, #36]	; (8000338 <MX_SPI1_Init+0x74>)
 8000312:	2207      	movs	r2, #7
 8000314:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000316:	4b08      	ldr	r3, [pc, #32]	; (8000338 <MX_SPI1_Init+0x74>)
 8000318:	2200      	movs	r2, #0
 800031a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800031c:	4b06      	ldr	r3, [pc, #24]	; (8000338 <MX_SPI1_Init+0x74>)
 800031e:	2200      	movs	r2, #0
 8000320:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000322:	4b05      	ldr	r3, [pc, #20]	; (8000338 <MX_SPI1_Init+0x74>)
 8000324:	0018      	movs	r0, r3
 8000326:	f001 f987 	bl	8001638 <HAL_SPI_Init>
 800032a:	1e03      	subs	r3, r0, #0
 800032c:	d001      	beq.n	8000332 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800032e:	f000 f84b 	bl	80003c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000332:	46c0      	nop			; (mov r8, r8)
 8000334:	46bd      	mov	sp, r7
 8000336:	bd80      	pop	{r7, pc}
 8000338:	2000002c 	.word	0x2000002c
 800033c:	40013000 	.word	0x40013000

08000340 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000340:	b590      	push	{r4, r7, lr}
 8000342:	b089      	sub	sp, #36	; 0x24
 8000344:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000346:	240c      	movs	r4, #12
 8000348:	193b      	adds	r3, r7, r4
 800034a:	0018      	movs	r0, r3
 800034c:	2314      	movs	r3, #20
 800034e:	001a      	movs	r2, r3
 8000350:	2100      	movs	r1, #0
 8000352:	f001 fd29 	bl	8001da8 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000356:	4b1b      	ldr	r3, [pc, #108]	; (80003c4 <MX_GPIO_Init+0x84>)
 8000358:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800035a:	4b1a      	ldr	r3, [pc, #104]	; (80003c4 <MX_GPIO_Init+0x84>)
 800035c:	2104      	movs	r1, #4
 800035e:	430a      	orrs	r2, r1
 8000360:	635a      	str	r2, [r3, #52]	; 0x34
 8000362:	4b18      	ldr	r3, [pc, #96]	; (80003c4 <MX_GPIO_Init+0x84>)
 8000364:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000366:	2204      	movs	r2, #4
 8000368:	4013      	ands	r3, r2
 800036a:	60bb      	str	r3, [r7, #8]
 800036c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800036e:	4b15      	ldr	r3, [pc, #84]	; (80003c4 <MX_GPIO_Init+0x84>)
 8000370:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000372:	4b14      	ldr	r3, [pc, #80]	; (80003c4 <MX_GPIO_Init+0x84>)
 8000374:	2101      	movs	r1, #1
 8000376:	430a      	orrs	r2, r1
 8000378:	635a      	str	r2, [r3, #52]	; 0x34
 800037a:	4b12      	ldr	r3, [pc, #72]	; (80003c4 <MX_GPIO_Init+0x84>)
 800037c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800037e:	2201      	movs	r2, #1
 8000380:	4013      	ands	r3, r2
 8000382:	607b      	str	r3, [r7, #4]
 8000384:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000386:	23a0      	movs	r3, #160	; 0xa0
 8000388:	05db      	lsls	r3, r3, #23
 800038a:	2201      	movs	r2, #1
 800038c:	2110      	movs	r1, #16
 800038e:	0018      	movs	r0, r3
 8000390:	f000 fd16 	bl	8000dc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000394:	0021      	movs	r1, r4
 8000396:	187b      	adds	r3, r7, r1
 8000398:	2210      	movs	r2, #16
 800039a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800039c:	187b      	adds	r3, r7, r1
 800039e:	2201      	movs	r2, #1
 80003a0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003a2:	187b      	adds	r3, r7, r1
 80003a4:	2200      	movs	r2, #0
 80003a6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003a8:	187b      	adds	r3, r7, r1
 80003aa:	2202      	movs	r2, #2
 80003ac:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003ae:	187a      	adds	r2, r7, r1
 80003b0:	23a0      	movs	r3, #160	; 0xa0
 80003b2:	05db      	lsls	r3, r3, #23
 80003b4:	0011      	movs	r1, r2
 80003b6:	0018      	movs	r0, r3
 80003b8:	f000 fb98 	bl	8000aec <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80003bc:	46c0      	nop			; (mov r8, r8)
 80003be:	46bd      	mov	sp, r7
 80003c0:	b009      	add	sp, #36	; 0x24
 80003c2:	bd90      	pop	{r4, r7, pc}
 80003c4:	40021000 	.word	0x40021000

080003c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003cc:	b672      	cpsid	i
}
 80003ce:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003d0:	e7fe      	b.n	80003d0 <Error_Handler+0x8>
	...

080003d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b082      	sub	sp, #8
 80003d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003da:	4b0f      	ldr	r3, [pc, #60]	; (8000418 <HAL_MspInit+0x44>)
 80003dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80003de:	4b0e      	ldr	r3, [pc, #56]	; (8000418 <HAL_MspInit+0x44>)
 80003e0:	2101      	movs	r1, #1
 80003e2:	430a      	orrs	r2, r1
 80003e4:	641a      	str	r2, [r3, #64]	; 0x40
 80003e6:	4b0c      	ldr	r3, [pc, #48]	; (8000418 <HAL_MspInit+0x44>)
 80003e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80003ea:	2201      	movs	r2, #1
 80003ec:	4013      	ands	r3, r2
 80003ee:	607b      	str	r3, [r7, #4]
 80003f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003f2:	4b09      	ldr	r3, [pc, #36]	; (8000418 <HAL_MspInit+0x44>)
 80003f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80003f6:	4b08      	ldr	r3, [pc, #32]	; (8000418 <HAL_MspInit+0x44>)
 80003f8:	2180      	movs	r1, #128	; 0x80
 80003fa:	0549      	lsls	r1, r1, #21
 80003fc:	430a      	orrs	r2, r1
 80003fe:	63da      	str	r2, [r3, #60]	; 0x3c
 8000400:	4b05      	ldr	r3, [pc, #20]	; (8000418 <HAL_MspInit+0x44>)
 8000402:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000404:	2380      	movs	r3, #128	; 0x80
 8000406:	055b      	lsls	r3, r3, #21
 8000408:	4013      	ands	r3, r2
 800040a:	603b      	str	r3, [r7, #0]
 800040c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800040e:	46c0      	nop			; (mov r8, r8)
 8000410:	46bd      	mov	sp, r7
 8000412:	b002      	add	sp, #8
 8000414:	bd80      	pop	{r7, pc}
 8000416:	46c0      	nop			; (mov r8, r8)
 8000418:	40021000 	.word	0x40021000

0800041c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800041c:	b590      	push	{r4, r7, lr}
 800041e:	b091      	sub	sp, #68	; 0x44
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000424:	232c      	movs	r3, #44	; 0x2c
 8000426:	18fb      	adds	r3, r7, r3
 8000428:	0018      	movs	r0, r3
 800042a:	2314      	movs	r3, #20
 800042c:	001a      	movs	r2, r3
 800042e:	2100      	movs	r1, #0
 8000430:	f001 fcba 	bl	8001da8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000434:	2410      	movs	r4, #16
 8000436:	193b      	adds	r3, r7, r4
 8000438:	0018      	movs	r0, r3
 800043a:	231c      	movs	r3, #28
 800043c:	001a      	movs	r2, r3
 800043e:	2100      	movs	r1, #0
 8000440:	f001 fcb2 	bl	8001da8 <memset>
  if(hspi->Instance==SPI1)
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	4a23      	ldr	r2, [pc, #140]	; (80004d8 <HAL_SPI_MspInit+0xbc>)
 800044a:	4293      	cmp	r3, r2
 800044c:	d13f      	bne.n	80004ce <HAL_SPI_MspInit+0xb2>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S1;
 800044e:	193b      	adds	r3, r7, r4
 8000450:	2280      	movs	r2, #128	; 0x80
 8000452:	0112      	lsls	r2, r2, #4
 8000454:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2s1ClockSelection = RCC_I2S1CLKSOURCE_SYSCLK;
 8000456:	193b      	adds	r3, r7, r4
 8000458:	2200      	movs	r2, #0
 800045a:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800045c:	193b      	adds	r3, r7, r4
 800045e:	0018      	movs	r0, r3
 8000460:	f000 fffc 	bl	800145c <HAL_RCCEx_PeriphCLKConfig>
 8000464:	1e03      	subs	r3, r0, #0
 8000466:	d001      	beq.n	800046c <HAL_SPI_MspInit+0x50>
    {
      Error_Handler();
 8000468:	f7ff ffae 	bl	80003c8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800046c:	4b1b      	ldr	r3, [pc, #108]	; (80004dc <HAL_SPI_MspInit+0xc0>)
 800046e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000470:	4b1a      	ldr	r3, [pc, #104]	; (80004dc <HAL_SPI_MspInit+0xc0>)
 8000472:	2180      	movs	r1, #128	; 0x80
 8000474:	0149      	lsls	r1, r1, #5
 8000476:	430a      	orrs	r2, r1
 8000478:	641a      	str	r2, [r3, #64]	; 0x40
 800047a:	4b18      	ldr	r3, [pc, #96]	; (80004dc <HAL_SPI_MspInit+0xc0>)
 800047c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800047e:	2380      	movs	r3, #128	; 0x80
 8000480:	015b      	lsls	r3, r3, #5
 8000482:	4013      	ands	r3, r2
 8000484:	60fb      	str	r3, [r7, #12]
 8000486:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000488:	4b14      	ldr	r3, [pc, #80]	; (80004dc <HAL_SPI_MspInit+0xc0>)
 800048a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800048c:	4b13      	ldr	r3, [pc, #76]	; (80004dc <HAL_SPI_MspInit+0xc0>)
 800048e:	2101      	movs	r1, #1
 8000490:	430a      	orrs	r2, r1
 8000492:	635a      	str	r2, [r3, #52]	; 0x34
 8000494:	4b11      	ldr	r3, [pc, #68]	; (80004dc <HAL_SPI_MspInit+0xc0>)
 8000496:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000498:	2201      	movs	r2, #1
 800049a:	4013      	ands	r3, r2
 800049c:	60bb      	str	r3, [r7, #8]
 800049e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA2     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80004a0:	212c      	movs	r1, #44	; 0x2c
 80004a2:	187b      	adds	r3, r7, r1
 80004a4:	2206      	movs	r2, #6
 80004a6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004a8:	187b      	adds	r3, r7, r1
 80004aa:	2202      	movs	r2, #2
 80004ac:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ae:	187b      	adds	r3, r7, r1
 80004b0:	2200      	movs	r2, #0
 80004b2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004b4:	187b      	adds	r3, r7, r1
 80004b6:	2200      	movs	r2, #0
 80004b8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80004ba:	187b      	adds	r3, r7, r1
 80004bc:	2200      	movs	r2, #0
 80004be:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004c0:	187a      	adds	r2, r7, r1
 80004c2:	23a0      	movs	r3, #160	; 0xa0
 80004c4:	05db      	lsls	r3, r3, #23
 80004c6:	0011      	movs	r1, r2
 80004c8:	0018      	movs	r0, r3
 80004ca:	f000 fb0f 	bl	8000aec <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80004ce:	46c0      	nop			; (mov r8, r8)
 80004d0:	46bd      	mov	sp, r7
 80004d2:	b011      	add	sp, #68	; 0x44
 80004d4:	bd90      	pop	{r4, r7, pc}
 80004d6:	46c0      	nop			; (mov r8, r8)
 80004d8:	40013000 	.word	0x40013000
 80004dc:	40021000 	.word	0x40021000

080004e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80004e4:	e7fe      	b.n	80004e4 <NMI_Handler+0x4>

080004e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004e6:	b580      	push	{r7, lr}
 80004e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004ea:	e7fe      	b.n	80004ea <HardFault_Handler+0x4>

080004ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80004f0:	46c0      	nop			; (mov r8, r8)
 80004f2:	46bd      	mov	sp, r7
 80004f4:	bd80      	pop	{r7, pc}

080004f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004f6:	b580      	push	{r7, lr}
 80004f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004fa:	46c0      	nop			; (mov r8, r8)
 80004fc:	46bd      	mov	sp, r7
 80004fe:	bd80      	pop	{r7, pc}

08000500 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000504:	f000 fa22 	bl	800094c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000508:	46c0      	nop			; (mov r8, r8)
 800050a:	46bd      	mov	sp, r7
 800050c:	bd80      	pop	{r7, pc}
	...

08000510 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000514:	4b03      	ldr	r3, [pc, #12]	; (8000524 <SystemInit+0x14>)
 8000516:	2280      	movs	r2, #128	; 0x80
 8000518:	0512      	lsls	r2, r2, #20
 800051a:	609a      	str	r2, [r3, #8]
#endif
}
 800051c:	46c0      	nop			; (mov r8, r8)
 800051e:	46bd      	mov	sp, r7
 8000520:	bd80      	pop	{r7, pc}
 8000522:	46c0      	nop			; (mov r8, r8)
 8000524:	e000ed00 	.word	0xe000ed00

08000528 <TA_STB>:

// SPI handle المُنشأ من CubeMX (عدّل لو تستخدم SPI ثاني)
extern SPI_HandleTypeDef hspi1;

// ===== Low-level =====
static inline void TA_STB(int v){
 8000528:	b580      	push	{r7, lr}
 800052a:	b082      	sub	sp, #8
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(TA_STB_PORT, TA_STB_PIN, v ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	1e5a      	subs	r2, r3, #1
 8000534:	4193      	sbcs	r3, r2
 8000536:	b2db      	uxtb	r3, r3
 8000538:	001a      	movs	r2, r3
 800053a:	23a0      	movs	r3, #160	; 0xa0
 800053c:	05db      	lsls	r3, r3, #23
 800053e:	2110      	movs	r1, #16
 8000540:	0018      	movs	r0, r3
 8000542:	f000 fc3d 	bl	8000dc0 <HAL_GPIO_WritePin>
}
 8000546:	46c0      	nop			; (mov r8, r8)
 8000548:	46bd      	mov	sp, r7
 800054a:	b002      	add	sp, #8
 800054c:	bd80      	pop	{r7, pc}
	...

08000550 <TA_sendByte>:

static HAL_StatusTypeDef TA_sendByte(uint8_t b){
 8000550:	b580      	push	{r7, lr}
 8000552:	b082      	sub	sp, #8
 8000554:	af00      	add	r7, sp, #0
 8000556:	0002      	movs	r2, r0
 8000558:	1dfb      	adds	r3, r7, #7
 800055a:	701a      	strb	r2, [r3, #0]
  return HAL_SPI_Transmit(&hspi1, &b, 1, 10);
 800055c:	1df9      	adds	r1, r7, #7
 800055e:	4805      	ldr	r0, [pc, #20]	; (8000574 <TA_sendByte+0x24>)
 8000560:	230a      	movs	r3, #10
 8000562:	2201      	movs	r2, #1
 8000564:	f001 f920 	bl	80017a8 <HAL_SPI_Transmit>
 8000568:	0003      	movs	r3, r0
}
 800056a:	0018      	movs	r0, r3
 800056c:	46bd      	mov	sp, r7
 800056e:	b002      	add	sp, #8
 8000570:	bd80      	pop	{r7, pc}
 8000572:	46c0      	nop			; (mov r8, r8)
 8000574:	2000002c 	.word	0x2000002c

08000578 <TA_cmd>:

static void TA_cmd(uint8_t cmd){
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
 800057e:	0002      	movs	r2, r0
 8000580:	1dfb      	adds	r3, r7, #7
 8000582:	701a      	strb	r2, [r3, #0]
  TA_STB(0);
 8000584:	2000      	movs	r0, #0
 8000586:	f7ff ffcf 	bl	8000528 <TA_STB>
  TA_sendByte(cmd);
 800058a:	1dfb      	adds	r3, r7, #7
 800058c:	781b      	ldrb	r3, [r3, #0]
 800058e:	0018      	movs	r0, r3
 8000590:	f7ff ffde 	bl	8000550 <TA_sendByte>
  TA_STB(1);
 8000594:	2001      	movs	r0, #1
 8000596:	f7ff ffc7 	bl	8000528 <TA_STB>
}
 800059a:	46c0      	nop			; (mov r8, r8)
 800059c:	46bd      	mov	sp, r7
 800059e:	b002      	add	sp, #8
 80005a0:	bd80      	pop	{r7, pc}

080005a2 <TA_writeSeq>:

static void TA_writeSeq(uint8_t startAddr, const uint8_t *data, uint8_t len){
 80005a2:	b590      	push	{r4, r7, lr}
 80005a4:	b085      	sub	sp, #20
 80005a6:	af00      	add	r7, sp, #0
 80005a8:	6039      	str	r1, [r7, #0]
 80005aa:	0011      	movs	r1, r2
 80005ac:	1dfb      	adds	r3, r7, #7
 80005ae:	1c02      	adds	r2, r0, #0
 80005b0:	701a      	strb	r2, [r3, #0]
 80005b2:	1dbb      	adds	r3, r7, #6
 80005b4:	1c0a      	adds	r2, r1, #0
 80005b6:	701a      	strb	r2, [r3, #0]
  TA_cmd(0x40); // Data set: write, auto-increment
 80005b8:	2040      	movs	r0, #64	; 0x40
 80005ba:	f7ff ffdd 	bl	8000578 <TA_cmd>
  TA_STB(0);
 80005be:	2000      	movs	r0, #0
 80005c0:	f7ff ffb2 	bl	8000528 <TA_STB>
  uint8_t a = 0xC0 | (startAddr & 0x0F);
 80005c4:	1dfb      	adds	r3, r7, #7
 80005c6:	781b      	ldrb	r3, [r3, #0]
 80005c8:	b25b      	sxtb	r3, r3
 80005ca:	220f      	movs	r2, #15
 80005cc:	4013      	ands	r3, r2
 80005ce:	b25b      	sxtb	r3, r3
 80005d0:	2240      	movs	r2, #64	; 0x40
 80005d2:	4252      	negs	r2, r2
 80005d4:	4313      	orrs	r3, r2
 80005d6:	b25a      	sxtb	r2, r3
 80005d8:	210e      	movs	r1, #14
 80005da:	187b      	adds	r3, r7, r1
 80005dc:	701a      	strb	r2, [r3, #0]
  TA_sendByte(a);
 80005de:	187b      	adds	r3, r7, r1
 80005e0:	781b      	ldrb	r3, [r3, #0]
 80005e2:	0018      	movs	r0, r3
 80005e4:	f7ff ffb4 	bl	8000550 <TA_sendByte>
  for(uint8_t i=0;i<len && i<16;i++) TA_sendByte(data[i]);
 80005e8:	230f      	movs	r3, #15
 80005ea:	18fb      	adds	r3, r7, r3
 80005ec:	2200      	movs	r2, #0
 80005ee:	701a      	strb	r2, [r3, #0]
 80005f0:	e00d      	b.n	800060e <TA_writeSeq+0x6c>
 80005f2:	240f      	movs	r4, #15
 80005f4:	193b      	adds	r3, r7, r4
 80005f6:	781b      	ldrb	r3, [r3, #0]
 80005f8:	683a      	ldr	r2, [r7, #0]
 80005fa:	18d3      	adds	r3, r2, r3
 80005fc:	781b      	ldrb	r3, [r3, #0]
 80005fe:	0018      	movs	r0, r3
 8000600:	f7ff ffa6 	bl	8000550 <TA_sendByte>
 8000604:	193b      	adds	r3, r7, r4
 8000606:	781a      	ldrb	r2, [r3, #0]
 8000608:	193b      	adds	r3, r7, r4
 800060a:	3201      	adds	r2, #1
 800060c:	701a      	strb	r2, [r3, #0]
 800060e:	210f      	movs	r1, #15
 8000610:	187a      	adds	r2, r7, r1
 8000612:	1dbb      	adds	r3, r7, #6
 8000614:	7812      	ldrb	r2, [r2, #0]
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	429a      	cmp	r2, r3
 800061a:	d203      	bcs.n	8000624 <TA_writeSeq+0x82>
 800061c:	187b      	adds	r3, r7, r1
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	2b0f      	cmp	r3, #15
 8000622:	d9e6      	bls.n	80005f2 <TA_writeSeq+0x50>
  TA_STB(1);
 8000624:	2001      	movs	r0, #1
 8000626:	f7ff ff7f 	bl	8000528 <TA_STB>
}
 800062a:	46c0      	nop			; (mov r8, r8)
 800062c:	46bd      	mov	sp, r7
 800062e:	b005      	add	sp, #20
 8000630:	bd90      	pop	{r4, r7, pc}
	...

08000634 <font_init>:

// ===== Font table (Common-Cathode; bit7 للـ dp خارجياً) =====
static uint8_t font7seg[128];   // ASCII -> 7-seg pattern (bit7 for dp)
static void font_init(void);

static void font_init(void){
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
  // digits '0'..'9' (حسب خريطتك CC)
  font7seg['0'] = 0x3F;
 8000638:	4b56      	ldr	r3, [pc, #344]	; (8000794 <font_init+0x160>)
 800063a:	2230      	movs	r2, #48	; 0x30
 800063c:	213f      	movs	r1, #63	; 0x3f
 800063e:	5499      	strb	r1, [r3, r2]
  font7seg['1'] = 0x21;
 8000640:	4b54      	ldr	r3, [pc, #336]	; (8000794 <font_init+0x160>)
 8000642:	2231      	movs	r2, #49	; 0x31
 8000644:	2121      	movs	r1, #33	; 0x21
 8000646:	5499      	strb	r1, [r3, r2]
  font7seg['2'] = 0x5D;
 8000648:	4b52      	ldr	r3, [pc, #328]	; (8000794 <font_init+0x160>)
 800064a:	2232      	movs	r2, #50	; 0x32
 800064c:	215d      	movs	r1, #93	; 0x5d
 800064e:	5499      	strb	r1, [r3, r2]
  font7seg['3'] = 0x75;
 8000650:	4b50      	ldr	r3, [pc, #320]	; (8000794 <font_init+0x160>)
 8000652:	2233      	movs	r2, #51	; 0x33
 8000654:	2175      	movs	r1, #117	; 0x75
 8000656:	5499      	strb	r1, [r3, r2]
  font7seg['4'] = 0x63;
 8000658:	4b4e      	ldr	r3, [pc, #312]	; (8000794 <font_init+0x160>)
 800065a:	2234      	movs	r2, #52	; 0x34
 800065c:	2163      	movs	r1, #99	; 0x63
 800065e:	5499      	strb	r1, [r3, r2]
  font7seg['5'] = 0x76;
 8000660:	4b4c      	ldr	r3, [pc, #304]	; (8000794 <font_init+0x160>)
 8000662:	2235      	movs	r2, #53	; 0x35
 8000664:	2176      	movs	r1, #118	; 0x76
 8000666:	5499      	strb	r1, [r3, r2]
  font7seg['6'] = 0x7E;
 8000668:	4b4a      	ldr	r3, [pc, #296]	; (8000794 <font_init+0x160>)
 800066a:	2236      	movs	r2, #54	; 0x36
 800066c:	217e      	movs	r1, #126	; 0x7e
 800066e:	5499      	strb	r1, [r3, r2]
  font7seg['7'] = 0x25;
 8000670:	4b48      	ldr	r3, [pc, #288]	; (8000794 <font_init+0x160>)
 8000672:	2237      	movs	r2, #55	; 0x37
 8000674:	2125      	movs	r1, #37	; 0x25
 8000676:	5499      	strb	r1, [r3, r2]
  font7seg['8'] = 0x7F;
 8000678:	4b46      	ldr	r3, [pc, #280]	; (8000794 <font_init+0x160>)
 800067a:	2238      	movs	r2, #56	; 0x38
 800067c:	217f      	movs	r1, #127	; 0x7f
 800067e:	5499      	strb	r1, [r3, r2]
  font7seg['9'] = 0x77;
 8000680:	4b44      	ldr	r3, [pc, #272]	; (8000794 <font_init+0x160>)
 8000682:	2239      	movs	r2, #57	; 0x39
 8000684:	2177      	movs	r1, #119	; 0x77
 8000686:	5499      	strb	r1, [r3, r2]

  // رموز شائعة
  font7seg[' '] = 0x00; // فراغ
 8000688:	4b42      	ldr	r3, [pc, #264]	; (8000794 <font_init+0x160>)
 800068a:	2220      	movs	r2, #32
 800068c:	2100      	movs	r1, #0
 800068e:	5499      	strb	r1, [r3, r2]
  font7seg['-'] = 0x40; // شرطة (g فقط)
 8000690:	4b40      	ldr	r3, [pc, #256]	; (8000794 <font_init+0x160>)
 8000692:	222d      	movs	r2, #45	; 0x2d
 8000694:	2140      	movs	r1, #64	; 0x40
 8000696:	5499      	strb	r1, [r3, r2]
  font7seg['_'] = 0x10; // underscore (d)
 8000698:	4b3e      	ldr	r3, [pc, #248]	; (8000794 <font_init+0x160>)
 800069a:	225f      	movs	r2, #95	; 0x5f
 800069c:	2110      	movs	r1, #16
 800069e:	5499      	strb	r1, [r3, r2]

  // حروف تقريبية (عدلها لاحقاً بـ setGlyph لو حبيت)
  font7seg['A'] = font7seg['a'] = 0x6F; // a+b+c+e+f+g
 80006a0:	4b3c      	ldr	r3, [pc, #240]	; (8000794 <font_init+0x160>)
 80006a2:	2261      	movs	r2, #97	; 0x61
 80006a4:	216f      	movs	r1, #111	; 0x6f
 80006a6:	5499      	strb	r1, [r3, r2]
 80006a8:	4b3a      	ldr	r3, [pc, #232]	; (8000794 <font_init+0x160>)
 80006aa:	2261      	movs	r2, #97	; 0x61
 80006ac:	5c99      	ldrb	r1, [r3, r2]
 80006ae:	4b39      	ldr	r3, [pc, #228]	; (8000794 <font_init+0x160>)
 80006b0:	2241      	movs	r2, #65	; 0x41
 80006b2:	5499      	strb	r1, [r3, r2]
  font7seg['b'] = 0x7C;                // c+d+e+f+g
 80006b4:	4b37      	ldr	r3, [pc, #220]	; (8000794 <font_init+0x160>)
 80006b6:	2262      	movs	r2, #98	; 0x62
 80006b8:	217c      	movs	r1, #124	; 0x7c
 80006ba:	5499      	strb	r1, [r3, r2]
  font7seg['C'] = 0x5A;                // a+d+e+f
 80006bc:	4b35      	ldr	r3, [pc, #212]	; (8000794 <font_init+0x160>)
 80006be:	2243      	movs	r2, #67	; 0x43
 80006c0:	215a      	movs	r1, #90	; 0x5a
 80006c2:	5499      	strb	r1, [r3, r2]
  font7seg['c'] = 0x58;                // d+e+g
 80006c4:	4b33      	ldr	r3, [pc, #204]	; (8000794 <font_init+0x160>)
 80006c6:	2263      	movs	r2, #99	; 0x63
 80006c8:	2158      	movs	r1, #88	; 0x58
 80006ca:	5499      	strb	r1, [r3, r2]
  font7seg['d'] = 0x75;                // b+c+d+e+g
 80006cc:	4b31      	ldr	r3, [pc, #196]	; (8000794 <font_init+0x160>)
 80006ce:	2264      	movs	r2, #100	; 0x64
 80006d0:	2175      	movs	r1, #117	; 0x75
 80006d2:	5499      	strb	r1, [r3, r2]
  font7seg['E'] = 0x5E;                // a+d+e+f+g
 80006d4:	4b2f      	ldr	r3, [pc, #188]	; (8000794 <font_init+0x160>)
 80006d6:	2245      	movs	r2, #69	; 0x45
 80006d8:	215e      	movs	r1, #94	; 0x5e
 80006da:	5499      	strb	r1, [r3, r2]
  font7seg['F'] = 0x4E;                // a+e+f+g
 80006dc:	4b2d      	ldr	r3, [pc, #180]	; (8000794 <font_init+0x160>)
 80006de:	2246      	movs	r2, #70	; 0x46
 80006e0:	214e      	movs	r1, #78	; 0x4e
 80006e2:	5499      	strb	r1, [r3, r2]
  font7seg['G'] = 0x7A;                // approx
 80006e4:	4b2b      	ldr	r3, [pc, #172]	; (8000794 <font_init+0x160>)
 80006e6:	2247      	movs	r2, #71	; 0x47
 80006e8:	217a      	movs	r1, #122	; 0x7a
 80006ea:	5499      	strb	r1, [r3, r2]
  font7seg['H'] = 0x6C;                // b+c+e+f+g
 80006ec:	4b29      	ldr	r3, [pc, #164]	; (8000794 <font_init+0x160>)
 80006ee:	2248      	movs	r2, #72	; 0x48
 80006f0:	216c      	movs	r1, #108	; 0x6c
 80006f2:	5499      	strb	r1, [r3, r2]
  font7seg['I'] = 0x24;                // b+c (approx)
 80006f4:	4b27      	ldr	r3, [pc, #156]	; (8000794 <font_init+0x160>)
 80006f6:	2249      	movs	r2, #73	; 0x49
 80006f8:	2124      	movs	r1, #36	; 0x24
 80006fa:	5499      	strb	r1, [r3, r2]
  font7seg['J'] = 0x31;                // b+c+d (approx)
 80006fc:	4b25      	ldr	r3, [pc, #148]	; (8000794 <font_init+0x160>)
 80006fe:	224a      	movs	r2, #74	; 0x4a
 8000700:	2131      	movs	r1, #49	; 0x31
 8000702:	5499      	strb	r1, [r3, r2]
  font7seg['K'] = 0x6C;                // ≈ H
 8000704:	4b23      	ldr	r3, [pc, #140]	; (8000794 <font_init+0x160>)
 8000706:	224b      	movs	r2, #75	; 0x4b
 8000708:	216c      	movs	r1, #108	; 0x6c
 800070a:	5499      	strb	r1, [r3, r2]
  font7seg['L'] = 0x1A;                // d+e+f
 800070c:	4b21      	ldr	r3, [pc, #132]	; (8000794 <font_init+0x160>)
 800070e:	224c      	movs	r2, #76	; 0x4c
 8000710:	211a      	movs	r1, #26
 8000712:	5499      	strb	r1, [r3, r2]
  font7seg['M'] = 0x2D;                // approx
 8000714:	4b1f      	ldr	r3, [pc, #124]	; (8000794 <font_init+0x160>)
 8000716:	224d      	movs	r2, #77	; 0x4d
 8000718:	212d      	movs	r1, #45	; 0x2d
 800071a:	5499      	strb	r1, [r3, r2]
  font7seg['N'] = 0x2C;                // ≈ n
 800071c:	4b1d      	ldr	r3, [pc, #116]	; (8000794 <font_init+0x160>)
 800071e:	224e      	movs	r2, #78	; 0x4e
 8000720:	212c      	movs	r1, #44	; 0x2c
 8000722:	5499      	strb	r1, [r3, r2]
  font7seg['n'] = 0x68;                // c+e+g
 8000724:	4b1b      	ldr	r3, [pc, #108]	; (8000794 <font_init+0x160>)
 8000726:	226e      	movs	r2, #110	; 0x6e
 8000728:	2168      	movs	r1, #104	; 0x68
 800072a:	5499      	strb	r1, [r3, r2]
  font7seg['o'] = 0x78;                // c+d+e+g
 800072c:	4b19      	ldr	r3, [pc, #100]	; (8000794 <font_init+0x160>)
 800072e:	226f      	movs	r2, #111	; 0x6f
 8000730:	2178      	movs	r1, #120	; 0x78
 8000732:	5499      	strb	r1, [r3, r2]
  font7seg['P'] = 0x67;                // a+b+e+f+g
 8000734:	4b17      	ldr	r3, [pc, #92]	; (8000794 <font_init+0x160>)
 8000736:	2250      	movs	r2, #80	; 0x50
 8000738:	2167      	movs	r1, #103	; 0x67
 800073a:	5499      	strb	r1, [r3, r2]
  font7seg['Q'] = 0x73;                // a+b+c+f+g (approx)
 800073c:	4b15      	ldr	r3, [pc, #84]	; (8000794 <font_init+0x160>)
 800073e:	2251      	movs	r2, #81	; 0x51
 8000740:	2173      	movs	r1, #115	; 0x73
 8000742:	5499      	strb	r1, [r3, r2]
  font7seg['r'] = 0x48;                // e+g
 8000744:	4b13      	ldr	r3, [pc, #76]	; (8000794 <font_init+0x160>)
 8000746:	2272      	movs	r2, #114	; 0x72
 8000748:	2148      	movs	r1, #72	; 0x48
 800074a:	5499      	strb	r1, [r3, r2]
  font7seg['S'] = 0x76;                // ≈ '5'
 800074c:	4b11      	ldr	r3, [pc, #68]	; (8000794 <font_init+0x160>)
 800074e:	2253      	movs	r2, #83	; 0x53
 8000750:	2176      	movs	r1, #118	; 0x76
 8000752:	5499      	strb	r1, [r3, r2]
  font7seg['t'] = 0x5E & ~0x20;        // a+d+e+f
 8000754:	4b0f      	ldr	r3, [pc, #60]	; (8000794 <font_init+0x160>)
 8000756:	2274      	movs	r2, #116	; 0x74
 8000758:	215e      	movs	r1, #94	; 0x5e
 800075a:	5499      	strb	r1, [r3, r2]
  font7seg['U'] = 0x3A;                // b+c+d+e+f
 800075c:	4b0d      	ldr	r3, [pc, #52]	; (8000794 <font_init+0x160>)
 800075e:	2255      	movs	r2, #85	; 0x55
 8000760:	213a      	movs	r1, #58	; 0x3a
 8000762:	5499      	strb	r1, [r3, r2]
  font7seg['V'] = 0x3A;                // ≈ U
 8000764:	4b0b      	ldr	r3, [pc, #44]	; (8000794 <font_init+0x160>)
 8000766:	2256      	movs	r2, #86	; 0x56
 8000768:	213a      	movs	r1, #58	; 0x3a
 800076a:	5499      	strb	r1, [r3, r2]
  font7seg['W'] = 0x3D;                // approx
 800076c:	4b09      	ldr	r3, [pc, #36]	; (8000794 <font_init+0x160>)
 800076e:	2257      	movs	r2, #87	; 0x57
 8000770:	213d      	movs	r1, #61	; 0x3d
 8000772:	5499      	strb	r1, [r3, r2]
  font7seg['X'] = 0x6C;                // ≈ H
 8000774:	4b07      	ldr	r3, [pc, #28]	; (8000794 <font_init+0x160>)
 8000776:	2258      	movs	r2, #88	; 0x58
 8000778:	216c      	movs	r1, #108	; 0x6c
 800077a:	5499      	strb	r1, [r3, r2]
  font7seg['Y'] = 0x73;                // a+b+c+f+g (approx)
 800077c:	4b05      	ldr	r3, [pc, #20]	; (8000794 <font_init+0x160>)
 800077e:	2259      	movs	r2, #89	; 0x59
 8000780:	2173      	movs	r1, #115	; 0x73
 8000782:	5499      	strb	r1, [r3, r2]
  font7seg['Z'] = 0x5B;                // a+b+d+e+g (approx)
 8000784:	4b03      	ldr	r3, [pc, #12]	; (8000794 <font_init+0x160>)
 8000786:	225a      	movs	r2, #90	; 0x5a
 8000788:	215b      	movs	r1, #91	; 0x5b
 800078a:	5499      	strb	r1, [r3, r2]
}
 800078c:	46c0      	nop			; (mov r8, r8)
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	46c0      	nop			; (mov r8, r8)
 8000794:	20000090 	.word	0x20000090

08000798 <TA6932_DisplayOn>:
void TA6932_SetBrightness(uint8_t level){  // 0..7
  if(level > 7) level = 7;
  s_brightness = level;
  TA_cmd(0x88 | (s_brightness & 0x07));  // Display ON + brightness
}
void TA6932_DisplayOn(void){
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
  // تشغيل مع الحفاظ على آخر سطوع
  TA_cmd(0x88 | (s_brightness & 0x07));
 800079c:	4b08      	ldr	r3, [pc, #32]	; (80007c0 <TA6932_DisplayOn+0x28>)
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	b25b      	sxtb	r3, r3
 80007a2:	2207      	movs	r2, #7
 80007a4:	4013      	ands	r3, r2
 80007a6:	b25b      	sxtb	r3, r3
 80007a8:	2278      	movs	r2, #120	; 0x78
 80007aa:	4252      	negs	r2, r2
 80007ac:	4313      	orrs	r3, r2
 80007ae:	b25b      	sxtb	r3, r3
 80007b0:	b2db      	uxtb	r3, r3
 80007b2:	0018      	movs	r0, r3
 80007b4:	f7ff fee0 	bl	8000578 <TA_cmd>
}
 80007b8:	46c0      	nop			; (mov r8, r8)
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	46c0      	nop			; (mov r8, r8)
 80007c0:	20000004 	.word	0x20000004

080007c4 <TA6932_Init>:
  g_buf[8]=b8;  g_buf[9]=b9;  g_buf[10]=b10; g_buf[11]=b11;
  g_buf[12]=b12; g_buf[13]=b13; g_buf[14]=b14; g_buf[15]=b15;
}

// ===== Public API =====
void TA6932_Init(void){
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  TA_STB(1);                 // STB idle HIGH
 80007c8:	2001      	movs	r0, #1
 80007ca:	f7ff fead 	bl	8000528 <TA_STB>
  font_init();               // تهيئة الفونت
 80007ce:	f7ff ff31 	bl	8000634 <font_init>
  s_brightness = 7;
 80007d2:	4b04      	ldr	r3, [pc, #16]	; (80007e4 <TA6932_Init+0x20>)
 80007d4:	2207      	movs	r2, #7
 80007d6:	701a      	strb	r2, [r3, #0]
  TA6932_DisplayOn();        // تشغيل على سطوع 7
 80007d8:	f7ff ffde 	bl	8000798 <TA6932_DisplayOn>
}
 80007dc:	46c0      	nop			; (mov r8, r8)
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	46c0      	nop			; (mov r8, r8)
 80007e4:	20000004 	.word	0x20000004

080007e8 <TA6932_WriteAll>:

void TA6932_WriteAll(void){
 80007e8:	b580      	push	{r7, lr}
 80007ea:	af00      	add	r7, sp, #0
  TA_writeSeq(0x00, g_buf, 16);
 80007ec:	4b04      	ldr	r3, [pc, #16]	; (8000800 <TA6932_WriteAll+0x18>)
 80007ee:	2210      	movs	r2, #16
 80007f0:	0019      	movs	r1, r3
 80007f2:	2000      	movs	r0, #0
 80007f4:	f7ff fed5 	bl	80005a2 <TA_writeSeq>
}
 80007f8:	46c0      	nop			; (mov r8, r8)
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	46c0      	nop			; (mov r8, r8)
 8000800:	20000110 	.word	0x20000110

08000804 <TA6932_Clear>:

void TA6932_Clear(void){
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
  for (int i=0;i<16;i++) g_buf[i] = 0x00;
 800080a:	2300      	movs	r3, #0
 800080c:	607b      	str	r3, [r7, #4]
 800080e:	e007      	b.n	8000820 <TA6932_Clear+0x1c>
 8000810:	4a08      	ldr	r2, [pc, #32]	; (8000834 <TA6932_Clear+0x30>)
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	18d3      	adds	r3, r2, r3
 8000816:	2200      	movs	r2, #0
 8000818:	701a      	strb	r2, [r3, #0]
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	3301      	adds	r3, #1
 800081e:	607b      	str	r3, [r7, #4]
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	2b0f      	cmp	r3, #15
 8000824:	ddf4      	ble.n	8000810 <TA6932_Clear+0xc>
  TA6932_WriteAll();
 8000826:	f7ff ffdf 	bl	80007e8 <TA6932_WriteAll>
}
 800082a:	46c0      	nop			; (mov r8, r8)
 800082c:	46bd      	mov	sp, r7
 800082e:	b002      	add	sp, #8
 8000830:	bd80      	pop	{r7, pc}
 8000832:	46c0      	nop			; (mov r8, r8)
 8000834:	20000110 	.word	0x20000110

08000838 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000838:	480d      	ldr	r0, [pc, #52]	; (8000870 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800083a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800083c:	f7ff fe68 	bl	8000510 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000840:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000842:	e003      	b.n	800084c <LoopCopyDataInit>

08000844 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000844:	4b0b      	ldr	r3, [pc, #44]	; (8000874 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8000846:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000848:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800084a:	3104      	adds	r1, #4

0800084c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800084c:	480a      	ldr	r0, [pc, #40]	; (8000878 <LoopForever+0xa>)
  ldr r3, =_edata
 800084e:	4b0b      	ldr	r3, [pc, #44]	; (800087c <LoopForever+0xe>)
  adds r2, r0, r1
 8000850:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000852:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000854:	d3f6      	bcc.n	8000844 <CopyDataInit>
  ldr r2, =_sbss
 8000856:	4a0a      	ldr	r2, [pc, #40]	; (8000880 <LoopForever+0x12>)
  b LoopFillZerobss
 8000858:	e002      	b.n	8000860 <LoopFillZerobss>

0800085a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800085a:	2300      	movs	r3, #0
  str  r3, [r2]
 800085c:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800085e:	3204      	adds	r2, #4

08000860 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000860:	4b08      	ldr	r3, [pc, #32]	; (8000884 <LoopForever+0x16>)
  cmp r2, r3
 8000862:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000864:	d3f9      	bcc.n	800085a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000866:	f001 faa7 	bl	8001db8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800086a:	f7ff fcd9 	bl	8000220 <main>

0800086e <LoopForever>:

LoopForever:
    b LoopForever
 800086e:	e7fe      	b.n	800086e <LoopForever>
  ldr   r0, =_estack
 8000870:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 8000874:	08001e60 	.word	0x08001e60
  ldr r0, =_sdata
 8000878:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800087c:	20000010 	.word	0x20000010
  ldr r2, =_sbss
 8000880:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 8000884:	20000124 	.word	0x20000124

08000888 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000888:	e7fe      	b.n	8000888 <ADC1_IRQHandler>

0800088a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800088a:	b580      	push	{r7, lr}
 800088c:	b082      	sub	sp, #8
 800088e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000890:	1dfb      	adds	r3, r7, #7
 8000892:	2200      	movs	r2, #0
 8000894:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000896:	2003      	movs	r0, #3
 8000898:	f000 f80e 	bl	80008b8 <HAL_InitTick>
 800089c:	1e03      	subs	r3, r0, #0
 800089e:	d003      	beq.n	80008a8 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 80008a0:	1dfb      	adds	r3, r7, #7
 80008a2:	2201      	movs	r2, #1
 80008a4:	701a      	strb	r2, [r3, #0]
 80008a6:	e001      	b.n	80008ac <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80008a8:	f7ff fd94 	bl	80003d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80008ac:	1dfb      	adds	r3, r7, #7
 80008ae:	781b      	ldrb	r3, [r3, #0]
}
 80008b0:	0018      	movs	r0, r3
 80008b2:	46bd      	mov	sp, r7
 80008b4:	b002      	add	sp, #8
 80008b6:	bd80      	pop	{r7, pc}

080008b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008b8:	b590      	push	{r4, r7, lr}
 80008ba:	b085      	sub	sp, #20
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80008c0:	230f      	movs	r3, #15
 80008c2:	18fb      	adds	r3, r7, r3
 80008c4:	2200      	movs	r2, #0
 80008c6:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 80008c8:	4b1d      	ldr	r3, [pc, #116]	; (8000940 <HAL_InitTick+0x88>)
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d02b      	beq.n	8000928 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 80008d0:	4b1c      	ldr	r3, [pc, #112]	; (8000944 <HAL_InitTick+0x8c>)
 80008d2:	681c      	ldr	r4, [r3, #0]
 80008d4:	4b1a      	ldr	r3, [pc, #104]	; (8000940 <HAL_InitTick+0x88>)
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	0019      	movs	r1, r3
 80008da:	23fa      	movs	r3, #250	; 0xfa
 80008dc:	0098      	lsls	r0, r3, #2
 80008de:	f7ff fc13 	bl	8000108 <__udivsi3>
 80008e2:	0003      	movs	r3, r0
 80008e4:	0019      	movs	r1, r3
 80008e6:	0020      	movs	r0, r4
 80008e8:	f7ff fc0e 	bl	8000108 <__udivsi3>
 80008ec:	0003      	movs	r3, r0
 80008ee:	0018      	movs	r0, r3
 80008f0:	f000 f8ef 	bl	8000ad2 <HAL_SYSTICK_Config>
 80008f4:	1e03      	subs	r3, r0, #0
 80008f6:	d112      	bne.n	800091e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	2b03      	cmp	r3, #3
 80008fc:	d80a      	bhi.n	8000914 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008fe:	6879      	ldr	r1, [r7, #4]
 8000900:	2301      	movs	r3, #1
 8000902:	425b      	negs	r3, r3
 8000904:	2200      	movs	r2, #0
 8000906:	0018      	movs	r0, r3
 8000908:	f000 f8ce 	bl	8000aa8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800090c:	4b0e      	ldr	r3, [pc, #56]	; (8000948 <HAL_InitTick+0x90>)
 800090e:	687a      	ldr	r2, [r7, #4]
 8000910:	601a      	str	r2, [r3, #0]
 8000912:	e00d      	b.n	8000930 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000914:	230f      	movs	r3, #15
 8000916:	18fb      	adds	r3, r7, r3
 8000918:	2201      	movs	r2, #1
 800091a:	701a      	strb	r2, [r3, #0]
 800091c:	e008      	b.n	8000930 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800091e:	230f      	movs	r3, #15
 8000920:	18fb      	adds	r3, r7, r3
 8000922:	2201      	movs	r2, #1
 8000924:	701a      	strb	r2, [r3, #0]
 8000926:	e003      	b.n	8000930 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000928:	230f      	movs	r3, #15
 800092a:	18fb      	adds	r3, r7, r3
 800092c:	2201      	movs	r2, #1
 800092e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000930:	230f      	movs	r3, #15
 8000932:	18fb      	adds	r3, r7, r3
 8000934:	781b      	ldrb	r3, [r3, #0]
}
 8000936:	0018      	movs	r0, r3
 8000938:	46bd      	mov	sp, r7
 800093a:	b005      	add	sp, #20
 800093c:	bd90      	pop	{r4, r7, pc}
 800093e:	46c0      	nop			; (mov r8, r8)
 8000940:	2000000c 	.word	0x2000000c
 8000944:	20000000 	.word	0x20000000
 8000948:	20000008 	.word	0x20000008

0800094c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000950:	4b05      	ldr	r3, [pc, #20]	; (8000968 <HAL_IncTick+0x1c>)
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	001a      	movs	r2, r3
 8000956:	4b05      	ldr	r3, [pc, #20]	; (800096c <HAL_IncTick+0x20>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	18d2      	adds	r2, r2, r3
 800095c:	4b03      	ldr	r3, [pc, #12]	; (800096c <HAL_IncTick+0x20>)
 800095e:	601a      	str	r2, [r3, #0]
}
 8000960:	46c0      	nop			; (mov r8, r8)
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	46c0      	nop			; (mov r8, r8)
 8000968:	2000000c 	.word	0x2000000c
 800096c:	20000120 	.word	0x20000120

08000970 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
  return uwTick;
 8000974:	4b02      	ldr	r3, [pc, #8]	; (8000980 <HAL_GetTick+0x10>)
 8000976:	681b      	ldr	r3, [r3, #0]
}
 8000978:	0018      	movs	r0, r3
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	46c0      	nop			; (mov r8, r8)
 8000980:	20000120 	.word	0x20000120

08000984 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000984:	b590      	push	{r4, r7, lr}
 8000986:	b083      	sub	sp, #12
 8000988:	af00      	add	r7, sp, #0
 800098a:	0002      	movs	r2, r0
 800098c:	6039      	str	r1, [r7, #0]
 800098e:	1dfb      	adds	r3, r7, #7
 8000990:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000992:	1dfb      	adds	r3, r7, #7
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	2b7f      	cmp	r3, #127	; 0x7f
 8000998:	d828      	bhi.n	80009ec <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800099a:	4a2f      	ldr	r2, [pc, #188]	; (8000a58 <__NVIC_SetPriority+0xd4>)
 800099c:	1dfb      	adds	r3, r7, #7
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	b25b      	sxtb	r3, r3
 80009a2:	089b      	lsrs	r3, r3, #2
 80009a4:	33c0      	adds	r3, #192	; 0xc0
 80009a6:	009b      	lsls	r3, r3, #2
 80009a8:	589b      	ldr	r3, [r3, r2]
 80009aa:	1dfa      	adds	r2, r7, #7
 80009ac:	7812      	ldrb	r2, [r2, #0]
 80009ae:	0011      	movs	r1, r2
 80009b0:	2203      	movs	r2, #3
 80009b2:	400a      	ands	r2, r1
 80009b4:	00d2      	lsls	r2, r2, #3
 80009b6:	21ff      	movs	r1, #255	; 0xff
 80009b8:	4091      	lsls	r1, r2
 80009ba:	000a      	movs	r2, r1
 80009bc:	43d2      	mvns	r2, r2
 80009be:	401a      	ands	r2, r3
 80009c0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80009c2:	683b      	ldr	r3, [r7, #0]
 80009c4:	019b      	lsls	r3, r3, #6
 80009c6:	22ff      	movs	r2, #255	; 0xff
 80009c8:	401a      	ands	r2, r3
 80009ca:	1dfb      	adds	r3, r7, #7
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	0018      	movs	r0, r3
 80009d0:	2303      	movs	r3, #3
 80009d2:	4003      	ands	r3, r0
 80009d4:	00db      	lsls	r3, r3, #3
 80009d6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009d8:	481f      	ldr	r0, [pc, #124]	; (8000a58 <__NVIC_SetPriority+0xd4>)
 80009da:	1dfb      	adds	r3, r7, #7
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	b25b      	sxtb	r3, r3
 80009e0:	089b      	lsrs	r3, r3, #2
 80009e2:	430a      	orrs	r2, r1
 80009e4:	33c0      	adds	r3, #192	; 0xc0
 80009e6:	009b      	lsls	r3, r3, #2
 80009e8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80009ea:	e031      	b.n	8000a50 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009ec:	4a1b      	ldr	r2, [pc, #108]	; (8000a5c <__NVIC_SetPriority+0xd8>)
 80009ee:	1dfb      	adds	r3, r7, #7
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	0019      	movs	r1, r3
 80009f4:	230f      	movs	r3, #15
 80009f6:	400b      	ands	r3, r1
 80009f8:	3b08      	subs	r3, #8
 80009fa:	089b      	lsrs	r3, r3, #2
 80009fc:	3306      	adds	r3, #6
 80009fe:	009b      	lsls	r3, r3, #2
 8000a00:	18d3      	adds	r3, r2, r3
 8000a02:	3304      	adds	r3, #4
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	1dfa      	adds	r2, r7, #7
 8000a08:	7812      	ldrb	r2, [r2, #0]
 8000a0a:	0011      	movs	r1, r2
 8000a0c:	2203      	movs	r2, #3
 8000a0e:	400a      	ands	r2, r1
 8000a10:	00d2      	lsls	r2, r2, #3
 8000a12:	21ff      	movs	r1, #255	; 0xff
 8000a14:	4091      	lsls	r1, r2
 8000a16:	000a      	movs	r2, r1
 8000a18:	43d2      	mvns	r2, r2
 8000a1a:	401a      	ands	r2, r3
 8000a1c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	019b      	lsls	r3, r3, #6
 8000a22:	22ff      	movs	r2, #255	; 0xff
 8000a24:	401a      	ands	r2, r3
 8000a26:	1dfb      	adds	r3, r7, #7
 8000a28:	781b      	ldrb	r3, [r3, #0]
 8000a2a:	0018      	movs	r0, r3
 8000a2c:	2303      	movs	r3, #3
 8000a2e:	4003      	ands	r3, r0
 8000a30:	00db      	lsls	r3, r3, #3
 8000a32:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a34:	4809      	ldr	r0, [pc, #36]	; (8000a5c <__NVIC_SetPriority+0xd8>)
 8000a36:	1dfb      	adds	r3, r7, #7
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	001c      	movs	r4, r3
 8000a3c:	230f      	movs	r3, #15
 8000a3e:	4023      	ands	r3, r4
 8000a40:	3b08      	subs	r3, #8
 8000a42:	089b      	lsrs	r3, r3, #2
 8000a44:	430a      	orrs	r2, r1
 8000a46:	3306      	adds	r3, #6
 8000a48:	009b      	lsls	r3, r3, #2
 8000a4a:	18c3      	adds	r3, r0, r3
 8000a4c:	3304      	adds	r3, #4
 8000a4e:	601a      	str	r2, [r3, #0]
}
 8000a50:	46c0      	nop			; (mov r8, r8)
 8000a52:	46bd      	mov	sp, r7
 8000a54:	b003      	add	sp, #12
 8000a56:	bd90      	pop	{r4, r7, pc}
 8000a58:	e000e100 	.word	0xe000e100
 8000a5c:	e000ed00 	.word	0xe000ed00

08000a60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b082      	sub	sp, #8
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	1e5a      	subs	r2, r3, #1
 8000a6c:	2380      	movs	r3, #128	; 0x80
 8000a6e:	045b      	lsls	r3, r3, #17
 8000a70:	429a      	cmp	r2, r3
 8000a72:	d301      	bcc.n	8000a78 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a74:	2301      	movs	r3, #1
 8000a76:	e010      	b.n	8000a9a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a78:	4b0a      	ldr	r3, [pc, #40]	; (8000aa4 <SysTick_Config+0x44>)
 8000a7a:	687a      	ldr	r2, [r7, #4]
 8000a7c:	3a01      	subs	r2, #1
 8000a7e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a80:	2301      	movs	r3, #1
 8000a82:	425b      	negs	r3, r3
 8000a84:	2103      	movs	r1, #3
 8000a86:	0018      	movs	r0, r3
 8000a88:	f7ff ff7c 	bl	8000984 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a8c:	4b05      	ldr	r3, [pc, #20]	; (8000aa4 <SysTick_Config+0x44>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a92:	4b04      	ldr	r3, [pc, #16]	; (8000aa4 <SysTick_Config+0x44>)
 8000a94:	2207      	movs	r2, #7
 8000a96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a98:	2300      	movs	r3, #0
}
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	b002      	add	sp, #8
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	46c0      	nop			; (mov r8, r8)
 8000aa4:	e000e010 	.word	0xe000e010

08000aa8 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b084      	sub	sp, #16
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	60b9      	str	r1, [r7, #8]
 8000ab0:	607a      	str	r2, [r7, #4]
 8000ab2:	210f      	movs	r1, #15
 8000ab4:	187b      	adds	r3, r7, r1
 8000ab6:	1c02      	adds	r2, r0, #0
 8000ab8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000aba:	68ba      	ldr	r2, [r7, #8]
 8000abc:	187b      	adds	r3, r7, r1
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	b25b      	sxtb	r3, r3
 8000ac2:	0011      	movs	r1, r2
 8000ac4:	0018      	movs	r0, r3
 8000ac6:	f7ff ff5d 	bl	8000984 <__NVIC_SetPriority>
}
 8000aca:	46c0      	nop			; (mov r8, r8)
 8000acc:	46bd      	mov	sp, r7
 8000ace:	b004      	add	sp, #16
 8000ad0:	bd80      	pop	{r7, pc}

08000ad2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ad2:	b580      	push	{r7, lr}
 8000ad4:	b082      	sub	sp, #8
 8000ad6:	af00      	add	r7, sp, #0
 8000ad8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	0018      	movs	r0, r3
 8000ade:	f7ff ffbf 	bl	8000a60 <SysTick_Config>
 8000ae2:	0003      	movs	r3, r0
}
 8000ae4:	0018      	movs	r0, r3
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	b002      	add	sp, #8
 8000aea:	bd80      	pop	{r7, pc}

08000aec <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b086      	sub	sp, #24
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
 8000af4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8000af6:	2300      	movs	r3, #0
 8000af8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000afa:	e14d      	b.n	8000d98 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	2101      	movs	r1, #1
 8000b02:	693a      	ldr	r2, [r7, #16]
 8000b04:	4091      	lsls	r1, r2
 8000b06:	000a      	movs	r2, r1
 8000b08:	4013      	ands	r3, r2
 8000b0a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d100      	bne.n	8000b14 <HAL_GPIO_Init+0x28>
 8000b12:	e13e      	b.n	8000d92 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	685b      	ldr	r3, [r3, #4]
 8000b18:	2b02      	cmp	r3, #2
 8000b1a:	d003      	beq.n	8000b24 <HAL_GPIO_Init+0x38>
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	2b12      	cmp	r3, #18
 8000b22:	d125      	bne.n	8000b70 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8000b24:	693b      	ldr	r3, [r7, #16]
 8000b26:	08da      	lsrs	r2, r3, #3
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	3208      	adds	r2, #8
 8000b2c:	0092      	lsls	r2, r2, #2
 8000b2e:	58d3      	ldr	r3, [r2, r3]
 8000b30:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * 4U)) ;
 8000b32:	693b      	ldr	r3, [r7, #16]
 8000b34:	2207      	movs	r2, #7
 8000b36:	4013      	ands	r3, r2
 8000b38:	009b      	lsls	r3, r3, #2
 8000b3a:	220f      	movs	r2, #15
 8000b3c:	409a      	lsls	r2, r3
 8000b3e:	0013      	movs	r3, r2
 8000b40:	43da      	mvns	r2, r3
 8000b42:	697b      	ldr	r3, [r7, #20]
 8000b44:	4013      	ands	r3, r2
 8000b46:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	691b      	ldr	r3, [r3, #16]
 8000b4c:	220f      	movs	r2, #15
 8000b4e:	401a      	ands	r2, r3
 8000b50:	693b      	ldr	r3, [r7, #16]
 8000b52:	2107      	movs	r1, #7
 8000b54:	400b      	ands	r3, r1
 8000b56:	009b      	lsls	r3, r3, #2
 8000b58:	409a      	lsls	r2, r3
 8000b5a:	0013      	movs	r3, r2
 8000b5c:	697a      	ldr	r2, [r7, #20]
 8000b5e:	4313      	orrs	r3, r2
 8000b60:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8000b62:	693b      	ldr	r3, [r7, #16]
 8000b64:	08da      	lsrs	r2, r3, #3
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	3208      	adds	r2, #8
 8000b6a:	0092      	lsls	r2, r2, #2
 8000b6c:	6979      	ldr	r1, [r7, #20]
 8000b6e:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000b76:	693b      	ldr	r3, [r7, #16]
 8000b78:	005b      	lsls	r3, r3, #1
 8000b7a:	2203      	movs	r2, #3
 8000b7c:	409a      	lsls	r2, r3
 8000b7e:	0013      	movs	r3, r2
 8000b80:	43da      	mvns	r2, r3
 8000b82:	697b      	ldr	r3, [r7, #20]
 8000b84:	4013      	ands	r3, r2
 8000b86:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	685b      	ldr	r3, [r3, #4]
 8000b8c:	2203      	movs	r2, #3
 8000b8e:	401a      	ands	r2, r3
 8000b90:	693b      	ldr	r3, [r7, #16]
 8000b92:	005b      	lsls	r3, r3, #1
 8000b94:	409a      	lsls	r2, r3
 8000b96:	0013      	movs	r3, r2
 8000b98:	697a      	ldr	r2, [r7, #20]
 8000b9a:	4313      	orrs	r3, r2
 8000b9c:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	697a      	ldr	r2, [r7, #20]
 8000ba2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	685b      	ldr	r3, [r3, #4]
 8000ba8:	2b01      	cmp	r3, #1
 8000baa:	d00b      	beq.n	8000bc4 <HAL_GPIO_Init+0xd8>
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	685b      	ldr	r3, [r3, #4]
 8000bb0:	2b02      	cmp	r3, #2
 8000bb2:	d007      	beq.n	8000bc4 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000bb4:	683b      	ldr	r3, [r7, #0]
 8000bb6:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000bb8:	2b11      	cmp	r3, #17
 8000bba:	d003      	beq.n	8000bc4 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	685b      	ldr	r3, [r3, #4]
 8000bc0:	2b12      	cmp	r3, #18
 8000bc2:	d130      	bne.n	8000c26 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	689b      	ldr	r3, [r3, #8]
 8000bc8:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000bca:	693b      	ldr	r3, [r7, #16]
 8000bcc:	005b      	lsls	r3, r3, #1
 8000bce:	2203      	movs	r2, #3
 8000bd0:	409a      	lsls	r2, r3
 8000bd2:	0013      	movs	r3, r2
 8000bd4:	43da      	mvns	r2, r3
 8000bd6:	697b      	ldr	r3, [r7, #20]
 8000bd8:	4013      	ands	r3, r2
 8000bda:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * 2U));
 8000bdc:	683b      	ldr	r3, [r7, #0]
 8000bde:	68da      	ldr	r2, [r3, #12]
 8000be0:	693b      	ldr	r3, [r7, #16]
 8000be2:	005b      	lsls	r3, r3, #1
 8000be4:	409a      	lsls	r2, r3
 8000be6:	0013      	movs	r3, r2
 8000be8:	697a      	ldr	r2, [r7, #20]
 8000bea:	4313      	orrs	r3, r2
 8000bec:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	697a      	ldr	r2, [r7, #20]
 8000bf2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	685b      	ldr	r3, [r3, #4]
 8000bf8:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	693b      	ldr	r3, [r7, #16]
 8000bfe:	409a      	lsls	r2, r3
 8000c00:	0013      	movs	r3, r2
 8000c02:	43da      	mvns	r2, r3
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	4013      	ands	r3, r2
 8000c08:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	685b      	ldr	r3, [r3, #4]
 8000c0e:	091b      	lsrs	r3, r3, #4
 8000c10:	2201      	movs	r2, #1
 8000c12:	401a      	ands	r2, r3
 8000c14:	693b      	ldr	r3, [r7, #16]
 8000c16:	409a      	lsls	r2, r3
 8000c18:	0013      	movs	r3, r2
 8000c1a:	697a      	ldr	r2, [r7, #20]
 8000c1c:	4313      	orrs	r3, r2
 8000c1e:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	697a      	ldr	r2, [r7, #20]
 8000c24:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	2b03      	cmp	r3, #3
 8000c2c:	d017      	beq.n	8000c5e <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	68db      	ldr	r3, [r3, #12]
 8000c32:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000c34:	693b      	ldr	r3, [r7, #16]
 8000c36:	005b      	lsls	r3, r3, #1
 8000c38:	2203      	movs	r2, #3
 8000c3a:	409a      	lsls	r2, r3
 8000c3c:	0013      	movs	r3, r2
 8000c3e:	43da      	mvns	r2, r3
 8000c40:	697b      	ldr	r3, [r7, #20]
 8000c42:	4013      	ands	r3, r2
 8000c44:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * 2U));
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	689a      	ldr	r2, [r3, #8]
 8000c4a:	693b      	ldr	r3, [r7, #16]
 8000c4c:	005b      	lsls	r3, r3, #1
 8000c4e:	409a      	lsls	r2, r3
 8000c50:	0013      	movs	r3, r2
 8000c52:	697a      	ldr	r2, [r7, #20]
 8000c54:	4313      	orrs	r3, r2
 8000c56:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	697a      	ldr	r2, [r7, #20]
 8000c5c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	685a      	ldr	r2, [r3, #4]
 8000c62:	2380      	movs	r3, #128	; 0x80
 8000c64:	055b      	lsls	r3, r3, #21
 8000c66:	4013      	ands	r3, r2
 8000c68:	d100      	bne.n	8000c6c <HAL_GPIO_Init+0x180>
 8000c6a:	e092      	b.n	8000d92 <HAL_GPIO_Init+0x2a6>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8000c6c:	4a50      	ldr	r2, [pc, #320]	; (8000db0 <HAL_GPIO_Init+0x2c4>)
 8000c6e:	693b      	ldr	r3, [r7, #16]
 8000c70:	089b      	lsrs	r3, r3, #2
 8000c72:	3318      	adds	r3, #24
 8000c74:	009b      	lsls	r3, r3, #2
 8000c76:	589b      	ldr	r3, [r3, r2]
 8000c78:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 8000c7a:	693b      	ldr	r3, [r7, #16]
 8000c7c:	2203      	movs	r2, #3
 8000c7e:	4013      	ands	r3, r2
 8000c80:	00db      	lsls	r3, r3, #3
 8000c82:	220f      	movs	r2, #15
 8000c84:	409a      	lsls	r2, r3
 8000c86:	0013      	movs	r3, r2
 8000c88:	43da      	mvns	r2, r3
 8000c8a:	697b      	ldr	r3, [r7, #20]
 8000c8c:	4013      	ands	r3, r2
 8000c8e:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8000c90:	687a      	ldr	r2, [r7, #4]
 8000c92:	23a0      	movs	r3, #160	; 0xa0
 8000c94:	05db      	lsls	r3, r3, #23
 8000c96:	429a      	cmp	r2, r3
 8000c98:	d013      	beq.n	8000cc2 <HAL_GPIO_Init+0x1d6>
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	4a45      	ldr	r2, [pc, #276]	; (8000db4 <HAL_GPIO_Init+0x2c8>)
 8000c9e:	4293      	cmp	r3, r2
 8000ca0:	d00d      	beq.n	8000cbe <HAL_GPIO_Init+0x1d2>
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	4a44      	ldr	r2, [pc, #272]	; (8000db8 <HAL_GPIO_Init+0x2cc>)
 8000ca6:	4293      	cmp	r3, r2
 8000ca8:	d007      	beq.n	8000cba <HAL_GPIO_Init+0x1ce>
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	4a43      	ldr	r2, [pc, #268]	; (8000dbc <HAL_GPIO_Init+0x2d0>)
 8000cae:	4293      	cmp	r3, r2
 8000cb0:	d101      	bne.n	8000cb6 <HAL_GPIO_Init+0x1ca>
 8000cb2:	2305      	movs	r3, #5
 8000cb4:	e006      	b.n	8000cc4 <HAL_GPIO_Init+0x1d8>
 8000cb6:	2306      	movs	r3, #6
 8000cb8:	e004      	b.n	8000cc4 <HAL_GPIO_Init+0x1d8>
 8000cba:	2302      	movs	r3, #2
 8000cbc:	e002      	b.n	8000cc4 <HAL_GPIO_Init+0x1d8>
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	e000      	b.n	8000cc4 <HAL_GPIO_Init+0x1d8>
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	693a      	ldr	r2, [r7, #16]
 8000cc6:	2103      	movs	r1, #3
 8000cc8:	400a      	ands	r2, r1
 8000cca:	00d2      	lsls	r2, r2, #3
 8000ccc:	4093      	lsls	r3, r2
 8000cce:	697a      	ldr	r2, [r7, #20]
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8000cd4:	4936      	ldr	r1, [pc, #216]	; (8000db0 <HAL_GPIO_Init+0x2c4>)
 8000cd6:	693b      	ldr	r3, [r7, #16]
 8000cd8:	089b      	lsrs	r3, r3, #2
 8000cda:	3318      	adds	r3, #24
 8000cdc:	009b      	lsls	r3, r3, #2
 8000cde:	697a      	ldr	r2, [r7, #20]
 8000ce0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8000ce2:	4a33      	ldr	r2, [pc, #204]	; (8000db0 <HAL_GPIO_Init+0x2c4>)
 8000ce4:	2380      	movs	r3, #128	; 0x80
 8000ce6:	58d3      	ldr	r3, [r2, r3]
 8000ce8:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	43da      	mvns	r2, r3
 8000cee:	697b      	ldr	r3, [r7, #20]
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	685a      	ldr	r2, [r3, #4]
 8000cf8:	2380      	movs	r3, #128	; 0x80
 8000cfa:	025b      	lsls	r3, r3, #9
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	d003      	beq.n	8000d08 <HAL_GPIO_Init+0x21c>
        {
          tmp |= iocurrent;
 8000d00:	697a      	ldr	r2, [r7, #20]
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	4313      	orrs	r3, r2
 8000d06:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8000d08:	4929      	ldr	r1, [pc, #164]	; (8000db0 <HAL_GPIO_Init+0x2c4>)
 8000d0a:	2280      	movs	r2, #128	; 0x80
 8000d0c:	697b      	ldr	r3, [r7, #20]
 8000d0e:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8000d10:	4a27      	ldr	r2, [pc, #156]	; (8000db0 <HAL_GPIO_Init+0x2c4>)
 8000d12:	2384      	movs	r3, #132	; 0x84
 8000d14:	58d3      	ldr	r3, [r2, r3]
 8000d16:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	43da      	mvns	r2, r3
 8000d1c:	697b      	ldr	r3, [r7, #20]
 8000d1e:	4013      	ands	r3, r2
 8000d20:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d22:	683b      	ldr	r3, [r7, #0]
 8000d24:	685a      	ldr	r2, [r3, #4]
 8000d26:	2380      	movs	r3, #128	; 0x80
 8000d28:	029b      	lsls	r3, r3, #10
 8000d2a:	4013      	ands	r3, r2
 8000d2c:	d003      	beq.n	8000d36 <HAL_GPIO_Init+0x24a>
        {
          tmp |= iocurrent;
 8000d2e:	697a      	ldr	r2, [r7, #20]
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	4313      	orrs	r3, r2
 8000d34:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8000d36:	491e      	ldr	r1, [pc, #120]	; (8000db0 <HAL_GPIO_Init+0x2c4>)
 8000d38:	2284      	movs	r2, #132	; 0x84
 8000d3a:	697b      	ldr	r3, [r7, #20]
 8000d3c:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8000d3e:	4b1c      	ldr	r3, [pc, #112]	; (8000db0 <HAL_GPIO_Init+0x2c4>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	43da      	mvns	r2, r3
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	4013      	ands	r3, r2
 8000d4c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	685a      	ldr	r2, [r3, #4]
 8000d52:	2380      	movs	r3, #128	; 0x80
 8000d54:	035b      	lsls	r3, r3, #13
 8000d56:	4013      	ands	r3, r2
 8000d58:	d003      	beq.n	8000d62 <HAL_GPIO_Init+0x276>
        {
          tmp |= iocurrent;
 8000d5a:	697a      	ldr	r2, [r7, #20]
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	4313      	orrs	r3, r2
 8000d60:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8000d62:	4b13      	ldr	r3, [pc, #76]	; (8000db0 <HAL_GPIO_Init+0x2c4>)
 8000d64:	697a      	ldr	r2, [r7, #20]
 8000d66:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8000d68:	4b11      	ldr	r3, [pc, #68]	; (8000db0 <HAL_GPIO_Init+0x2c4>)
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	43da      	mvns	r2, r3
 8000d72:	697b      	ldr	r3, [r7, #20]
 8000d74:	4013      	ands	r3, r2
 8000d76:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	685a      	ldr	r2, [r3, #4]
 8000d7c:	2380      	movs	r3, #128	; 0x80
 8000d7e:	039b      	lsls	r3, r3, #14
 8000d80:	4013      	ands	r3, r2
 8000d82:	d003      	beq.n	8000d8c <HAL_GPIO_Init+0x2a0>
        {
          tmp |= iocurrent;
 8000d84:	697a      	ldr	r2, [r7, #20]
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	4313      	orrs	r3, r2
 8000d8a:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8000d8c:	4b08      	ldr	r3, [pc, #32]	; (8000db0 <HAL_GPIO_Init+0x2c4>)
 8000d8e:	697a      	ldr	r2, [r7, #20]
 8000d90:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8000d92:	693b      	ldr	r3, [r7, #16]
 8000d94:	3301      	adds	r3, #1
 8000d96:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	681a      	ldr	r2, [r3, #0]
 8000d9c:	693b      	ldr	r3, [r7, #16]
 8000d9e:	40da      	lsrs	r2, r3
 8000da0:	1e13      	subs	r3, r2, #0
 8000da2:	d000      	beq.n	8000da6 <HAL_GPIO_Init+0x2ba>
 8000da4:	e6aa      	b.n	8000afc <HAL_GPIO_Init+0x10>
  }
}
 8000da6:	46c0      	nop			; (mov r8, r8)
 8000da8:	46c0      	nop			; (mov r8, r8)
 8000daa:	46bd      	mov	sp, r7
 8000dac:	b006      	add	sp, #24
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	40021800 	.word	0x40021800
 8000db4:	50000400 	.word	0x50000400
 8000db8:	50000800 	.word	0x50000800
 8000dbc:	50001400 	.word	0x50001400

08000dc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
 8000dc8:	0008      	movs	r0, r1
 8000dca:	0011      	movs	r1, r2
 8000dcc:	1cbb      	adds	r3, r7, #2
 8000dce:	1c02      	adds	r2, r0, #0
 8000dd0:	801a      	strh	r2, [r3, #0]
 8000dd2:	1c7b      	adds	r3, r7, #1
 8000dd4:	1c0a      	adds	r2, r1, #0
 8000dd6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000dd8:	1c7b      	adds	r3, r7, #1
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d004      	beq.n	8000dea <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000de0:	1cbb      	adds	r3, r7, #2
 8000de2:	881a      	ldrh	r2, [r3, #0]
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000de8:	e003      	b.n	8000df2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000dea:	1cbb      	adds	r3, r7, #2
 8000dec:	881a      	ldrh	r2, [r3, #0]
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000df2:	46c0      	nop			; (mov r8, r8)
 8000df4:	46bd      	mov	sp, r7
 8000df6:	b002      	add	sp, #8
 8000df8:	bd80      	pop	{r7, pc}
	...

08000dfc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b086      	sub	sp, #24
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d101      	bne.n	8000e0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	e1d0      	b.n	80011b0 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	2201      	movs	r2, #1
 8000e14:	4013      	ands	r3, r2
 8000e16:	d100      	bne.n	8000e1a <HAL_RCC_OscConfig+0x1e>
 8000e18:	e069      	b.n	8000eee <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000e1a:	4bc8      	ldr	r3, [pc, #800]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000e1c:	689b      	ldr	r3, [r3, #8]
 8000e1e:	2238      	movs	r2, #56	; 0x38
 8000e20:	4013      	ands	r3, r2
 8000e22:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	2b08      	cmp	r3, #8
 8000e28:	d105      	bne.n	8000e36 <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d15d      	bne.n	8000eee <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 8000e32:	2301      	movs	r3, #1
 8000e34:	e1bc      	b.n	80011b0 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	685a      	ldr	r2, [r3, #4]
 8000e3a:	2380      	movs	r3, #128	; 0x80
 8000e3c:	025b      	lsls	r3, r3, #9
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d107      	bne.n	8000e52 <HAL_RCC_OscConfig+0x56>
 8000e42:	4bbe      	ldr	r3, [pc, #760]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000e44:	681a      	ldr	r2, [r3, #0]
 8000e46:	4bbd      	ldr	r3, [pc, #756]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000e48:	2180      	movs	r1, #128	; 0x80
 8000e4a:	0249      	lsls	r1, r1, #9
 8000e4c:	430a      	orrs	r2, r1
 8000e4e:	601a      	str	r2, [r3, #0]
 8000e50:	e020      	b.n	8000e94 <HAL_RCC_OscConfig+0x98>
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	685a      	ldr	r2, [r3, #4]
 8000e56:	23a0      	movs	r3, #160	; 0xa0
 8000e58:	02db      	lsls	r3, r3, #11
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	d10e      	bne.n	8000e7c <HAL_RCC_OscConfig+0x80>
 8000e5e:	4bb7      	ldr	r3, [pc, #732]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000e60:	681a      	ldr	r2, [r3, #0]
 8000e62:	4bb6      	ldr	r3, [pc, #728]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000e64:	2180      	movs	r1, #128	; 0x80
 8000e66:	02c9      	lsls	r1, r1, #11
 8000e68:	430a      	orrs	r2, r1
 8000e6a:	601a      	str	r2, [r3, #0]
 8000e6c:	4bb3      	ldr	r3, [pc, #716]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000e6e:	681a      	ldr	r2, [r3, #0]
 8000e70:	4bb2      	ldr	r3, [pc, #712]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000e72:	2180      	movs	r1, #128	; 0x80
 8000e74:	0249      	lsls	r1, r1, #9
 8000e76:	430a      	orrs	r2, r1
 8000e78:	601a      	str	r2, [r3, #0]
 8000e7a:	e00b      	b.n	8000e94 <HAL_RCC_OscConfig+0x98>
 8000e7c:	4baf      	ldr	r3, [pc, #700]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000e7e:	681a      	ldr	r2, [r3, #0]
 8000e80:	4bae      	ldr	r3, [pc, #696]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000e82:	49af      	ldr	r1, [pc, #700]	; (8001140 <HAL_RCC_OscConfig+0x344>)
 8000e84:	400a      	ands	r2, r1
 8000e86:	601a      	str	r2, [r3, #0]
 8000e88:	4bac      	ldr	r3, [pc, #688]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000e8a:	681a      	ldr	r2, [r3, #0]
 8000e8c:	4bab      	ldr	r3, [pc, #684]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000e8e:	49ad      	ldr	r1, [pc, #692]	; (8001144 <HAL_RCC_OscConfig+0x348>)
 8000e90:	400a      	ands	r2, r1
 8000e92:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d014      	beq.n	8000ec6 <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e9c:	f7ff fd68 	bl	8000970 <HAL_GetTick>
 8000ea0:	0003      	movs	r3, r0
 8000ea2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000ea4:	e008      	b.n	8000eb8 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8000ea6:	f7ff fd63 	bl	8000970 <HAL_GetTick>
 8000eaa:	0002      	movs	r2, r0
 8000eac:	693b      	ldr	r3, [r7, #16]
 8000eae:	1ad3      	subs	r3, r2, r3
 8000eb0:	2b64      	cmp	r3, #100	; 0x64
 8000eb2:	d901      	bls.n	8000eb8 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8000eb4:	2303      	movs	r3, #3
 8000eb6:	e17b      	b.n	80011b0 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000eb8:	4ba0      	ldr	r3, [pc, #640]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	2380      	movs	r3, #128	; 0x80
 8000ebe:	029b      	lsls	r3, r3, #10
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	d0f0      	beq.n	8000ea6 <HAL_RCC_OscConfig+0xaa>
 8000ec4:	e013      	b.n	8000eee <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ec6:	f7ff fd53 	bl	8000970 <HAL_GetTick>
 8000eca:	0003      	movs	r3, r0
 8000ecc:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000ece:	e008      	b.n	8000ee2 <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8000ed0:	f7ff fd4e 	bl	8000970 <HAL_GetTick>
 8000ed4:	0002      	movs	r2, r0
 8000ed6:	693b      	ldr	r3, [r7, #16]
 8000ed8:	1ad3      	subs	r3, r2, r3
 8000eda:	2b64      	cmp	r3, #100	; 0x64
 8000edc:	d901      	bls.n	8000ee2 <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 8000ede:	2303      	movs	r3, #3
 8000ee0:	e166      	b.n	80011b0 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000ee2:	4b96      	ldr	r3, [pc, #600]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000ee4:	681a      	ldr	r2, [r3, #0]
 8000ee6:	2380      	movs	r3, #128	; 0x80
 8000ee8:	029b      	lsls	r3, r3, #10
 8000eea:	4013      	ands	r3, r2
 8000eec:	d1f0      	bne.n	8000ed0 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	2202      	movs	r2, #2
 8000ef4:	4013      	ands	r3, r2
 8000ef6:	d100      	bne.n	8000efa <HAL_RCC_OscConfig+0xfe>
 8000ef8:	e086      	b.n	8001008 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000efa:	4b90      	ldr	r3, [pc, #576]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000efc:	689b      	ldr	r3, [r3, #8]
 8000efe:	2238      	movs	r2, #56	; 0x38
 8000f00:	4013      	ands	r3, r2
 8000f02:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8000f04:	697b      	ldr	r3, [r7, #20]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d12f      	bne.n	8000f6a <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	68db      	ldr	r3, [r3, #12]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d101      	bne.n	8000f16 <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8000f12:	2301      	movs	r3, #1
 8000f14:	e14c      	b.n	80011b0 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f16:	4b89      	ldr	r3, [pc, #548]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000f18:	685b      	ldr	r3, [r3, #4]
 8000f1a:	4a8b      	ldr	r2, [pc, #556]	; (8001148 <HAL_RCC_OscConfig+0x34c>)
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	0019      	movs	r1, r3
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	695b      	ldr	r3, [r3, #20]
 8000f24:	021a      	lsls	r2, r3, #8
 8000f26:	4b85      	ldr	r3, [pc, #532]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000f28:	430a      	orrs	r2, r1
 8000f2a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d112      	bne.n	8000f58 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000f32:	4b82      	ldr	r3, [pc, #520]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	4a85      	ldr	r2, [pc, #532]	; (800114c <HAL_RCC_OscConfig+0x350>)
 8000f38:	4013      	ands	r3, r2
 8000f3a:	0019      	movs	r1, r3
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	691a      	ldr	r2, [r3, #16]
 8000f40:	4b7e      	ldr	r3, [pc, #504]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000f42:	430a      	orrs	r2, r1
 8000f44:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8000f46:	4b7d      	ldr	r3, [pc, #500]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	0adb      	lsrs	r3, r3, #11
 8000f4c:	2207      	movs	r2, #7
 8000f4e:	4013      	ands	r3, r2
 8000f50:	4a7f      	ldr	r2, [pc, #508]	; (8001150 <HAL_RCC_OscConfig+0x354>)
 8000f52:	40da      	lsrs	r2, r3
 8000f54:	4b7f      	ldr	r3, [pc, #508]	; (8001154 <HAL_RCC_OscConfig+0x358>)
 8000f56:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000f58:	4b7f      	ldr	r3, [pc, #508]	; (8001158 <HAL_RCC_OscConfig+0x35c>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	0018      	movs	r0, r3
 8000f5e:	f7ff fcab 	bl	80008b8 <HAL_InitTick>
 8000f62:	1e03      	subs	r3, r0, #0
 8000f64:	d050      	beq.n	8001008 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 8000f66:	2301      	movs	r3, #1
 8000f68:	e122      	b.n	80011b0 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	68db      	ldr	r3, [r3, #12]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d030      	beq.n	8000fd4 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000f72:	4b72      	ldr	r3, [pc, #456]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4a75      	ldr	r2, [pc, #468]	; (800114c <HAL_RCC_OscConfig+0x350>)
 8000f78:	4013      	ands	r3, r2
 8000f7a:	0019      	movs	r1, r3
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	691a      	ldr	r2, [r3, #16]
 8000f80:	4b6e      	ldr	r3, [pc, #440]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000f82:	430a      	orrs	r2, r1
 8000f84:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8000f86:	4b6d      	ldr	r3, [pc, #436]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000f88:	681a      	ldr	r2, [r3, #0]
 8000f8a:	4b6c      	ldr	r3, [pc, #432]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000f8c:	2180      	movs	r1, #128	; 0x80
 8000f8e:	0049      	lsls	r1, r1, #1
 8000f90:	430a      	orrs	r2, r1
 8000f92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f94:	f7ff fcec 	bl	8000970 <HAL_GetTick>
 8000f98:	0003      	movs	r3, r0
 8000f9a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000f9c:	e008      	b.n	8000fb0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8000f9e:	f7ff fce7 	bl	8000970 <HAL_GetTick>
 8000fa2:	0002      	movs	r2, r0
 8000fa4:	693b      	ldr	r3, [r7, #16]
 8000fa6:	1ad3      	subs	r3, r2, r3
 8000fa8:	2b02      	cmp	r3, #2
 8000faa:	d901      	bls.n	8000fb0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000fac:	2303      	movs	r3, #3
 8000fae:	e0ff      	b.n	80011b0 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000fb0:	4b62      	ldr	r3, [pc, #392]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000fb2:	681a      	ldr	r2, [r3, #0]
 8000fb4:	2380      	movs	r3, #128	; 0x80
 8000fb6:	00db      	lsls	r3, r3, #3
 8000fb8:	4013      	ands	r3, r2
 8000fba:	d0f0      	beq.n	8000f9e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fbc:	4b5f      	ldr	r3, [pc, #380]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	4a61      	ldr	r2, [pc, #388]	; (8001148 <HAL_RCC_OscConfig+0x34c>)
 8000fc2:	4013      	ands	r3, r2
 8000fc4:	0019      	movs	r1, r3
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	695b      	ldr	r3, [r3, #20]
 8000fca:	021a      	lsls	r2, r3, #8
 8000fcc:	4b5b      	ldr	r3, [pc, #364]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000fce:	430a      	orrs	r2, r1
 8000fd0:	605a      	str	r2, [r3, #4]
 8000fd2:	e019      	b.n	8001008 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8000fd4:	4b59      	ldr	r3, [pc, #356]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	4b58      	ldr	r3, [pc, #352]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000fda:	4960      	ldr	r1, [pc, #384]	; (800115c <HAL_RCC_OscConfig+0x360>)
 8000fdc:	400a      	ands	r2, r1
 8000fde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fe0:	f7ff fcc6 	bl	8000970 <HAL_GetTick>
 8000fe4:	0003      	movs	r3, r0
 8000fe6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000fe8:	e008      	b.n	8000ffc <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8000fea:	f7ff fcc1 	bl	8000970 <HAL_GetTick>
 8000fee:	0002      	movs	r2, r0
 8000ff0:	693b      	ldr	r3, [r7, #16]
 8000ff2:	1ad3      	subs	r3, r2, r3
 8000ff4:	2b02      	cmp	r3, #2
 8000ff6:	d901      	bls.n	8000ffc <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8000ff8:	2303      	movs	r3, #3
 8000ffa:	e0d9      	b.n	80011b0 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000ffc:	4b4f      	ldr	r3, [pc, #316]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	2380      	movs	r3, #128	; 0x80
 8001002:	00db      	lsls	r3, r3, #3
 8001004:	4013      	ands	r3, r2
 8001006:	d1f0      	bne.n	8000fea <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	2208      	movs	r2, #8
 800100e:	4013      	ands	r3, r2
 8001010:	d042      	beq.n	8001098 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001012:	4b4a      	ldr	r3, [pc, #296]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8001014:	689b      	ldr	r3, [r3, #8]
 8001016:	2238      	movs	r2, #56	; 0x38
 8001018:	4013      	ands	r3, r2
 800101a:	2b18      	cmp	r3, #24
 800101c:	d105      	bne.n	800102a <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	699b      	ldr	r3, [r3, #24]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d138      	bne.n	8001098 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001026:	2301      	movs	r3, #1
 8001028:	e0c2      	b.n	80011b0 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	699b      	ldr	r3, [r3, #24]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d019      	beq.n	8001066 <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001032:	4b42      	ldr	r3, [pc, #264]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8001034:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001036:	4b41      	ldr	r3, [pc, #260]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8001038:	2101      	movs	r1, #1
 800103a:	430a      	orrs	r2, r1
 800103c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800103e:	f7ff fc97 	bl	8000970 <HAL_GetTick>
 8001042:	0003      	movs	r3, r0
 8001044:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001046:	e008      	b.n	800105a <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001048:	f7ff fc92 	bl	8000970 <HAL_GetTick>
 800104c:	0002      	movs	r2, r0
 800104e:	693b      	ldr	r3, [r7, #16]
 8001050:	1ad3      	subs	r3, r2, r3
 8001052:	2b02      	cmp	r3, #2
 8001054:	d901      	bls.n	800105a <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 8001056:	2303      	movs	r3, #3
 8001058:	e0aa      	b.n	80011b0 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800105a:	4b38      	ldr	r3, [pc, #224]	; (800113c <HAL_RCC_OscConfig+0x340>)
 800105c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800105e:	2202      	movs	r2, #2
 8001060:	4013      	ands	r3, r2
 8001062:	d0f1      	beq.n	8001048 <HAL_RCC_OscConfig+0x24c>
 8001064:	e018      	b.n	8001098 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001066:	4b35      	ldr	r3, [pc, #212]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8001068:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800106a:	4b34      	ldr	r3, [pc, #208]	; (800113c <HAL_RCC_OscConfig+0x340>)
 800106c:	2101      	movs	r1, #1
 800106e:	438a      	bics	r2, r1
 8001070:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001072:	f7ff fc7d 	bl	8000970 <HAL_GetTick>
 8001076:	0003      	movs	r3, r0
 8001078:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 800107a:	e008      	b.n	800108e <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800107c:	f7ff fc78 	bl	8000970 <HAL_GetTick>
 8001080:	0002      	movs	r2, r0
 8001082:	693b      	ldr	r3, [r7, #16]
 8001084:	1ad3      	subs	r3, r2, r3
 8001086:	2b02      	cmp	r3, #2
 8001088:	d901      	bls.n	800108e <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 800108a:	2303      	movs	r3, #3
 800108c:	e090      	b.n	80011b0 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 800108e:	4b2b      	ldr	r3, [pc, #172]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8001090:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001092:	2202      	movs	r2, #2
 8001094:	4013      	ands	r3, r2
 8001096:	d1f1      	bne.n	800107c <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2204      	movs	r2, #4
 800109e:	4013      	ands	r3, r2
 80010a0:	d100      	bne.n	80010a4 <HAL_RCC_OscConfig+0x2a8>
 80010a2:	e084      	b.n	80011ae <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010a4:	230f      	movs	r3, #15
 80010a6:	18fb      	adds	r3, r7, r3
 80010a8:	2200      	movs	r2, #0
 80010aa:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80010ac:	4b23      	ldr	r3, [pc, #140]	; (800113c <HAL_RCC_OscConfig+0x340>)
 80010ae:	689b      	ldr	r3, [r3, #8]
 80010b0:	2238      	movs	r2, #56	; 0x38
 80010b2:	4013      	ands	r3, r2
 80010b4:	2b20      	cmp	r3, #32
 80010b6:	d106      	bne.n	80010c6 <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	689b      	ldr	r3, [r3, #8]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d000      	beq.n	80010c2 <HAL_RCC_OscConfig+0x2c6>
 80010c0:	e075      	b.n	80011ae <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 80010c2:	2301      	movs	r3, #1
 80010c4:	e074      	b.n	80011b0 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	689b      	ldr	r3, [r3, #8]
 80010ca:	2b01      	cmp	r3, #1
 80010cc:	d106      	bne.n	80010dc <HAL_RCC_OscConfig+0x2e0>
 80010ce:	4b1b      	ldr	r3, [pc, #108]	; (800113c <HAL_RCC_OscConfig+0x340>)
 80010d0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80010d2:	4b1a      	ldr	r3, [pc, #104]	; (800113c <HAL_RCC_OscConfig+0x340>)
 80010d4:	2101      	movs	r1, #1
 80010d6:	430a      	orrs	r2, r1
 80010d8:	65da      	str	r2, [r3, #92]	; 0x5c
 80010da:	e01c      	b.n	8001116 <HAL_RCC_OscConfig+0x31a>
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	689b      	ldr	r3, [r3, #8]
 80010e0:	2b05      	cmp	r3, #5
 80010e2:	d10c      	bne.n	80010fe <HAL_RCC_OscConfig+0x302>
 80010e4:	4b15      	ldr	r3, [pc, #84]	; (800113c <HAL_RCC_OscConfig+0x340>)
 80010e6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80010e8:	4b14      	ldr	r3, [pc, #80]	; (800113c <HAL_RCC_OscConfig+0x340>)
 80010ea:	2104      	movs	r1, #4
 80010ec:	430a      	orrs	r2, r1
 80010ee:	65da      	str	r2, [r3, #92]	; 0x5c
 80010f0:	4b12      	ldr	r3, [pc, #72]	; (800113c <HAL_RCC_OscConfig+0x340>)
 80010f2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80010f4:	4b11      	ldr	r3, [pc, #68]	; (800113c <HAL_RCC_OscConfig+0x340>)
 80010f6:	2101      	movs	r1, #1
 80010f8:	430a      	orrs	r2, r1
 80010fa:	65da      	str	r2, [r3, #92]	; 0x5c
 80010fc:	e00b      	b.n	8001116 <HAL_RCC_OscConfig+0x31a>
 80010fe:	4b0f      	ldr	r3, [pc, #60]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8001100:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001102:	4b0e      	ldr	r3, [pc, #56]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8001104:	2101      	movs	r1, #1
 8001106:	438a      	bics	r2, r1
 8001108:	65da      	str	r2, [r3, #92]	; 0x5c
 800110a:	4b0c      	ldr	r3, [pc, #48]	; (800113c <HAL_RCC_OscConfig+0x340>)
 800110c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800110e:	4b0b      	ldr	r3, [pc, #44]	; (800113c <HAL_RCC_OscConfig+0x340>)
 8001110:	2104      	movs	r1, #4
 8001112:	438a      	bics	r2, r1
 8001114:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	689b      	ldr	r3, [r3, #8]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d028      	beq.n	8001170 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800111e:	f7ff fc27 	bl	8000970 <HAL_GetTick>
 8001122:	0003      	movs	r3, r0
 8001124:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001126:	e01d      	b.n	8001164 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001128:	f7ff fc22 	bl	8000970 <HAL_GetTick>
 800112c:	0002      	movs	r2, r0
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	1ad3      	subs	r3, r2, r3
 8001132:	4a0b      	ldr	r2, [pc, #44]	; (8001160 <HAL_RCC_OscConfig+0x364>)
 8001134:	4293      	cmp	r3, r2
 8001136:	d915      	bls.n	8001164 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8001138:	2303      	movs	r3, #3
 800113a:	e039      	b.n	80011b0 <HAL_RCC_OscConfig+0x3b4>
 800113c:	40021000 	.word	0x40021000
 8001140:	fffeffff 	.word	0xfffeffff
 8001144:	fffbffff 	.word	0xfffbffff
 8001148:	ffff80ff 	.word	0xffff80ff
 800114c:	ffffc7ff 	.word	0xffffc7ff
 8001150:	02dc6c00 	.word	0x02dc6c00
 8001154:	20000000 	.word	0x20000000
 8001158:	20000008 	.word	0x20000008
 800115c:	fffffeff 	.word	0xfffffeff
 8001160:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001164:	4b14      	ldr	r3, [pc, #80]	; (80011b8 <HAL_RCC_OscConfig+0x3bc>)
 8001166:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001168:	2202      	movs	r2, #2
 800116a:	4013      	ands	r3, r2
 800116c:	d0dc      	beq.n	8001128 <HAL_RCC_OscConfig+0x32c>
 800116e:	e013      	b.n	8001198 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001170:	f7ff fbfe 	bl	8000970 <HAL_GetTick>
 8001174:	0003      	movs	r3, r0
 8001176:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8001178:	e009      	b.n	800118e <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800117a:	f7ff fbf9 	bl	8000970 <HAL_GetTick>
 800117e:	0002      	movs	r2, r0
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	1ad3      	subs	r3, r2, r3
 8001184:	4a0d      	ldr	r2, [pc, #52]	; (80011bc <HAL_RCC_OscConfig+0x3c0>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d901      	bls.n	800118e <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 800118a:	2303      	movs	r3, #3
 800118c:	e010      	b.n	80011b0 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 800118e:	4b0a      	ldr	r3, [pc, #40]	; (80011b8 <HAL_RCC_OscConfig+0x3bc>)
 8001190:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001192:	2202      	movs	r2, #2
 8001194:	4013      	ands	r3, r2
 8001196:	d1f0      	bne.n	800117a <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001198:	230f      	movs	r3, #15
 800119a:	18fb      	adds	r3, r7, r3
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	2b01      	cmp	r3, #1
 80011a0:	d105      	bne.n	80011ae <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80011a2:	4b05      	ldr	r3, [pc, #20]	; (80011b8 <HAL_RCC_OscConfig+0x3bc>)
 80011a4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80011a6:	4b04      	ldr	r3, [pc, #16]	; (80011b8 <HAL_RCC_OscConfig+0x3bc>)
 80011a8:	4905      	ldr	r1, [pc, #20]	; (80011c0 <HAL_RCC_OscConfig+0x3c4>)
 80011aa:	400a      	ands	r2, r1
 80011ac:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
  return HAL_OK;
 80011ae:	2300      	movs	r3, #0
}
 80011b0:	0018      	movs	r0, r3
 80011b2:	46bd      	mov	sp, r7
 80011b4:	b006      	add	sp, #24
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	40021000 	.word	0x40021000
 80011bc:	00001388 	.word	0x00001388
 80011c0:	efffffff 	.word	0xefffffff

080011c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
 80011cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d101      	bne.n	80011d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80011d4:	2301      	movs	r3, #1
 80011d6:	e0e9      	b.n	80013ac <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80011d8:	4b76      	ldr	r3, [pc, #472]	; (80013b4 <HAL_RCC_ClockConfig+0x1f0>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	2207      	movs	r2, #7
 80011de:	4013      	ands	r3, r2
 80011e0:	683a      	ldr	r2, [r7, #0]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d91e      	bls.n	8001224 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011e6:	4b73      	ldr	r3, [pc, #460]	; (80013b4 <HAL_RCC_ClockConfig+0x1f0>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	2207      	movs	r2, #7
 80011ec:	4393      	bics	r3, r2
 80011ee:	0019      	movs	r1, r3
 80011f0:	4b70      	ldr	r3, [pc, #448]	; (80013b4 <HAL_RCC_ClockConfig+0x1f0>)
 80011f2:	683a      	ldr	r2, [r7, #0]
 80011f4:	430a      	orrs	r2, r1
 80011f6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80011f8:	f7ff fbba 	bl	8000970 <HAL_GetTick>
 80011fc:	0003      	movs	r3, r0
 80011fe:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001200:	e009      	b.n	8001216 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001202:	f7ff fbb5 	bl	8000970 <HAL_GetTick>
 8001206:	0002      	movs	r2, r0
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	1ad3      	subs	r3, r2, r3
 800120c:	4a6a      	ldr	r2, [pc, #424]	; (80013b8 <HAL_RCC_ClockConfig+0x1f4>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d901      	bls.n	8001216 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001212:	2303      	movs	r3, #3
 8001214:	e0ca      	b.n	80013ac <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001216:	4b67      	ldr	r3, [pc, #412]	; (80013b4 <HAL_RCC_ClockConfig+0x1f0>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	2207      	movs	r2, #7
 800121c:	4013      	ands	r3, r2
 800121e:	683a      	ldr	r2, [r7, #0]
 8001220:	429a      	cmp	r2, r3
 8001222:	d1ee      	bne.n	8001202 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	2202      	movs	r2, #2
 800122a:	4013      	ands	r3, r2
 800122c:	d017      	beq.n	800125e <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	2204      	movs	r2, #4
 8001234:	4013      	ands	r3, r2
 8001236:	d008      	beq.n	800124a <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001238:	4b60      	ldr	r3, [pc, #384]	; (80013bc <HAL_RCC_ClockConfig+0x1f8>)
 800123a:	689b      	ldr	r3, [r3, #8]
 800123c:	4a60      	ldr	r2, [pc, #384]	; (80013c0 <HAL_RCC_ClockConfig+0x1fc>)
 800123e:	401a      	ands	r2, r3
 8001240:	4b5e      	ldr	r3, [pc, #376]	; (80013bc <HAL_RCC_ClockConfig+0x1f8>)
 8001242:	21b0      	movs	r1, #176	; 0xb0
 8001244:	0109      	lsls	r1, r1, #4
 8001246:	430a      	orrs	r2, r1
 8001248:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800124a:	4b5c      	ldr	r3, [pc, #368]	; (80013bc <HAL_RCC_ClockConfig+0x1f8>)
 800124c:	689b      	ldr	r3, [r3, #8]
 800124e:	4a5d      	ldr	r2, [pc, #372]	; (80013c4 <HAL_RCC_ClockConfig+0x200>)
 8001250:	4013      	ands	r3, r2
 8001252:	0019      	movs	r1, r3
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	68da      	ldr	r2, [r3, #12]
 8001258:	4b58      	ldr	r3, [pc, #352]	; (80013bc <HAL_RCC_ClockConfig+0x1f8>)
 800125a:	430a      	orrs	r2, r1
 800125c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	2201      	movs	r2, #1
 8001264:	4013      	ands	r3, r2
 8001266:	d055      	beq.n	8001314 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 8001268:	4b54      	ldr	r3, [pc, #336]	; (80013bc <HAL_RCC_ClockConfig+0x1f8>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	221c      	movs	r2, #28
 800126e:	4393      	bics	r3, r2
 8001270:	0019      	movs	r1, r3
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	689a      	ldr	r2, [r3, #8]
 8001276:	4b51      	ldr	r3, [pc, #324]	; (80013bc <HAL_RCC_ClockConfig+0x1f8>)
 8001278:	430a      	orrs	r2, r1
 800127a:	601a      	str	r2, [r3, #0]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	2b01      	cmp	r3, #1
 8001282:	d107      	bne.n	8001294 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001284:	4b4d      	ldr	r3, [pc, #308]	; (80013bc <HAL_RCC_ClockConfig+0x1f8>)
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	2380      	movs	r3, #128	; 0x80
 800128a:	029b      	lsls	r3, r3, #10
 800128c:	4013      	ands	r3, r2
 800128e:	d11f      	bne.n	80012d0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001290:	2301      	movs	r3, #1
 8001292:	e08b      	b.n	80013ac <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d107      	bne.n	80012ac <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800129c:	4b47      	ldr	r3, [pc, #284]	; (80013bc <HAL_RCC_ClockConfig+0x1f8>)
 800129e:	681a      	ldr	r2, [r3, #0]
 80012a0:	2380      	movs	r3, #128	; 0x80
 80012a2:	00db      	lsls	r3, r3, #3
 80012a4:	4013      	ands	r3, r2
 80012a6:	d113      	bne.n	80012d0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80012a8:	2301      	movs	r3, #1
 80012aa:	e07f      	b.n	80013ac <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	2b03      	cmp	r3, #3
 80012b2:	d106      	bne.n	80012c2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80012b4:	4b41      	ldr	r3, [pc, #260]	; (80013bc <HAL_RCC_ClockConfig+0x1f8>)
 80012b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012b8:	2202      	movs	r2, #2
 80012ba:	4013      	ands	r3, r2
 80012bc:	d108      	bne.n	80012d0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	e074      	b.n	80013ac <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80012c2:	4b3e      	ldr	r3, [pc, #248]	; (80013bc <HAL_RCC_ClockConfig+0x1f8>)
 80012c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012c6:	2202      	movs	r2, #2
 80012c8:	4013      	ands	r3, r2
 80012ca:	d101      	bne.n	80012d0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80012cc:	2301      	movs	r3, #1
 80012ce:	e06d      	b.n	80013ac <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80012d0:	4b3a      	ldr	r3, [pc, #232]	; (80013bc <HAL_RCC_ClockConfig+0x1f8>)
 80012d2:	689b      	ldr	r3, [r3, #8]
 80012d4:	2207      	movs	r2, #7
 80012d6:	4393      	bics	r3, r2
 80012d8:	0019      	movs	r1, r3
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	685a      	ldr	r2, [r3, #4]
 80012de:	4b37      	ldr	r3, [pc, #220]	; (80013bc <HAL_RCC_ClockConfig+0x1f8>)
 80012e0:	430a      	orrs	r2, r1
 80012e2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80012e4:	f7ff fb44 	bl	8000970 <HAL_GetTick>
 80012e8:	0003      	movs	r3, r0
 80012ea:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012ec:	e009      	b.n	8001302 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80012ee:	f7ff fb3f 	bl	8000970 <HAL_GetTick>
 80012f2:	0002      	movs	r2, r0
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	1ad3      	subs	r3, r2, r3
 80012f8:	4a2f      	ldr	r2, [pc, #188]	; (80013b8 <HAL_RCC_ClockConfig+0x1f4>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d901      	bls.n	8001302 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80012fe:	2303      	movs	r3, #3
 8001300:	e054      	b.n	80013ac <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001302:	4b2e      	ldr	r3, [pc, #184]	; (80013bc <HAL_RCC_ClockConfig+0x1f8>)
 8001304:	689b      	ldr	r3, [r3, #8]
 8001306:	2238      	movs	r2, #56	; 0x38
 8001308:	401a      	ands	r2, r3
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	00db      	lsls	r3, r3, #3
 8001310:	429a      	cmp	r2, r3
 8001312:	d1ec      	bne.n	80012ee <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001314:	4b27      	ldr	r3, [pc, #156]	; (80013b4 <HAL_RCC_ClockConfig+0x1f0>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2207      	movs	r2, #7
 800131a:	4013      	ands	r3, r2
 800131c:	683a      	ldr	r2, [r7, #0]
 800131e:	429a      	cmp	r2, r3
 8001320:	d21e      	bcs.n	8001360 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001322:	4b24      	ldr	r3, [pc, #144]	; (80013b4 <HAL_RCC_ClockConfig+0x1f0>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	2207      	movs	r2, #7
 8001328:	4393      	bics	r3, r2
 800132a:	0019      	movs	r1, r3
 800132c:	4b21      	ldr	r3, [pc, #132]	; (80013b4 <HAL_RCC_ClockConfig+0x1f0>)
 800132e:	683a      	ldr	r2, [r7, #0]
 8001330:	430a      	orrs	r2, r1
 8001332:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001334:	f7ff fb1c 	bl	8000970 <HAL_GetTick>
 8001338:	0003      	movs	r3, r0
 800133a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800133c:	e009      	b.n	8001352 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800133e:	f7ff fb17 	bl	8000970 <HAL_GetTick>
 8001342:	0002      	movs	r2, r0
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	1ad3      	subs	r3, r2, r3
 8001348:	4a1b      	ldr	r2, [pc, #108]	; (80013b8 <HAL_RCC_ClockConfig+0x1f4>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d901      	bls.n	8001352 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800134e:	2303      	movs	r3, #3
 8001350:	e02c      	b.n	80013ac <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001352:	4b18      	ldr	r3, [pc, #96]	; (80013b4 <HAL_RCC_ClockConfig+0x1f0>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	2207      	movs	r2, #7
 8001358:	4013      	ands	r3, r2
 800135a:	683a      	ldr	r2, [r7, #0]
 800135c:	429a      	cmp	r2, r3
 800135e:	d1ee      	bne.n	800133e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	2204      	movs	r2, #4
 8001366:	4013      	ands	r3, r2
 8001368:	d009      	beq.n	800137e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800136a:	4b14      	ldr	r3, [pc, #80]	; (80013bc <HAL_RCC_ClockConfig+0x1f8>)
 800136c:	689b      	ldr	r3, [r3, #8]
 800136e:	4a16      	ldr	r2, [pc, #88]	; (80013c8 <HAL_RCC_ClockConfig+0x204>)
 8001370:	4013      	ands	r3, r2
 8001372:	0019      	movs	r1, r3
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	691a      	ldr	r2, [r3, #16]
 8001378:	4b10      	ldr	r3, [pc, #64]	; (80013bc <HAL_RCC_ClockConfig+0x1f8>)
 800137a:	430a      	orrs	r2, r1
 800137c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800137e:	f000 f82b 	bl	80013d8 <HAL_RCC_GetSysClockFreq>
 8001382:	0001      	movs	r1, r0
 8001384:	4b0d      	ldr	r3, [pc, #52]	; (80013bc <HAL_RCC_ClockConfig+0x1f8>)
 8001386:	689b      	ldr	r3, [r3, #8]
 8001388:	0a1b      	lsrs	r3, r3, #8
 800138a:	220f      	movs	r2, #15
 800138c:	401a      	ands	r2, r3
 800138e:	4b0f      	ldr	r3, [pc, #60]	; (80013cc <HAL_RCC_ClockConfig+0x208>)
 8001390:	0092      	lsls	r2, r2, #2
 8001392:	58d3      	ldr	r3, [r2, r3]
 8001394:	221f      	movs	r2, #31
 8001396:	4013      	ands	r3, r2
 8001398:	000a      	movs	r2, r1
 800139a:	40da      	lsrs	r2, r3
 800139c:	4b0c      	ldr	r3, [pc, #48]	; (80013d0 <HAL_RCC_ClockConfig+0x20c>)
 800139e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80013a0:	4b0c      	ldr	r3, [pc, #48]	; (80013d4 <HAL_RCC_ClockConfig+0x210>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	0018      	movs	r0, r3
 80013a6:	f7ff fa87 	bl	80008b8 <HAL_InitTick>
 80013aa:	0003      	movs	r3, r0
}
 80013ac:	0018      	movs	r0, r3
 80013ae:	46bd      	mov	sp, r7
 80013b0:	b004      	add	sp, #16
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	40022000 	.word	0x40022000
 80013b8:	00001388 	.word	0x00001388
 80013bc:	40021000 	.word	0x40021000
 80013c0:	ffff84ff 	.word	0xffff84ff
 80013c4:	fffff0ff 	.word	0xfffff0ff
 80013c8:	ffff8fff 	.word	0xffff8fff
 80013cc:	08001e18 	.word	0x08001e18
 80013d0:	20000000 	.word	0x20000000
 80013d4:	20000008 	.word	0x20000008

080013d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80013de:	4b1c      	ldr	r3, [pc, #112]	; (8001450 <HAL_RCC_GetSysClockFreq+0x78>)
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	2238      	movs	r2, #56	; 0x38
 80013e4:	4013      	ands	r3, r2
 80013e6:	d10f      	bne.n	8001408 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80013e8:	4b19      	ldr	r3, [pc, #100]	; (8001450 <HAL_RCC_GetSysClockFreq+0x78>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	0adb      	lsrs	r3, r3, #11
 80013ee:	2207      	movs	r2, #7
 80013f0:	4013      	ands	r3, r2
 80013f2:	2201      	movs	r2, #1
 80013f4:	409a      	lsls	r2, r3
 80013f6:	0013      	movs	r3, r2
 80013f8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80013fa:	6839      	ldr	r1, [r7, #0]
 80013fc:	4815      	ldr	r0, [pc, #84]	; (8001454 <HAL_RCC_GetSysClockFreq+0x7c>)
 80013fe:	f7fe fe83 	bl	8000108 <__udivsi3>
 8001402:	0003      	movs	r3, r0
 8001404:	607b      	str	r3, [r7, #4]
 8001406:	e01e      	b.n	8001446 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001408:	4b11      	ldr	r3, [pc, #68]	; (8001450 <HAL_RCC_GetSysClockFreq+0x78>)
 800140a:	689b      	ldr	r3, [r3, #8]
 800140c:	2238      	movs	r2, #56	; 0x38
 800140e:	4013      	ands	r3, r2
 8001410:	2b08      	cmp	r3, #8
 8001412:	d102      	bne.n	800141a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001414:	4b10      	ldr	r3, [pc, #64]	; (8001458 <HAL_RCC_GetSysClockFreq+0x80>)
 8001416:	607b      	str	r3, [r7, #4]
 8001418:	e015      	b.n	8001446 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 800141a:	4b0d      	ldr	r3, [pc, #52]	; (8001450 <HAL_RCC_GetSysClockFreq+0x78>)
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	2238      	movs	r2, #56	; 0x38
 8001420:	4013      	ands	r3, r2
 8001422:	2b20      	cmp	r3, #32
 8001424:	d103      	bne.n	800142e <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001426:	2380      	movs	r3, #128	; 0x80
 8001428:	021b      	lsls	r3, r3, #8
 800142a:	607b      	str	r3, [r7, #4]
 800142c:	e00b      	b.n	8001446 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800142e:	4b08      	ldr	r3, [pc, #32]	; (8001450 <HAL_RCC_GetSysClockFreq+0x78>)
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	2238      	movs	r2, #56	; 0x38
 8001434:	4013      	ands	r3, r2
 8001436:	2b18      	cmp	r3, #24
 8001438:	d103      	bne.n	8001442 <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800143a:	23fa      	movs	r3, #250	; 0xfa
 800143c:	01db      	lsls	r3, r3, #7
 800143e:	607b      	str	r3, [r7, #4]
 8001440:	e001      	b.n	8001446 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else
  {
    sysclockfreq = 0U;
 8001442:	2300      	movs	r3, #0
 8001444:	607b      	str	r3, [r7, #4]
  }

  return sysclockfreq;
 8001446:	687b      	ldr	r3, [r7, #4]
}
 8001448:	0018      	movs	r0, r3
 800144a:	46bd      	mov	sp, r7
 800144c:	b002      	add	sp, #8
 800144e:	bd80      	pop	{r7, pc}
 8001450:	40021000 	.word	0x40021000
 8001454:	02dc6c00 	.word	0x02dc6c00
 8001458:	007a1200 	.word	0x007a1200

0800145c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to RTC domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b086      	sub	sp, #24
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001464:	2313      	movs	r3, #19
 8001466:	18fb      	adds	r3, r7, r3
 8001468:	2200      	movs	r2, #0
 800146a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800146c:	2312      	movs	r3, #18
 800146e:	18fb      	adds	r3, r7, r3
 8001470:	2200      	movs	r2, #0
 8001472:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681a      	ldr	r2, [r3, #0]
 8001478:	2380      	movs	r3, #128	; 0x80
 800147a:	029b      	lsls	r3, r3, #10
 800147c:	4013      	ands	r3, r2
 800147e:	d100      	bne.n	8001482 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001480:	e079      	b.n	8001576 <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001482:	2011      	movs	r0, #17
 8001484:	183b      	adds	r3, r7, r0
 8001486:	2200      	movs	r2, #0
 8001488:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800148a:	4b64      	ldr	r3, [pc, #400]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800148c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800148e:	2380      	movs	r3, #128	; 0x80
 8001490:	055b      	lsls	r3, r3, #21
 8001492:	4013      	ands	r3, r2
 8001494:	d110      	bne.n	80014b8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001496:	4b61      	ldr	r3, [pc, #388]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001498:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800149a:	4b60      	ldr	r3, [pc, #384]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800149c:	2180      	movs	r1, #128	; 0x80
 800149e:	0549      	lsls	r1, r1, #21
 80014a0:	430a      	orrs	r2, r1
 80014a2:	63da      	str	r2, [r3, #60]	; 0x3c
 80014a4:	4b5d      	ldr	r3, [pc, #372]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80014a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80014a8:	2380      	movs	r3, #128	; 0x80
 80014aa:	055b      	lsls	r3, r3, #21
 80014ac:	4013      	ands	r3, r2
 80014ae:	60bb      	str	r3, [r7, #8]
 80014b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014b2:	183b      	adds	r3, r7, r0
 80014b4:	2201      	movs	r2, #1
 80014b6:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 80014b8:	4b58      	ldr	r3, [pc, #352]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80014ba:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80014bc:	23c0      	movs	r3, #192	; 0xc0
 80014be:	009b      	lsls	r3, r3, #2
 80014c0:	4013      	ands	r3, r2
 80014c2:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d019      	beq.n	80014fe <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	699b      	ldr	r3, [r3, #24]
 80014ce:	697a      	ldr	r2, [r7, #20]
 80014d0:	429a      	cmp	r2, r3
 80014d2:	d014      	beq.n	80014fe <HAL_RCCEx_PeriphCLKConfig+0xa2>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 80014d4:	4b51      	ldr	r3, [pc, #324]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80014d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014d8:	4a51      	ldr	r2, [pc, #324]	; (8001620 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80014da:	4013      	ands	r3, r2
 80014dc:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80014de:	4b4f      	ldr	r3, [pc, #316]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80014e0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80014e2:	4b4e      	ldr	r3, [pc, #312]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80014e4:	2180      	movs	r1, #128	; 0x80
 80014e6:	0249      	lsls	r1, r1, #9
 80014e8:	430a      	orrs	r2, r1
 80014ea:	65da      	str	r2, [r3, #92]	; 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 80014ec:	4b4b      	ldr	r3, [pc, #300]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80014ee:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80014f0:	4b4a      	ldr	r3, [pc, #296]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80014f2:	494c      	ldr	r1, [pc, #304]	; (8001624 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80014f4:	400a      	ands	r2, r1
 80014f6:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 80014f8:	4b48      	ldr	r3, [pc, #288]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80014fa:	697a      	ldr	r2, [r7, #20]
 80014fc:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	2201      	movs	r2, #1
 8001502:	4013      	ands	r3, r2
 8001504:	d016      	beq.n	8001534 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001506:	f7ff fa33 	bl	8000970 <HAL_GetTick>
 800150a:	0003      	movs	r3, r0
 800150c:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800150e:	e00c      	b.n	800152a <HAL_RCCEx_PeriphCLKConfig+0xce>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001510:	f7ff fa2e 	bl	8000970 <HAL_GetTick>
 8001514:	0002      	movs	r2, r0
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	1ad3      	subs	r3, r2, r3
 800151a:	4a43      	ldr	r2, [pc, #268]	; (8001628 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d904      	bls.n	800152a <HAL_RCCEx_PeriphCLKConfig+0xce>
        {
          ret = HAL_TIMEOUT;
 8001520:	2313      	movs	r3, #19
 8001522:	18fb      	adds	r3, r7, r3
 8001524:	2203      	movs	r2, #3
 8001526:	701a      	strb	r2, [r3, #0]
          break;
 8001528:	e004      	b.n	8001534 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800152a:	4b3c      	ldr	r3, [pc, #240]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800152c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800152e:	2202      	movs	r2, #2
 8001530:	4013      	ands	r3, r2
 8001532:	d0ed      	beq.n	8001510 <HAL_RCCEx_PeriphCLKConfig+0xb4>
        }
      }
    }

    if (ret == HAL_OK)
 8001534:	2313      	movs	r3, #19
 8001536:	18fb      	adds	r3, r7, r3
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d10a      	bne.n	8001554 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800153e:	4b37      	ldr	r3, [pc, #220]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001540:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001542:	4a37      	ldr	r2, [pc, #220]	; (8001620 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001544:	4013      	ands	r3, r2
 8001546:	0019      	movs	r1, r3
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	699a      	ldr	r2, [r3, #24]
 800154c:	4b33      	ldr	r3, [pc, #204]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800154e:	430a      	orrs	r2, r1
 8001550:	65da      	str	r2, [r3, #92]	; 0x5c
 8001552:	e005      	b.n	8001560 <HAL_RCCEx_PeriphCLKConfig+0x104>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001554:	2312      	movs	r3, #18
 8001556:	18fb      	adds	r3, r7, r3
 8001558:	2213      	movs	r2, #19
 800155a:	18ba      	adds	r2, r7, r2
 800155c:	7812      	ldrb	r2, [r2, #0]
 800155e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001560:	2311      	movs	r3, #17
 8001562:	18fb      	adds	r3, r7, r3
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	2b01      	cmp	r3, #1
 8001568:	d105      	bne.n	8001576 <HAL_RCCEx_PeriphCLKConfig+0x11a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800156a:	4b2c      	ldr	r3, [pc, #176]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800156c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800156e:	4b2b      	ldr	r3, [pc, #172]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001570:	492e      	ldr	r1, [pc, #184]	; (800162c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001572:	400a      	ands	r2, r1
 8001574:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	2201      	movs	r2, #1
 800157c:	4013      	ands	r3, r2
 800157e:	d009      	beq.n	8001594 <HAL_RCCEx_PeriphCLKConfig+0x138>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001580:	4b26      	ldr	r3, [pc, #152]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001582:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001584:	2203      	movs	r2, #3
 8001586:	4393      	bics	r3, r2
 8001588:	0019      	movs	r1, r3
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	689a      	ldr	r2, [r3, #8]
 800158e:	4b23      	ldr	r3, [pc, #140]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001590:	430a      	orrs	r2, r1
 8001592:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	2240      	movs	r2, #64	; 0x40
 800159a:	4013      	ands	r3, r2
 800159c:	d009      	beq.n	80015b2 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800159e:	4b1f      	ldr	r3, [pc, #124]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80015a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015a2:	4a23      	ldr	r2, [pc, #140]	; (8001630 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80015a4:	4013      	ands	r3, r2
 80015a6:	0019      	movs	r1, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	68da      	ldr	r2, [r3, #12]
 80015ac:	4b1b      	ldr	r3, [pc, #108]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80015ae:	430a      	orrs	r2, r1
 80015b0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	2380      	movs	r3, #128	; 0x80
 80015b8:	01db      	lsls	r3, r3, #7
 80015ba:	4013      	ands	r3, r2
 80015bc:	d008      	beq.n	80015d0 <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80015be:	4b17      	ldr	r3, [pc, #92]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80015c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015c2:	009b      	lsls	r3, r3, #2
 80015c4:	0899      	lsrs	r1, r3, #2
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	695a      	ldr	r2, [r3, #20]
 80015ca:	4b14      	ldr	r3, [pc, #80]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80015cc:	430a      	orrs	r2, r1
 80015ce:	655a      	str	r2, [r3, #84]	; 0x54

  }

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	2380      	movs	r3, #128	; 0x80
 80015d6:	011b      	lsls	r3, r3, #4
 80015d8:	4013      	ands	r3, r2
 80015da:	d009      	beq.n	80015f0 <HAL_RCCEx_PeriphCLKConfig+0x194>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80015dc:	4b0f      	ldr	r3, [pc, #60]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80015de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015e0:	4a14      	ldr	r2, [pc, #80]	; (8001634 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80015e2:	4013      	ands	r3, r2
 80015e4:	0019      	movs	r1, r3
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	691a      	ldr	r2, [r3, #16]
 80015ea:	4b0c      	ldr	r3, [pc, #48]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80015ec:	430a      	orrs	r2, r1
 80015ee:	655a      	str	r2, [r3, #84]	; 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	da09      	bge.n	800160c <HAL_RCCEx_PeriphCLKConfig+0x1b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 80015f8:	4b08      	ldr	r3, [pc, #32]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	22e0      	movs	r2, #224	; 0xe0
 80015fe:	4393      	bics	r3, r2
 8001600:	0019      	movs	r1, r3
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	685a      	ldr	r2, [r3, #4]
 8001606:	4b05      	ldr	r3, [pc, #20]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001608:	430a      	orrs	r2, r1
 800160a:	601a      	str	r2, [r3, #0]
  }
  return status;
 800160c:	2312      	movs	r3, #18
 800160e:	18fb      	adds	r3, r7, r3
 8001610:	781b      	ldrb	r3, [r3, #0]
}
 8001612:	0018      	movs	r0, r3
 8001614:	46bd      	mov	sp, r7
 8001616:	b006      	add	sp, #24
 8001618:	bd80      	pop	{r7, pc}
 800161a:	46c0      	nop			; (mov r8, r8)
 800161c:	40021000 	.word	0x40021000
 8001620:	fffffcff 	.word	0xfffffcff
 8001624:	fffeffff 	.word	0xfffeffff
 8001628:	00001388 	.word	0x00001388
 800162c:	efffffff 	.word	0xefffffff
 8001630:	ffffcfff 	.word	0xffffcfff
 8001634:	ffff3fff 	.word	0xffff3fff

08001638 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b084      	sub	sp, #16
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d101      	bne.n	800164a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	e0a8      	b.n	800179c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800164e:	2b00      	cmp	r3, #0
 8001650:	d109      	bne.n	8001666 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	685a      	ldr	r2, [r3, #4]
 8001656:	2382      	movs	r3, #130	; 0x82
 8001658:	005b      	lsls	r3, r3, #1
 800165a:	429a      	cmp	r2, r3
 800165c:	d009      	beq.n	8001672 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2200      	movs	r2, #0
 8001662:	61da      	str	r2, [r3, #28]
 8001664:	e005      	b.n	8001672 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2200      	movs	r2, #0
 800166a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2200      	movs	r2, #0
 8001670:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2200      	movs	r2, #0
 8001676:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	225d      	movs	r2, #93	; 0x5d
 800167c:	5c9b      	ldrb	r3, [r3, r2]
 800167e:	b2db      	uxtb	r3, r3
 8001680:	2b00      	cmp	r3, #0
 8001682:	d107      	bne.n	8001694 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	225c      	movs	r2, #92	; 0x5c
 8001688:	2100      	movs	r1, #0
 800168a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	0018      	movs	r0, r3
 8001690:	f7fe fec4 	bl	800041c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	225d      	movs	r2, #93	; 0x5d
 8001698:	2102      	movs	r1, #2
 800169a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	2140      	movs	r1, #64	; 0x40
 80016a8:	438a      	bics	r2, r1
 80016aa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	68da      	ldr	r2, [r3, #12]
 80016b0:	23e0      	movs	r3, #224	; 0xe0
 80016b2:	00db      	lsls	r3, r3, #3
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d902      	bls.n	80016be <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80016b8:	2300      	movs	r3, #0
 80016ba:	60fb      	str	r3, [r7, #12]
 80016bc:	e002      	b.n	80016c4 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80016be:	2380      	movs	r3, #128	; 0x80
 80016c0:	015b      	lsls	r3, r3, #5
 80016c2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	68da      	ldr	r2, [r3, #12]
 80016c8:	23f0      	movs	r3, #240	; 0xf0
 80016ca:	011b      	lsls	r3, r3, #4
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d008      	beq.n	80016e2 <HAL_SPI_Init+0xaa>
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	68da      	ldr	r2, [r3, #12]
 80016d4:	23e0      	movs	r3, #224	; 0xe0
 80016d6:	00db      	lsls	r3, r3, #3
 80016d8:	429a      	cmp	r2, r3
 80016da:	d002      	beq.n	80016e2 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2200      	movs	r2, #0
 80016e0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	685a      	ldr	r2, [r3, #4]
 80016e6:	2382      	movs	r3, #130	; 0x82
 80016e8:	005b      	lsls	r3, r3, #1
 80016ea:	401a      	ands	r2, r3
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6899      	ldr	r1, [r3, #8]
 80016f0:	2384      	movs	r3, #132	; 0x84
 80016f2:	021b      	lsls	r3, r3, #8
 80016f4:	400b      	ands	r3, r1
 80016f6:	431a      	orrs	r2, r3
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	691b      	ldr	r3, [r3, #16]
 80016fc:	2102      	movs	r1, #2
 80016fe:	400b      	ands	r3, r1
 8001700:	431a      	orrs	r2, r3
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	695b      	ldr	r3, [r3, #20]
 8001706:	2101      	movs	r1, #1
 8001708:	400b      	ands	r3, r1
 800170a:	431a      	orrs	r2, r3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6999      	ldr	r1, [r3, #24]
 8001710:	2380      	movs	r3, #128	; 0x80
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	400b      	ands	r3, r1
 8001716:	431a      	orrs	r2, r3
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	69db      	ldr	r3, [r3, #28]
 800171c:	2138      	movs	r1, #56	; 0x38
 800171e:	400b      	ands	r3, r1
 8001720:	431a      	orrs	r2, r3
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6a1b      	ldr	r3, [r3, #32]
 8001726:	2180      	movs	r1, #128	; 0x80
 8001728:	400b      	ands	r3, r1
 800172a:	431a      	orrs	r2, r3
 800172c:	0011      	movs	r1, r2
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001732:	2380      	movs	r3, #128	; 0x80
 8001734:	019b      	lsls	r3, r3, #6
 8001736:	401a      	ands	r2, r3
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	430a      	orrs	r2, r1
 800173e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	699b      	ldr	r3, [r3, #24]
 8001744:	0c1b      	lsrs	r3, r3, #16
 8001746:	2204      	movs	r2, #4
 8001748:	401a      	ands	r2, r3
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800174e:	2110      	movs	r1, #16
 8001750:	400b      	ands	r3, r1
 8001752:	431a      	orrs	r2, r3
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001758:	2108      	movs	r1, #8
 800175a:	400b      	ands	r3, r1
 800175c:	431a      	orrs	r2, r3
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	68d9      	ldr	r1, [r3, #12]
 8001762:	23f0      	movs	r3, #240	; 0xf0
 8001764:	011b      	lsls	r3, r3, #4
 8001766:	400b      	ands	r3, r1
 8001768:	431a      	orrs	r2, r3
 800176a:	0011      	movs	r1, r2
 800176c:	68fa      	ldr	r2, [r7, #12]
 800176e:	2380      	movs	r3, #128	; 0x80
 8001770:	015b      	lsls	r3, r3, #5
 8001772:	401a      	ands	r2, r3
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	430a      	orrs	r2, r1
 800177a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	69da      	ldr	r2, [r3, #28]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4907      	ldr	r1, [pc, #28]	; (80017a4 <HAL_SPI_Init+0x16c>)
 8001788:	400a      	ands	r2, r1
 800178a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2200      	movs	r2, #0
 8001790:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	225d      	movs	r2, #93	; 0x5d
 8001796:	2101      	movs	r1, #1
 8001798:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800179a:	2300      	movs	r3, #0
}
 800179c:	0018      	movs	r0, r3
 800179e:	46bd      	mov	sp, r7
 80017a0:	b004      	add	sp, #16
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	fffff7ff 	.word	0xfffff7ff

080017a8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b088      	sub	sp, #32
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	60f8      	str	r0, [r7, #12]
 80017b0:	60b9      	str	r1, [r7, #8]
 80017b2:	603b      	str	r3, [r7, #0]
 80017b4:	1dbb      	adds	r3, r7, #6
 80017b6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80017b8:	231f      	movs	r3, #31
 80017ba:	18fb      	adds	r3, r7, r3
 80017bc:	2200      	movs	r2, #0
 80017be:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	225c      	movs	r2, #92	; 0x5c
 80017c4:	5c9b      	ldrb	r3, [r3, r2]
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	d101      	bne.n	80017ce <HAL_SPI_Transmit+0x26>
 80017ca:	2302      	movs	r3, #2
 80017cc:	e171      	b.n	8001ab2 <HAL_SPI_Transmit+0x30a>
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	225c      	movs	r2, #92	; 0x5c
 80017d2:	2101      	movs	r1, #1
 80017d4:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80017d6:	f7ff f8cb 	bl	8000970 <HAL_GetTick>
 80017da:	0003      	movs	r3, r0
 80017dc:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80017de:	2316      	movs	r3, #22
 80017e0:	18fb      	adds	r3, r7, r3
 80017e2:	1dba      	adds	r2, r7, #6
 80017e4:	8812      	ldrh	r2, [r2, #0]
 80017e6:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	225d      	movs	r2, #93	; 0x5d
 80017ec:	5c9b      	ldrb	r3, [r3, r2]
 80017ee:	b2db      	uxtb	r3, r3
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d004      	beq.n	80017fe <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80017f4:	231f      	movs	r3, #31
 80017f6:	18fb      	adds	r3, r7, r3
 80017f8:	2202      	movs	r2, #2
 80017fa:	701a      	strb	r2, [r3, #0]
    goto error;
 80017fc:	e14e      	b.n	8001a9c <HAL_SPI_Transmit+0x2f4>
  }

  if ((pData == NULL) || (Size == 0U))
 80017fe:	68bb      	ldr	r3, [r7, #8]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d003      	beq.n	800180c <HAL_SPI_Transmit+0x64>
 8001804:	1dbb      	adds	r3, r7, #6
 8001806:	881b      	ldrh	r3, [r3, #0]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d104      	bne.n	8001816 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 800180c:	231f      	movs	r3, #31
 800180e:	18fb      	adds	r3, r7, r3
 8001810:	2201      	movs	r2, #1
 8001812:	701a      	strb	r2, [r3, #0]
    goto error;
 8001814:	e142      	b.n	8001a9c <HAL_SPI_Transmit+0x2f4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	225d      	movs	r2, #93	; 0x5d
 800181a:	2103      	movs	r1, #3
 800181c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	2200      	movs	r2, #0
 8001822:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	68ba      	ldr	r2, [r7, #8]
 8001828:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	1dba      	adds	r2, r7, #6
 800182e:	8812      	ldrh	r2, [r2, #0]
 8001830:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	1dba      	adds	r2, r7, #6
 8001836:	8812      	ldrh	r2, [r2, #0]
 8001838:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	2200      	movs	r2, #0
 800183e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	2244      	movs	r2, #68	; 0x44
 8001844:	2100      	movs	r1, #0
 8001846:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	2246      	movs	r2, #70	; 0x46
 800184c:	2100      	movs	r1, #0
 800184e:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	2200      	movs	r2, #0
 8001854:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	2200      	movs	r2, #0
 800185a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	689a      	ldr	r2, [r3, #8]
 8001860:	2380      	movs	r3, #128	; 0x80
 8001862:	021b      	lsls	r3, r3, #8
 8001864:	429a      	cmp	r2, r3
 8001866:	d110      	bne.n	800188a <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	2140      	movs	r1, #64	; 0x40
 8001874:	438a      	bics	r2, r1
 8001876:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	681a      	ldr	r2, [r3, #0]
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	2180      	movs	r1, #128	; 0x80
 8001884:	01c9      	lsls	r1, r1, #7
 8001886:	430a      	orrs	r2, r1
 8001888:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	2240      	movs	r2, #64	; 0x40
 8001892:	4013      	ands	r3, r2
 8001894:	2b40      	cmp	r3, #64	; 0x40
 8001896:	d007      	beq.n	80018a8 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	2140      	movs	r1, #64	; 0x40
 80018a4:	430a      	orrs	r2, r1
 80018a6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	68da      	ldr	r2, [r3, #12]
 80018ac:	23e0      	movs	r3, #224	; 0xe0
 80018ae:	00db      	lsls	r3, r3, #3
 80018b0:	429a      	cmp	r2, r3
 80018b2:	d94e      	bls.n	8001952 <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d004      	beq.n	80018c6 <HAL_SPI_Transmit+0x11e>
 80018bc:	2316      	movs	r3, #22
 80018be:	18fb      	adds	r3, r7, r3
 80018c0:	881b      	ldrh	r3, [r3, #0]
 80018c2:	2b01      	cmp	r3, #1
 80018c4:	d13f      	bne.n	8001946 <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018ca:	881a      	ldrh	r2, [r3, #0]
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018d6:	1c9a      	adds	r2, r3, #2
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80018e0:	b29b      	uxth	r3, r3
 80018e2:	3b01      	subs	r3, #1
 80018e4:	b29a      	uxth	r2, r3
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80018ea:	e02c      	b.n	8001946 <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	2202      	movs	r2, #2
 80018f4:	4013      	ands	r3, r2
 80018f6:	2b02      	cmp	r3, #2
 80018f8:	d112      	bne.n	8001920 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018fe:	881a      	ldrh	r2, [r3, #0]
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800190a:	1c9a      	adds	r2, r3, #2
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001914:	b29b      	uxth	r3, r3
 8001916:	3b01      	subs	r3, #1
 8001918:	b29a      	uxth	r2, r3
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800191e:	e012      	b.n	8001946 <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001920:	f7ff f826 	bl	8000970 <HAL_GetTick>
 8001924:	0002      	movs	r2, r0
 8001926:	69bb      	ldr	r3, [r7, #24]
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	683a      	ldr	r2, [r7, #0]
 800192c:	429a      	cmp	r2, r3
 800192e:	d802      	bhi.n	8001936 <HAL_SPI_Transmit+0x18e>
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	3301      	adds	r3, #1
 8001934:	d102      	bne.n	800193c <HAL_SPI_Transmit+0x194>
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d104      	bne.n	8001946 <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 800193c:	231f      	movs	r3, #31
 800193e:	18fb      	adds	r3, r7, r3
 8001940:	2203      	movs	r2, #3
 8001942:	701a      	strb	r2, [r3, #0]
          goto error;
 8001944:	e0aa      	b.n	8001a9c <HAL_SPI_Transmit+0x2f4>
    while (hspi->TxXferCount > 0U)
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800194a:	b29b      	uxth	r3, r3
 800194c:	2b00      	cmp	r3, #0
 800194e:	d1cd      	bne.n	80018ec <HAL_SPI_Transmit+0x144>
 8001950:	e080      	b.n	8001a54 <HAL_SPI_Transmit+0x2ac>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d005      	beq.n	8001966 <HAL_SPI_Transmit+0x1be>
 800195a:	2316      	movs	r3, #22
 800195c:	18fb      	adds	r3, r7, r3
 800195e:	881b      	ldrh	r3, [r3, #0]
 8001960:	2b01      	cmp	r3, #1
 8001962:	d000      	beq.n	8001966 <HAL_SPI_Transmit+0x1be>
 8001964:	e071      	b.n	8001a4a <HAL_SPI_Transmit+0x2a2>
    {
      if (hspi->TxXferCount > 1U)
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800196a:	b29b      	uxth	r3, r3
 800196c:	2b01      	cmp	r3, #1
 800196e:	d912      	bls.n	8001996 <HAL_SPI_Transmit+0x1ee>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001974:	881a      	ldrh	r2, [r3, #0]
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001980:	1c9a      	adds	r2, r3, #2
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800198a:	b29b      	uxth	r3, r3
 800198c:	3b02      	subs	r3, #2
 800198e:	b29a      	uxth	r2, r3
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001994:	e059      	b.n	8001a4a <HAL_SPI_Transmit+0x2a2>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	330c      	adds	r3, #12
 80019a0:	7812      	ldrb	r2, [r2, #0]
 80019a2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019a8:	1c5a      	adds	r2, r3, #1
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80019b2:	b29b      	uxth	r3, r3
 80019b4:	3b01      	subs	r3, #1
 80019b6:	b29a      	uxth	r2, r3
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80019bc:	e045      	b.n	8001a4a <HAL_SPI_Transmit+0x2a2>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	689b      	ldr	r3, [r3, #8]
 80019c4:	2202      	movs	r2, #2
 80019c6:	4013      	ands	r3, r2
 80019c8:	2b02      	cmp	r3, #2
 80019ca:	d12b      	bne.n	8001a24 <HAL_SPI_Transmit+0x27c>
      {
        if (hspi->TxXferCount > 1U)
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80019d0:	b29b      	uxth	r3, r3
 80019d2:	2b01      	cmp	r3, #1
 80019d4:	d912      	bls.n	80019fc <HAL_SPI_Transmit+0x254>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019da:	881a      	ldrh	r2, [r3, #0]
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019e6:	1c9a      	adds	r2, r3, #2
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80019f0:	b29b      	uxth	r3, r3
 80019f2:	3b02      	subs	r3, #2
 80019f4:	b29a      	uxth	r2, r3
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80019fa:	e026      	b.n	8001a4a <HAL_SPI_Transmit+0x2a2>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	330c      	adds	r3, #12
 8001a06:	7812      	ldrb	r2, [r2, #0]
 8001a08:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a0e:	1c5a      	adds	r2, r3, #1
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001a18:	b29b      	uxth	r3, r3
 8001a1a:	3b01      	subs	r3, #1
 8001a1c:	b29a      	uxth	r2, r3
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001a22:	e012      	b.n	8001a4a <HAL_SPI_Transmit+0x2a2>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001a24:	f7fe ffa4 	bl	8000970 <HAL_GetTick>
 8001a28:	0002      	movs	r2, r0
 8001a2a:	69bb      	ldr	r3, [r7, #24]
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	683a      	ldr	r2, [r7, #0]
 8001a30:	429a      	cmp	r2, r3
 8001a32:	d802      	bhi.n	8001a3a <HAL_SPI_Transmit+0x292>
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	3301      	adds	r3, #1
 8001a38:	d102      	bne.n	8001a40 <HAL_SPI_Transmit+0x298>
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d104      	bne.n	8001a4a <HAL_SPI_Transmit+0x2a2>
        {
          errorcode = HAL_TIMEOUT;
 8001a40:	231f      	movs	r3, #31
 8001a42:	18fb      	adds	r3, r7, r3
 8001a44:	2203      	movs	r2, #3
 8001a46:	701a      	strb	r2, [r3, #0]
          goto error;
 8001a48:	e028      	b.n	8001a9c <HAL_SPI_Transmit+0x2f4>
    while (hspi->TxXferCount > 0U)
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001a4e:	b29b      	uxth	r3, r3
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d1b4      	bne.n	80019be <HAL_SPI_Transmit+0x216>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001a54:	69ba      	ldr	r2, [r7, #24]
 8001a56:	6839      	ldr	r1, [r7, #0]
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	0018      	movs	r0, r3
 8001a5c:	f000 f95e 	bl	8001d1c <SPI_EndRxTxTransaction>
 8001a60:	1e03      	subs	r3, r0, #0
 8001a62:	d002      	beq.n	8001a6a <HAL_SPI_Transmit+0x2c2>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	2220      	movs	r2, #32
 8001a68:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d10a      	bne.n	8001a88 <HAL_SPI_Transmit+0x2e0>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001a72:	2300      	movs	r3, #0
 8001a74:	613b      	str	r3, [r7, #16]
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	68db      	ldr	r3, [r3, #12]
 8001a7c:	613b      	str	r3, [r7, #16]
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	689b      	ldr	r3, [r3, #8]
 8001a84:	613b      	str	r3, [r7, #16]
 8001a86:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d004      	beq.n	8001a9a <HAL_SPI_Transmit+0x2f2>
  {
    errorcode = HAL_ERROR;
 8001a90:	231f      	movs	r3, #31
 8001a92:	18fb      	adds	r3, r7, r3
 8001a94:	2201      	movs	r2, #1
 8001a96:	701a      	strb	r2, [r3, #0]
 8001a98:	e000      	b.n	8001a9c <HAL_SPI_Transmit+0x2f4>
  }

error:
 8001a9a:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	225d      	movs	r2, #93	; 0x5d
 8001aa0:	2101      	movs	r1, #1
 8001aa2:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	225c      	movs	r2, #92	; 0x5c
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8001aac:	231f      	movs	r3, #31
 8001aae:	18fb      	adds	r3, r7, r3
 8001ab0:	781b      	ldrb	r3, [r3, #0]
}
 8001ab2:	0018      	movs	r0, r3
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	b008      	add	sp, #32
 8001ab8:	bd80      	pop	{r7, pc}
	...

08001abc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b088      	sub	sp, #32
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	60f8      	str	r0, [r7, #12]
 8001ac4:	60b9      	str	r1, [r7, #8]
 8001ac6:	603b      	str	r3, [r7, #0]
 8001ac8:	1dfb      	adds	r3, r7, #7
 8001aca:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001acc:	f7fe ff50 	bl	8000970 <HAL_GetTick>
 8001ad0:	0002      	movs	r2, r0
 8001ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ad4:	1a9b      	subs	r3, r3, r2
 8001ad6:	683a      	ldr	r2, [r7, #0]
 8001ad8:	18d3      	adds	r3, r2, r3
 8001ada:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8001adc:	f7fe ff48 	bl	8000970 <HAL_GetTick>
 8001ae0:	0003      	movs	r3, r0
 8001ae2:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001ae4:	4b3a      	ldr	r3, [pc, #232]	; (8001bd0 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	015b      	lsls	r3, r3, #5
 8001aea:	0d1b      	lsrs	r3, r3, #20
 8001aec:	69fa      	ldr	r2, [r7, #28]
 8001aee:	4353      	muls	r3, r2
 8001af0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001af2:	e058      	b.n	8001ba6 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	3301      	adds	r3, #1
 8001af8:	d055      	beq.n	8001ba6 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001afa:	f7fe ff39 	bl	8000970 <HAL_GetTick>
 8001afe:	0002      	movs	r2, r0
 8001b00:	69bb      	ldr	r3, [r7, #24]
 8001b02:	1ad3      	subs	r3, r2, r3
 8001b04:	69fa      	ldr	r2, [r7, #28]
 8001b06:	429a      	cmp	r2, r3
 8001b08:	d902      	bls.n	8001b10 <SPI_WaitFlagStateUntilTimeout+0x54>
 8001b0a:	69fb      	ldr	r3, [r7, #28]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d142      	bne.n	8001b96 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	685a      	ldr	r2, [r3, #4]
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	21e0      	movs	r1, #224	; 0xe0
 8001b1c:	438a      	bics	r2, r1
 8001b1e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	685a      	ldr	r2, [r3, #4]
 8001b24:	2382      	movs	r3, #130	; 0x82
 8001b26:	005b      	lsls	r3, r3, #1
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d113      	bne.n	8001b54 <SPI_WaitFlagStateUntilTimeout+0x98>
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	689a      	ldr	r2, [r3, #8]
 8001b30:	2380      	movs	r3, #128	; 0x80
 8001b32:	021b      	lsls	r3, r3, #8
 8001b34:	429a      	cmp	r2, r3
 8001b36:	d005      	beq.n	8001b44 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	689a      	ldr	r2, [r3, #8]
 8001b3c:	2380      	movs	r3, #128	; 0x80
 8001b3e:	00db      	lsls	r3, r3, #3
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d107      	bne.n	8001b54 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	681a      	ldr	r2, [r3, #0]
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	2140      	movs	r1, #64	; 0x40
 8001b50:	438a      	bics	r2, r1
 8001b52:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001b58:	2380      	movs	r3, #128	; 0x80
 8001b5a:	019b      	lsls	r3, r3, #6
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d110      	bne.n	8001b82 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	491a      	ldr	r1, [pc, #104]	; (8001bd4 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8001b6c:	400a      	ands	r2, r1
 8001b6e:	601a      	str	r2, [r3, #0]
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	2180      	movs	r1, #128	; 0x80
 8001b7c:	0189      	lsls	r1, r1, #6
 8001b7e:	430a      	orrs	r2, r1
 8001b80:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	225d      	movs	r2, #93	; 0x5d
 8001b86:	2101      	movs	r1, #1
 8001b88:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	225c      	movs	r2, #92	; 0x5c
 8001b8e:	2100      	movs	r1, #0
 8001b90:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001b92:	2303      	movs	r3, #3
 8001b94:	e017      	b.n	8001bc6 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d101      	bne.n	8001ba0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	3b01      	subs	r3, #1
 8001ba4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	689b      	ldr	r3, [r3, #8]
 8001bac:	68ba      	ldr	r2, [r7, #8]
 8001bae:	4013      	ands	r3, r2
 8001bb0:	68ba      	ldr	r2, [r7, #8]
 8001bb2:	1ad3      	subs	r3, r2, r3
 8001bb4:	425a      	negs	r2, r3
 8001bb6:	4153      	adcs	r3, r2
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	001a      	movs	r2, r3
 8001bbc:	1dfb      	adds	r3, r7, #7
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	d197      	bne.n	8001af4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8001bc4:	2300      	movs	r3, #0
}
 8001bc6:	0018      	movs	r0, r3
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	b008      	add	sp, #32
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	46c0      	nop			; (mov r8, r8)
 8001bd0:	20000000 	.word	0x20000000
 8001bd4:	ffffdfff 	.word	0xffffdfff

08001bd8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b08a      	sub	sp, #40	; 0x28
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	60f8      	str	r0, [r7, #12]
 8001be0:	60b9      	str	r1, [r7, #8]
 8001be2:	607a      	str	r2, [r7, #4]
 8001be4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8001be6:	2317      	movs	r3, #23
 8001be8:	18fb      	adds	r3, r7, r3
 8001bea:	2200      	movs	r2, #0
 8001bec:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8001bee:	f7fe febf 	bl	8000970 <HAL_GetTick>
 8001bf2:	0002      	movs	r2, r0
 8001bf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bf6:	1a9b      	subs	r3, r3, r2
 8001bf8:	683a      	ldr	r2, [r7, #0]
 8001bfa:	18d3      	adds	r3, r2, r3
 8001bfc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8001bfe:	f7fe feb7 	bl	8000970 <HAL_GetTick>
 8001c02:	0003      	movs	r3, r0
 8001c04:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	330c      	adds	r3, #12
 8001c0c:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8001c0e:	4b41      	ldr	r3, [pc, #260]	; (8001d14 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	0013      	movs	r3, r2
 8001c14:	009b      	lsls	r3, r3, #2
 8001c16:	189b      	adds	r3, r3, r2
 8001c18:	00da      	lsls	r2, r3, #3
 8001c1a:	1ad3      	subs	r3, r2, r3
 8001c1c:	0d1b      	lsrs	r3, r3, #20
 8001c1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c20:	4353      	muls	r3, r2
 8001c22:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8001c24:	e068      	b.n	8001cf8 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8001c26:	68ba      	ldr	r2, [r7, #8]
 8001c28:	23c0      	movs	r3, #192	; 0xc0
 8001c2a:	00db      	lsls	r3, r3, #3
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d10a      	bne.n	8001c46 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d107      	bne.n	8001c46 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8001c36:	69fb      	ldr	r3, [r7, #28]
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	b2da      	uxtb	r2, r3
 8001c3c:	2117      	movs	r1, #23
 8001c3e:	187b      	adds	r3, r7, r1
 8001c40:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8001c42:	187b      	adds	r3, r7, r1
 8001c44:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	3301      	adds	r3, #1
 8001c4a:	d055      	beq.n	8001cf8 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001c4c:	f7fe fe90 	bl	8000970 <HAL_GetTick>
 8001c50:	0002      	movs	r2, r0
 8001c52:	6a3b      	ldr	r3, [r7, #32]
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d902      	bls.n	8001c62 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8001c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d142      	bne.n	8001ce8 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	685a      	ldr	r2, [r3, #4]
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	21e0      	movs	r1, #224	; 0xe0
 8001c6e:	438a      	bics	r2, r1
 8001c70:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	685a      	ldr	r2, [r3, #4]
 8001c76:	2382      	movs	r3, #130	; 0x82
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	429a      	cmp	r2, r3
 8001c7c:	d113      	bne.n	8001ca6 <SPI_WaitFifoStateUntilTimeout+0xce>
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	689a      	ldr	r2, [r3, #8]
 8001c82:	2380      	movs	r3, #128	; 0x80
 8001c84:	021b      	lsls	r3, r3, #8
 8001c86:	429a      	cmp	r2, r3
 8001c88:	d005      	beq.n	8001c96 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	689a      	ldr	r2, [r3, #8]
 8001c8e:	2380      	movs	r3, #128	; 0x80
 8001c90:	00db      	lsls	r3, r3, #3
 8001c92:	429a      	cmp	r2, r3
 8001c94:	d107      	bne.n	8001ca6 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	2140      	movs	r1, #64	; 0x40
 8001ca2:	438a      	bics	r2, r1
 8001ca4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001caa:	2380      	movs	r3, #128	; 0x80
 8001cac:	019b      	lsls	r3, r3, #6
 8001cae:	429a      	cmp	r2, r3
 8001cb0:	d110      	bne.n	8001cd4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4916      	ldr	r1, [pc, #88]	; (8001d18 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8001cbe:	400a      	ands	r2, r1
 8001cc0:	601a      	str	r2, [r3, #0]
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	681a      	ldr	r2, [r3, #0]
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	2180      	movs	r1, #128	; 0x80
 8001cce:	0189      	lsls	r1, r1, #6
 8001cd0:	430a      	orrs	r2, r1
 8001cd2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	225d      	movs	r2, #93	; 0x5d
 8001cd8:	2101      	movs	r1, #1
 8001cda:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	225c      	movs	r2, #92	; 0x5c
 8001ce0:	2100      	movs	r1, #0
 8001ce2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	e010      	b.n	8001d0a <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001ce8:	69bb      	ldr	r3, [r7, #24]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d101      	bne.n	8001cf2 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8001cf2:	69bb      	ldr	r3, [r7, #24]
 8001cf4:	3b01      	subs	r3, #1
 8001cf6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	68ba      	ldr	r2, [r7, #8]
 8001d00:	4013      	ands	r3, r2
 8001d02:	687a      	ldr	r2, [r7, #4]
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d18e      	bne.n	8001c26 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8001d08:	2300      	movs	r3, #0
}
 8001d0a:	0018      	movs	r0, r3
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	b00a      	add	sp, #40	; 0x28
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	46c0      	nop			; (mov r8, r8)
 8001d14:	20000000 	.word	0x20000000
 8001d18:	ffffdfff 	.word	0xffffdfff

08001d1c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b086      	sub	sp, #24
 8001d20:	af02      	add	r7, sp, #8
 8001d22:	60f8      	str	r0, [r7, #12]
 8001d24:	60b9      	str	r1, [r7, #8]
 8001d26:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001d28:	68ba      	ldr	r2, [r7, #8]
 8001d2a:	23c0      	movs	r3, #192	; 0xc0
 8001d2c:	0159      	lsls	r1, r3, #5
 8001d2e:	68f8      	ldr	r0, [r7, #12]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	9300      	str	r3, [sp, #0]
 8001d34:	0013      	movs	r3, r2
 8001d36:	2200      	movs	r2, #0
 8001d38:	f7ff ff4e 	bl	8001bd8 <SPI_WaitFifoStateUntilTimeout>
 8001d3c:	1e03      	subs	r3, r0, #0
 8001d3e:	d007      	beq.n	8001d50 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d44:	2220      	movs	r2, #32
 8001d46:	431a      	orrs	r2, r3
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8001d4c:	2303      	movs	r3, #3
 8001d4e:	e027      	b.n	8001da0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001d50:	68ba      	ldr	r2, [r7, #8]
 8001d52:	68f8      	ldr	r0, [r7, #12]
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	9300      	str	r3, [sp, #0]
 8001d58:	0013      	movs	r3, r2
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	2180      	movs	r1, #128	; 0x80
 8001d5e:	f7ff fead 	bl	8001abc <SPI_WaitFlagStateUntilTimeout>
 8001d62:	1e03      	subs	r3, r0, #0
 8001d64:	d007      	beq.n	8001d76 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d6a:	2220      	movs	r2, #32
 8001d6c:	431a      	orrs	r2, r3
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8001d72:	2303      	movs	r3, #3
 8001d74:	e014      	b.n	8001da0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001d76:	68ba      	ldr	r2, [r7, #8]
 8001d78:	23c0      	movs	r3, #192	; 0xc0
 8001d7a:	00d9      	lsls	r1, r3, #3
 8001d7c:	68f8      	ldr	r0, [r7, #12]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	9300      	str	r3, [sp, #0]
 8001d82:	0013      	movs	r3, r2
 8001d84:	2200      	movs	r2, #0
 8001d86:	f7ff ff27 	bl	8001bd8 <SPI_WaitFifoStateUntilTimeout>
 8001d8a:	1e03      	subs	r3, r0, #0
 8001d8c:	d007      	beq.n	8001d9e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d92:	2220      	movs	r2, #32
 8001d94:	431a      	orrs	r2, r3
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	e000      	b.n	8001da0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8001d9e:	2300      	movs	r3, #0
}
 8001da0:	0018      	movs	r0, r3
 8001da2:	46bd      	mov	sp, r7
 8001da4:	b004      	add	sp, #16
 8001da6:	bd80      	pop	{r7, pc}

08001da8 <memset>:
 8001da8:	0003      	movs	r3, r0
 8001daa:	1882      	adds	r2, r0, r2
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d100      	bne.n	8001db2 <memset+0xa>
 8001db0:	4770      	bx	lr
 8001db2:	7019      	strb	r1, [r3, #0]
 8001db4:	3301      	adds	r3, #1
 8001db6:	e7f9      	b.n	8001dac <memset+0x4>

08001db8 <__libc_init_array>:
 8001db8:	b570      	push	{r4, r5, r6, lr}
 8001dba:	2600      	movs	r6, #0
 8001dbc:	4c0c      	ldr	r4, [pc, #48]	; (8001df0 <__libc_init_array+0x38>)
 8001dbe:	4d0d      	ldr	r5, [pc, #52]	; (8001df4 <__libc_init_array+0x3c>)
 8001dc0:	1b64      	subs	r4, r4, r5
 8001dc2:	10a4      	asrs	r4, r4, #2
 8001dc4:	42a6      	cmp	r6, r4
 8001dc6:	d109      	bne.n	8001ddc <__libc_init_array+0x24>
 8001dc8:	2600      	movs	r6, #0
 8001dca:	f000 f819 	bl	8001e00 <_init>
 8001dce:	4c0a      	ldr	r4, [pc, #40]	; (8001df8 <__libc_init_array+0x40>)
 8001dd0:	4d0a      	ldr	r5, [pc, #40]	; (8001dfc <__libc_init_array+0x44>)
 8001dd2:	1b64      	subs	r4, r4, r5
 8001dd4:	10a4      	asrs	r4, r4, #2
 8001dd6:	42a6      	cmp	r6, r4
 8001dd8:	d105      	bne.n	8001de6 <__libc_init_array+0x2e>
 8001dda:	bd70      	pop	{r4, r5, r6, pc}
 8001ddc:	00b3      	lsls	r3, r6, #2
 8001dde:	58eb      	ldr	r3, [r5, r3]
 8001de0:	4798      	blx	r3
 8001de2:	3601      	adds	r6, #1
 8001de4:	e7ee      	b.n	8001dc4 <__libc_init_array+0xc>
 8001de6:	00b3      	lsls	r3, r6, #2
 8001de8:	58eb      	ldr	r3, [r5, r3]
 8001dea:	4798      	blx	r3
 8001dec:	3601      	adds	r6, #1
 8001dee:	e7f2      	b.n	8001dd6 <__libc_init_array+0x1e>
 8001df0:	08001e58 	.word	0x08001e58
 8001df4:	08001e58 	.word	0x08001e58
 8001df8:	08001e5c 	.word	0x08001e5c
 8001dfc:	08001e58 	.word	0x08001e58

08001e00 <_init>:
 8001e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e02:	46c0      	nop			; (mov r8, r8)
 8001e04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e06:	bc08      	pop	{r3}
 8001e08:	469e      	mov	lr, r3
 8001e0a:	4770      	bx	lr

08001e0c <_fini>:
 8001e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e0e:	46c0      	nop			; (mov r8, r8)
 8001e10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e12:	bc08      	pop	{r3}
 8001e14:	469e      	mov	lr, r3
 8001e16:	4770      	bx	lr
