/* Copyright (C) 2021, Esperanto Technologies Inc.                         */
/* The copyright to the computer program(s) herein is the                  */
/* property of Esperanto Technologies, Inc. All Rights Reserved.           */
/* The program(s) may be used and/or copied only with                      */
/* the written permission of Esperanto Technologies and                    */
/* in accordance with the terms and conditions stipulated in the           */
/* agreement/contract under which the program(s) have been supplied.       */
/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _SP_SPI1_H_
#define _SP_SPI1_H_


/* ####################################################################### */
/*        ENUMERATION MACROS                                               */
/* ####################################################################### */

/* Enumeration: ssi::CTRLR0::CFS::CFS                                      */
#define SSI_CTRLR0_CFS_CFS_SIZE_01_BIT 0x0u
#define SSI_CTRLR0_CFS_CFS_SIZE_02_BIT 0x1u
#define SSI_CTRLR0_CFS_CFS_SIZE_03_BIT 0x2u
#define SSI_CTRLR0_CFS_CFS_SIZE_04_BIT 0x3u
#define SSI_CTRLR0_CFS_CFS_SIZE_05_BIT 0x4u
#define SSI_CTRLR0_CFS_CFS_SIZE_06_BIT 0x5u
#define SSI_CTRLR0_CFS_CFS_SIZE_07_BIT 0x6u
#define SSI_CTRLR0_CFS_CFS_SIZE_08_BIT 0x7u
#define SSI_CTRLR0_CFS_CFS_SIZE_09_BIT 0x8u
#define SSI_CTRLR0_CFS_CFS_SIZE_10_BIT 0x9u
#define SSI_CTRLR0_CFS_CFS_SIZE_11_BIT 0xau
#define SSI_CTRLR0_CFS_CFS_SIZE_12_BIT 0xbu
#define SSI_CTRLR0_CFS_CFS_SIZE_13_BIT 0xcu
#define SSI_CTRLR0_CFS_CFS_SIZE_14_BIT 0xdu
#define SSI_CTRLR0_CFS_CFS_SIZE_15_BIT 0xeu
#define SSI_CTRLR0_CFS_CFS_SIZE_16_BIT 0xfu

/* Enumeration: ssi::CTRLR0::DFS::DFS                                      */
#define SSI_CTRLR0_DFS_DFS_FRAME_04BITS 0x3u
#define SSI_CTRLR0_DFS_DFS_FRAME_05BITS 0x4u
#define SSI_CTRLR0_DFS_DFS_FRAME_06BITS 0x5u
#define SSI_CTRLR0_DFS_DFS_FRAME_07BITS 0x6u
#define SSI_CTRLR0_DFS_DFS_FRAME_08BITS 0x7u
#define SSI_CTRLR0_DFS_DFS_FRAME_09BITS 0x8u
#define SSI_CTRLR0_DFS_DFS_FRAME_10BITS 0x9u
#define SSI_CTRLR0_DFS_DFS_FRAME_11BITS 0xau
#define SSI_CTRLR0_DFS_DFS_FRAME_12BITS 0xbu
#define SSI_CTRLR0_DFS_DFS_FRAME_13BITS 0xcu
#define SSI_CTRLR0_DFS_DFS_FRAME_14BITS 0xdu
#define SSI_CTRLR0_DFS_DFS_FRAME_15BITS 0xeu
#define SSI_CTRLR0_DFS_DFS_FRAME_16BITS 0xfu

/* Enumeration: ssi::CTRLR0::DFS_32::DFS_32                                */
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_04BITS 0x3u
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_05BITS 0x4u
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_06BITS 0x5u
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_07BITS 0x6u
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_08BITS 0x7u
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_09BITS 0x8u
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_10BITS 0x9u
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_11BITS 0xau
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_12BITS 0xbu
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_13BITS 0xcu
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_14BITS 0xdu
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_15BITS 0xeu
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_16BITS 0xfu
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_17BITS 0x10u
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_18BITS 0x11u
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_19BITS 0x12u
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_20BITS 0x13u
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_21BITS 0x14u
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_22BITS 0x15u
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_23BITS 0x16u
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_24BITS 0x17u
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_25BITS 0x18u
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_26BITS 0x19u
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_27BITS 0x1au
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_28BITS 0x1bu
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_29BITS 0x1cu
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_30BITS 0x1du
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_31BITS 0x1eu
#define SSI_CTRLR0_DFS_32_DFS_32_FRAME_32BITS 0x1fu

/* Enumeration: ssi::CTRLR0::FRF::FRF                                      */
#define SSI_CTRLR0_FRF_FRF_MOTOROLA_SPI 0x0u
#define SSI_CTRLR0_FRF_FRF_NS_MICROWIRE 0x2u
#define SSI_CTRLR0_FRF_FRF_RESERVED 0x3u
#define SSI_CTRLR0_FRF_FRF_TEXAS_SSP 0x1u

/* Enumeration: ssi::CTRLR0::SCPH::SCPH                                    */
#define SSI_CTRLR0_SCPH_SCPH_SCPH_MIDDLE 0x0u
#define SSI_CTRLR0_SCPH_SCPH_SCPH_START 0x1u

/* Enumeration: ssi::CTRLR0::SCPOL::SCPOL                                  */
#define SSI_CTRLR0_SCPOL_SCPOL_SCLK_HIGH 0x1u
#define SSI_CTRLR0_SCPOL_SCPOL_SCLK_LOW 0x0u

/* Enumeration: ssi::CTRLR0::SPI_FRF::SPI_FRF                              */
#define SSI_CTRLR0_SPI_FRF_SPI_FRF_DUAL_SPI_FRF 0x1u
#define SSI_CTRLR0_SPI_FRF_SPI_FRF_OCTAL_SPI_FRF 0x3u
#define SSI_CTRLR0_SPI_FRF_SPI_FRF_QUAD_SPI_FRF 0x2u
#define SSI_CTRLR0_SPI_FRF_SPI_FRF_STD_SPI_FRF 0x0u

/* Enumeration: ssi::CTRLR0::SRL::SRL                                      */
#define SSI_CTRLR0_SRL_SRL_NORMAL_MODE 0x0u
#define SSI_CTRLR0_SRL_SRL_TESTING_MODE 0x1u

/* Enumeration: ssi::CTRLR0::TMOD::TMOD                                    */
#define SSI_CTRLR0_TMOD_TMOD_EEPROM_READ 0x3u
#define SSI_CTRLR0_TMOD_TMOD_RX_ONLY 0x2u
#define SSI_CTRLR0_TMOD_TMOD_TX_AND_RX 0x0u
#define SSI_CTRLR0_TMOD_TMOD_TX_ONLY 0x1u

/* Enumeration: ssi::IMR::MSTIM::MSTIM                                     */
#define SSI_IMR_MSTIM_MSTIM_MASKED 0x0u
#define SSI_IMR_MSTIM_MSTIM_UNMASKED 0x1u

/* Enumeration: ssi::IMR::RXFIM::RXFIM                                     */
#define SSI_IMR_RXFIM_RXFIM_MASKED 0x0u
#define SSI_IMR_RXFIM_RXFIM_UNMASKED 0x1u

/* Enumeration: ssi::IMR::RXOIM::RXOIM                                     */
#define SSI_IMR_RXOIM_RXOIM_MASKED 0x0u
#define SSI_IMR_RXOIM_RXOIM_UNMASKED 0x1u

/* Enumeration: ssi::IMR::RXUIM::RXUIM                                     */
#define SSI_IMR_RXUIM_RXUIM_MASKED 0x0u
#define SSI_IMR_RXUIM_RXUIM_UNMASKED 0x1u

/* Enumeration: ssi::IMR::TXEIM::TXEIM                                     */
#define SSI_IMR_TXEIM_TXEIM_MASKED 0x0u
#define SSI_IMR_TXEIM_TXEIM_UNMASKED 0x1u

/* Enumeration: ssi::IMR::TXOIM::TXOIM                                     */
#define SSI_IMR_TXOIM_TXOIM_MASKED 0x0u
#define SSI_IMR_TXOIM_TXOIM_UNMASKED 0x1u

/* Enumeration: ssi::ISR::MSTIS::MSTIS                                     */
#define SSI_ISR_MSTIS_MSTIS_ACTIVE 0x1u
#define SSI_ISR_MSTIS_MSTIS_INACTIVE 0x0u

/* Enumeration: ssi::ISR::RXFIS::RXFIS                                     */
#define SSI_ISR_RXFIS_RXFIS_ACTIVE 0x1u
#define SSI_ISR_RXFIS_RXFIS_INACTIVE 0x0u

/* Enumeration: ssi::ISR::RXOIS::RXOIS                                     */
#define SSI_ISR_RXOIS_RXOIS_ACTIVE 0x1u
#define SSI_ISR_RXOIS_RXOIS_INACTIVE 0x0u

/* Enumeration: ssi::ISR::RXUIS::RXUIS                                     */
#define SSI_ISR_RXUIS_RXUIS_ACTIVE 0x1u
#define SSI_ISR_RXUIS_RXUIS_INACTIVE 0x0u

/* Enumeration: ssi::ISR::TXEIS::TXEIS                                     */
#define SSI_ISR_TXEIS_TXEIS_ACTIVE 0x1u
#define SSI_ISR_TXEIS_TXEIS_INACTIVE 0x0u

/* Enumeration: ssi::ISR::TXOIS::TXOIS                                     */
#define SSI_ISR_TXOIS_TXOIS_ACTIVE 0x1u
#define SSI_ISR_TXOIS_TXOIS_INACTIVE 0x0u

/* Enumeration: ssi::MWCR::MDD::MDD                                        */
#define SSI_MWCR_MDD_MDD_RECEIVE 0x0u
#define SSI_MWCR_MDD_MDD_TRANSMIT 0x1u

/* Enumeration: ssi::MWCR::MHS::MHS                                        */
#define SSI_MWCR_MHS_MHS_DISABLE 0x0u
#define SSI_MWCR_MHS_MHS_ENABLED 0x1u

/* Enumeration: ssi::MWCR::MWMOD::MWMOD                                    */
#define SSI_MWCR_MWMOD_MWMOD_NON_SEQUENTIAL 0x0u
#define SSI_MWCR_MWMOD_MWMOD_SEQUENTIAL 0x1u

/* Enumeration: ssi::RISR::MSTIR::MSTIR                                    */
#define SSI_RISR_MSTIR_MSTIR_ACTIVE 0x1u
#define SSI_RISR_MSTIR_MSTIR_INACTIVE 0x0u

/* Enumeration: ssi::RISR::RXFIR::RXFIR                                    */
#define SSI_RISR_RXFIR_RXFIR_ACTIVE 0x1u
#define SSI_RISR_RXFIR_RXFIR_INACTIVE 0x0u

/* Enumeration: ssi::RISR::RXOIR::RXOIR                                    */
#define SSI_RISR_RXOIR_RXOIR_ACTIVE 0x1u
#define SSI_RISR_RXOIR_RXOIR_INACTIVE 0x0u

/* Enumeration: ssi::RISR::RXUIR::RXUIR                                    */
#define SSI_RISR_RXUIR_RXUIR_ACTIVE 0x1u
#define SSI_RISR_RXUIR_RXUIR_INACTIVE 0x0u

/* Enumeration: ssi::RISR::TXEIR::TXEIR                                    */
#define SSI_RISR_TXEIR_TXEIR_ACTIVE 0x1u
#define SSI_RISR_TXEIR_TXEIR_INACTIVE 0x0u

/* Enumeration: ssi::RISR::TXOIR::TXOIR                                    */
#define SSI_RISR_TXOIR_TXOIR_ACTIVE 0x1u
#define SSI_RISR_TXOIR_TXOIR_INACTIVE 0x0u

/* Enumeration: ssi::SER::SER::SER                                         */
#define SSI_SER_SER_SER_NOT_SELECTED 0x0u
#define SSI_SER_SER_SER_SELECTED 0x1u

/* Enumeration: ssi::SR::BUSY::BUSY                                        */
#define SSI_SR_BUSY_BUSY_ACTIVE 0x1u
#define SSI_SR_BUSY_BUSY_INACTIVE 0x0u

/* Enumeration: ssi::SR::DCOL::DCOL                                        */
#define SSI_SR_DCOL_DCOL_NO_ERROR_CONDITION 0x0u
#define SSI_SR_DCOL_DCOL_TX_COLLISION_ERROR 0x1u

/* Enumeration: ssi::SR::RFF::RFF                                          */
#define SSI_SR_RFF_RFF_FULL 0x1u
#define SSI_SR_RFF_RFF_NOT_FULL 0x0u

/* Enumeration: ssi::SR::RFNE::RFNE                                        */
#define SSI_SR_RFNE_RFNE_EMPTY 0x0u
#define SSI_SR_RFNE_RFNE_NOT_EMPTY 0x1u

/* Enumeration: ssi::SR::TFE::TFE                                          */
#define SSI_SR_TFE_TFE_EMPTY 0x1u
#define SSI_SR_TFE_TFE_NOT_EMPTY 0x0u

/* Enumeration: ssi::SR::TFNF::TFNF                                        */
#define SSI_SR_TFNF_TFNF_FULL 0x0u
#define SSI_SR_TFNF_TFNF_NOT_FULL 0x1u

/* Enumeration: ssi::SSIENR::SSI_EN::SSI_EN                                */
#define SSI_SSIENR_SSI_EN_SSI_EN_DISABLE 0x0u
#define SSI_SSIENR_SSI_EN_SSI_EN_ENABLED 0x1u


/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: ssi                                       */
/* Register: ssi.CTRLR0                                                    */
#define SSI_CTRLR0_ADDRESS 0x0u
#define SSI_CTRLR0_BYTE_ADDRESS 0x0u
/* Register: ssi.CTRLR1                                                    */
#define SSI_CTRLR1_ADDRESS 0x4u
#define SSI_CTRLR1_BYTE_ADDRESS 0x4u
/* Register: ssi.SSIENR                                                    */
#define SSI_SSIENR_ADDRESS 0x8u
#define SSI_SSIENR_BYTE_ADDRESS 0x8u
/* Register: ssi.MWCR                                                      */
#define SSI_MWCR_ADDRESS 0xcu
#define SSI_MWCR_BYTE_ADDRESS 0xcu
/* Register: ssi.SER                                                       */
#define SSI_SER_ADDRESS 0x10u
#define SSI_SER_BYTE_ADDRESS 0x10u
/* Register: ssi.BAUDR                                                     */
#define SSI_BAUDR_ADDRESS 0x14u
#define SSI_BAUDR_BYTE_ADDRESS 0x14u
/* Register: ssi.TXFTLR                                                    */
#define SSI_TXFTLR_ADDRESS 0x18u
#define SSI_TXFTLR_BYTE_ADDRESS 0x18u
/* Register: ssi.RXFTLR                                                    */
#define SSI_RXFTLR_ADDRESS 0x1cu
#define SSI_RXFTLR_BYTE_ADDRESS 0x1cu
/* Register: ssi.TXFLR                                                     */
#define SSI_TXFLR_ADDRESS 0x20u
#define SSI_TXFLR_BYTE_ADDRESS 0x20u
/* Register: ssi.RXFLR                                                     */
#define SSI_RXFLR_ADDRESS 0x24u
#define SSI_RXFLR_BYTE_ADDRESS 0x24u
/* Register: ssi.SR                                                        */
#define SSI_SR_ADDRESS 0x28u
#define SSI_SR_BYTE_ADDRESS 0x28u
/* Register: ssi.IMR                                                       */
#define SSI_IMR_ADDRESS 0x2cu
#define SSI_IMR_BYTE_ADDRESS 0x2cu
/* Register: ssi.ISR                                                       */
#define SSI_ISR_ADDRESS 0x30u
#define SSI_ISR_BYTE_ADDRESS 0x30u
/* Register: ssi.RISR                                                      */
#define SSI_RISR_ADDRESS 0x34u
#define SSI_RISR_BYTE_ADDRESS 0x34u
/* Register: ssi.TXOICR                                                    */
#define SSI_TXOICR_ADDRESS 0x38u
#define SSI_TXOICR_BYTE_ADDRESS 0x38u
/* Register: ssi.RXOICR                                                    */
#define SSI_RXOICR_ADDRESS 0x3cu
#define SSI_RXOICR_BYTE_ADDRESS 0x3cu
/* Register: ssi.RXUICR                                                    */
#define SSI_RXUICR_ADDRESS 0x40u
#define SSI_RXUICR_BYTE_ADDRESS 0x40u
/* Register: ssi.MSTICR                                                    */
#define SSI_MSTICR_ADDRESS 0x44u
#define SSI_MSTICR_BYTE_ADDRESS 0x44u
/* Register: ssi.ICR                                                       */
#define SSI_ICR_ADDRESS 0x48u
#define SSI_ICR_BYTE_ADDRESS 0x48u
/* Register: ssi.IDR                                                       */
#define SSI_IDR_ADDRESS 0x58u
#define SSI_IDR_BYTE_ADDRESS 0x58u
/* Register: ssi.SSI_VERSION_ID                                            */
#define SSI_SSI_VERSION_ID_ADDRESS 0x5cu
#define SSI_SSI_VERSION_ID_BYTE_ADDRESS 0x5cu
/* Register: ssi.DR0                                                       */
#define SSI_DR0_ADDRESS 0x60u
#define SSI_DR0_BYTE_ADDRESS 0x60u
/* Register: ssi.DR1                                                       */
#define SSI_DR1_ADDRESS 0x64u
#define SSI_DR1_BYTE_ADDRESS 0x64u
/* Register: ssi.DR2                                                       */
#define SSI_DR2_ADDRESS 0x68u
#define SSI_DR2_BYTE_ADDRESS 0x68u
/* Register: ssi.DR3                                                       */
#define SSI_DR3_ADDRESS 0x6cu
#define SSI_DR3_BYTE_ADDRESS 0x6cu
/* Register: ssi.DR4                                                       */
#define SSI_DR4_ADDRESS 0x70u
#define SSI_DR4_BYTE_ADDRESS 0x70u
/* Register: ssi.DR5                                                       */
#define SSI_DR5_ADDRESS 0x74u
#define SSI_DR5_BYTE_ADDRESS 0x74u
/* Register: ssi.DR6                                                       */
#define SSI_DR6_ADDRESS 0x78u
#define SSI_DR6_BYTE_ADDRESS 0x78u
/* Register: ssi.DR7                                                       */
#define SSI_DR7_ADDRESS 0x7cu
#define SSI_DR7_BYTE_ADDRESS 0x7cu
/* Register: ssi.DR8                                                       */
#define SSI_DR8_ADDRESS 0x80u
#define SSI_DR8_BYTE_ADDRESS 0x80u
/* Register: ssi.DR9                                                       */
#define SSI_DR9_ADDRESS 0x84u
#define SSI_DR9_BYTE_ADDRESS 0x84u
/* Register: ssi.DR10                                                      */
#define SSI_DR10_ADDRESS 0x88u
#define SSI_DR10_BYTE_ADDRESS 0x88u
/* Register: ssi.DR11                                                      */
#define SSI_DR11_ADDRESS 0x8cu
#define SSI_DR11_BYTE_ADDRESS 0x8cu
/* Register: ssi.DR12                                                      */
#define SSI_DR12_ADDRESS 0x90u
#define SSI_DR12_BYTE_ADDRESS 0x90u
/* Register: ssi.DR13                                                      */
#define SSI_DR13_ADDRESS 0x94u
#define SSI_DR13_BYTE_ADDRESS 0x94u
/* Register: ssi.DR14                                                      */
#define SSI_DR14_ADDRESS 0x98u
#define SSI_DR14_BYTE_ADDRESS 0x98u
/* Register: ssi.DR15                                                      */
#define SSI_DR15_ADDRESS 0x9cu
#define SSI_DR15_BYTE_ADDRESS 0x9cu
/* Register: ssi.DR16                                                      */
#define SSI_DR16_ADDRESS 0xa0u
#define SSI_DR16_BYTE_ADDRESS 0xa0u
/* Register: ssi.DR17                                                      */
#define SSI_DR17_ADDRESS 0xa4u
#define SSI_DR17_BYTE_ADDRESS 0xa4u
/* Register: ssi.DR18                                                      */
#define SSI_DR18_ADDRESS 0xa8u
#define SSI_DR18_BYTE_ADDRESS 0xa8u
/* Register: ssi.DR19                                                      */
#define SSI_DR19_ADDRESS 0xacu
#define SSI_DR19_BYTE_ADDRESS 0xacu
/* Register: ssi.DR20                                                      */
#define SSI_DR20_ADDRESS 0xb0u
#define SSI_DR20_BYTE_ADDRESS 0xb0u
/* Register: ssi.DR21                                                      */
#define SSI_DR21_ADDRESS 0xb4u
#define SSI_DR21_BYTE_ADDRESS 0xb4u
/* Register: ssi.DR22                                                      */
#define SSI_DR22_ADDRESS 0xb8u
#define SSI_DR22_BYTE_ADDRESS 0xb8u
/* Register: ssi.DR23                                                      */
#define SSI_DR23_ADDRESS 0xbcu
#define SSI_DR23_BYTE_ADDRESS 0xbcu
/* Register: ssi.DR24                                                      */
#define SSI_DR24_ADDRESS 0xc0u
#define SSI_DR24_BYTE_ADDRESS 0xc0u
/* Register: ssi.DR25                                                      */
#define SSI_DR25_ADDRESS 0xc4u
#define SSI_DR25_BYTE_ADDRESS 0xc4u
/* Register: ssi.DR26                                                      */
#define SSI_DR26_ADDRESS 0xc8u
#define SSI_DR26_BYTE_ADDRESS 0xc8u
/* Register: ssi.DR27                                                      */
#define SSI_DR27_ADDRESS 0xccu
#define SSI_DR27_BYTE_ADDRESS 0xccu
/* Register: ssi.DR28                                                      */
#define SSI_DR28_ADDRESS 0xd0u
#define SSI_DR28_BYTE_ADDRESS 0xd0u
/* Register: ssi.DR29                                                      */
#define SSI_DR29_ADDRESS 0xd4u
#define SSI_DR29_BYTE_ADDRESS 0xd4u
/* Register: ssi.DR30                                                      */
#define SSI_DR30_ADDRESS 0xd8u
#define SSI_DR30_BYTE_ADDRESS 0xd8u
/* Register: ssi.DR31                                                      */
#define SSI_DR31_ADDRESS 0xdcu
#define SSI_DR31_BYTE_ADDRESS 0xdcu
/* Register: ssi.DR32                                                      */
#define SSI_DR32_ADDRESS 0xe0u
#define SSI_DR32_BYTE_ADDRESS 0xe0u
/* Register: ssi.DR33                                                      */
#define SSI_DR33_ADDRESS 0xe4u
#define SSI_DR33_BYTE_ADDRESS 0xe4u
/* Register: ssi.DR34                                                      */
#define SSI_DR34_ADDRESS 0xe8u
#define SSI_DR34_BYTE_ADDRESS 0xe8u
/* Register: ssi.DR35                                                      */
#define SSI_DR35_ADDRESS 0xecu
#define SSI_DR35_BYTE_ADDRESS 0xecu
/* Register: ssi.RSVD                                                      */
#define SSI_RSVD_ADDRESS 0xfcu
#define SSI_RSVD_BYTE_ADDRESS 0xfcu


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: ssi                                                    */
/* Addressmap template: ssi                                                */
#define SSI_SIZE 0x400u
#define SSI_BYTE_SIZE 0x400u
/* Register member: ssi.CTRLR0                                             */
/* Register type referenced: ssi::CTRLR0                                   */
/* Register template referenced: ssi::CTRLR0                               */
#define SSI_CTRLR0_OFFSET 0x0u
#define SSI_CTRLR0_BYTE_OFFSET 0x0u
#define SSI_CTRLR0_READ_ACCESS 1u
#define SSI_CTRLR0_WRITE_ACCESS 1u
#define SSI_CTRLR0_RESET_VALUE 0x01070000ul
#define SSI_CTRLR0_RESET_MASK 0xfffffffful
#define SSI_CTRLR0_READ_MASK 0xfffffffful
#define SSI_CTRLR0_WRITE_MASK 0x011ffbf0ul
/* Register member: ssi.CTRLR1                                             */
/* Register type referenced: ssi::CTRLR1                                   */
/* Register template referenced: ssi::CTRLR1                               */
#define SSI_CTRLR1_OFFSET 0x4u
#define SSI_CTRLR1_BYTE_OFFSET 0x4u
#define SSI_CTRLR1_READ_ACCESS 1u
#define SSI_CTRLR1_WRITE_ACCESS 1u
#define SSI_CTRLR1_RESET_VALUE 0x00000000ul
#define SSI_CTRLR1_RESET_MASK 0xfffffffful
#define SSI_CTRLR1_READ_MASK 0xfffffffful
#define SSI_CTRLR1_WRITE_MASK 0x0000fffful
/* Register member: ssi.SSIENR                                             */
/* Register type referenced: ssi::SSIENR                                   */
/* Register template referenced: ssi::SSIENR                               */
#define SSI_SSIENR_OFFSET 0x8u
#define SSI_SSIENR_BYTE_OFFSET 0x8u
#define SSI_SSIENR_READ_ACCESS 1u
#define SSI_SSIENR_WRITE_ACCESS 1u
#define SSI_SSIENR_RESET_VALUE 0x00000000ul
#define SSI_SSIENR_RESET_MASK 0xfffffffful
#define SSI_SSIENR_READ_MASK 0xfffffffful
#define SSI_SSIENR_WRITE_MASK 0x00000001ul
/* Register member: ssi.MWCR                                               */
/* Register type referenced: ssi::MWCR                                     */
/* Register template referenced: ssi::MWCR                                 */
#define SSI_MWCR_OFFSET 0xcu
#define SSI_MWCR_BYTE_OFFSET 0xcu
#define SSI_MWCR_READ_ACCESS 1u
#define SSI_MWCR_WRITE_ACCESS 1u
#define SSI_MWCR_RESET_VALUE 0x00000000ul
#define SSI_MWCR_RESET_MASK 0xfffffffful
#define SSI_MWCR_READ_MASK 0xfffffffful
#define SSI_MWCR_WRITE_MASK 0x00000007ul
/* Register member: ssi.SER                                                */
/* Register type referenced: ssi::SER                                      */
/* Register template referenced: ssi::SER                                  */
#define SSI_SER_OFFSET 0x10u
#define SSI_SER_BYTE_OFFSET 0x10u
#define SSI_SER_READ_ACCESS 1u
#define SSI_SER_WRITE_ACCESS 1u
#define SSI_SER_RESET_VALUE 0x00000000ul
#define SSI_SER_RESET_MASK 0xfffffffful
#define SSI_SER_READ_MASK 0xfffffffful
#define SSI_SER_WRITE_MASK 0x00000003ul
/* Register member: ssi.BAUDR                                              */
/* Register type referenced: ssi::BAUDR                                    */
/* Register template referenced: ssi::BAUDR                                */
#define SSI_BAUDR_OFFSET 0x14u
#define SSI_BAUDR_BYTE_OFFSET 0x14u
#define SSI_BAUDR_READ_ACCESS 1u
#define SSI_BAUDR_WRITE_ACCESS 1u
#define SSI_BAUDR_RESET_VALUE 0x00000000ul
#define SSI_BAUDR_RESET_MASK 0xfffffffful
#define SSI_BAUDR_READ_MASK 0xfffffffful
#define SSI_BAUDR_WRITE_MASK 0x0000fffful
/* Register member: ssi.TXFTLR                                             */
/* Register type referenced: ssi::TXFTLR                                   */
/* Register template referenced: ssi::TXFTLR                               */
#define SSI_TXFTLR_OFFSET 0x18u
#define SSI_TXFTLR_BYTE_OFFSET 0x18u
#define SSI_TXFTLR_READ_ACCESS 1u
#define SSI_TXFTLR_WRITE_ACCESS 1u
#define SSI_TXFTLR_RESET_VALUE 0x00000000ul
#define SSI_TXFTLR_RESET_MASK 0xfffffffful
#define SSI_TXFTLR_READ_MASK 0xfffffffful
#define SSI_TXFTLR_WRITE_MASK 0x000000fful
/* Register member: ssi.RXFTLR                                             */
/* Register type referenced: ssi::RXFTLR                                   */
/* Register template referenced: ssi::RXFTLR                               */
#define SSI_RXFTLR_OFFSET 0x1cu
#define SSI_RXFTLR_BYTE_OFFSET 0x1cu
#define SSI_RXFTLR_READ_ACCESS 1u
#define SSI_RXFTLR_WRITE_ACCESS 1u
#define SSI_RXFTLR_RESET_VALUE 0x00000000ul
#define SSI_RXFTLR_RESET_MASK 0xfffffffful
#define SSI_RXFTLR_READ_MASK 0xfffffffful
#define SSI_RXFTLR_WRITE_MASK 0x000000fful
/* Register member: ssi.TXFLR                                              */
/* Register type referenced: ssi::TXFLR                                    */
/* Register template referenced: ssi::TXFLR                                */
#define SSI_TXFLR_OFFSET 0x20u
#define SSI_TXFLR_BYTE_OFFSET 0x20u
#define SSI_TXFLR_READ_ACCESS 1u
#define SSI_TXFLR_WRITE_ACCESS 0u
#define SSI_TXFLR_RESET_VALUE 0x00000000ul
#define SSI_TXFLR_RESET_MASK 0xfffffffful
#define SSI_TXFLR_READ_MASK 0xfffffffful
#define SSI_TXFLR_WRITE_MASK 0x00000000ul
/* Register member: ssi.RXFLR                                              */
/* Register type referenced: ssi::RXFLR                                    */
/* Register template referenced: ssi::RXFLR                                */
#define SSI_RXFLR_OFFSET 0x24u
#define SSI_RXFLR_BYTE_OFFSET 0x24u
#define SSI_RXFLR_READ_ACCESS 1u
#define SSI_RXFLR_WRITE_ACCESS 0u
#define SSI_RXFLR_RESET_VALUE 0x00000000ul
#define SSI_RXFLR_RESET_MASK 0xfffffffful
#define SSI_RXFLR_READ_MASK 0xfffffffful
#define SSI_RXFLR_WRITE_MASK 0x00000000ul
/* Register member: ssi.SR                                                 */
/* Register type referenced: ssi::SR                                       */
/* Register template referenced: ssi::SR                                   */
#define SSI_SR_OFFSET 0x28u
#define SSI_SR_BYTE_OFFSET 0x28u
#define SSI_SR_READ_ACCESS 1u
#define SSI_SR_WRITE_ACCESS 0u
#define SSI_SR_RESET_VALUE 0x00000006ul
#define SSI_SR_RESET_MASK 0xfffffffful
#define SSI_SR_READ_MASK 0xfffffffful
#define SSI_SR_WRITE_MASK 0x00000000ul
/* Register member: ssi.IMR                                                */
/* Register type referenced: ssi::IMR                                      */
/* Register template referenced: ssi::IMR                                  */
#define SSI_IMR_OFFSET 0x2cu
#define SSI_IMR_BYTE_OFFSET 0x2cu
#define SSI_IMR_READ_ACCESS 1u
#define SSI_IMR_WRITE_ACCESS 1u
#define SSI_IMR_RESET_VALUE 0x0000003ful
#define SSI_IMR_RESET_MASK 0xfffffffful
#define SSI_IMR_READ_MASK 0xfffffffful
#define SSI_IMR_WRITE_MASK 0x0000003ful
/* Register member: ssi.ISR                                                */
/* Register type referenced: ssi::ISR                                      */
/* Register template referenced: ssi::ISR                                  */
#define SSI_ISR_OFFSET 0x30u
#define SSI_ISR_BYTE_OFFSET 0x30u
#define SSI_ISR_READ_ACCESS 1u
#define SSI_ISR_WRITE_ACCESS 0u
#define SSI_ISR_RESET_VALUE 0x00000000ul
#define SSI_ISR_RESET_MASK 0xfffffffful
#define SSI_ISR_READ_MASK 0xfffffffful
#define SSI_ISR_WRITE_MASK 0x00000000ul
/* Register member: ssi.RISR                                               */
/* Register type referenced: ssi::RISR                                     */
/* Register template referenced: ssi::RISR                                 */
#define SSI_RISR_OFFSET 0x34u
#define SSI_RISR_BYTE_OFFSET 0x34u
#define SSI_RISR_READ_ACCESS 1u
#define SSI_RISR_WRITE_ACCESS 0u
#define SSI_RISR_RESET_VALUE 0x00000000ul
#define SSI_RISR_RESET_MASK 0xfffffffful
#define SSI_RISR_READ_MASK 0xfffffffful
#define SSI_RISR_WRITE_MASK 0x00000000ul
/* Register member: ssi.TXOICR                                             */
/* Register type referenced: ssi::TXOICR                                   */
/* Register template referenced: ssi::TXOICR                               */
#define SSI_TXOICR_OFFSET 0x38u
#define SSI_TXOICR_BYTE_OFFSET 0x38u
#define SSI_TXOICR_READ_ACCESS 1u
#define SSI_TXOICR_WRITE_ACCESS 0u
#define SSI_TXOICR_RESET_VALUE 0x00000000ul
#define SSI_TXOICR_RESET_MASK 0xfffffffful
#define SSI_TXOICR_READ_MASK 0xfffffffful
#define SSI_TXOICR_WRITE_MASK 0x00000000ul
/* Register member: ssi.RXOICR                                             */
/* Register type referenced: ssi::RXOICR                                   */
/* Register template referenced: ssi::RXOICR                               */
#define SSI_RXOICR_OFFSET 0x3cu
#define SSI_RXOICR_BYTE_OFFSET 0x3cu
#define SSI_RXOICR_READ_ACCESS 1u
#define SSI_RXOICR_WRITE_ACCESS 0u
#define SSI_RXOICR_RESET_VALUE 0x00000000ul
#define SSI_RXOICR_RESET_MASK 0xfffffffful
#define SSI_RXOICR_READ_MASK 0xfffffffful
#define SSI_RXOICR_WRITE_MASK 0x00000000ul
/* Register member: ssi.RXUICR                                             */
/* Register type referenced: ssi::RXUICR                                   */
/* Register template referenced: ssi::RXUICR                               */
#define SSI_RXUICR_OFFSET 0x40u
#define SSI_RXUICR_BYTE_OFFSET 0x40u
#define SSI_RXUICR_READ_ACCESS 1u
#define SSI_RXUICR_WRITE_ACCESS 0u
#define SSI_RXUICR_RESET_VALUE 0x00000000ul
#define SSI_RXUICR_RESET_MASK 0xfffffffful
#define SSI_RXUICR_READ_MASK 0xfffffffful
#define SSI_RXUICR_WRITE_MASK 0x00000000ul
/* Register member: ssi.MSTICR                                             */
/* Register type referenced: ssi::MSTICR                                   */
/* Register template referenced: ssi::MSTICR                               */
#define SSI_MSTICR_OFFSET 0x44u
#define SSI_MSTICR_BYTE_OFFSET 0x44u
#define SSI_MSTICR_READ_ACCESS 1u
#define SSI_MSTICR_WRITE_ACCESS 0u
#define SSI_MSTICR_RESET_VALUE 0x00000000ul
#define SSI_MSTICR_RESET_MASK 0xfffffffful
#define SSI_MSTICR_READ_MASK 0xfffffffful
#define SSI_MSTICR_WRITE_MASK 0x00000000ul
/* Register member: ssi.ICR                                                */
/* Register type referenced: ssi::ICR                                      */
/* Register template referenced: ssi::ICR                                  */
#define SSI_ICR_OFFSET 0x48u
#define SSI_ICR_BYTE_OFFSET 0x48u
#define SSI_ICR_READ_ACCESS 1u
#define SSI_ICR_WRITE_ACCESS 0u
#define SSI_ICR_RESET_VALUE 0x00000000ul
#define SSI_ICR_RESET_MASK 0xfffffffful
#define SSI_ICR_READ_MASK 0xfffffffful
#define SSI_ICR_WRITE_MASK 0x00000000ul
/* Register member: ssi.IDR                                                */
/* Register type referenced: ssi::IDR                                      */
/* Register template referenced: ssi::IDR                                  */
#define SSI_IDR_OFFSET 0x58u
#define SSI_IDR_BYTE_OFFSET 0x58u
#define SSI_IDR_READ_ACCESS 1u
#define SSI_IDR_WRITE_ACCESS 0u
#define SSI_IDR_RESET_VALUE 0xfffffffful
#define SSI_IDR_RESET_MASK 0xfffffffful
#define SSI_IDR_READ_MASK 0xfffffffful
#define SSI_IDR_WRITE_MASK 0x00000000ul
/* Register member: ssi.SSI_VERSION_ID                                     */
/* Register type referenced: ssi::SSI_VERSION_ID                           */
/* Register template referenced: ssi::SSI_VERSION_ID                       */
#define SSI_SSI_VERSION_ID_OFFSET 0x5cu
#define SSI_SSI_VERSION_ID_BYTE_OFFSET 0x5cu
#define SSI_SSI_VERSION_ID_READ_ACCESS 1u
#define SSI_SSI_VERSION_ID_WRITE_ACCESS 0u
#define SSI_SSI_VERSION_ID_RESET_VALUE 0x3430322aul
#define SSI_SSI_VERSION_ID_RESET_MASK 0xfffffffful
#define SSI_SSI_VERSION_ID_READ_MASK 0xfffffffful
#define SSI_SSI_VERSION_ID_WRITE_MASK 0x00000000ul
/* Register member: ssi.DR0                                                */
/* Register type referenced: ssi::DR0                                      */
/* Register template referenced: ssi::DR0                                  */
#define SSI_DR0_OFFSET 0x60u
#define SSI_DR0_BYTE_OFFSET 0x60u
#define SSI_DR0_READ_ACCESS 1u
#define SSI_DR0_WRITE_ACCESS 1u
#define SSI_DR0_RESET_VALUE 0x00000000ul
#define SSI_DR0_RESET_MASK 0xfffffffful
#define SSI_DR0_READ_MASK 0xfffffffful
#define SSI_DR0_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR1                                                */
/* Register type referenced: ssi::DR1                                      */
/* Register template referenced: ssi::DR1                                  */
#define SSI_DR1_OFFSET 0x64u
#define SSI_DR1_BYTE_OFFSET 0x64u
#define SSI_DR1_READ_ACCESS 1u
#define SSI_DR1_WRITE_ACCESS 1u
#define SSI_DR1_RESET_VALUE 0x00000000ul
#define SSI_DR1_RESET_MASK 0xfffffffful
#define SSI_DR1_READ_MASK 0xfffffffful
#define SSI_DR1_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR2                                                */
/* Register type referenced: ssi::DR2                                      */
/* Register template referenced: ssi::DR2                                  */
#define SSI_DR2_OFFSET 0x68u
#define SSI_DR2_BYTE_OFFSET 0x68u
#define SSI_DR2_READ_ACCESS 1u
#define SSI_DR2_WRITE_ACCESS 1u
#define SSI_DR2_RESET_VALUE 0x00000000ul
#define SSI_DR2_RESET_MASK 0xfffffffful
#define SSI_DR2_READ_MASK 0xfffffffful
#define SSI_DR2_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR3                                                */
/* Register type referenced: ssi::DR3                                      */
/* Register template referenced: ssi::DR3                                  */
#define SSI_DR3_OFFSET 0x6cu
#define SSI_DR3_BYTE_OFFSET 0x6cu
#define SSI_DR3_READ_ACCESS 1u
#define SSI_DR3_WRITE_ACCESS 1u
#define SSI_DR3_RESET_VALUE 0x00000000ul
#define SSI_DR3_RESET_MASK 0xfffffffful
#define SSI_DR3_READ_MASK 0xfffffffful
#define SSI_DR3_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR4                                                */
/* Register type referenced: ssi::DR4                                      */
/* Register template referenced: ssi::DR4                                  */
#define SSI_DR4_OFFSET 0x70u
#define SSI_DR4_BYTE_OFFSET 0x70u
#define SSI_DR4_READ_ACCESS 1u
#define SSI_DR4_WRITE_ACCESS 1u
#define SSI_DR4_RESET_VALUE 0x00000000ul
#define SSI_DR4_RESET_MASK 0xfffffffful
#define SSI_DR4_READ_MASK 0xfffffffful
#define SSI_DR4_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR5                                                */
/* Register type referenced: ssi::DR5                                      */
/* Register template referenced: ssi::DR5                                  */
#define SSI_DR5_OFFSET 0x74u
#define SSI_DR5_BYTE_OFFSET 0x74u
#define SSI_DR5_READ_ACCESS 1u
#define SSI_DR5_WRITE_ACCESS 1u
#define SSI_DR5_RESET_VALUE 0x00000000ul
#define SSI_DR5_RESET_MASK 0xfffffffful
#define SSI_DR5_READ_MASK 0xfffffffful
#define SSI_DR5_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR6                                                */
/* Register type referenced: ssi::DR6                                      */
/* Register template referenced: ssi::DR6                                  */
#define SSI_DR6_OFFSET 0x78u
#define SSI_DR6_BYTE_OFFSET 0x78u
#define SSI_DR6_READ_ACCESS 1u
#define SSI_DR6_WRITE_ACCESS 1u
#define SSI_DR6_RESET_VALUE 0x00000000ul
#define SSI_DR6_RESET_MASK 0xfffffffful
#define SSI_DR6_READ_MASK 0xfffffffful
#define SSI_DR6_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR7                                                */
/* Register type referenced: ssi::DR7                                      */
/* Register template referenced: ssi::DR7                                  */
#define SSI_DR7_OFFSET 0x7cu
#define SSI_DR7_BYTE_OFFSET 0x7cu
#define SSI_DR7_READ_ACCESS 1u
#define SSI_DR7_WRITE_ACCESS 1u
#define SSI_DR7_RESET_VALUE 0x00000000ul
#define SSI_DR7_RESET_MASK 0xfffffffful
#define SSI_DR7_READ_MASK 0xfffffffful
#define SSI_DR7_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR8                                                */
/* Register type referenced: ssi::DR8                                      */
/* Register template referenced: ssi::DR8                                  */
#define SSI_DR8_OFFSET 0x80u
#define SSI_DR8_BYTE_OFFSET 0x80u
#define SSI_DR8_READ_ACCESS 1u
#define SSI_DR8_WRITE_ACCESS 1u
#define SSI_DR8_RESET_VALUE 0x00000000ul
#define SSI_DR8_RESET_MASK 0xfffffffful
#define SSI_DR8_READ_MASK 0xfffffffful
#define SSI_DR8_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR9                                                */
/* Register type referenced: ssi::DR9                                      */
/* Register template referenced: ssi::DR9                                  */
#define SSI_DR9_OFFSET 0x84u
#define SSI_DR9_BYTE_OFFSET 0x84u
#define SSI_DR9_READ_ACCESS 1u
#define SSI_DR9_WRITE_ACCESS 1u
#define SSI_DR9_RESET_VALUE 0x00000000ul
#define SSI_DR9_RESET_MASK 0xfffffffful
#define SSI_DR9_READ_MASK 0xfffffffful
#define SSI_DR9_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR10                                               */
/* Register type referenced: ssi::DR10                                     */
/* Register template referenced: ssi::DR10                                 */
#define SSI_DR10_OFFSET 0x88u
#define SSI_DR10_BYTE_OFFSET 0x88u
#define SSI_DR10_READ_ACCESS 1u
#define SSI_DR10_WRITE_ACCESS 1u
#define SSI_DR10_RESET_VALUE 0x00000000ul
#define SSI_DR10_RESET_MASK 0xfffffffful
#define SSI_DR10_READ_MASK 0xfffffffful
#define SSI_DR10_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR11                                               */
/* Register type referenced: ssi::DR11                                     */
/* Register template referenced: ssi::DR11                                 */
#define SSI_DR11_OFFSET 0x8cu
#define SSI_DR11_BYTE_OFFSET 0x8cu
#define SSI_DR11_READ_ACCESS 1u
#define SSI_DR11_WRITE_ACCESS 1u
#define SSI_DR11_RESET_VALUE 0x00000000ul
#define SSI_DR11_RESET_MASK 0xfffffffful
#define SSI_DR11_READ_MASK 0xfffffffful
#define SSI_DR11_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR12                                               */
/* Register type referenced: ssi::DR12                                     */
/* Register template referenced: ssi::DR12                                 */
#define SSI_DR12_OFFSET 0x90u
#define SSI_DR12_BYTE_OFFSET 0x90u
#define SSI_DR12_READ_ACCESS 1u
#define SSI_DR12_WRITE_ACCESS 1u
#define SSI_DR12_RESET_VALUE 0x00000000ul
#define SSI_DR12_RESET_MASK 0xfffffffful
#define SSI_DR12_READ_MASK 0xfffffffful
#define SSI_DR12_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR13                                               */
/* Register type referenced: ssi::DR13                                     */
/* Register template referenced: ssi::DR13                                 */
#define SSI_DR13_OFFSET 0x94u
#define SSI_DR13_BYTE_OFFSET 0x94u
#define SSI_DR13_READ_ACCESS 1u
#define SSI_DR13_WRITE_ACCESS 1u
#define SSI_DR13_RESET_VALUE 0x00000000ul
#define SSI_DR13_RESET_MASK 0xfffffffful
#define SSI_DR13_READ_MASK 0xfffffffful
#define SSI_DR13_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR14                                               */
/* Register type referenced: ssi::DR14                                     */
/* Register template referenced: ssi::DR14                                 */
#define SSI_DR14_OFFSET 0x98u
#define SSI_DR14_BYTE_OFFSET 0x98u
#define SSI_DR14_READ_ACCESS 1u
#define SSI_DR14_WRITE_ACCESS 1u
#define SSI_DR14_RESET_VALUE 0x00000000ul
#define SSI_DR14_RESET_MASK 0xfffffffful
#define SSI_DR14_READ_MASK 0xfffffffful
#define SSI_DR14_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR15                                               */
/* Register type referenced: ssi::DR15                                     */
/* Register template referenced: ssi::DR15                                 */
#define SSI_DR15_OFFSET 0x9cu
#define SSI_DR15_BYTE_OFFSET 0x9cu
#define SSI_DR15_READ_ACCESS 1u
#define SSI_DR15_WRITE_ACCESS 1u
#define SSI_DR15_RESET_VALUE 0x00000000ul
#define SSI_DR15_RESET_MASK 0xfffffffful
#define SSI_DR15_READ_MASK 0xfffffffful
#define SSI_DR15_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR16                                               */
/* Register type referenced: ssi::DR16                                     */
/* Register template referenced: ssi::DR16                                 */
#define SSI_DR16_OFFSET 0xa0u
#define SSI_DR16_BYTE_OFFSET 0xa0u
#define SSI_DR16_READ_ACCESS 1u
#define SSI_DR16_WRITE_ACCESS 1u
#define SSI_DR16_RESET_VALUE 0x00000000ul
#define SSI_DR16_RESET_MASK 0xfffffffful
#define SSI_DR16_READ_MASK 0xfffffffful
#define SSI_DR16_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR17                                               */
/* Register type referenced: ssi::DR17                                     */
/* Register template referenced: ssi::DR17                                 */
#define SSI_DR17_OFFSET 0xa4u
#define SSI_DR17_BYTE_OFFSET 0xa4u
#define SSI_DR17_READ_ACCESS 1u
#define SSI_DR17_WRITE_ACCESS 1u
#define SSI_DR17_RESET_VALUE 0x00000000ul
#define SSI_DR17_RESET_MASK 0xfffffffful
#define SSI_DR17_READ_MASK 0xfffffffful
#define SSI_DR17_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR18                                               */
/* Register type referenced: ssi::DR18                                     */
/* Register template referenced: ssi::DR18                                 */
#define SSI_DR18_OFFSET 0xa8u
#define SSI_DR18_BYTE_OFFSET 0xa8u
#define SSI_DR18_READ_ACCESS 1u
#define SSI_DR18_WRITE_ACCESS 1u
#define SSI_DR18_RESET_VALUE 0x00000000ul
#define SSI_DR18_RESET_MASK 0xfffffffful
#define SSI_DR18_READ_MASK 0xfffffffful
#define SSI_DR18_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR19                                               */
/* Register type referenced: ssi::DR19                                     */
/* Register template referenced: ssi::DR19                                 */
#define SSI_DR19_OFFSET 0xacu
#define SSI_DR19_BYTE_OFFSET 0xacu
#define SSI_DR19_READ_ACCESS 1u
#define SSI_DR19_WRITE_ACCESS 1u
#define SSI_DR19_RESET_VALUE 0x00000000ul
#define SSI_DR19_RESET_MASK 0xfffffffful
#define SSI_DR19_READ_MASK 0xfffffffful
#define SSI_DR19_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR20                                               */
/* Register type referenced: ssi::DR20                                     */
/* Register template referenced: ssi::DR20                                 */
#define SSI_DR20_OFFSET 0xb0u
#define SSI_DR20_BYTE_OFFSET 0xb0u
#define SSI_DR20_READ_ACCESS 1u
#define SSI_DR20_WRITE_ACCESS 1u
#define SSI_DR20_RESET_VALUE 0x00000000ul
#define SSI_DR20_RESET_MASK 0xfffffffful
#define SSI_DR20_READ_MASK 0xfffffffful
#define SSI_DR20_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR21                                               */
/* Register type referenced: ssi::DR21                                     */
/* Register template referenced: ssi::DR21                                 */
#define SSI_DR21_OFFSET 0xb4u
#define SSI_DR21_BYTE_OFFSET 0xb4u
#define SSI_DR21_READ_ACCESS 1u
#define SSI_DR21_WRITE_ACCESS 1u
#define SSI_DR21_RESET_VALUE 0x00000000ul
#define SSI_DR21_RESET_MASK 0xfffffffful
#define SSI_DR21_READ_MASK 0xfffffffful
#define SSI_DR21_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR22                                               */
/* Register type referenced: ssi::DR22                                     */
/* Register template referenced: ssi::DR22                                 */
#define SSI_DR22_OFFSET 0xb8u
#define SSI_DR22_BYTE_OFFSET 0xb8u
#define SSI_DR22_READ_ACCESS 1u
#define SSI_DR22_WRITE_ACCESS 1u
#define SSI_DR22_RESET_VALUE 0x00000000ul
#define SSI_DR22_RESET_MASK 0xfffffffful
#define SSI_DR22_READ_MASK 0xfffffffful
#define SSI_DR22_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR23                                               */
/* Register type referenced: ssi::DR23                                     */
/* Register template referenced: ssi::DR23                                 */
#define SSI_DR23_OFFSET 0xbcu
#define SSI_DR23_BYTE_OFFSET 0xbcu
#define SSI_DR23_READ_ACCESS 1u
#define SSI_DR23_WRITE_ACCESS 1u
#define SSI_DR23_RESET_VALUE 0x00000000ul
#define SSI_DR23_RESET_MASK 0xfffffffful
#define SSI_DR23_READ_MASK 0xfffffffful
#define SSI_DR23_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR24                                               */
/* Register type referenced: ssi::DR24                                     */
/* Register template referenced: ssi::DR24                                 */
#define SSI_DR24_OFFSET 0xc0u
#define SSI_DR24_BYTE_OFFSET 0xc0u
#define SSI_DR24_READ_ACCESS 1u
#define SSI_DR24_WRITE_ACCESS 1u
#define SSI_DR24_RESET_VALUE 0x00000000ul
#define SSI_DR24_RESET_MASK 0xfffffffful
#define SSI_DR24_READ_MASK 0xfffffffful
#define SSI_DR24_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR25                                               */
/* Register type referenced: ssi::DR25                                     */
/* Register template referenced: ssi::DR25                                 */
#define SSI_DR25_OFFSET 0xc4u
#define SSI_DR25_BYTE_OFFSET 0xc4u
#define SSI_DR25_READ_ACCESS 1u
#define SSI_DR25_WRITE_ACCESS 1u
#define SSI_DR25_RESET_VALUE 0x00000000ul
#define SSI_DR25_RESET_MASK 0xfffffffful
#define SSI_DR25_READ_MASK 0xfffffffful
#define SSI_DR25_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR26                                               */
/* Register type referenced: ssi::DR26                                     */
/* Register template referenced: ssi::DR26                                 */
#define SSI_DR26_OFFSET 0xc8u
#define SSI_DR26_BYTE_OFFSET 0xc8u
#define SSI_DR26_READ_ACCESS 1u
#define SSI_DR26_WRITE_ACCESS 1u
#define SSI_DR26_RESET_VALUE 0x00000000ul
#define SSI_DR26_RESET_MASK 0xfffffffful
#define SSI_DR26_READ_MASK 0xfffffffful
#define SSI_DR26_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR27                                               */
/* Register type referenced: ssi::DR27                                     */
/* Register template referenced: ssi::DR27                                 */
#define SSI_DR27_OFFSET 0xccu
#define SSI_DR27_BYTE_OFFSET 0xccu
#define SSI_DR27_READ_ACCESS 1u
#define SSI_DR27_WRITE_ACCESS 1u
#define SSI_DR27_RESET_VALUE 0x00000000ul
#define SSI_DR27_RESET_MASK 0xfffffffful
#define SSI_DR27_READ_MASK 0xfffffffful
#define SSI_DR27_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR28                                               */
/* Register type referenced: ssi::DR28                                     */
/* Register template referenced: ssi::DR28                                 */
#define SSI_DR28_OFFSET 0xd0u
#define SSI_DR28_BYTE_OFFSET 0xd0u
#define SSI_DR28_READ_ACCESS 1u
#define SSI_DR28_WRITE_ACCESS 1u
#define SSI_DR28_RESET_VALUE 0x00000000ul
#define SSI_DR28_RESET_MASK 0xfffffffful
#define SSI_DR28_READ_MASK 0xfffffffful
#define SSI_DR28_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR29                                               */
/* Register type referenced: ssi::DR29                                     */
/* Register template referenced: ssi::DR29                                 */
#define SSI_DR29_OFFSET 0xd4u
#define SSI_DR29_BYTE_OFFSET 0xd4u
#define SSI_DR29_READ_ACCESS 1u
#define SSI_DR29_WRITE_ACCESS 1u
#define SSI_DR29_RESET_VALUE 0x00000000ul
#define SSI_DR29_RESET_MASK 0xfffffffful
#define SSI_DR29_READ_MASK 0xfffffffful
#define SSI_DR29_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR30                                               */
/* Register type referenced: ssi::DR30                                     */
/* Register template referenced: ssi::DR30                                 */
#define SSI_DR30_OFFSET 0xd8u
#define SSI_DR30_BYTE_OFFSET 0xd8u
#define SSI_DR30_READ_ACCESS 1u
#define SSI_DR30_WRITE_ACCESS 1u
#define SSI_DR30_RESET_VALUE 0x00000000ul
#define SSI_DR30_RESET_MASK 0xfffffffful
#define SSI_DR30_READ_MASK 0xfffffffful
#define SSI_DR30_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR31                                               */
/* Register type referenced: ssi::DR31                                     */
/* Register template referenced: ssi::DR31                                 */
#define SSI_DR31_OFFSET 0xdcu
#define SSI_DR31_BYTE_OFFSET 0xdcu
#define SSI_DR31_READ_ACCESS 1u
#define SSI_DR31_WRITE_ACCESS 1u
#define SSI_DR31_RESET_VALUE 0x00000000ul
#define SSI_DR31_RESET_MASK 0xfffffffful
#define SSI_DR31_READ_MASK 0xfffffffful
#define SSI_DR31_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR32                                               */
/* Register type referenced: ssi::DR32                                     */
/* Register template referenced: ssi::DR32                                 */
#define SSI_DR32_OFFSET 0xe0u
#define SSI_DR32_BYTE_OFFSET 0xe0u
#define SSI_DR32_READ_ACCESS 1u
#define SSI_DR32_WRITE_ACCESS 1u
#define SSI_DR32_RESET_VALUE 0x00000000ul
#define SSI_DR32_RESET_MASK 0xfffffffful
#define SSI_DR32_READ_MASK 0xfffffffful
#define SSI_DR32_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR33                                               */
/* Register type referenced: ssi::DR33                                     */
/* Register template referenced: ssi::DR33                                 */
#define SSI_DR33_OFFSET 0xe4u
#define SSI_DR33_BYTE_OFFSET 0xe4u
#define SSI_DR33_READ_ACCESS 1u
#define SSI_DR33_WRITE_ACCESS 1u
#define SSI_DR33_RESET_VALUE 0x00000000ul
#define SSI_DR33_RESET_MASK 0xfffffffful
#define SSI_DR33_READ_MASK 0xfffffffful
#define SSI_DR33_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR34                                               */
/* Register type referenced: ssi::DR34                                     */
/* Register template referenced: ssi::DR34                                 */
#define SSI_DR34_OFFSET 0xe8u
#define SSI_DR34_BYTE_OFFSET 0xe8u
#define SSI_DR34_READ_ACCESS 1u
#define SSI_DR34_WRITE_ACCESS 1u
#define SSI_DR34_RESET_VALUE 0x00000000ul
#define SSI_DR34_RESET_MASK 0xfffffffful
#define SSI_DR34_READ_MASK 0xfffffffful
#define SSI_DR34_WRITE_MASK 0xfffffffful
/* Register member: ssi.DR35                                               */
/* Register type referenced: ssi::DR35                                     */
/* Register template referenced: ssi::DR35                                 */
#define SSI_DR35_OFFSET 0xecu
#define SSI_DR35_BYTE_OFFSET 0xecu
#define SSI_DR35_READ_ACCESS 1u
#define SSI_DR35_WRITE_ACCESS 1u
#define SSI_DR35_RESET_VALUE 0x00000000ul
#define SSI_DR35_RESET_MASK 0xfffffffful
#define SSI_DR35_READ_MASK 0xfffffffful
#define SSI_DR35_WRITE_MASK 0xfffffffful
/* Register member: ssi.RSVD                                               */
/* Register type referenced: ssi::RSVD                                     */
/* Register template referenced: ssi::RSVD                                 */
#define SSI_RSVD_OFFSET 0xfcu
#define SSI_RSVD_BYTE_OFFSET 0xfcu
#define SSI_RSVD_READ_ACCESS 1u
#define SSI_RSVD_WRITE_ACCESS 0u
#define SSI_RSVD_RESET_VALUE 0x00000000ul
#define SSI_RSVD_RESET_MASK 0xfffffffful
#define SSI_RSVD_READ_MASK 0xfffffffful
#define SSI_RSVD_WRITE_MASK 0x00000000ul

/* Register type: ssi::CTRLR0                                              */
/* Register template: ssi::CTRLR0                                          */
/* Field member: ssi::CTRLR0.RSVD_CTRLR0                                   */
#define SSI_CTRLR0_RSVD_CTRLR0_MSB 31u
#define SSI_CTRLR0_RSVD_CTRLR0_LSB 25u
#define SSI_CTRLR0_RSVD_CTRLR0_WIDTH 7u
#define SSI_CTRLR0_RSVD_CTRLR0_READ_ACCESS 1u
#define SSI_CTRLR0_RSVD_CTRLR0_WRITE_ACCESS 0u
#define SSI_CTRLR0_RSVD_CTRLR0_RESET 0x00u
#define SSI_CTRLR0_RSVD_CTRLR0_FIELD_MASK 0xfe000000ul
#define SSI_CTRLR0_RSVD_CTRLR0_GET(x) (((x) & 0xfe000000ul) >> 25)
#define SSI_CTRLR0_RSVD_CTRLR0_SET(x) (((x) << 25) & 0xfe000000ul)
#define SSI_CTRLR0_RSVD_CTRLR0_MODIFY(r, x) \
   ((((x) << 25) & 0xfe000000ul) | ((r) & 0x01fffffful))
/* Field member: ssi::CTRLR0.SSTE                                          */
#define SSI_CTRLR0_SSTE_MSB 24u
#define SSI_CTRLR0_SSTE_LSB 24u
#define SSI_CTRLR0_SSTE_WIDTH 1u
#define SSI_CTRLR0_SSTE_READ_ACCESS 1u
#define SSI_CTRLR0_SSTE_WRITE_ACCESS 1u
#define SSI_CTRLR0_SSTE_RESET 0x1u
#define SSI_CTRLR0_SSTE_FIELD_MASK 0x01000000ul
#define SSI_CTRLR0_SSTE_GET(x) (((x) & 0x01000000ul) >> 24)
#define SSI_CTRLR0_SSTE_SET(x) (((x) << 24) & 0x01000000ul)
#define SSI_CTRLR0_SSTE_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000ul) | ((r) & 0xfefffffful))
/* Field member: ssi::CTRLR0.RSVD_CTRLR0_23                                */
#define SSI_CTRLR0_RSVD_CTRLR0_23_MSB 23u
#define SSI_CTRLR0_RSVD_CTRLR0_23_LSB 23u
#define SSI_CTRLR0_RSVD_CTRLR0_23_WIDTH 1u
#define SSI_CTRLR0_RSVD_CTRLR0_23_READ_ACCESS 1u
#define SSI_CTRLR0_RSVD_CTRLR0_23_WRITE_ACCESS 0u
#define SSI_CTRLR0_RSVD_CTRLR0_23_RESET 0x0u
#define SSI_CTRLR0_RSVD_CTRLR0_23_FIELD_MASK 0x00800000ul
#define SSI_CTRLR0_RSVD_CTRLR0_23_GET(x) (((x) & 0x00800000ul) >> 23)
#define SSI_CTRLR0_RSVD_CTRLR0_23_SET(x) (((x) << 23) & 0x00800000ul)
#define SSI_CTRLR0_RSVD_CTRLR0_23_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000ul) | ((r) & 0xff7ffffful))
/* Field member: ssi::CTRLR0.SPI_FRF                                       */
#define SSI_CTRLR0_SPI_FRF_MSB 22u
#define SSI_CTRLR0_SPI_FRF_LSB 21u
#define SSI_CTRLR0_SPI_FRF_WIDTH 2u
#define SSI_CTRLR0_SPI_FRF_READ_ACCESS 1u
#define SSI_CTRLR0_SPI_FRF_WRITE_ACCESS 0u
#define SSI_CTRLR0_SPI_FRF_RESET 0x0u
#define SSI_CTRLR0_SPI_FRF_FIELD_MASK 0x00600000ul
#define SSI_CTRLR0_SPI_FRF_GET(x) (((x) & 0x00600000ul) >> 21)
#define SSI_CTRLR0_SPI_FRF_SET(x) (((x) << 21) & 0x00600000ul)
#define SSI_CTRLR0_SPI_FRF_MODIFY(r, x) \
   ((((x) << 21) & 0x00600000ul) | ((r) & 0xff9ffffful))
/* Field member: ssi::CTRLR0.DFS_32                                        */
#define SSI_CTRLR0_DFS_32_MSB 20u
#define SSI_CTRLR0_DFS_32_LSB 16u
#define SSI_CTRLR0_DFS_32_WIDTH 5u
#define SSI_CTRLR0_DFS_32_READ_ACCESS 1u
#define SSI_CTRLR0_DFS_32_WRITE_ACCESS 1u
#define SSI_CTRLR0_DFS_32_RESET 0x07u
#define SSI_CTRLR0_DFS_32_FIELD_MASK 0x001f0000ul
#define SSI_CTRLR0_DFS_32_GET(x) (((x) & 0x001f0000ul) >> 16)
#define SSI_CTRLR0_DFS_32_SET(x) (((x) << 16) & 0x001f0000ul)
#define SSI_CTRLR0_DFS_32_MODIFY(r, x) \
   ((((x) << 16) & 0x001f0000ul) | ((r) & 0xffe0fffful))
/* Field member: ssi::CTRLR0.CFS                                           */
#define SSI_CTRLR0_CFS_MSB 15u
#define SSI_CTRLR0_CFS_LSB 12u
#define SSI_CTRLR0_CFS_WIDTH 4u
#define SSI_CTRLR0_CFS_READ_ACCESS 1u
#define SSI_CTRLR0_CFS_WRITE_ACCESS 1u
#define SSI_CTRLR0_CFS_RESET 0x0u
#define SSI_CTRLR0_CFS_FIELD_MASK 0x0000f000ul
#define SSI_CTRLR0_CFS_GET(x) (((x) & 0x0000f000ul) >> 12)
#define SSI_CTRLR0_CFS_SET(x) (((x) << 12) & 0x0000f000ul)
#define SSI_CTRLR0_CFS_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000ul) | ((r) & 0xffff0ffful))
/* Field member: ssi::CTRLR0.SRL                                           */
#define SSI_CTRLR0_SRL_MSB 11u
#define SSI_CTRLR0_SRL_LSB 11u
#define SSI_CTRLR0_SRL_WIDTH 1u
#define SSI_CTRLR0_SRL_READ_ACCESS 1u
#define SSI_CTRLR0_SRL_WRITE_ACCESS 1u
#define SSI_CTRLR0_SRL_RESET 0x0u
#define SSI_CTRLR0_SRL_FIELD_MASK 0x00000800ul
#define SSI_CTRLR0_SRL_GET(x) (((x) & 0x00000800ul) >> 11)
#define SSI_CTRLR0_SRL_SET(x) (((x) << 11) & 0x00000800ul)
#define SSI_CTRLR0_SRL_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: ssi::CTRLR0.RSVD_SLV_OE                                   */
#define SSI_CTRLR0_RSVD_SLV_OE_MSB 10u
#define SSI_CTRLR0_RSVD_SLV_OE_LSB 10u
#define SSI_CTRLR0_RSVD_SLV_OE_WIDTH 1u
#define SSI_CTRLR0_RSVD_SLV_OE_READ_ACCESS 1u
#define SSI_CTRLR0_RSVD_SLV_OE_WRITE_ACCESS 0u
#define SSI_CTRLR0_RSVD_SLV_OE_RESET 0x0u
#define SSI_CTRLR0_RSVD_SLV_OE_FIELD_MASK 0x00000400ul
#define SSI_CTRLR0_RSVD_SLV_OE_GET(x) (((x) & 0x00000400ul) >> 10)
#define SSI_CTRLR0_RSVD_SLV_OE_SET(x) (((x) << 10) & 0x00000400ul)
#define SSI_CTRLR0_RSVD_SLV_OE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: ssi::CTRLR0.TMOD                                          */
#define SSI_CTRLR0_TMOD_MSB 9u
#define SSI_CTRLR0_TMOD_LSB 8u
#define SSI_CTRLR0_TMOD_WIDTH 2u
#define SSI_CTRLR0_TMOD_READ_ACCESS 1u
#define SSI_CTRLR0_TMOD_WRITE_ACCESS 1u
#define SSI_CTRLR0_TMOD_RESET 0x0u
#define SSI_CTRLR0_TMOD_FIELD_MASK 0x00000300ul
#define SSI_CTRLR0_TMOD_GET(x) (((x) & 0x00000300ul) >> 8)
#define SSI_CTRLR0_TMOD_SET(x) (((x) << 8) & 0x00000300ul)
#define SSI_CTRLR0_TMOD_MODIFY(r, x) \
   ((((x) << 8) & 0x00000300ul) | ((r) & 0xfffffcfful))
/* Field member: ssi::CTRLR0.SCPOL                                         */
#define SSI_CTRLR0_SCPOL_MSB 7u
#define SSI_CTRLR0_SCPOL_LSB 7u
#define SSI_CTRLR0_SCPOL_WIDTH 1u
#define SSI_CTRLR0_SCPOL_READ_ACCESS 1u
#define SSI_CTRLR0_SCPOL_WRITE_ACCESS 1u
#define SSI_CTRLR0_SCPOL_RESET 0x0u
#define SSI_CTRLR0_SCPOL_FIELD_MASK 0x00000080ul
#define SSI_CTRLR0_SCPOL_GET(x) (((x) & 0x00000080ul) >> 7)
#define SSI_CTRLR0_SCPOL_SET(x) (((x) << 7) & 0x00000080ul)
#define SSI_CTRLR0_SCPOL_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: ssi::CTRLR0.SCPH                                          */
#define SSI_CTRLR0_SCPH_MSB 6u
#define SSI_CTRLR0_SCPH_LSB 6u
#define SSI_CTRLR0_SCPH_WIDTH 1u
#define SSI_CTRLR0_SCPH_READ_ACCESS 1u
#define SSI_CTRLR0_SCPH_WRITE_ACCESS 1u
#define SSI_CTRLR0_SCPH_RESET 0x0u
#define SSI_CTRLR0_SCPH_FIELD_MASK 0x00000040ul
#define SSI_CTRLR0_SCPH_GET(x) (((x) & 0x00000040ul) >> 6)
#define SSI_CTRLR0_SCPH_SET(x) (((x) << 6) & 0x00000040ul)
#define SSI_CTRLR0_SCPH_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: ssi::CTRLR0.FRF                                           */
#define SSI_CTRLR0_FRF_MSB 5u
#define SSI_CTRLR0_FRF_LSB 4u
#define SSI_CTRLR0_FRF_WIDTH 2u
#define SSI_CTRLR0_FRF_READ_ACCESS 1u
#define SSI_CTRLR0_FRF_WRITE_ACCESS 1u
#define SSI_CTRLR0_FRF_RESET 0x0u
#define SSI_CTRLR0_FRF_FIELD_MASK 0x00000030ul
#define SSI_CTRLR0_FRF_GET(x) (((x) & 0x00000030ul) >> 4)
#define SSI_CTRLR0_FRF_SET(x) (((x) << 4) & 0x00000030ul)
#define SSI_CTRLR0_FRF_MODIFY(r, x) \
   ((((x) << 4) & 0x00000030ul) | ((r) & 0xffffffcful))
/* Field member: ssi::CTRLR0.DFS                                           */
#define SSI_CTRLR0_DFS_MSB 3u
#define SSI_CTRLR0_DFS_LSB 0u
#define SSI_CTRLR0_DFS_WIDTH 4u
#define SSI_CTRLR0_DFS_READ_ACCESS 1u
#define SSI_CTRLR0_DFS_WRITE_ACCESS 0u
#define SSI_CTRLR0_DFS_RESET 0x0u
#define SSI_CTRLR0_DFS_FIELD_MASK 0x0000000ful
#define SSI_CTRLR0_DFS_GET(x) ((x) & 0x0000000ful)
#define SSI_CTRLR0_DFS_SET(x) ((x) & 0x0000000ful)
#define SSI_CTRLR0_DFS_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: ssi::CTRLR1                                              */
/* Register template: ssi::CTRLR1                                          */
/* Field member: ssi::CTRLR1.RSVD_CTRLR1                                   */
#define SSI_CTRLR1_RSVD_CTRLR1_MSB 31u
#define SSI_CTRLR1_RSVD_CTRLR1_LSB 16u
#define SSI_CTRLR1_RSVD_CTRLR1_WIDTH 16u
#define SSI_CTRLR1_RSVD_CTRLR1_READ_ACCESS 1u
#define SSI_CTRLR1_RSVD_CTRLR1_WRITE_ACCESS 0u
#define SSI_CTRLR1_RSVD_CTRLR1_RESET 0x0000u
#define SSI_CTRLR1_RSVD_CTRLR1_FIELD_MASK 0xffff0000ul
#define SSI_CTRLR1_RSVD_CTRLR1_GET(x) (((x) & 0xffff0000ul) >> 16)
#define SSI_CTRLR1_RSVD_CTRLR1_SET(x) (((x) << 16) & 0xffff0000ul)
#define SSI_CTRLR1_RSVD_CTRLR1_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000ul) | ((r) & 0x0000fffful))
/* Field member: ssi::CTRLR1.NDF                                           */
#define SSI_CTRLR1_NDF_MSB 15u
#define SSI_CTRLR1_NDF_LSB 0u
#define SSI_CTRLR1_NDF_WIDTH 16u
#define SSI_CTRLR1_NDF_READ_ACCESS 1u
#define SSI_CTRLR1_NDF_WRITE_ACCESS 1u
#define SSI_CTRLR1_NDF_RESET 0x0000u
#define SSI_CTRLR1_NDF_FIELD_MASK 0x0000fffful
#define SSI_CTRLR1_NDF_GET(x) ((x) & 0x0000fffful)
#define SSI_CTRLR1_NDF_SET(x) ((x) & 0x0000fffful)
#define SSI_CTRLR1_NDF_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: ssi::SSIENR                                              */
/* Register template: ssi::SSIENR                                          */
/* Field member: ssi::SSIENR.RSVD_SSIENR                                   */
#define SSI_SSIENR_RSVD_SSIENR_MSB 31u
#define SSI_SSIENR_RSVD_SSIENR_LSB 1u
#define SSI_SSIENR_RSVD_SSIENR_WIDTH 31u
#define SSI_SSIENR_RSVD_SSIENR_READ_ACCESS 1u
#define SSI_SSIENR_RSVD_SSIENR_WRITE_ACCESS 0u
#define SSI_SSIENR_RSVD_SSIENR_RESET 0x00000000ul
#define SSI_SSIENR_RSVD_SSIENR_FIELD_MASK 0xfffffffeul
#define SSI_SSIENR_RSVD_SSIENR_GET(x) (((x) & 0xfffffffeul) >> 1)
#define SSI_SSIENR_RSVD_SSIENR_SET(x) (((x) << 1) & 0xfffffffeul)
#define SSI_SSIENR_RSVD_SSIENR_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: ssi::SSIENR.SSI_EN                                        */
#define SSI_SSIENR_SSI_EN_MSB 0u
#define SSI_SSIENR_SSI_EN_LSB 0u
#define SSI_SSIENR_SSI_EN_WIDTH 1u
#define SSI_SSIENR_SSI_EN_READ_ACCESS 1u
#define SSI_SSIENR_SSI_EN_WRITE_ACCESS 1u
#define SSI_SSIENR_SSI_EN_RESET 0x0u
#define SSI_SSIENR_SSI_EN_FIELD_MASK 0x00000001ul
#define SSI_SSIENR_SSI_EN_GET(x) ((x) & 0x00000001ul)
#define SSI_SSIENR_SSI_EN_SET(x) ((x) & 0x00000001ul)
#define SSI_SSIENR_SSI_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: ssi::MWCR                                                */
/* Register template: ssi::MWCR                                            */
/* Field member: ssi::MWCR.RSVD_MWCR                                       */
#define SSI_MWCR_RSVD_MWCR_MSB 31u
#define SSI_MWCR_RSVD_MWCR_LSB 3u
#define SSI_MWCR_RSVD_MWCR_WIDTH 29u
#define SSI_MWCR_RSVD_MWCR_READ_ACCESS 1u
#define SSI_MWCR_RSVD_MWCR_WRITE_ACCESS 0u
#define SSI_MWCR_RSVD_MWCR_RESET 0x00000000ul
#define SSI_MWCR_RSVD_MWCR_FIELD_MASK 0xfffffff8ul
#define SSI_MWCR_RSVD_MWCR_GET(x) (((x) & 0xfffffff8ul) >> 3)
#define SSI_MWCR_RSVD_MWCR_SET(x) (((x) << 3) & 0xfffffff8ul)
#define SSI_MWCR_RSVD_MWCR_MODIFY(r, x) \
   ((((x) << 3) & 0xfffffff8ul) | ((r) & 0x00000007ul))
/* Field member: ssi::MWCR.MHS                                             */
#define SSI_MWCR_MHS_MSB 2u
#define SSI_MWCR_MHS_LSB 2u
#define SSI_MWCR_MHS_WIDTH 1u
#define SSI_MWCR_MHS_READ_ACCESS 1u
#define SSI_MWCR_MHS_WRITE_ACCESS 1u
#define SSI_MWCR_MHS_RESET 0x0u
#define SSI_MWCR_MHS_FIELD_MASK 0x00000004ul
#define SSI_MWCR_MHS_GET(x) (((x) & 0x00000004ul) >> 2)
#define SSI_MWCR_MHS_SET(x) (((x) << 2) & 0x00000004ul)
#define SSI_MWCR_MHS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: ssi::MWCR.MDD                                             */
#define SSI_MWCR_MDD_MSB 1u
#define SSI_MWCR_MDD_LSB 1u
#define SSI_MWCR_MDD_WIDTH 1u
#define SSI_MWCR_MDD_READ_ACCESS 1u
#define SSI_MWCR_MDD_WRITE_ACCESS 1u
#define SSI_MWCR_MDD_RESET 0x0u
#define SSI_MWCR_MDD_FIELD_MASK 0x00000002ul
#define SSI_MWCR_MDD_GET(x) (((x) & 0x00000002ul) >> 1)
#define SSI_MWCR_MDD_SET(x) (((x) << 1) & 0x00000002ul)
#define SSI_MWCR_MDD_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: ssi::MWCR.MWMOD                                           */
#define SSI_MWCR_MWMOD_MSB 0u
#define SSI_MWCR_MWMOD_LSB 0u
#define SSI_MWCR_MWMOD_WIDTH 1u
#define SSI_MWCR_MWMOD_READ_ACCESS 1u
#define SSI_MWCR_MWMOD_WRITE_ACCESS 1u
#define SSI_MWCR_MWMOD_RESET 0x0u
#define SSI_MWCR_MWMOD_FIELD_MASK 0x00000001ul
#define SSI_MWCR_MWMOD_GET(x) ((x) & 0x00000001ul)
#define SSI_MWCR_MWMOD_SET(x) ((x) & 0x00000001ul)
#define SSI_MWCR_MWMOD_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: ssi::SER                                                 */
/* Register template: ssi::SER                                             */
/* Field member: ssi::SER.RSVD_SER                                         */
#define SSI_SER_RSVD_SER_MSB 31u
#define SSI_SER_RSVD_SER_LSB 2u
#define SSI_SER_RSVD_SER_WIDTH 30u
#define SSI_SER_RSVD_SER_READ_ACCESS 1u
#define SSI_SER_RSVD_SER_WRITE_ACCESS 0u
#define SSI_SER_RSVD_SER_RESET 0x00000000ul
#define SSI_SER_RSVD_SER_FIELD_MASK 0xfffffffcul
#define SSI_SER_RSVD_SER_GET(x) (((x) & 0xfffffffcul) >> 2)
#define SSI_SER_RSVD_SER_SET(x) (((x) << 2) & 0xfffffffcul)
#define SSI_SER_RSVD_SER_MODIFY(r, x) \
   ((((x) << 2) & 0xfffffffcul) | ((r) & 0x00000003ul))
/* Field member: ssi::SER.SER                                              */
#define SSI_SER_SER_MSB 1u
#define SSI_SER_SER_LSB 0u
#define SSI_SER_SER_WIDTH 2u
#define SSI_SER_SER_READ_ACCESS 1u
#define SSI_SER_SER_WRITE_ACCESS 1u
#define SSI_SER_SER_RESET 0x0u
#define SSI_SER_SER_FIELD_MASK 0x00000003ul
#define SSI_SER_SER_GET(x) ((x) & 0x00000003ul)
#define SSI_SER_SER_SET(x) ((x) & 0x00000003ul)
#define SSI_SER_SER_MODIFY(r, x) \
   (((x) & 0x00000003ul) | ((r) & 0xfffffffcul))

/* Register type: ssi::BAUDR                                               */
/* Register template: ssi::BAUDR                                           */
/* Field member: ssi::BAUDR.RSVD_BAUDR                                     */
#define SSI_BAUDR_RSVD_BAUDR_MSB 31u
#define SSI_BAUDR_RSVD_BAUDR_LSB 16u
#define SSI_BAUDR_RSVD_BAUDR_WIDTH 16u
#define SSI_BAUDR_RSVD_BAUDR_READ_ACCESS 1u
#define SSI_BAUDR_RSVD_BAUDR_WRITE_ACCESS 0u
#define SSI_BAUDR_RSVD_BAUDR_RESET 0x0000u
#define SSI_BAUDR_RSVD_BAUDR_FIELD_MASK 0xffff0000ul
#define SSI_BAUDR_RSVD_BAUDR_GET(x) (((x) & 0xffff0000ul) >> 16)
#define SSI_BAUDR_RSVD_BAUDR_SET(x) (((x) << 16) & 0xffff0000ul)
#define SSI_BAUDR_RSVD_BAUDR_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000ul) | ((r) & 0x0000fffful))
/* Field member: ssi::BAUDR.SCKDV                                          */
#define SSI_BAUDR_SCKDV_MSB 15u
#define SSI_BAUDR_SCKDV_LSB 0u
#define SSI_BAUDR_SCKDV_WIDTH 16u
#define SSI_BAUDR_SCKDV_READ_ACCESS 1u
#define SSI_BAUDR_SCKDV_WRITE_ACCESS 1u
#define SSI_BAUDR_SCKDV_RESET 0x0000u
#define SSI_BAUDR_SCKDV_FIELD_MASK 0x0000fffful
#define SSI_BAUDR_SCKDV_GET(x) ((x) & 0x0000fffful)
#define SSI_BAUDR_SCKDV_SET(x) ((x) & 0x0000fffful)
#define SSI_BAUDR_SCKDV_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: ssi::TXFTLR                                              */
/* Register template: ssi::TXFTLR                                          */
/* Field member: ssi::TXFTLR.RSVD_TXFTLR                                   */
#define SSI_TXFTLR_RSVD_TXFTLR_MSB 31u
#define SSI_TXFTLR_RSVD_TXFTLR_LSB 8u
#define SSI_TXFTLR_RSVD_TXFTLR_WIDTH 24u
#define SSI_TXFTLR_RSVD_TXFTLR_READ_ACCESS 1u
#define SSI_TXFTLR_RSVD_TXFTLR_WRITE_ACCESS 0u
#define SSI_TXFTLR_RSVD_TXFTLR_RESET 0x000000ul
#define SSI_TXFTLR_RSVD_TXFTLR_FIELD_MASK 0xffffff00ul
#define SSI_TXFTLR_RSVD_TXFTLR_GET(x) (((x) & 0xffffff00ul) >> 8)
#define SSI_TXFTLR_RSVD_TXFTLR_SET(x) (((x) << 8) & 0xffffff00ul)
#define SSI_TXFTLR_RSVD_TXFTLR_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: ssi::TXFTLR.TFT                                           */
#define SSI_TXFTLR_TFT_MSB 7u
#define SSI_TXFTLR_TFT_LSB 0u
#define SSI_TXFTLR_TFT_WIDTH 8u
#define SSI_TXFTLR_TFT_READ_ACCESS 1u
#define SSI_TXFTLR_TFT_WRITE_ACCESS 1u
#define SSI_TXFTLR_TFT_RESET 0x00u
#define SSI_TXFTLR_TFT_FIELD_MASK 0x000000fful
#define SSI_TXFTLR_TFT_GET(x) ((x) & 0x000000fful)
#define SSI_TXFTLR_TFT_SET(x) ((x) & 0x000000fful)
#define SSI_TXFTLR_TFT_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: ssi::RXFTLR                                              */
/* Register template: ssi::RXFTLR                                          */
/* Field member: ssi::RXFTLR.RSVD_RXFTLR                                   */
#define SSI_RXFTLR_RSVD_RXFTLR_MSB 31u
#define SSI_RXFTLR_RSVD_RXFTLR_LSB 8u
#define SSI_RXFTLR_RSVD_RXFTLR_WIDTH 24u
#define SSI_RXFTLR_RSVD_RXFTLR_READ_ACCESS 1u
#define SSI_RXFTLR_RSVD_RXFTLR_WRITE_ACCESS 0u
#define SSI_RXFTLR_RSVD_RXFTLR_RESET 0x000000ul
#define SSI_RXFTLR_RSVD_RXFTLR_FIELD_MASK 0xffffff00ul
#define SSI_RXFTLR_RSVD_RXFTLR_GET(x) (((x) & 0xffffff00ul) >> 8)
#define SSI_RXFTLR_RSVD_RXFTLR_SET(x) (((x) << 8) & 0xffffff00ul)
#define SSI_RXFTLR_RSVD_RXFTLR_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: ssi::RXFTLR.RFT                                           */
#define SSI_RXFTLR_RFT_MSB 7u
#define SSI_RXFTLR_RFT_LSB 0u
#define SSI_RXFTLR_RFT_WIDTH 8u
#define SSI_RXFTLR_RFT_READ_ACCESS 1u
#define SSI_RXFTLR_RFT_WRITE_ACCESS 1u
#define SSI_RXFTLR_RFT_RESET 0x00u
#define SSI_RXFTLR_RFT_FIELD_MASK 0x000000fful
#define SSI_RXFTLR_RFT_GET(x) ((x) & 0x000000fful)
#define SSI_RXFTLR_RFT_SET(x) ((x) & 0x000000fful)
#define SSI_RXFTLR_RFT_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: ssi::TXFLR                                               */
/* Register template: ssi::TXFLR                                           */
/* Field member: ssi::TXFLR.RSVD_TXFLR                                     */
#define SSI_TXFLR_RSVD_TXFLR_MSB 31u
#define SSI_TXFLR_RSVD_TXFLR_LSB 9u
#define SSI_TXFLR_RSVD_TXFLR_WIDTH 23u
#define SSI_TXFLR_RSVD_TXFLR_READ_ACCESS 1u
#define SSI_TXFLR_RSVD_TXFLR_WRITE_ACCESS 0u
#define SSI_TXFLR_RSVD_TXFLR_RESET 0x000000ul
#define SSI_TXFLR_RSVD_TXFLR_FIELD_MASK 0xfffffe00ul
#define SSI_TXFLR_RSVD_TXFLR_GET(x) (((x) & 0xfffffe00ul) >> 9)
#define SSI_TXFLR_RSVD_TXFLR_SET(x) (((x) << 9) & 0xfffffe00ul)
#define SSI_TXFLR_RSVD_TXFLR_MODIFY(r, x) \
   ((((x) << 9) & 0xfffffe00ul) | ((r) & 0x000001fful))
/* Field member: ssi::TXFLR.TXTFL                                          */
#define SSI_TXFLR_TXTFL_MSB 8u
#define SSI_TXFLR_TXTFL_LSB 0u
#define SSI_TXFLR_TXTFL_WIDTH 9u
#define SSI_TXFLR_TXTFL_READ_ACCESS 1u
#define SSI_TXFLR_TXTFL_WRITE_ACCESS 0u
#define SSI_TXFLR_TXTFL_RESET 0x000u
#define SSI_TXFLR_TXTFL_FIELD_MASK 0x000001fful
#define SSI_TXFLR_TXTFL_GET(x) ((x) & 0x000001fful)
#define SSI_TXFLR_TXTFL_SET(x) ((x) & 0x000001fful)
#define SSI_TXFLR_TXTFL_MODIFY(r, x) \
   (((x) & 0x000001fful) | ((r) & 0xfffffe00ul))

/* Register type: ssi::RXFLR                                               */
/* Register template: ssi::RXFLR                                           */
/* Field member: ssi::RXFLR.RSVD_RXFLR                                     */
#define SSI_RXFLR_RSVD_RXFLR_MSB 31u
#define SSI_RXFLR_RSVD_RXFLR_LSB 9u
#define SSI_RXFLR_RSVD_RXFLR_WIDTH 23u
#define SSI_RXFLR_RSVD_RXFLR_READ_ACCESS 1u
#define SSI_RXFLR_RSVD_RXFLR_WRITE_ACCESS 0u
#define SSI_RXFLR_RSVD_RXFLR_RESET 0x000000ul
#define SSI_RXFLR_RSVD_RXFLR_FIELD_MASK 0xfffffe00ul
#define SSI_RXFLR_RSVD_RXFLR_GET(x) (((x) & 0xfffffe00ul) >> 9)
#define SSI_RXFLR_RSVD_RXFLR_SET(x) (((x) << 9) & 0xfffffe00ul)
#define SSI_RXFLR_RSVD_RXFLR_MODIFY(r, x) \
   ((((x) << 9) & 0xfffffe00ul) | ((r) & 0x000001fful))
/* Field member: ssi::RXFLR.RXTFL                                          */
#define SSI_RXFLR_RXTFL_MSB 8u
#define SSI_RXFLR_RXTFL_LSB 0u
#define SSI_RXFLR_RXTFL_WIDTH 9u
#define SSI_RXFLR_RXTFL_READ_ACCESS 1u
#define SSI_RXFLR_RXTFL_WRITE_ACCESS 0u
#define SSI_RXFLR_RXTFL_RESET 0x000u
#define SSI_RXFLR_RXTFL_FIELD_MASK 0x000001fful
#define SSI_RXFLR_RXTFL_GET(x) ((x) & 0x000001fful)
#define SSI_RXFLR_RXTFL_SET(x) ((x) & 0x000001fful)
#define SSI_RXFLR_RXTFL_MODIFY(r, x) \
   (((x) & 0x000001fful) | ((r) & 0xfffffe00ul))

/* Register type: ssi::SR                                                  */
/* Register template: ssi::SR                                              */
/* Field member: ssi::SR.RSVD_SR                                           */
#define SSI_SR_RSVD_SR_MSB 31u
#define SSI_SR_RSVD_SR_LSB 7u
#define SSI_SR_RSVD_SR_WIDTH 25u
#define SSI_SR_RSVD_SR_READ_ACCESS 1u
#define SSI_SR_RSVD_SR_WRITE_ACCESS 0u
#define SSI_SR_RSVD_SR_RESET 0x0000000ul
#define SSI_SR_RSVD_SR_FIELD_MASK 0xffffff80ul
#define SSI_SR_RSVD_SR_GET(x) (((x) & 0xffffff80ul) >> 7)
#define SSI_SR_RSVD_SR_SET(x) (((x) << 7) & 0xffffff80ul)
#define SSI_SR_RSVD_SR_MODIFY(r, x) \
   ((((x) << 7) & 0xffffff80ul) | ((r) & 0x0000007ful))
/* Field member: ssi::SR.DCOL                                              */
#define SSI_SR_DCOL_MSB 6u
#define SSI_SR_DCOL_LSB 6u
#define SSI_SR_DCOL_WIDTH 1u
#define SSI_SR_DCOL_READ_ACCESS 1u
#define SSI_SR_DCOL_WRITE_ACCESS 0u
#define SSI_SR_DCOL_RESET 0x0u
#define SSI_SR_DCOL_FIELD_MASK 0x00000040ul
#define SSI_SR_DCOL_GET(x) (((x) & 0x00000040ul) >> 6)
#define SSI_SR_DCOL_SET(x) (((x) << 6) & 0x00000040ul)
#define SSI_SR_DCOL_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: ssi::SR.RSVD_TXE                                          */
#define SSI_SR_RSVD_TXE_MSB 5u
#define SSI_SR_RSVD_TXE_LSB 5u
#define SSI_SR_RSVD_TXE_WIDTH 1u
#define SSI_SR_RSVD_TXE_READ_ACCESS 1u
#define SSI_SR_RSVD_TXE_WRITE_ACCESS 0u
#define SSI_SR_RSVD_TXE_RESET 0x0u
#define SSI_SR_RSVD_TXE_FIELD_MASK 0x00000020ul
#define SSI_SR_RSVD_TXE_GET(x) (((x) & 0x00000020ul) >> 5)
#define SSI_SR_RSVD_TXE_SET(x) (((x) << 5) & 0x00000020ul)
#define SSI_SR_RSVD_TXE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: ssi::SR.RFF                                               */
#define SSI_SR_RFF_MSB 4u
#define SSI_SR_RFF_LSB 4u
#define SSI_SR_RFF_WIDTH 1u
#define SSI_SR_RFF_READ_ACCESS 1u
#define SSI_SR_RFF_WRITE_ACCESS 0u
#define SSI_SR_RFF_RESET 0x0u
#define SSI_SR_RFF_FIELD_MASK 0x00000010ul
#define SSI_SR_RFF_GET(x) (((x) & 0x00000010ul) >> 4)
#define SSI_SR_RFF_SET(x) (((x) << 4) & 0x00000010ul)
#define SSI_SR_RFF_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: ssi::SR.RFNE                                              */
#define SSI_SR_RFNE_MSB 3u
#define SSI_SR_RFNE_LSB 3u
#define SSI_SR_RFNE_WIDTH 1u
#define SSI_SR_RFNE_READ_ACCESS 1u
#define SSI_SR_RFNE_WRITE_ACCESS 0u
#define SSI_SR_RFNE_RESET 0x0u
#define SSI_SR_RFNE_FIELD_MASK 0x00000008ul
#define SSI_SR_RFNE_GET(x) (((x) & 0x00000008ul) >> 3)
#define SSI_SR_RFNE_SET(x) (((x) << 3) & 0x00000008ul)
#define SSI_SR_RFNE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: ssi::SR.TFE                                               */
#define SSI_SR_TFE_MSB 2u
#define SSI_SR_TFE_LSB 2u
#define SSI_SR_TFE_WIDTH 1u
#define SSI_SR_TFE_READ_ACCESS 1u
#define SSI_SR_TFE_WRITE_ACCESS 0u
#define SSI_SR_TFE_RESET 0x1u
#define SSI_SR_TFE_FIELD_MASK 0x00000004ul
#define SSI_SR_TFE_GET(x) (((x) & 0x00000004ul) >> 2)
#define SSI_SR_TFE_SET(x) (((x) << 2) & 0x00000004ul)
#define SSI_SR_TFE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: ssi::SR.TFNF                                              */
#define SSI_SR_TFNF_MSB 1u
#define SSI_SR_TFNF_LSB 1u
#define SSI_SR_TFNF_WIDTH 1u
#define SSI_SR_TFNF_READ_ACCESS 1u
#define SSI_SR_TFNF_WRITE_ACCESS 0u
#define SSI_SR_TFNF_RESET 0x1u
#define SSI_SR_TFNF_FIELD_MASK 0x00000002ul
#define SSI_SR_TFNF_GET(x) (((x) & 0x00000002ul) >> 1)
#define SSI_SR_TFNF_SET(x) (((x) << 1) & 0x00000002ul)
#define SSI_SR_TFNF_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: ssi::SR.BUSY                                              */
#define SSI_SR_BUSY_MSB 0u
#define SSI_SR_BUSY_LSB 0u
#define SSI_SR_BUSY_WIDTH 1u
#define SSI_SR_BUSY_READ_ACCESS 1u
#define SSI_SR_BUSY_WRITE_ACCESS 0u
#define SSI_SR_BUSY_RESET 0x0u
#define SSI_SR_BUSY_FIELD_MASK 0x00000001ul
#define SSI_SR_BUSY_GET(x) ((x) & 0x00000001ul)
#define SSI_SR_BUSY_SET(x) ((x) & 0x00000001ul)
#define SSI_SR_BUSY_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: ssi::IMR                                                 */
/* Register template: ssi::IMR                                             */
/* Field member: ssi::IMR.RSVD_IMR                                         */
#define SSI_IMR_RSVD_IMR_MSB 31u
#define SSI_IMR_RSVD_IMR_LSB 6u
#define SSI_IMR_RSVD_IMR_WIDTH 26u
#define SSI_IMR_RSVD_IMR_READ_ACCESS 1u
#define SSI_IMR_RSVD_IMR_WRITE_ACCESS 0u
#define SSI_IMR_RSVD_IMR_RESET 0x0000000ul
#define SSI_IMR_RSVD_IMR_FIELD_MASK 0xffffffc0ul
#define SSI_IMR_RSVD_IMR_GET(x) (((x) & 0xffffffc0ul) >> 6)
#define SSI_IMR_RSVD_IMR_SET(x) (((x) << 6) & 0xffffffc0ul)
#define SSI_IMR_RSVD_IMR_MODIFY(r, x) \
   ((((x) << 6) & 0xffffffc0ul) | ((r) & 0x0000003ful))
/* Field member: ssi::IMR.MSTIM                                            */
#define SSI_IMR_MSTIM_MSB 5u
#define SSI_IMR_MSTIM_LSB 5u
#define SSI_IMR_MSTIM_WIDTH 1u
#define SSI_IMR_MSTIM_READ_ACCESS 1u
#define SSI_IMR_MSTIM_WRITE_ACCESS 1u
#define SSI_IMR_MSTIM_RESET 0x1u
#define SSI_IMR_MSTIM_FIELD_MASK 0x00000020ul
#define SSI_IMR_MSTIM_GET(x) (((x) & 0x00000020ul) >> 5)
#define SSI_IMR_MSTIM_SET(x) (((x) << 5) & 0x00000020ul)
#define SSI_IMR_MSTIM_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: ssi::IMR.RXFIM                                            */
#define SSI_IMR_RXFIM_MSB 4u
#define SSI_IMR_RXFIM_LSB 4u
#define SSI_IMR_RXFIM_WIDTH 1u
#define SSI_IMR_RXFIM_READ_ACCESS 1u
#define SSI_IMR_RXFIM_WRITE_ACCESS 1u
#define SSI_IMR_RXFIM_RESET 0x1u
#define SSI_IMR_RXFIM_FIELD_MASK 0x00000010ul
#define SSI_IMR_RXFIM_GET(x) (((x) & 0x00000010ul) >> 4)
#define SSI_IMR_RXFIM_SET(x) (((x) << 4) & 0x00000010ul)
#define SSI_IMR_RXFIM_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: ssi::IMR.RXOIM                                            */
#define SSI_IMR_RXOIM_MSB 3u
#define SSI_IMR_RXOIM_LSB 3u
#define SSI_IMR_RXOIM_WIDTH 1u
#define SSI_IMR_RXOIM_READ_ACCESS 1u
#define SSI_IMR_RXOIM_WRITE_ACCESS 1u
#define SSI_IMR_RXOIM_RESET 0x1u
#define SSI_IMR_RXOIM_FIELD_MASK 0x00000008ul
#define SSI_IMR_RXOIM_GET(x) (((x) & 0x00000008ul) >> 3)
#define SSI_IMR_RXOIM_SET(x) (((x) << 3) & 0x00000008ul)
#define SSI_IMR_RXOIM_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: ssi::IMR.RXUIM                                            */
#define SSI_IMR_RXUIM_MSB 2u
#define SSI_IMR_RXUIM_LSB 2u
#define SSI_IMR_RXUIM_WIDTH 1u
#define SSI_IMR_RXUIM_READ_ACCESS 1u
#define SSI_IMR_RXUIM_WRITE_ACCESS 1u
#define SSI_IMR_RXUIM_RESET 0x1u
#define SSI_IMR_RXUIM_FIELD_MASK 0x00000004ul
#define SSI_IMR_RXUIM_GET(x) (((x) & 0x00000004ul) >> 2)
#define SSI_IMR_RXUIM_SET(x) (((x) << 2) & 0x00000004ul)
#define SSI_IMR_RXUIM_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: ssi::IMR.TXOIM                                            */
#define SSI_IMR_TXOIM_MSB 1u
#define SSI_IMR_TXOIM_LSB 1u
#define SSI_IMR_TXOIM_WIDTH 1u
#define SSI_IMR_TXOIM_READ_ACCESS 1u
#define SSI_IMR_TXOIM_WRITE_ACCESS 1u
#define SSI_IMR_TXOIM_RESET 0x1u
#define SSI_IMR_TXOIM_FIELD_MASK 0x00000002ul
#define SSI_IMR_TXOIM_GET(x) (((x) & 0x00000002ul) >> 1)
#define SSI_IMR_TXOIM_SET(x) (((x) << 1) & 0x00000002ul)
#define SSI_IMR_TXOIM_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: ssi::IMR.TXEIM                                            */
#define SSI_IMR_TXEIM_MSB 0u
#define SSI_IMR_TXEIM_LSB 0u
#define SSI_IMR_TXEIM_WIDTH 1u
#define SSI_IMR_TXEIM_READ_ACCESS 1u
#define SSI_IMR_TXEIM_WRITE_ACCESS 1u
#define SSI_IMR_TXEIM_RESET 0x1u
#define SSI_IMR_TXEIM_FIELD_MASK 0x00000001ul
#define SSI_IMR_TXEIM_GET(x) ((x) & 0x00000001ul)
#define SSI_IMR_TXEIM_SET(x) ((x) & 0x00000001ul)
#define SSI_IMR_TXEIM_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: ssi::ISR                                                 */
/* Register template: ssi::ISR                                             */
/* Field member: ssi::ISR.RSVD_ISR                                         */
#define SSI_ISR_RSVD_ISR_MSB 31u
#define SSI_ISR_RSVD_ISR_LSB 6u
#define SSI_ISR_RSVD_ISR_WIDTH 26u
#define SSI_ISR_RSVD_ISR_READ_ACCESS 1u
#define SSI_ISR_RSVD_ISR_WRITE_ACCESS 0u
#define SSI_ISR_RSVD_ISR_RESET 0x0000000ul
#define SSI_ISR_RSVD_ISR_FIELD_MASK 0xffffffc0ul
#define SSI_ISR_RSVD_ISR_GET(x) (((x) & 0xffffffc0ul) >> 6)
#define SSI_ISR_RSVD_ISR_SET(x) (((x) << 6) & 0xffffffc0ul)
#define SSI_ISR_RSVD_ISR_MODIFY(r, x) \
   ((((x) << 6) & 0xffffffc0ul) | ((r) & 0x0000003ful))
/* Field member: ssi::ISR.MSTIS                                            */
#define SSI_ISR_MSTIS_MSB 5u
#define SSI_ISR_MSTIS_LSB 5u
#define SSI_ISR_MSTIS_WIDTH 1u
#define SSI_ISR_MSTIS_READ_ACCESS 1u
#define SSI_ISR_MSTIS_WRITE_ACCESS 0u
#define SSI_ISR_MSTIS_RESET 0x0u
#define SSI_ISR_MSTIS_FIELD_MASK 0x00000020ul
#define SSI_ISR_MSTIS_GET(x) (((x) & 0x00000020ul) >> 5)
#define SSI_ISR_MSTIS_SET(x) (((x) << 5) & 0x00000020ul)
#define SSI_ISR_MSTIS_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: ssi::ISR.RXFIS                                            */
#define SSI_ISR_RXFIS_MSB 4u
#define SSI_ISR_RXFIS_LSB 4u
#define SSI_ISR_RXFIS_WIDTH 1u
#define SSI_ISR_RXFIS_READ_ACCESS 1u
#define SSI_ISR_RXFIS_WRITE_ACCESS 0u
#define SSI_ISR_RXFIS_RESET 0x0u
#define SSI_ISR_RXFIS_FIELD_MASK 0x00000010ul
#define SSI_ISR_RXFIS_GET(x) (((x) & 0x00000010ul) >> 4)
#define SSI_ISR_RXFIS_SET(x) (((x) << 4) & 0x00000010ul)
#define SSI_ISR_RXFIS_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: ssi::ISR.RXOIS                                            */
#define SSI_ISR_RXOIS_MSB 3u
#define SSI_ISR_RXOIS_LSB 3u
#define SSI_ISR_RXOIS_WIDTH 1u
#define SSI_ISR_RXOIS_READ_ACCESS 1u
#define SSI_ISR_RXOIS_WRITE_ACCESS 0u
#define SSI_ISR_RXOIS_RESET 0x0u
#define SSI_ISR_RXOIS_FIELD_MASK 0x00000008ul
#define SSI_ISR_RXOIS_GET(x) (((x) & 0x00000008ul) >> 3)
#define SSI_ISR_RXOIS_SET(x) (((x) << 3) & 0x00000008ul)
#define SSI_ISR_RXOIS_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: ssi::ISR.RXUIS                                            */
#define SSI_ISR_RXUIS_MSB 2u
#define SSI_ISR_RXUIS_LSB 2u
#define SSI_ISR_RXUIS_WIDTH 1u
#define SSI_ISR_RXUIS_READ_ACCESS 1u
#define SSI_ISR_RXUIS_WRITE_ACCESS 0u
#define SSI_ISR_RXUIS_RESET 0x0u
#define SSI_ISR_RXUIS_FIELD_MASK 0x00000004ul
#define SSI_ISR_RXUIS_GET(x) (((x) & 0x00000004ul) >> 2)
#define SSI_ISR_RXUIS_SET(x) (((x) << 2) & 0x00000004ul)
#define SSI_ISR_RXUIS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: ssi::ISR.TXOIS                                            */
#define SSI_ISR_TXOIS_MSB 1u
#define SSI_ISR_TXOIS_LSB 1u
#define SSI_ISR_TXOIS_WIDTH 1u
#define SSI_ISR_TXOIS_READ_ACCESS 1u
#define SSI_ISR_TXOIS_WRITE_ACCESS 0u
#define SSI_ISR_TXOIS_RESET 0x0u
#define SSI_ISR_TXOIS_FIELD_MASK 0x00000002ul
#define SSI_ISR_TXOIS_GET(x) (((x) & 0x00000002ul) >> 1)
#define SSI_ISR_TXOIS_SET(x) (((x) << 1) & 0x00000002ul)
#define SSI_ISR_TXOIS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: ssi::ISR.TXEIS                                            */
#define SSI_ISR_TXEIS_MSB 0u
#define SSI_ISR_TXEIS_LSB 0u
#define SSI_ISR_TXEIS_WIDTH 1u
#define SSI_ISR_TXEIS_READ_ACCESS 1u
#define SSI_ISR_TXEIS_WRITE_ACCESS 0u
#define SSI_ISR_TXEIS_RESET 0x0u
#define SSI_ISR_TXEIS_FIELD_MASK 0x00000001ul
#define SSI_ISR_TXEIS_GET(x) ((x) & 0x00000001ul)
#define SSI_ISR_TXEIS_SET(x) ((x) & 0x00000001ul)
#define SSI_ISR_TXEIS_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: ssi::RISR                                                */
/* Register template: ssi::RISR                                            */
/* Field member: ssi::RISR.RSVD_RISR                                       */
#define SSI_RISR_RSVD_RISR_MSB 31u
#define SSI_RISR_RSVD_RISR_LSB 6u
#define SSI_RISR_RSVD_RISR_WIDTH 26u
#define SSI_RISR_RSVD_RISR_READ_ACCESS 1u
#define SSI_RISR_RSVD_RISR_WRITE_ACCESS 0u
#define SSI_RISR_RSVD_RISR_RESET 0x0000000ul
#define SSI_RISR_RSVD_RISR_FIELD_MASK 0xffffffc0ul
#define SSI_RISR_RSVD_RISR_GET(x) (((x) & 0xffffffc0ul) >> 6)
#define SSI_RISR_RSVD_RISR_SET(x) (((x) << 6) & 0xffffffc0ul)
#define SSI_RISR_RSVD_RISR_MODIFY(r, x) \
   ((((x) << 6) & 0xffffffc0ul) | ((r) & 0x0000003ful))
/* Field member: ssi::RISR.MSTIR                                           */
#define SSI_RISR_MSTIR_MSB 5u
#define SSI_RISR_MSTIR_LSB 5u
#define SSI_RISR_MSTIR_WIDTH 1u
#define SSI_RISR_MSTIR_READ_ACCESS 1u
#define SSI_RISR_MSTIR_WRITE_ACCESS 0u
#define SSI_RISR_MSTIR_RESET 0x0u
#define SSI_RISR_MSTIR_FIELD_MASK 0x00000020ul
#define SSI_RISR_MSTIR_GET(x) (((x) & 0x00000020ul) >> 5)
#define SSI_RISR_MSTIR_SET(x) (((x) << 5) & 0x00000020ul)
#define SSI_RISR_MSTIR_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: ssi::RISR.RXFIR                                           */
#define SSI_RISR_RXFIR_MSB 4u
#define SSI_RISR_RXFIR_LSB 4u
#define SSI_RISR_RXFIR_WIDTH 1u
#define SSI_RISR_RXFIR_READ_ACCESS 1u
#define SSI_RISR_RXFIR_WRITE_ACCESS 0u
#define SSI_RISR_RXFIR_RESET 0x0u
#define SSI_RISR_RXFIR_FIELD_MASK 0x00000010ul
#define SSI_RISR_RXFIR_GET(x) (((x) & 0x00000010ul) >> 4)
#define SSI_RISR_RXFIR_SET(x) (((x) << 4) & 0x00000010ul)
#define SSI_RISR_RXFIR_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: ssi::RISR.RXOIR                                           */
#define SSI_RISR_RXOIR_MSB 3u
#define SSI_RISR_RXOIR_LSB 3u
#define SSI_RISR_RXOIR_WIDTH 1u
#define SSI_RISR_RXOIR_READ_ACCESS 1u
#define SSI_RISR_RXOIR_WRITE_ACCESS 0u
#define SSI_RISR_RXOIR_RESET 0x0u
#define SSI_RISR_RXOIR_FIELD_MASK 0x00000008ul
#define SSI_RISR_RXOIR_GET(x) (((x) & 0x00000008ul) >> 3)
#define SSI_RISR_RXOIR_SET(x) (((x) << 3) & 0x00000008ul)
#define SSI_RISR_RXOIR_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: ssi::RISR.RXUIR                                           */
#define SSI_RISR_RXUIR_MSB 2u
#define SSI_RISR_RXUIR_LSB 2u
#define SSI_RISR_RXUIR_WIDTH 1u
#define SSI_RISR_RXUIR_READ_ACCESS 1u
#define SSI_RISR_RXUIR_WRITE_ACCESS 0u
#define SSI_RISR_RXUIR_RESET 0x0u
#define SSI_RISR_RXUIR_FIELD_MASK 0x00000004ul
#define SSI_RISR_RXUIR_GET(x) (((x) & 0x00000004ul) >> 2)
#define SSI_RISR_RXUIR_SET(x) (((x) << 2) & 0x00000004ul)
#define SSI_RISR_RXUIR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: ssi::RISR.TXOIR                                           */
#define SSI_RISR_TXOIR_MSB 1u
#define SSI_RISR_TXOIR_LSB 1u
#define SSI_RISR_TXOIR_WIDTH 1u
#define SSI_RISR_TXOIR_READ_ACCESS 1u
#define SSI_RISR_TXOIR_WRITE_ACCESS 0u
#define SSI_RISR_TXOIR_RESET 0x0u
#define SSI_RISR_TXOIR_FIELD_MASK 0x00000002ul
#define SSI_RISR_TXOIR_GET(x) (((x) & 0x00000002ul) >> 1)
#define SSI_RISR_TXOIR_SET(x) (((x) << 1) & 0x00000002ul)
#define SSI_RISR_TXOIR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: ssi::RISR.TXEIR                                           */
#define SSI_RISR_TXEIR_MSB 0u
#define SSI_RISR_TXEIR_LSB 0u
#define SSI_RISR_TXEIR_WIDTH 1u
#define SSI_RISR_TXEIR_READ_ACCESS 1u
#define SSI_RISR_TXEIR_WRITE_ACCESS 0u
#define SSI_RISR_TXEIR_RESET 0x0u
#define SSI_RISR_TXEIR_FIELD_MASK 0x00000001ul
#define SSI_RISR_TXEIR_GET(x) ((x) & 0x00000001ul)
#define SSI_RISR_TXEIR_SET(x) ((x) & 0x00000001ul)
#define SSI_RISR_TXEIR_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: ssi::TXOICR                                              */
/* Register template: ssi::TXOICR                                          */
/* Field member: ssi::TXOICR.RSVD_TXOICR                                   */
#define SSI_TXOICR_RSVD_TXOICR_MSB 31u
#define SSI_TXOICR_RSVD_TXOICR_LSB 1u
#define SSI_TXOICR_RSVD_TXOICR_WIDTH 31u
#define SSI_TXOICR_RSVD_TXOICR_READ_ACCESS 1u
#define SSI_TXOICR_RSVD_TXOICR_WRITE_ACCESS 0u
#define SSI_TXOICR_RSVD_TXOICR_RESET 0x00000000ul
#define SSI_TXOICR_RSVD_TXOICR_FIELD_MASK 0xfffffffeul
#define SSI_TXOICR_RSVD_TXOICR_GET(x) (((x) & 0xfffffffeul) >> 1)
#define SSI_TXOICR_RSVD_TXOICR_SET(x) (((x) << 1) & 0xfffffffeul)
#define SSI_TXOICR_RSVD_TXOICR_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: ssi::TXOICR.TXOICR                                        */
#define SSI_TXOICR_TXOICR_MSB 0u
#define SSI_TXOICR_TXOICR_LSB 0u
#define SSI_TXOICR_TXOICR_WIDTH 1u
#define SSI_TXOICR_TXOICR_READ_ACCESS 1u
#define SSI_TXOICR_TXOICR_WRITE_ACCESS 0u
#define SSI_TXOICR_TXOICR_RESET 0x0u
#define SSI_TXOICR_TXOICR_FIELD_MASK 0x00000001ul
#define SSI_TXOICR_TXOICR_GET(x) ((x) & 0x00000001ul)
#define SSI_TXOICR_TXOICR_SET(x) ((x) & 0x00000001ul)
#define SSI_TXOICR_TXOICR_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: ssi::RXOICR                                              */
/* Register template: ssi::RXOICR                                          */
/* Field member: ssi::RXOICR.RSVD_RXOICR                                   */
#define SSI_RXOICR_RSVD_RXOICR_MSB 31u
#define SSI_RXOICR_RSVD_RXOICR_LSB 1u
#define SSI_RXOICR_RSVD_RXOICR_WIDTH 31u
#define SSI_RXOICR_RSVD_RXOICR_READ_ACCESS 1u
#define SSI_RXOICR_RSVD_RXOICR_WRITE_ACCESS 0u
#define SSI_RXOICR_RSVD_RXOICR_RESET 0x00000000ul
#define SSI_RXOICR_RSVD_RXOICR_FIELD_MASK 0xfffffffeul
#define SSI_RXOICR_RSVD_RXOICR_GET(x) (((x) & 0xfffffffeul) >> 1)
#define SSI_RXOICR_RSVD_RXOICR_SET(x) (((x) << 1) & 0xfffffffeul)
#define SSI_RXOICR_RSVD_RXOICR_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: ssi::RXOICR.RXOICR                                        */
#define SSI_RXOICR_RXOICR_MSB 0u
#define SSI_RXOICR_RXOICR_LSB 0u
#define SSI_RXOICR_RXOICR_WIDTH 1u
#define SSI_RXOICR_RXOICR_READ_ACCESS 1u
#define SSI_RXOICR_RXOICR_WRITE_ACCESS 0u
#define SSI_RXOICR_RXOICR_RESET 0x0u
#define SSI_RXOICR_RXOICR_FIELD_MASK 0x00000001ul
#define SSI_RXOICR_RXOICR_GET(x) ((x) & 0x00000001ul)
#define SSI_RXOICR_RXOICR_SET(x) ((x) & 0x00000001ul)
#define SSI_RXOICR_RXOICR_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: ssi::RXUICR                                              */
/* Register template: ssi::RXUICR                                          */
/* Field member: ssi::RXUICR.RSVD_RXUICR                                   */
#define SSI_RXUICR_RSVD_RXUICR_MSB 31u
#define SSI_RXUICR_RSVD_RXUICR_LSB 1u
#define SSI_RXUICR_RSVD_RXUICR_WIDTH 31u
#define SSI_RXUICR_RSVD_RXUICR_READ_ACCESS 1u
#define SSI_RXUICR_RSVD_RXUICR_WRITE_ACCESS 0u
#define SSI_RXUICR_RSVD_RXUICR_RESET 0x00000000ul
#define SSI_RXUICR_RSVD_RXUICR_FIELD_MASK 0xfffffffeul
#define SSI_RXUICR_RSVD_RXUICR_GET(x) (((x) & 0xfffffffeul) >> 1)
#define SSI_RXUICR_RSVD_RXUICR_SET(x) (((x) << 1) & 0xfffffffeul)
#define SSI_RXUICR_RSVD_RXUICR_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: ssi::RXUICR.RXUICR                                        */
#define SSI_RXUICR_RXUICR_MSB 0u
#define SSI_RXUICR_RXUICR_LSB 0u
#define SSI_RXUICR_RXUICR_WIDTH 1u
#define SSI_RXUICR_RXUICR_READ_ACCESS 1u
#define SSI_RXUICR_RXUICR_WRITE_ACCESS 0u
#define SSI_RXUICR_RXUICR_RESET 0x0u
#define SSI_RXUICR_RXUICR_FIELD_MASK 0x00000001ul
#define SSI_RXUICR_RXUICR_GET(x) ((x) & 0x00000001ul)
#define SSI_RXUICR_RXUICR_SET(x) ((x) & 0x00000001ul)
#define SSI_RXUICR_RXUICR_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: ssi::MSTICR                                              */
/* Register template: ssi::MSTICR                                          */
/* Field member: ssi::MSTICR.RSVD_MSTICR                                   */
#define SSI_MSTICR_RSVD_MSTICR_MSB 31u
#define SSI_MSTICR_RSVD_MSTICR_LSB 1u
#define SSI_MSTICR_RSVD_MSTICR_WIDTH 31u
#define SSI_MSTICR_RSVD_MSTICR_READ_ACCESS 1u
#define SSI_MSTICR_RSVD_MSTICR_WRITE_ACCESS 0u
#define SSI_MSTICR_RSVD_MSTICR_RESET 0x00000000ul
#define SSI_MSTICR_RSVD_MSTICR_FIELD_MASK 0xfffffffeul
#define SSI_MSTICR_RSVD_MSTICR_GET(x) (((x) & 0xfffffffeul) >> 1)
#define SSI_MSTICR_RSVD_MSTICR_SET(x) (((x) << 1) & 0xfffffffeul)
#define SSI_MSTICR_RSVD_MSTICR_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: ssi::MSTICR.MSTICR                                        */
#define SSI_MSTICR_MSTICR_MSB 0u
#define SSI_MSTICR_MSTICR_LSB 0u
#define SSI_MSTICR_MSTICR_WIDTH 1u
#define SSI_MSTICR_MSTICR_READ_ACCESS 1u
#define SSI_MSTICR_MSTICR_WRITE_ACCESS 0u
#define SSI_MSTICR_MSTICR_RESET 0x0u
#define SSI_MSTICR_MSTICR_FIELD_MASK 0x00000001ul
#define SSI_MSTICR_MSTICR_GET(x) ((x) & 0x00000001ul)
#define SSI_MSTICR_MSTICR_SET(x) ((x) & 0x00000001ul)
#define SSI_MSTICR_MSTICR_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: ssi::ICR                                                 */
/* Register template: ssi::ICR                                             */
/* Field member: ssi::ICR.RSVD_ICR                                         */
#define SSI_ICR_RSVD_ICR_MSB 31u
#define SSI_ICR_RSVD_ICR_LSB 1u
#define SSI_ICR_RSVD_ICR_WIDTH 31u
#define SSI_ICR_RSVD_ICR_READ_ACCESS 1u
#define SSI_ICR_RSVD_ICR_WRITE_ACCESS 0u
#define SSI_ICR_RSVD_ICR_RESET 0x00000000ul
#define SSI_ICR_RSVD_ICR_FIELD_MASK 0xfffffffeul
#define SSI_ICR_RSVD_ICR_GET(x) (((x) & 0xfffffffeul) >> 1)
#define SSI_ICR_RSVD_ICR_SET(x) (((x) << 1) & 0xfffffffeul)
#define SSI_ICR_RSVD_ICR_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: ssi::ICR.ICR                                              */
#define SSI_ICR_ICR_MSB 0u
#define SSI_ICR_ICR_LSB 0u
#define SSI_ICR_ICR_WIDTH 1u
#define SSI_ICR_ICR_READ_ACCESS 1u
#define SSI_ICR_ICR_WRITE_ACCESS 0u
#define SSI_ICR_ICR_RESET 0x0u
#define SSI_ICR_ICR_FIELD_MASK 0x00000001ul
#define SSI_ICR_ICR_GET(x) ((x) & 0x00000001ul)
#define SSI_ICR_ICR_SET(x) ((x) & 0x00000001ul)
#define SSI_ICR_ICR_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: ssi::IDR                                                 */
/* Register template: ssi::IDR                                             */
/* Field member: ssi::IDR.IDCODE                                           */
#define SSI_IDR_IDCODE_MSB 31u
#define SSI_IDR_IDCODE_LSB 0u
#define SSI_IDR_IDCODE_WIDTH 32u
#define SSI_IDR_IDCODE_READ_ACCESS 1u
#define SSI_IDR_IDCODE_WRITE_ACCESS 0u
#define SSI_IDR_IDCODE_RESET 0xfffffffful
#define SSI_IDR_IDCODE_FIELD_MASK 0xfffffffful
#define SSI_IDR_IDCODE_GET(x) ((x) & 0xfffffffful)
#define SSI_IDR_IDCODE_SET(x) ((x) & 0xfffffffful)
#define SSI_IDR_IDCODE_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::SSI_VERSION_ID                                      */
/* Register template: ssi::SSI_VERSION_ID                                  */
/* Field member: ssi::SSI_VERSION_ID.SSI_COMP_VERSION                      */
#define SSI_SSI_VERSION_ID_SSI_COMP_VERSION_MSB 31u
#define SSI_SSI_VERSION_ID_SSI_COMP_VERSION_LSB 0u
#define SSI_SSI_VERSION_ID_SSI_COMP_VERSION_WIDTH 32u
#define SSI_SSI_VERSION_ID_SSI_COMP_VERSION_READ_ACCESS 1u
#define SSI_SSI_VERSION_ID_SSI_COMP_VERSION_WRITE_ACCESS 0u
#define SSI_SSI_VERSION_ID_SSI_COMP_VERSION_RESET 0x3430322aul
#define SSI_SSI_VERSION_ID_SSI_COMP_VERSION_FIELD_MASK 0xfffffffful
#define SSI_SSI_VERSION_ID_SSI_COMP_VERSION_GET(x) ((x) & 0xfffffffful)
#define SSI_SSI_VERSION_ID_SSI_COMP_VERSION_SET(x) ((x) & 0xfffffffful)
#define SSI_SSI_VERSION_ID_SSI_COMP_VERSION_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR0                                                 */
/* Register template: ssi::DR0                                             */
/* Field member: ssi::DR0.DR                                               */
#define SSI_DR0_DR_MSB 31u
#define SSI_DR0_DR_LSB 0u
#define SSI_DR0_DR_WIDTH 32u
#define SSI_DR0_DR_READ_ACCESS 1u
#define SSI_DR0_DR_WRITE_ACCESS 1u
#define SSI_DR0_DR_RESET 0x00000000ul
#define SSI_DR0_DR_FIELD_MASK 0xfffffffful
#define SSI_DR0_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR0_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR0_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR1                                                 */
/* Register template: ssi::DR1                                             */
/* Field member: ssi::DR1.DR                                               */
#define SSI_DR1_DR_MSB 31u
#define SSI_DR1_DR_LSB 0u
#define SSI_DR1_DR_WIDTH 32u
#define SSI_DR1_DR_READ_ACCESS 1u
#define SSI_DR1_DR_WRITE_ACCESS 1u
#define SSI_DR1_DR_RESET 0x00000000ul
#define SSI_DR1_DR_FIELD_MASK 0xfffffffful
#define SSI_DR1_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR1_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR1_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR2                                                 */
/* Register template: ssi::DR2                                             */
/* Field member: ssi::DR2.DR                                               */
#define SSI_DR2_DR_MSB 31u
#define SSI_DR2_DR_LSB 0u
#define SSI_DR2_DR_WIDTH 32u
#define SSI_DR2_DR_READ_ACCESS 1u
#define SSI_DR2_DR_WRITE_ACCESS 1u
#define SSI_DR2_DR_RESET 0x00000000ul
#define SSI_DR2_DR_FIELD_MASK 0xfffffffful
#define SSI_DR2_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR2_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR2_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR3                                                 */
/* Register template: ssi::DR3                                             */
/* Field member: ssi::DR3.DR                                               */
#define SSI_DR3_DR_MSB 31u
#define SSI_DR3_DR_LSB 0u
#define SSI_DR3_DR_WIDTH 32u
#define SSI_DR3_DR_READ_ACCESS 1u
#define SSI_DR3_DR_WRITE_ACCESS 1u
#define SSI_DR3_DR_RESET 0x00000000ul
#define SSI_DR3_DR_FIELD_MASK 0xfffffffful
#define SSI_DR3_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR3_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR3_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR4                                                 */
/* Register template: ssi::DR4                                             */
/* Field member: ssi::DR4.DR                                               */
#define SSI_DR4_DR_MSB 31u
#define SSI_DR4_DR_LSB 0u
#define SSI_DR4_DR_WIDTH 32u
#define SSI_DR4_DR_READ_ACCESS 1u
#define SSI_DR4_DR_WRITE_ACCESS 1u
#define SSI_DR4_DR_RESET 0x00000000ul
#define SSI_DR4_DR_FIELD_MASK 0xfffffffful
#define SSI_DR4_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR4_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR4_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR5                                                 */
/* Register template: ssi::DR5                                             */
/* Field member: ssi::DR5.DR                                               */
#define SSI_DR5_DR_MSB 31u
#define SSI_DR5_DR_LSB 0u
#define SSI_DR5_DR_WIDTH 32u
#define SSI_DR5_DR_READ_ACCESS 1u
#define SSI_DR5_DR_WRITE_ACCESS 1u
#define SSI_DR5_DR_RESET 0x00000000ul
#define SSI_DR5_DR_FIELD_MASK 0xfffffffful
#define SSI_DR5_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR5_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR5_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR6                                                 */
/* Register template: ssi::DR6                                             */
/* Field member: ssi::DR6.DR                                               */
#define SSI_DR6_DR_MSB 31u
#define SSI_DR6_DR_LSB 0u
#define SSI_DR6_DR_WIDTH 32u
#define SSI_DR6_DR_READ_ACCESS 1u
#define SSI_DR6_DR_WRITE_ACCESS 1u
#define SSI_DR6_DR_RESET 0x00000000ul
#define SSI_DR6_DR_FIELD_MASK 0xfffffffful
#define SSI_DR6_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR6_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR6_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR7                                                 */
/* Register template: ssi::DR7                                             */
/* Field member: ssi::DR7.DR                                               */
#define SSI_DR7_DR_MSB 31u
#define SSI_DR7_DR_LSB 0u
#define SSI_DR7_DR_WIDTH 32u
#define SSI_DR7_DR_READ_ACCESS 1u
#define SSI_DR7_DR_WRITE_ACCESS 1u
#define SSI_DR7_DR_RESET 0x00000000ul
#define SSI_DR7_DR_FIELD_MASK 0xfffffffful
#define SSI_DR7_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR7_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR7_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR8                                                 */
/* Register template: ssi::DR8                                             */
/* Field member: ssi::DR8.DR                                               */
#define SSI_DR8_DR_MSB 31u
#define SSI_DR8_DR_LSB 0u
#define SSI_DR8_DR_WIDTH 32u
#define SSI_DR8_DR_READ_ACCESS 1u
#define SSI_DR8_DR_WRITE_ACCESS 1u
#define SSI_DR8_DR_RESET 0x00000000ul
#define SSI_DR8_DR_FIELD_MASK 0xfffffffful
#define SSI_DR8_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR8_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR8_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR9                                                 */
/* Register template: ssi::DR9                                             */
/* Field member: ssi::DR9.DR                                               */
#define SSI_DR9_DR_MSB 31u
#define SSI_DR9_DR_LSB 0u
#define SSI_DR9_DR_WIDTH 32u
#define SSI_DR9_DR_READ_ACCESS 1u
#define SSI_DR9_DR_WRITE_ACCESS 1u
#define SSI_DR9_DR_RESET 0x00000000ul
#define SSI_DR9_DR_FIELD_MASK 0xfffffffful
#define SSI_DR9_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR9_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR9_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR10                                                */
/* Register template: ssi::DR10                                            */
/* Field member: ssi::DR10.DR                                              */
#define SSI_DR10_DR_MSB 31u
#define SSI_DR10_DR_LSB 0u
#define SSI_DR10_DR_WIDTH 32u
#define SSI_DR10_DR_READ_ACCESS 1u
#define SSI_DR10_DR_WRITE_ACCESS 1u
#define SSI_DR10_DR_RESET 0x00000000ul
#define SSI_DR10_DR_FIELD_MASK 0xfffffffful
#define SSI_DR10_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR10_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR10_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR11                                                */
/* Register template: ssi::DR11                                            */
/* Field member: ssi::DR11.DR                                              */
#define SSI_DR11_DR_MSB 31u
#define SSI_DR11_DR_LSB 0u
#define SSI_DR11_DR_WIDTH 32u
#define SSI_DR11_DR_READ_ACCESS 1u
#define SSI_DR11_DR_WRITE_ACCESS 1u
#define SSI_DR11_DR_RESET 0x00000000ul
#define SSI_DR11_DR_FIELD_MASK 0xfffffffful
#define SSI_DR11_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR11_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR11_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR12                                                */
/* Register template: ssi::DR12                                            */
/* Field member: ssi::DR12.DR                                              */
#define SSI_DR12_DR_MSB 31u
#define SSI_DR12_DR_LSB 0u
#define SSI_DR12_DR_WIDTH 32u
#define SSI_DR12_DR_READ_ACCESS 1u
#define SSI_DR12_DR_WRITE_ACCESS 1u
#define SSI_DR12_DR_RESET 0x00000000ul
#define SSI_DR12_DR_FIELD_MASK 0xfffffffful
#define SSI_DR12_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR12_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR12_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR13                                                */
/* Register template: ssi::DR13                                            */
/* Field member: ssi::DR13.DR                                              */
#define SSI_DR13_DR_MSB 31u
#define SSI_DR13_DR_LSB 0u
#define SSI_DR13_DR_WIDTH 32u
#define SSI_DR13_DR_READ_ACCESS 1u
#define SSI_DR13_DR_WRITE_ACCESS 1u
#define SSI_DR13_DR_RESET 0x00000000ul
#define SSI_DR13_DR_FIELD_MASK 0xfffffffful
#define SSI_DR13_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR13_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR13_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR14                                                */
/* Register template: ssi::DR14                                            */
/* Field member: ssi::DR14.DR                                              */
#define SSI_DR14_DR_MSB 31u
#define SSI_DR14_DR_LSB 0u
#define SSI_DR14_DR_WIDTH 32u
#define SSI_DR14_DR_READ_ACCESS 1u
#define SSI_DR14_DR_WRITE_ACCESS 1u
#define SSI_DR14_DR_RESET 0x00000000ul
#define SSI_DR14_DR_FIELD_MASK 0xfffffffful
#define SSI_DR14_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR14_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR14_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR15                                                */
/* Register template: ssi::DR15                                            */
/* Field member: ssi::DR15.DR                                              */
#define SSI_DR15_DR_MSB 31u
#define SSI_DR15_DR_LSB 0u
#define SSI_DR15_DR_WIDTH 32u
#define SSI_DR15_DR_READ_ACCESS 1u
#define SSI_DR15_DR_WRITE_ACCESS 1u
#define SSI_DR15_DR_RESET 0x00000000ul
#define SSI_DR15_DR_FIELD_MASK 0xfffffffful
#define SSI_DR15_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR15_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR15_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR16                                                */
/* Register template: ssi::DR16                                            */
/* Field member: ssi::DR16.DR                                              */
#define SSI_DR16_DR_MSB 31u
#define SSI_DR16_DR_LSB 0u
#define SSI_DR16_DR_WIDTH 32u
#define SSI_DR16_DR_READ_ACCESS 1u
#define SSI_DR16_DR_WRITE_ACCESS 1u
#define SSI_DR16_DR_RESET 0x00000000ul
#define SSI_DR16_DR_FIELD_MASK 0xfffffffful
#define SSI_DR16_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR16_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR16_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR17                                                */
/* Register template: ssi::DR17                                            */
/* Field member: ssi::DR17.DR                                              */
#define SSI_DR17_DR_MSB 31u
#define SSI_DR17_DR_LSB 0u
#define SSI_DR17_DR_WIDTH 32u
#define SSI_DR17_DR_READ_ACCESS 1u
#define SSI_DR17_DR_WRITE_ACCESS 1u
#define SSI_DR17_DR_RESET 0x00000000ul
#define SSI_DR17_DR_FIELD_MASK 0xfffffffful
#define SSI_DR17_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR17_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR17_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR18                                                */
/* Register template: ssi::DR18                                            */
/* Field member: ssi::DR18.DR                                              */
#define SSI_DR18_DR_MSB 31u
#define SSI_DR18_DR_LSB 0u
#define SSI_DR18_DR_WIDTH 32u
#define SSI_DR18_DR_READ_ACCESS 1u
#define SSI_DR18_DR_WRITE_ACCESS 1u
#define SSI_DR18_DR_RESET 0x00000000ul
#define SSI_DR18_DR_FIELD_MASK 0xfffffffful
#define SSI_DR18_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR18_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR18_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR19                                                */
/* Register template: ssi::DR19                                            */
/* Field member: ssi::DR19.DR                                              */
#define SSI_DR19_DR_MSB 31u
#define SSI_DR19_DR_LSB 0u
#define SSI_DR19_DR_WIDTH 32u
#define SSI_DR19_DR_READ_ACCESS 1u
#define SSI_DR19_DR_WRITE_ACCESS 1u
#define SSI_DR19_DR_RESET 0x00000000ul
#define SSI_DR19_DR_FIELD_MASK 0xfffffffful
#define SSI_DR19_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR19_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR19_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR20                                                */
/* Register template: ssi::DR20                                            */
/* Field member: ssi::DR20.DR                                              */
#define SSI_DR20_DR_MSB 31u
#define SSI_DR20_DR_LSB 0u
#define SSI_DR20_DR_WIDTH 32u
#define SSI_DR20_DR_READ_ACCESS 1u
#define SSI_DR20_DR_WRITE_ACCESS 1u
#define SSI_DR20_DR_RESET 0x00000000ul
#define SSI_DR20_DR_FIELD_MASK 0xfffffffful
#define SSI_DR20_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR20_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR20_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR21                                                */
/* Register template: ssi::DR21                                            */
/* Field member: ssi::DR21.DR                                              */
#define SSI_DR21_DR_MSB 31u
#define SSI_DR21_DR_LSB 0u
#define SSI_DR21_DR_WIDTH 32u
#define SSI_DR21_DR_READ_ACCESS 1u
#define SSI_DR21_DR_WRITE_ACCESS 1u
#define SSI_DR21_DR_RESET 0x00000000ul
#define SSI_DR21_DR_FIELD_MASK 0xfffffffful
#define SSI_DR21_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR21_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR21_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR22                                                */
/* Register template: ssi::DR22                                            */
/* Field member: ssi::DR22.DR                                              */
#define SSI_DR22_DR_MSB 31u
#define SSI_DR22_DR_LSB 0u
#define SSI_DR22_DR_WIDTH 32u
#define SSI_DR22_DR_READ_ACCESS 1u
#define SSI_DR22_DR_WRITE_ACCESS 1u
#define SSI_DR22_DR_RESET 0x00000000ul
#define SSI_DR22_DR_FIELD_MASK 0xfffffffful
#define SSI_DR22_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR22_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR22_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR23                                                */
/* Register template: ssi::DR23                                            */
/* Field member: ssi::DR23.DR                                              */
#define SSI_DR23_DR_MSB 31u
#define SSI_DR23_DR_LSB 0u
#define SSI_DR23_DR_WIDTH 32u
#define SSI_DR23_DR_READ_ACCESS 1u
#define SSI_DR23_DR_WRITE_ACCESS 1u
#define SSI_DR23_DR_RESET 0x00000000ul
#define SSI_DR23_DR_FIELD_MASK 0xfffffffful
#define SSI_DR23_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR23_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR23_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR24                                                */
/* Register template: ssi::DR24                                            */
/* Field member: ssi::DR24.DR                                              */
#define SSI_DR24_DR_MSB 31u
#define SSI_DR24_DR_LSB 0u
#define SSI_DR24_DR_WIDTH 32u
#define SSI_DR24_DR_READ_ACCESS 1u
#define SSI_DR24_DR_WRITE_ACCESS 1u
#define SSI_DR24_DR_RESET 0x00000000ul
#define SSI_DR24_DR_FIELD_MASK 0xfffffffful
#define SSI_DR24_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR24_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR24_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR25                                                */
/* Register template: ssi::DR25                                            */
/* Field member: ssi::DR25.DR                                              */
#define SSI_DR25_DR_MSB 31u
#define SSI_DR25_DR_LSB 0u
#define SSI_DR25_DR_WIDTH 32u
#define SSI_DR25_DR_READ_ACCESS 1u
#define SSI_DR25_DR_WRITE_ACCESS 1u
#define SSI_DR25_DR_RESET 0x00000000ul
#define SSI_DR25_DR_FIELD_MASK 0xfffffffful
#define SSI_DR25_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR25_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR25_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR26                                                */
/* Register template: ssi::DR26                                            */
/* Field member: ssi::DR26.DR                                              */
#define SSI_DR26_DR_MSB 31u
#define SSI_DR26_DR_LSB 0u
#define SSI_DR26_DR_WIDTH 32u
#define SSI_DR26_DR_READ_ACCESS 1u
#define SSI_DR26_DR_WRITE_ACCESS 1u
#define SSI_DR26_DR_RESET 0x00000000ul
#define SSI_DR26_DR_FIELD_MASK 0xfffffffful
#define SSI_DR26_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR26_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR26_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR27                                                */
/* Register template: ssi::DR27                                            */
/* Field member: ssi::DR27.DR                                              */
#define SSI_DR27_DR_MSB 31u
#define SSI_DR27_DR_LSB 0u
#define SSI_DR27_DR_WIDTH 32u
#define SSI_DR27_DR_READ_ACCESS 1u
#define SSI_DR27_DR_WRITE_ACCESS 1u
#define SSI_DR27_DR_RESET 0x00000000ul
#define SSI_DR27_DR_FIELD_MASK 0xfffffffful
#define SSI_DR27_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR27_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR27_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR28                                                */
/* Register template: ssi::DR28                                            */
/* Field member: ssi::DR28.DR                                              */
#define SSI_DR28_DR_MSB 31u
#define SSI_DR28_DR_LSB 0u
#define SSI_DR28_DR_WIDTH 32u
#define SSI_DR28_DR_READ_ACCESS 1u
#define SSI_DR28_DR_WRITE_ACCESS 1u
#define SSI_DR28_DR_RESET 0x00000000ul
#define SSI_DR28_DR_FIELD_MASK 0xfffffffful
#define SSI_DR28_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR28_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR28_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR29                                                */
/* Register template: ssi::DR29                                            */
/* Field member: ssi::DR29.DR                                              */
#define SSI_DR29_DR_MSB 31u
#define SSI_DR29_DR_LSB 0u
#define SSI_DR29_DR_WIDTH 32u
#define SSI_DR29_DR_READ_ACCESS 1u
#define SSI_DR29_DR_WRITE_ACCESS 1u
#define SSI_DR29_DR_RESET 0x00000000ul
#define SSI_DR29_DR_FIELD_MASK 0xfffffffful
#define SSI_DR29_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR29_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR29_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR30                                                */
/* Register template: ssi::DR30                                            */
/* Field member: ssi::DR30.DR                                              */
#define SSI_DR30_DR_MSB 31u
#define SSI_DR30_DR_LSB 0u
#define SSI_DR30_DR_WIDTH 32u
#define SSI_DR30_DR_READ_ACCESS 1u
#define SSI_DR30_DR_WRITE_ACCESS 1u
#define SSI_DR30_DR_RESET 0x00000000ul
#define SSI_DR30_DR_FIELD_MASK 0xfffffffful
#define SSI_DR30_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR30_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR30_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR31                                                */
/* Register template: ssi::DR31                                            */
/* Field member: ssi::DR31.DR                                              */
#define SSI_DR31_DR_MSB 31u
#define SSI_DR31_DR_LSB 0u
#define SSI_DR31_DR_WIDTH 32u
#define SSI_DR31_DR_READ_ACCESS 1u
#define SSI_DR31_DR_WRITE_ACCESS 1u
#define SSI_DR31_DR_RESET 0x00000000ul
#define SSI_DR31_DR_FIELD_MASK 0xfffffffful
#define SSI_DR31_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR31_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR31_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR32                                                */
/* Register template: ssi::DR32                                            */
/* Field member: ssi::DR32.DR                                              */
#define SSI_DR32_DR_MSB 31u
#define SSI_DR32_DR_LSB 0u
#define SSI_DR32_DR_WIDTH 32u
#define SSI_DR32_DR_READ_ACCESS 1u
#define SSI_DR32_DR_WRITE_ACCESS 1u
#define SSI_DR32_DR_RESET 0x00000000ul
#define SSI_DR32_DR_FIELD_MASK 0xfffffffful
#define SSI_DR32_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR32_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR32_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR33                                                */
/* Register template: ssi::DR33                                            */
/* Field member: ssi::DR33.DR                                              */
#define SSI_DR33_DR_MSB 31u
#define SSI_DR33_DR_LSB 0u
#define SSI_DR33_DR_WIDTH 32u
#define SSI_DR33_DR_READ_ACCESS 1u
#define SSI_DR33_DR_WRITE_ACCESS 1u
#define SSI_DR33_DR_RESET 0x00000000ul
#define SSI_DR33_DR_FIELD_MASK 0xfffffffful
#define SSI_DR33_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR33_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR33_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR34                                                */
/* Register template: ssi::DR34                                            */
/* Field member: ssi::DR34.DR                                              */
#define SSI_DR34_DR_MSB 31u
#define SSI_DR34_DR_LSB 0u
#define SSI_DR34_DR_WIDTH 32u
#define SSI_DR34_DR_READ_ACCESS 1u
#define SSI_DR34_DR_WRITE_ACCESS 1u
#define SSI_DR34_DR_RESET 0x00000000ul
#define SSI_DR34_DR_FIELD_MASK 0xfffffffful
#define SSI_DR34_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR34_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR34_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::DR35                                                */
/* Register template: ssi::DR35                                            */
/* Field member: ssi::DR35.DR                                              */
#define SSI_DR35_DR_MSB 31u
#define SSI_DR35_DR_LSB 0u
#define SSI_DR35_DR_WIDTH 32u
#define SSI_DR35_DR_READ_ACCESS 1u
#define SSI_DR35_DR_WRITE_ACCESS 1u
#define SSI_DR35_DR_RESET 0x00000000ul
#define SSI_DR35_DR_FIELD_MASK 0xfffffffful
#define SSI_DR35_DR_GET(x) ((x) & 0xfffffffful)
#define SSI_DR35_DR_SET(x) ((x) & 0xfffffffful)
#define SSI_DR35_DR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: ssi::RSVD                                                */
/* Register template: ssi::RSVD                                            */
/* Field member: ssi::RSVD.RSVD                                            */
#define SSI_RSVD_RSVD_MSB 31u
#define SSI_RSVD_RSVD_LSB 0u
#define SSI_RSVD_RSVD_WIDTH 32u
#define SSI_RSVD_RSVD_READ_ACCESS 1u
#define SSI_RSVD_RSVD_WRITE_ACCESS 0u
#define SSI_RSVD_RSVD_RESET 0x00000000ul
#define SSI_RSVD_RSVD_FIELD_MASK 0xfffffffful
#define SSI_RSVD_RSVD_GET(x) ((x) & 0xfffffffful)
#define SSI_RSVD_RSVD_SET(x) ((x) & 0xfffffffful)
#define SSI_RSVD_RSVD_MODIFY(r, x) ((x) & 0xfffffffful)

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Addressmap: ssi                                             */
typedef struct {
   volatile uint32_t CTRLR0; /**< Offset 0x0 (R/W) */
   volatile uint32_t CTRLR1; /**< Offset 0x4 (R/W) */
   volatile uint32_t SSIENR; /**< Offset 0x8 (R/W) */
   volatile uint32_t MWCR; /**< Offset 0xc (R/W) */
   volatile uint32_t SER; /**< Offset 0x10 (R/W) */
   volatile uint32_t BAUDR; /**< Offset 0x14 (R/W) */
   volatile uint32_t TXFTLR; /**< Offset 0x18 (R/W) */
   volatile uint32_t RXFTLR; /**< Offset 0x1c (R/W) */
   uint32_t TXFLR; /**< Offset 0x20 (R) */
   uint32_t RXFLR; /**< Offset 0x24 (R) */
   uint32_t SR; /**< Offset 0x28 (R) */
   volatile uint32_t IMR; /**< Offset 0x2c (R/W) */
   uint32_t ISR; /**< Offset 0x30 (R) */
   uint32_t RISR; /**< Offset 0x34 (R) */
   uint32_t TXOICR; /**< Offset 0x38 (R) */
   uint32_t RXOICR; /**< Offset 0x3c (R) */
   uint32_t RXUICR; /**< Offset 0x40 (R) */
   uint32_t MSTICR; /**< Offset 0x44 (R) */
   uint32_t ICR; /**< Offset 0x48 (R) */
   uint8_t _pad0[0xc];
   uint32_t IDR; /**< Offset 0x58 (R) */
   uint32_t SSI_VERSION_ID; /**< Offset 0x5c (R) */
   volatile uint32_t DR0; /**< Offset 0x60 (R/W) */
   volatile uint32_t DR1; /**< Offset 0x64 (R/W) */
   volatile uint32_t DR2; /**< Offset 0x68 (R/W) */
   volatile uint32_t DR3; /**< Offset 0x6c (R/W) */
   volatile uint32_t DR4; /**< Offset 0x70 (R/W) */
   volatile uint32_t DR5; /**< Offset 0x74 (R/W) */
   volatile uint32_t DR6; /**< Offset 0x78 (R/W) */
   volatile uint32_t DR7; /**< Offset 0x7c (R/W) */
   volatile uint32_t DR8; /**< Offset 0x80 (R/W) */
   volatile uint32_t DR9; /**< Offset 0x84 (R/W) */
   volatile uint32_t DR10; /**< Offset 0x88 (R/W) */
   volatile uint32_t DR11; /**< Offset 0x8c (R/W) */
   volatile uint32_t DR12; /**< Offset 0x90 (R/W) */
   volatile uint32_t DR13; /**< Offset 0x94 (R/W) */
   volatile uint32_t DR14; /**< Offset 0x98 (R/W) */
   volatile uint32_t DR15; /**< Offset 0x9c (R/W) */
   volatile uint32_t DR16; /**< Offset 0xa0 (R/W) */
   volatile uint32_t DR17; /**< Offset 0xa4 (R/W) */
   volatile uint32_t DR18; /**< Offset 0xa8 (R/W) */
   volatile uint32_t DR19; /**< Offset 0xac (R/W) */
   volatile uint32_t DR20; /**< Offset 0xb0 (R/W) */
   volatile uint32_t DR21; /**< Offset 0xb4 (R/W) */
   volatile uint32_t DR22; /**< Offset 0xb8 (R/W) */
   volatile uint32_t DR23; /**< Offset 0xbc (R/W) */
   volatile uint32_t DR24; /**< Offset 0xc0 (R/W) */
   volatile uint32_t DR25; /**< Offset 0xc4 (R/W) */
   volatile uint32_t DR26; /**< Offset 0xc8 (R/W) */
   volatile uint32_t DR27; /**< Offset 0xcc (R/W) */
   volatile uint32_t DR28; /**< Offset 0xd0 (R/W) */
   volatile uint32_t DR29; /**< Offset 0xd4 (R/W) */
   volatile uint32_t DR30; /**< Offset 0xd8 (R/W) */
   volatile uint32_t DR31; /**< Offset 0xdc (R/W) */
   volatile uint32_t DR32; /**< Offset 0xe0 (R/W) */
   volatile uint32_t DR33; /**< Offset 0xe4 (R/W) */
   volatile uint32_t DR34; /**< Offset 0xe8 (R/W) */
   volatile uint32_t DR35; /**< Offset 0xec (R/W) */
   uint8_t _pad1[0xc];
   uint32_t RSVD; /**< Offset 0xfc (R) */
   uint8_t _pad2[0x300];
} Ssi, *PTR_Ssi;

#endif
