#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri May 20 22:57:55 2022
# Process ID: 16152
# Current directory: C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4600 C:\Users\bianca.palade\Desktop\assignment1\assign1.2 - Copy\assign1.xpr
# Log file: C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/vivado.log
# Journal file: C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 680.945 ; gain = 78.871
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Fri May 20 23:01:05 2022] Launched synth_1...
Run output will be captured here: C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.runs/synth_1/runme.log
[Fri May 20 23:01:05 2022] Launched impl_1...
Run output will be captured here: C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 103 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'seq_core' is not ideal for floorplanning, since the cellview 'seq_core' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.205 . Memory (MB): peak = 1079.609 ; gain = 1.777
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 1079.609 ; gain = 1.777
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1079.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1218.090 ; gain = 468.988
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
create_clock -period 20.000 -name clk -waveform {0.000 10.000} [get_ports clk]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_2
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
file mkdir {C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/constrs_1/new}
close [ open {C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/constrs_1/new/ct.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/constrs_1/new/ct.xdc}}
set_property target_constrs_file {C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/constrs_1/new/ct.xdc} [current_fileset -constrset]
save_constraints -force
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 20 23:38:33 2022...
