window.__examLoadCallback({
  "title": "Digital_Logic - Sequential_Circuit — Slot 2 (15 Questions)",
  "duration": 42,
  "sections": [
    {
      "name": "Sequential_Circuit — Slot 2",
      "questions": [
        {
          "id": 1,
          "question": "<p>What are the final values of Q1 and Q0 after 4 clock cycles, if initial values are 00 in the sequential circuit shown below:<br><br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Sequential_Circuit\\q21_8a077758.jpg\"><br> <br><br><strong>(ISRO CSE 2014)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>11</p>",
            "<b>B.</b> <p>1</p>",
            "<b>C.</b> <p>10</p>",
            "<b>D.</b> <p>0</p>"
          ],
          "correct_answer": "<b>D.</b> <p>0</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/13385/isro2014-21-ugcnet-dec2012-iii-23-ugcnet-dec2013-iii-22\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 2,
          "question": "<p><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Sequential_Circuit\\q45_2b4140de.jpg\"><br> The above synchronous sequential circuit built using JK flip-flops is initialized with\n\\(Q_{2}Q_{1}Q_{0}\\) = 000. The state sequence for this circuit for the next 3 clock cycles is <br><br><strong>(GATE CSE 2014 SET-3)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>001, 010, 011</p>",
            "<b>B.</b> <p>111, 110, 101</p>",
            "<b>C.</b> <p>100, 110, 111</p>",
            "<b>D.</b> <p>100, 011, 001</p>"
          ],
          "correct_answer": "<b>C.</b> <p>100, 110, 111</p>",
          "marks": 2,
          "negative_marks": 0.67,
          "explanation": "<a href=\"https://gateoverflow.in/2079/gate2014-3-45#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 3,
          "question": "<p>Let  \\(k = 2^{n}\\) . A circuit is built by giving the output of an n-bit binary counter as input to an n-to-\\(2^{n}\\) bit decoder. This circuit is equivalent to a <br><br><strong>(GATE CSE 2014 SET-2)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>k-bit binary up counter</p>",
            "<b>B.</b> <p>k-bit binary down counter.</p>",
            "<b>C.</b> <p>k-bit ring counter.</p>",
            "<b>D.</b> <p>k-bit Johnson counter</p>"
          ],
          "correct_answer": "<b>C.</b> <p>k-bit ring counter.</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/1959/gate2014-2-7#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 4,
          "question": "<p>In a three stage counter, using RS flip flops what will be the value of the counter after giving 9 pulses to its input ? Assume that the value of counter before giving any pulses is 1 : <br><br><strong>(ISRO CSE 2013)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>1</p>",
            "<b>B.</b> <p>2</p>",
            "<b>C.</b> <p>9</p>",
            "<b>D.</b> <p>10</p>"
          ],
          "correct_answer": "<b>B.</b> <p>2</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/43965/isro-2013-30\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 5,
          "question": "<p>In an RS flip-flop, if the S line (Set line) is set high (1) and the R line (Reset line) is set low (0), then the state of the flip-flop is : <br><br><strong>(ISRO CSE 2011)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>Set to 1</p>",
            "<b>B.</b> <p>Set to 0</p>",
            "<b>C.</b> <p>No change in state</p>",
            "<b>D.</b> <p>Forbidden</p>"
          ],
          "correct_answer": "<b>A.</b> <p>Set to 1</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/52873/isro2011-74\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 6,
          "question": "<p>Consider the following circuit involving three D-type flip-flops used in a certain type of counter configuration. <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Sequential_Circuit\\q50_9b1eb674.jpg\"> <br> If all the flip-flops were reset to 0 at power on, what is the total number of\ndistinct outputs (states) represented by PQR generated by the counter? <br><br><strong>(GATE CSE 2011)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>3</p>",
            "<b>B.</b> <p>4</p>",
            "<b>C.</b> <p>5</p>",
            "<b>D.</b> <p>6</p>"
          ],
          "correct_answer": "<b>B.</b> <p>4</p>",
          "marks": 2,
          "negative_marks": 0.67,
          "explanation": "<a href=\"https://gateoverflow.in/43318/gate2011-51#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 7,
          "question": "<p>Consider the following circuit involving three D-type flip-flops used in a certain type of counter configuration. <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Sequential_Circuit\\q50_9b1eb674.jpg\"> <br>If at some instance prior to the occurrence of the clock edge, P. Q and R have a\nvalue 0, 1 and 0 respectively, what shall be the value of PQR after the clock\nedge? <br><br><strong>(GATE CSE 2011)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>\\(000\\)</p>",
            "<b>B.</b> <p>\\(001\\)</p>",
            "<b>C.</b> <p>\\(010\\)</p>",
            "<b>D.</b> <p>\\(011\\)</p>"
          ],
          "correct_answer": "<b>D.</b> <p>\\(011\\)</p>",
          "marks": 2,
          "negative_marks": 0.67,
          "explanation": "<a href=\"https://gateoverflow.in/2157/gate2011-50#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 8,
          "question": "<p>The minimum number of D flip-flops needed to design a mod-258 counter is <br><br><strong>(GATE CSE 2011)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>9</p>",
            "<b>B.</b> <p>8</p>",
            "<b>C.</b> <p>512</p>",
            "<b>D.</b> <p>258</p>"
          ],
          "correct_answer": "<b>A.</b> <p>9</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/2117/gate2011-15#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 9,
          "question": "<p>In the sequential circuit shown below, if the initial value of the output \\(Q_{1}Q_{0}\\) is 00,\nwhat are the next four values of  \\(Q_{1}Q_{0}\\) ? <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Sequential_Circuit\\q32_3fa4a72d.jpg\"> <br><br><strong>(GATE CSE 2010)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>11,10,01,00</p>",
            "<b>B.</b> <p>10,11,01,00</p>",
            "<b>C.</b> <p>10,00,01,11</p>",
            "<b>D.</b> <p>11,10,00,01</p>"
          ],
          "correct_answer": "<b>A.</b> <p>11,10,01,00</p>",
          "marks": 2,
          "negative_marks": 0.67,
          "explanation": "<a href=\"https://gateoverflow.in/2206/gate2010-32#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 10,
          "question": "<p>In the given network of AND and OR gates f can be written as<br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Sequential_Circuit\\q12_9957c677.jpg\"><br> <br><br><strong>(ISRO CSE 2008)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>\\(X_0X_1X_2 \\dots X_n + X_1X_2 \\dots X_n + X_2X_3 \\dots X_n + \\dots + X_n\\)</p>",
            "<b>B.</b> <p>\\(X_0X_1 + X_2X_3+ \\dots X_{n-1}X_n\\)</p>",
            "<b>C.</b> <p>\\(X_0+X_1 + X_2+ \\dots +X_n\\)</p>",
            "<b>D.</b> <p>\\(X_0X_1 + X_3 \\dots X_{n-1}+ X_2X_3 + X_5 \\dots X_{n-1} + \\dots +X_{n-2} X_{n-1} +X_n\\)</p>"
          ],
          "correct_answer": "<b>A.</b> <p>\\(X_0X_1X_2 \\dots X_n + X_1X_2 \\dots X_n + X_2X_3 \\dots X_n + \\dots + X_n\\)</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/49796/isro2008-12\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 11,
          "question": "<p>Consider the following state diagram and its realization by a JK flip flop <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Sequential_Circuit\\q37_1826100b.jpg\"><br>The combinational circuit generates J and K in terms of x, y and Q.<br>The Boolean expressions for J and K are : <br><br><strong>(GATE IT 2008)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>\\(\\overline {x \\oplus y} \\text{ and }\\overline {x \\oplus y}\\)</p>",
            "<b>B.</b> <p>\\(\\overline {x \\oplus y} \\text{ and }{x \\oplus y}\\)</p>",
            "<b>C.</b> <p>\\({x \\oplus y} \\text{ and }\\overline {x \\oplus y}\\)</p>",
            "<b>D.</b> <p>\\({x \\oplus y} \\text{ and } {x \\oplus y}\\)</p>"
          ],
          "correct_answer": "<b>D.</b> <p>\\({x \\oplus y} \\text{ and } {x \\oplus y}\\)</p>",
          "marks": 2,
          "negative_marks": 0.67,
          "explanation": "<a href=\"https://gateoverflow.in/3347/gate2008-it-37\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 12,
          "question": "<p>Ring counter is analogous to <br><br><strong>(ISRO CSE 2007)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>Toggle Switch</p>",
            "<b>B.</b> <p>Latch</p>",
            "<b>C.</b> <p>Stepping Switch</p>",
            "<b>D.</b> <p>S-R flip flop</p>"
          ],
          "correct_answer": "<b>C.</b> <p>Stepping Switch</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/49508/isro2007-34\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 13,
          "question": "<p>In an SR latch made by cross-coupling two NAND gates, if both S and R inputs are set to 0, then it will result in <br><br><strong>(ISRO CSE 2007)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>Q = 0, Q' = 1</p>",
            "<b>B.</b> <p>Q = 1, Q' = 0</p>",
            "<b>C.</b> <p>Q = 1, Q' = 1</p>",
            "<b>D.</b> <p>Indeterminate states</p>"
          ],
          "correct_answer": "<b>C.</b> <p>Q = 1, Q' = 1</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/1015/gate2004-18-isro2007-31\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 14,
          "question": "<p>The characteristic equation of an SR flip-flop is given by : <br><br><strong>(ISRO CSE 2007)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>\\(Q_{n+1}=S+RQ_n\\)</p>",
            "<b>B.</b> <p>\\(Q_{n+1}=R\\bar{Q}_n + \\bar{S}Q_n\\)</p>",
            "<b>C.</b> <p>\\(Q_{n+1}=\\bar{S}+RQ_n\\)</p>",
            "<b>D.</b> <p>\\(Q_{n+1}=S+\\bar{R}Q_n\\)</p>"
          ],
          "correct_answer": "<b>D.</b> <p>\\(Q_{n+1}=S+\\bar{R}Q_n\\)</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/49475/isro2007-05\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 15,
          "question": "<p>What is the final value stored in the linear feedback shift register if the input is 101101?<br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Sequential_Circuit\\q40_8aa2b208.jpg\"><br> <br><br><strong>(GATE IT 2007)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>0110</p>",
            "<b>B.</b> <p>1011</p>",
            "<b>C.</b> <p>1101</p>",
            "<b>D.</b> <p>1111</p>"
          ],
          "correct_answer": "<b>A.</b> <p>0110</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/3473/gate2007-it-40\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        }
      ]
    }
  ]
});
