<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_2_proc_sys_reset_0_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/Hello_Zynq.runs/design_2_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_processing_system7_0_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/Hello_Zynq.runs/design_2_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_axi_gpio_0_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/Hello_Zynq.runs/design_2_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_xbar_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/Hello_Zynq.runs/design_2_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_auto_pc_1_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/Hello_Zynq.runs/design_2_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_auto_pc_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/Hello_Zynq.runs/design_2_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

