#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: blinkdiv_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
blinkdiv_dff_Q_3.QCK[0] (Q_FRAG)                                                             11.387    11.387
blinkdiv_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                             1.393    12.780
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    15.267
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    16.176
blinkdiv_dff_Q_3.QD[0] (Q_FRAG)                                                               0.000    16.176
data arrival time                                                                                      16.176

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
blinkdiv_dff_Q_3.QCK[0] (Q_FRAG)                                                             11.387    11.387
clock uncertainty                                                                             0.000    11.387
cell hold time                                                                                0.571    11.958
data required time                                                                                     11.958
-------------------------------------------------------------------------------------------------------------
data required time                                                                                    -11.958
data arrival time                                                                                      16.176
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             4.218


#Path 2
Startpoint: clkdiv_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_8.QCK[0] (Q_FRAG)                                                                              16.670    16.670
clkdiv_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    18.063
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.t_frag.XAB[0] (T_FRAG)                       2.487    20.550
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                        0.909    21.459
clkdiv_dff_Q_8.QD[0] (Q_FRAG)                                                                                0.000    21.459
data arrival time                                                                                                     21.459

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_8.QCK[0] (Q_FRAG)                                                                              16.670    16.670
clock uncertainty                                                                                            0.000    16.670
cell hold time                                                                                               0.571    17.241
data required time                                                                                                    17.241
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -17.241
data arrival time                                                                                                     21.459
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            4.218


#Path 3
Startpoint: clkdiv_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
clkdiv_dff_Q_3.QCK[0] (Q_FRAG)                                                                            15.773    15.773
clkdiv_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                            1.393    17.166
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    19.653
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.562
clkdiv_dff_Q_3.QD[0] (Q_FRAG)                                                                              0.000    20.562
data arrival time                                                                                                   20.562

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
clkdiv_dff_Q_3.QCK[0] (Q_FRAG)                                                                            15.773    15.773
clock uncertainty                                                                                          0.000    15.773
cell hold time                                                                                             0.571    16.344
data required time                                                                                                  16.344
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.344
data arrival time                                                                                                   20.562
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.218


#Path 4
Startpoint: muxdiv_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : muxdiv_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                             0.000     0.000
muxdiv_dff_Q_5.QCK[0] (Q_FRAG)                                      16.650    16.650
muxdiv_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.043
muxdiv_dff_Q_9_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.530
muxdiv_dff_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.439
muxdiv_dff_Q_5.QD[0] (Q_FRAG)                                        0.000    21.439
data arrival time                                                             21.439

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                             0.000     0.000
muxdiv_dff_Q_5.QCK[0] (Q_FRAG)                                      16.650    16.650
clock uncertainty                                                    0.000    16.650
cell hold time                                                       0.571    17.221
data required time                                                            17.221
------------------------------------------------------------------------------------
data required time                                                           -17.221
data arrival time                                                             21.439
------------------------------------------------------------------------------------
slack (MET)                                                                    4.218


#Path 5
Startpoint: muxdiv_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : muxdiv_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
muxdiv_dff_Q_15.QCK[0] (Q_FRAG)                                       15.881    15.881
muxdiv_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                       1.393    17.274
muxdiv_dff_Q_9_D_LUT2_O_1.t_frag.XSL[0] (T_FRAG)                       2.386    19.659
muxdiv_dff_Q_9_D_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                        1.041    20.700
muxdiv_dff_Q_15.QD[0] (Q_FRAG)                                         0.000    20.700
data arrival time                                                               20.700

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
muxdiv_dff_Q_15.QCK[0] (Q_FRAG)                                       15.881    15.881
clock uncertainty                                                      0.000    15.881
cell hold time                                                         0.571    16.452
data required time                                                              16.452
--------------------------------------------------------------------------------------
data required time                                                             -16.452
data arrival time                                                               20.700
--------------------------------------------------------------------------------------
slack (MET)                                                                      4.248


#Path 6
Startpoint: mainclock.a_dff_Q_2.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.a_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.a_dff_Q_2.QCK[0] (Q_FRAG)                                       4.350     4.350
mainclock.a_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     5.743
mainclock.a_dff_Q_2_D_LUT4_O.c_frag.TSL[0] (C_FRAG)                       2.383     8.126
mainclock.a_dff_Q_2_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.108     9.234
mainclock.a_dff_Q_2.QD[0] (Q_FRAG)                                        0.000     9.234
data arrival time                                                                   9.234

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.a_dff_Q_2.QCK[0] (Q_FRAG)                                       4.350     4.350
clock uncertainty                                                         0.000     4.350
cell hold time                                                            0.571     4.921
data required time                                                                  4.921
-----------------------------------------------------------------------------------------
data required time                                                                 -4.921
data arrival time                                                                   9.234
-----------------------------------------------------------------------------------------
slack (MET)                                                                         4.312


#Path 7
Startpoint: blinkdiv_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
blinkdiv_dff_Q_25.QCK[0] (Q_FRAG)                                                              14.184    14.184
blinkdiv_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                              1.393    15.577
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.t_frag.XSL[0] (T_FRAG)                       2.498    18.075
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                        1.041    19.116
blinkdiv_dff_Q_25.QD[0] (Q_FRAG)                                                                0.000    19.116
data arrival time                                                                                        19.116

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
blinkdiv_dff_Q_25.QCK[0] (Q_FRAG)                                                              14.184    14.184
clock uncertainty                                                                               0.000    14.184
cell hold time                                                                                  0.571    14.755
data required time                                                                                       14.755
---------------------------------------------------------------------------------------------------------------
data required time                                                                                      -14.755
data arrival time                                                                                        19.116
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               4.361


#Path 8
Startpoint: clkdiv_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_25.QCK[0] (Q_FRAG)                                                                             17.545    17.545
clkdiv_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.393    18.937
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.t_frag.XSL[0] (T_FRAG)                       2.498    21.435
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                        1.041    22.477
clkdiv_dff_Q_25.QD[0] (Q_FRAG)                                                                               0.000    22.477
data arrival time                                                                                                     22.477

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_25.QCK[0] (Q_FRAG)                                                                             17.545    17.545
clock uncertainty                                                                                            0.000    17.545
cell hold time                                                                                               0.571    18.116
data required time                                                                                                    18.116
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -18.116
data arrival time                                                                                                     22.477
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            4.361


#Path 9
Startpoint: mux_index_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_index_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
mux_index_dffe_Q.QCK[0] (Q_FRAG)                                      13.079    13.079
mux_index_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    14.472
mux_index_dffe_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.508    16.980
mux_index_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    18.021
mux_index_dffe_Q.QD[0] (Q_FRAG)                                        0.000    18.021
data arrival time                                                               18.021

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
mux_index_dffe_Q.QCK[0] (Q_FRAG)                                      13.079    13.079
clock uncertainty                                                      0.000    13.079
cell hold time                                                         0.571    13.650
data required time                                                              13.650
--------------------------------------------------------------------------------------
data required time                                                             -13.650
data arrival time                                                               18.021
--------------------------------------------------------------------------------------
slack (MET)                                                                      4.371


#Path 10
Startpoint: mux_index_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_index_dffe_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
mux_index_dffe_Q_1.QCK[0] (Q_FRAG)                                      12.893    12.893
mux_index_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    14.285
mux_index_dffe_Q_D_LUT3_O_1.t_frag.XSL[0] (T_FRAG)                       2.508    16.793
mux_index_dffe_Q_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                        1.041    17.835
mux_index_dffe_Q_1.QD[0] (Q_FRAG)                                        0.000    17.835
data arrival time                                                                 17.835

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
mux_index_dffe_Q_1.QCK[0] (Q_FRAG)                                      12.893    12.893
clock uncertainty                                                        0.000    12.893
cell hold time                                                           0.571    13.464
data required time                                                                13.464
----------------------------------------------------------------------------------------
data required time                                                               -13.464
data arrival time                                                                 17.835
----------------------------------------------------------------------------------------
slack (MET)                                                                        4.371


#Path 11
Startpoint: blinkdiv_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
blinkdiv_dff_Q_24.QCK[0] (Q_FRAG)                                                               13.793    13.793
blinkdiv_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                               1.393    15.185
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.t_frag.XA1[0] (T_FRAG)                       2.280    17.465
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.t_frag.XZ[0] (T_FRAG)                        1.392    18.857
blinkdiv_dff_Q_24.QD[0] (Q_FRAG)                                                                 0.000    18.857
data arrival time                                                                                         18.857

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
blinkdiv_dff_Q_24.QCK[0] (Q_FRAG)                                                               13.793    13.793
clock uncertainty                                                                                0.000    13.793
cell hold time                                                                                   0.571    14.364
data required time                                                                                        14.364
----------------------------------------------------------------------------------------------------------------
data required time                                                                                       -14.364
data arrival time                                                                                         18.857
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                4.493


#Path 12
Startpoint: blinkdiv_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
blinkdiv_dff_Q_16.QCK[0] (Q_FRAG)                                                                9.534     9.534
blinkdiv_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                               1.393    10.927
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.t_frag.XA1[0] (T_FRAG)                       2.280    13.207
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                        1.392    14.599
blinkdiv_dff_Q_16.QD[0] (Q_FRAG)                                                                 0.000    14.599
data arrival time                                                                                         14.599

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
blinkdiv_dff_Q_16.QCK[0] (Q_FRAG)                                                                9.534     9.534
clock uncertainty                                                                                0.000     9.534
cell hold time                                                                                   0.571    10.105
data required time                                                                                        10.105
----------------------------------------------------------------------------------------------------------------
data required time                                                                                       -10.105
data arrival time                                                                                         14.599
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                4.493


#Path 13
Startpoint: muxdiv_dff_Q_9.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : muxdiv_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
muxdiv_dff_Q_9.QCK[0] (Q_FRAG)                                        16.692    16.692
muxdiv_dff_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                        1.393    18.085
muxdiv_dff_Q_9_D_LUT3_O_4.t_frag.XA1[0] (T_FRAG)                       2.280    20.365
muxdiv_dff_Q_9_D_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                        1.392    21.756
muxdiv_dff_Q_9.QD[0] (Q_FRAG)                                          0.000    21.756
data arrival time                                                               21.756

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
muxdiv_dff_Q_9.QCK[0] (Q_FRAG)                                        16.692    16.692
clock uncertainty                                                      0.000    16.692
cell hold time                                                         0.571    17.263
data required time                                                              17.263
--------------------------------------------------------------------------------------
data required time                                                             -17.263
data arrival time                                                               21.756
--------------------------------------------------------------------------------------
slack (MET)                                                                      4.493


#Path 14
Startpoint: muxdiv_dff_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : muxdiv_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
muxdiv_dff_Q_10.QCK[0] (Q_FRAG)                                       17.669    17.669
muxdiv_dff_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                       1.393    19.062
muxdiv_dff_Q_9_D_LUT3_O_5.t_frag.XA1[0] (T_FRAG)                       2.280    21.342
muxdiv_dff_Q_9_D_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                        1.392    22.733
muxdiv_dff_Q_10.QD[0] (Q_FRAG)                                         0.000    22.733
data arrival time                                                               22.733

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
muxdiv_dff_Q_10.QCK[0] (Q_FRAG)                                       17.669    17.669
clock uncertainty                                                      0.000    17.669
cell hold time                                                         0.571    18.240
data required time                                                              18.240
--------------------------------------------------------------------------------------
data required time                                                             -18.240
data arrival time                                                               22.733
--------------------------------------------------------------------------------------
slack (MET)                                                                      4.493


#Path 15
Startpoint: blinkdiv_dff_Q_9.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
blinkdiv_dff_Q_9.QCK[0] (Q_FRAG)                                                                9.725     9.725
blinkdiv_dff_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                                               1.393    11.118
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.t_frag.XA1[0] (T_FRAG)                       2.280    13.397
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                        1.392    14.789
blinkdiv_dff_Q_9.QD[0] (Q_FRAG)                                                                 0.000    14.789
data arrival time                                                                                        14.789

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
blinkdiv_dff_Q_9.QCK[0] (Q_FRAG)                                                                9.725     9.725
clock uncertainty                                                                               0.000     9.725
cell hold time                                                                                  0.571    10.296
data required time                                                                                       10.296
---------------------------------------------------------------------------------------------------------------
data required time                                                                                      -10.296
data arrival time                                                                                        14.789
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               4.493


#Path 16
Startpoint: blinkdiv_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
blinkdiv_dff_Q_15.QCK[0] (Q_FRAG)                                                                9.560     9.560
blinkdiv_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                               1.393    10.953
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.t_frag.XA1[0] (T_FRAG)                       2.280    13.233
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                        1.392    14.625
blinkdiv_dff_Q_15.QD[0] (Q_FRAG)                                                                 0.000    14.625
data arrival time                                                                                         14.625

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
blinkdiv_dff_Q_15.QCK[0] (Q_FRAG)                                                                9.560     9.560
clock uncertainty                                                                                0.000     9.560
cell hold time                                                                                   0.571    10.131
data required time                                                                                        10.131
----------------------------------------------------------------------------------------------------------------
data required time                                                                                       -10.131
data arrival time                                                                                         14.625
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                4.493


#Path 17
Startpoint: blinkdiv_dff_Q_22.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
blinkdiv_dff_Q_22.QCK[0] (Q_FRAG)                                                               14.454    14.454
blinkdiv_dff_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                                               1.393    15.847
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.t_frag.XA1[0] (T_FRAG)                       2.280    18.126
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.t_frag.XZ[0] (T_FRAG)                        1.392    19.518
blinkdiv_dff_Q_22.QD[0] (Q_FRAG)                                                                 0.000    19.518
data arrival time                                                                                         19.518

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
blinkdiv_dff_Q_22.QCK[0] (Q_FRAG)                                                               14.454    14.454
clock uncertainty                                                                                0.000    14.454
cell hold time                                                                                   0.571    15.025
data required time                                                                                        15.025
----------------------------------------------------------------------------------------------------------------
data required time                                                                                       -15.025
data arrival time                                                                                         19.518
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                4.493


#Path 18
Startpoint: selectedDigit_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : selectedDigit_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
selectedDigit_dff_Q_2.QCK[0] (Q_FRAG)                                     11.845    11.845
selectedDigit_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                     1.393    13.238
b1_fall_LUT3_I1_O_mux4x0_S0_2.t_frag.XA1[0] (T_FRAG)                       2.280    15.518
b1_fall_LUT3_I1_O_mux4x0_S0_2.t_frag.XZ[0] (T_FRAG)                        1.392    16.910
selectedDigit_dff_Q_2.QD[0] (Q_FRAG)                                       0.000    16.910
data arrival time                                                                   16.910

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
selectedDigit_dff_Q_2.QCK[0] (Q_FRAG)                                     11.845    11.845
clock uncertainty                                                          0.000    11.845
cell hold time                                                             0.571    12.416
data required time                                                                  12.416
------------------------------------------------------------------------------------------
data required time                                                                 -12.416
data arrival time                                                                   16.910
------------------------------------------------------------------------------------------
slack (MET)                                                                          4.493


#Path 19
Startpoint: blinkdiv_dff_Q_7.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
blinkdiv_dff_Q_7.QCK[0] (Q_FRAG)                                                                9.732     9.732
blinkdiv_dff_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                               1.393    11.124
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.t_frag.XA1[0] (T_FRAG)                       2.280    13.404
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                        1.392    14.796
blinkdiv_dff_Q_7.QD[0] (Q_FRAG)                                                                 0.000    14.796
data arrival time                                                                                        14.796

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
blinkdiv_dff_Q_7.QCK[0] (Q_FRAG)                                                                9.732     9.732
clock uncertainty                                                                               0.000     9.732
cell hold time                                                                                  0.571    10.303
data required time                                                                                       10.303
---------------------------------------------------------------------------------------------------------------
data required time                                                                                      -10.303
data arrival time                                                                                        14.796
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               4.493


#Path 20
Startpoint: blinkdiv_dff_Q_12.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
blinkdiv_dff_Q_12.QCK[0] (Q_FRAG)                                                               8.786     8.786
blinkdiv_dff_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                                              1.393    10.179
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.t_frag.XA1[0] (T_FRAG)                       2.280    12.459
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                        1.392    13.851
blinkdiv_dff_Q_12.QD[0] (Q_FRAG)                                                                0.000    13.851
data arrival time                                                                                        13.851

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
blinkdiv_dff_Q_12.QCK[0] (Q_FRAG)                                                               8.786     8.786
clock uncertainty                                                                               0.000     8.786
cell hold time                                                                                  0.571     9.357
data required time                                                                                        9.357
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -9.357
data arrival time                                                                                        13.851
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               4.493


#Path 21
Startpoint: muxdiv_dff_Q_7.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : muxdiv_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
muxdiv_dff_Q_7.QCK[0] (Q_FRAG)                                        14.971    14.971
muxdiv_dff_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                        1.393    16.364
muxdiv_dff_Q_9_D_LUT3_O_2.t_frag.XA1[0] (T_FRAG)                       2.280    18.644
muxdiv_dff_Q_9_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                        1.392    20.036
muxdiv_dff_Q_7.QD[0] (Q_FRAG)                                          0.000    20.036
data arrival time                                                               20.036

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
muxdiv_dff_Q_7.QCK[0] (Q_FRAG)                                        14.971    14.971
clock uncertainty                                                      0.000    14.971
cell hold time                                                         0.571    15.542
data required time                                                              15.542
--------------------------------------------------------------------------------------
data required time                                                             -15.542
data arrival time                                                               20.036
--------------------------------------------------------------------------------------
slack (MET)                                                                      4.493


#Path 22
Startpoint: clkdiv_dff_Q_17.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_17.QCK[0] (Q_FRAG)                                                                              15.012    15.012
clkdiv_dff_Q_17.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    16.405
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.t_frag.XA1[0] (T_FRAG)                       2.280    18.685
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                        1.392    20.077
clkdiv_dff_Q_17.QD[0] (Q_FRAG)                                                                                0.000    20.077
data arrival time                                                                                                      20.077

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_17.QCK[0] (Q_FRAG)                                                                              15.012    15.012
clock uncertainty                                                                                             0.000    15.012
cell hold time                                                                                                0.571    15.583
data required time                                                                                                     15.583
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -15.583
data arrival time                                                                                                      20.077
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             4.493


#Path 23
Startpoint: clkdiv_dff_Q_7.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_7.QCK[0] (Q_FRAG)                                                                              15.805    15.805
clkdiv_dff_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    17.198
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.t_frag.XA1[0] (T_FRAG)                       2.280    19.478
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                        1.392    20.869
clkdiv_dff_Q_7.QD[0] (Q_FRAG)                                                                                0.000    20.869
data arrival time                                                                                                     20.869

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_7.QCK[0] (Q_FRAG)                                                                              15.805    15.805
clock uncertainty                                                                                            0.000    15.805
cell hold time                                                                                               0.571    16.376
data required time                                                                                                    16.376
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -16.376
data arrival time                                                                                                     20.869
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            4.493


#Path 24
Startpoint: clkdiv_dff_Q_9.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_9.QCK[0] (Q_FRAG)                                                                              16.791    16.791
clkdiv_dff_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    18.184
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.t_frag.XA1[0] (T_FRAG)                       2.280    20.463
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                        1.392    21.855
clkdiv_dff_Q_9.QD[0] (Q_FRAG)                                                                                0.000    21.855
data arrival time                                                                                                     21.855

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_9.QCK[0] (Q_FRAG)                                                                              16.791    16.791
clock uncertainty                                                                                            0.000    16.791
cell hold time                                                                                               0.571    17.362
data required time                                                                                                    17.362
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -17.362
data arrival time                                                                                                     21.855
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            4.493


#Path 25
Startpoint: clkdiv_dff_Q_6.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_6.QCK[0] (Q_FRAG)                                                                              15.829    15.829
clkdiv_dff_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    17.222
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.t_frag.XA1[0] (T_FRAG)                       2.280    19.502
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                        1.392    20.894
clkdiv_dff_Q_6.QD[0] (Q_FRAG)                                                                                0.000    20.894
data arrival time                                                                                                     20.894

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_6.QCK[0] (Q_FRAG)                                                                              15.829    15.829
clock uncertainty                                                                                            0.000    15.829
cell hold time                                                                                               0.571    16.400
data required time                                                                                                    16.400
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -16.400
data arrival time                                                                                                     20.894
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            4.493


#Path 26
Startpoint: clkdiv_dff_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_10.QCK[0] (Q_FRAG)                                                                             15.868    15.868
clkdiv_dff_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.393    17.261
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.t_frag.XA1[0] (T_FRAG)                       2.280    19.541
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                        1.392    20.933
clkdiv_dff_Q_10.QD[0] (Q_FRAG)                                                                               0.000    20.933
data arrival time                                                                                                     20.933

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_10.QCK[0] (Q_FRAG)                                                                             15.868    15.868
clock uncertainty                                                                                            0.000    15.868
cell hold time                                                                                               0.571    16.439
data required time                                                                                                    16.439
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -16.439
data arrival time                                                                                                     20.933
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            4.493


#Path 27
Startpoint: clkdiv_dff_Q_22.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_22.QCK[0] (Q_FRAG)                                                                              17.626    17.626
clkdiv_dff_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    19.019
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.t_frag.XA1[0] (T_FRAG)                       2.280    21.299
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.t_frag.XZ[0] (T_FRAG)                        1.392    22.690
clkdiv_dff_Q_22.QD[0] (Q_FRAG)                                                                                0.000    22.690
data arrival time                                                                                                      22.690

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_22.QCK[0] (Q_FRAG)                                                                              17.626    17.626
clock uncertainty                                                                                             0.000    17.626
cell hold time                                                                                                0.571    18.197
data required time                                                                                                     18.197
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -18.197
data arrival time                                                                                                      22.690
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             4.493


#Path 28
Startpoint: clkdiv_dff_Q_12.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_12.QCK[0] (Q_FRAG)                                                                             15.823    15.823
clkdiv_dff_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.393    17.216
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.t_frag.XA1[0] (T_FRAG)                       2.280    19.496
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                        1.392    20.888
clkdiv_dff_Q_12.QD[0] (Q_FRAG)                                                                               0.000    20.888
data arrival time                                                                                                     20.888

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_12.QCK[0] (Q_FRAG)                                                                             15.823    15.823
clock uncertainty                                                                                            0.000    15.823
cell hold time                                                                                               0.571    16.394
data required time                                                                                                    16.394
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -16.394
data arrival time                                                                                                     20.888
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            4.493


#Path 29
Startpoint: clkdiv_dff_Q_4.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
clkdiv_dff_Q_4.QCK[0] (Q_FRAG)                                                                            14.965    14.965
clkdiv_dff_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                            1.393    16.357
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.c_frag.BA1[0] (C_FRAG)                       2.280    18.637
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.392    20.029
clkdiv_dff_Q_4.QD[0] (Q_FRAG)                                                                              0.000    20.029
data arrival time                                                                                                   20.029

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
clkdiv_dff_Q_4.QCK[0] (Q_FRAG)                                                                            14.965    14.965
clock uncertainty                                                                                          0.000    14.965
cell hold time                                                                                             0.571    15.536
data required time                                                                                                  15.536
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -15.536
data arrival time                                                                                                   20.029
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.493


#Path 30
Startpoint: muxdiv_dff_Q_6.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : muxdiv_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
muxdiv_dff_Q_6.QCK[0] (Q_FRAG)                                        15.801    15.801
muxdiv_dff_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                        1.393    17.194
muxdiv_dff_Q_9_D_LUT3_O_1.t_frag.XA1[0] (T_FRAG)                       2.280    19.474
muxdiv_dff_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                        1.392    20.866
muxdiv_dff_Q_6.QD[0] (Q_FRAG)                                          0.000    20.866
data arrival time                                                               20.866

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
muxdiv_dff_Q_6.QCK[0] (Q_FRAG)                                        15.801    15.801
clock uncertainty                                                      0.000    15.801
cell hold time                                                         0.571    16.372
data required time                                                              16.372
--------------------------------------------------------------------------------------
data required time                                                             -16.372
data arrival time                                                               20.866
--------------------------------------------------------------------------------------
slack (MET)                                                                      4.493


#Path 31
Startpoint: clkdiv_dff_Q_20.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_20.QCK[0] (Q_FRAG)                                                                              17.234    17.234
clkdiv_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    18.627
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.t_frag.XA1[0] (T_FRAG)                       2.280    20.907
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                        1.392    22.298
clkdiv_dff_Q_20.QD[0] (Q_FRAG)                                                                                0.000    22.298
data arrival time                                                                                                      22.298

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_20.QCK[0] (Q_FRAG)                                                                              17.234    17.234
clock uncertainty                                                                                             0.000    17.234
cell hold time                                                                                                0.571    17.805
data required time                                                                                                     17.805
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -17.805
data arrival time                                                                                                      22.298
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             4.493


#Path 32
Startpoint: clkdiv_dff_Q_18.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_18.QCK[0] (Q_FRAG)                                                                              15.008    15.008
clkdiv_dff_Q_18.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    16.401
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.t_frag.XA1[0] (T_FRAG)                       2.280    18.681
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                        1.392    20.072
clkdiv_dff_Q_18.QD[0] (Q_FRAG)                                                                                0.000    20.072
data arrival time                                                                                                      20.072

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_18.QCK[0] (Q_FRAG)                                                                              15.008    15.008
clock uncertainty                                                                                             0.000    15.008
cell hold time                                                                                                0.571    15.579
data required time                                                                                                     15.579
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -15.579
data arrival time                                                                                                      20.072
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             4.493


#Path 33
Startpoint: blinkdiv_dff_Q_6.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
blinkdiv_dff_Q_6.QCK[0] (Q_FRAG)                                                               12.215    12.215
blinkdiv_dff_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                               1.393    13.607
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.t_frag.XA1[0] (T_FRAG)                       2.280    15.887
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                        1.392    17.279
blinkdiv_dff_Q_6.QD[0] (Q_FRAG)                                                                 0.000    17.279
data arrival time                                                                                        17.279

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
blinkdiv_dff_Q_6.QCK[0] (Q_FRAG)                                                               12.215    12.215
clock uncertainty                                                                               0.000    12.215
cell hold time                                                                                  0.571    12.786
data required time                                                                                       12.786
---------------------------------------------------------------------------------------------------------------
data required time                                                                                      -12.786
data arrival time                                                                                        17.279
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               4.493


#Path 34
Startpoint: blinkdiv_dff_Q_20.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
blinkdiv_dff_Q_20.QCK[0] (Q_FRAG)                                                               11.530    11.530
blinkdiv_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                               1.393    12.923
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.t_frag.XA1[0] (T_FRAG)                       2.280    15.203
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.t_frag.XZ[0] (T_FRAG)                        1.392    16.594
blinkdiv_dff_Q_20.QD[0] (Q_FRAG)                                                                 0.000    16.594
data arrival time                                                                                         16.594

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
blinkdiv_dff_Q_20.QCK[0] (Q_FRAG)                                                               11.530    11.530
clock uncertainty                                                                                0.000    11.530
cell hold time                                                                                   0.571    12.101
data required time                                                                                        12.101
----------------------------------------------------------------------------------------------------------------
data required time                                                                                       -12.101
data arrival time                                                                                         16.594
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                4.493


#Path 35
Startpoint: blinkdiv_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
blinkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                               9.562     9.562
blinkdiv_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                              1.393    10.954
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.t_frag.XA2[0] (T_FRAG)                       2.241    13.195
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                        1.434    14.630
blinkdiv_dff_Q_11.QD[0] (Q_FRAG)                                                                0.000    14.630
data arrival time                                                                                        14.630

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
blinkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                               9.562     9.562
clock uncertainty                                                                               0.000     9.562
cell hold time                                                                                  0.571    10.133
data required time                                                                                       10.133
---------------------------------------------------------------------------------------------------------------
data required time                                                                                      -10.133
data arrival time                                                                                        14.630
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               4.497


#Path 36
Startpoint: blinkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
blinkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                9.620     9.620
blinkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                               1.393    11.012
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.t_frag.XA2[0] (T_FRAG)                       2.241    13.253
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                        1.434    14.688
blinkdiv_dff_Q_14.QD[0] (Q_FRAG)                                                                 0.000    14.688
data arrival time                                                                                         14.688

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
blinkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                9.620     9.620
clock uncertainty                                                                                0.000     9.620
cell hold time                                                                                   0.571    10.190
data required time                                                                                        10.190
----------------------------------------------------------------------------------------------------------------
data required time                                                                                       -10.190
data arrival time                                                                                         14.688
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                4.497


#Path 37
Startpoint: clkdiv_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_21.QCK[0] (Q_FRAG)                                                                              16.684    16.684
clkdiv_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    18.077
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.t_frag.XA2[0] (T_FRAG)                       2.241    20.318
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                        1.435    21.752
clkdiv_dff_Q_21.QD[0] (Q_FRAG)                                                                                0.000    21.752
data arrival time                                                                                                      21.752

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_21.QCK[0] (Q_FRAG)                                                                              16.684    16.684
clock uncertainty                                                                                             0.000    16.684
cell hold time                                                                                                0.571    17.255
data required time                                                                                                     17.255
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -17.255
data arrival time                                                                                                      21.752
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             4.497


#Path 38
Startpoint: clkdiv_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                             15.873    15.873
clkdiv_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.393    17.266
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.t_frag.XA2[0] (T_FRAG)                       2.241    19.506
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                        1.435    20.941
clkdiv_dff_Q_11.QD[0] (Q_FRAG)                                                                               0.000    20.941
data arrival time                                                                                                     20.941

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                             15.873    15.873
clock uncertainty                                                                                            0.000    15.873
cell hold time                                                                                               0.571    16.444
data required time                                                                                                    16.444
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -16.444
data arrival time                                                                                                     20.941
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            4.497


#Path 39
Startpoint: clkdiv_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_15.QCK[0] (Q_FRAG)                                                                              16.737    16.737
clkdiv_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    18.130
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.t_frag.XA2[0] (T_FRAG)                       2.241    20.371
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                        1.435    21.805
clkdiv_dff_Q_15.QD[0] (Q_FRAG)                                                                                0.000    21.805
data arrival time                                                                                                      21.805

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_15.QCK[0] (Q_FRAG)                                                                              16.737    16.737
clock uncertainty                                                                                             0.000    16.737
cell hold time                                                                                                0.571    17.308
data required time                                                                                                     17.308
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -17.308
data arrival time                                                                                                      21.805
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             4.497


#Path 40
Startpoint: blinkdiv_dff_Q_17.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
blinkdiv_dff_Q_17.QCK[0] (Q_FRAG)                                                               10.466    10.466
blinkdiv_dff_Q_17.QZ[0] (Q_FRAG) [clock-to-output]                                               1.393    11.859
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.t_frag.XA2[0] (T_FRAG)                       2.241    14.099
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                        1.435    15.534
blinkdiv_dff_Q_17.QD[0] (Q_FRAG)                                                                 0.000    15.534
data arrival time                                                                                         15.534

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
blinkdiv_dff_Q_17.QCK[0] (Q_FRAG)                                                               10.466    10.466
clock uncertainty                                                                                0.000    10.466
cell hold time                                                                                   0.571    11.037
data required time                                                                                        11.037
----------------------------------------------------------------------------------------------------------------
data required time                                                                                       -11.037
data arrival time                                                                                         15.534
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                4.497


#Path 41
Startpoint: clkdiv_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_16.QCK[0] (Q_FRAG)                                                                              16.266    16.266
clkdiv_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    17.659
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.t_frag.XA1[0] (T_FRAG)                       2.289    19.948
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                        1.392    21.339
clkdiv_dff_Q_16.QD[0] (Q_FRAG)                                                                                0.000    21.339
data arrival time                                                                                                      21.339

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_16.QCK[0] (Q_FRAG)                                                                              16.266    16.266
clock uncertainty                                                                                             0.000    16.266
cell hold time                                                                                                0.571    16.837
data required time                                                                                                     16.837
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -16.837
data arrival time                                                                                                      21.339
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             4.503


#Path 42
Startpoint: blinkdiv_dff_Q_13.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
blinkdiv_dff_Q_13.QCK[0] (Q_FRAG)                                                                9.638     9.638
blinkdiv_dff_Q_13.QZ[0] (Q_FRAG) [clock-to-output]                                               1.393    11.030
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.t_frag.XA2[0] (T_FRAG)                       2.277    13.308
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                        1.434    14.742
blinkdiv_dff_Q_13.QD[0] (Q_FRAG)                                                                 0.000    14.742
data arrival time                                                                                         14.742

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
blinkdiv_dff_Q_13.QCK[0] (Q_FRAG)                                                                9.638     9.638
clock uncertainty                                                                                0.000     9.638
cell hold time                                                                                   0.571    10.209
data required time                                                                                        10.209
----------------------------------------------------------------------------------------------------------------
data required time                                                                                       -10.209
data arrival time                                                                                         14.742
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                4.534


#Path 43
Startpoint: blinkdiv_dff_Q_18.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
blinkdiv_dff_Q_18.QCK[0] (Q_FRAG)                                                               11.024    11.024
blinkdiv_dff_Q_18.QZ[0] (Q_FRAG) [clock-to-output]                                               1.393    12.417
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.t_frag.XA2[0] (T_FRAG)                       2.277    14.694
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                        1.435    16.129
blinkdiv_dff_Q_18.QD[0] (Q_FRAG)                                                                 0.000    16.129
data arrival time                                                                                         16.129

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
blinkdiv_dff_Q_18.QCK[0] (Q_FRAG)                                                               11.024    11.024
clock uncertainty                                                                                0.000    11.024
cell hold time                                                                                   0.571    11.595
data required time                                                                                        11.595
----------------------------------------------------------------------------------------------------------------
data required time                                                                                       -11.595
data arrival time                                                                                         16.129
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                4.534


#Path 44
Startpoint: muxdiv_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : muxdiv_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
muxdiv_dff_Q_11.QCK[0] (Q_FRAG)                                       18.497    18.497
muxdiv_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                       1.393    19.890
muxdiv_dff_Q_9_D_LUT3_O_6.t_frag.XA2[0] (T_FRAG)                       2.277    22.167
muxdiv_dff_Q_9_D_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                        1.435    23.602
muxdiv_dff_Q_11.QD[0] (Q_FRAG)                                         0.000    23.602
data arrival time                                                               23.602

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
muxdiv_dff_Q_11.QCK[0] (Q_FRAG)                                       18.497    18.497
clock uncertainty                                                      0.000    18.497
cell hold time                                                         0.571    19.068
data required time                                                              19.068
--------------------------------------------------------------------------------------
data required time                                                             -19.068
data arrival time                                                               23.602
--------------------------------------------------------------------------------------
slack (MET)                                                                      4.534


#Path 45
Startpoint: muxdiv_dff_Q_12.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : muxdiv_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
muxdiv_dff_Q_12.QCK[0] (Q_FRAG)                                       17.510    17.510
muxdiv_dff_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                       1.393    18.903
muxdiv_dff_Q_9_D_LUT3_O_7.t_frag.XA2[0] (T_FRAG)                       2.277    21.180
muxdiv_dff_Q_9_D_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                        1.435    22.615
muxdiv_dff_Q_12.QD[0] (Q_FRAG)                                         0.000    22.615
data arrival time                                                               22.615

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
muxdiv_dff_Q_12.QCK[0] (Q_FRAG)                                       17.510    17.510
clock uncertainty                                                      0.000    17.510
cell hold time                                                         0.571    18.081
data required time                                                              18.081
--------------------------------------------------------------------------------------
data required time                                                             -18.081
data arrival time                                                               22.615
--------------------------------------------------------------------------------------
slack (MET)                                                                      4.534


#Path 46
Startpoint: muxdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : muxdiv_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
muxdiv_dff_Q_14.QCK[0] (Q_FRAG)                                       17.565    17.565
muxdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                       1.393    18.958
muxdiv_dff_Q_9_D_LUT3_O_8.t_frag.XA2[0] (T_FRAG)                       2.277    21.236
muxdiv_dff_Q_9_D_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                        1.435    22.670
muxdiv_dff_Q_14.QD[0] (Q_FRAG)                                         0.000    22.670
data arrival time                                                               22.670

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
muxdiv_dff_Q_14.QCK[0] (Q_FRAG)                                       17.565    17.565
clock uncertainty                                                      0.000    17.565
cell hold time                                                         0.571    18.136
data required time                                                              18.136
--------------------------------------------------------------------------------------
data required time                                                             -18.136
data arrival time                                                               22.670
--------------------------------------------------------------------------------------
slack (MET)                                                                      4.534


#Path 47
Startpoint: muxdiv_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : muxdiv_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
muxdiv_dff_Q_8.QCK[0] (Q_FRAG)                                        15.832    15.832
muxdiv_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                        1.393    17.224
muxdiv_dff_Q_9_D_LUT3_O_3.t_frag.XA2[0] (T_FRAG)                       2.277    19.502
muxdiv_dff_Q_9_D_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                        1.435    20.936
muxdiv_dff_Q_8.QD[0] (Q_FRAG)                                          0.000    20.936
data arrival time                                                               20.936

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
muxdiv_dff_Q_8.QCK[0] (Q_FRAG)                                        15.832    15.832
clock uncertainty                                                      0.000    15.832
cell hold time                                                         0.571    16.403
data required time                                                              16.403
--------------------------------------------------------------------------------------
data required time                                                             -16.403
data arrival time                                                               20.936
--------------------------------------------------------------------------------------
slack (MET)                                                                      4.534


#Path 48
Startpoint: clkdiv_dff_Q_19.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
clkdiv_dff_Q_19.QCK[0] (Q_FRAG)                                                                  16.733    16.733
clkdiv_dff_Q_19.QZ[0] (Q_FRAG) [clock-to-output]                                                  1.393    18.126
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.t_frag.XA2[0] (T_FRAG)                       2.277    20.403
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.435    21.838
clkdiv_dff_Q_19.QD[0] (Q_FRAG)                                                                    0.000    21.838
data arrival time                                                                                          21.838

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
clkdiv_dff_Q_19.QCK[0] (Q_FRAG)                                                                  16.733    16.733
clock uncertainty                                                                                 0.000    16.733
cell hold time                                                                                    0.571    17.304
data required time                                                                                         17.304
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -17.304
data arrival time                                                                                          21.838
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 4.534


#Path 49
Startpoint: blinkdiv_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
blinkdiv_dff_Q_21.QCK[0] (Q_FRAG)                                                               10.670    10.670
blinkdiv_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                               1.393    12.062
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.t_frag.XA1[0] (T_FRAG)                       2.354    14.416
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.t_frag.XZ[0] (T_FRAG)                        1.392    15.808
blinkdiv_dff_Q_21.QD[0] (Q_FRAG)                                                                 0.000    15.808
data arrival time                                                                                         15.808

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
blinkdiv_dff_Q_21.QCK[0] (Q_FRAG)                                                               10.670    10.670
clock uncertainty                                                                                0.000    10.670
cell hold time                                                                                   0.571    11.241
data required time                                                                                        11.241
----------------------------------------------------------------------------------------------------------------
data required time                                                                                       -11.241
data arrival time                                                                                         15.808
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                4.567


#Path 50
Startpoint: blinkdiv_dff_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
blinkdiv_dff_Q_10.QCK[0] (Q_FRAG)                                                              11.453    11.453
blinkdiv_dff_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                              1.393    12.845
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.t_frag.XA1[0] (T_FRAG)                       2.354    15.199
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                        1.392    16.591
blinkdiv_dff_Q_10.QD[0] (Q_FRAG)                                                                0.000    16.591
data arrival time                                                                                        16.591

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
blinkdiv_dff_Q_10.QCK[0] (Q_FRAG)                                                              11.453    11.453
clock uncertainty                                                                               0.000    11.453
cell hold time                                                                                  0.571    12.024
data required time                                                                                       12.024
---------------------------------------------------------------------------------------------------------------
data required time                                                                                      -12.024
data arrival time                                                                                        16.591
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               4.567


#Path 51
Startpoint: selectedDigit_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : selectedDigit_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
selectedDigit_dff_Q.QCK[0] (Q_FRAG)                                     12.150    12.150
selectedDigit_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                     1.393    13.542
b1_fall_LUT3_I1_O_mux4x0_S0.t_frag.XA1[0] (T_FRAG)                       2.354    15.896
b1_fall_LUT3_I1_O_mux4x0_S0.t_frag.XZ[0] (T_FRAG)                        1.392    17.288
selectedDigit_dff_Q.QD[0] (Q_FRAG)                                       0.000    17.288
data arrival time                                                                 17.288

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
selectedDigit_dff_Q.QCK[0] (Q_FRAG)                                     12.150    12.150
clock uncertainty                                                        0.000    12.150
cell hold time                                                           0.571    12.721
data required time                                                                12.721
----------------------------------------------------------------------------------------
data required time                                                               -12.721
data arrival time                                                                 17.288
----------------------------------------------------------------------------------------
slack (MET)                                                                        4.567


#Path 52
Startpoint: clkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                             16.830    16.830
clkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.393    18.223
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.t_frag.XA1[0] (T_FRAG)                       2.354    20.577
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                        1.392    21.968
clkdiv_dff_Q_14.QD[0] (Q_FRAG)                                                                               0.000    21.968
data arrival time                                                                                                     21.968

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                             16.830    16.830
clock uncertainty                                                                                            0.000    16.830
cell hold time                                                                                               0.571    17.401
data required time                                                                                                    17.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -17.401
data arrival time                                                                                                     21.968
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            4.567


#Path 53
Startpoint: clkdiv_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_24.QCK[0] (Q_FRAG)                                                                              16.729    16.729
clkdiv_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    18.122
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.t_frag.XA1[0] (T_FRAG)                       2.354    20.475
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.t_frag.XZ[0] (T_FRAG)                        1.392    21.867
clkdiv_dff_Q_24.QD[0] (Q_FRAG)                                                                                0.000    21.867
data arrival time                                                                                                      21.867

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_24.QCK[0] (Q_FRAG)                                                                              16.729    16.729
clock uncertainty                                                                                             0.000    16.729
cell hold time                                                                                                0.571    17.300
data required time                                                                                                     17.300
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -17.300
data arrival time                                                                                                      21.867
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             4.567


#Path 54
Startpoint: b1.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : b1_prev_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
b1.inpad[0] (.input)                                               0.000     0.000
$iopadmap$main.b1.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$main.b1.I_DAT[0] (BIDIR_CELL)                           10.153    10.153
b1_prev_dff_Q.QD[0] (Q_FRAG)                                       6.399    16.552
data arrival time                                                           16.552

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                           0.000     0.000
b1_prev_dff_Q.QCK[0] (Q_FRAG)                                     10.818    10.818
clock uncertainty                                                  0.000    10.818
cell hold time                                                     0.571    11.389
data required time                                                          11.389
----------------------------------------------------------------------------------
data required time                                                         -11.389
data arrival time                                                           16.552
----------------------------------------------------------------------------------
slack (MET)                                                                  5.163


#Path 55
Startpoint: mainclock.b_dff_Q_1.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h1_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.b_dff_Q_1.QCK[0] (Q_FRAG)                                       3.437     3.437
mainclock.b_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     4.830
mainclock.b_dff_Q_1_D_LUT3_O.t_frag.XA1[0] (T_FRAG)                       2.280     7.110
mainclock.b_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.392     8.502
mainclock.h1_dff_Q_1.QD[0] (Q_FRAG)                                       3.422    11.924
data arrival time                                                                  11.924

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.h1_dff_Q_1.QCK[0] (Q_FRAG)                                      5.172     5.172
clock uncertainty                                                         0.000     5.172
cell hold time                                                            0.571     5.743
data required time                                                                  5.743
-----------------------------------------------------------------------------------------
data required time                                                                 -5.743
data arrival time                                                                  11.924
-----------------------------------------------------------------------------------------
slack (MET)                                                                         6.180


#Path 56
Startpoint: mainclock.d_dff_Q_2.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m1_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.d_dff_Q_2.QCK[0] (Q_FRAG)                                       5.055     5.055
mainclock.d_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     6.447
mainclock.d_dff_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487     8.935
mainclock.d_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     9.844
mainclock.m1_dff_Q_2.QD[0] (Q_FRAG)                                       3.045    12.889
data arrival time                                                                  12.889

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.m1_dff_Q_2.QCK[0] (Q_FRAG)                                      5.939     5.939
clock uncertainty                                                         0.000     5.939
cell hold time                                                            0.571     6.510
data required time                                                                  6.510
-----------------------------------------------------------------------------------------
data required time                                                                 -6.510
data arrival time                                                                  12.889
-----------------------------------------------------------------------------------------
slack (MET)                                                                         6.378


#Path 57
Startpoint: mainclock.b_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h1_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
mainclock.b_dff_Q.QCK[0] (Q_FRAG)                                       5.151     5.151
mainclock.b_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     6.544
mainclock.b_dff_Q_D_LUT4_O.c_frag.BSL[0] (C_FRAG)                       2.508     9.052
mainclock.b_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.041    10.093
mainclock.h1_dff_Q.QD[0] (Q_FRAG)                                       3.091    13.184
data arrival time                                                                13.184

clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
mainclock.h1_dff_Q.QCK[0] (Q_FRAG)                                      6.095     6.095
clock uncertainty                                                       0.000     6.095
cell hold time                                                          0.571     6.666
data required time                                                                6.666
---------------------------------------------------------------------------------------
data required time                                                               -6.666
data arrival time                                                                13.184
---------------------------------------------------------------------------------------
slack (MET)                                                                       6.518


#Path 58
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.f_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                       5.341     5.341
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     6.734
mainclock.f_dff_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.422     9.156
mainclock.f_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.975    10.131
mainclock.f_dff_Q.QD[0] (Q_FRAG)                                        2.371    12.502
data arrival time                                                                12.502

clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                       5.341     5.341
clock uncertainty                                                       0.000     5.341
cell hold time                                                          0.571     5.912
data required time                                                                5.912
---------------------------------------------------------------------------------------
data required time                                                               -5.912
data arrival time                                                                12.502
---------------------------------------------------------------------------------------
slack (MET)                                                                       6.590


#Path 59
Startpoint: mainclock.d_dff_Q_2.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.d_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.d_dff_Q_2.QCK[0] (Q_FRAG)                                       5.055     5.055
mainclock.d_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     6.447
mainclock.d_dff_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487     8.935
mainclock.d_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     9.844
mainclock.d_dff_Q_2.QD[0] (Q_FRAG)                                        2.478    12.322
data arrival time                                                                  12.322

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.d_dff_Q_2.QCK[0] (Q_FRAG)                                       5.055     5.055
clock uncertainty                                                         0.000     5.055
cell hold time                                                            0.571     5.626
data required time                                                                  5.626
-----------------------------------------------------------------------------------------
data required time                                                                 -5.626
data arrival time                                                                  12.322
-----------------------------------------------------------------------------------------
slack (MET)                                                                         6.696


#Path 60
Startpoint: mainclock.b_dff_Q_2.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.b_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.b_dff_Q_2.QCK[0] (Q_FRAG)                                       4.301     4.301
mainclock.b_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     5.694
mainclock.b_dff_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.519     8.213
mainclock.b_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.975     9.187
mainclock.b_dff_Q_2.QD[0] (Q_FRAG)                                        2.398    11.585
data arrival time                                                                  11.585

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.b_dff_Q_2.QCK[0] (Q_FRAG)                                       4.301     4.301
clock uncertainty                                                         0.000     4.301
cell hold time                                                            0.571     4.872
data required time                                                                  4.872
-----------------------------------------------------------------------------------------
data required time                                                                 -4.872
data arrival time                                                                  11.585
-----------------------------------------------------------------------------------------
slack (MET)                                                                         6.713


#Path 61
Startpoint: mainclock.b_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.b_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
mainclock.b_dff_Q.QCK[0] (Q_FRAG)                                       5.151     5.151
mainclock.b_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     6.544
mainclock.b_dff_Q_D_LUT4_O.c_frag.BSL[0] (C_FRAG)                       2.508     9.052
mainclock.b_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.041    10.093
mainclock.b_dff_Q.QD[0] (Q_FRAG)                                        2.478    12.571
data arrival time                                                                12.571

clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
mainclock.b_dff_Q.QCK[0] (Q_FRAG)                                       5.151     5.151
clock uncertainty                                                       0.000     5.151
cell hold time                                                          0.571     5.722
data required time                                                                5.722
---------------------------------------------------------------------------------------
data required time                                                               -5.722
data arrival time                                                                12.571
---------------------------------------------------------------------------------------
slack (MET)                                                                       6.849


#Path 62
Startpoint: mainclock.a_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.a_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
mainclock.a_dff_Q.QCK[0] (Q_FRAG)                                       5.136     5.136
mainclock.a_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     6.529
mainclock.a_dff_Q_D_LUT4_O.c_frag.BSL[0] (C_FRAG)                       2.508     9.037
mainclock.a_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.041    10.078
mainclock.a_dff_Q.QD[0] (Q_FRAG)                                        2.478    12.556
data arrival time                                                                12.556

clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
mainclock.a_dff_Q.QCK[0] (Q_FRAG)                                       5.136     5.136
clock uncertainty                                                       0.000     5.136
cell hold time                                                          0.571     5.707
data required time                                                                5.707
---------------------------------------------------------------------------------------
data required time                                                               -5.707
data arrival time                                                                12.556
---------------------------------------------------------------------------------------
slack (MET)                                                                       6.849


#Path 63
Startpoint: b2.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : b2_prev_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
b2.inpad[0] (.input)                                               0.000     0.000
$iopadmap$main.b2.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$main.b2.I_DAT[0] (BIDIR_CELL)                           10.153    10.153
b2_prev_dff_Q.QD[0] (Q_FRAG)                                       9.521    19.674
data arrival time                                                           19.674

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                           0.000     0.000
b2_prev_dff_Q.QCK[0] (Q_FRAG)                                     12.142    12.142
clock uncertainty                                                  0.000    12.142
cell hold time                                                     0.571    12.712
data required time                                                          12.712
----------------------------------------------------------------------------------
data required time                                                         -12.712
data arrival time                                                           19.674
----------------------------------------------------------------------------------
slack (MET)                                                                  6.961


#Path 64
Startpoint: mainclock.b_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.b_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.b_dff_Q_3.QCK[0] (Q_FRAG)                                       5.476     5.476
mainclock.b_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     6.869
mainclock.b_dff_Q_3_D_LUT3_O.t_frag.XA1[0] (T_FRAG)                       2.280     9.148
mainclock.b_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.392    10.540
mainclock.b_dff_Q_3.QD[0] (Q_FRAG)                                        2.478    13.018
data arrival time                                                                  13.018

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.b_dff_Q_3.QCK[0] (Q_FRAG)                                       5.476     5.476
clock uncertainty                                                         0.000     5.476
cell hold time                                                            0.571     6.047
data required time                                                                  6.047
-----------------------------------------------------------------------------------------
data required time                                                                 -6.047
data arrival time                                                                  13.018
-----------------------------------------------------------------------------------------
slack (MET)                                                                         6.971


#Path 65
Startpoint: mainclock.b_dff_Q_1.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.b_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.b_dff_Q_1.QCK[0] (Q_FRAG)                                       3.437     3.437
mainclock.b_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     4.830
mainclock.b_dff_Q_1_D_LUT3_O.t_frag.XA1[0] (T_FRAG)                       2.280     7.110
mainclock.b_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.392     8.502
mainclock.b_dff_Q_1.QD[0] (Q_FRAG)                                        2.478    10.979
data arrival time                                                                  10.979

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.b_dff_Q_1.QCK[0] (Q_FRAG)                                       3.437     3.437
clock uncertainty                                                         0.000     3.437
cell hold time                                                            0.571     4.008
data required time                                                                  4.008
-----------------------------------------------------------------------------------------
data required time                                                                 -4.008
data arrival time                                                                  10.979
-----------------------------------------------------------------------------------------
slack (MET)                                                                         6.971


#Path 66
Startpoint: mainclock.a_dff_Q_2.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h2_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.a_dff_Q_2.QCK[0] (Q_FRAG)                                       4.350     4.350
mainclock.a_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     5.743
mainclock.a_dff_Q_2_D_LUT4_O.c_frag.TSL[0] (C_FRAG)                       2.383     8.126
mainclock.a_dff_Q_2_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.108     9.234
mainclock.h2_dff_Q_2.QD[0] (Q_FRAG)                                       4.821    14.055
data arrival time                                                                  14.055

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.h2_dff_Q_2.QCK[0] (Q_FRAG)                                      6.065     6.065
clock uncertainty                                                         0.000     6.065
cell hold time                                                            0.571     6.636
data required time                                                                  6.636
-----------------------------------------------------------------------------------------
data required time                                                                 -6.636
data arrival time                                                                  14.055
-----------------------------------------------------------------------------------------
slack (MET)                                                                         7.420


#Path 67
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.s1_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                       5.341     5.341
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     6.734
mainclock.f_dff_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.422     9.156
mainclock.f_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.975    10.131
mainclock.s1_dff_Q.QD[0] (Q_FRAG)                                       3.066    13.197
data arrival time                                                                13.197

clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
mainclock.s1_dff_Q.QCK[0] (Q_FRAG)                                      5.021     5.021
clock uncertainty                                                       0.000     5.021
cell hold time                                                          0.571     5.592
data required time                                                                5.592
---------------------------------------------------------------------------------------
data required time                                                               -5.592
data arrival time                                                                13.197
---------------------------------------------------------------------------------------
slack (MET)                                                                       7.604


#Path 68
Startpoint: mainclock.b_dff_Q_2.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h1_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.b_dff_Q_2.QCK[0] (Q_FRAG)                                       4.301     4.301
mainclock.b_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     5.694
mainclock.b_dff_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.519     8.213
mainclock.b_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.975     9.187
mainclock.h1_dff_Q_2.QD[0] (Q_FRAG)                                       2.973    12.160
data arrival time                                                                  12.160

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.h1_dff_Q_2.QCK[0] (Q_FRAG)                                      3.969     3.969
clock uncertainty                                                         0.000     3.969
cell hold time                                                            0.571     4.540
data required time                                                                  4.540
-----------------------------------------------------------------------------------------
data required time                                                                 -4.540
data arrival time                                                                  12.160
-----------------------------------------------------------------------------------------
slack (MET)                                                                         7.620


#Path 69
Startpoint: mainclock.a_dff_Q_1.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h2_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.a_dff_Q_1.QCK[0] (Q_FRAG)                                       3.694     3.694
mainclock.a_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     5.087
mainclock.a_dff_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.755     9.842
mainclock.a_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.346    11.188
mainclock.h2_dff_Q_1.QD[0] (Q_FRAG)                                       2.371    13.559
data arrival time                                                                  13.559

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.h2_dff_Q_1.QCK[0] (Q_FRAG)                                      5.275     5.275
clock uncertainty                                                         0.000     5.275
cell hold time                                                            0.571     5.846
data required time                                                                  5.846
-----------------------------------------------------------------------------------------
data required time                                                                 -5.846
data arrival time                                                                  13.559
-----------------------------------------------------------------------------------------
slack (MET)                                                                         7.713


#Path 70
Startpoint: mainclock.a_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h2_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
mainclock.a_dff_Q.QCK[0] (Q_FRAG)                                       5.136     5.136
mainclock.a_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     6.529
mainclock.a_dff_Q_D_LUT4_O.c_frag.BSL[0] (C_FRAG)                       2.508     9.037
mainclock.a_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.041    10.078
mainclock.h2_dff_Q.QD[0] (Q_FRAG)                                       2.514    12.593
data arrival time                                                                12.593

clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
mainclock.h2_dff_Q.QCK[0] (Q_FRAG)                                      4.299     4.299
clock uncertainty                                                       0.000     4.299
cell hold time                                                          0.571     4.870
data required time                                                                4.870
---------------------------------------------------------------------------------------
data required time                                                               -4.870
data arrival time                                                                12.593
---------------------------------------------------------------------------------------
slack (MET)                                                                       7.722


#Path 71
Startpoint: mainclock.e_dff_Q_1.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.s2_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.e_dff_Q_1.QCK[0] (Q_FRAG)                                       6.067     6.067
mainclock.e_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     7.459
mainclock.e_dff_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.949    11.408
mainclock.e_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852    12.260
mainclock.s2_dff_Q_2.QD[0] (Q_FRAG)                                       3.124    15.385
data arrival time                                                                  15.385

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.s2_dff_Q_2.QCK[0] (Q_FRAG)                                      6.877     6.877
clock uncertainty                                                         0.000     6.877
cell hold time                                                            0.571     7.448
data required time                                                                  7.448
-----------------------------------------------------------------------------------------
data required time                                                                 -7.448
data arrival time                                                                  15.385
-----------------------------------------------------------------------------------------
slack (MET)                                                                         7.937


#Path 72
Startpoint: clkdiv_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
clkdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                                                        15.825    15.825
clkdiv_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.393    17.218
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.276    19.493
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.346    20.839
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.t_frag.XSL[0] (T_FRAG)                                 2.486    23.326
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                  1.041    24.367
clkdiv_dff_Q_5.QD[0] (Q_FRAG)                                                                                          0.000    24.367
data arrival time                                                                                                               24.367

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
clkdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                                                        15.825    15.825
clock uncertainty                                                                                                      0.000    15.825
cell hold time                                                                                                         0.571    16.396
data required time                                                                                                              16.396
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -16.396
data arrival time                                                                                                               24.367
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      7.971


#Path 73
Startpoint: blinkdiv_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
blinkdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                                         13.370    13.370
blinkdiv_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                         1.393    14.763
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.276    17.039
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.346    18.385
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.t_frag.XSL[0] (T_FRAG)                                 2.486    20.871
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                  1.041    21.912
blinkdiv_dff_Q_5.QD[0] (Q_FRAG)                                                                           0.000    21.912
data arrival time                                                                                                  21.912

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
blinkdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                                         13.370    13.370
clock uncertainty                                                                                         0.000    13.370
cell hold time                                                                                            0.571    13.941
data required time                                                                                                 13.941
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -13.941
data arrival time                                                                                                  21.912
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         7.971


#Path 74
Startpoint: blinkdiv_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_23.QCK[0] (Q_FRAG)                                                                      12.390    12.390
blinkdiv_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.393    13.783
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       2.337    16.120
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.333    17.453
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 2.486    19.939
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.041    20.980
blinkdiv_dff_Q_23.QD[0] (Q_FRAG)                                                                        0.000    20.980
data arrival time                                                                                                20.980

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_23.QCK[0] (Q_FRAG)                                                                      12.390    12.390
clock uncertainty                                                                                       0.000    12.390
cell hold time                                                                                          0.571    12.961
data required time                                                                                               12.961
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -12.961
data arrival time                                                                                                20.980
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       8.019


#Path 75
Startpoint: clkdiv_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
clkdiv_dff_Q_23.QCK[0] (Q_FRAG)                                                                                       16.685    16.685
clkdiv_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                       1.393    18.078
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       2.337    20.415
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.333    21.748
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.t_frag.XSL[0] (T_FRAG)                                 2.486    24.234
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                  1.041    25.275
clkdiv_dff_Q_23.QD[0] (Q_FRAG)                                                                                         0.000    25.275
data arrival time                                                                                                               25.275

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
clkdiv_dff_Q_23.QCK[0] (Q_FRAG)                                                                                       16.685    16.685
clock uncertainty                                                                                                      0.000    16.685
cell hold time                                                                                                         0.571    17.256
data required time                                                                                                              17.256
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -17.256
data arrival time                                                                                                               25.275
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      8.019


#Path 76
Startpoint: selectedDigit_dff_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : selectedDigit_dff_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
selectedDigit_dff_Q_1.QCK[0] (Q_FRAG)                                     11.236    11.236
selectedDigit_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                     1.393    12.628
b1_fall_LUT3_I1_O_mux4x0_S0_1.t_frag.XA1[0] (T_FRAG)                       5.812    18.440
b1_fall_LUT3_I1_O_mux4x0_S0_1.t_frag.XZ[0] (T_FRAG)                        1.392    19.832
selectedDigit_dff_Q_1.QD[0] (Q_FRAG)                                       0.000    19.832
data arrival time                                                                   19.832

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
selectedDigit_dff_Q_1.QCK[0] (Q_FRAG)                                     11.236    11.236
clock uncertainty                                                          0.000    11.236
cell hold time                                                             0.571    11.807
data required time                                                                  11.807
------------------------------------------------------------------------------------------
data required time                                                                 -11.807
data arrival time                                                                   19.832
------------------------------------------------------------------------------------------
slack (MET)                                                                          8.026


#Path 77
Startpoint: mux_index_dffe_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_index_dffe_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
mux_index_dffe_Q_2.QCK[0] (Q_FRAG)                                   12.096    12.096
mux_index_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                   1.393    13.489
mux_index_dffe_Q_D_LUT1_O.f_frag.FS[0] (F_FRAG)                       3.621    17.110
mux_index_dffe_Q_D_LUT1_O.f_frag.FZ[0] (F_FRAG)                       0.698    17.808
mux_index_dffe_Q_2.QD[0] (Q_FRAG)                                     2.990    20.798
data arrival time                                                              20.798

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
mux_index_dffe_Q_2.QCK[0] (Q_FRAG)                                   12.096    12.096
clock uncertainty                                                     0.000    12.096
cell hold time                                                        0.571    12.667
data required time                                                             12.667
-------------------------------------------------------------------------------------
data required time                                                            -12.667
data arrival time                                                              20.798
-------------------------------------------------------------------------------------
slack (MET)                                                                     8.131


#Path 78
Startpoint: muxdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : muxdiv_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                       0.000     0.000
muxdiv_dff_Q_14.QCK[0] (Q_FRAG)                                               17.565    17.565
muxdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                               1.393    18.958
muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.383    21.341
muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.975    22.316
muxdiv_dff_Q_9_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.277    25.593
muxdiv_dff_Q_9_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.041    26.634
muxdiv_dff_Q_13.QD[0] (Q_FRAG)                                                 0.000    26.634
data arrival time                                                                       26.634

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                       0.000     0.000
muxdiv_dff_Q_13.QCK[0] (Q_FRAG)                                               17.895    17.895
clock uncertainty                                                              0.000    17.895
cell hold time                                                                 0.571    18.466
data required time                                                                      18.466
----------------------------------------------------------------------------------------------
data required time                                                                     -18.466
data arrival time                                                                       26.634
----------------------------------------------------------------------------------------------
slack (MET)                                                                              8.168


#Path 79
Startpoint: blinkdiv_dff_Q_4.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
blinkdiv_dff_Q_4.QCK[0] (Q_FRAG)                                                                         13.516    13.516
blinkdiv_dff_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                         1.393    14.909
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.t_frag.XB1[0] (T_FRAG)                       2.261    17.170
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.333    18.503
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.t_frag.XA1[0] (T_FRAG)                                 2.383    20.886
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                  1.392    22.278
blinkdiv_dff_Q_4.QD[0] (Q_FRAG)                                                                           0.000    22.278
data arrival time                                                                                                  22.278

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
blinkdiv_dff_Q_4.QCK[0] (Q_FRAG)                                                                         13.516    13.516
clock uncertainty                                                                                         0.000    13.516
cell hold time                                                                                            0.571    14.087
data required time                                                                                                 14.087
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -14.087
data arrival time                                                                                                  22.278
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         8.191


#Path 80
Startpoint: mainclock.b_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h1_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.b_dff_Q_3.QCK[0] (Q_FRAG)                                       5.476     5.476
mainclock.b_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     6.869
mainclock.b_dff_Q_3_D_LUT3_O.t_frag.XA1[0] (T_FRAG)                       2.280     9.148
mainclock.b_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.392    10.540
mainclock.h1_dff_Q_3.QD[0] (Q_FRAG)                                       3.568    14.108
data arrival time                                                                  14.108

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.h1_dff_Q_3.QCK[0] (Q_FRAG)                                      4.932     4.932
clock uncertainty                                                         0.000     4.932
cell hold time                                                            0.571     5.502
data required time                                                                  5.502
-----------------------------------------------------------------------------------------
data required time                                                                 -5.502
data arrival time                                                                  14.108
-----------------------------------------------------------------------------------------
slack (MET)                                                                         8.605


#Path 81
Startpoint: mainclock.c_dff_Q_2.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m2_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.c_dff_Q_2.QCK[0] (Q_FRAG)                                       6.020     6.020
mainclock.c_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     7.412
mainclock.c_dff_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       4.105    11.517
mainclock.c_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.975    12.492
mainclock.m2_dff_Q_2.QD[0] (Q_FRAG)                                       2.398    14.889
data arrival time                                                                  14.889

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.m2_dff_Q_2.QCK[0] (Q_FRAG)                                      5.529     5.529
clock uncertainty                                                         0.000     5.529
cell hold time                                                            0.571     6.099
data required time                                                                  6.099
-----------------------------------------------------------------------------------------
data required time                                                                 -6.099
data arrival time                                                                  14.889
-----------------------------------------------------------------------------------------
slack (MET)                                                                         8.790


#Path 82
Startpoint: mainclock.d_dff_Q_1.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.d_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
mainclock.d_dff_Q_1.QCK[0] (Q_FRAG)                                     5.526     5.526
mainclock.d_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                    1.393     6.918
mainclock.d_dff_Q_D_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.328    11.246
mainclock.d_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.987    12.233
mainclock.d_dff_Q.QD[0] (Q_FRAG)                                        3.091    15.324
data arrival time                                                                15.324

clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
mainclock.d_dff_Q.QCK[0] (Q_FRAG)                                       5.925     5.925
clock uncertainty                                                       0.000     5.925
cell hold time                                                          0.571     6.496
data required time                                                                6.496
---------------------------------------------------------------------------------------
data required time                                                               -6.496
data arrival time                                                                15.324
---------------------------------------------------------------------------------------
slack (MET)                                                                       8.829


#Path 83
Startpoint: mainclock.d_dff_Q_1.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m1_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
mainclock.d_dff_Q_1.QCK[0] (Q_FRAG)                                     5.526     5.526
mainclock.d_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                    1.393     6.918
mainclock.d_dff_Q_D_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.328    11.246
mainclock.d_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.987    12.233
mainclock.m1_dff_Q.QD[0] (Q_FRAG)                                       2.478    14.711
data arrival time                                                                14.711

clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
mainclock.m1_dff_Q.QCK[0] (Q_FRAG)                                      5.233     5.233
clock uncertainty                                                       0.000     5.233
cell hold time                                                          0.571     5.803
data required time                                                                5.803
---------------------------------------------------------------------------------------
data required time                                                               -5.803
data arrival time                                                                14.711
---------------------------------------------------------------------------------------
slack (MET)                                                                       8.908


#Path 84
Startpoint: b2.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : selectedDigit_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                       0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b2.inpad[0] (.input)                                                     0.000     0.000
$iopadmap$main.b2.I_PAD_$inp[0] (BIDIR_CELL)                             0.000     0.000
$iopadmap$main.b2.I_DAT[0] (BIDIR_CELL)                                 10.153    10.153
b2_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                        6.803    16.956
b2_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                         0.852    17.808
b1_fall_LUT3_I1_O_mux4x0_S0.t_frag.XAB[0] (T_FRAG)                       3.133    20.941
b1_fall_LUT3_I1_O_mux4x0_S0.t_frag.XZ[0] (T_FRAG)                        0.909    21.850
selectedDigit_dff_Q.QD[0] (Q_FRAG)                                       0.000    21.850
data arrival time                                                                 21.850

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
selectedDigit_dff_Q.QCK[0] (Q_FRAG)                                     12.150    12.150
clock uncertainty                                                        0.000    12.150
cell hold time                                                           0.571    12.721
data required time                                                                12.721
----------------------------------------------------------------------------------------
data required time                                                               -12.721
data arrival time                                                                 21.850
----------------------------------------------------------------------------------------
slack (MET)                                                                        9.130


#Path 85
Startpoint: blinkdiv_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
blinkdiv_dff_Q_8.QCK[0] (Q_FRAG)                                                                          9.491     9.491
blinkdiv_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                         1.393    10.884
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                       3.094    13.978
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.392    15.369
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.t_frag.XSL[0] (T_FRAG)                                 2.797    18.166
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                  1.041    19.207
blinkdiv_dff_Q_8.QD[0] (Q_FRAG)                                                                           0.000    19.207
data arrival time                                                                                                  19.207

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
blinkdiv_dff_Q_8.QCK[0] (Q_FRAG)                                                                          9.491     9.491
clock uncertainty                                                                                         0.000     9.491
cell hold time                                                                                            0.571    10.062
data required time                                                                                                 10.062
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -10.062
data arrival time                                                                                                  19.207
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         9.145


#Path 86
Startpoint: mainclock.c_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m2_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.c_dff_Q_3.QCK[0] (Q_FRAG)                                       5.169     5.169
mainclock.c_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     6.562
mainclock.c_dff_Q_3_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.935    10.498
mainclock.c_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.346    11.844
mainclock.m2_dff_Q_3.QD[0] (Q_FRAG)                                       2.398    14.241
data arrival time                                                                  14.241

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.m2_dff_Q_3.QCK[0] (Q_FRAG)                                      4.324     4.324
clock uncertainty                                                         0.000     4.324
cell hold time                                                            0.571     4.895
data required time                                                                  4.895
-----------------------------------------------------------------------------------------
data required time                                                                 -4.895
data arrival time                                                                  14.241
-----------------------------------------------------------------------------------------
slack (MET)                                                                         9.347


#Path 87
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.s1_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                         5.341     5.341
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                        1.393     6.734
mainclock.f_dff_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.586    10.320
mainclock.f_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852    11.172
mainclock.s1_dff_Q_2.QD[0] (Q_FRAG)                                       5.622    16.794
data arrival time                                                                  16.794

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.s1_dff_Q_2.QCK[0] (Q_FRAG)                                      6.859     6.859
clock uncertainty                                                         0.000     6.859
cell hold time                                                            0.571     7.430
data required time                                                                  7.430
-----------------------------------------------------------------------------------------
data required time                                                                 -7.430
data arrival time                                                                  16.794
-----------------------------------------------------------------------------------------
slack (MET)                                                                         9.364


#Path 88
Startpoint: mainclock.e_dff_Q_1.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.e_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.e_dff_Q_1.QCK[0] (Q_FRAG)                                       6.067     6.067
mainclock.e_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     7.459
mainclock.e_dff_Q_1_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.864    11.323
mainclock.e_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    12.232
mainclock.e_dff_Q_1.QD[0] (Q_FRAG)                                        3.893    16.125
data arrival time                                                                  16.125

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.e_dff_Q_1.QCK[0] (Q_FRAG)                                       6.067     6.067
clock uncertainty                                                         0.000     6.067
cell hold time                                                            0.571     6.638
data required time                                                                  6.638
-----------------------------------------------------------------------------------------
data required time                                                                 -6.638
data arrival time                                                                  16.125
-----------------------------------------------------------------------------------------
slack (MET)                                                                         9.487


#Path 89
Startpoint: b2.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : selectedDigit_dff_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
b2.inpad[0] (.input)                                                       0.000     0.000
$iopadmap$main.b2.I_PAD_$inp[0] (BIDIR_CELL)                               0.000     0.000
$iopadmap$main.b2.I_DAT[0] (BIDIR_CELL)                                   10.153    10.153
b2_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          6.803    16.956
b2_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           0.852    17.808
b1_fall_LUT3_I1_O_mux4x0_S0_1.t_frag.XAB[0] (T_FRAG)                       2.591    20.399
b1_fall_LUT3_I1_O_mux4x0_S0_1.t_frag.XZ[0] (T_FRAG)                        0.909    21.308
selectedDigit_dff_Q_1.QD[0] (Q_FRAG)                                       0.000    21.308
data arrival time                                                                   21.308

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
selectedDigit_dff_Q_1.QCK[0] (Q_FRAG)                                     11.236    11.236
clock uncertainty                                                          0.000    11.236
cell hold time                                                             0.571    11.807
data required time                                                                  11.807
------------------------------------------------------------------------------------------
data required time                                                                 -11.807
data arrival time                                                                   21.308
------------------------------------------------------------------------------------------
slack (MET)                                                                          9.501


#Path 90
Startpoint: mainclock.c_dff_Q_2.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.c_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.c_dff_Q_2.QCK[0] (Q_FRAG)                                       6.020     6.020
mainclock.c_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     7.412
mainclock.c_dff_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       4.105    11.517
mainclock.c_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.975    12.492
mainclock.c_dff_Q_2.QD[0] (Q_FRAG)                                        3.978    16.469
data arrival time                                                                  16.469

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.c_dff_Q_2.QCK[0] (Q_FRAG)                                       6.020     6.020
clock uncertainty                                                         0.000     6.020
cell hold time                                                            0.571     6.590
data required time                                                                  6.590
-----------------------------------------------------------------------------------------
data required time                                                                 -6.590
data arrival time                                                                  16.469
-----------------------------------------------------------------------------------------
slack (MET)                                                                         9.879


#Path 91
Startpoint: clkdiv_dff_Q_13.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_13.QCK[0] (Q_FRAG)                                                                                     14.066    14.066
clkdiv_dff_Q_13.QZ[0] (Q_FRAG) [clock-to-output]                                                                     1.393    15.459
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       3.133    18.591
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.392    19.983
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.590    23.573
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.041    24.615
clkdiv_dff_Q_13.QD[0] (Q_FRAG)                                                                                       0.000    24.615
data arrival time                                                                                                             24.615

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_13.QCK[0] (Q_FRAG)                                                                                     14.066    14.066
clock uncertainty                                                                                                    0.000    14.066
cell hold time                                                                                                       0.571    14.637
data required time                                                                                                            14.637
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -14.637
data arrival time                                                                                                             24.615
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    9.978


#Path 92
Startpoint: mainclock.d_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.d_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.d_dff_Q_3.QCK[0] (Q_FRAG)                                       5.766     5.766
mainclock.d_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     7.159
mainclock.d_dff_Q_3_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.123    10.282
mainclock.d_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.346    11.628
mainclock.d_dff_Q_3.QD[0] (Q_FRAG)                                        4.730    16.358
data arrival time                                                                  16.358

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.d_dff_Q_3.QCK[0] (Q_FRAG)                                       5.766     5.766
clock uncertainty                                                         0.000     5.766
cell hold time                                                            0.571     6.337
data required time                                                                  6.337
-----------------------------------------------------------------------------------------
data required time                                                                 -6.337
data arrival time                                                                  16.358
-----------------------------------------------------------------------------------------
slack (MET)                                                                        10.021


#Path 93
Startpoint: mainclock.c_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m2_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
mainclock.c_dff_Q.QCK[0] (Q_FRAG)                                       5.035     5.035
mainclock.c_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     6.427
mainclock.c_dff_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                       4.995    11.422
mainclock.c_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    12.397
mainclock.m2_dff_Q.QD[0] (Q_FRAG)                                       2.371    14.768
data arrival time                                                                14.768

clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
mainclock.m2_dff_Q.QCK[0] (Q_FRAG)                                      4.155     4.155
clock uncertainty                                                       0.000     4.155
cell hold time                                                          0.571     4.726
data required time                                                                4.726
---------------------------------------------------------------------------------------
data required time                                                               -4.726
data arrival time                                                                14.768
---------------------------------------------------------------------------------------
slack (MET)                                                                      10.042


#Path 94
Startpoint: b2.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : selectedDigit_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
b2.inpad[0] (.input)                                                       0.000     0.000
$iopadmap$main.b2.I_PAD_$inp[0] (BIDIR_CELL)                               0.000     0.000
$iopadmap$main.b2.I_DAT[0] (BIDIR_CELL)                                   10.153    10.153
b2_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          6.803    16.956
b2_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           0.852    17.808
b1_fall_LUT3_I1_O_mux4x0_S0_2.t_frag.XAB[0] (T_FRAG)                       3.774    21.581
b1_fall_LUT3_I1_O_mux4x0_S0_2.t_frag.XZ[0] (T_FRAG)                        0.909    22.491
selectedDigit_dff_Q_2.QD[0] (Q_FRAG)                                       0.000    22.491
data arrival time                                                                   22.491

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
selectedDigit_dff_Q_2.QCK[0] (Q_FRAG)                                     11.845    11.845
clock uncertainty                                                          0.000    11.845
cell hold time                                                             0.571    12.416
data required time                                                                  12.416
------------------------------------------------------------------------------------------
data required time                                                                 -12.416
data arrival time                                                                   22.491
------------------------------------------------------------------------------------------
slack (MET)                                                                         10.074


#Path 95
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.f_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                         5.341     5.341
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                        1.393     6.734
mainclock.f_dff_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.586    10.320
mainclock.f_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852    11.172
mainclock.f_dff_Q_2.QD[0] (Q_FRAG)                                        4.754    15.926
data arrival time                                                                  15.926

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.f_dff_Q_2.QCK[0] (Q_FRAG)                                       5.112     5.112
clock uncertainty                                                         0.000     5.112
cell hold time                                                            0.571     5.683
data required time                                                                  5.683
-----------------------------------------------------------------------------------------
data required time                                                                 -5.683
data arrival time                                                                  15.926
-----------------------------------------------------------------------------------------
slack (MET)                                                                        10.243


#Path 96
Startpoint: mainclock.c_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.c_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
mainclock.c_dff_Q.QCK[0] (Q_FRAG)                                       5.035     5.035
mainclock.c_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     6.427
mainclock.c_dff_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                       4.995    11.422
mainclock.c_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    12.397
mainclock.c_dff_Q.QD[0] (Q_FRAG)                                        3.455    15.852
data arrival time                                                                15.852

clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
mainclock.c_dff_Q.QCK[0] (Q_FRAG)                                       5.035     5.035
clock uncertainty                                                       0.000     5.035
cell hold time                                                          0.571     5.606
data required time                                                                5.606
---------------------------------------------------------------------------------------
data required time                                                               -5.606
data arrival time                                                                15.852
---------------------------------------------------------------------------------------
slack (MET)                                                                      10.246


#Path 97
Startpoint: mainclock.c_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.c_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.c_dff_Q_3.QCK[0] (Q_FRAG)                                       5.169     5.169
mainclock.c_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     6.562
mainclock.c_dff_Q_3_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.935    10.498
mainclock.c_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.346    11.844
mainclock.c_dff_Q_3.QD[0] (Q_FRAG)                                        4.251    16.095
data arrival time                                                                  16.095

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.c_dff_Q_3.QCK[0] (Q_FRAG)                                       5.169     5.169
clock uncertainty                                                         0.000     5.169
cell hold time                                                            0.571     5.740
data required time                                                                  5.740
-----------------------------------------------------------------------------------------
data required time                                                                 -5.740
data arrival time                                                                  16.095
-----------------------------------------------------------------------------------------
slack (MET)                                                                        10.354


#Path 98
Startpoint: mainclock.a_dff_Q_1.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.a_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.a_dff_Q_1.QCK[0] (Q_FRAG)                                       3.694     3.694
mainclock.a_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     5.087
mainclock.a_dff_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.755     9.842
mainclock.a_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.346    11.188
mainclock.a_dff_Q_1.QD[0] (Q_FRAG)                                        3.455    14.643
data arrival time                                                                  14.643

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.a_dff_Q_1.QCK[0] (Q_FRAG)                                       3.694     3.694
clock uncertainty                                                         0.000     3.694
cell hold time                                                            0.571     4.265
data required time                                                                  4.265
-----------------------------------------------------------------------------------------
data required time                                                                 -4.265
data arrival time                                                                  14.643
-----------------------------------------------------------------------------------------
slack (MET)                                                                        10.378


#Path 99
Startpoint: mainclock.d_dff_Q_1.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m1_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.d_dff_Q_1.QCK[0] (Q_FRAG)                                       5.526     5.526
mainclock.d_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     6.918
mainclock.d_dff_Q_1_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                       5.806    12.724
mainclock.d_dff_Q_1_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    13.699
mainclock.m1_dff_Q_1.QD[0] (Q_FRAG)                                       3.491    17.190
data arrival time                                                                  17.190

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.m1_dff_Q_1.QCK[0] (Q_FRAG)                                      5.978     5.978
clock uncertainty                                                         0.000     5.978
cell hold time                                                            0.571     6.549
data required time                                                                  6.549
-----------------------------------------------------------------------------------------
data required time                                                                 -6.549
data arrival time                                                                  17.190
-----------------------------------------------------------------------------------------
slack (MET)                                                                        10.641


#Path 100
Startpoint: b1_prev_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : paused_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
b1_prev_dff_Q.QCK[0] (Q_FRAG)                                   10.818    10.818
b1_prev_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                   1.393    12.211
b1_fall_LUT2_O.t_frag.XSL[0] (T_FRAG)                            2.508    14.719
b1_fall_LUT2_O.t_frag.XZ[0] (T_FRAG)                             1.041    15.760
paused_dffe_Q.QEN[0] (Q_FRAG)                                    4.953    20.713
data arrival time                                                         20.713

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
paused_dffe_Q.QCK[0] (Q_FRAG)                                   10.375    10.375
clock uncertainty                                                0.000    10.375
cell hold time                                                  -0.394     9.981
data required time                                                         9.981
--------------------------------------------------------------------------------
data required time                                                        -9.981
data arrival time                                                         20.713
--------------------------------------------------------------------------------
slack (MET)                                                               10.732


#End of timing report
