strict digraph "compose( ,  )" {
	node [label="\N"];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f30b30e3890>",
		fillcolor=turquoise,
		label="21:BL
q[63:0] <= data[63:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f30b308e550>]",
		style=filled,
		typ=Block];
	"Leaf_18:AL"	[def_var="['q']",
		label="Leaf_18:AL"];
	"21:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"27:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f30b30fd6d0>",
		fillcolor=springgreen,
		label="27:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"28:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f30b30e6e90>",
		fillcolor=turquoise,
		label="28:BL
q[63:1] <= q[62:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f30b30e6ad0>]",
		style=filled,
		typ=Block];
	"27:IF" -> "28:BL"	[cond="['amount']",
		label="(amount == 2'b00)",
		lineno=27];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f30b30f71d0>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'ena', 'amount', 'data', 'load']"];
	"Leaf_18:AL" -> "18:AL";
	"37:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f30b3106150>",
		fillcolor=springgreen,
		label="37:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"38:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f30b2d583d0>",
		fillcolor=turquoise,
		label="38:BL
q[63:1] <= q[62:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f30b2d58350>]",
		style=filled,
		typ=Block];
	"37:IF" -> "38:BL"	[cond="['amount']",
		label="(amount == 2'b10)",
		lineno=37];
	"38:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"25:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f30b30f1150>",
		fillcolor=springgreen,
		label="25:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f30b3160f90>",
		fillcolor=turquoise,
		label="26:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"25:IF" -> "26:BL"	[cond="['ena']",
		label=ena,
		lineno=25];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f30b30e3d10>",
		fillcolor=turquoise,
		label="19:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"18:AL" -> "19:BL"	[cond="[]",
		lineno=None];
	"19:BL" -> "25:IF"	[cond="[]",
		lineno=None];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f30b30e3790>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:BL" -> "20:IF"	[cond="[]",
		lineno=None];
	"33:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f30b3160d10>",
		fillcolor=turquoise,
		label="33:BL
q[63:8] <= q[56:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f30b3160450>]",
		style=filled,
		typ=Block];
	"33:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"32:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f30b30e6f50>",
		fillcolor=springgreen,
		label="32:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"32:IF" -> "33:BL"	[cond="['amount']",
		label="(amount == 2'b01)",
		lineno=32];
	"26:BL" -> "27:IF"	[cond="[]",
		lineno=None];
	"26:BL" -> "37:IF"	[cond="[]",
		lineno=None];
	"26:BL" -> "32:IF"	[cond="[]",
		lineno=None];
	"42:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f30b2d58bd0>",
		fillcolor=springgreen,
		label="42:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"26:BL" -> "42:IF"	[cond="[]",
		lineno=None];
	"20:IF" -> "21:BL"	[cond="['load']",
		label=load,
		lineno=20];
	"43:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f30b2d58910>",
		fillcolor=turquoise,
		label="43:BL
q[63:8] <= q[56:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f30b2d58fd0>]",
		style=filled,
		typ=Block];
	"42:IF" -> "43:BL"	[cond="['amount']",
		label="(amount == 2'b11)",
		lineno=42];
	"43:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"28:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
}
