---------- Begin Simulation Statistics ----------
# Stats desc: Network start
final_tick                               376404716000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    18019200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   16896                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    45048                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     10447143                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                21494643                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      17939000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               376435099200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    30383200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   17780                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    75958                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                      9856535                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                20364035                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      30445000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               376439362000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     4262800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                    6827                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    10657                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       778098                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 2848098                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       4178500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               376576831200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   137469200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   41263                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    76002                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles               267671                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles        376490964                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles         376565824                       # Total number of cycles.
system.systolic_array_acc.tickCycles            74860                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                    205944178                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   27330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               328929178                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     137490000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               377458744400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   881913200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   18899                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                  2204783                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     58521050                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   41970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               247386050                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     881980000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               377461265600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2521200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      93                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     6303                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                      1311850                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 1941850                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2252500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               377971561600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   510296000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                    2598                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                  1275740                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     31459999                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   26145000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               149112499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     510524000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               378709560000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   737998400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     779                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    54474                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles              1790522                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles          1546587                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles           2140726                       # Total number of cycles.
system.systolic_array_acc.tickCycles           594139                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                    728279699                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   78850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1083104699                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     737614000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               379453128400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   743568400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     165                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                  1858921                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     51374993                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   40975000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               235762493                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     743337500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               379456281600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     3153200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     887                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     7883                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       925000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 1757500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       3763500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               380101526000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   645244400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      24                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                  1613111                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     34922800                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   20700000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               128072800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     645272500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               380222006800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   120480800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles           61440                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                109254                       # Total accelerator cycles
system.switch_cpus.idleCycles                   16965                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    28152                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles               273050                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     70730400                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                97797900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     120495500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               380222038400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                       31600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                       79                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               380224580400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2542000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                       8                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     6355                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       441800                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      80000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  801800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2299500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               380225344000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      763600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                     1909                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       128999                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      60000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  398999                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1015500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               380584332400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   358988400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     292                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    29673                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles               867798                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles          1579302                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles           1875940                       # Total number of cycles.
system.systolic_array_acc.tickCycles           296638                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                    329675098                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   38715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               503892598                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     358351000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               380969137200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   384804800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     387                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   962012                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     36681083                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   20475000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               128818583                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     384587500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               380971546800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2409600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      14                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     6024                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       152000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      60000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  422000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       3032000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               381214567600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   243020800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                    1424                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   607552                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     11374600                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10445000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                58377100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     243204000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               381918151600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   703584000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     193                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    41282                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles              1717678                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles           739000                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles           1332572                       # Total number of cycles.
system.systolic_array_acc.tickCycles           593572                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                    639065849                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   77380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               987275849                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     702979751                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               382184894800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   266743200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   39463                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   666858                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     44625854                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   20455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               136673354                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     266758249                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               382186957200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2062400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                       1                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5156                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       143500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      70000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  458500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2674500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               382372860400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   185903200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     820                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   464758                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                      9101050                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                55608550                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     185311500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               382428796800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    55936400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles           30720                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                 53146                       # Total accelerator cycles
system.switch_cpus.idleCycles                      31                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     7034                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles               132807                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     31735000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2660000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                43705000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      56233500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               382428830000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                       33200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                       83                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               382431244800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2414800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                       4                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     6037                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       454100                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      70000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  769100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2514500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               382432065200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      820400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      30                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     2051                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       175500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      60000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  445500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1038500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               382905899200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   473834000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      59                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   115908                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles              1068677                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles           686118                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles            989862                       # Total number of cycles.
system.systolic_array_acc.tickCycles           303744                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                    848784836                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  102075000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1308122336                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     473235000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               383300664000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   394764800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      23                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   986912                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     18081200                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10400000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                64881200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     394581000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               383303011200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2347200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                       2                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5868                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       199500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      65000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  492000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2898500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               383303811200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      800000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                       8                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     2000                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       119250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      40000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  299250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1067500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               384146558800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   842747600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      14                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   115480                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles              1991389                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles           636908                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles           1239564                       # Total number of cycles.
system.systolic_array_acc.tickCycles           602656                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                   1522590453                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  191145000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2382742953                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     842513500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               384277148800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   130590000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   26876                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   326475                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     23600226                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                69635226                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     130223000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               384279676400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2527600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                     6319                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       289550                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      60000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  559550                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2695000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               384280472400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      796000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                       1                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     1990                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       165000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      55000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  412500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1233500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               385123322400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   842850000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      51                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   116279                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles              1990846                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles           374324                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles            976980                       # Total number of cycles.
system.systolic_array_acc.tickCycles           602656                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                   1529963403                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  191140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2390093403                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     842231250                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               385253831600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   130509200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   27460                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   326273                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     23831259                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                69866259                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     130569750                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               385255971600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2140000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                       4                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5350                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       286250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      90000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  691250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2665000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               385256676400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      704800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      28                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     1762                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       132500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      25000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  245000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        535500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               385286077600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    29401200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles           15360                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                 27236                       # Total accelerator cycles
system.switch_cpus.idleCycles                      17                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5465                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles                68038                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     15279250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                21354250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      29259500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               385286108000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                       30400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                       76                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               385288158800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2050800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                     5127                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       154500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      65000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  447000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2171000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               385288890400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      731600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     199                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     1829                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       258000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      60000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  528000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        982500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               386065890000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   776999600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     531                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   223090                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles              1719409                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles           623021                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles            943597                       # Total number of cycles.
system.systolic_array_acc.tickCycles           320576                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                   2915705073                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  375725000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4606467573                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     776787000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               386143114400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    77224400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                    9929                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   193061                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     11462281                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5100000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                34412281                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      76659500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               386145414400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2300000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                       2                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5750                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       108000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      50000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  333000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2816500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               386146288800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      874400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      28                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     2186                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       215500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      50000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  440500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1051000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               387678411600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                  1532122800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      53                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   405885                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles              3424422                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles           971326                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles           1612558                       # Total number of cycles.
system.systolic_array_acc.tickCycles           641232                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                   5779252898                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  745975000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9136140398                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                    1531571500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               387756034800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    77623200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                    9866                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   194058                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     11541541                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5085000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                34424041                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      77468500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               387758402000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2367200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                       9                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5918                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        90000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      55000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  337500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2898000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               387759153600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      751600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      19                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     1879                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        73000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      55000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  320500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1009500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               389293062000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                  1533908400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      44                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   406990                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles              3427781                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles           973273                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles           1614505                       # Total number of cycles.
system.systolic_array_acc.tickCycles           641232                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                   5801604154                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  745815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9157771654                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                    1533276000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               389368887200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    75825200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                    9107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   189563                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                      9641284                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5075000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                32478784                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      75686500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               389371087600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2200400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                     5501                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       203000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      75000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  540500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2943000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               389371772800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      685200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                       1                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     1713                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       117750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      25000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  230250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        510500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               389385363200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    13590400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles            6528                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                 11399                       # Total accelerator cycles
system.switch_cpus.idleCycles                      61                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5505                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles                28471                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                      1965000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 2977500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      13468000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               389385622400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      259200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                      648                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       188800                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  211300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        371000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Reordering start
final_tick                               389388153200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2530800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     277                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     6327                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       377500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  917500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2768000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Reordering end
final_tick                               389399374000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    11220800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                    9118                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    28052                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       970949                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     735000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 4278449                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      11217500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               389403154800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     3780800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                    2806                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     9452                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       454650                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     245000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 1557150                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       3787000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               389403998400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      843600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     115                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     2109                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       227999                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      75000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  565499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        848000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               389503048800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    99050400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles           13056                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                 69679                       # Total accelerator cycles
system.switch_cpus.idleCycles                   26581                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    77506                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles               170120                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     76390598                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    7345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               109443098                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      99045000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               389503166000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      117200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                      293                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        18000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   40500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                         22000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               389505004800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     1838800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                     4597                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        40000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      40000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  220000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1689000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               389505835200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      830400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                     2076                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       349500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      60000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  619500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        971500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               389518576400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    12741200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles            4236                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                  9140                       # Total accelerator cycles
system.switch_cpus.idleCycles                      22                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     9209                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles                22644                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     21917800                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                30580300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      12422000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               389518648800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                       72400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                      181                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        36000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      15000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  103500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        476000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Network end
final_tick                               389519057600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      408800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                     1022                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        40000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      15000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  107500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        427500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
final_tick                               390293799600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   774742000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   71958                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                  1936855                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                    129798597                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   46690000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               339903597                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     774695500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
