WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000000 cycles: 250081 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 14 sec)
Warmup complete CPU 0 instructions: 1000000 cycles: 250081 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 14 sec)
Simulation finished CPU 0 instructions: 1000001 cycles: 2091948 cumulative IPC: 0.478 (Simulation time: 00 hr 00 min 43 sec)
Simulation complete CPU 0 instructions: 1000001 cycles: 2091948 cumulative IPC: 0.478 (Simulation time: 00 hr 00 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/milc_409B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.478 instructions: 1000001 cycles: 2091948
CPU 0 Branch Prediction Accuracy: 99.99% MPKI: 0.012 Average ROB Occupancy at Mispredict: 115.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.009
BRANCH_DIRECT_CALL: 0.001
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.002

LLC TOTAL        ACCESS:      47931 HIT:      18220 MISS:      29711
LLC LOAD         ACCESS:      12840 HIT:        238 MISS:      12602
LLC RFO          ACCESS:      17096 HIT:          0 MISS:      17096
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      17976 HIT:      17976 MISS:          0
LLC TRANSLATION  ACCESS:         19 HIT:          6 MISS:         13
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 779 cycles
cpu0_DTLB TOTAL        ACCESS:     263492 HIT:     258303 MISS:       5189
cpu0_DTLB LOAD         ACCESS:     263492 HIT:     258303 MISS:       5189
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 15.18 cycles
cpu0_ITLB TOTAL        ACCESS:          4 HIT:          4 MISS:          0
cpu0_ITLB LOAD         ACCESS:          4 HIT:          4 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:     402692 HIT:     163450 MISS:     239242
cpu0_L1D LOAD         ACCESS:     265473 HIT:     162621 MISS:     102852
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     136762 HIT:        404 MISS:     136358
cpu0_L1D TRANSLATION  ACCESS:        457 HIT:        425 MISS:         32
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 85.77 cycles
cpu0_L1I TOTAL        ACCESS:          4 HIT:          1 MISS:          3
cpu0_L1I LOAD         ACCESS:          4 HIT:          1 MISS:          3
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 277.7 cycles
cpu0_L2C TOTAL        ACCESS:      47173 HIT:      17218 MISS:      29955
cpu0_L2C LOAD         ACCESS:      12840 HIT:          0 MISS:      12840
cpu0_L2C RFO          ACCESS:      17096 HIT:          0 MISS:      17096
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      17206 HIT:      17206 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         31 HIT:         12 MISS:         19
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 793.6 cycles
cpu0_STLB TOTAL        ACCESS:        473 HIT:         19 MISS:        454
cpu0_STLB LOAD         ACCESS:        473 HIT:         19 MISS:        454
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 291.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      21472
  ROW_BUFFER_MISS:       8218
 AVG DBUS CONGESTED CYCLE: 3.933
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1678
  FULL:       6253
