Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Nov 22 22:30:27 2018
| Host         : tao-linux-vmware running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file lab8_2_1_timing_summary_routed.rpt -pb lab8_2_1_timing_summary_routed.pb -rpx lab8_2_1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab8_2_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line24/CD/Clk1000Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 85 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.349        0.000                      0                  177        0.113        0.000                      0                  177        3.000        0.000                       0                    92  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
Clk100MHz               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk100MHz                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        194.349        0.000                      0                  177        0.431        0.000                      0                  177       13.360        0.000                       0                    88  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      194.377        0.000                      0                  177        0.431        0.000                      0                  177       13.360        0.000                       0                    88  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        194.349        0.000                      0                  177        0.113        0.000                      0                  177  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      194.349        0.000                      0                  177        0.113        0.000                      0                  177  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk100MHz
  To Clock:  Clk100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line21/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line21/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line21/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line21/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line21/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line21/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.349ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.653ns (35.189%)  route 3.045ns (64.811%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.428     3.883    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.605   198.585    nolabel_line24/CD/clk_out1
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[4]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.611   198.232    nolabel_line24/CD/n_reg[4]
  -------------------------------------------------------------------
                         required time                        198.232    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                194.349    

Slack (MET) :             194.349ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.653ns (35.189%)  route 3.045ns (64.811%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.428     3.883    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.605   198.585    nolabel_line24/CD/clk_out1
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[5]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.611   198.232    nolabel_line24/CD/n_reg[5]
  -------------------------------------------------------------------
                         required time                        198.232    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                194.349    

Slack (MET) :             194.349ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.653ns (35.189%)  route 3.045ns (64.811%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.428     3.883    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.605   198.585    nolabel_line24/CD/clk_out1
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[6]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.611   198.232    nolabel_line24/CD/n_reg[6]
  -------------------------------------------------------------------
                         required time                        198.232    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                194.349    

Slack (MET) :             194.349ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.653ns (35.189%)  route 3.045ns (64.811%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.428     3.883    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.605   198.585    nolabel_line24/CD/clk_out1
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[7]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.611   198.232    nolabel_line24/CD/n_reg[7]
  -------------------------------------------------------------------
                         required time                        198.232    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                194.349    

Slack (MET) :             194.401ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.653ns (36.451%)  route 2.882ns (63.549%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.265     3.720    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.590   198.569    nolabel_line24/CD/clk_out1
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[28]/C
                         clock pessimism              0.480   199.050    
                         clock uncertainty           -0.318   198.732    
    SLICE_X0Y102         FDRE (Setup_fdre_C_R)       -0.611   198.121    nolabel_line24/CD/n_reg[28]
  -------------------------------------------------------------------
                         required time                        198.121    
                         arrival time                          -3.720    
  -------------------------------------------------------------------
                         slack                                194.401    

Slack (MET) :             194.401ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.653ns (36.451%)  route 2.882ns (63.549%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.265     3.720    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.590   198.569    nolabel_line24/CD/clk_out1
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[29]/C
                         clock pessimism              0.480   199.050    
                         clock uncertainty           -0.318   198.732    
    SLICE_X0Y102         FDRE (Setup_fdre_C_R)       -0.611   198.121    nolabel_line24/CD/n_reg[29]
  -------------------------------------------------------------------
                         required time                        198.121    
                         arrival time                          -3.720    
  -------------------------------------------------------------------
                         slack                                194.401    

Slack (MET) :             194.401ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.653ns (36.451%)  route 2.882ns (63.549%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.265     3.720    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.590   198.569    nolabel_line24/CD/clk_out1
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[30]/C
                         clock pessimism              0.480   199.050    
                         clock uncertainty           -0.318   198.732    
    SLICE_X0Y102         FDRE (Setup_fdre_C_R)       -0.611   198.121    nolabel_line24/CD/n_reg[30]
  -------------------------------------------------------------------
                         required time                        198.121    
                         arrival time                          -3.720    
  -------------------------------------------------------------------
                         slack                                194.401    

Slack (MET) :             194.401ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.653ns (36.451%)  route 2.882ns (63.549%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.265     3.720    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.590   198.569    nolabel_line24/CD/clk_out1
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[31]/C
                         clock pessimism              0.480   199.050    
                         clock uncertainty           -0.318   198.732    
    SLICE_X0Y102         FDRE (Setup_fdre_C_R)       -0.611   198.121    nolabel_line24/CD/n_reg[31]
  -------------------------------------------------------------------
                         required time                        198.121    
                         arrival time                          -3.720    
  -------------------------------------------------------------------
                         slack                                194.401    

Slack (MET) :             194.428ns  (required time - arrival time)
  Source:                 nolabel_line22/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.641ns (36.255%)  route 2.885ns (63.745%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 201.453 - 200.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.722     2.419    nolabel_line22/clock_BUFG
    SLICE_X2Y91          FDRE                                         r  nolabel_line22/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     2.937 r  nolabel_line22/cnt_reg[4]/Q
                         net (fo=3, routed)           1.759     4.696    nolabel_line22/cnt_reg[4]
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.124     4.820 r  nolabel_line22/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.820    nolabel_line22/cnt1_carry_i_6_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.352 r  nolabel_line22/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.352    nolabel_line22/cnt1_carry_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  nolabel_line22/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.466    nolabel_line22/cnt1_carry__0_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  nolabel_line22/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.580    nolabel_line22/cnt1_carry__1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.819 r  nolabel_line22/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.126     6.945    nolabel_line22/clear
    SLICE_X2Y90          FDRE                                         r  nolabel_line22/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.600   201.453    nolabel_line22/clock_BUFG
    SLICE_X2Y90          FDRE                                         r  nolabel_line22/cnt_reg[0]/C
                         clock pessimism              0.939   202.393    
                         clock uncertainty           -0.318   202.075    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.702   201.373    nolabel_line22/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        201.373    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                194.428    

Slack (MET) :             194.428ns  (required time - arrival time)
  Source:                 nolabel_line22/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.641ns (36.255%)  route 2.885ns (63.745%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 201.453 - 200.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.722     2.419    nolabel_line22/clock_BUFG
    SLICE_X2Y91          FDRE                                         r  nolabel_line22/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     2.937 r  nolabel_line22/cnt_reg[4]/Q
                         net (fo=3, routed)           1.759     4.696    nolabel_line22/cnt_reg[4]
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.124     4.820 r  nolabel_line22/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.820    nolabel_line22/cnt1_carry_i_6_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.352 r  nolabel_line22/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.352    nolabel_line22/cnt1_carry_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  nolabel_line22/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.466    nolabel_line22/cnt1_carry__0_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  nolabel_line22/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.580    nolabel_line22/cnt1_carry__1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.819 r  nolabel_line22/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.126     6.945    nolabel_line22/clear
    SLICE_X2Y90          FDRE                                         r  nolabel_line22/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.600   201.453    nolabel_line22/clock_BUFG
    SLICE_X2Y90          FDRE                                         r  nolabel_line22/cnt_reg[1]/C
                         clock pessimism              0.939   202.393    
                         clock uncertainty           -0.318   202.075    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.702   201.373    nolabel_line22/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        201.373    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                194.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.806%)  route 0.239ns (56.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.043ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.825    -0.338    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.251    -0.043    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.098 r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=2, routed)           0.115     0.213    nolabel_line23/th2
    SLICE_X6Y92          LUT4 (Prop_lut4_I3_O)        0.045     0.258 r  nolabel_line23/nolabel_line21_i_1/O
                         net (fo=5, routed)           0.124     0.382    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.149    -0.524    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.056    -0.468 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.260    -0.207    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.174    -0.033    
    SLICE_X6Y93          FDRE (Hold_fdre_C_CE)       -0.016    -0.049    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.806%)  route 0.239ns (56.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.043ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.825    -0.338    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.251    -0.043    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.098 r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=2, routed)           0.115     0.213    nolabel_line23/th2
    SLICE_X6Y92          LUT4 (Prop_lut4_I3_O)        0.045     0.258 r  nolabel_line23/nolabel_line21_i_1/O
                         net (fo=5, routed)           0.124     0.382    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.149    -0.524    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.056    -0.468 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.260    -0.207    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.174    -0.033    
    SLICE_X6Y93          FDRE (Hold_fdre_C_CE)       -0.016    -0.049    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.806%)  route 0.239ns (56.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.043ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.825    -0.338    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.251    -0.043    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.098 r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=2, routed)           0.115     0.213    nolabel_line23/th2
    SLICE_X6Y92          LUT4 (Prop_lut4_I3_O)        0.045     0.258 r  nolabel_line23/nolabel_line21_i_1/O
                         net (fo=5, routed)           0.124     0.382    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.149    -0.524    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.056    -0.468 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.260    -0.207    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.174    -0.033    
    SLICE_X6Y93          FDRE (Hold_fdre_C_CE)       -0.016    -0.049    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.806%)  route 0.239ns (56.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.043ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.825    -0.338    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.251    -0.043    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.098 r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=2, routed)           0.115     0.213    nolabel_line23/th2
    SLICE_X6Y92          LUT4 (Prop_lut4_I3_O)        0.045     0.258 r  nolabel_line23/nolabel_line21_i_1/O
                         net (fo=5, routed)           0.124     0.382    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.149    -0.524    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.056    -0.468 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.260    -0.207    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.174    -0.033    
    SLICE_X6Y93          FDRE (Hold_fdre_C_CE)       -0.016    -0.049    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.231ns (41.938%)  route 0.320ns (58.062%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.043ns
    Clock Pessimism Removal (CPR):    -0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.825    -0.338    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.251    -0.043    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.098 r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=2, routed)           0.174     0.272    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/THRESH0
    SLICE_X4Y92          LUT6 (Prop_lut6_I5_O)        0.045     0.317 r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2/O
                         net (fo=1, routed)           0.146     0.463    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2_n_0
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045     0.508 r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     0.508    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_4
    SLICE_X4Y92          FDRE                                         r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.149    -0.524    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.056    -0.468 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.282    -0.186    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.143    -0.043    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.091     0.048    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.254ns (43.782%)  route 0.326ns (56.218%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.081ns
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    -0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.825    -0.338    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.337     0.044    nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X6Y94          FDRE                                         r  nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164     0.208 r  nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.186     0.394    nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/THRESH0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.439 r  nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2/O
                         net (fo=1, routed)           0.140     0.579    nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2_n_0
    SLICE_X6Y94          LUT2 (Prop_lut2_I0_O)        0.045     0.624 r  nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     0.624    nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_4
    SLICE_X6Y94          FDRE                                         r  nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.149    -0.524    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.056    -0.468 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.386    -0.081    nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X6Y94          FDRE                                         r  nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.125     0.044    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.120     0.164    nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                         -0.164    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 nolabel_line24/CD/n_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.470ns (54.176%)  route 0.398ns (45.824%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.605    -0.559    nolabel_line24/CD/clk_out1
    SLICE_X0Y97          FDRE                                         r  nolabel_line24/CD/n_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  nolabel_line24/CD/n_reg[8]/Q
                         net (fo=3, routed)           0.397    -0.021    nolabel_line24/CD/n_reg[8]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     0.176 r  nolabel_line24/CD/n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.176    nolabel_line24/CD/n_reg[8]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.215 r  nolabel_line24/CD/n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.215    nolabel_line24/CD/n_reg[12]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.254 r  nolabel_line24/CD/n_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.254    nolabel_line24/CD/n_reg[16]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.308 r  nolabel_line24/CD/n_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.308    nolabel_line24/CD/n_reg[20]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  nolabel_line24/CD/n_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.872    -0.801    nolabel_line24/CD/clk_out1
    SLICE_X0Y100         FDRE                                         r  nolabel_line24/CD/n_reg[20]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    nolabel_line24/CD/n_reg[20]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 nolabel_line24/CD/n_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.481ns (54.749%)  route 0.398ns (45.251%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.605    -0.559    nolabel_line24/CD/clk_out1
    SLICE_X0Y97          FDRE                                         r  nolabel_line24/CD/n_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  nolabel_line24/CD/n_reg[8]/Q
                         net (fo=3, routed)           0.397    -0.021    nolabel_line24/CD/n_reg[8]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     0.176 r  nolabel_line24/CD/n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.176    nolabel_line24/CD/n_reg[8]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.215 r  nolabel_line24/CD/n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.215    nolabel_line24/CD/n_reg[12]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.254 r  nolabel_line24/CD/n_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.254    nolabel_line24/CD/n_reg[16]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.319 r  nolabel_line24/CD/n_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.319    nolabel_line24/CD/n_reg[20]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  nolabel_line24/CD/n_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.872    -0.801    nolabel_line24/CD/clk_out1
    SLICE_X0Y100         FDRE                                         r  nolabel_line24/CD/n_reg[22]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    nolabel_line24/CD/n_reg[22]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 nolabel_line22/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.275ns (42.846%)  route 0.367ns (57.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.703ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.797    -0.367    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.322 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.056    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.602     0.571    nolabel_line22/clock_BUFG
    SLICE_X2Y94          FDRE                                         r  nolabel_line22/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     0.735 r  nolabel_line22/cnt_reg[17]/Q
                         net (fo=3, routed)           0.367     1.102    nolabel_line22/cnt_reg[17]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.213 r  nolabel_line22/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.213    nolabel_line22/cnt_reg[16]_i_1_n_6
    SLICE_X2Y94          FDRE                                         r  nolabel_line22/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.118    -0.555    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.499 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.171 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.875     0.703    nolabel_line22/clock_BUFG
    SLICE_X2Y94          FDRE                                         r  nolabel_line22/cnt_reg[17]/C
                         clock pessimism             -0.132     0.571    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.134     0.705    nolabel_line22/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.231ns (38.484%)  route 0.369ns (61.516%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.140ns
    Source Clock Delay      (SCD):    -0.002ns
    Clock Pessimism Removal (CPR):    -0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.825    -0.338    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.291    -0.002    nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y94          FDRE                                         r  nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     0.139 r  nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=3, routed)           0.148     0.287    nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/THRESH0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.332 r  nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2/O
                         net (fo=1, routed)           0.221     0.553    nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2_n_0
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.045     0.598 r  nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     0.598    nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_4
    SLICE_X5Y94          FDRE                                         r  nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.149    -0.524    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.056    -0.468 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.328    -0.140    nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y94          FDRE                                         r  nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.137    -0.002    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.091     0.089    nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.598    
  -------------------------------------------------------------------
                         slack                                  0.509    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line21/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clock_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   nolabel_line21/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y92      nolabel_line22/Clk1Hz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y90      nolabel_line22/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y92      nolabel_line22/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y92      nolabel_line22/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y93      nolabel_line22/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y93      nolabel_line22/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y93      nolabel_line22/cnt_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      nolabel_line22/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      nolabel_line22/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      nolabel_line22/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      nolabel_line22/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y94      nolabel_line22/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y94      nolabel_line22/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y94      nolabel_line22/cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y94      nolabel_line22/cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y95      nolabel_line22/cnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y95      nolabel_line22/cnt_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y92      nolabel_line22/Clk1Hz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y90      nolabel_line22/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y92      nolabel_line22/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y92      nolabel_line22/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      nolabel_line22/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      nolabel_line22/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      nolabel_line22/cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      nolabel_line22/cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y94      nolabel_line22/cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y94      nolabel_line22/cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line21/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   nolabel_line21/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line21/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line21/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line21/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line21/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line21/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line21/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line21/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line21/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line21/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line21/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.377ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.653ns (35.189%)  route 3.045ns (64.811%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.428     3.883    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.605   198.585    nolabel_line24/CD/clk_out1
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[4]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.611   198.260    nolabel_line24/CD/n_reg[4]
  -------------------------------------------------------------------
                         required time                        198.260    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                194.377    

Slack (MET) :             194.377ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.653ns (35.189%)  route 3.045ns (64.811%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.428     3.883    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.605   198.585    nolabel_line24/CD/clk_out1
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[5]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.611   198.260    nolabel_line24/CD/n_reg[5]
  -------------------------------------------------------------------
                         required time                        198.260    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                194.377    

Slack (MET) :             194.377ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.653ns (35.189%)  route 3.045ns (64.811%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.428     3.883    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.605   198.585    nolabel_line24/CD/clk_out1
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[6]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.611   198.260    nolabel_line24/CD/n_reg[6]
  -------------------------------------------------------------------
                         required time                        198.260    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                194.377    

Slack (MET) :             194.377ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.653ns (35.189%)  route 3.045ns (64.811%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.428     3.883    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.605   198.585    nolabel_line24/CD/clk_out1
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[7]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.611   198.260    nolabel_line24/CD/n_reg[7]
  -------------------------------------------------------------------
                         required time                        198.260    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                194.377    

Slack (MET) :             194.429ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.653ns (36.451%)  route 2.882ns (63.549%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.265     3.720    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.590   198.569    nolabel_line24/CD/clk_out1
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[28]/C
                         clock pessimism              0.480   199.050    
                         clock uncertainty           -0.289   198.760    
    SLICE_X0Y102         FDRE (Setup_fdre_C_R)       -0.611   198.149    nolabel_line24/CD/n_reg[28]
  -------------------------------------------------------------------
                         required time                        198.149    
                         arrival time                          -3.720    
  -------------------------------------------------------------------
                         slack                                194.429    

Slack (MET) :             194.429ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.653ns (36.451%)  route 2.882ns (63.549%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.265     3.720    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.590   198.569    nolabel_line24/CD/clk_out1
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[29]/C
                         clock pessimism              0.480   199.050    
                         clock uncertainty           -0.289   198.760    
    SLICE_X0Y102         FDRE (Setup_fdre_C_R)       -0.611   198.149    nolabel_line24/CD/n_reg[29]
  -------------------------------------------------------------------
                         required time                        198.149    
                         arrival time                          -3.720    
  -------------------------------------------------------------------
                         slack                                194.429    

Slack (MET) :             194.429ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.653ns (36.451%)  route 2.882ns (63.549%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.265     3.720    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.590   198.569    nolabel_line24/CD/clk_out1
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[30]/C
                         clock pessimism              0.480   199.050    
                         clock uncertainty           -0.289   198.760    
    SLICE_X0Y102         FDRE (Setup_fdre_C_R)       -0.611   198.149    nolabel_line24/CD/n_reg[30]
  -------------------------------------------------------------------
                         required time                        198.149    
                         arrival time                          -3.720    
  -------------------------------------------------------------------
                         slack                                194.429    

Slack (MET) :             194.429ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.653ns (36.451%)  route 2.882ns (63.549%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.265     3.720    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.590   198.569    nolabel_line24/CD/clk_out1
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[31]/C
                         clock pessimism              0.480   199.050    
                         clock uncertainty           -0.289   198.760    
    SLICE_X0Y102         FDRE (Setup_fdre_C_R)       -0.611   198.149    nolabel_line24/CD/n_reg[31]
  -------------------------------------------------------------------
                         required time                        198.149    
                         arrival time                          -3.720    
  -------------------------------------------------------------------
                         slack                                194.429    

Slack (MET) :             194.456ns  (required time - arrival time)
  Source:                 nolabel_line22/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.641ns (36.255%)  route 2.885ns (63.745%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 201.453 - 200.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.722     2.419    nolabel_line22/clock_BUFG
    SLICE_X2Y91          FDRE                                         r  nolabel_line22/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     2.937 r  nolabel_line22/cnt_reg[4]/Q
                         net (fo=3, routed)           1.759     4.696    nolabel_line22/cnt_reg[4]
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.124     4.820 r  nolabel_line22/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.820    nolabel_line22/cnt1_carry_i_6_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.352 r  nolabel_line22/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.352    nolabel_line22/cnt1_carry_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  nolabel_line22/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.466    nolabel_line22/cnt1_carry__0_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  nolabel_line22/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.580    nolabel_line22/cnt1_carry__1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.819 r  nolabel_line22/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.126     6.945    nolabel_line22/clear
    SLICE_X2Y90          FDRE                                         r  nolabel_line22/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.600   201.453    nolabel_line22/clock_BUFG
    SLICE_X2Y90          FDRE                                         r  nolabel_line22/cnt_reg[0]/C
                         clock pessimism              0.939   202.393    
                         clock uncertainty           -0.289   202.103    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.702   201.401    nolabel_line22/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        201.401    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                194.456    

Slack (MET) :             194.456ns  (required time - arrival time)
  Source:                 nolabel_line22/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.641ns (36.255%)  route 2.885ns (63.745%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 201.453 - 200.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.722     2.419    nolabel_line22/clock_BUFG
    SLICE_X2Y91          FDRE                                         r  nolabel_line22/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     2.937 r  nolabel_line22/cnt_reg[4]/Q
                         net (fo=3, routed)           1.759     4.696    nolabel_line22/cnt_reg[4]
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.124     4.820 r  nolabel_line22/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.820    nolabel_line22/cnt1_carry_i_6_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.352 r  nolabel_line22/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.352    nolabel_line22/cnt1_carry_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  nolabel_line22/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.466    nolabel_line22/cnt1_carry__0_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  nolabel_line22/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.580    nolabel_line22/cnt1_carry__1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.819 r  nolabel_line22/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.126     6.945    nolabel_line22/clear
    SLICE_X2Y90          FDRE                                         r  nolabel_line22/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.600   201.453    nolabel_line22/clock_BUFG
    SLICE_X2Y90          FDRE                                         r  nolabel_line22/cnt_reg[1]/C
                         clock pessimism              0.939   202.393    
                         clock uncertainty           -0.289   202.103    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.702   201.401    nolabel_line22/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        201.401    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                194.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.806%)  route 0.239ns (56.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.043ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.825    -0.338    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.251    -0.043    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.098 r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=2, routed)           0.115     0.213    nolabel_line23/th2
    SLICE_X6Y92          LUT4 (Prop_lut4_I3_O)        0.045     0.258 r  nolabel_line23/nolabel_line21_i_1/O
                         net (fo=5, routed)           0.124     0.382    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.149    -0.524    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.056    -0.468 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.260    -0.207    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.174    -0.033    
    SLICE_X6Y93          FDRE (Hold_fdre_C_CE)       -0.016    -0.049    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.806%)  route 0.239ns (56.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.043ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.825    -0.338    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.251    -0.043    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.098 r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=2, routed)           0.115     0.213    nolabel_line23/th2
    SLICE_X6Y92          LUT4 (Prop_lut4_I3_O)        0.045     0.258 r  nolabel_line23/nolabel_line21_i_1/O
                         net (fo=5, routed)           0.124     0.382    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.149    -0.524    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.056    -0.468 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.260    -0.207    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.174    -0.033    
    SLICE_X6Y93          FDRE (Hold_fdre_C_CE)       -0.016    -0.049    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.806%)  route 0.239ns (56.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.043ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.825    -0.338    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.251    -0.043    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.098 r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=2, routed)           0.115     0.213    nolabel_line23/th2
    SLICE_X6Y92          LUT4 (Prop_lut4_I3_O)        0.045     0.258 r  nolabel_line23/nolabel_line21_i_1/O
                         net (fo=5, routed)           0.124     0.382    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.149    -0.524    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.056    -0.468 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.260    -0.207    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.174    -0.033    
    SLICE_X6Y93          FDRE (Hold_fdre_C_CE)       -0.016    -0.049    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.806%)  route 0.239ns (56.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.043ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.825    -0.338    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.251    -0.043    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.098 r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=2, routed)           0.115     0.213    nolabel_line23/th2
    SLICE_X6Y92          LUT4 (Prop_lut4_I3_O)        0.045     0.258 r  nolabel_line23/nolabel_line21_i_1/O
                         net (fo=5, routed)           0.124     0.382    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.149    -0.524    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.056    -0.468 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.260    -0.207    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.174    -0.033    
    SLICE_X6Y93          FDRE (Hold_fdre_C_CE)       -0.016    -0.049    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.231ns (41.938%)  route 0.320ns (58.062%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.043ns
    Clock Pessimism Removal (CPR):    -0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.825    -0.338    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.251    -0.043    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.098 r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=2, routed)           0.174     0.272    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/THRESH0
    SLICE_X4Y92          LUT6 (Prop_lut6_I5_O)        0.045     0.317 r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2/O
                         net (fo=1, routed)           0.146     0.463    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2_n_0
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045     0.508 r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     0.508    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_4
    SLICE_X4Y92          FDRE                                         r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.149    -0.524    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.056    -0.468 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.282    -0.186    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.143    -0.043    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.091     0.048    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.254ns (43.782%)  route 0.326ns (56.218%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.081ns
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    -0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.825    -0.338    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.337     0.044    nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X6Y94          FDRE                                         r  nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164     0.208 r  nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.186     0.394    nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/THRESH0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.439 r  nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2/O
                         net (fo=1, routed)           0.140     0.579    nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2_n_0
    SLICE_X6Y94          LUT2 (Prop_lut2_I0_O)        0.045     0.624 r  nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     0.624    nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_4
    SLICE_X6Y94          FDRE                                         r  nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.149    -0.524    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.056    -0.468 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.386    -0.081    nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X6Y94          FDRE                                         r  nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.125     0.044    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.120     0.164    nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                         -0.164    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 nolabel_line24/CD/n_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.470ns (54.176%)  route 0.398ns (45.824%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.605    -0.559    nolabel_line24/CD/clk_out1
    SLICE_X0Y97          FDRE                                         r  nolabel_line24/CD/n_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  nolabel_line24/CD/n_reg[8]/Q
                         net (fo=3, routed)           0.397    -0.021    nolabel_line24/CD/n_reg[8]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     0.176 r  nolabel_line24/CD/n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.176    nolabel_line24/CD/n_reg[8]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.215 r  nolabel_line24/CD/n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.215    nolabel_line24/CD/n_reg[12]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.254 r  nolabel_line24/CD/n_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.254    nolabel_line24/CD/n_reg[16]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.308 r  nolabel_line24/CD/n_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.308    nolabel_line24/CD/n_reg[20]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  nolabel_line24/CD/n_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.872    -0.801    nolabel_line24/CD/clk_out1
    SLICE_X0Y100         FDRE                                         r  nolabel_line24/CD/n_reg[20]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    nolabel_line24/CD/n_reg[20]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 nolabel_line24/CD/n_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.481ns (54.749%)  route 0.398ns (45.251%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.605    -0.559    nolabel_line24/CD/clk_out1
    SLICE_X0Y97          FDRE                                         r  nolabel_line24/CD/n_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  nolabel_line24/CD/n_reg[8]/Q
                         net (fo=3, routed)           0.397    -0.021    nolabel_line24/CD/n_reg[8]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     0.176 r  nolabel_line24/CD/n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.176    nolabel_line24/CD/n_reg[8]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.215 r  nolabel_line24/CD/n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.215    nolabel_line24/CD/n_reg[12]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.254 r  nolabel_line24/CD/n_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.254    nolabel_line24/CD/n_reg[16]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.319 r  nolabel_line24/CD/n_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.319    nolabel_line24/CD/n_reg[20]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  nolabel_line24/CD/n_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.872    -0.801    nolabel_line24/CD/clk_out1
    SLICE_X0Y100         FDRE                                         r  nolabel_line24/CD/n_reg[22]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    nolabel_line24/CD/n_reg[22]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 nolabel_line22/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.275ns (42.846%)  route 0.367ns (57.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.703ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.797    -0.367    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.322 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.056    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.602     0.571    nolabel_line22/clock_BUFG
    SLICE_X2Y94          FDRE                                         r  nolabel_line22/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     0.735 r  nolabel_line22/cnt_reg[17]/Q
                         net (fo=3, routed)           0.367     1.102    nolabel_line22/cnt_reg[17]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.213 r  nolabel_line22/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.213    nolabel_line22/cnt_reg[16]_i_1_n_6
    SLICE_X2Y94          FDRE                                         r  nolabel_line22/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.118    -0.555    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.499 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.171 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.875     0.703    nolabel_line22/clock_BUFG
    SLICE_X2Y94          FDRE                                         r  nolabel_line22/cnt_reg[17]/C
                         clock pessimism             -0.132     0.571    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.134     0.705    nolabel_line22/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.231ns (38.484%)  route 0.369ns (61.516%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.140ns
    Source Clock Delay      (SCD):    -0.002ns
    Clock Pessimism Removal (CPR):    -0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.825    -0.338    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.291    -0.002    nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y94          FDRE                                         r  nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     0.139 r  nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=3, routed)           0.148     0.287    nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/THRESH0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.332 r  nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2/O
                         net (fo=1, routed)           0.221     0.553    nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2_n_0
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.045     0.598 r  nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     0.598    nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_4
    SLICE_X5Y94          FDRE                                         r  nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.149    -0.524    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.056    -0.468 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.328    -0.140    nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y94          FDRE                                         r  nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.137    -0.002    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.091     0.089    nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.598    
  -------------------------------------------------------------------
                         slack                                  0.509    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line21/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clock_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   nolabel_line21/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y92      nolabel_line22/Clk1Hz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y90      nolabel_line22/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y92      nolabel_line22/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y92      nolabel_line22/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y93      nolabel_line22/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y93      nolabel_line22/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y93      nolabel_line22/cnt_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      nolabel_line22/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      nolabel_line22/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      nolabel_line22/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      nolabel_line22/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y94      nolabel_line22/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y94      nolabel_line22/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y94      nolabel_line22/cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y94      nolabel_line22/cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y95      nolabel_line22/cnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y95      nolabel_line22/cnt_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y92      nolabel_line22/Clk1Hz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y90      nolabel_line22/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y92      nolabel_line22/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y92      nolabel_line22/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      nolabel_line22/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      nolabel_line22/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      nolabel_line22/cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      nolabel_line22/cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y94      nolabel_line22/cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y94      nolabel_line22/cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line21/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   nolabel_line21/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line21/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line21/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line21/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line21/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.349ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.653ns (35.189%)  route 3.045ns (64.811%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.428     3.883    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.605   198.585    nolabel_line24/CD/clk_out1
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[4]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.611   198.232    nolabel_line24/CD/n_reg[4]
  -------------------------------------------------------------------
                         required time                        198.232    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                194.349    

Slack (MET) :             194.349ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.653ns (35.189%)  route 3.045ns (64.811%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.428     3.883    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.605   198.585    nolabel_line24/CD/clk_out1
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[5]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.611   198.232    nolabel_line24/CD/n_reg[5]
  -------------------------------------------------------------------
                         required time                        198.232    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                194.349    

Slack (MET) :             194.349ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.653ns (35.189%)  route 3.045ns (64.811%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.428     3.883    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.605   198.585    nolabel_line24/CD/clk_out1
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[6]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.611   198.232    nolabel_line24/CD/n_reg[6]
  -------------------------------------------------------------------
                         required time                        198.232    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                194.349    

Slack (MET) :             194.349ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.653ns (35.189%)  route 3.045ns (64.811%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.428     3.883    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.605   198.585    nolabel_line24/CD/clk_out1
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[7]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.611   198.232    nolabel_line24/CD/n_reg[7]
  -------------------------------------------------------------------
                         required time                        198.232    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                194.349    

Slack (MET) :             194.401ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.653ns (36.451%)  route 2.882ns (63.549%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.265     3.720    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.590   198.569    nolabel_line24/CD/clk_out1
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[28]/C
                         clock pessimism              0.480   199.050    
                         clock uncertainty           -0.318   198.732    
    SLICE_X0Y102         FDRE (Setup_fdre_C_R)       -0.611   198.121    nolabel_line24/CD/n_reg[28]
  -------------------------------------------------------------------
                         required time                        198.121    
                         arrival time                          -3.720    
  -------------------------------------------------------------------
                         slack                                194.401    

Slack (MET) :             194.401ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.653ns (36.451%)  route 2.882ns (63.549%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.265     3.720    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.590   198.569    nolabel_line24/CD/clk_out1
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[29]/C
                         clock pessimism              0.480   199.050    
                         clock uncertainty           -0.318   198.732    
    SLICE_X0Y102         FDRE (Setup_fdre_C_R)       -0.611   198.121    nolabel_line24/CD/n_reg[29]
  -------------------------------------------------------------------
                         required time                        198.121    
                         arrival time                          -3.720    
  -------------------------------------------------------------------
                         slack                                194.401    

Slack (MET) :             194.401ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.653ns (36.451%)  route 2.882ns (63.549%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.265     3.720    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.590   198.569    nolabel_line24/CD/clk_out1
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[30]/C
                         clock pessimism              0.480   199.050    
                         clock uncertainty           -0.318   198.732    
    SLICE_X0Y102         FDRE (Setup_fdre_C_R)       -0.611   198.121    nolabel_line24/CD/n_reg[30]
  -------------------------------------------------------------------
                         required time                        198.121    
                         arrival time                          -3.720    
  -------------------------------------------------------------------
                         slack                                194.401    

Slack (MET) :             194.401ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.653ns (36.451%)  route 2.882ns (63.549%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.265     3.720    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.590   198.569    nolabel_line24/CD/clk_out1
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[31]/C
                         clock pessimism              0.480   199.050    
                         clock uncertainty           -0.318   198.732    
    SLICE_X0Y102         FDRE (Setup_fdre_C_R)       -0.611   198.121    nolabel_line24/CD/n_reg[31]
  -------------------------------------------------------------------
                         required time                        198.121    
                         arrival time                          -3.720    
  -------------------------------------------------------------------
                         slack                                194.401    

Slack (MET) :             194.428ns  (required time - arrival time)
  Source:                 nolabel_line22/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.641ns (36.255%)  route 2.885ns (63.745%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 201.453 - 200.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.722     2.419    nolabel_line22/clock_BUFG
    SLICE_X2Y91          FDRE                                         r  nolabel_line22/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     2.937 r  nolabel_line22/cnt_reg[4]/Q
                         net (fo=3, routed)           1.759     4.696    nolabel_line22/cnt_reg[4]
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.124     4.820 r  nolabel_line22/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.820    nolabel_line22/cnt1_carry_i_6_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.352 r  nolabel_line22/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.352    nolabel_line22/cnt1_carry_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  nolabel_line22/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.466    nolabel_line22/cnt1_carry__0_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  nolabel_line22/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.580    nolabel_line22/cnt1_carry__1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.819 r  nolabel_line22/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.126     6.945    nolabel_line22/clear
    SLICE_X2Y90          FDRE                                         r  nolabel_line22/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.600   201.453    nolabel_line22/clock_BUFG
    SLICE_X2Y90          FDRE                                         r  nolabel_line22/cnt_reg[0]/C
                         clock pessimism              0.939   202.393    
                         clock uncertainty           -0.318   202.075    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.702   201.373    nolabel_line22/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        201.373    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                194.428    

Slack (MET) :             194.428ns  (required time - arrival time)
  Source:                 nolabel_line22/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.641ns (36.255%)  route 2.885ns (63.745%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 201.453 - 200.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.722     2.419    nolabel_line22/clock_BUFG
    SLICE_X2Y91          FDRE                                         r  nolabel_line22/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     2.937 r  nolabel_line22/cnt_reg[4]/Q
                         net (fo=3, routed)           1.759     4.696    nolabel_line22/cnt_reg[4]
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.124     4.820 r  nolabel_line22/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.820    nolabel_line22/cnt1_carry_i_6_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.352 r  nolabel_line22/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.352    nolabel_line22/cnt1_carry_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  nolabel_line22/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.466    nolabel_line22/cnt1_carry__0_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  nolabel_line22/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.580    nolabel_line22/cnt1_carry__1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.819 r  nolabel_line22/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.126     6.945    nolabel_line22/clear
    SLICE_X2Y90          FDRE                                         r  nolabel_line22/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.600   201.453    nolabel_line22/clock_BUFG
    SLICE_X2Y90          FDRE                                         r  nolabel_line22/cnt_reg[1]/C
                         clock pessimism              0.939   202.393    
                         clock uncertainty           -0.318   202.075    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.702   201.373    nolabel_line22/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        201.373    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                194.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.806%)  route 0.239ns (56.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.043ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.825    -0.338    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.251    -0.043    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.098 r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=2, routed)           0.115     0.213    nolabel_line23/th2
    SLICE_X6Y92          LUT4 (Prop_lut4_I3_O)        0.045     0.258 r  nolabel_line23/nolabel_line21_i_1/O
                         net (fo=5, routed)           0.124     0.382    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.149    -0.524    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.056    -0.468 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.260    -0.207    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.174    -0.033    
                         clock uncertainty            0.318     0.284    
    SLICE_X6Y93          FDRE (Hold_fdre_C_CE)       -0.016     0.268    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.268    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.806%)  route 0.239ns (56.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.043ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.825    -0.338    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.251    -0.043    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.098 r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=2, routed)           0.115     0.213    nolabel_line23/th2
    SLICE_X6Y92          LUT4 (Prop_lut4_I3_O)        0.045     0.258 r  nolabel_line23/nolabel_line21_i_1/O
                         net (fo=5, routed)           0.124     0.382    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.149    -0.524    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.056    -0.468 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.260    -0.207    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.174    -0.033    
                         clock uncertainty            0.318     0.284    
    SLICE_X6Y93          FDRE (Hold_fdre_C_CE)       -0.016     0.268    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.268    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.806%)  route 0.239ns (56.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.043ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.825    -0.338    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.251    -0.043    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.098 r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=2, routed)           0.115     0.213    nolabel_line23/th2
    SLICE_X6Y92          LUT4 (Prop_lut4_I3_O)        0.045     0.258 r  nolabel_line23/nolabel_line21_i_1/O
                         net (fo=5, routed)           0.124     0.382    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.149    -0.524    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.056    -0.468 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.260    -0.207    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.174    -0.033    
                         clock uncertainty            0.318     0.284    
    SLICE_X6Y93          FDRE (Hold_fdre_C_CE)       -0.016     0.268    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.268    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.806%)  route 0.239ns (56.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.043ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.825    -0.338    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.251    -0.043    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.098 r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=2, routed)           0.115     0.213    nolabel_line23/th2
    SLICE_X6Y92          LUT4 (Prop_lut4_I3_O)        0.045     0.258 r  nolabel_line23/nolabel_line21_i_1/O
                         net (fo=5, routed)           0.124     0.382    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.149    -0.524    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.056    -0.468 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.260    -0.207    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.174    -0.033    
                         clock uncertainty            0.318     0.284    
    SLICE_X6Y93          FDRE (Hold_fdre_C_CE)       -0.016     0.268    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.268    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.231ns (41.938%)  route 0.320ns (58.062%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.043ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.825    -0.338    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.251    -0.043    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.098 r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=2, routed)           0.174     0.272    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/THRESH0
    SLICE_X4Y92          LUT6 (Prop_lut6_I5_O)        0.045     0.317 r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2/O
                         net (fo=1, routed)           0.146     0.463    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2_n_0
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045     0.508 r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     0.508    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_4
    SLICE_X4Y92          FDRE                                         r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.149    -0.524    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.056    -0.468 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.282    -0.186    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.143    -0.043    
                         clock uncertainty            0.318     0.275    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.091     0.366    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.254ns (43.782%)  route 0.326ns (56.218%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.081ns
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.825    -0.338    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.337     0.044    nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X6Y94          FDRE                                         r  nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164     0.208 r  nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.186     0.394    nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/THRESH0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.439 r  nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2/O
                         net (fo=1, routed)           0.140     0.579    nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2_n_0
    SLICE_X6Y94          LUT2 (Prop_lut2_I0_O)        0.045     0.624 r  nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     0.624    nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_4
    SLICE_X6Y94          FDRE                                         r  nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.149    -0.524    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.056    -0.468 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.386    -0.081    nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X6Y94          FDRE                                         r  nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.125     0.044    
                         clock uncertainty            0.318     0.361    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.120     0.481    nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 nolabel_line24/CD/n_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.470ns (54.176%)  route 0.398ns (45.824%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.605    -0.559    nolabel_line24/CD/clk_out1
    SLICE_X0Y97          FDRE                                         r  nolabel_line24/CD/n_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  nolabel_line24/CD/n_reg[8]/Q
                         net (fo=3, routed)           0.397    -0.021    nolabel_line24/CD/n_reg[8]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     0.176 r  nolabel_line24/CD/n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.176    nolabel_line24/CD/n_reg[8]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.215 r  nolabel_line24/CD/n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.215    nolabel_line24/CD/n_reg[12]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.254 r  nolabel_line24/CD/n_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.254    nolabel_line24/CD/n_reg[16]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.308 r  nolabel_line24/CD/n_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.308    nolabel_line24/CD/n_reg[20]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  nolabel_line24/CD/n_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.872    -0.801    nolabel_line24/CD/clk_out1
    SLICE_X0Y100         FDRE                                         r  nolabel_line24/CD/n_reg[20]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     0.130    nolabel_line24/CD/n_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 nolabel_line24/CD/n_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.481ns (54.749%)  route 0.398ns (45.251%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.605    -0.559    nolabel_line24/CD/clk_out1
    SLICE_X0Y97          FDRE                                         r  nolabel_line24/CD/n_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  nolabel_line24/CD/n_reg[8]/Q
                         net (fo=3, routed)           0.397    -0.021    nolabel_line24/CD/n_reg[8]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     0.176 r  nolabel_line24/CD/n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.176    nolabel_line24/CD/n_reg[8]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.215 r  nolabel_line24/CD/n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.215    nolabel_line24/CD/n_reg[12]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.254 r  nolabel_line24/CD/n_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.254    nolabel_line24/CD/n_reg[16]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.319 r  nolabel_line24/CD/n_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.319    nolabel_line24/CD/n_reg[20]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  nolabel_line24/CD/n_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.872    -0.801    nolabel_line24/CD/clk_out1
    SLICE_X0Y100         FDRE                                         r  nolabel_line24/CD/n_reg[22]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     0.130    nolabel_line24/CD/n_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 nolabel_line22/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.275ns (42.846%)  route 0.367ns (57.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.703ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.797    -0.367    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.322 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.056    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.602     0.571    nolabel_line22/clock_BUFG
    SLICE_X2Y94          FDRE                                         r  nolabel_line22/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     0.735 r  nolabel_line22/cnt_reg[17]/Q
                         net (fo=3, routed)           0.367     1.102    nolabel_line22/cnt_reg[17]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.213 r  nolabel_line22/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.213    nolabel_line22/cnt_reg[16]_i_1_n_6
    SLICE_X2Y94          FDRE                                         r  nolabel_line22/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.118    -0.555    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.499 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.171 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.875     0.703    nolabel_line22/clock_BUFG
    SLICE_X2Y94          FDRE                                         r  nolabel_line22/cnt_reg[17]/C
                         clock pessimism             -0.132     0.571    
                         clock uncertainty            0.318     0.889    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.134     1.023    nolabel_line22/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.231ns (38.484%)  route 0.369ns (61.516%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.140ns
    Source Clock Delay      (SCD):    -0.002ns
    Clock Pessimism Removal (CPR):    -0.137ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.825    -0.338    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.291    -0.002    nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y94          FDRE                                         r  nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     0.139 r  nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=3, routed)           0.148     0.287    nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/THRESH0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.332 r  nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2/O
                         net (fo=1, routed)           0.221     0.553    nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2_n_0
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.045     0.598 r  nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     0.598    nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_4
    SLICE_X5Y94          FDRE                                         r  nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.149    -0.524    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.056    -0.468 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.328    -0.140    nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y94          FDRE                                         r  nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.137    -0.002    
                         clock uncertainty            0.318     0.315    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.091     0.406    nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                         -0.406    
                         arrival time                           0.598    
  -------------------------------------------------------------------
                         slack                                  0.192    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.349ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.653ns (35.189%)  route 3.045ns (64.811%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.428     3.883    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.605   198.585    nolabel_line24/CD/clk_out1
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[4]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.611   198.232    nolabel_line24/CD/n_reg[4]
  -------------------------------------------------------------------
                         required time                        198.232    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                194.349    

Slack (MET) :             194.349ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.653ns (35.189%)  route 3.045ns (64.811%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.428     3.883    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.605   198.585    nolabel_line24/CD/clk_out1
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[5]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.611   198.232    nolabel_line24/CD/n_reg[5]
  -------------------------------------------------------------------
                         required time                        198.232    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                194.349    

Slack (MET) :             194.349ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.653ns (35.189%)  route 3.045ns (64.811%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.428     3.883    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.605   198.585    nolabel_line24/CD/clk_out1
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[6]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.611   198.232    nolabel_line24/CD/n_reg[6]
  -------------------------------------------------------------------
                         required time                        198.232    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                194.349    

Slack (MET) :             194.349ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.653ns (35.189%)  route 3.045ns (64.811%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.428     3.883    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.605   198.585    nolabel_line24/CD/clk_out1
    SLICE_X0Y96          FDRE                                         r  nolabel_line24/CD/n_reg[7]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.611   198.232    nolabel_line24/CD/n_reg[7]
  -------------------------------------------------------------------
                         required time                        198.232    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                194.349    

Slack (MET) :             194.401ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.653ns (36.451%)  route 2.882ns (63.549%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.265     3.720    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.590   198.569    nolabel_line24/CD/clk_out1
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[28]/C
                         clock pessimism              0.480   199.050    
                         clock uncertainty           -0.318   198.732    
    SLICE_X0Y102         FDRE (Setup_fdre_C_R)       -0.611   198.121    nolabel_line24/CD/n_reg[28]
  -------------------------------------------------------------------
                         required time                        198.121    
                         arrival time                          -3.720    
  -------------------------------------------------------------------
                         slack                                194.401    

Slack (MET) :             194.401ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.653ns (36.451%)  route 2.882ns (63.549%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.265     3.720    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.590   198.569    nolabel_line24/CD/clk_out1
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[29]/C
                         clock pessimism              0.480   199.050    
                         clock uncertainty           -0.318   198.732    
    SLICE_X0Y102         FDRE (Setup_fdre_C_R)       -0.611   198.121    nolabel_line24/CD/n_reg[29]
  -------------------------------------------------------------------
                         required time                        198.121    
                         arrival time                          -3.720    
  -------------------------------------------------------------------
                         slack                                194.401    

Slack (MET) :             194.401ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.653ns (36.451%)  route 2.882ns (63.549%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.265     3.720    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.590   198.569    nolabel_line24/CD/clk_out1
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[30]/C
                         clock pessimism              0.480   199.050    
                         clock uncertainty           -0.318   198.732    
    SLICE_X0Y102         FDRE (Setup_fdre_C_R)       -0.611   198.121    nolabel_line24/CD/n_reg[30]
  -------------------------------------------------------------------
                         required time                        198.121    
                         arrival time                          -3.720    
  -------------------------------------------------------------------
                         slack                                194.401    

Slack (MET) :             194.401ns  (required time - arrival time)
  Source:                 nolabel_line24/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.653ns (36.451%)  route 2.882ns (63.549%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.725    -0.815    nolabel_line24/CD/clk_out1
    SLICE_X0Y95          FDRE                                         r  nolabel_line24/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line24/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.616     1.258    nolabel_line24/CD/n_reg[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     1.382 r  nolabel_line24/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.382    nolabel_line24/CD/n1_carry_i_7_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.914 r  nolabel_line24/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.914    nolabel_line24/CD/n1_carry_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  nolabel_line24/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    nolabel_line24/CD/n1_carry__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  nolabel_line24/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.142    nolabel_line24/CD/n1_carry__1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.455 r  nolabel_line24/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.265     3.720    nolabel_line24/CD/n1_carry__2_n_4
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.590   198.569    nolabel_line24/CD/clk_out1
    SLICE_X0Y102         FDRE                                         r  nolabel_line24/CD/n_reg[31]/C
                         clock pessimism              0.480   199.050    
                         clock uncertainty           -0.318   198.732    
    SLICE_X0Y102         FDRE (Setup_fdre_C_R)       -0.611   198.121    nolabel_line24/CD/n_reg[31]
  -------------------------------------------------------------------
                         required time                        198.121    
                         arrival time                          -3.720    
  -------------------------------------------------------------------
                         slack                                194.401    

Slack (MET) :             194.428ns  (required time - arrival time)
  Source:                 nolabel_line22/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.641ns (36.255%)  route 2.885ns (63.745%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 201.453 - 200.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.722     2.419    nolabel_line22/clock_BUFG
    SLICE_X2Y91          FDRE                                         r  nolabel_line22/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     2.937 r  nolabel_line22/cnt_reg[4]/Q
                         net (fo=3, routed)           1.759     4.696    nolabel_line22/cnt_reg[4]
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.124     4.820 r  nolabel_line22/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.820    nolabel_line22/cnt1_carry_i_6_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.352 r  nolabel_line22/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.352    nolabel_line22/cnt1_carry_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  nolabel_line22/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.466    nolabel_line22/cnt1_carry__0_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  nolabel_line22/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.580    nolabel_line22/cnt1_carry__1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.819 r  nolabel_line22/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.126     6.945    nolabel_line22/clear
    SLICE_X2Y90          FDRE                                         r  nolabel_line22/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.600   201.453    nolabel_line22/clock_BUFG
    SLICE_X2Y90          FDRE                                         r  nolabel_line22/cnt_reg[0]/C
                         clock pessimism              0.939   202.393    
                         clock uncertainty           -0.318   202.075    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.702   201.373    nolabel_line22/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        201.373    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                194.428    

Slack (MET) :             194.428ns  (required time - arrival time)
  Source:                 nolabel_line22/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.641ns (36.255%)  route 2.885ns (63.745%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 201.453 - 200.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.722     2.419    nolabel_line22/clock_BUFG
    SLICE_X2Y91          FDRE                                         r  nolabel_line22/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     2.937 r  nolabel_line22/cnt_reg[4]/Q
                         net (fo=3, routed)           1.759     4.696    nolabel_line22/cnt_reg[4]
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.124     4.820 r  nolabel_line22/cnt1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.820    nolabel_line22/cnt1_carry_i_6_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.352 r  nolabel_line22/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.352    nolabel_line22/cnt1_carry_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  nolabel_line22/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.466    nolabel_line22/cnt1_carry__0_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  nolabel_line22/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.580    nolabel_line22/cnt1_carry__1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.819 r  nolabel_line22/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.126     6.945    nolabel_line22/clear
    SLICE_X2Y90          FDRE                                         r  nolabel_line22/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.600   201.453    nolabel_line22/clock_BUFG
    SLICE_X2Y90          FDRE                                         r  nolabel_line22/cnt_reg[1]/C
                         clock pessimism              0.939   202.393    
                         clock uncertainty           -0.318   202.075    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.702   201.373    nolabel_line22/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        201.373    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                194.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.806%)  route 0.239ns (56.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.043ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.825    -0.338    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.251    -0.043    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.098 r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=2, routed)           0.115     0.213    nolabel_line23/th2
    SLICE_X6Y92          LUT4 (Prop_lut4_I3_O)        0.045     0.258 r  nolabel_line23/nolabel_line21_i_1/O
                         net (fo=5, routed)           0.124     0.382    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.149    -0.524    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.056    -0.468 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.260    -0.207    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.174    -0.033    
                         clock uncertainty            0.318     0.284    
    SLICE_X6Y93          FDRE (Hold_fdre_C_CE)       -0.016     0.268    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.268    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.806%)  route 0.239ns (56.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.043ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.825    -0.338    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.251    -0.043    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.098 r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=2, routed)           0.115     0.213    nolabel_line23/th2
    SLICE_X6Y92          LUT4 (Prop_lut4_I3_O)        0.045     0.258 r  nolabel_line23/nolabel_line21_i_1/O
                         net (fo=5, routed)           0.124     0.382    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.149    -0.524    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.056    -0.468 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.260    -0.207    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.174    -0.033    
                         clock uncertainty            0.318     0.284    
    SLICE_X6Y93          FDRE (Hold_fdre_C_CE)       -0.016     0.268    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.268    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.806%)  route 0.239ns (56.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.043ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.825    -0.338    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.251    -0.043    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.098 r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=2, routed)           0.115     0.213    nolabel_line23/th2
    SLICE_X6Y92          LUT4 (Prop_lut4_I3_O)        0.045     0.258 r  nolabel_line23/nolabel_line21_i_1/O
                         net (fo=5, routed)           0.124     0.382    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.149    -0.524    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.056    -0.468 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.260    -0.207    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.174    -0.033    
                         clock uncertainty            0.318     0.284    
    SLICE_X6Y93          FDRE (Hold_fdre_C_CE)       -0.016     0.268    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.268    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.806%)  route 0.239ns (56.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.043ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.825    -0.338    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.251    -0.043    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.098 r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=2, routed)           0.115     0.213    nolabel_line23/th2
    SLICE_X6Y92          LUT4 (Prop_lut4_I3_O)        0.045     0.258 r  nolabel_line23/nolabel_line21_i_1/O
                         net (fo=5, routed)           0.124     0.382    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.149    -0.524    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.056    -0.468 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.260    -0.207    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y93          FDRE                                         r  nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.174    -0.033    
                         clock uncertainty            0.318     0.284    
    SLICE_X6Y93          FDRE (Hold_fdre_C_CE)       -0.016     0.268    nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.268    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.231ns (41.938%)  route 0.320ns (58.062%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.043ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.825    -0.338    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.251    -0.043    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.098 r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=2, routed)           0.174     0.272    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/THRESH0
    SLICE_X4Y92          LUT6 (Prop_lut6_I5_O)        0.045     0.317 r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2/O
                         net (fo=1, routed)           0.146     0.463    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2_n_0
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045     0.508 r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     0.508    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_4
    SLICE_X4Y92          FDRE                                         r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.149    -0.524    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.056    -0.468 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.282    -0.186    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.143    -0.043    
                         clock uncertainty            0.318     0.275    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.091     0.366    nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.254ns (43.782%)  route 0.326ns (56.218%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.081ns
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.825    -0.338    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.337     0.044    nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X6Y94          FDRE                                         r  nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164     0.208 r  nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.186     0.394    nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/THRESH0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.439 r  nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2/O
                         net (fo=1, routed)           0.140     0.579    nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2_n_0
    SLICE_X6Y94          LUT2 (Prop_lut2_I0_O)        0.045     0.624 r  nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     0.624    nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_4
    SLICE_X6Y94          FDRE                                         r  nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.149    -0.524    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.056    -0.468 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.386    -0.081    nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X6Y94          FDRE                                         r  nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.125     0.044    
                         clock uncertainty            0.318     0.361    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.120     0.481    nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 nolabel_line24/CD/n_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.470ns (54.176%)  route 0.398ns (45.824%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.605    -0.559    nolabel_line24/CD/clk_out1
    SLICE_X0Y97          FDRE                                         r  nolabel_line24/CD/n_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  nolabel_line24/CD/n_reg[8]/Q
                         net (fo=3, routed)           0.397    -0.021    nolabel_line24/CD/n_reg[8]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     0.176 r  nolabel_line24/CD/n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.176    nolabel_line24/CD/n_reg[8]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.215 r  nolabel_line24/CD/n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.215    nolabel_line24/CD/n_reg[12]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.254 r  nolabel_line24/CD/n_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.254    nolabel_line24/CD/n_reg[16]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.308 r  nolabel_line24/CD/n_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.308    nolabel_line24/CD/n_reg[20]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  nolabel_line24/CD/n_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.872    -0.801    nolabel_line24/CD/clk_out1
    SLICE_X0Y100         FDRE                                         r  nolabel_line24/CD/n_reg[20]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     0.130    nolabel_line24/CD/n_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 nolabel_line24/CD/n_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line24/CD/n_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.481ns (54.749%)  route 0.398ns (45.251%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.605    -0.559    nolabel_line24/CD/clk_out1
    SLICE_X0Y97          FDRE                                         r  nolabel_line24/CD/n_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  nolabel_line24/CD/n_reg[8]/Q
                         net (fo=3, routed)           0.397    -0.021    nolabel_line24/CD/n_reg[8]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     0.176 r  nolabel_line24/CD/n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.176    nolabel_line24/CD/n_reg[8]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.215 r  nolabel_line24/CD/n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.215    nolabel_line24/CD/n_reg[12]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.254 r  nolabel_line24/CD/n_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.254    nolabel_line24/CD/n_reg[16]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.319 r  nolabel_line24/CD/n_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.319    nolabel_line24/CD/n_reg[20]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  nolabel_line24/CD/n_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.872    -0.801    nolabel_line24/CD/clk_out1
    SLICE_X0Y100         FDRE                                         r  nolabel_line24/CD/n_reg[22]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     0.130    nolabel_line24/CD/n_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 nolabel_line22/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.275ns (42.846%)  route 0.367ns (57.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.703ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.797    -0.367    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.322 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.056    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.602     0.571    nolabel_line22/clock_BUFG
    SLICE_X2Y94          FDRE                                         r  nolabel_line22/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     0.735 r  nolabel_line22/cnt_reg[17]/Q
                         net (fo=3, routed)           0.367     1.102    nolabel_line22/cnt_reg[17]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.213 r  nolabel_line22/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.213    nolabel_line22/cnt_reg[16]_i_1_n_6
    SLICE_X2Y94          FDRE                                         r  nolabel_line22/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.118    -0.555    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.499 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.171 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.875     0.703    nolabel_line22/clock_BUFG
    SLICE_X2Y94          FDRE                                         r  nolabel_line22/cnt_reg[17]/C
                         clock pessimism             -0.132     0.571    
                         clock uncertainty            0.318     0.889    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.134     1.023    nolabel_line22/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.231ns (38.484%)  route 0.369ns (61.516%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.140ns
    Source Clock Delay      (SCD):    -0.002ns
    Clock Pessimism Removal (CPR):    -0.137ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          0.825    -0.338    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.293 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.291    -0.002    nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y94          FDRE                                         r  nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     0.139 r  nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=3, routed)           0.148     0.287    nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/THRESH0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.332 r  nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2/O
                         net (fo=1, routed)           0.221     0.553    nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2_n_0
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.045     0.598 r  nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     0.598    nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_4
    SLICE_X5Y94          FDRE                                         r  nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line21/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line21/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line21/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line21/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line21/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line21/inst/clkout1_buf/O
                         net (fo=35, routed)          1.149    -0.524    nolabel_line22/clk_out1
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.056    -0.468 r  nolabel_line22/nolabel_line18_i_1/O
                         net (fo=19, routed)          0.328    -0.140    nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y94          FDRE                                         r  nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.137    -0.002    
                         clock uncertainty            0.318     0.315    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.091     0.406    nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                         -0.406    
                         arrival time                           0.598    
  -------------------------------------------------------------------
                         slack                                  0.192    





