Changes:

1. data_out and sreg changed to [7:1]
2. make changes to logic to XOR the 3rd and 7th bit
3. modify tb to display two digits

Loop:
1
2
4
9
12
24
49
13
26
4d
1a
34
69
53
27
...