#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Jul 28 04:01:06 2024
# Process ID: 22057
# Current directory: /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/event_queue_kernel/xsim_script.tcl}
# Log file: /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/xsim.log
# Journal file: /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/xsim.jou
# Running On: i1z, OS: Linux, CPU Frequency: 3000.000 MHz, CPU Physical cores: 32, Host memory: 541002 MB
#-----------------------------------------------------------
source xsim.dir/event_queue_kernel/xsim_script.tcl
# xsim {event_queue_kernel} -autoloadwcfg -tclbatch {event_queue_kernel.tcl}
Time resolution is 1 ps
source event_queue_kernel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 128 [n/a] @ "113000"
// RTL Simulation : 1 / 128 [n/a] @ "168000"
// RTL Simulation : 2 / 128 [n/a] @ "213000"
// RTL Simulation : 3 / 128 [n/a] @ "258000"
// RTL Simulation : 4 / 128 [n/a] @ "303000"
// RTL Simulation : 5 / 128 [n/a] @ "348000"
// RTL Simulation : 6 / 128 [n/a] @ "393000"
// RTL Simulation : 7 / 128 [n/a] @ "448000"
// RTL Simulation : 8 / 128 [n/a] @ "503000"
// RTL Simulation : 9 / 128 [n/a] @ "568000"
// RTL Simulation : 10 / 128 [n/a] @ "648000"
// RTL Simulation : 11 / 128 [n/a] @ "703000"
// RTL Simulation : 12 / 128 [n/a] @ "768000"
// RTL Simulation : 13 / 128 [n/a] @ "813000"
// RTL Simulation : 14 / 128 [n/a] @ "858000"
// RTL Simulation : 15 / 128 [n/a] @ "903000"
// RTL Simulation : 16 / 128 [n/a] @ "948000"
// RTL Simulation : 17 / 128 [n/a] @ "1023000"
// RTL Simulation : 18 / 128 [n/a] @ "1113000"
// RTL Simulation : 19 / 128 [n/a] @ "1158000"
// RTL Simulation : 20 / 128 [n/a] @ "1223000"
// RTL Simulation : 21 / 128 [n/a] @ "1278000"
// RTL Simulation : 22 / 128 [n/a] @ "1343000"
// RTL Simulation : 23 / 128 [n/a] @ "1388000"
// RTL Simulation : 24 / 128 [n/a] @ "1453000"
// RTL Simulation : 25 / 128 [n/a] @ "1498000"
// RTL Simulation : 26 / 128 [n/a] @ "1573000"
// RTL Simulation : 27 / 128 [n/a] @ "1648000"
// RTL Simulation : 28 / 128 [n/a] @ "1723000"
// RTL Simulation : 29 / 128 [n/a] @ "1788000"
// RTL Simulation : 30 / 128 [n/a] @ "1843000"
// RTL Simulation : 31 / 128 [n/a] @ "1918000"
// RTL Simulation : 32 / 128 [n/a] @ "1993000"
// RTL Simulation : 33 / 128 [n/a] @ "2048000"
// RTL Simulation : 34 / 128 [n/a] @ "2103000"
// RTL Simulation : 35 / 128 [n/a] @ "2148000"
// RTL Simulation : 36 / 128 [n/a] @ "2193000"
// RTL Simulation : 37 / 128 [n/a] @ "2238000"
// RTL Simulation : 38 / 128 [n/a] @ "2283000"
// RTL Simulation : 39 / 128 [n/a] @ "2328000"
// RTL Simulation : 40 / 128 [n/a] @ "2383000"
// RTL Simulation : 41 / 128 [n/a] @ "2428000"
// RTL Simulation : 42 / 128 [n/a] @ "2473000"
// RTL Simulation : 43 / 128 [n/a] @ "2518000"
// RTL Simulation : 44 / 128 [n/a] @ "2563000"
// RTL Simulation : 45 / 128 [n/a] @ "2618000"
// RTL Simulation : 46 / 128 [n/a] @ "2663000"
// RTL Simulation : 47 / 128 [n/a] @ "2708000"
// RTL Simulation : 48 / 128 [n/a] @ "2773000"
// RTL Simulation : 49 / 128 [n/a] @ "2818000"
// RTL Simulation : 50 / 128 [n/a] @ "2883000"
// RTL Simulation : 51 / 128 [n/a] @ "2928000"
// RTL Simulation : 52 / 128 [n/a] @ "2983000"
// RTL Simulation : 53 / 128 [n/a] @ "3068000"
// RTL Simulation : 54 / 128 [n/a] @ "3123000"
// RTL Simulation : 55 / 128 [n/a] @ "3188000"
// RTL Simulation : 56 / 128 [n/a] @ "3243000"
// RTL Simulation : 57 / 128 [n/a] @ "3288000"
// RTL Simulation : 58 / 128 [n/a] @ "3333000"
// RTL Simulation : 59 / 128 [n/a] @ "3408000"
// RTL Simulation : 60 / 128 [n/a] @ "3483000"
// RTL Simulation : 61 / 128 [n/a] @ "3528000"
// RTL Simulation : 62 / 128 [n/a] @ "3573000"
// RTL Simulation : 63 / 128 [n/a] @ "3618000"
// RTL Simulation : 64 / 128 [n/a] @ "3673000"
// RTL Simulation : 65 / 128 [n/a] @ "3803000"
// RTL Simulation : 66 / 128 [n/a] @ "3913000"
// RTL Simulation : 67 / 128 [n/a] @ "4043000"
// RTL Simulation : 68 / 128 [n/a] @ "4153000"
// RTL Simulation : 69 / 128 [n/a] @ "4283000"
// RTL Simulation : 70 / 128 [n/a] @ "4393000"
// RTL Simulation : 71 / 128 [n/a] @ "4523000"
// RTL Simulation : 72 / 128 [n/a] @ "4633000"
// RTL Simulation : 73 / 128 [n/a] @ "4748000"
// RTL Simulation : 74 / 128 [n/a] @ "4878000"
// RTL Simulation : 75 / 128 [n/a] @ "4993000"
// RTL Simulation : 76 / 128 [n/a] @ "5108000"
// RTL Simulation : 77 / 128 [n/a] @ "5238000"
// RTL Simulation : 78 / 128 [n/a] @ "5368000"
// RTL Simulation : 79 / 128 [n/a] @ "5483000"
// RTL Simulation : 80 / 128 [n/a] @ "5593000"
// RTL Simulation : 81 / 128 [n/a] @ "5723000"
// RTL Simulation : 82 / 128 [n/a] @ "5853000"
// RTL Simulation : 83 / 128 [n/a] @ "5983000"
// RTL Simulation : 84 / 128 [n/a] @ "6113000"
// RTL Simulation : 85 / 128 [n/a] @ "6228000"
// RTL Simulation : 86 / 128 [n/a] @ "6343000"
// RTL Simulation : 87 / 128 [n/a] @ "6458000"
// RTL Simulation : 88 / 128 [n/a] @ "6573000"
// RTL Simulation : 89 / 128 [n/a] @ "6688000"
// RTL Simulation : 90 / 128 [n/a] @ "6803000"
// RTL Simulation : 91 / 128 [n/a] @ "6898000"
// RTL Simulation : 92 / 128 [n/a] @ "6993000"
// RTL Simulation : 93 / 128 [n/a] @ "7108000"
// RTL Simulation : 94 / 128 [n/a] @ "7223000"
// RTL Simulation : 95 / 128 [n/a] @ "7338000"
// RTL Simulation : 96 / 128 [n/a] @ "7433000"
// RTL Simulation : 97 / 128 [n/a] @ "7548000"
// RTL Simulation : 98 / 128 [n/a] @ "7663000"
// RTL Simulation : 99 / 128 [n/a] @ "7778000"
// RTL Simulation : 100 / 128 [n/a] @ "7893000"
// RTL Simulation : 101 / 128 [n/a] @ "8008000"
// RTL Simulation : 102 / 128 [n/a] @ "8103000"
// RTL Simulation : 103 / 128 [n/a] @ "8218000"
// RTL Simulation : 104 / 128 [n/a] @ "8333000"
// RTL Simulation : 105 / 128 [n/a] @ "8448000"
// RTL Simulation : 106 / 128 [n/a] @ "8563000"
// RTL Simulation : 107 / 128 [n/a] @ "8678000"
// RTL Simulation : 108 / 128 [n/a] @ "8778000"
// RTL Simulation : 109 / 128 [n/a] @ "8878000"
// RTL Simulation : 110 / 128 [n/a] @ "8978000"
// RTL Simulation : 111 / 128 [n/a] @ "9093000"
// RTL Simulation : 112 / 128 [n/a] @ "9193000"
// RTL Simulation : 113 / 128 [n/a] @ "9293000"
// RTL Simulation : 114 / 128 [n/a] @ "9393000"
// RTL Simulation : 115 / 128 [n/a] @ "9493000"
// RTL Simulation : 116 / 128 [n/a] @ "9593000"
// RTL Simulation : 117 / 128 [n/a] @ "9693000"
// RTL Simulation : 118 / 128 [n/a] @ "9793000"
// RTL Simulation : 119 / 128 [n/a] @ "9893000"
// RTL Simulation : 120 / 128 [n/a] @ "9978000"
// RTL Simulation : 121 / 128 [n/a] @ "10063000"
// RTL Simulation : 122 / 128 [n/a] @ "10148000"
// RTL Simulation : 123 / 128 [n/a] @ "10233000"
// RTL Simulation : 124 / 128 [n/a] @ "10303000"
// RTL Simulation : 125 / 128 [n/a] @ "10373000"
// RTL Simulation : 126 / 128 [n/a] @ "10443000"
// RTL Simulation : 127 / 128 [n/a] @ "10498000"
// RTL Simulation : 128 / 128 [n/a] @ "10513000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 10542500 ps : File "/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/event_queue_kernel.autotb.v" Line 350
## quit
INFO: [Common 17-206] Exiting xsim at Sun Jul 28 04:01:10 2024...
