Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 05:18:30 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/splin_pf/NonUniformILP/splin_pf_NonUniformILP_11_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 Delay1No24_instance/Y_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SumTree0_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.937ns (28.893%)  route 2.306ns (71.107%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.941ns = ( 6.941 - 4.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.552ns (routing 1.167ns, distribution 1.385ns)
  Clock Net Delay (Destination): 2.294ns (routing 1.060ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=8007, routed)        2.552     3.489    Delay1No24_instance/clk_IBUF_BUFG
    SLICE_X127Y271       FDCE                                         r  Delay1No24_instance/Y_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y271       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.568 r  Delay1No24_instance/Y_reg[16]/Q
                         net (fo=4, routed)           0.461     4.029    Delay1No23_instance/Y_reg[33]_0[16]
    SLICE_X125Y262       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     4.153 r  Delay1No23_instance/geqOp_carry__0_i_16__3/O
                         net (fo=1, routed)           0.009     4.162    SumTree0_4_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[0]
    SLICE_X125Y262       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.352 r  SumTree0_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.378    SumTree0_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X125Y263       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.430 r  SumTree0_4_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.309     4.739    Delay1No24_instance/CO[0]
    SLICE_X122Y265       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     4.805 f  Delay1No24_instance/shiftedFracY_d1[12]_i_4__3/O
                         net (fo=3, routed)           0.149     4.954    Delay1No23_instance/Y_reg[23]_0[0]
    SLICE_X123Y265       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     5.104 f  Delay1No23_instance/shiftedFracY_d1[32]_i_9__3/O
                         net (fo=3, routed)           0.094     5.198    Delay1No23_instance/shiftedFracY_d1[32]_i_9__3_n_0
    SLICE_X122Y265       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037     5.235 r  Delay1No23_instance/shiftedFracY_d1[49]_i_7__3/O
                         net (fo=32, routed)          0.571     5.806    Delay1No24_instance/Y_reg[23]_0
    SLICE_X127Y258       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     5.857 r  Delay1No24_instance/shiftedFracY_d1[8]_i_2__3/O
                         net (fo=4, routed)           0.362     6.219    Delay1No24_instance/SumTree0_4_impl_instance/level2[9]
    SLICE_X126Y264       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.100     6.319 r  Delay1No24_instance/shiftedFracY_d1[32]_i_4__3/O
                         net (fo=2, routed)           0.253     6.572    Delay1No23_instance/Y_reg[26]_0[9]
    SLICE_X128Y264       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     6.660 r  Delay1No23_instance/shiftedFracY_d1[16]_i_1__3/O
                         net (fo=1, routed)           0.072     6.732    SumTree0_4_impl_instance/FPAddSubOp_instance/D[5]
    SLICE_X128Y264       FDRE                                         r  SumTree0_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=8007, routed)        2.294     6.941    SumTree0_4_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X128Y264       FDRE                                         r  SumTree0_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/C
                         clock pessimism              0.477     7.417    
                         clock uncertainty           -0.035     7.382    
    SLICE_X128Y264       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.407    SumTree0_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]
  -------------------------------------------------------------------
                         required time                          7.407    
                         arrival time                          -6.732    
  -------------------------------------------------------------------
                         slack                                  0.674    




