

================================================================
== Vitis HLS Report for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12'
================================================================
* Date:           Fri Sep 19 13:38:22 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.072 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.13>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 6 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_6_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_6_val" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 7 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_5_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_5_val" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 8 'read' 'x_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_4_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_4_val" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 9 'read' 'x_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 10 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_2_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_2_val" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 11 'read' 'x_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.13ns)   --->   "%icmp_ln4 = icmp_slt  i18 %x_4_val_read, i18 4006" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 12 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (2.13ns)   --->   "%icmp_ln4_144 = icmp_slt  i18 %x_9_val_read, i18 261948" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 13 'icmp' 'icmp_ln4_144' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (2.13ns)   --->   "%icmp_ln4_145 = icmp_slt  i18 %x_2_val_read, i18 73236" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 14 'icmp' 'icmp_ln4_145' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (2.13ns)   --->   "%icmp_ln4_146 = icmp_slt  i18 %x_3_val_read, i18 52621" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 15 'icmp' 'icmp_ln4_146' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.13ns)   --->   "%icmp_ln4_147 = icmp_slt  i18 %x_9_val_read, i18 870" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 16 'icmp' 'icmp_ln4_147' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.13ns)   --->   "%icmp_ln4_148 = icmp_slt  i18 %x_6_val_read, i18 38016" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 17 'icmp' 'icmp_ln4_148' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.13ns)   --->   "%icmp_ln4_149 = icmp_slt  i18 %x_3_val_read, i18 88783" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 18 'icmp' 'icmp_ln4_149' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.13ns)   --->   "%icmp_ln4_150 = icmp_slt  i18 %x_6_val_read, i18 15488" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 19 'icmp' 'icmp_ln4_150' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%icmp_ln4_151 = icmp_slt  i18 %x_4_val_read, i18 395" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 20 'icmp' 'icmp_ln4_151' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln4_152 = icmp_slt  i18 %x_5_val_read, i18 4677" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 21 'icmp' 'icmp_ln4_152' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln4_153 = icmp_slt  i18 %x_3_val_read, i18 81020" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 22 'icmp' 'icmp_ln4_153' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln4_154 = icmp_slt  i18 %x_6_val_read, i18 30336" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 23 'icmp' 'icmp_ln4_154' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln4_155 = icmp_slt  i18 %x_6_val_read, i18 49920" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 24 'icmp' 'icmp_ln4_155' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln4_156 = icmp_slt  i18 %x_9_val_read, i18 262084" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 25 'icmp' 'icmp_ln4_156' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 26 [1/1] (0.97ns)   --->   "%xor_ln107 = xor i1 %icmp_ln4, i1 1" [firmware/BDT.h:107]   --->   Operation 26 'xor' 'xor_ln107' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.97ns)   --->   "%and_ln105 = and i1 %icmp_ln4_144, i1 %icmp_ln4" [firmware/BDT.h:105]   --->   Operation 27 'and' 'and_ln105' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln107)   --->   "%xor_ln107_65 = xor i1 %icmp_ln4_144, i1 1" [firmware/BDT.h:107]   --->   Operation 28 'xor' 'xor_ln107_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln107 = and i1 %icmp_ln4, i1 %xor_ln107_65" [firmware/BDT.h:107]   --->   Operation 29 'and' 'and_ln107' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.97ns)   --->   "%and_ln105_130 = and i1 %icmp_ln4_145, i1 %xor_ln107" [firmware/BDT.h:105]   --->   Operation 30 'and' 'and_ln105_130' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.97ns)   --->   "%xor_ln107_66 = xor i1 %icmp_ln4_145, i1 1" [firmware/BDT.h:107]   --->   Operation 31 'xor' 'xor_ln107_66' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.97ns)   --->   "%and_ln105_131 = and i1 %icmp_ln4_146, i1 %and_ln105" [firmware/BDT.h:105]   --->   Operation 32 'and' 'and_ln105_131' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_17)   --->   "%xor_ln107_69 = xor i1 %icmp_ln4_148, i1 1" [firmware/BDT.h:107]   --->   Operation 33 'xor' 'xor_ln107_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln107_17 = and i1 %and_ln105_130, i1 %xor_ln107_69" [firmware/BDT.h:107]   --->   Operation 34 'and' 'and_ln107_17' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.96>
ST_3 : Operation 35 [1/1] (0.97ns)   --->   "%and_ln107_16 = and i1 %xor_ln107_66, i1 %xor_ln107" [firmware/BDT.h:107]   --->   Operation 35 'and' 'and_ln107_16' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_137)   --->   "%xor_ln107_67 = xor i1 %icmp_ln4_146, i1 1" [firmware/BDT.h:107]   --->   Operation 36 'xor' 'xor_ln107_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.97ns)   --->   "%and_ln105_132 = and i1 %icmp_ln4_147, i1 %and_ln107" [firmware/BDT.h:105]   --->   Operation 37 'and' 'and_ln105_132' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln120)   --->   "%and_ln105_134 = and i1 %icmp_ln4_150, i1 %and_ln105_131" [firmware/BDT.h:105]   --->   Operation 38 'and' 'and_ln105_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_137)   --->   "%and_ln105_135 = and i1 %icmp_ln4_151, i1 %xor_ln107_67" [firmware/BDT.h:105]   --->   Operation 39 'and' 'and_ln105_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_137)   --->   "%and_ln105_136 = and i1 %and_ln105_135, i1 %and_ln105" [firmware/BDT.h:105]   --->   Operation 40 'and' 'and_ln105_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_140)   --->   "%and_ln105_137 = and i1 %icmp_ln4_152, i1 %and_ln105_132" [firmware/BDT.h:105]   --->   Operation 41 'and' 'and_ln105_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln120)   --->   "%or_ln120 = or i1 %and_ln107_17, i1 %and_ln105_134" [firmware/BDT.h:120]   --->   Operation 42 'or' 'or_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.97ns)   --->   "%or_ln120_116 = or i1 %and_ln107_17, i1 %and_ln105_131" [firmware/BDT.h:120]   --->   Operation 43 'or' 'or_ln120_116' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_137)   --->   "%or_ln120_117 = or i1 %or_ln120_116, i1 %and_ln105_136" [firmware/BDT.h:120]   --->   Operation 44 'or' 'or_ln120_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.97ns)   --->   "%or_ln120_118 = or i1 %and_ln107_17, i1 %and_ln105" [firmware/BDT.h:120]   --->   Operation 45 'or' 'or_ln120_118' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_140)   --->   "%or_ln120_119 = or i1 %or_ln120_118, i1 %and_ln105_137" [firmware/BDT.h:120]   --->   Operation 46 'or' 'or_ln120_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.97ns)   --->   "%or_ln120_120 = or i1 %or_ln120_118, i1 %and_ln105_132" [firmware/BDT.h:120]   --->   Operation 47 'or' 'or_ln120_120' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.97ns)   --->   "%or_ln120_122 = or i1 %and_ln107_17, i1 %icmp_ln4" [firmware/BDT.h:120]   --->   Operation 48 'or' 'or_ln120_122' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln120)   --->   "%or_ln120_128 = or i1 %icmp_ln4, i1 %xor_ln107_66" [firmware/BDT.h:120]   --->   Operation 49 'or' 'or_ln120_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln120)   --->   "%or_ln120_129 = or i1 %icmp_ln4_148, i1 %or_ln120_128" [firmware/BDT.h:120]   --->   Operation 50 'or' 'or_ln120_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln120)   --->   "%zext_ln120 = zext i1 %or_ln120_129" [firmware/BDT.h:120]   --->   Operation 51 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln120 = select i1 %or_ln120, i2 %zext_ln120, i2 2" [firmware/BDT.h:120]   --->   Operation 52 'select' 'select_ln120' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_137)   --->   "%select_ln120_136 = select i1 %or_ln120_116, i2 %select_ln120, i2 3" [firmware/BDT.h:120]   --->   Operation 53 'select' 'select_ln120_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_137)   --->   "%zext_ln120_23 = zext i2 %select_ln120_136" [firmware/BDT.h:120]   --->   Operation 54 'zext' 'zext_ln120_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln120_137 = select i1 %or_ln120_117, i3 %zext_ln120_23, i3 4" [firmware/BDT.h:120]   --->   Operation 55 'select' 'select_ln120_137' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_140)   --->   "%select_ln120_138 = select i1 %or_ln120_118, i3 %select_ln120_137, i3 5" [firmware/BDT.h:120]   --->   Operation 56 'select' 'select_ln120_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_140)   --->   "%select_ln120_139 = select i1 %or_ln120_119, i3 %select_ln120_138, i3 6" [firmware/BDT.h:120]   --->   Operation 57 'select' 'select_ln120_139' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln120_140 = select i1 %or_ln120_120, i3 %select_ln120_139, i3 7" [firmware/BDT.h:120]   --->   Operation 58 'select' 'select_ln120_140' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_142)   --->   "%xor_ln107_68 = xor i1 %icmp_ln4_147, i1 1" [firmware/BDT.h:107]   --->   Operation 59 'xor' 'xor_ln107_68' <Predicate = (or_ln120_122)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.97ns)   --->   "%and_ln105_133 = and i1 %icmp_ln4_149, i1 %and_ln107_16" [firmware/BDT.h:105]   --->   Operation 60 'and' 'and_ln105_133' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_142)   --->   "%and_ln105_142 = and i1 %icmp_ln4_153, i1 %xor_ln107_68" [firmware/BDT.h:105]   --->   Operation 61 'and' 'and_ln105_142' <Predicate = (or_ln120_122)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_142)   --->   "%and_ln105_138 = and i1 %and_ln105_142, i1 %and_ln107" [firmware/BDT.h:105]   --->   Operation 62 'and' 'and_ln105_138' <Predicate = (or_ln120_122)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_144)   --->   "%and_ln105_143 = and i1 %and_ln105_130, i1 %icmp_ln4_154" [firmware/BDT.h:105]   --->   Operation 63 'and' 'and_ln105_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_144)   --->   "%and_ln105_139 = and i1 %and_ln105_143, i1 %icmp_ln4_148" [firmware/BDT.h:105]   --->   Operation 64 'and' 'and_ln105_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_146)   --->   "%and_ln105_140 = and i1 %icmp_ln4_155, i1 %and_ln105_133" [firmware/BDT.h:105]   --->   Operation 65 'and' 'and_ln105_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_142)   --->   "%or_ln120_121 = or i1 %or_ln120_120, i1 %and_ln105_138" [firmware/BDT.h:120]   --->   Operation 66 'or' 'or_ln120_121' <Predicate = (or_ln120_122)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_144)   --->   "%or_ln120_123 = or i1 %or_ln120_122, i1 %and_ln105_139" [firmware/BDT.h:120]   --->   Operation 67 'or' 'or_ln120_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.97ns)   --->   "%or_ln120_124 = or i1 %and_ln105_130, i1 %icmp_ln4" [firmware/BDT.h:120]   --->   Operation 68 'or' 'or_ln120_124' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_146)   --->   "%or_ln120_125 = or i1 %or_ln120_124, i1 %and_ln105_140" [firmware/BDT.h:120]   --->   Operation 69 'or' 'or_ln120_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.97ns)   --->   "%or_ln120_126 = or i1 %or_ln120_124, i1 %and_ln105_133" [firmware/BDT.h:120]   --->   Operation 70 'or' 'or_ln120_126' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_142)   --->   "%zext_ln120_24 = zext i3 %select_ln120_140" [firmware/BDT.h:120]   --->   Operation 71 'zext' 'zext_ln120_24' <Predicate = (or_ln120_122)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_142)   --->   "%select_ln120_141 = select i1 %or_ln120_121, i4 %zext_ln120_24, i4 8" [firmware/BDT.h:120]   --->   Operation 72 'select' 'select_ln120_141' <Predicate = (or_ln120_122)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln120_142 = select i1 %or_ln120_122, i4 %select_ln120_141, i4 9" [firmware/BDT.h:120]   --->   Operation 73 'select' 'select_ln120_142' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_144)   --->   "%select_ln120_143 = select i1 %or_ln120_123, i4 %select_ln120_142, i4 10" [firmware/BDT.h:120]   --->   Operation 74 'select' 'select_ln120_143' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln120_144 = select i1 %or_ln120_124, i4 %select_ln120_143, i4 11" [firmware/BDT.h:120]   --->   Operation 75 'select' 'select_ln120_144' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_146)   --->   "%select_ln120_145 = select i1 %or_ln120_125, i4 %select_ln120_144, i4 12" [firmware/BDT.h:120]   --->   Operation 76 'select' 'select_ln120_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln120_146 = select i1 %or_ln120_126, i4 %select_ln120_145, i4 13" [firmware/BDT.h:120]   --->   Operation 77 'select' 'select_ln120_146' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.24>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 78 'specpipeline' 'specpipeline_ln4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln107_70 = xor i1 %icmp_ln4_149, i1 1" [firmware/BDT.h:107]   --->   Operation 79 'xor' 'xor_ln107_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln105_144 = and i1 %icmp_ln4_156, i1 %xor_ln107_70" [firmware/BDT.h:105]   --->   Operation 80 'and' 'and_ln105_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln105_141 = and i1 %and_ln105_144, i1 %and_ln107_16" [firmware/BDT.h:105]   --->   Operation 81 'and' 'and_ln105_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln120_127 = or i1 %or_ln120_126, i1 %and_ln105_141" [firmware/BDT.h:120]   --->   Operation 82 'or' 'or_ln120_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln120_147 = select i1 %or_ln120_127, i4 %select_ln120_146, i4 14" [firmware/BDT.h:120]   --->   Operation 83 'select' 'select_ln120_147' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (2.24ns) (out node of the LUT)   --->   "%agg_result = sparsemux i11 @_ssdm_op_SparseMux.ap_auto.15i11.i11.i4, i4 0, i11 1287, i4 1, i11 1982, i4 2, i11 1559, i4 3, i11 14, i4 4, i11 1818, i4 5, i11 76, i4 6, i11 1592, i4 7, i11 1497, i4 8, i11 2006, i4 9, i11 1487, i4 10, i11 166, i4 11, i11 617, i4 12, i11 1815, i4 13, i11 2017, i4 14, i11 1454, i11 0, i4 %select_ln120_147" [firmware/BDT.h:121]   --->   Operation 84 'sparsemux' 'agg_result' <Predicate = true> <Delay = 2.24> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln125 = ret i11 %agg_result" [firmware/BDT.h:125]   --->   Operation 85 'ret' 'ret_ln125' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.136ns
The critical path consists of the following:
	wire read operation ('x_4_val_read', firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89) on port 'x_4_val' (firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89) [11]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln4', firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89) [14]  (2.136 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln107', firmware/BDT.h:107) [28]  (0.978 ns)
	'and' operation 1 bit ('and_ln105_130', firmware/BDT.h:105) [32]  (0.978 ns)
	'and' operation 1 bit ('and_ln107_17', firmware/BDT.h:107) [40]  (0.978 ns)

 <State 3>: 2.966ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln105_134', firmware/BDT.h:105) [43]  (0.000 ns)
	'or' operation 1 bit ('or_ln120', firmware/BDT.h:120) [54]  (0.000 ns)
	'select' operation 2 bit ('select_ln120', firmware/BDT.h:120) [70]  (0.993 ns)
	'select' operation 2 bit ('select_ln120_136', firmware/BDT.h:120) [71]  (0.000 ns)
	'select' operation 3 bit ('select_ln120_137', firmware/BDT.h:120) [73]  (0.993 ns)
	'select' operation 3 bit ('select_ln120_138', firmware/BDT.h:120) [74]  (0.000 ns)
	'select' operation 3 bit ('select_ln120_139', firmware/BDT.h:120) [75]  (0.000 ns)
	'select' operation 3 bit ('select_ln120_140', firmware/BDT.h:120) [76]  (0.980 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln107_68', firmware/BDT.h:107) [38]  (0.000 ns)
	'and' operation 1 bit ('and_ln105_142', firmware/BDT.h:105) [47]  (0.000 ns)
	'and' operation 1 bit ('and_ln105_138', firmware/BDT.h:105) [48]  (0.000 ns)
	'or' operation 1 bit ('or_ln120_121', firmware/BDT.h:120) [60]  (0.000 ns)
	'select' operation 4 bit ('select_ln120_141', firmware/BDT.h:120) [78]  (0.000 ns)
	'select' operation 4 bit ('select_ln120_142', firmware/BDT.h:120) [79]  (1.024 ns)
	'select' operation 4 bit ('select_ln120_143', firmware/BDT.h:120) [80]  (0.000 ns)
	'select' operation 4 bit ('select_ln120_144', firmware/BDT.h:120) [81]  (1.024 ns)
	'select' operation 4 bit ('select_ln120_145', firmware/BDT.h:120) [82]  (0.000 ns)
	'select' operation 4 bit ('select_ln120_146', firmware/BDT.h:120) [83]  (1.024 ns)

 <State 5>: 2.243ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln107_70', firmware/BDT.h:107) [42]  (0.000 ns)
	'and' operation 1 bit ('and_ln105_144', firmware/BDT.h:105) [52]  (0.000 ns)
	'and' operation 1 bit ('and_ln105_141', firmware/BDT.h:105) [53]  (0.000 ns)
	'or' operation 1 bit ('or_ln120_127', firmware/BDT.h:120) [66]  (0.000 ns)
	'select' operation 4 bit ('select_ln120_147', firmware/BDT.h:120) [84]  (0.000 ns)
	'sparsemux' operation 11 bit ('agg_result', firmware/BDT.h:121) [85]  (2.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
