
DMA_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001b27c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007b0  0801b410  0801b410  0002b410  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801bbc0  0801bbc0  00030b80  2**0
                  CONTENTS
  4 .ARM          00000008  0801bbc0  0801bbc0  0002bbc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801bbc8  0801bbc8  00030b80  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801bbc8  0801bbc8  0002bbc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801bbcc  0801bbcc  0002bbcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000b80  20000000  0801bbd0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000bdf0  20000b80  0801c750  00030b80  2**3
                  ALLOC
 10 ._user_heap_stack 000063c0  2000c970  0801c750  0003c970  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030b80  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003132b  00000000  00000000  00030bb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000065c8  00000000  00000000  00061edb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001dd0  00000000  00000000  000684a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001ba0  00000000  00000000  0006a278  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002a0aa  00000000  00000000  0006be18  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00020137  00000000  00000000  00095ec2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000dddbb  00000000  00000000  000b5ff9  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00193db4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008bdc  00000000  00000000  00193e30  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000b80 	.word	0x20000b80
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801b3f4 	.word	0x0801b3f4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000b84 	.word	0x20000b84
 80001cc:	0801b3f4 	.word	0x0801b3f4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <packetRead>:
//												"OKAY"};

Position_DataType position_type;
SCARA_Gcode_Cor_TypeDef		Gcode_Cor[1000];
uint16_t point_counter = 0;
Robot_CommandTypedef 	packetRead	(uint8_t *message, int32_t length, int32_t *id_command, DUTY_Command_TypeDef *duty_cmd) {
 8000f88:	b590      	push	{r4, r7, lr}
 8000f8a:	b08d      	sub	sp, #52	; 0x34
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	60f8      	str	r0, [r7, #12]
 8000f90:	60b9      	str	r1, [r7, #8]
 8000f92:	607a      	str	r2, [r7, #4]
 8000f94:	603b      	str	r3, [r7, #0]
	Transfer_Protocol protocol_id = message[0];
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    duty_cmd->id_command = message[1];
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	3301      	adds	r3, #1
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	461a      	mov	r2, r3
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	609a      	str	r2, [r3, #8]
	int32_t temp_pointer = 2;
 8000faa:	2302      	movs	r3, #2
 8000fac:	62fb      	str	r3, [r7, #44]	; 0x2c
    switch(protocol_id) 
 8000fae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d004      	beq.n	8000fc0 <packetRead+0x38>
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	f000 813d 	beq.w	8001236 <packetRead+0x2ae>
 8000fbc:	f000 bd0a 	b.w	80019d4 <packetRead+0xa4c>
    {
        // reserved for Gcode file transfer
        case FILE_TRANSMISION:
        {
        	temp_pointer = 1;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	62fb      	str	r3, [r7, #44]	; 0x2c

        	do {
        		Gcode_Packet_Command_TypeDef move_type 	 = message[temp_pointer] & 0x0f;
 8000fc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fc6:	68fa      	ldr	r2, [r7, #12]
 8000fc8:	4413      	add	r3, r2
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	f003 030f 	and.w	r3, r3, #15
 8000fd0:	74bb      	strb	r3, [r7, #18]
				switch (move_type){
 8000fd2:	7cbb      	ldrb	r3, [r7, #18]
 8000fd4:	2b03      	cmp	r3, #3
 8000fd6:	f200 8127 	bhi.w	8001228 <packetRead+0x2a0>
 8000fda:	a201      	add	r2, pc, #4	; (adr r2, 8000fe0 <packetRead+0x58>)
 8000fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fe0:	08000ff1 	.word	0x08000ff1
 8000fe4:	08001061 	.word	0x08001061
 8000fe8:	08001121 	.word	0x08001121
 8000fec:	08001121 	.word	0x08001121
				case FIRST_PACKET:{
					temp_pointer++;
 8000ff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	62fb      	str	r3, [r7, #44]	; 0x2c
					down_z_height = (double)B2I(temp_pointer)*COR_INVERSE_SCALE; temp_pointer+=4;
 8000ff6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ff8:	68fa      	ldr	r2, [r7, #12]
 8000ffa:	4413      	add	r3, r2
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff fa90 	bl	8000524 <__aeabi_i2d>
 8001004:	a3b2      	add	r3, pc, #712	; (adr r3, 80012d0 <packetRead+0x348>)
 8001006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800100a:	f7ff faf5 	bl	80005f8 <__aeabi_dmul>
 800100e:	4603      	mov	r3, r0
 8001010:	460c      	mov	r4, r1
 8001012:	4ab1      	ldr	r2, [pc, #708]	; (80012d8 <packetRead+0x350>)
 8001014:	e9c2 3400 	strd	r3, r4, [r2]
 8001018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800101a:	3304      	adds	r3, #4
 800101c:	62fb      	str	r3, [r7, #44]	; 0x2c
					up_z_height   = (double)B2I(temp_pointer)*COR_INVERSE_SCALE; temp_pointer+=4;
 800101e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001020:	68fa      	ldr	r2, [r7, #12]
 8001022:	4413      	add	r3, r2
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff fa7c 	bl	8000524 <__aeabi_i2d>
 800102c:	a3a8      	add	r3, pc, #672	; (adr r3, 80012d0 <packetRead+0x348>)
 800102e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001032:	f7ff fae1 	bl	80005f8 <__aeabi_dmul>
 8001036:	4603      	mov	r3, r0
 8001038:	460c      	mov	r4, r1
 800103a:	4aa8      	ldr	r2, [pc, #672]	; (80012dc <packetRead+0x354>)
 800103c:	e9c2 3400 	strd	r3, r4, [r2]
 8001040:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001042:	3304      	adds	r3, #4
 8001044:	62fb      	str	r3, [r7, #44]	; 0x2c
					total_num_of_point = B2I(temp_pointer);						 temp_pointer+=4;
 8001046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001048:	68fa      	ldr	r2, [r7, #12]
 800104a:	4413      	add	r3, r2
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	4aa4      	ldr	r2, [pc, #656]	; (80012e0 <packetRead+0x358>)
 8001050:	6013      	str	r3, [r2, #0]
 8001052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001054:	3304      	adds	r3, #4
 8001056:	62fb      	str	r3, [r7, #44]	; 0x2c
					point_counter = 0;
 8001058:	4ba2      	ldr	r3, [pc, #648]	; (80012e4 <packetRead+0x35c>)
 800105a:	2200      	movs	r2, #0
 800105c:	801a      	strh	r2, [r3, #0]
				}
				break;
 800105e:	e0e3      	b.n	8001228 <packetRead+0x2a0>
				case LINEAR_TYPE:{
					Gcode_Cor[point_counter].type_define[0] = move_type;
 8001060:	4ba0      	ldr	r3, [pc, #640]	; (80012e4 <packetRead+0x35c>)
 8001062:	881b      	ldrh	r3, [r3, #0]
 8001064:	4619      	mov	r1, r3
 8001066:	4aa0      	ldr	r2, [pc, #640]	; (80012e8 <packetRead+0x360>)
 8001068:	460b      	mov	r3, r1
 800106a:	005b      	lsls	r3, r3, #1
 800106c:	440b      	add	r3, r1
 800106e:	00db      	lsls	r3, r3, #3
 8001070:	4413      	add	r3, r2
 8001072:	3314      	adds	r3, #20
 8001074:	7cba      	ldrb	r2, [r7, #18]
 8001076:	701a      	strb	r2, [r3, #0]
					Gcode_Cor[point_counter].type_define[1]	= message[temp_pointer++] >> 4 & 0x0f;
 8001078:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800107a:	1c5a      	adds	r2, r3, #1
 800107c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800107e:	461a      	mov	r2, r3
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	4413      	add	r3, r2
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	091b      	lsrs	r3, r3, #4
 8001088:	b2db      	uxtb	r3, r3
 800108a:	4a96      	ldr	r2, [pc, #600]	; (80012e4 <packetRead+0x35c>)
 800108c:	8812      	ldrh	r2, [r2, #0]
 800108e:	4611      	mov	r1, r2
 8001090:	f003 030f 	and.w	r3, r3, #15
 8001094:	b2d8      	uxtb	r0, r3
 8001096:	4a94      	ldr	r2, [pc, #592]	; (80012e8 <packetRead+0x360>)
 8001098:	460b      	mov	r3, r1
 800109a:	005b      	lsls	r3, r3, #1
 800109c:	440b      	add	r3, r1
 800109e:	00db      	lsls	r3, r3, #3
 80010a0:	4413      	add	r3, r2
 80010a2:	3315      	adds	r3, #21
 80010a4:	4602      	mov	r2, r0
 80010a6:	701a      	strb	r2, [r3, #0]
					Gcode_Cor[point_counter].X = B2I(temp_pointer);	temp_pointer+=4;
 80010a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010aa:	68fa      	ldr	r2, [r7, #12]
 80010ac:	4413      	add	r3, r2
 80010ae:	4a8d      	ldr	r2, [pc, #564]	; (80012e4 <packetRead+0x35c>)
 80010b0:	8812      	ldrh	r2, [r2, #0]
 80010b2:	4610      	mov	r0, r2
 80010b4:	681a      	ldr	r2, [r3, #0]
 80010b6:	498c      	ldr	r1, [pc, #560]	; (80012e8 <packetRead+0x360>)
 80010b8:	4603      	mov	r3, r0
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	4403      	add	r3, r0
 80010be:	00db      	lsls	r3, r3, #3
 80010c0:	440b      	add	r3, r1
 80010c2:	601a      	str	r2, [r3, #0]
 80010c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010c6:	3304      	adds	r3, #4
 80010c8:	62fb      	str	r3, [r7, #44]	; 0x2c
					Gcode_Cor[point_counter].Y = B2I(temp_pointer);	temp_pointer+=4;
 80010ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010cc:	68fa      	ldr	r2, [r7, #12]
 80010ce:	4413      	add	r3, r2
 80010d0:	4a84      	ldr	r2, [pc, #528]	; (80012e4 <packetRead+0x35c>)
 80010d2:	8812      	ldrh	r2, [r2, #0]
 80010d4:	4610      	mov	r0, r2
 80010d6:	681a      	ldr	r2, [r3, #0]
 80010d8:	4983      	ldr	r1, [pc, #524]	; (80012e8 <packetRead+0x360>)
 80010da:	4603      	mov	r3, r0
 80010dc:	005b      	lsls	r3, r3, #1
 80010de:	4403      	add	r3, r0
 80010e0:	00db      	lsls	r3, r3, #3
 80010e2:	440b      	add	r3, r1
 80010e4:	3304      	adds	r3, #4
 80010e6:	601a      	str	r2, [r3, #0]
 80010e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010ea:	3304      	adds	r3, #4
 80010ec:	62fb      	str	r3, [r7, #44]	; 0x2c
					Gcode_Cor[point_counter].F = B2I(temp_pointer);	temp_pointer+=4;
 80010ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010f0:	68fa      	ldr	r2, [r7, #12]
 80010f2:	4413      	add	r3, r2
 80010f4:	4a7b      	ldr	r2, [pc, #492]	; (80012e4 <packetRead+0x35c>)
 80010f6:	8812      	ldrh	r2, [r2, #0]
 80010f8:	4610      	mov	r0, r2
 80010fa:	681a      	ldr	r2, [r3, #0]
 80010fc:	497a      	ldr	r1, [pc, #488]	; (80012e8 <packetRead+0x360>)
 80010fe:	4603      	mov	r3, r0
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	4403      	add	r3, r0
 8001104:	00db      	lsls	r3, r3, #3
 8001106:	440b      	add	r3, r1
 8001108:	3308      	adds	r3, #8
 800110a:	601a      	str	r2, [r3, #0]
 800110c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800110e:	3304      	adds	r3, #4
 8001110:	62fb      	str	r3, [r7, #44]	; 0x2c
					point_counter++;
 8001112:	4b74      	ldr	r3, [pc, #464]	; (80012e4 <packetRead+0x35c>)
 8001114:	881b      	ldrh	r3, [r3, #0]
 8001116:	3301      	adds	r3, #1
 8001118:	b29a      	uxth	r2, r3
 800111a:	4b72      	ldr	r3, [pc, #456]	; (80012e4 <packetRead+0x35c>)
 800111c:	801a      	strh	r2, [r3, #0]
				}
				break;
 800111e:	e083      	b.n	8001228 <packetRead+0x2a0>
				case ARC_CW_TYPE:
				case ARC_AW_TYPE:{
					Gcode_Cor[point_counter].type_define[0] = move_type;
 8001120:	4b70      	ldr	r3, [pc, #448]	; (80012e4 <packetRead+0x35c>)
 8001122:	881b      	ldrh	r3, [r3, #0]
 8001124:	4619      	mov	r1, r3
 8001126:	4a70      	ldr	r2, [pc, #448]	; (80012e8 <packetRead+0x360>)
 8001128:	460b      	mov	r3, r1
 800112a:	005b      	lsls	r3, r3, #1
 800112c:	440b      	add	r3, r1
 800112e:	00db      	lsls	r3, r3, #3
 8001130:	4413      	add	r3, r2
 8001132:	3314      	adds	r3, #20
 8001134:	7cba      	ldrb	r2, [r7, #18]
 8001136:	701a      	strb	r2, [r3, #0]
					Gcode_Cor[point_counter].type_define[1]	= message[temp_pointer++] >> 4 & 0x0f;
 8001138:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800113a:	1c5a      	adds	r2, r3, #1
 800113c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800113e:	461a      	mov	r2, r3
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	4413      	add	r3, r2
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	091b      	lsrs	r3, r3, #4
 8001148:	b2db      	uxtb	r3, r3
 800114a:	4a66      	ldr	r2, [pc, #408]	; (80012e4 <packetRead+0x35c>)
 800114c:	8812      	ldrh	r2, [r2, #0]
 800114e:	4611      	mov	r1, r2
 8001150:	f003 030f 	and.w	r3, r3, #15
 8001154:	b2d8      	uxtb	r0, r3
 8001156:	4a64      	ldr	r2, [pc, #400]	; (80012e8 <packetRead+0x360>)
 8001158:	460b      	mov	r3, r1
 800115a:	005b      	lsls	r3, r3, #1
 800115c:	440b      	add	r3, r1
 800115e:	00db      	lsls	r3, r3, #3
 8001160:	4413      	add	r3, r2
 8001162:	3315      	adds	r3, #21
 8001164:	4602      	mov	r2, r0
 8001166:	701a      	strb	r2, [r3, #0]
					Gcode_Cor[point_counter].X = B2I(temp_pointer);	temp_pointer+=4;
 8001168:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800116a:	68fa      	ldr	r2, [r7, #12]
 800116c:	4413      	add	r3, r2
 800116e:	4a5d      	ldr	r2, [pc, #372]	; (80012e4 <packetRead+0x35c>)
 8001170:	8812      	ldrh	r2, [r2, #0]
 8001172:	4610      	mov	r0, r2
 8001174:	681a      	ldr	r2, [r3, #0]
 8001176:	495c      	ldr	r1, [pc, #368]	; (80012e8 <packetRead+0x360>)
 8001178:	4603      	mov	r3, r0
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	4403      	add	r3, r0
 800117e:	00db      	lsls	r3, r3, #3
 8001180:	440b      	add	r3, r1
 8001182:	601a      	str	r2, [r3, #0]
 8001184:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001186:	3304      	adds	r3, #4
 8001188:	62fb      	str	r3, [r7, #44]	; 0x2c
					Gcode_Cor[point_counter].Y = B2I(temp_pointer);	temp_pointer+=4;
 800118a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800118c:	68fa      	ldr	r2, [r7, #12]
 800118e:	4413      	add	r3, r2
 8001190:	4a54      	ldr	r2, [pc, #336]	; (80012e4 <packetRead+0x35c>)
 8001192:	8812      	ldrh	r2, [r2, #0]
 8001194:	4610      	mov	r0, r2
 8001196:	681a      	ldr	r2, [r3, #0]
 8001198:	4953      	ldr	r1, [pc, #332]	; (80012e8 <packetRead+0x360>)
 800119a:	4603      	mov	r3, r0
 800119c:	005b      	lsls	r3, r3, #1
 800119e:	4403      	add	r3, r0
 80011a0:	00db      	lsls	r3, r3, #3
 80011a2:	440b      	add	r3, r1
 80011a4:	3304      	adds	r3, #4
 80011a6:	601a      	str	r2, [r3, #0]
 80011a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011aa:	3304      	adds	r3, #4
 80011ac:	62fb      	str	r3, [r7, #44]	; 0x2c
					Gcode_Cor[point_counter].F = B2I(temp_pointer);	temp_pointer+=4;
 80011ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011b0:	68fa      	ldr	r2, [r7, #12]
 80011b2:	4413      	add	r3, r2
 80011b4:	4a4b      	ldr	r2, [pc, #300]	; (80012e4 <packetRead+0x35c>)
 80011b6:	8812      	ldrh	r2, [r2, #0]
 80011b8:	4610      	mov	r0, r2
 80011ba:	681a      	ldr	r2, [r3, #0]
 80011bc:	494a      	ldr	r1, [pc, #296]	; (80012e8 <packetRead+0x360>)
 80011be:	4603      	mov	r3, r0
 80011c0:	005b      	lsls	r3, r3, #1
 80011c2:	4403      	add	r3, r0
 80011c4:	00db      	lsls	r3, r3, #3
 80011c6:	440b      	add	r3, r1
 80011c8:	3308      	adds	r3, #8
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011ce:	3304      	adds	r3, #4
 80011d0:	62fb      	str	r3, [r7, #44]	; 0x2c
					Gcode_Cor[point_counter].I = B2I(temp_pointer);	temp_pointer+=4;
 80011d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011d4:	68fa      	ldr	r2, [r7, #12]
 80011d6:	4413      	add	r3, r2
 80011d8:	4a42      	ldr	r2, [pc, #264]	; (80012e4 <packetRead+0x35c>)
 80011da:	8812      	ldrh	r2, [r2, #0]
 80011dc:	4610      	mov	r0, r2
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	4941      	ldr	r1, [pc, #260]	; (80012e8 <packetRead+0x360>)
 80011e2:	4603      	mov	r3, r0
 80011e4:	005b      	lsls	r3, r3, #1
 80011e6:	4403      	add	r3, r0
 80011e8:	00db      	lsls	r3, r3, #3
 80011ea:	440b      	add	r3, r1
 80011ec:	330c      	adds	r3, #12
 80011ee:	601a      	str	r2, [r3, #0]
 80011f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011f2:	3304      	adds	r3, #4
 80011f4:	62fb      	str	r3, [r7, #44]	; 0x2c
					Gcode_Cor[point_counter].J = B2I(temp_pointer);	temp_pointer+=4;
 80011f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011f8:	68fa      	ldr	r2, [r7, #12]
 80011fa:	4413      	add	r3, r2
 80011fc:	4a39      	ldr	r2, [pc, #228]	; (80012e4 <packetRead+0x35c>)
 80011fe:	8812      	ldrh	r2, [r2, #0]
 8001200:	4610      	mov	r0, r2
 8001202:	681a      	ldr	r2, [r3, #0]
 8001204:	4938      	ldr	r1, [pc, #224]	; (80012e8 <packetRead+0x360>)
 8001206:	4603      	mov	r3, r0
 8001208:	005b      	lsls	r3, r3, #1
 800120a:	4403      	add	r3, r0
 800120c:	00db      	lsls	r3, r3, #3
 800120e:	440b      	add	r3, r1
 8001210:	3310      	adds	r3, #16
 8001212:	601a      	str	r2, [r3, #0]
 8001214:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001216:	3304      	adds	r3, #4
 8001218:	62fb      	str	r3, [r7, #44]	; 0x2c
					point_counter++;
 800121a:	4b32      	ldr	r3, [pc, #200]	; (80012e4 <packetRead+0x35c>)
 800121c:	881b      	ldrh	r3, [r3, #0]
 800121e:	3301      	adds	r3, #1
 8001220:	b29a      	uxth	r2, r3
 8001222:	4b30      	ldr	r3, [pc, #192]	; (80012e4 <packetRead+0x35c>)
 8001224:	801a      	strh	r2, [r3, #0]
				}
				break;
 8001226:	bf00      	nop
				}
        	}while(temp_pointer < length);
 8001228:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800122a:	68bb      	ldr	r3, [r7, #8]
 800122c:	429a      	cmp	r2, r3
 800122e:	f6ff aec9 	blt.w	8000fc4 <packetRead+0x3c>
        	return CMD_GCODE;
 8001232:	231a      	movs	r3, #26
 8001234:	e3cf      	b.n	80019d6 <packetRead+0xa4e>
        break;

        // command control from pc
        case COMMAND_TRANSMISION:
        {
        	Robot_CommandTypedef command_id = message[1];
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	785b      	ldrb	r3, [r3, #1]
 800123a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
            switch(command_id)
 800123e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8001242:	2b19      	cmp	r3, #25
 8001244:	f200 83c4 	bhi.w	80019d0 <packetRead+0xa48>
 8001248:	a201      	add	r2, pc, #4	; (adr r2, 8001250 <packetRead+0x2c8>)
 800124a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800124e:	bf00      	nop
 8001250:	080012b9 	.word	0x080012b9
 8001254:	080012f1 	.word	0x080012f1
 8001258:	08001307 	.word	0x08001307
 800125c:	080013cb 	.word	0x080013cb
 8001260:	080015d7 	.word	0x080015d7
 8001264:	080015db 	.word	0x080015db
 8001268:	080015df 	.word	0x080015df
 800126c:	080015e3 	.word	0x080015e3
 8001270:	080019d1 	.word	0x080019d1
 8001274:	0800161d 	.word	0x0800161d
 8001278:	0800163b 	.word	0x0800163b
 800127c:	080016a7 	.word	0x080016a7
 8001280:	08001775 	.word	0x08001775
 8001284:	080019a1 	.word	0x080019a1
 8001288:	080019b1 	.word	0x080019b1
 800128c:	080019d1 	.word	0x080019d1
 8001290:	080019d1 	.word	0x080019d1
 8001294:	080018dd 	.word	0x080018dd
 8001298:	080019c1 	.word	0x080019c1
 800129c:	08001991 	.word	0x08001991
 80012a0:	08001713 	.word	0x08001713
 80012a4:	0800173d 	.word	0x0800173d
 80012a8:	080019d1 	.word	0x080019d1
 80012ac:	080019d1 	.word	0x080019d1
 80012b0:	080017af 	.word	0x080017af
 80012b4:	0800188f 	.word	0x0800188f
            {
                // Stop now
                case CMD_STOPNOW:
                {
                    duty_cmd->robot_mode = SCARA_MODE_STOP;
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	2200      	movs	r2, #0
 80012bc:	709a      	strb	r2, [r3, #2]
                    duty_cmd->robot_method = SCARA_METHOD_SEMI_AUTO;
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	2201      	movs	r2, #1
 80012c2:	705a      	strb	r2, [r3, #1]
                    duty_cmd->change_method = FALSE;
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	2200      	movs	r2, #0
 80012c8:	701a      	strb	r2, [r3, #0]
                    return CMD_STOPNOW;
 80012ca:	2300      	movs	r3, #0
 80012cc:	e383      	b.n	80019d6 <packetRead+0xa4e>
 80012ce:	bf00      	nop
 80012d0:	a0000000 	.word	0xa0000000
 80012d4:	3eb0c6f7 	.word	0x3eb0c6f7
 80012d8:	20004d68 	.word	0x20004d68
 80012dc:	20004d60 	.word	0x20004d60
 80012e0:	20004d80 	.word	0x20004d80
 80012e4:	20000b9c 	.word	0x20000b9c
 80012e8:	20004d84 	.word	0x20004d84
 80012ec:	358637bd 	.word	0x358637bd
                break;

                // Scan limit
                case CMD_SCAN_LIMIT:
                {
                    duty_cmd->robot_mode = SCARA_MODE_SCAN;
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	2201      	movs	r2, #1
 80012f4:	709a      	strb	r2, [r3, #2]
                    duty_cmd->robot_method = SCARA_METHOD_SEMI_AUTO;
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	2201      	movs	r2, #1
 80012fa:	705a      	strb	r2, [r3, #1]
                    duty_cmd->change_method = FALSE;
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	2200      	movs	r2, #0
 8001300:	701a      	strb	r2, [r3, #0]
                    return CMD_SCAN_LIMIT;
 8001302:	2301      	movs	r3, #1
 8001304:	e367      	b.n	80019d6 <packetRead+0xa4e>
                break;

                // Move home
                case CMD_MOVE_HOME:
                {
                    if (length == 10){ // 2 int32_t number + 2 define byte
 8001306:	68bb      	ldr	r3, [r7, #8]
 8001308:	2b0a      	cmp	r3, #10
 800130a:	d15c      	bne.n	80013c6 <packetRead+0x43e>
                        // memcpy(&duty_cmd->v_factor, &message[temp_pointer+=8], 8);
						// memcpy(&duty_cmd->a_factor, &message[temp_pointer], 8); 
						temp_pointer = -2;
 800130c:	f06f 0301 	mvn.w	r3, #1
 8001310:	62fb      	str	r3, [r7, #44]	; 0x2c
						duty_cmd->v_factor = (*(int32_t*)(&message[temp_pointer+=4]))*COR_INVERSE_SCALE;
 8001312:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001314:	3304      	adds	r3, #4
 8001316:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800131a:	68fa      	ldr	r2, [r7, #12]
 800131c:	4413      	add	r3, r2
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	ee07 3a90 	vmov	s15, r3
 8001324:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001328:	ed1f 7a10 	vldr	s14, [pc, #-64]	; 80012ec <packetRead+0x364>
 800132c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001330:	ee17 0a90 	vmov	r0, s15
 8001334:	f7ff f908 	bl	8000548 <__aeabi_f2d>
 8001338:	4603      	mov	r3, r0
 800133a:	460c      	mov	r4, r1
 800133c:	683a      	ldr	r2, [r7, #0]
 800133e:	e9c2 346a 	strd	r3, r4, [r2, #424]	; 0x1a8
						duty_cmd->a_factor = (*(int32_t*)(&message[temp_pointer]))*COR_INVERSE_SCALE;
 8001342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001344:	68fa      	ldr	r2, [r7, #12]
 8001346:	4413      	add	r3, r2
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	ee07 3a90 	vmov	s15, r3
 800134e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001352:	ed1f 7a1a 	vldr	s14, [pc, #-104]	; 80012ec <packetRead+0x364>
 8001356:	ee67 7a87 	vmul.f32	s15, s15, s14
 800135a:	ee17 0a90 	vmov	r0, s15
 800135e:	f7ff f8f3 	bl	8000548 <__aeabi_f2d>
 8001362:	4603      	mov	r3, r0
 8001364:	460c      	mov	r4, r1
 8001366:	683a      	ldr	r2, [r7, #0]
 8001368:	e9c2 346c 	strd	r3, r4, [r2, #432]	; 0x1b0
                    }else{
                        return CMD_ERROR;
                    }
                    duty_cmd->target_point.x = 250;
 800136c:	683a      	ldr	r2, [r7, #0]
 800136e:	f04f 0300 	mov.w	r3, #0
 8001372:	4ca7      	ldr	r4, [pc, #668]	; (8001610 <packetRead+0x688>)
 8001374:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
                    duty_cmd->target_point.y = -200;
 8001378:	683a      	ldr	r2, [r7, #0]
 800137a:	f04f 0300 	mov.w	r3, #0
 800137e:	4ca5      	ldr	r4, [pc, #660]	; (8001614 <packetRead+0x68c>)
 8001380:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
                    duty_cmd->target_point.z = 120;
 8001384:	683a      	ldr	r2, [r7, #0]
 8001386:	f04f 0300 	mov.w	r3, #0
 800138a:	4ca3      	ldr	r4, [pc, #652]	; (8001618 <packetRead+0x690>)
 800138c:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
                    duty_cmd->target_point.roll = 0;
 8001390:	683a      	ldr	r2, [r7, #0]
 8001392:	f04f 0300 	mov.w	r3, #0
 8001396:	f04f 0400 	mov.w	r4, #0
 800139a:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88

                    duty_cmd->modeInit_type = DUTY_MODE_INIT_QVA;
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	2200      	movs	r2, #0
 80013a2:	745a      	strb	r2, [r3, #17]
                    duty_cmd->space_type = DUTY_SPACE_JOINT;
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	2201      	movs	r2, #1
 80013a8:	735a      	strb	r2, [r3, #13]
                    duty_cmd->joint_type = DUTY_JOINT_4DOF;
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	2201      	movs	r2, #1
 80013ae:	73da      	strb	r2, [r3, #15]
                    duty_cmd->robot_mode = SCARA_MODE_DUTY;
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	2202      	movs	r2, #2
 80013b4:	709a      	strb	r2, [r3, #2]
                    duty_cmd->robot_method = SCARA_METHOD_SEMI_AUTO;
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	2201      	movs	r2, #1
 80013ba:	705a      	strb	r2, [r3, #1]
                    duty_cmd->change_method = FALSE;
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	2200      	movs	r2, #0
 80013c0:	701a      	strb	r2, [r3, #0]
                    return CMD_MOVE_HOME;
 80013c2:	2302      	movs	r3, #2
 80013c4:	e307      	b.n	80019d6 <packetRead+0xa4e>
                        return CMD_ERROR;
 80013c6:	2316      	movs	r3, #22
 80013c8:	e305      	b.n	80019d6 <packetRead+0xa4e>
                break;

                // Move line
                case CMD_MOVE_LINE:
                {
                    if (length == 29){ // 6 int32_t number + 3 byte number + 2 define byte
 80013ca:	68bb      	ldr	r3, [r7, #8]
 80013cc:	2b1d      	cmp	r3, #29
 80013ce:	f040 8100 	bne.w	80015d2 <packetRead+0x64a>
						//scaraSetScanFlag();
						uint8_t mode_init;
						temp_pointer = -2;
 80013d2:	f06f 0301 	mvn.w	r3, #1
 80013d6:	62fb      	str	r3, [r7, #44]	; 0x2c

						duty_cmd->target_point.x = (double)(*(int32_t*)(&message[temp_pointer+=4]))*COR_INVERSE_SCALE;
 80013d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013da:	3304      	adds	r3, #4
 80013dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80013de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013e0:	68fa      	ldr	r2, [r7, #12]
 80013e2:	4413      	add	r3, r2
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4618      	mov	r0, r3
 80013e8:	f7ff f89c 	bl	8000524 <__aeabi_i2d>
 80013ec:	a386      	add	r3, pc, #536	; (adr r3, 8001608 <packetRead+0x680>)
 80013ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013f2:	f7ff f901 	bl	80005f8 <__aeabi_dmul>
 80013f6:	4603      	mov	r3, r0
 80013f8:	460c      	mov	r4, r1
 80013fa:	683a      	ldr	r2, [r7, #0]
 80013fc:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
						duty_cmd->target_point.y = (double)(*(int32_t*)(&message[temp_pointer+=4]))*COR_INVERSE_SCALE;
 8001400:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001402:	3304      	adds	r3, #4
 8001404:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001408:	68fa      	ldr	r2, [r7, #12]
 800140a:	4413      	add	r3, r2
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4618      	mov	r0, r3
 8001410:	f7ff f888 	bl	8000524 <__aeabi_i2d>
 8001414:	a37c      	add	r3, pc, #496	; (adr r3, 8001608 <packetRead+0x680>)
 8001416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800141a:	f7ff f8ed 	bl	80005f8 <__aeabi_dmul>
 800141e:	4603      	mov	r3, r0
 8001420:	460c      	mov	r4, r1
 8001422:	683a      	ldr	r2, [r7, #0]
 8001424:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
						duty_cmd->target_point.z = (double)(*(int32_t*)(&message[temp_pointer+=4]))*COR_INVERSE_SCALE;
 8001428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800142a:	3304      	adds	r3, #4
 800142c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800142e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001430:	68fa      	ldr	r2, [r7, #12]
 8001432:	4413      	add	r3, r2
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4618      	mov	r0, r3
 8001438:	f7ff f874 	bl	8000524 <__aeabi_i2d>
 800143c:	a372      	add	r3, pc, #456	; (adr r3, 8001608 <packetRead+0x680>)
 800143e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001442:	f7ff f8d9 	bl	80005f8 <__aeabi_dmul>
 8001446:	4603      	mov	r3, r0
 8001448:	460c      	mov	r4, r1
 800144a:	683a      	ldr	r2, [r7, #0]
 800144c:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
						duty_cmd->target_point.roll = (double)(*(int32_t*)(&message[temp_pointer+=4]))*COR_INVERSE_SCALE;
 8001450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001452:	3304      	adds	r3, #4
 8001454:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001458:	68fa      	ldr	r2, [r7, #12]
 800145a:	4413      	add	r3, r2
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4618      	mov	r0, r3
 8001460:	f7ff f860 	bl	8000524 <__aeabi_i2d>
 8001464:	a368      	add	r3, pc, #416	; (adr r3, 8001608 <packetRead+0x680>)
 8001466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800146a:	f7ff f8c5 	bl	80005f8 <__aeabi_dmul>
 800146e:	4603      	mov	r3, r0
 8001470:	460c      	mov	r4, r1
 8001472:	683a      	ldr	r2, [r7, #0]
 8001474:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88
						duty_cmd->v_factor = (double)(*(int32_t*)(&message[temp_pointer+=4]))*COR_INVERSE_SCALE;
 8001478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800147a:	3304      	adds	r3, #4
 800147c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800147e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001480:	68fa      	ldr	r2, [r7, #12]
 8001482:	4413      	add	r3, r2
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4618      	mov	r0, r3
 8001488:	f7ff f84c 	bl	8000524 <__aeabi_i2d>
 800148c:	a35e      	add	r3, pc, #376	; (adr r3, 8001608 <packetRead+0x680>)
 800148e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001492:	f7ff f8b1 	bl	80005f8 <__aeabi_dmul>
 8001496:	4603      	mov	r3, r0
 8001498:	460c      	mov	r4, r1
 800149a:	683a      	ldr	r2, [r7, #0]
 800149c:	e9c2 346a 	strd	r3, r4, [r2, #424]	; 0x1a8
						mode_init = message[temp_pointer+=4];
 80014a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014a2:	3304      	adds	r3, #4
 80014a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80014a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014a8:	68fa      	ldr	r2, [r7, #12]
 80014aa:	4413      	add	r3, r2
 80014ac:	781b      	ldrb	r3, [r3, #0]
 80014ae:	74fb      	strb	r3, [r7, #19]

						if(mode_init == DUTY_MODE_INIT_QVA){
 80014b0:	7cfb      	ldrb	r3, [r7, #19]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d117      	bne.n	80014e6 <packetRead+0x55e>
							duty_cmd->modeInit_type = DUTY_MODE_INIT_QVA;
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	2200      	movs	r2, #0
 80014ba:	745a      	strb	r2, [r3, #17]
							duty_cmd->a_factor = (double)(*(int32_t*)(&message[temp_pointer+=1]))*COR_INVERSE_SCALE;
 80014bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014be:	3301      	adds	r3, #1
 80014c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80014c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014c4:	68fa      	ldr	r2, [r7, #12]
 80014c6:	4413      	add	r3, r2
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4618      	mov	r0, r3
 80014cc:	f7ff f82a 	bl	8000524 <__aeabi_i2d>
 80014d0:	a34d      	add	r3, pc, #308	; (adr r3, 8001608 <packetRead+0x680>)
 80014d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014d6:	f7ff f88f 	bl	80005f8 <__aeabi_dmul>
 80014da:	4603      	mov	r3, r0
 80014dc:	460c      	mov	r4, r1
 80014de:	683a      	ldr	r2, [r7, #0]
 80014e0:	e9c2 346c 	strd	r3, r4, [r2, #432]	; 0x1b0
 80014e4:	e052      	b.n	800158c <packetRead+0x604>
						}else if(mode_init == DUTY_MODE_INIT_QVT){
 80014e6:	7cfb      	ldrb	r3, [r7, #19]
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d117      	bne.n	800151c <packetRead+0x594>
							duty_cmd->modeInit_type = DUTY_MODE_INIT_QVT;
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	2201      	movs	r2, #1
 80014f0:	745a      	strb	r2, [r3, #17]
							duty_cmd->time_total = (double)(*(int32_t*)(&message[temp_pointer+=1]))*COR_INVERSE_SCALE;
 80014f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014f4:	3301      	adds	r3, #1
 80014f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80014f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014fa:	68fa      	ldr	r2, [r7, #12]
 80014fc:	4413      	add	r3, r2
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff f80f 	bl	8000524 <__aeabi_i2d>
 8001506:	a340      	add	r3, pc, #256	; (adr r3, 8001608 <packetRead+0x680>)
 8001508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800150c:	f7ff f874 	bl	80005f8 <__aeabi_dmul>
 8001510:	4603      	mov	r3, r0
 8001512:	460c      	mov	r4, r1
 8001514:	683a      	ldr	r2, [r7, #0]
 8001516:	e9c2 3408 	strd	r3, r4, [r2, #32]
 800151a:	e037      	b.n	800158c <packetRead+0x604>
						}else if(mode_init == DUTY_MODE_INIT_QT){
 800151c:	7cfb      	ldrb	r3, [r7, #19]
 800151e:	2b03      	cmp	r3, #3
 8001520:	d117      	bne.n	8001552 <packetRead+0x5ca>
							duty_cmd->modeInit_type = DUTY_MODE_INIT_QT;
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	2203      	movs	r2, #3
 8001526:	745a      	strb	r2, [r3, #17]
							duty_cmd->time_total = (double)(*(int32_t*)(&message[temp_pointer+=1]))*COR_INVERSE_SCALE;
 8001528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800152a:	3301      	adds	r3, #1
 800152c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800152e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001530:	68fa      	ldr	r2, [r7, #12]
 8001532:	4413      	add	r3, r2
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4618      	mov	r0, r3
 8001538:	f7fe fff4 	bl	8000524 <__aeabi_i2d>
 800153c:	a332      	add	r3, pc, #200	; (adr r3, 8001608 <packetRead+0x680>)
 800153e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001542:	f7ff f859 	bl	80005f8 <__aeabi_dmul>
 8001546:	4603      	mov	r3, r0
 8001548:	460c      	mov	r4, r1
 800154a:	683a      	ldr	r2, [r7, #0]
 800154c:	e9c2 3408 	strd	r3, r4, [r2, #32]
 8001550:	e01c      	b.n	800158c <packetRead+0x604>
						}else if(mode_init == DUTY_MODE_INIT_QV){
 8001552:	7cfb      	ldrb	r3, [r7, #19]
 8001554:	2b02      	cmp	r3, #2
 8001556:	d117      	bne.n	8001588 <packetRead+0x600>
							duty_cmd->modeInit_type = DUTY_MODE_INIT_QV;
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	2202      	movs	r2, #2
 800155c:	745a      	strb	r2, [r3, #17]
							duty_cmd->v_factor = (double)(*(int32_t*)(&message[temp_pointer+=1]))*COR_INVERSE_SCALE;
 800155e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001560:	3301      	adds	r3, #1
 8001562:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001564:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001566:	68fa      	ldr	r2, [r7, #12]
 8001568:	4413      	add	r3, r2
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4618      	mov	r0, r3
 800156e:	f7fe ffd9 	bl	8000524 <__aeabi_i2d>
 8001572:	a325      	add	r3, pc, #148	; (adr r3, 8001608 <packetRead+0x680>)
 8001574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001578:	f7ff f83e 	bl	80005f8 <__aeabi_dmul>
 800157c:	4603      	mov	r3, r0
 800157e:	460c      	mov	r4, r1
 8001580:	683a      	ldr	r2, [r7, #0]
 8001582:	e9c2 346a 	strd	r3, r4, [r2, #424]	; 0x1a8
 8001586:	e001      	b.n	800158c <packetRead+0x604>
						}else{
							return CMD_ERROR;
 8001588:	2316      	movs	r3, #22
 800158a:	e224      	b.n	80019d6 <packetRead+0xa4e>
						}
						duty_cmd->coordinate_type = message[temp_pointer+=4];
 800158c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800158e:	3304      	adds	r3, #4
 8001590:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001594:	68fa      	ldr	r2, [r7, #12]
 8001596:	4413      	add	r3, r2
 8001598:	781a      	ldrb	r2, [r3, #0]
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	731a      	strb	r2, [r3, #12]
						duty_cmd->trajec_type = message[temp_pointer+=1];
 800159e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015a0:	3301      	adds	r3, #1
 80015a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80015a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015a6:	68fa      	ldr	r2, [r7, #12]
 80015a8:	4413      	add	r3, r2
 80015aa:	781a      	ldrb	r2, [r3, #0]
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	741a      	strb	r2, [r3, #16]
						duty_cmd->path_type = DUTY_PATH_LINE;
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	2200      	movs	r2, #0
 80015b4:	739a      	strb	r2, [r3, #14]
						duty_cmd->space_type = DUTY_SPACE_TASK;
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	2200      	movs	r2, #0
 80015ba:	735a      	strb	r2, [r3, #13]
					}else{
						return CMD_ERROR;
					}
					duty_cmd->robot_mode = SCARA_MODE_DUTY;
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	2202      	movs	r2, #2
 80015c0:	709a      	strb	r2, [r3, #2]
					duty_cmd->robot_method = SCARA_METHOD_SEMI_AUTO;
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	2201      	movs	r2, #1
 80015c6:	705a      	strb	r2, [r3, #1]
					duty_cmd->change_method = FALSE;
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	2200      	movs	r2, #0
 80015cc:	701a      	strb	r2, [r3, #0]
					return CMD_MOVE_LINE;
 80015ce:	2303      	movs	r3, #3
 80015d0:	e201      	b.n	80019d6 <packetRead+0xa4e>
						return CMD_ERROR;
 80015d2:	2316      	movs	r3, #22
 80015d4:	e1ff      	b.n	80019d6 <packetRead+0xa4e>
				break;

				// Move circle
				case CMD_MOVE_CIRCLE:
				{
					return CMD_MOVE_CIRCLE;
 80015d6:	2304      	movs	r3, #4
 80015d8:	e1fd      	b.n	80019d6 <packetRead+0xa4e>
				break;

				// Move joint
				case CMD_MOVE_JOINT:
				{
					return CMD_MOVE_JOINT;
 80015da:	2305      	movs	r3, #5
 80015dc:	e1fb      	b.n	80019d6 <packetRead+0xa4e>
				break;

				// Rotate Single
				case CMD_ROTATE_SINGLE:
				{
					return CMD_ROTATE_SINGLE;
 80015de:	2306      	movs	r3, #6
 80015e0:	e1f9      	b.n	80019d6 <packetRead+0xa4e>
				break;

				// Set output
				case CMD_OUTPUT:
				{
					if(length == 3){ // 1 byte output value + 2 byte define
 80015e2:	68bb      	ldr	r3, [r7, #8]
 80015e4:	2b03      	cmp	r3, #3
 80015e6:	d10a      	bne.n	80015fe <packetRead+0x676>
						temp_pointer = 2;
 80015e8:	2302      	movs	r3, #2
 80015ea:	62fb      	str	r3, [r7, #44]	; 0x2c
						duty_cmd->sub_para_int = message[temp_pointer];
 80015ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015ee:	68fa      	ldr	r2, [r7, #12]
 80015f0:	4413      	add	r3, r2
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	461a      	mov	r2, r3
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	615a      	str	r2, [r3, #20]
						return CMD_OUTPUT;
 80015fa:	2307      	movs	r3, #7
 80015fc:	e1eb      	b.n	80019d6 <packetRead+0xa4e>
					}else{
						return CMD_ERROR;
 80015fe:	2316      	movs	r3, #22
 8001600:	e1e9      	b.n	80019d6 <packetRead+0xa4e>
 8001602:	bf00      	nop
 8001604:	f3af 8000 	nop.w
 8001608:	a0000000 	.word	0xa0000000
 800160c:	3eb0c6f7 	.word	0x3eb0c6f7
 8001610:	406f4000 	.word	0x406f4000
 8001614:	c0690000 	.word	0xc0690000
 8001618:	405e0000 	.word	0x405e0000
				break;

				// Read position
				case CMD_READ_POSITION:
				{
					if(length == 3){ // 1 byte categorize read type + 2 byte define
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	2b03      	cmp	r3, #3
 8001620:	d109      	bne.n	8001636 <packetRead+0x6ae>
						temp_pointer = 2;
 8001622:	2302      	movs	r3, #2
 8001624:	62fb      	str	r3, [r7, #44]	; 0x2c
						position_type = message[temp_pointer];
 8001626:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001628:	68fa      	ldr	r2, [r7, #12]
 800162a:	4413      	add	r3, r2
 800162c:	781a      	ldrb	r2, [r3, #0]
 800162e:	4ba8      	ldr	r3, [pc, #672]	; (80018d0 <packetRead+0x948>)
 8001630:	701a      	strb	r2, [r3, #0]
						return CMD_READ_POSITION;
 8001632:	2309      	movs	r3, #9
 8001634:	e1cf      	b.n	80019d6 <packetRead+0xa4e>
					}else{
						return CMD_ERROR;
 8001636:	2316      	movs	r3, #22
 8001638:	e1cd      	b.n	80019d6 <packetRead+0xa4e>
				break;			

				// Setting
				case CMD_SETTING:
				{
					if (length == 4){ // 2 byte configure + 2 byte define
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	2b04      	cmp	r3, #4
 800163e:	d130      	bne.n	80016a2 <packetRead+0x71a>
						uint8_t mode_traject;
						uint8_t mode_coordinate;
						temp_pointer = 2;
 8001640:	2302      	movs	r3, #2
 8001642:	62fb      	str	r3, [r7, #44]	; 0x2c
						mode_coordinate = message[temp_pointer++];
 8001644:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001646:	1c5a      	adds	r2, r3, #1
 8001648:	62fa      	str	r2, [r7, #44]	; 0x2c
 800164a:	461a      	mov	r2, r3
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	4413      	add	r3, r2
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	757b      	strb	r3, [r7, #21]
						mode_traject = message[temp_pointer];
 8001654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001656:	68fa      	ldr	r2, [r7, #12]
 8001658:	4413      	add	r3, r2
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	753b      	strb	r3, [r7, #20]

						if (mode_coordinate == DUTY_COORDINATES_ABS) {
 800165e:	7d7b      	ldrb	r3, [r7, #21]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d103      	bne.n	800166c <packetRead+0x6e4>
							duty_cmd->coordinate_type = DUTY_COORDINATES_ABS;
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	2200      	movs	r2, #0
 8001668:	731a      	strb	r2, [r3, #12]
 800166a:	e008      	b.n	800167e <packetRead+0x6f6>
						} else if (mode_coordinate == DUTY_COORDINATES_REL) {
 800166c:	7d7b      	ldrb	r3, [r7, #21]
 800166e:	2b01      	cmp	r3, #1
 8001670:	d103      	bne.n	800167a <packetRead+0x6f2>
							duty_cmd->coordinate_type = DUTY_COORDINATES_REL;
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	2201      	movs	r2, #1
 8001676:	731a      	strb	r2, [r3, #12]
 8001678:	e001      	b.n	800167e <packetRead+0x6f6>
						} else {
							return CMD_ERROR;
 800167a:	2316      	movs	r3, #22
 800167c:	e1ab      	b.n	80019d6 <packetRead+0xa4e>
						}

						if (mode_traject == DUTY_TRAJECTORY_LSPB) {
 800167e:	7d3b      	ldrb	r3, [r7, #20]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d103      	bne.n	800168c <packetRead+0x704>
							duty_cmd->trajec_type = DUTY_TRAJECTORY_LSPB;
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	2200      	movs	r2, #0
 8001688:	741a      	strb	r2, [r3, #16]
 800168a:	e008      	b.n	800169e <packetRead+0x716>
						} else if (mode_traject == DUTY_TRAJECTORY_SCURVE) {
 800168c:	7d3b      	ldrb	r3, [r7, #20]
 800168e:	2b01      	cmp	r3, #1
 8001690:	d103      	bne.n	800169a <packetRead+0x712>
							duty_cmd->trajec_type = DUTY_TRAJECTORY_SCURVE;
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	2201      	movs	r2, #1
 8001696:	741a      	strb	r2, [r3, #16]
 8001698:	e001      	b.n	800169e <packetRead+0x716>
						} else {
							return CMD_ERROR;
 800169a:	2316      	movs	r3, #22
 800169c:	e19b      	b.n	80019d6 <packetRead+0xa4e>
						}
						return CMD_SETTING;
 800169e:	230a      	movs	r3, #10
 80016a0:	e199      	b.n	80019d6 <packetRead+0xa4e>
					}else{
						return CMD_ERROR;
 80016a2:	2316      	movs	r3, #22
 80016a4:	e197      	b.n	80019d6 <packetRead+0xa4e>
				break;

				// Change method
				case CMD_METHOD_CHANGE:
				{
					if(length == 3){ // 1 byte configure + 2 byte define
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	2b03      	cmp	r3, #3
 80016aa:	d130      	bne.n	800170e <packetRead+0x786>
						uint8_t method;
						temp_pointer = 2;
 80016ac:	2302      	movs	r3, #2
 80016ae:	62fb      	str	r3, [r7, #44]	; 0x2c
						method = message[temp_pointer];
 80016b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016b2:	68fa      	ldr	r2, [r7, #12]
 80016b4:	4413      	add	r3, r2
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	75bb      	strb	r3, [r7, #22]
						if (SCARA_METHOD_MANUAL == method) {
 80016ba:	7dbb      	ldrb	r3, [r7, #22]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d103      	bne.n	80016c8 <packetRead+0x740>
							duty_cmd->robot_method = SCARA_METHOD_MANUAL;
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	2200      	movs	r2, #0
 80016c4:	705a      	strb	r2, [r3, #1]
 80016c6:	e01d      	b.n	8001704 <packetRead+0x77c>
						} else if (SCARA_METHOD_SEMI_AUTO == method) {
 80016c8:	7dbb      	ldrb	r3, [r7, #22]
 80016ca:	2b01      	cmp	r3, #1
 80016cc:	d103      	bne.n	80016d6 <packetRead+0x74e>
							duty_cmd->robot_method = SCARA_METHOD_SEMI_AUTO;
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	2201      	movs	r2, #1
 80016d2:	705a      	strb	r2, [r3, #1]
 80016d4:	e016      	b.n	8001704 <packetRead+0x77c>
						} else if (SCARA_METHOD_GCODE == method) {
 80016d6:	7dbb      	ldrb	r3, [r7, #22]
 80016d8:	2b02      	cmp	r3, #2
 80016da:	d103      	bne.n	80016e4 <packetRead+0x75c>
							duty_cmd->robot_method = SCARA_METHOD_GCODE;
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	2202      	movs	r2, #2
 80016e0:	705a      	strb	r2, [r3, #1]
 80016e2:	e00f      	b.n	8001704 <packetRead+0x77c>
						}else if(SCARA_METHOD_TEST == method){
 80016e4:	7dbb      	ldrb	r3, [r7, #22]
 80016e6:	2b03      	cmp	r3, #3
 80016e8:	d103      	bne.n	80016f2 <packetRead+0x76a>
							duty_cmd->robot_method = SCARA_METHOD_TEST;
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	2203      	movs	r2, #3
 80016ee:	705a      	strb	r2, [r3, #1]
 80016f0:	e008      	b.n	8001704 <packetRead+0x77c>
						}else if(SCARA_METHOD_PICK_AND_PLACE == method){
 80016f2:	7dbb      	ldrb	r3, [r7, #22]
 80016f4:	2b04      	cmp	r3, #4
 80016f6:	d103      	bne.n	8001700 <packetRead+0x778>
							duty_cmd->robot_method = SCARA_METHOD_PICK_AND_PLACE;
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	2204      	movs	r2, #4
 80016fc:	705a      	strb	r2, [r3, #1]
 80016fe:	e001      	b.n	8001704 <packetRead+0x77c>
						}else {
							return CMD_ERROR;
 8001700:	2316      	movs	r3, #22
 8001702:	e168      	b.n	80019d6 <packetRead+0xa4e>
						}
						duty_cmd->change_method = TRUE;
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	2201      	movs	r2, #1
 8001708:	701a      	strb	r2, [r3, #0]
						return CMD_METHOD_CHANGE;
 800170a:	230b      	movs	r3, #11
 800170c:	e163      	b.n	80019d6 <packetRead+0xa4e>
					}else{
						return CMD_ERROR;
 800170e:	2316      	movs	r3, #22
 8001710:	e161      	b.n	80019d6 <packetRead+0xa4e>
				break;

				// Set manual key
				case CMD_KEYBOARD:
				{
					if(length == 3){ // 1 byte output value + 2 byte define
 8001712:	68bb      	ldr	r3, [r7, #8]
 8001714:	2b03      	cmp	r3, #3
 8001716:	d10f      	bne.n	8001738 <packetRead+0x7b0>
						int temp_pointer = 2;
 8001718:	2302      	movs	r3, #2
 800171a:	61fb      	str	r3, [r7, #28]
						duty_cmd->keyboard = (SCARA_KeyTypeDef)message[temp_pointer];
 800171c:	69fb      	ldr	r3, [r7, #28]
 800171e:	68fa      	ldr	r2, [r7, #12]
 8001720:	4413      	add	r3, r2
 8001722:	781a      	ldrb	r2, [r3, #0]
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	70da      	strb	r2, [r3, #3]
						duty_cmd->robot_method = SCARA_METHOD_MANUAL;
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	2200      	movs	r2, #0
 800172c:	705a      	strb	r2, [r3, #1]
						duty_cmd->change_method = FALSE;
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	2200      	movs	r2, #0
 8001732:	701a      	strb	r2, [r3, #0]
						return CMD_KEYBOARD;
 8001734:	2314      	movs	r3, #20
 8001736:	e14e      	b.n	80019d6 <packetRead+0xa4e>
					}else{
						return CMD_ERROR;
 8001738:	2316      	movs	r3, #22
 800173a:	e14c      	b.n	80019d6 <packetRead+0xa4e>
				break;

				// Set manual key speed
				case CMD_KEY_SPEED:
				{
					if(length == 3){ // 1 byte key value + 2 byte define
 800173c:	68bb      	ldr	r3, [r7, #8]
 800173e:	2b03      	cmp	r3, #3
 8001740:	d116      	bne.n	8001770 <packetRead+0x7e8>
						int temp_pointer = 2;
 8001742:	2302      	movs	r3, #2
 8001744:	627b      	str	r3, [r7, #36]	; 0x24
						int32_t speed = (int32_t)message[temp_pointer];
 8001746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001748:	68fa      	ldr	r2, [r7, #12]
 800174a:	4413      	add	r3, r2
 800174c:	781b      	ldrb	r3, [r3, #0]
 800174e:	623b      	str	r3, [r7, #32]
						// check limit
						if ((speed < SHIFT_SPEED_MIN) || (speed > SHIFT_SPEED_MAX)) {
 8001750:	6a3b      	ldr	r3, [r7, #32]
 8001752:	2b00      	cmp	r3, #0
 8001754:	dd02      	ble.n	800175c <packetRead+0x7d4>
 8001756:	6a3b      	ldr	r3, [r7, #32]
 8001758:	2b0e      	cmp	r3, #14
 800175a:	dd01      	ble.n	8001760 <packetRead+0x7d8>
							return CMD_ERROR;
 800175c:	2316      	movs	r3, #22
 800175e:	e13a      	b.n	80019d6 <packetRead+0xa4e>
						}
						duty_cmd->key_speed = speed;
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	6a3a      	ldr	r2, [r7, #32]
 8001764:	605a      	str	r2, [r3, #4]
						current_key_speed1 = speed;
 8001766:	4a5b      	ldr	r2, [pc, #364]	; (80018d4 <packetRead+0x94c>)
 8001768:	6a3b      	ldr	r3, [r7, #32]
 800176a:	6013      	str	r3, [r2, #0]
						return CMD_KEY_SPEED;
 800176c:	2315      	movs	r3, #21
 800176e:	e132      	b.n	80019d6 <packetRead+0xa4e>
					}else{
						return CMD_ERROR;
 8001770:	2316      	movs	r3, #22
 8001772:	e130      	b.n	80019d6 <packetRead+0xa4e>
				break;

				// Set test mode
				case CMD_MOTOR_TEST:
				{
					if(length == 3){ // 1byte key mode + 2 byte define
 8001774:	68bb      	ldr	r3, [r7, #8]
 8001776:	2b03      	cmp	r3, #3
 8001778:	d117      	bne.n	80017aa <packetRead+0x822>
						int temp_pointer = 2;
 800177a:	2302      	movs	r3, #2
 800177c:	61bb      	str	r3, [r7, #24]
						uint8_t test_key = message[temp_pointer];
 800177e:	69bb      	ldr	r3, [r7, #24]
 8001780:	68fa      	ldr	r2, [r7, #12]
 8001782:	4413      	add	r3, r2
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	75fb      	strb	r3, [r7, #23]
						if(test_key < 0 || test_key > 8){
 8001788:	7dfb      	ldrb	r3, [r7, #23]
 800178a:	2b08      	cmp	r3, #8
 800178c:	d901      	bls.n	8001792 <packetRead+0x80a>
							return CMD_ERROR;
 800178e:	2316      	movs	r3, #22
 8001790:	e121      	b.n	80019d6 <packetRead+0xa4e>
						}
						duty_cmd->test_key = test_key;
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	7dfa      	ldrb	r2, [r7, #23]
 8001796:	f883 21b8 	strb.w	r2, [r3, #440]	; 0x1b8
						duty_cmd->robot_method = SCARA_METHOD_TEST;	
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	2203      	movs	r2, #3
 800179e:	705a      	strb	r2, [r3, #1]
						duty_cmd->change_method = FALSE;
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	2200      	movs	r2, #0
 80017a4:	701a      	strb	r2, [r3, #0]
						return CMD_MOTOR_TEST;
 80017a6:	230c      	movs	r3, #12
 80017a8:	e115      	b.n	80019d6 <packetRead+0xa4e>
					}else{
						return CMD_ERROR;
 80017aa:	2316      	movs	r3, #22
 80017ac:	e113      	b.n	80019d6 <packetRead+0xa4e>
				}
				break;

				case CMD_OBJECT_DETECTED:
				{
					if (length == 15){ // 3 int32_t number + 1 byte object type + 2 define byte
 80017ae:	68bb      	ldr	r3, [r7, #8]
 80017b0:	2b0f      	cmp	r3, #15
 80017b2:	d16a      	bne.n	800188a <packetRead+0x902>
						temp_pointer = -2;
 80017b4:	f06f 0301 	mvn.w	r3, #1
 80017b8:	62fb      	str	r3, [r7, #44]	; 0x2c
						duty_cmd->target_point.x = (double)(*(int32_t*)(&message[temp_pointer+=4]))*COR_INVERSE_SCALE;
 80017ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017bc:	3304      	adds	r3, #4
 80017be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017c2:	68fa      	ldr	r2, [r7, #12]
 80017c4:	4413      	add	r3, r2
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7fe feab 	bl	8000524 <__aeabi_i2d>
 80017ce:	a33e      	add	r3, pc, #248	; (adr r3, 80018c8 <packetRead+0x940>)
 80017d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017d4:	f7fe ff10 	bl	80005f8 <__aeabi_dmul>
 80017d8:	4603      	mov	r3, r0
 80017da:	460c      	mov	r4, r1
 80017dc:	683a      	ldr	r2, [r7, #0]
 80017de:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
						duty_cmd->target_point.y = (double)(*(int32_t*)(&message[temp_pointer+=4]))*COR_INVERSE_SCALE;
 80017e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017e4:	3304      	adds	r3, #4
 80017e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017ea:	68fa      	ldr	r2, [r7, #12]
 80017ec:	4413      	add	r3, r2
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7fe fe97 	bl	8000524 <__aeabi_i2d>
 80017f6:	a334      	add	r3, pc, #208	; (adr r3, 80018c8 <packetRead+0x940>)
 80017f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017fc:	f7fe fefc 	bl	80005f8 <__aeabi_dmul>
 8001800:	4603      	mov	r3, r0
 8001802:	460c      	mov	r4, r1
 8001804:	683a      	ldr	r2, [r7, #0]
 8001806:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
						//duty_cmd->target_point.z = (double)(*(int32_t*)(&message[temp_pointer+=4]))*COR_INVERSE_SCALE;
						duty_cmd->target_point.roll = (double)(*(int32_t*)(&message[temp_pointer+=4]))*COR_INVERSE_SCALE;
 800180a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800180c:	3304      	adds	r3, #4
 800180e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001812:	68fa      	ldr	r2, [r7, #12]
 8001814:	4413      	add	r3, r2
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4618      	mov	r0, r3
 800181a:	f7fe fe83 	bl	8000524 <__aeabi_i2d>
 800181e:	a32a      	add	r3, pc, #168	; (adr r3, 80018c8 <packetRead+0x940>)
 8001820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001824:	f7fe fee8 	bl	80005f8 <__aeabi_dmul>
 8001828:	4603      	mov	r3, r0
 800182a:	460c      	mov	r4, r1
 800182c:	683a      	ldr	r2, [r7, #0]
 800182e:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88
						duty_cmd->target_point.object_type = message[temp_pointer+=4];
 8001832:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001834:	3304      	adds	r3, #4
 8001836:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800183a:	68fa      	ldr	r2, [r7, #12]
 800183c:	4413      	add	r3, r2
 800183e:	781a      	ldrb	r2, [r3, #0]
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
						duty_cmd->target_point.t = (double)(TIM2->CNT);
 8001846:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800184a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800184c:	4618      	mov	r0, r3
 800184e:	f7fe fe59 	bl	8000504 <__aeabi_ui2d>
 8001852:	4603      	mov	r3, r0
 8001854:	460c      	mov	r4, r1
 8001856:	683a      	ldr	r2, [r7, #0]
 8001858:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
						duty_cmd->modeInit_type = DUTY_MODE_INIT_QVT;
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	2201      	movs	r2, #1
 8001860:	745a      	strb	r2, [r3, #17]
						duty_cmd->path_type = DUTY_PATH_LINE;
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	2200      	movs	r2, #0
 8001866:	739a      	strb	r2, [r3, #14]
						duty_cmd->space_type = DUTY_SPACE_TASK;
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	2200      	movs	r2, #0
 800186c:	735a      	strb	r2, [r3, #13]
						duty_cmd->coordinate_type = DUTY_COORDINATES_ABS;
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	2200      	movs	r2, #0
 8001872:	731a      	strb	r2, [r3, #12]
						duty_cmd->trajec_type = DUTY_TRAJECTORY_LSPB;
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	2200      	movs	r2, #0
 8001878:	741a      	strb	r2, [r3, #16]
					}else{
						return CMD_ERROR;
					}
					duty_cmd->robot_method = SCARA_METHOD_PICK_AND_PLACE;
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	2204      	movs	r2, #4
 800187e:	705a      	strb	r2, [r3, #1]
					duty_cmd->change_method = FALSE;
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	2200      	movs	r2, #0
 8001884:	701a      	strb	r2, [r3, #0]
					return CMD_OBJECT_DETECTED;
 8001886:	2318      	movs	r3, #24
 8001888:	e0a5      	b.n	80019d6 <packetRead+0xa4e>
						return CMD_ERROR;
 800188a:	2316      	movs	r3, #22
 800188c:	e0a3      	b.n	80019d6 <packetRead+0xa4e>
				}
				break;

				case CMD_SETUP_CONVEYOR_SPEED:
				{
					if (length == 6) { // 1 int32_t number + 2 define byte
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	2b06      	cmp	r3, #6
 8001892:	d114      	bne.n	80018be <packetRead+0x936>
						temp_pointer = 2;
 8001894:	2302      	movs	r3, #2
 8001896:	62fb      	str	r3, [r7, #44]	; 0x2c
						conveyor_speed = (double)(*(int32_t*)(&message[temp_pointer]))*COR_INVERSE_SCALE;
 8001898:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800189a:	68fa      	ldr	r2, [r7, #12]
 800189c:	4413      	add	r3, r2
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4618      	mov	r0, r3
 80018a2:	f7fe fe3f 	bl	8000524 <__aeabi_i2d>
 80018a6:	a308      	add	r3, pc, #32	; (adr r3, 80018c8 <packetRead+0x940>)
 80018a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ac:	f7fe fea4 	bl	80005f8 <__aeabi_dmul>
 80018b0:	4603      	mov	r3, r0
 80018b2:	460c      	mov	r4, r1
 80018b4:	4a08      	ldr	r2, [pc, #32]	; (80018d8 <packetRead+0x950>)
 80018b6:	e9c2 3400 	strd	r3, r4, [r2]
						return CMD_SETUP_CONVEYOR_SPEED;
 80018ba:	2319      	movs	r3, #25
 80018bc:	e08b      	b.n	80019d6 <packetRead+0xa4e>
					}else{
						return CMD_ERROR;
 80018be:	2316      	movs	r3, #22
 80018c0:	e089      	b.n	80019d6 <packetRead+0xa4e>
 80018c2:	bf00      	nop
 80018c4:	f3af 8000 	nop.w
 80018c8:	a0000000 	.word	0xa0000000
 80018cc:	3eb0c6f7 	.word	0x3eb0c6f7
 80018d0:	2000ab44 	.word	0x2000ab44
 80018d4:	20000000 	.word	0x20000000
 80018d8:	20000ba0 	.word	0x20000ba0
					}
				}
				break;
				case CMD_GCODE_CONFIGURE:
				{
					if(length == 18) { // 4 int32_t number + 2 define byte
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	2b12      	cmp	r3, #18
 80018e0:	d154      	bne.n	800198c <packetRead+0xa04>
						temp_pointer = -2;
 80018e2:	f06f 0301 	mvn.w	r3, #1
 80018e6:	62fb      	str	r3, [r7, #44]	; 0x2c
						offset_x = 	(double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 80018e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018ea:	3304      	adds	r3, #4
 80018ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018f0:	68fa      	ldr	r2, [r7, #12]
 80018f2:	4413      	add	r3, r2
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7fe fe14 	bl	8000524 <__aeabi_i2d>
 80018fc:	a338      	add	r3, pc, #224	; (adr r3, 80019e0 <packetRead+0xa58>)
 80018fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001902:	f7fe fe79 	bl	80005f8 <__aeabi_dmul>
 8001906:	4603      	mov	r3, r0
 8001908:	460c      	mov	r4, r1
 800190a:	4a37      	ldr	r2, [pc, #220]	; (80019e8 <packetRead+0xa60>)
 800190c:	e9c2 3400 	strd	r3, r4, [r2]
						offset_y = 	(double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 8001910:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001912:	3304      	adds	r3, #4
 8001914:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001916:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001918:	68fa      	ldr	r2, [r7, #12]
 800191a:	4413      	add	r3, r2
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4618      	mov	r0, r3
 8001920:	f7fe fe00 	bl	8000524 <__aeabi_i2d>
 8001924:	a32e      	add	r3, pc, #184	; (adr r3, 80019e0 <packetRead+0xa58>)
 8001926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800192a:	f7fe fe65 	bl	80005f8 <__aeabi_dmul>
 800192e:	4603      	mov	r3, r0
 8001930:	460c      	mov	r4, r1
 8001932:	4a2e      	ldr	r2, [pc, #184]	; (80019ec <packetRead+0xa64>)
 8001934:	e9c2 3400 	strd	r3, r4, [r2]
						offset_z = 	(double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 8001938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800193a:	3304      	adds	r3, #4
 800193c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800193e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001940:	68fa      	ldr	r2, [r7, #12]
 8001942:	4413      	add	r3, r2
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4618      	mov	r0, r3
 8001948:	f7fe fdec 	bl	8000524 <__aeabi_i2d>
 800194c:	a324      	add	r3, pc, #144	; (adr r3, 80019e0 <packetRead+0xa58>)
 800194e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001952:	f7fe fe51 	bl	80005f8 <__aeabi_dmul>
 8001956:	4603      	mov	r3, r0
 8001958:	460c      	mov	r4, r1
 800195a:	4a25      	ldr	r2, [pc, #148]	; (80019f0 <packetRead+0xa68>)
 800195c:	e9c2 3400 	strd	r3, r4, [r2]
						roll_angle =(double)B2I(temp_pointer+=4)*COR_INVERSE_SCALE;
 8001960:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001962:	3304      	adds	r3, #4
 8001964:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001966:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001968:	68fa      	ldr	r2, [r7, #12]
 800196a:	4413      	add	r3, r2
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4618      	mov	r0, r3
 8001970:	f7fe fdd8 	bl	8000524 <__aeabi_i2d>
 8001974:	a31a      	add	r3, pc, #104	; (adr r3, 80019e0 <packetRead+0xa58>)
 8001976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800197a:	f7fe fe3d 	bl	80005f8 <__aeabi_dmul>
 800197e:	4603      	mov	r3, r0
 8001980:	460c      	mov	r4, r1
 8001982:	4a1c      	ldr	r2, [pc, #112]	; (80019f4 <packetRead+0xa6c>)
 8001984:	e9c2 3400 	strd	r3, r4, [r2]
						return CMD_GCODE_CONFIGURE;
 8001988:	2311      	movs	r3, #17
 800198a:	e024      	b.n	80019d6 <packetRead+0xa4e>
					}else{
						return CMD_ERROR;
 800198c:	2316      	movs	r3, #22
 800198e:	e022      	b.n	80019d6 <packetRead+0xa4e>
					}
				}
				break;
				case CMD_GCODE_RUN:
				{
					duty_cmd->robot_method = SCARA_METHOD_GCODE;
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	2202      	movs	r2, #2
 8001994:	705a      	strb	r2, [r3, #1]
					duty_cmd->change_method = FALSE;
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	2200      	movs	r2, #0
 800199a:	701a      	strb	r2, [r3, #0]
					return CMD_GCODE_RUN;
 800199c:	2313      	movs	r3, #19
 800199e:	e01a      	b.n	80019d6 <packetRead+0xa4e>
				}
				break;
				case CMD_GCODE_STOP:
				{
					duty_cmd->robot_method = SCARA_METHOD_GCODE;
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	2202      	movs	r2, #2
 80019a4:	705a      	strb	r2, [r3, #1]
					duty_cmd->change_method = FALSE;
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	2200      	movs	r2, #0
 80019aa:	701a      	strb	r2, [r3, #0]
					return CMD_GCODE_STOP;
 80019ac:	230d      	movs	r3, #13
 80019ae:	e012      	b.n	80019d6 <packetRead+0xa4e>
				}
				break;
				case CMD_GCODE_PAUSE:
				{
					duty_cmd->robot_method = SCARA_METHOD_GCODE;
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	2202      	movs	r2, #2
 80019b4:	705a      	strb	r2, [r3, #1]
					duty_cmd->change_method = FALSE;
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	2200      	movs	r2, #0
 80019ba:	701a      	strb	r2, [r3, #0]
					return CMD_GCODE_PAUSE;
 80019bc:	230e      	movs	r3, #14
 80019be:	e00a      	b.n	80019d6 <packetRead+0xa4e>
				}
				break;
				case CMD_GCODE_RESUME:
				{
					duty_cmd->robot_method = SCARA_METHOD_GCODE;
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	2202      	movs	r2, #2
 80019c4:	705a      	strb	r2, [r3, #1]
					duty_cmd->change_method = FALSE;
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	2200      	movs	r2, #0
 80019ca:	701a      	strb	r2, [r3, #0]
					return CMD_GCODE_RESUME;
 80019cc:	2312      	movs	r3, #18
 80019ce:	e002      	b.n	80019d6 <packetRead+0xa4e>
				}
				break;
				//Unknow command id
				default:
				{
					return CMD_ERROR;
 80019d0:	2316      	movs	r3, #22
 80019d2:	e000      	b.n	80019d6 <packetRead+0xa4e>
        break;

        //unknow protocol id
        default:
        {
            return PROTOCOL_ERROR;
 80019d4:	2317      	movs	r3, #23
        }
    }
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	3734      	adds	r7, #52	; 0x34
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd90      	pop	{r4, r7, pc}
 80019de:	bf00      	nop
 80019e0:	a0000000 	.word	0xa0000000
 80019e4:	3eb0c6f7 	.word	0x3eb0c6f7
 80019e8:	20004d78 	.word	0x20004d78
 80019ec:	2000ab50 	.word	0x2000ab50
 80019f0:	2000ab48 	.word	0x2000ab48
 80019f4:	20004d70 	.word	0x20004d70

080019f8 <commandReply>:

Robot_RespondTypedef	commandReply	(Robot_CommandTypedef cmd_type,
										DUTY_Command_TypeDef duty_cmd,
										uint8_t *detail, int32_t *detail_length) {
 80019f8:	b082      	sub	sp, #8
 80019fa:	b580      	push	{r7, lr}
 80019fc:	b0e2      	sub	sp, #392	; 0x188
 80019fe:	af2e      	add	r7, sp, #184	; 0xb8
 8001a00:	4601      	mov	r1, r0
 8001a02:	f107 00d8 	add.w	r0, r7, #216	; 0xd8
 8001a06:	e880 000c 	stmia.w	r0, {r2, r3}
 8001a0a:	460b      	mov	r3, r1
 8001a0c:	71fb      	strb	r3, [r7, #7]
	Robot_RespondTypedef ret;

	switch(cmd_type) {
 8001a0e:	79fb      	ldrb	r3, [r7, #7]
 8001a10:	2b1a      	cmp	r3, #26
 8001a12:	f200 81b7 	bhi.w	8001d84 <commandReply+0x38c>
 8001a16:	a201      	add	r2, pc, #4	; (adr r2, 8001a1c <commandReply+0x24>)
 8001a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a1c:	08001a89 	.word	0x08001a89
 8001a20:	08001a89 	.word	0x08001a89
 8001a24:	08001a89 	.word	0x08001a89
 8001a28:	08001a89 	.word	0x08001a89
 8001a2c:	08001a89 	.word	0x08001a89
 8001a30:	08001a89 	.word	0x08001a89
 8001a34:	08001a89 	.word	0x08001a89
 8001a38:	08001a91 	.word	0x08001a91
 8001a3c:	08001b0b 	.word	0x08001b0b
 8001a40:	08001b3f 	.word	0x08001b3f
 8001a44:	08001bd5 	.word	0x08001bd5
 8001a48:	08001cb1 	.word	0x08001cb1
 8001a4c:	08001a89 	.word	0x08001a89
 8001a50:	08001d13 	.word	0x08001d13
 8001a54:	08001d13 	.word	0x08001d13
 8001a58:	08001d13 	.word	0x08001d13
 8001a5c:	08001d13 	.word	0x08001d13
 8001a60:	08001cf1 	.word	0x08001cf1
 8001a64:	08001d13 	.word	0x08001d13
 8001a68:	08001d13 	.word	0x08001d13
 8001a6c:	08001d1b 	.word	0x08001d1b
 8001a70:	08001d23 	.word	0x08001d23
 8001a74:	08001d63 	.word	0x08001d63
 8001a78:	08001d85 	.word	0x08001d85
 8001a7c:	08001a89 	.word	0x08001a89
 8001a80:	08001ca9 	.word	0x08001ca9
 8001a84:	08001cb9 	.word	0x08001cb9
	case CMD_MOTOR_TEST:
	case CMD_MOVE_CIRCLE:
	case CMD_MOVE_JOINT:
	case CMD_OBJECT_DETECTED:
	case CMD_ROTATE_SINGLE:
		ret = RPD_DUTY;
 8001a88:	2309      	movs	r3, #9
 8001a8a:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		break;
 8001a8e:	e189      	b.n	8001da4 <commandReply+0x3ac>
	case CMD_OUTPUT:
		{
			if (1 == duty_cmd.sub_para_int) {
 8001a90:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d110      	bne.n	8001aba <commandReply+0xc2>
				scaraSetOutput(1);
 8001a98:	2001      	movs	r0, #1
 8001a9a:	f008 feb1 	bl	800a800 <scaraSetOutput>
				// strcpy( (char *)detail, "Output ON");
				// detail_length += 9;
				detail[(*detail_length)++] = OUTPUT_ON;
 8001a9e:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	1c59      	adds	r1, r3, #1
 8001aa6:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8001aaa:	6011      	str	r1, [r2, #0]
 8001aac:	461a      	mov	r2, r3
 8001aae:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8001ab2:	4413      	add	r3, r2
 8001ab4:	220d      	movs	r2, #13
 8001ab6:	701a      	strb	r2, [r3, #0]
 8001ab8:	e023      	b.n	8001b02 <commandReply+0x10a>
			} else if (0 == duty_cmd.sub_para_int) {
 8001aba:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d110      	bne.n	8001ae4 <commandReply+0xec>
				scaraSetOutput(0);
 8001ac2:	2000      	movs	r0, #0
 8001ac4:	f008 fe9c 	bl	800a800 <scaraSetOutput>
				detail[(*detail_length)++] = OUTPUT_OFF;
 8001ac8:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	1c59      	adds	r1, r3, #1
 8001ad0:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8001ad4:	6011      	str	r1, [r2, #0]
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8001adc:	4413      	add	r3, r2
 8001ade:	220e      	movs	r2, #14
 8001ae0:	701a      	strb	r2, [r3, #0]
 8001ae2:	e00e      	b.n	8001b02 <commandReply+0x10a>
			} else {
				// strcpy( (char *)detail, "Wrong Value");
				// detail_length += 11;
				detail[(*detail_length)++] = WRONG_OUTPUT_VALUE ;
 8001ae4:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	1c59      	adds	r1, r3, #1
 8001aec:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8001af0:	6011      	str	r1, [r2, #0]
 8001af2:	461a      	mov	r2, r3
 8001af4:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8001af8:	4413      	add	r3, r2
 8001afa:	220f      	movs	r2, #15
 8001afc:	701a      	strb	r2, [r3, #0]
				return RPD_ERROR;
 8001afe:	2307      	movs	r3, #7
 8001b00:	e152      	b.n	8001da8 <commandReply+0x3b0>
			}
			ret = RPD_OK;
 8001b02:	2308      	movs	r3, #8
 8001b04:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		}
		break;
 8001b08:	e14c      	b.n	8001da4 <commandReply+0x3ac>
	case CMD_READ_STATUS:
		{
			SCARA_ModeTypeDef		current_mode;
			SCARA_DutyStateTypeDef 	current_state;
			current_mode	 = scaraGetMode();
 8001b0a:	f008 fedb 	bl	800a8c4 <scaraGetMode>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	f887 30ce 	strb.w	r3, [r7, #206]	; 0xce
			current_state	 = scaraGetDutyState();
 8001b14:	f008 feee 	bl	800a8f4 <scaraGetDutyState>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	f887 30cd 	strb.w	r3, [r7, #205]	; 0xcd
			if ( SCARA_MODE_DUTY == current_mode && SCARA_DUTY_STATE_READY == current_state) {
 8001b1e:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 8001b22:	2b02      	cmp	r3, #2
 8001b24:	d107      	bne.n	8001b36 <commandReply+0x13e>
 8001b26:	f897 30cd 	ldrb.w	r3, [r7, #205]	; 0xcd
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d103      	bne.n	8001b36 <commandReply+0x13e>
				ret = RPD_IDLE;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
			} else {
				ret = RPD_BUSY;
			}
		}
		break;
 8001b34:	e136      	b.n	8001da4 <commandReply+0x3ac>
				ret = RPD_BUSY;
 8001b36:	2301      	movs	r3, #1
 8001b38:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		break;
 8001b3c:	e132      	b.n	8001da4 <commandReply+0x3ac>
	case CMD_READ_POSITION:
		{
			SCARA_PositionTypeDef position;
			if(position_type == REAL_POSITION_DATA || position_type == REAL_POSITION_DATA_PLUS_UPDATE){
 8001b3e:	4b9e      	ldr	r3, [pc, #632]	; (8001db8 <commandReply+0x3c0>)
 8001b40:	781b      	ldrb	r3, [r3, #0]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d003      	beq.n	8001b4e <commandReply+0x156>
 8001b46:	4b9c      	ldr	r3, [pc, #624]	; (8001db8 <commandReply+0x3c0>)
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	2b01      	cmp	r3, #1
 8001b4c:	d113      	bne.n	8001b76 <commandReply+0x17e>
				lowlayer_readTruePosition(&position);
 8001b4e:	f107 0308 	add.w	r3, r7, #8
 8001b52:	4618      	mov	r0, r3
 8001b54:	f003 f8b8 	bl	8004cc8 <lowlayer_readTruePosition>
				kinematicForward(&position);
 8001b58:	f107 0308 	add.w	r3, r7, #8
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f002 f98f 	bl	8003e80 <kinematicForward>
				if(position_type == REAL_POSITION_DATA_PLUS_UPDATE){
 8001b62:	4b95      	ldr	r3, [pc, #596]	; (8001db8 <commandReply+0x3c0>)
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	2b01      	cmp	r3, #1
 8001b68:	d11e      	bne.n	8001ba8 <commandReply+0x1b0>
					scaraUpdatePosition(&position);
 8001b6a:	f107 0308 	add.w	r3, r7, #8
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f008 fe98 	bl	800a8a4 <scaraUpdatePosition>
				if(position_type == REAL_POSITION_DATA_PLUS_UPDATE){
 8001b74:	e018      	b.n	8001ba8 <commandReply+0x1b0>
				}
			}else if(position_type == ESTIMATE_POSITION_DATA){
 8001b76:	4b90      	ldr	r3, [pc, #576]	; (8001db8 <commandReply+0x3c0>)
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	2b02      	cmp	r3, #2
 8001b7c:	d105      	bne.n	8001b8a <commandReply+0x192>
				scaraGetPosition(&position);
 8001b7e:	f107 0308 	add.w	r3, r7, #8
 8001b82:	4618      	mov	r0, r3
 8001b84:	f008 fe7e 	bl	800a884 <scaraGetPosition>
 8001b88:	e00e      	b.n	8001ba8 <commandReply+0x1b0>
			}else{
				detail[(*detail_length)++] = WRONG_READ_POSITION_TYPE;
 8001b8a:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	1c59      	adds	r1, r3, #1
 8001b92:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8001b96:	6011      	str	r1, [r2, #0]
 8001b98:	461a      	mov	r2, r3
 8001b9a:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8001b9e:	4413      	add	r3, r2
 8001ba0:	2210      	movs	r2, #16
 8001ba2:	701a      	strb	r2, [r3, #0]
				return RPD_ERROR;
 8001ba4:	2307      	movs	r3, #7
 8001ba6:	e0ff      	b.n	8001da8 <commandReply+0x3b0>
			}
			*detail_length = scaraPosition_packaging(detail, position);
 8001ba8:	4668      	mov	r0, sp
 8001baa:	f107 0310 	add.w	r3, r7, #16
 8001bae:	22b8      	movs	r2, #184	; 0xb8
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	f014 f9bb 	bl	8015f2c <memcpy>
 8001bb6:	f107 0308 	add.w	r3, r7, #8
 8001bba:	cb0c      	ldmia	r3, {r2, r3}
 8001bbc:	f8d7 0298 	ldr.w	r0, [r7, #664]	; 0x298
 8001bc0:	f008 fece 	bl	800a960 <scaraPosition_packaging>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8001bca:	601a      	str	r2, [r3, #0]
			ret =  RPD_POSITION;
 8001bcc:	2302      	movs	r3, #2
 8001bce:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		}
		break;
 8001bd2:	e0e7      	b.n	8001da4 <commandReply+0x3ac>
	case CMD_SETTING:
		if ( DUTY_COORDINATES_ABS == duty_cmd.coordinate_type) {
 8001bd4:	f897 30e4 	ldrb.w	r3, [r7, #228]	; 0xe4
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d10d      	bne.n	8001bf8 <commandReply+0x200>
			// strcpy( (char *)detail, "ABSOLUTE.");
			// detail_length += 9;
			detail[(*detail_length)++] = ABSOLUTE;
 8001bdc:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	1c59      	adds	r1, r3, #1
 8001be4:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8001be8:	6011      	str	r1, [r2, #0]
 8001bea:	461a      	mov	r2, r3
 8001bec:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8001bf0:	4413      	add	r3, r2
 8001bf2:	2211      	movs	r2, #17
 8001bf4:	701a      	strb	r2, [r3, #0]
 8001bf6:	e020      	b.n	8001c3a <commandReply+0x242>
		} else if ( DUTY_COORDINATES_REL == duty_cmd.coordinate_type) {
 8001bf8:	f897 30e4 	ldrb.w	r3, [r7, #228]	; 0xe4
 8001bfc:	2b01      	cmp	r3, #1
 8001bfe:	d10d      	bne.n	8001c1c <commandReply+0x224>
			detail[(*detail_length)++] = RELATIVE;
 8001c00:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	1c59      	adds	r1, r3, #1
 8001c08:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8001c0c:	6011      	str	r1, [r2, #0]
 8001c0e:	461a      	mov	r2, r3
 8001c10:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8001c14:	4413      	add	r3, r2
 8001c16:	2212      	movs	r2, #18
 8001c18:	701a      	strb	r2, [r3, #0]
 8001c1a:	e00e      	b.n	8001c3a <commandReply+0x242>
		} else {
			detail[(*detail_length)++] = WRONG_COORDINATE;
 8001c1c:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	1c59      	adds	r1, r3, #1
 8001c24:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8001c28:	6011      	str	r1, [r2, #0]
 8001c2a:	461a      	mov	r2, r3
 8001c2c:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8001c30:	4413      	add	r3, r2
 8001c32:	220c      	movs	r2, #12
 8001c34:	701a      	strb	r2, [r3, #0]
			return RPD_ERROR;
 8001c36:	2307      	movs	r3, #7
 8001c38:	e0b6      	b.n	8001da8 <commandReply+0x3b0>
		}

		if ( DUTY_TRAJECTORY_LSPB == duty_cmd.trajec_type) {
 8001c3a:	f897 30e8 	ldrb.w	r3, [r7, #232]	; 0xe8
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d10d      	bne.n	8001c5e <commandReply+0x266>
			detail[(*detail_length)++] = LSPB;
 8001c42:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	1c59      	adds	r1, r3, #1
 8001c4a:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8001c4e:	6011      	str	r1, [r2, #0]
 8001c50:	461a      	mov	r2, r3
 8001c52:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8001c56:	4413      	add	r3, r2
 8001c58:	2213      	movs	r2, #19
 8001c5a:	701a      	strb	r2, [r3, #0]
 8001c5c:	e020      	b.n	8001ca0 <commandReply+0x2a8>
		} else if ( DUTY_TRAJECTORY_SCURVE == duty_cmd.trajec_type) {
 8001c5e:	f897 30e8 	ldrb.w	r3, [r7, #232]	; 0xe8
 8001c62:	2b01      	cmp	r3, #1
 8001c64:	d10d      	bne.n	8001c82 <commandReply+0x28a>
			detail[(*detail_length)++] = S_CURVE;
 8001c66:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	1c59      	adds	r1, r3, #1
 8001c6e:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8001c72:	6011      	str	r1, [r2, #0]
 8001c74:	461a      	mov	r2, r3
 8001c76:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8001c7a:	4413      	add	r3, r2
 8001c7c:	2214      	movs	r2, #20
 8001c7e:	701a      	strb	r2, [r3, #0]
 8001c80:	e00e      	b.n	8001ca0 <commandReply+0x2a8>
		} else {
			detail[(*detail_length)++] = WRONG_TRAJECTORY_TYPE;
 8001c82:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	1c59      	adds	r1, r3, #1
 8001c8a:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8001c8e:	6011      	str	r1, [r2, #0]
 8001c90:	461a      	mov	r2, r3
 8001c92:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8001c96:	4413      	add	r3, r2
 8001c98:	2205      	movs	r2, #5
 8001c9a:	701a      	strb	r2, [r3, #0]
			return RPD_ERROR;
 8001c9c:	2307      	movs	r3, #7
 8001c9e:	e083      	b.n	8001da8 <commandReply+0x3b0>
		}		
		ret = RPD_OK;
 8001ca0:	2308      	movs	r3, #8
 8001ca2:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		break;
 8001ca6:	e07d      	b.n	8001da4 <commandReply+0x3ac>
	case CMD_SETUP_CONVEYOR_SPEED:
		ret = RPD_OK;
 8001ca8:	2308      	movs	r3, #8
 8001caa:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		break;
 8001cae:	e079      	b.n	8001da4 <commandReply+0x3ac>
	case CMD_METHOD_CHANGE:
		ret = RPD_DUTY;
 8001cb0:	2309      	movs	r3, #9
 8001cb2:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		break;
 8001cb6:	e075      	b.n	8001da4 <commandReply+0x3ac>
	case CMD_GCODE:{
		if(point_counter == total_num_of_point){
 8001cb8:	4b40      	ldr	r3, [pc, #256]	; (8001dbc <commandReply+0x3c4>)
 8001cba:	881b      	ldrh	r3, [r3, #0]
 8001cbc:	461a      	mov	r2, r3
 8001cbe:	4b40      	ldr	r3, [pc, #256]	; (8001dc0 <commandReply+0x3c8>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	d110      	bne.n	8001ce8 <commandReply+0x2f0>
			detail[(*detail_length)++] = GCODE_TRANSFER_FINISH;
 8001cc6:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	1c59      	adds	r1, r3, #1
 8001cce:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8001cd2:	6011      	str	r1, [r2, #0]
 8001cd4:	461a      	mov	r2, r3
 8001cd6:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8001cda:	4413      	add	r3, r2
 8001cdc:	221e      	movs	r2, #30
 8001cde:	701a      	strb	r2, [r3, #0]
			ret = RPD_OK;
 8001ce0:	2308      	movs	r3, #8
 8001ce2:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		}else{
			ret = RPD_TRANSFER;
		}
	}
	break;
 8001ce6:	e05d      	b.n	8001da4 <commandReply+0x3ac>
			ret = RPD_TRANSFER;
 8001ce8:	230a      	movs	r3, #10
 8001cea:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
	break;
 8001cee:	e059      	b.n	8001da4 <commandReply+0x3ac>
	case CMD_GCODE_CONFIGURE:
	{
		detail[(*detail_length)++] = GCODE_OFFSET_CONFIGURE;
 8001cf0:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	1c59      	adds	r1, r3, #1
 8001cf8:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8001cfc:	6011      	str	r1, [r2, #0]
 8001cfe:	461a      	mov	r2, r3
 8001d00:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8001d04:	4413      	add	r3, r2
 8001d06:	221f      	movs	r2, #31
 8001d08:	701a      	strb	r2, [r3, #0]
		ret = RPD_OK;
 8001d0a:	2308      	movs	r3, #8
 8001d0c:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
	}
	break;
 8001d10:	e048      	b.n	8001da4 <commandReply+0x3ac>
	case CMD_GCODE_PAUSE:
	case CMD_JOB_PUSH_MOVE_LINE:
	case CMD_JOB_PUSH_MOVE_JOINT:
	case CMD_GCODE_RESUME:
	case CMD_GCODE_RUN:
		ret = RPD_DUTY;
 8001d12:	2309      	movs	r3, #9
 8001d14:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		break;
 8001d18:	e044      	b.n	8001da4 <commandReply+0x3ac>
	case CMD_KEYBOARD:
		ret = RPD_DUTY;
 8001d1a:	2309      	movs	r3, #9
 8001d1c:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		break;
 8001d20:	e040      	b.n	8001da4 <commandReply+0x3ac>
	case CMD_KEY_SPEED:
		// sprintf((char*) detail, "MANUAL SPEED = %d", duty_cmd.key_speed);
		detail[(*detail_length)++] = MANUAL_SPEED;
 8001d22:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	1c59      	adds	r1, r3, #1
 8001d2a:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8001d2e:	6011      	str	r1, [r2, #0]
 8001d30:	461a      	mov	r2, r3
 8001d32:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8001d36:	4413      	add	r3, r2
 8001d38:	2216      	movs	r2, #22
 8001d3a:	701a      	strb	r2, [r3, #0]
		detail[(*detail_length)++] = (uint8_t)(duty_cmd.key_speed);
 8001d3c:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 8001d40:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	1c59      	adds	r1, r3, #1
 8001d48:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8001d4c:	6011      	str	r1, [r2, #0]
 8001d4e:	461a      	mov	r2, r3
 8001d50:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8001d54:	4413      	add	r3, r2
 8001d56:	b2c2      	uxtb	r2, r0
 8001d58:	701a      	strb	r2, [r3, #0]
		ret = RPD_OK;
 8001d5a:	2308      	movs	r3, #8
 8001d5c:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		break;
 8001d60:	e020      	b.n	8001da4 <commandReply+0x3ac>
	case CMD_ERROR:
		// strcpy( (char *)detail, "Check parameters");
		detail[(*detail_length)++] = CHECK_PARAMETER;
 8001d62:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	1c59      	adds	r1, r3, #1
 8001d6a:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8001d6e:	6011      	str	r1, [r2, #0]
 8001d70:	461a      	mov	r2, r3
 8001d72:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8001d76:	4413      	add	r3, r2
 8001d78:	2215      	movs	r2, #21
 8001d7a:	701a      	strb	r2, [r3, #0]
		ret = RPD_ERROR;
 8001d7c:	2307      	movs	r3, #7
 8001d7e:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		break;
 8001d82:	e00f      	b.n	8001da4 <commandReply+0x3ac>
	default:
		// strcpy( (char *)detail, "Unknown command");
		detail[(*detail_length)++] = UNKNOW_COMMAND;
 8001d84:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	1c59      	adds	r1, r3, #1
 8001d8c:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8001d90:	6011      	str	r1, [r2, #0]
 8001d92:	461a      	mov	r2, r3
 8001d94:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8001d98:	4413      	add	r3, r2
 8001d9a:	2217      	movs	r2, #23
 8001d9c:	701a      	strb	r2, [r3, #0]
		ret = RPD_ERROR;
 8001d9e:	2307      	movs	r3, #7
 8001da0:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
	}
	return ret;
 8001da4:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	37d0      	adds	r7, #208	; 0xd0
 8001dac:	46bd      	mov	sp, r7
 8001dae:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001db2:	b002      	add	sp, #8
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	2000ab44 	.word	0x2000ab44
 8001dbc:	20000b9c 	.word	0x20000b9c
 8001dc0:	20004d80 	.word	0x20004d80

08001dc4 <commandRespond1>:

int32_t				commandRespond1	(Robot_RespondTypedef rpd,
										int32_t id_command,
										char *detail,
										int32_t detail_length,
										char *respond) {
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b086      	sub	sp, #24
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	60b9      	str	r1, [r7, #8]
 8001dcc:	607a      	str	r2, [r7, #4]
 8001dce:	603b      	str	r3, [r7, #0]
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	73fb      	strb	r3, [r7, #15]
	int32_t out_length = 0;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	617b      	str	r3, [r7, #20]
	respond[out_length++] = 0x28;
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	1c5a      	adds	r2, r3, #1
 8001ddc:	617a      	str	r2, [r7, #20]
 8001dde:	461a      	mov	r2, r3
 8001de0:	6a3b      	ldr	r3, [r7, #32]
 8001de2:	4413      	add	r3, r2
 8001de4:	2228      	movs	r2, #40	; 0x28
 8001de6:	701a      	strb	r2, [r3, #0]
	respond[out_length++] = 0;
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	1c5a      	adds	r2, r3, #1
 8001dec:	617a      	str	r2, [r7, #20]
 8001dee:	461a      	mov	r2, r3
 8001df0:	6a3b      	ldr	r3, [r7, #32]
 8001df2:	4413      	add	r3, r2
 8001df4:	2200      	movs	r2, #0
 8001df6:	701a      	strb	r2, [r3, #0]
	respond[out_length++] = RESPONSE_TRANSMISION;
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	1c5a      	adds	r2, r3, #1
 8001dfc:	617a      	str	r2, [r7, #20]
 8001dfe:	461a      	mov	r2, r3
 8001e00:	6a3b      	ldr	r3, [r7, #32]
 8001e02:	4413      	add	r3, r2
 8001e04:	2202      	movs	r2, #2
 8001e06:	701a      	strb	r2, [r3, #0]
	respond[out_length++] = rpd;
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	1c5a      	adds	r2, r3, #1
 8001e0c:	617a      	str	r2, [r7, #20]
 8001e0e:	461a      	mov	r2, r3
 8001e10:	6a3b      	ldr	r3, [r7, #32]
 8001e12:	4413      	add	r3, r2
 8001e14:	7bfa      	ldrb	r2, [r7, #15]
 8001e16:	701a      	strb	r2, [r3, #0]
	respond[out_length++] = id_command;
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	1c5a      	adds	r2, r3, #1
 8001e1c:	617a      	str	r2, [r7, #20]
 8001e1e:	461a      	mov	r2, r3
 8001e20:	6a3b      	ldr	r3, [r7, #32]
 8001e22:	4413      	add	r3, r2
 8001e24:	68ba      	ldr	r2, [r7, #8]
 8001e26:	b2d2      	uxtb	r2, r2
 8001e28:	701a      	strb	r2, [r3, #0]
	if(detail_length != 0){
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d00c      	beq.n	8001e4a <commandRespond1+0x86>
		memcpy(&respond[out_length], detail, detail_length);
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	6a3a      	ldr	r2, [r7, #32]
 8001e34:	4413      	add	r3, r2
 8001e36:	683a      	ldr	r2, [r7, #0]
 8001e38:	6879      	ldr	r1, [r7, #4]
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f014 f876 	bl	8015f2c <memcpy>
		out_length += detail_length;
 8001e40:	697a      	ldr	r2, [r7, #20]
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	4413      	add	r3, r2
 8001e46:	617b      	str	r3, [r7, #20]
 8001e48:	e007      	b.n	8001e5a <commandRespond1+0x96>
	}else{
		respond[out_length++] = NONE;
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	1c5a      	adds	r2, r3, #1
 8001e4e:	617a      	str	r2, [r7, #20]
 8001e50:	461a      	mov	r2, r3
 8001e52:	6a3b      	ldr	r3, [r7, #32]
 8001e54:	4413      	add	r3, r2
 8001e56:	2225      	movs	r2, #37	; 0x25
 8001e58:	701a      	strb	r2, [r3, #0]
	}
	respond[out_length++] = 0x7d;
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	1c5a      	adds	r2, r3, #1
 8001e5e:	617a      	str	r2, [r7, #20]
 8001e60:	461a      	mov	r2, r3
 8001e62:	6a3b      	ldr	r3, [r7, #32]
 8001e64:	4413      	add	r3, r2
 8001e66:	227d      	movs	r2, #125	; 0x7d
 8001e68:	701a      	strb	r2, [r3, #0]
	respond[out_length++] = 0x29;
 8001e6a:	697b      	ldr	r3, [r7, #20]
 8001e6c:	1c5a      	adds	r2, r3, #1
 8001e6e:	617a      	str	r2, [r7, #20]
 8001e70:	461a      	mov	r2, r3
 8001e72:	6a3b      	ldr	r3, [r7, #32]
 8001e74:	4413      	add	r3, r2
 8001e76:	2229      	movs	r2, #41	; 0x29
 8001e78:	701a      	strb	r2, [r3, #0]
	respond[1] = out_length - 2;
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	b2da      	uxtb	r2, r3
 8001e7e:	6a3b      	ldr	r3, [r7, #32]
 8001e80:	3301      	adds	r3, #1
 8001e82:	3a02      	subs	r2, #2
 8001e84:	b2d2      	uxtb	r2, r2
 8001e86:	701a      	strb	r2, [r3, #0]
	return out_length;
 8001e88:	697b      	ldr	r3, [r7, #20]
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	3718      	adds	r7, #24
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
	...

08001e94 <LOG_REPORT>:
 *  line		: line code number
 *
 *  returns:	: TRUE if success
 *  			  FALSE if fail
 */
uint8_t LOG_REPORT(char *message, uint16_t line) {
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b096      	sub	sp, #88	; 0x58
 8001e98:	af02      	add	r7, sp, #8
 8001e9a:	6078      	str	r0, [r7, #4]
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	807b      	strh	r3, [r7, #2]
	uint8_t temp_buff[64];
	int32_t len;

	len = snprintf((char*)temp_buff, 63, "%d, %s \r\n", line, message);
 8001ea0:	887a      	ldrh	r2, [r7, #2]
 8001ea2:	f107 0008 	add.w	r0, r7, #8
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	9300      	str	r3, [sp, #0]
 8001eaa:	4613      	mov	r3, r2
 8001eac:	4a17      	ldr	r2, [pc, #92]	; (8001f0c <LOG_REPORT+0x78>)
 8001eae:	213f      	movs	r1, #63	; 0x3f
 8001eb0:	f014 ff64 	bl	8016d7c <sniprintf>
 8001eb4:	64f8      	str	r0, [r7, #76]	; 0x4c
	if (-1 == len) {
 8001eb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ebc:	d101      	bne.n	8001ec2 <LOG_REPORT+0x2e>
		return FALSE;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	e01f      	b.n	8001f02 <LOG_REPORT+0x6e>
	}
	ringBuff_PushArray(&uart_tx_ringbuff, temp_buff, len);
 8001ec2:	f107 0308 	add.w	r3, r7, #8
 8001ec6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001ec8:	4619      	mov	r1, r3
 8001eca:	4811      	ldr	r0, [pc, #68]	; (8001f10 <LOG_REPORT+0x7c>)
 8001ecc:	f002 fc1d 	bl	800470a <ringBuff_PushArray>
	if (HAL_DMA_GetState(&hdma_uart4_tx) == HAL_DMA_STATE_BUSY) {
 8001ed0:	4810      	ldr	r0, [pc, #64]	; (8001f14 <LOG_REPORT+0x80>)
 8001ed2:	f00a f811 	bl	800bef8 <HAL_DMA_GetState>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b02      	cmp	r3, #2
 8001eda:	d101      	bne.n	8001ee0 <LOG_REPORT+0x4c>
		return TRUE;
 8001edc:	2301      	movs	r3, #1
 8001ede:	e010      	b.n	8001f02 <LOG_REPORT+0x6e>
	}// dma busy
	uint16_t size_dma;
	size_dma = ringBuff_PopArray(&uart_tx_ringbuff, log_uart_dma_buff, LOG_BUFFER_SIZE);
 8001ee0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ee4:	490c      	ldr	r1, [pc, #48]	; (8001f18 <LOG_REPORT+0x84>)
 8001ee6:	480a      	ldr	r0, [pc, #40]	; (8001f10 <LOG_REPORT+0x7c>)
 8001ee8:	f002 fc37 	bl	800475a <ringBuff_PopArray>
 8001eec:	4603      	mov	r3, r0
 8001eee:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	HAL_UART_Transmit_DMA(&huart4, log_uart_dma_buff, size_dma);
 8001ef2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	4907      	ldr	r1, [pc, #28]	; (8001f18 <LOG_REPORT+0x84>)
 8001efa:	4808      	ldr	r0, [pc, #32]	; (8001f1c <LOG_REPORT+0x88>)
 8001efc:	f00c fd7c 	bl	800e9f8 <HAL_UART_Transmit_DMA>
	return TRUE;
 8001f00:	2301      	movs	r3, #1
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3750      	adds	r7, #80	; 0x50
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	0801b410 	.word	0x0801b410
 8001f10:	20000410 	.word	0x20000410
 8001f14:	2000bc28 	.word	0x2000bc28
 8001f18:	2000ab58 	.word	0x2000ab58
 8001f1c:	2000bbe8 	.word	0x2000bbe8

08001f20 <unPackPayload>:
 *  in_lenght		: lenght of input_buff
 *
 *  returns:		: lenght of output_buff
 *  				  -1 if error
 */
int32_t	unPackPayload	(uint8_t *message_buff, int32_t in_length, uint8_t*data_packet) {
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b086      	sub	sp, #24
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	60f8      	str	r0, [r7, #12]
 8001f28:	60b9      	str	r1, [r7, #8]
 8001f2a:	607a      	str	r2, [r7, #4]

	int32_t data_length = in_length - 2;
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	3b02      	subs	r3, #2
 8001f30:	617b      	str	r3, [r7, #20]
	//check packet length
	if(message_buff[1] == data_length && backup_available == 0){
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	3301      	adds	r3, #1
 8001f36:	781b      	ldrb	r3, [r3, #0]
 8001f38:	461a      	mov	r2, r3
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d119      	bne.n	8001f74 <unPackPayload+0x54>
 8001f40:	4b2e      	ldr	r3, [pc, #184]	; (8001ffc <unPackPayload+0xdc>)
 8001f42:	781b      	ldrb	r3, [r3, #0]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d115      	bne.n	8001f74 <unPackPayload+0x54>
		// check minimum lenght
		if (in_length < MIN_MESSAGE_LENGHT) {
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	2b03      	cmp	r3, #3
 8001f4c:	dc02      	bgt.n	8001f54 <unPackPayload+0x34>
			return -1;
 8001f4e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f52:	e04f      	b.n	8001ff4 <unPackPayload+0xd4>
		}

		// check start char
		if(message_buff[0] != START_CHAR){
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	2b28      	cmp	r3, #40	; 0x28
 8001f5a:	d002      	beq.n	8001f62 <unPackPayload+0x42>
			return -1;
 8001f5c:	f04f 33ff 	mov.w	r3, #4294967295
 8001f60:	e048      	b.n	8001ff4 <unPackPayload+0xd4>
		}
		memcpy(data_packet, &message_buff[2], data_length - RECEIVE_END_LENGTH);
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	1c99      	adds	r1, r3, #2
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	3b02      	subs	r3, #2
 8001f6a:	461a      	mov	r2, r3
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f013 ffdd 	bl	8015f2c <memcpy>
 8001f72:	e03d      	b.n	8001ff0 <unPackPayload+0xd0>
	}else if(message_buff[1] != data_length && backup_available == 0){
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	3301      	adds	r3, #1
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d01b      	beq.n	8001fba <unPackPayload+0x9a>
 8001f82:	4b1e      	ldr	r3, [pc, #120]	; (8001ffc <unPackPayload+0xdc>)
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d117      	bne.n	8001fba <unPackPayload+0x9a>
		backup_available = 1;
 8001f8a:	4b1c      	ldr	r3, [pc, #112]	; (8001ffc <unPackPayload+0xdc>)
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	701a      	strb	r2, [r3, #0]
		// check start char
		if(message_buff[0] != START_CHAR){
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	2b28      	cmp	r3, #40	; 0x28
 8001f96:	d002      	beq.n	8001f9e <unPackPayload+0x7e>
			return -1;
 8001f98:	f04f 33ff 	mov.w	r3, #4294967295
 8001f9c:	e02a      	b.n	8001ff4 <unPackPayload+0xd4>
		}
		memcpy(data_packet, &message_buff[2], data_length);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	3302      	adds	r3, #2
 8001fa2:	697a      	ldr	r2, [r7, #20]
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	6878      	ldr	r0, [r7, #4]
 8001fa8:	f013 ffc0 	bl	8015f2c <memcpy>
		backup_length = data_length;
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	b2da      	uxtb	r2, r3
 8001fb0:	4b13      	ldr	r3, [pc, #76]	; (8002000 <unPackPayload+0xe0>)
 8001fb2:	701a      	strb	r2, [r3, #0]
		return - 1;
 8001fb4:	f04f 33ff 	mov.w	r3, #4294967295
 8001fb8:	e01c      	b.n	8001ff4 <unPackPayload+0xd4>
	}else if(backup_available == 1){
 8001fba:	4b10      	ldr	r3, [pc, #64]	; (8001ffc <unPackPayload+0xdc>)
 8001fbc:	781b      	ldrb	r3, [r3, #0]
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d113      	bne.n	8001fea <unPackPayload+0xca>
		backup_available = 0;
 8001fc2:	4b0e      	ldr	r3, [pc, #56]	; (8001ffc <unPackPayload+0xdc>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	701a      	strb	r2, [r3, #0]
		memcpy(&data_packet[backup_length], message_buff, in_length);
 8001fc8:	4b0d      	ldr	r3, [pc, #52]	; (8002000 <unPackPayload+0xe0>)
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	461a      	mov	r2, r3
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	4413      	add	r3, r2
 8001fd2:	68ba      	ldr	r2, [r7, #8]
 8001fd4:	68f9      	ldr	r1, [r7, #12]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f013 ffa8 	bl	8015f2c <memcpy>
		data_length = backup_length + in_length;
 8001fdc:	4b08      	ldr	r3, [pc, #32]	; (8002000 <unPackPayload+0xe0>)
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	68bb      	ldr	r3, [r7, #8]
 8001fe4:	4413      	add	r3, r2
 8001fe6:	617b      	str	r3, [r7, #20]
 8001fe8:	e002      	b.n	8001ff0 <unPackPayload+0xd0>
	}else{
		return - 1;
 8001fea:	f04f 33ff 	mov.w	r3, #4294967295
 8001fee:	e001      	b.n	8001ff4 <unPackPayload+0xd4>
	}


	return data_length - RECEIVE_END_LENGTH;
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	3b02      	subs	r3, #2
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3718      	adds	r7, #24
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	2000ac58 	.word	0x2000ac58
 8002000:	2000ac59 	.word	0x2000ac59

08002004 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b082      	sub	sp, #8
 8002008:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800200a:	2300      	movs	r3, #0
 800200c:	607b      	str	r3, [r7, #4]
 800200e:	4b0c      	ldr	r3, [pc, #48]	; (8002040 <MX_DMA_Init+0x3c>)
 8002010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002012:	4a0b      	ldr	r2, [pc, #44]	; (8002040 <MX_DMA_Init+0x3c>)
 8002014:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002018:	6313      	str	r3, [r2, #48]	; 0x30
 800201a:	4b09      	ldr	r3, [pc, #36]	; (8002040 <MX_DMA_Init+0x3c>)
 800201c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002022:	607b      	str	r3, [r7, #4]
 8002024:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8002026:	2200      	movs	r2, #0
 8002028:	2105      	movs	r1, #5
 800202a:	200f      	movs	r0, #15
 800202c:	f009 fc88 	bl	800b940 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8002030:	200f      	movs	r0, #15
 8002032:	f009 fca1 	bl	800b978 <HAL_NVIC_EnableIRQ>

}
 8002036:	bf00      	nop
 8002038:	3708      	adds	r7, #8
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	40023800 	.word	0x40023800

08002044 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8002044:	b480      	push	{r7}
 8002046:	b085      	sub	sp, #20
 8002048:	af00      	add	r7, sp, #0
 800204a:	60f8      	str	r0, [r7, #12]
 800204c:	60b9      	str	r1, [r7, #8]
 800204e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	4a07      	ldr	r2, [pc, #28]	; (8002070 <vApplicationGetIdleTaskMemory+0x2c>)
 8002054:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	4a06      	ldr	r2, [pc, #24]	; (8002074 <vApplicationGetIdleTaskMemory+0x30>)
 800205a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002062:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8002064:	bf00      	nop
 8002066:	3714      	adds	r7, #20
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr
 8002070:	20000ba8 	.word	0x20000ba8
 8002074:	20000bfc 	.word	0x20000bfc

08002078 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002078:	b5b0      	push	{r4, r5, r7, lr}
 800207a:	b094      	sub	sp, #80	; 0x50
 800207c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
       
  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* definition and creation of usbTxMutex */
  osMutexDef(usbTxMutex);
 800207e:	2300      	movs	r3, #0
 8002080:	64bb      	str	r3, [r7, #72]	; 0x48
 8002082:	2300      	movs	r3, #0
 8002084:	64fb      	str	r3, [r7, #76]	; 0x4c
  usbTxMutexHandle = osMutexCreate(osMutex(usbTxMutex));
 8002086:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800208a:	4618      	mov	r0, r3
 800208c:	f010 fc90 	bl	80129b0 <osMutexCreate>
 8002090:	4602      	mov	r2, r0
 8002092:	4b1d      	ldr	r3, [pc, #116]	; (8002108 <MX_FREERTOS_Init+0x90>)
 8002094:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
	  /* Create the queue(s) */
	  /* definition and creation of commandMail */
	  osMailQDef(commandMail, 1, DUTY_Command_TypeDef);
 8002096:	2301      	movs	r3, #1
 8002098:	63bb      	str	r3, [r7, #56]	; 0x38
 800209a:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800209e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80020a0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80020a4:	643b      	str	r3, [r7, #64]	; 0x40
	  commandMailHandle = osMailCreate(osMailQ(commandMail), NULL);
 80020a6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80020aa:	2100      	movs	r1, #0
 80020ac:	4618      	mov	r0, r3
 80020ae:	f010 fd97 	bl	8012be0 <osMailCreate>
 80020b2:	4602      	mov	r2, r0
 80020b4:	4b15      	ldr	r3, [pc, #84]	; (800210c <MX_FREERTOS_Init+0x94>)
 80020b6:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityHigh, 0, 2048);
 80020b8:	4b15      	ldr	r3, [pc, #84]	; (8002110 <MX_FREERTOS_Init+0x98>)
 80020ba:	f107 041c 	add.w	r4, r7, #28
 80020be:	461d      	mov	r5, r3
 80020c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80020c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80020c4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80020c8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80020cc:	f107 031c 	add.w	r3, r7, #28
 80020d0:	2100      	movs	r1, #0
 80020d2:	4618      	mov	r0, r3
 80020d4:	f010 fb80 	bl	80127d8 <osThreadCreate>
 80020d8:	4602      	mov	r2, r0
 80020da:	4b0e      	ldr	r3, [pc, #56]	; (8002114 <MX_FREERTOS_Init+0x9c>)
 80020dc:	601a      	str	r2, [r3, #0]

  /* definition and creation of USB_RX_Check_ */
  osThreadDef(USB_RX_Check_, Start_USB_RX_Task, osPriorityNormal, 0, 1024);
 80020de:	4b0e      	ldr	r3, [pc, #56]	; (8002118 <MX_FREERTOS_Init+0xa0>)
 80020e0:	463c      	mov	r4, r7
 80020e2:	461d      	mov	r5, r3
 80020e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80020e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80020e8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80020ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  USB_RX_Check_Handle = osThreadCreate(osThread(USB_RX_Check_), NULL);
 80020f0:	463b      	mov	r3, r7
 80020f2:	2100      	movs	r1, #0
 80020f4:	4618      	mov	r0, r3
 80020f6:	f010 fb6f 	bl	80127d8 <osThreadCreate>
 80020fa:	4602      	mov	r2, r0
 80020fc:	4b07      	ldr	r3, [pc, #28]	; (800211c <MX_FREERTOS_Init+0xa4>)
 80020fe:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8002100:	bf00      	nop
 8002102:	3750      	adds	r7, #80	; 0x50
 8002104:	46bd      	mov	sp, r7
 8002106:	bdb0      	pop	{r4, r5, r7, pc}
 8002108:	2000ac60 	.word	0x2000ac60
 800210c:	2000ac64 	.word	0x2000ac64
 8002110:	0801b42c 	.word	0x0801b42c
 8002114:	2000ac5c 	.word	0x2000ac5c
 8002118:	0801b458 	.word	0x0801b458
 800211c:	2000ac68 	.word	0x2000ac68

08002120 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002120:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002122:	f6ad 3d14 	subw	sp, sp, #2836	; 0xb14
 8002126:	af6c      	add	r7, sp, #432	; 0x1b0
 8002128:	f107 031c 	add.w	r3, r7, #28
 800212c:	6018      	str	r0, [r3, #0]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 800212e:	f013 f975 	bl	801541c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartDefaultTask */
  HAL_GPIO_WritePin(USB_SIGN_GPIO_Port, USB_SIGN_Pin, GPIO_PIN_SET); // Pull-up Resistor
 8002132:	2201      	movs	r2, #1
 8002134:	2110      	movs	r1, #16
 8002136:	48d0      	ldr	r0, [pc, #832]	; (8002478 <StartDefaultTask+0x358>)
 8002138:	f00a f964 	bl	800c404 <HAL_GPIO_WritePin>

  osEvent 				ret_mail;
  DUTY_Command_TypeDef 	duty_cmd;
  DUTY_Command_TypeDef 	*dataMail;
  uint8_t 				isNewDuty = FALSE;
 800213c:	2300      	movs	r3, #0
 800213e:	f887 395f 	strb.w	r3, [r7, #2399]	; 0x95f
  int32_t					current_key_speed;
  double						run_time;

  SCARA_Pick_And_Place_Package Object[8];
  SCARA_Pick_And_Place_State  operation_state;
  uint8_t object_tail_pointer = 0;
 8002142:	2300      	movs	r3, #0
 8002144:	f887 393e 	strb.w	r3, [r7, #2366]	; 0x93e
  uint8_t object_head_pointer = 0;
 8002148:	2300      	movs	r3, #0
 800214a:	f887 393d 	strb.w	r3, [r7, #2365]	; 0x93d
  double state_time = 0;
 800214e:	f04f 0300 	mov.w	r3, #0
 8002152:	f04f 0400 	mov.w	r4, #0
 8002156:	f507 6213 	add.w	r2, r7, #2352	; 0x930
 800215a:	e9c2 3400 	strd	r3, r4, [r2]
  int run_point = 0;
 800215e:	2300      	movs	r3, #0
 8002160:	f8c7 392c 	str.w	r3, [r7, #2348]	; 0x92c
  const SCARA_Slot_TypeDef SLot_Cordinate[NUM_OF_OBJECT] = {
 8002164:	f107 0320 	add.w	r3, r7, #32
 8002168:	4ac4      	ldr	r2, [pc, #784]	; (800247c <StartDefaultTask+0x35c>)
 800216a:	4618      	mov	r0, r3
 800216c:	4611      	mov	r1, r2
 800216e:	2390      	movs	r3, #144	; 0x90
 8002170:	461a      	mov	r2, r3
 8002172:	f013 fedb 	bl	8015f2c <memcpy>
  		{203.859f, -101.616f, 0.0f} ,
		{203.859f, -101.616f, 0.0f} ,
		{203.859f, -101.616f, 0.0f}
  };

  LOG_REPORT("free_rtos.c: PROGRAM START...", __LINE__);
 8002176:	21e7      	movs	r1, #231	; 0xe7
 8002178:	48c1      	ldr	r0, [pc, #772]	; (8002480 <StartDefaultTask+0x360>)
 800217a:	f7ff fe8b 	bl	8001e94 <LOG_REPORT>

  // Init value
  current_method = scaraGetMethod();
 800217e:	f008 fbad 	bl	800a8dc <scaraGetMethod>
 8002182:	4603      	mov	r3, r0
 8002184:	f887 3957 	strb.w	r3, [r7, #2391]	; 0x957
  current_mode	 = scaraGetMode();
 8002188:	f008 fb9c 	bl	800a8c4 <scaraGetMode>
 800218c:	4603      	mov	r3, r0
 800218e:	f887 3956 	strb.w	r3, [r7, #2390]	; 0x956
  current_duty_state	 = scaraGetDutyState();
 8002192:	f008 fbaf 	bl	800a8f4 <scaraGetDutyState>
 8002196:	4603      	mov	r3, r0
 8002198:	f887 3955 	strb.w	r3, [r7, #2389]	; 0x955

  // Start up robot
  scaraStartup();
 800219c:	f003 faac 	bl	80056f8 <scaraStartup>
  osDelay(10);
 80021a0:	200a      	movs	r0, #10
 80021a2:	f010 fb65 	bl	8012870 <osDelay>
//   positionNext.Theta2 = PI/3;
//   positionNext.D3 = 10;
//   positionNext.Theta4 = 0;
//   positionNext.t = 0;

  positionNext.Theta1 = -1.48267f;
 80021a6:	4ab7      	ldr	r2, [pc, #732]	; (8002484 <StartDefaultTask+0x364>)
 80021a8:	a4ab      	add	r4, pc, #684	; (adr r4, 8002458 <StartDefaultTask+0x338>)
 80021aa:	e9d4 3400 	ldrd	r3, r4, [r4]
 80021ae:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
  positionNext.Theta2 = 2.35575f;
 80021b2:	4ab4      	ldr	r2, [pc, #720]	; (8002484 <StartDefaultTask+0x364>)
 80021b4:	a4aa      	add	r4, pc, #680	; (adr r4, 8002460 <StartDefaultTask+0x340>)
 80021b6:	e9d4 3400 	ldrd	r3, r4, [r4]
 80021ba:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
  positionNext.D3 = 0.034999;
 80021be:	4ab1      	ldr	r2, [pc, #708]	; (8002484 <StartDefaultTask+0x364>)
 80021c0:	a4a9      	add	r4, pc, #676	; (adr r4, 8002468 <StartDefaultTask+0x348>)
 80021c2:	e9d4 3400 	ldrd	r3, r4, [r4]
 80021c6:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
  positionNext.Theta4 = 2.96586;
 80021ca:	4aae      	ldr	r2, [pc, #696]	; (8002484 <StartDefaultTask+0x364>)
 80021cc:	a4a8      	add	r4, pc, #672	; (adr r4, 8002470 <StartDefaultTask+0x350>)
 80021ce:	e9d4 3400 	ldrd	r3, r4, [r4]
 80021d2:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
  positionNext.t = 0;
 80021d6:	4aab      	ldr	r2, [pc, #684]	; (8002484 <StartDefaultTask+0x364>)
 80021d8:	f04f 0300 	mov.w	r3, #0
 80021dc:	f04f 0400 	mov.w	r4, #0
 80021e0:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38

  kinematicForward(&positionNext);
 80021e4:	48a7      	ldr	r0, [pc, #668]	; (8002484 <StartDefaultTask+0x364>)
 80021e6:	f001 fe4b 	bl	8003e80 <kinematicForward>
  /* Infinite loop */
//Start Timer 7
	  HAL_TIM_Base_Start_IT(&htim7);
 80021ea:	48a7      	ldr	r0, [pc, #668]	; (8002488 <StartDefaultTask+0x368>)
 80021ec:	f00b ffe1 	bl	800e1b2 <HAL_TIM_Base_Start_IT>

  for(;;)
  {
	  /*---------Wait for Timer Trigger-----------*/
	  osSignalWait(0x01, osWaitForever); // Very Important
 80021f0:	f107 0308 	add.w	r3, r7, #8
 80021f4:	f04f 32ff 	mov.w	r2, #4294967295
 80021f8:	2101      	movs	r1, #1
 80021fa:	4618      	mov	r0, r3
 80021fc:	f010 fb8c 	bl	8012918 <osSignalWait>
	  /* 1--- Reset Value ---*/
	  respond_lenght		= 0;
 8002200:	2300      	movs	r3, #0
 8002202:	f8c7 3924 	str.w	r3, [r7, #2340]	; 0x924
	  respond_packed_lenght = 0;
 8002206:	2300      	movs	r3, #0
 8002208:	f8c7 3920 	str.w	r3, [r7, #2336]	; 0x920
	  infor_lenght			= 0;
 800220c:	2300      	movs	r3, #0
 800220e:	f8c7 391c 	str.w	r3, [r7, #2332]	; 0x91c
	  infor_packed_lenght	= 0;
 8002212:	2300      	movs	r3, #0
 8002214:	f8c7 3918 	str.w	r3, [r7, #2328]	; 0x918
	  task_usb_lenght		= 0;
 8002218:	2300      	movs	r3, #0
 800221a:	f8c7 3914 	str.w	r3, [r7, #2324]	; 0x914
	  usb_lenght			= 0;
 800221e:	2300      	movs	r3, #0
 8002220:	f8c7 3910 	str.w	r3, [r7, #2320]	; 0x910
	  total_respond_length  = 0;
 8002224:	2300      	movs	r3, #0
 8002226:	f8c7 3958 	str.w	r3, [r7, #2392]	; 0x958
	  detail_ptr 			= 0;
 800222a:	2300      	movs	r3, #0
 800222c:	f8c7 390c 	str.w	r3, [r7, #2316]	; 0x90c
	  // Update new position
	  memcpy(&positionPrevios, &positionCurrent, sizeof(SCARA_PositionTypeDef));
 8002230:	4a96      	ldr	r2, [pc, #600]	; (800248c <StartDefaultTask+0x36c>)
 8002232:	4b97      	ldr	r3, [pc, #604]	; (8002490 <StartDefaultTask+0x370>)
 8002234:	4610      	mov	r0, r2
 8002236:	4619      	mov	r1, r3
 8002238:	23c0      	movs	r3, #192	; 0xc0
 800223a:	461a      	mov	r2, r3
 800223c:	f013 fe76 	bl	8015f2c <memcpy>
	  memcpy(&positionCurrent, &positionNext, sizeof(SCARA_PositionTypeDef));
 8002240:	4a93      	ldr	r2, [pc, #588]	; (8002490 <StartDefaultTask+0x370>)
 8002242:	4b90      	ldr	r3, [pc, #576]	; (8002484 <StartDefaultTask+0x364>)
 8002244:	4610      	mov	r0, r2
 8002246:	4619      	mov	r1, r3
 8002248:	23c0      	movs	r3, #192	; 0xc0
 800224a:	461a      	mov	r2, r3
 800224c:	f013 fe6e 	bl	8015f2c <memcpy>
//		  positionTrue.q = positionCurrent.q;
//	  }
//#endif
	  /* 2--- Check New Duty Phase ---*/
	  // Check mail
	  ret_mail = osMailGet(commandMailHandle, 0);
 8002250:	4b90      	ldr	r3, [pc, #576]	; (8002494 <StartDefaultTask+0x374>)
 8002252:	6819      	ldr	r1, [r3, #0]
 8002254:	f607 03ec 	addw	r3, r7, #2284	; 0x8ec
 8002258:	2200      	movs	r2, #0
 800225a:	4618      	mov	r0, r3
 800225c:	f010 fd6c 	bl	8012d38 <osMailGet>
	  if ( ret_mail.status == osEventMail) {
 8002260:	f8d7 38ec 	ldr.w	r3, [r7, #2284]	; 0x8ec
 8002264:	2b20      	cmp	r3, #32
 8002266:	d116      	bne.n	8002296 <StartDefaultTask+0x176>
		   dataMail = ret_mail.value.p;
 8002268:	f8d7 38f0 	ldr.w	r3, [r7, #2288]	; 0x8f0
 800226c:	f8c7 3908 	str.w	r3, [r7, #2312]	; 0x908
		   memcpy( &duty_cmd, dataMail, sizeof(DUTY_Command_TypeDef));
 8002270:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 8002274:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 8002278:	f8d7 1908 	ldr.w	r1, [r7, #2312]	; 0x908
 800227c:	4618      	mov	r0, r3
 800227e:	f013 fe55 	bl	8015f2c <memcpy>
		   isNewDuty = TRUE;
 8002282:	2301      	movs	r3, #1
 8002284:	f887 395f 	strb.w	r3, [r7, #2399]	; 0x95f
		   osMailFree(commandMailHandle, dataMail);/* free memory allocated for mail */
 8002288:	4b82      	ldr	r3, [pc, #520]	; (8002494 <StartDefaultTask+0x374>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f8d7 1908 	ldr.w	r1, [r7, #2312]	; 0x908
 8002290:	4618      	mov	r0, r3
 8002292:	f010 fdc5 	bl	8012e20 <osMailFree>
	  }
	  if(isNewDuty) {
 8002296:	f897 395f 	ldrb.w	r3, [r7, #2399]	; 0x95f
 800229a:	2b00      	cmp	r3, #0
 800229c:	f000 8364 	beq.w	8002968 <StartDefaultTask+0x848>
		  //memset(respond, 0, 40);
		  // Check change method
		  if (duty_cmd.change_method == TRUE) {
 80022a0:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	f040 80f6 	bne.w	8002498 <StartDefaultTask+0x378>
			  //free(Object);
			  if (SCARA_METHOD_MANUAL == duty_cmd.robot_method) {
 80022ac:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 80022b0:	785b      	ldrb	r3, [r3, #1]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d122      	bne.n	80022fc <StartDefaultTask+0x1dc>
				  // Need add check condition idle in each method
				  current_method = SCARA_METHOD_MANUAL;
 80022b6:	2300      	movs	r3, #0
 80022b8:	f887 3957 	strb.w	r3, [r7, #2391]	; 0x957
				  current_duty_state = SCARA_DUTY_STATE_READY;
 80022bc:	2300      	movs	r3, #0
 80022be:	f887 3955 	strb.w	r3, [r7, #2389]	; 0x955
				//   respond_lenght = commandRespond(RPD_OK,
				// 								duty_cmd.id_command,
				// 								"Changed MANUAL Method",
				// 								(char *)respond);
				detail_array[0] = MANUAL_METHOD;
 80022c2:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 80022c6:	2218      	movs	r2, #24
 80022c8:	701a      	strb	r2, [r3, #0]
				respond_lenght = commandRespond1(RPD_OK, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 80022ca:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 80022ce:	6899      	ldr	r1, [r3, #8]
 80022d0:	f207 62fc 	addw	r2, r7, #1788	; 0x6fc
 80022d4:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 80022d8:	4413      	add	r3, r2
 80022da:	f507 62de 	add.w	r2, r7, #1776	; 0x6f0
 80022de:	9300      	str	r3, [sp, #0]
 80022e0:	2301      	movs	r3, #1
 80022e2:	2008      	movs	r0, #8
 80022e4:	f7ff fd6e 	bl	8001dc4 <commandRespond1>
 80022e8:	f8c7 0924 	str.w	r0, [r7, #2340]	; 0x924
				total_respond_length += respond_lenght;
 80022ec:	f8d7 2958 	ldr.w	r2, [r7, #2392]	; 0x958
 80022f0:	f8d7 3924 	ldr.w	r3, [r7, #2340]	; 0x924
 80022f4:	4413      	add	r3, r2
 80022f6:	f8c7 3958 	str.w	r3, [r7, #2392]	; 0x958
 80022fa:	e332      	b.n	8002962 <StartDefaultTask+0x842>
			  } else if (SCARA_METHOD_SEMI_AUTO == duty_cmd.robot_method) {
 80022fc:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 8002300:	785b      	ldrb	r3, [r3, #1]
 8002302:	2b01      	cmp	r3, #1
 8002304:	d122      	bne.n	800234c <StartDefaultTask+0x22c>
				  current_method = SCARA_METHOD_SEMI_AUTO;
 8002306:	2301      	movs	r3, #1
 8002308:	f887 3957 	strb.w	r3, [r7, #2391]	; 0x957
				  current_duty_state = SCARA_DUTY_STATE_READY;
 800230c:	2300      	movs	r3, #0
 800230e:	f887 3955 	strb.w	r3, [r7, #2389]	; 0x955
				//   respond_lenght = commandRespond(RPD_OK,
				// 								duty_cmd.id_command,
				// 								"Changed SEMI AUTO Method",
				// 								(char *)respond);
				detail_array[0] = SEMI_AUTO_METHOD;
 8002312:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 8002316:	2219      	movs	r2, #25
 8002318:	701a      	strb	r2, [r3, #0]
				respond_lenght = commandRespond1(RPD_OK, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 800231a:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 800231e:	6899      	ldr	r1, [r3, #8]
 8002320:	f207 62fc 	addw	r2, r7, #1788	; 0x6fc
 8002324:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 8002328:	4413      	add	r3, r2
 800232a:	f507 62de 	add.w	r2, r7, #1776	; 0x6f0
 800232e:	9300      	str	r3, [sp, #0]
 8002330:	2301      	movs	r3, #1
 8002332:	2008      	movs	r0, #8
 8002334:	f7ff fd46 	bl	8001dc4 <commandRespond1>
 8002338:	f8c7 0924 	str.w	r0, [r7, #2340]	; 0x924
				total_respond_length += respond_lenght;
 800233c:	f8d7 2958 	ldr.w	r2, [r7, #2392]	; 0x958
 8002340:	f8d7 3924 	ldr.w	r3, [r7, #2340]	; 0x924
 8002344:	4413      	add	r3, r2
 8002346:	f8c7 3958 	str.w	r3, [r7, #2392]	; 0x958
 800234a:	e30a      	b.n	8002962 <StartDefaultTask+0x842>
			  } else if (SCARA_METHOD_GCODE == duty_cmd.robot_method) {
 800234c:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 8002350:	785b      	ldrb	r3, [r3, #1]
 8002352:	2b02      	cmp	r3, #2
 8002354:	d122      	bne.n	800239c <StartDefaultTask+0x27c>
//				  }
//				  testing_array = (double*)malloc(2*sizeof(double));
//				  if(testing_array == NULL){
//					  int t = 2;
//				  }
				  current_duty_state = SCARA_DUTY_STATE_READY;
 8002356:	2300      	movs	r3, #0
 8002358:	f887 3955 	strb.w	r3, [r7, #2389]	; 0x955
				  current_method = SCARA_METHOD_GCODE;
 800235c:	2302      	movs	r3, #2
 800235e:	f887 3957 	strb.w	r3, [r7, #2391]	; 0x957
				//   respond_lenght = commandRespond(RPD_OK,
				// 								duty_cmd.id_command,
				// 								"Changed AUTO Method",
				// 								(char *)respond);
				detail_array[0] = AUTO_METHOD;
 8002362:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 8002366:	221a      	movs	r2, #26
 8002368:	701a      	strb	r2, [r3, #0]
				respond_lenght = commandRespond1(RPD_OK, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 800236a:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 800236e:	6899      	ldr	r1, [r3, #8]
 8002370:	f207 62fc 	addw	r2, r7, #1788	; 0x6fc
 8002374:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 8002378:	4413      	add	r3, r2
 800237a:	f507 62de 	add.w	r2, r7, #1776	; 0x6f0
 800237e:	9300      	str	r3, [sp, #0]
 8002380:	2301      	movs	r3, #1
 8002382:	2008      	movs	r0, #8
 8002384:	f7ff fd1e 	bl	8001dc4 <commandRespond1>
 8002388:	f8c7 0924 	str.w	r0, [r7, #2340]	; 0x924
				total_respond_length += respond_lenght;
 800238c:	f8d7 2958 	ldr.w	r2, [r7, #2392]	; 0x958
 8002390:	f8d7 3924 	ldr.w	r3, [r7, #2340]	; 0x924
 8002394:	4413      	add	r3, r2
 8002396:	f8c7 3958 	str.w	r3, [r7, #2392]	; 0x958
 800239a:	e2e2      	b.n	8002962 <StartDefaultTask+0x842>
			  }else if(SCARA_METHOD_TEST == duty_cmd.robot_method){
 800239c:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 80023a0:	785b      	ldrb	r3, [r3, #1]
 80023a2:	2b03      	cmp	r3, #3
 80023a4:	d12f      	bne.n	8002406 <StartDefaultTask+0x2e6>
				  test_value[0] = 0;
 80023a6:	f207 7324 	addw	r3, r7, #1828	; 0x724
 80023aa:	2200      	movs	r2, #0
 80023ac:	701a      	strb	r2, [r3, #0]
				  test_value[1] = 0;
 80023ae:	f207 7324 	addw	r3, r7, #1828	; 0x724
 80023b2:	2200      	movs	r2, #0
 80023b4:	705a      	strb	r2, [r3, #1]
				  test_value[2] = 0;
 80023b6:	f207 7324 	addw	r3, r7, #1828	; 0x724
 80023ba:	2200      	movs	r2, #0
 80023bc:	709a      	strb	r2, [r3, #2]
				  test_value[3] = 0;
 80023be:	f207 7324 	addw	r3, r7, #1828	; 0x724
 80023c2:	2200      	movs	r2, #0
 80023c4:	70da      	strb	r2, [r3, #3]
				  current_method = SCARA_METHOD_TEST;
 80023c6:	2303      	movs	r3, #3
 80023c8:	f887 3957 	strb.w	r3, [r7, #2391]	; 0x957
				  detail_array[0] = TEST_METHOD;
 80023cc:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 80023d0:	221b      	movs	r2, #27
 80023d2:	701a      	strb	r2, [r3, #0]
				  respond_lenght = commandRespond1(RPD_OK, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 80023d4:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 80023d8:	6899      	ldr	r1, [r3, #8]
 80023da:	f207 62fc 	addw	r2, r7, #1788	; 0x6fc
 80023de:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 80023e2:	4413      	add	r3, r2
 80023e4:	f507 62de 	add.w	r2, r7, #1776	; 0x6f0
 80023e8:	9300      	str	r3, [sp, #0]
 80023ea:	2301      	movs	r3, #1
 80023ec:	2008      	movs	r0, #8
 80023ee:	f7ff fce9 	bl	8001dc4 <commandRespond1>
 80023f2:	f8c7 0924 	str.w	r0, [r7, #2340]	; 0x924
				  total_respond_length += respond_lenght;
 80023f6:	f8d7 2958 	ldr.w	r2, [r7, #2392]	; 0x958
 80023fa:	f8d7 3924 	ldr.w	r3, [r7, #2340]	; 0x924
 80023fe:	4413      	add	r3, r2
 8002400:	f8c7 3958 	str.w	r3, [r7, #2392]	; 0x958
 8002404:	e2ad      	b.n	8002962 <StartDefaultTask+0x842>
			  }else if(SCARA_METHOD_PICK_AND_PLACE == duty_cmd.robot_method){
 8002406:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 800240a:	785b      	ldrb	r3, [r3, #1]
 800240c:	2b04      	cmp	r3, #4
 800240e:	f040 82a8 	bne.w	8002962 <StartDefaultTask+0x842>
				  current_method = SCARA_METHOD_PICK_AND_PLACE;
 8002412:	2304      	movs	r3, #4
 8002414:	f887 3957 	strb.w	r3, [r7, #2391]	; 0x957
				  current_duty_state = SCARA_DUTY_STATE_INIT;
 8002418:	2301      	movs	r3, #1
 800241a:	f887 3955 	strb.w	r3, [r7, #2389]	; 0x955
				  detail_array[0] = PICK_AND_PLACE_METHOD;
 800241e:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 8002422:	221c      	movs	r2, #28
 8002424:	701a      	strb	r2, [r3, #0]
				  respond_lenght = commandRespond1(RPD_OK, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002426:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 800242a:	6899      	ldr	r1, [r3, #8]
 800242c:	f207 62fc 	addw	r2, r7, #1788	; 0x6fc
 8002430:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 8002434:	4413      	add	r3, r2
 8002436:	f507 62de 	add.w	r2, r7, #1776	; 0x6f0
 800243a:	9300      	str	r3, [sp, #0]
 800243c:	2301      	movs	r3, #1
 800243e:	2008      	movs	r0, #8
 8002440:	f7ff fcc0 	bl	8001dc4 <commandRespond1>
 8002444:	f8c7 0924 	str.w	r0, [r7, #2340]	; 0x924
				  total_respond_length += respond_lenght;
 8002448:	f8d7 2958 	ldr.w	r2, [r7, #2392]	; 0x958
 800244c:	f8d7 3924 	ldr.w	r3, [r7, #2340]	; 0x924
 8002450:	4413      	add	r3, r2
 8002452:	f8c7 3958 	str.w	r3, [r7, #2392]	; 0x958
 8002456:	e284      	b.n	8002962 <StartDefaultTask+0x842>
 8002458:	20000000 	.word	0x20000000
 800245c:	bff7b904 	.word	0xbff7b904
 8002460:	80000000 	.word	0x80000000
 8002464:	4002d893 	.word	0x4002d893
 8002468:	90c91080 	.word	0x90c91080
 800246c:	3fa1eb63 	.word	0x3fa1eb63
 8002470:	cec41dd2 	.word	0xcec41dd2
 8002474:	4007ba14 	.word	0x4007ba14
 8002478:	40020400 	.word	0x40020400
 800247c:	0801b558 	.word	0x0801b558
 8002480:	0801b474 	.word	0x0801b474
 8002484:	2000ba68 	.word	0x2000ba68
 8002488:	2000bba8 	.word	0x2000bba8
 800248c:	2000b768 	.word	0x2000b768
 8002490:	2000b8e8 	.word	0x2000b8e8
 8002494:	2000ac64 	.word	0x2000ac64
			  }
		  } else {
			  	  // Check current method & cmd method
			  	  if (current_method == duty_cmd.robot_method) {
 8002498:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 800249c:	785b      	ldrb	r3, [r3, #1]
 800249e:	f897 2957 	ldrb.w	r2, [r7, #2391]	; 0x957
 80024a2:	429a      	cmp	r2, r3
 80024a4:	f040 823d 	bne.w	8002922 <StartDefaultTask+0x802>
				  	  switch( duty_cmd.robot_method) {
 80024a8:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 80024ac:	785b      	ldrb	r3, [r3, #1]
 80024ae:	2b04      	cmp	r3, #4
 80024b0:	f200 8231 	bhi.w	8002916 <StartDefaultTask+0x7f6>
 80024b4:	a201      	add	r2, pc, #4	; (adr r2, 80024bc <StartDefaultTask+0x39c>)
 80024b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024ba:	bf00      	nop
 80024bc:	080024d1 	.word	0x080024d1
 80024c0:	08002527 	.word	0x08002527
 80024c4:	080027f5 	.word	0x080027f5
 80024c8:	080026df 	.word	0x080026df
 80024cc:	0800287d 	.word	0x0800287d
				  	  case SCARA_METHOD_MANUAL:
				  	  {
				  		  if (current_key_state == SCARA_KEY_STATE_READY) {
 80024d0:	f897 3953 	ldrb.w	r3, [r7, #2387]	; 0x953
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d10d      	bne.n	80024f4 <StartDefaultTask+0x3d4>
				  			  current_key = duty_cmd.keyboard;
 80024d8:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 80024dc:	78db      	ldrb	r3, [r3, #3]
 80024de:	f887 3952 	strb.w	r3, [r7, #2386]	; 0x952
				  			  current_key_state = SCARA_KEY_STATE_INIT;// Init new path
 80024e2:	2301      	movs	r3, #1
 80024e4:	f887 3953 	strb.w	r3, [r7, #2387]	; 0x953
				  			  current_key_speed = duty_cmd.key_speed;
 80024e8:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	f8c7 394c 	str.w	r3, [r7, #2380]	; 0x94c
				  				  	  && current_key_state == SCARA_KEY_STATE_FLOW
									  && current_key_speed == duty_cmd.key_speed) {
				  			  current_key_state = SCARA_KEY_STATE_INIT;// Continue old path
				  		  }
				  	  }
				  	  break;
 80024f2:	e233      	b.n	800295c <StartDefaultTask+0x83c>
				  		  } else if (current_key == duty_cmd.keyboard
 80024f4:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 80024f8:	78db      	ldrb	r3, [r3, #3]
 80024fa:	f897 2952 	ldrb.w	r2, [r7, #2386]	; 0x952
 80024fe:	429a      	cmp	r2, r3
 8002500:	f040 822c 	bne.w	800295c <StartDefaultTask+0x83c>
				  				  	  && current_key_state == SCARA_KEY_STATE_FLOW
 8002504:	f897 3953 	ldrb.w	r3, [r7, #2387]	; 0x953
 8002508:	2b02      	cmp	r3, #2
 800250a:	f040 8227 	bne.w	800295c <StartDefaultTask+0x83c>
									  && current_key_speed == duty_cmd.key_speed) {
 800250e:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f8d7 294c 	ldr.w	r2, [r7, #2380]	; 0x94c
 8002518:	429a      	cmp	r2, r3
 800251a:	f040 821f 	bne.w	800295c <StartDefaultTask+0x83c>
				  			  current_key_state = SCARA_KEY_STATE_INIT;// Continue old path
 800251e:	2301      	movs	r3, #1
 8002520:	f887 3953 	strb.w	r3, [r7, #2387]	; 0x953
				  	  break;
 8002524:	e21a      	b.n	800295c <StartDefaultTask+0x83c>
				  	  case SCARA_METHOD_SEMI_AUTO:
				  	  {
						  switch( duty_cmd.robot_mode) {
 8002526:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 800252a:	789b      	ldrb	r3, [r3, #2]
 800252c:	2b01      	cmp	r3, #1
 800252e:	d029      	beq.n	8002584 <StartDefaultTask+0x464>
 8002530:	2b02      	cmp	r3, #2
 8002532:	d074      	beq.n	800261e <StartDefaultTask+0x4fe>
 8002534:	2b00      	cmp	r3, #0
 8002536:	f040 80cb 	bne.w	80026d0 <StartDefaultTask+0x5b0>
						  case SCARA_MODE_STOP:
							  {
								  current_mode	 = SCARA_MODE_STOP;
 800253a:	2300      	movs	r3, #0
 800253c:	f887 3956 	strb.w	r3, [r7, #2390]	; 0x956
								//   respond_lenght = commandRespond(RPD_OK,
								// 								  duty_cmd.id_command,
								// 								  "Stop Now",
								// 								  (char *)respond);
								detail_array[0] = STOP_NOW;
 8002540:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 8002544:	2220      	movs	r2, #32
 8002546:	701a      	strb	r2, [r3, #0]
								respond_lenght = commandRespond1(RPD_OK, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002548:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 800254c:	6899      	ldr	r1, [r3, #8]
 800254e:	f207 62fc 	addw	r2, r7, #1788	; 0x6fc
 8002552:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 8002556:	4413      	add	r3, r2
 8002558:	f507 62de 	add.w	r2, r7, #1776	; 0x6f0
 800255c:	9300      	str	r3, [sp, #0]
 800255e:	2301      	movs	r3, #1
 8002560:	2008      	movs	r0, #8
 8002562:	f7ff fc2f 	bl	8001dc4 <commandRespond1>
 8002566:	f8c7 0924 	str.w	r0, [r7, #2340]	; 0x924
								total_respond_length += respond_lenght;
 800256a:	f8d7 2958 	ldr.w	r2, [r7, #2392]	; 0x958
 800256e:	f8d7 3924 	ldr.w	r3, [r7, #2340]	; 0x924
 8002572:	4413      	add	r3, r2
 8002574:	f8c7 3958 	str.w	r3, [r7, #2392]	; 0x958
								  LOG_REPORT("ROBOT STOP !!!", __LINE__);
 8002578:	f240 117f 	movw	r1, #383	; 0x17f
 800257c:	48b9      	ldr	r0, [pc, #740]	; (8002864 <StartDefaultTask+0x744>)
 800257e:	f7ff fc89 	bl	8001e94 <LOG_REPORT>
							  }
							  break;
 8002582:	e0ab      	b.n	80026dc <StartDefaultTask+0x5bc>

						  case SCARA_MODE_SCAN:
							  {
								  if (SCARA_MODE_DUTY == current_mode && SCARA_DUTY_STATE_READY == current_duty_state) {
 8002584:	f897 3956 	ldrb.w	r3, [r7, #2390]	; 0x956
 8002588:	2b02      	cmp	r3, #2
 800258a:	d126      	bne.n	80025da <StartDefaultTask+0x4ba>
 800258c:	f897 3955 	ldrb.w	r3, [r7, #2389]	; 0x955
 8002590:	2b00      	cmp	r3, #0
 8002592:	d122      	bne.n	80025da <StartDefaultTask+0x4ba>
									  current_mode = SCARA_MODE_SCAN;
 8002594:	2301      	movs	r3, #1
 8002596:	f887 3956 	strb.w	r3, [r7, #2390]	; 0x956
									  current_scan_state = SCARA_SCAN_STATE_INIT;
 800259a:	2300      	movs	r3, #0
 800259c:	f887 3954 	strb.w	r3, [r7, #2388]	; 0x954
									//   respond_lenght = commandRespond(RPD_OK,
									// 								  duty_cmd.id_command,
									// 								  "Start Scan",
									// 								  (char *)respond);
									detail_array[0] = START_SCAN;
 80025a0:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 80025a4:	2221      	movs	r2, #33	; 0x21
 80025a6:	701a      	strb	r2, [r3, #0]
									respond_lenght = commandRespond1(RPD_OK, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 80025a8:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 80025ac:	6899      	ldr	r1, [r3, #8]
 80025ae:	f207 62fc 	addw	r2, r7, #1788	; 0x6fc
 80025b2:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 80025b6:	4413      	add	r3, r2
 80025b8:	f507 62de 	add.w	r2, r7, #1776	; 0x6f0
 80025bc:	9300      	str	r3, [sp, #0]
 80025be:	2301      	movs	r3, #1
 80025c0:	2008      	movs	r0, #8
 80025c2:	f7ff fbff 	bl	8001dc4 <commandRespond1>
 80025c6:	f8c7 0924 	str.w	r0, [r7, #2340]	; 0x924
									total_respond_length += respond_lenght;
 80025ca:	f8d7 2958 	ldr.w	r2, [r7, #2392]	; 0x958
 80025ce:	f8d7 3924 	ldr.w	r3, [r7, #2340]	; 0x924
 80025d2:	4413      	add	r3, r2
 80025d4:	f8c7 3958 	str.w	r3, [r7, #2392]	; 0x958
									respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
									total_respond_length += respond_lenght;
									  LOG_REPORT("SCAN FAIL: BUSY", __LINE__);
								  }
							  }
							  break;
 80025d8:	e080      	b.n	80026dc <StartDefaultTask+0x5bc>
									detail_array[0] = BUSY;
 80025da:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 80025de:	2222      	movs	r2, #34	; 0x22
 80025e0:	701a      	strb	r2, [r3, #0]
									respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 80025e2:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 80025e6:	6899      	ldr	r1, [r3, #8]
 80025e8:	f207 62fc 	addw	r2, r7, #1788	; 0x6fc
 80025ec:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 80025f0:	4413      	add	r3, r2
 80025f2:	f507 62de 	add.w	r2, r7, #1776	; 0x6f0
 80025f6:	9300      	str	r3, [sp, #0]
 80025f8:	2301      	movs	r3, #1
 80025fa:	2007      	movs	r0, #7
 80025fc:	f7ff fbe2 	bl	8001dc4 <commandRespond1>
 8002600:	f8c7 0924 	str.w	r0, [r7, #2340]	; 0x924
									total_respond_length += respond_lenght;
 8002604:	f8d7 2958 	ldr.w	r2, [r7, #2392]	; 0x958
 8002608:	f8d7 3924 	ldr.w	r3, [r7, #2340]	; 0x924
 800260c:	4413      	add	r3, r2
 800260e:	f8c7 3958 	str.w	r3, [r7, #2392]	; 0x958
									  LOG_REPORT("SCAN FAIL: BUSY", __LINE__);
 8002612:	f240 1197 	movw	r1, #407	; 0x197
 8002616:	4894      	ldr	r0, [pc, #592]	; (8002868 <StartDefaultTask+0x748>)
 8002618:	f7ff fc3c 	bl	8001e94 <LOG_REPORT>
							  break;
 800261c:	e05e      	b.n	80026dc <StartDefaultTask+0x5bc>

						  case SCARA_MODE_DUTY:
							  {
								  if (SCARA_MODE_DUTY == current_mode && SCARA_DUTY_STATE_READY == current_duty_state) {
 800261e:	f897 3956 	ldrb.w	r3, [r7, #2390]	; 0x956
 8002622:	2b02      	cmp	r3, #2
 8002624:	d131      	bne.n	800268a <StartDefaultTask+0x56a>
 8002626:	f897 3955 	ldrb.w	r3, [r7, #2389]	; 0x955
 800262a:	2b00      	cmp	r3, #0
 800262c:	d12d      	bne.n	800268a <StartDefaultTask+0x56a>
									  //scaraSetScanFlag();
//									  if(duty_cmd.modeInit_type == DUTY_MODE_INIT_LINEAR){
//										  current_method = SCARA_METHOD_AUTO;
//									  }
									  if (scaraIsScanLimit()) {
 800262e:	f008 f96d 	bl	800a90c <scaraIsScanLimit>
 8002632:	4603      	mov	r3, r0
 8002634:	2b00      	cmp	r3, #0
 8002636:	d006      	beq.n	8002646 <StartDefaultTask+0x526>
										  current_mode	 = SCARA_MODE_DUTY;
 8002638:	2302      	movs	r3, #2
 800263a:	f887 3956 	strb.w	r3, [r7, #2390]	; 0x956
										  current_duty_state	 = SCARA_DUTY_STATE_INIT;
 800263e:	2301      	movs	r3, #1
 8002640:	f887 3955 	strb.w	r3, [r7, #2389]	; 0x955
									  if (scaraIsScanLimit()) {
 8002644:	e043      	b.n	80026ce <StartDefaultTask+0x5ae>
									  } else {
										//   respond_lenght = commandRespond(RPD_ERROR,
										// 								  duty_cmd.id_command,
										// 								  "Has Not Scan Yet.",
										// 								  (char *)respond);
										detail_array[0] = NOT_SCAN;
 8002646:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 800264a:	2223      	movs	r2, #35	; 0x23
 800264c:	701a      	strb	r2, [r3, #0]
										respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 800264e:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 8002652:	6899      	ldr	r1, [r3, #8]
 8002654:	f207 62fc 	addw	r2, r7, #1788	; 0x6fc
 8002658:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 800265c:	4413      	add	r3, r2
 800265e:	f507 62de 	add.w	r2, r7, #1776	; 0x6f0
 8002662:	9300      	str	r3, [sp, #0]
 8002664:	2301      	movs	r3, #1
 8002666:	2007      	movs	r0, #7
 8002668:	f7ff fbac 	bl	8001dc4 <commandRespond1>
 800266c:	f8c7 0924 	str.w	r0, [r7, #2340]	; 0x924
										total_respond_length += respond_lenght;
 8002670:	f8d7 2958 	ldr.w	r2, [r7, #2392]	; 0x958
 8002674:	f8d7 3924 	ldr.w	r3, [r7, #2340]	; 0x924
 8002678:	4413      	add	r3, r2
 800267a:	f8c7 3958 	str.w	r3, [r7, #2392]	; 0x958
										  LOG_REPORT("MOVE FAIL:NOT SCAN", __LINE__);
 800267e:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8002682:	487a      	ldr	r0, [pc, #488]	; (800286c <StartDefaultTask+0x74c>)
 8002684:	f7ff fc06 	bl	8001e94 <LOG_REPORT>
									  if (scaraIsScanLimit()) {
 8002688:	e021      	b.n	80026ce <StartDefaultTask+0x5ae>
								  } else {
									//   respond_lenght	= commandRespond(RPD_ERROR,
									// 									  duty_cmd.id_command,
									// 									  "Busy.",
									// 									  (char *)respond);
									detail_array[0] = BUSY;
 800268a:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 800268e:	2222      	movs	r2, #34	; 0x22
 8002690:	701a      	strb	r2, [r3, #0]
									respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002692:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 8002696:	6899      	ldr	r1, [r3, #8]
 8002698:	f207 62fc 	addw	r2, r7, #1788	; 0x6fc
 800269c:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 80026a0:	4413      	add	r3, r2
 80026a2:	f507 62de 	add.w	r2, r7, #1776	; 0x6f0
 80026a6:	9300      	str	r3, [sp, #0]
 80026a8:	2301      	movs	r3, #1
 80026aa:	2007      	movs	r0, #7
 80026ac:	f7ff fb8a 	bl	8001dc4 <commandRespond1>
 80026b0:	f8c7 0924 	str.w	r0, [r7, #2340]	; 0x924
									total_respond_length += respond_lenght;
 80026b4:	f8d7 2958 	ldr.w	r2, [r7, #2392]	; 0x958
 80026b8:	f8d7 3924 	ldr.w	r3, [r7, #2340]	; 0x924
 80026bc:	4413      	add	r3, r2
 80026be:	f8c7 3958 	str.w	r3, [r7, #2392]	; 0x958
									  LOG_REPORT("MOVE FAIL:BUSY", __LINE__);
 80026c2:	f44f 71dc 	mov.w	r1, #440	; 0x1b8
 80026c6:	486a      	ldr	r0, [pc, #424]	; (8002870 <StartDefaultTask+0x750>)
 80026c8:	f7ff fbe4 	bl	8001e94 <LOG_REPORT>
								  }
							  }
							  break;
 80026cc:	e006      	b.n	80026dc <StartDefaultTask+0x5bc>
 80026ce:	e005      	b.n	80026dc <StartDefaultTask+0x5bc>
						  default:
							  {
								  LOG_REPORT("CMD Error Mode !!!", __LINE__);
 80026d0:	f44f 71df 	mov.w	r1, #446	; 0x1be
 80026d4:	4867      	ldr	r0, [pc, #412]	; (8002874 <StartDefaultTask+0x754>)
 80026d6:	f7ff fbdd 	bl	8001e94 <LOG_REPORT>
							  }
						  }
					  }
					  break;
 80026da:	e142      	b.n	8002962 <StartDefaultTask+0x842>
 80026dc:	e141      	b.n	8002962 <StartDefaultTask+0x842>
					  case SCARA_METHOD_TEST:
					  {
						  test_value[0] = 0;
 80026de:	f207 7324 	addw	r3, r7, #1828	; 0x724
 80026e2:	2200      	movs	r2, #0
 80026e4:	701a      	strb	r2, [r3, #0]
						  test_value[1] = 0;
 80026e6:	f207 7324 	addw	r3, r7, #1828	; 0x724
 80026ea:	2200      	movs	r2, #0
 80026ec:	705a      	strb	r2, [r3, #1]
						  test_value[2] = 0;
 80026ee:	f207 7324 	addw	r3, r7, #1828	; 0x724
 80026f2:	2200      	movs	r2, #0
 80026f4:	709a      	strb	r2, [r3, #2]
						  test_value[3] = 0;
 80026f6:	f207 7324 	addw	r3, r7, #1828	; 0x724
 80026fa:	2200      	movs	r2, #0
 80026fc:	70da      	strb	r2, [r3, #3]
						  switch (duty_cmd.test_key)
 80026fe:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 8002702:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 8002706:	2b07      	cmp	r3, #7
 8002708:	d872      	bhi.n	80027f0 <StartDefaultTask+0x6d0>
 800270a:	a201      	add	r2, pc, #4	; (adr r2, 8002710 <StartDefaultTask+0x5f0>)
 800270c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002710:	08002731 	.word	0x08002731
 8002714:	08002749 	.word	0x08002749
 8002718:	08002761 	.word	0x08002761
 800271c:	08002779 	.word	0x08002779
 8002720:	08002791 	.word	0x08002791
 8002724:	080027a9 	.word	0x080027a9
 8002728:	080027c1 	.word	0x080027c1
 800272c:	080027d9 	.word	0x080027d9
						  {
						  case SCARA_TEST_MOTOR1_POS:
							 test_value[duty_cmd.test_key/2] = 5;
 8002730:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 8002734:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 8002738:	085b      	lsrs	r3, r3, #1
 800273a:	b2db      	uxtb	r3, r3
 800273c:	461a      	mov	r2, r3
 800273e:	f207 7324 	addw	r3, r7, #1828	; 0x724
 8002742:	2105      	movs	r1, #5
 8002744:	5499      	strb	r1, [r3, r2]
						  break;
 8002746:	e054      	b.n	80027f2 <StartDefaultTask+0x6d2>
						  case SCARA_TEST_MOTOR1_NEG:
							 test_value[duty_cmd.test_key/2] = -5;
 8002748:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 800274c:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 8002750:	085b      	lsrs	r3, r3, #1
 8002752:	b2db      	uxtb	r3, r3
 8002754:	461a      	mov	r2, r3
 8002756:	f207 7324 	addw	r3, r7, #1828	; 0x724
 800275a:	21fb      	movs	r1, #251	; 0xfb
 800275c:	5499      	strb	r1, [r3, r2]
						  break;
 800275e:	e048      	b.n	80027f2 <StartDefaultTask+0x6d2>
						  case SCARA_TEST_MOTOR2_POS:
							 test_value[duty_cmd.test_key/2] = 5;
 8002760:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 8002764:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 8002768:	085b      	lsrs	r3, r3, #1
 800276a:	b2db      	uxtb	r3, r3
 800276c:	461a      	mov	r2, r3
 800276e:	f207 7324 	addw	r3, r7, #1828	; 0x724
 8002772:	2105      	movs	r1, #5
 8002774:	5499      	strb	r1, [r3, r2]
						  break;
 8002776:	e03c      	b.n	80027f2 <StartDefaultTask+0x6d2>
						  case SCARA_TEST_MOTOR2_NEG:
							 test_value[duty_cmd.test_key/2] = -5;
 8002778:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 800277c:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 8002780:	085b      	lsrs	r3, r3, #1
 8002782:	b2db      	uxtb	r3, r3
 8002784:	461a      	mov	r2, r3
 8002786:	f207 7324 	addw	r3, r7, #1828	; 0x724
 800278a:	21fb      	movs	r1, #251	; 0xfb
 800278c:	5499      	strb	r1, [r3, r2]
						  break;
 800278e:	e030      	b.n	80027f2 <StartDefaultTask+0x6d2>
						  case SCARA_TEST_MOTOR3_POS:
							 test_value[duty_cmd.test_key/2] = 5;
 8002790:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 8002794:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 8002798:	085b      	lsrs	r3, r3, #1
 800279a:	b2db      	uxtb	r3, r3
 800279c:	461a      	mov	r2, r3
 800279e:	f207 7324 	addw	r3, r7, #1828	; 0x724
 80027a2:	2105      	movs	r1, #5
 80027a4:	5499      	strb	r1, [r3, r2]
						  break;
 80027a6:	e024      	b.n	80027f2 <StartDefaultTask+0x6d2>
						  case SCARA_TEST_MOTOR3_NEG:
							 test_value[duty_cmd.test_key/2] = -5;
 80027a8:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 80027ac:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 80027b0:	085b      	lsrs	r3, r3, #1
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	461a      	mov	r2, r3
 80027b6:	f207 7324 	addw	r3, r7, #1828	; 0x724
 80027ba:	21fb      	movs	r1, #251	; 0xfb
 80027bc:	5499      	strb	r1, [r3, r2]
						  break;
 80027be:	e018      	b.n	80027f2 <StartDefaultTask+0x6d2>
						  case SCARA_TEST_MOTOR4_POS:
							 test_value[duty_cmd.test_key/2] = 10;
 80027c0:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 80027c4:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 80027c8:	085b      	lsrs	r3, r3, #1
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	461a      	mov	r2, r3
 80027ce:	f207 7324 	addw	r3, r7, #1828	; 0x724
 80027d2:	210a      	movs	r1, #10
 80027d4:	5499      	strb	r1, [r3, r2]
						  break;
 80027d6:	e00c      	b.n	80027f2 <StartDefaultTask+0x6d2>
						  case SCARA_TEST_MOTOR4_NEG:
							 test_value[duty_cmd.test_key/2] = -10;
 80027d8:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 80027dc:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 80027e0:	085b      	lsrs	r3, r3, #1
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	461a      	mov	r2, r3
 80027e6:	f207 7324 	addw	r3, r7, #1828	; 0x724
 80027ea:	21f6      	movs	r1, #246	; 0xf6
 80027ec:	5499      	strb	r1, [r3, r2]
						  break;						  
 80027ee:	e000      	b.n	80027f2 <StartDefaultTask+0x6d2>
						  default:
							  break;
 80027f0:	bf00      	nop
						  }
					  }
					  break;
 80027f2:	e0b6      	b.n	8002962 <StartDefaultTask+0x842>
				  	  case SCARA_METHOD_GCODE:
				  	  {
				  		  if(current_duty_state == SCARA_DUTY_STATE_READY && duty_cmd.id_command == CMD_GCODE_RUN){
 80027f4:	f897 3955 	ldrb.w	r3, [r7, #2389]	; 0x955
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d10b      	bne.n	8002814 <StartDefaultTask+0x6f4>
 80027fc:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	2b13      	cmp	r3, #19
 8002804:	d106      	bne.n	8002814 <StartDefaultTask+0x6f4>
				  			  run_point = 1;
 8002806:	2301      	movs	r3, #1
 8002808:	f8c7 392c 	str.w	r3, [r7, #2348]	; 0x92c
				  			  current_duty_state = SCARA_DUTY_STATE_OPERATION;
 800280c:	2304      	movs	r3, #4
 800280e:	f887 3955 	strb.w	r3, [r7, #2389]	; 0x955
 8002812:	e025      	b.n	8002860 <StartDefaultTask+0x740>
				  		  }else if(current_duty_state == SCARA_DUTY_STATE_INIT && duty_cmd.id_command == CMD_GCODE_RESUME){
 8002814:	f897 3955 	ldrb.w	r3, [r7, #2389]	; 0x955
 8002818:	2b01      	cmp	r3, #1
 800281a:	d10e      	bne.n	800283a <StartDefaultTask+0x71a>
 800281c:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	2b12      	cmp	r3, #18
 8002824:	d109      	bne.n	800283a <StartDefaultTask+0x71a>
				  			  lowlayer_readTruePosition(&positionCurrent);
 8002826:	4814      	ldr	r0, [pc, #80]	; (8002878 <StartDefaultTask+0x758>)
 8002828:	f002 fa4e 	bl	8004cc8 <lowlayer_readTruePosition>
				  			  kinematicForward(&positionCurrent);
 800282c:	4812      	ldr	r0, [pc, #72]	; (8002878 <StartDefaultTask+0x758>)
 800282e:	f001 fb27 	bl	8003e80 <kinematicForward>
				  			  current_duty_state = SCARA_DUTY_STATE_INIT;
 8002832:	2301      	movs	r3, #1
 8002834:	f887 3955 	strb.w	r3, [r7, #2389]	; 0x955
 8002838:	e012      	b.n	8002860 <StartDefaultTask+0x740>
				  		  }else if(duty_cmd.id_command == CMD_GCODE_STOP){
 800283a:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	2b0d      	cmp	r3, #13
 8002842:	d103      	bne.n	800284c <StartDefaultTask+0x72c>
				  			  current_duty_state = SCARA_DUTY_STATE_READY;
 8002844:	2300      	movs	r3, #0
 8002846:	f887 3955 	strb.w	r3, [r7, #2389]	; 0x955
				  		  }else if(duty_cmd.id_command == CMD_GCODE_PAUSE){
				  			  current_duty_state = SCARA_DUTY_STATE_INIT;
				  		  }
				  	  }
				  	  break;
 800284a:	e089      	b.n	8002960 <StartDefaultTask+0x840>
				  		  }else if(duty_cmd.id_command == CMD_GCODE_PAUSE){
 800284c:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 8002850:	689b      	ldr	r3, [r3, #8]
 8002852:	2b0e      	cmp	r3, #14
 8002854:	f040 8084 	bne.w	8002960 <StartDefaultTask+0x840>
				  			  current_duty_state = SCARA_DUTY_STATE_INIT;
 8002858:	2301      	movs	r3, #1
 800285a:	f887 3955 	strb.w	r3, [r7, #2389]	; 0x955
				  	  break;
 800285e:	e07f      	b.n	8002960 <StartDefaultTask+0x840>
 8002860:	e07e      	b.n	8002960 <StartDefaultTask+0x840>
 8002862:	bf00      	nop
 8002864:	0801b494 	.word	0x0801b494
 8002868:	0801b4a4 	.word	0x0801b4a4
 800286c:	0801b4b4 	.word	0x0801b4b4
 8002870:	0801b4c8 	.word	0x0801b4c8
 8002874:	0801b4d8 	.word	0x0801b4d8
 8002878:	2000b8e8 	.word	0x2000b8e8
				  	  case SCARA_METHOD_PICK_AND_PLACE:{
				  		  memcpy(&Object[object_head_pointer].object_position, &duty_cmd.target_point, sizeof(SCARA_PositionTypeDef));
 800287c:	f897 393d 	ldrb.w	r3, [r7, #2365]	; 0x93d
 8002880:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8002884:	21c8      	movs	r1, #200	; 0xc8
 8002886:	fb01 f303 	mul.w	r3, r1, r3
 800288a:	18d0      	adds	r0, r2, r3
 800288c:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 8002890:	3328      	adds	r3, #40	; 0x28
 8002892:	22c0      	movs	r2, #192	; 0xc0
 8002894:	4619      	mov	r1, r3
 8002896:	f013 fb49 	bl	8015f2c <memcpy>
				  		  Object[object_head_pointer].timer_value = (uint16_t)duty_cmd.target_point.t;
 800289a:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 800289e:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 80028a2:	f897 593d 	ldrb.w	r5, [r7, #2365]	; 0x93d
 80028a6:	4618      	mov	r0, r3
 80028a8:	4621      	mov	r1, r4
 80028aa:	f7fe f97d 	bl	8000ba8 <__aeabi_d2uiz>
 80028ae:	4603      	mov	r3, r0
 80028b0:	b299      	uxth	r1, r3
 80028b2:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 80028b6:	23c8      	movs	r3, #200	; 0xc8
 80028b8:	fb03 f305 	mul.w	r3, r3, r5
 80028bc:	4413      	add	r3, r2
 80028be:	33c0      	adds	r3, #192	; 0xc0
 80028c0:	460a      	mov	r2, r1
 80028c2:	801a      	strh	r2, [r3, #0]
				  		  object_head_pointer = (object_head_pointer+1)%8;
 80028c4:	f897 393d 	ldrb.w	r3, [r7, #2365]	; 0x93d
 80028c8:	3301      	adds	r3, #1
 80028ca:	425a      	negs	r2, r3
 80028cc:	f003 0307 	and.w	r3, r3, #7
 80028d0:	f002 0207 	and.w	r2, r2, #7
 80028d4:	bf58      	it	pl
 80028d6:	4253      	negpl	r3, r2
 80028d8:	f887 393d 	strb.w	r3, [r7, #2365]	; 0x93d
				  		  detail_array[0] = OBJECT_DETECTED;
 80028dc:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 80028e0:	221d      	movs	r2, #29
 80028e2:	701a      	strb	r2, [r3, #0]
						  respond_lenght = commandRespond1(RPD_OK, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 80028e4:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 80028e8:	6899      	ldr	r1, [r3, #8]
 80028ea:	f207 62fc 	addw	r2, r7, #1788	; 0x6fc
 80028ee:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 80028f2:	4413      	add	r3, r2
 80028f4:	f507 62de 	add.w	r2, r7, #1776	; 0x6f0
 80028f8:	9300      	str	r3, [sp, #0]
 80028fa:	2301      	movs	r3, #1
 80028fc:	2008      	movs	r0, #8
 80028fe:	f7ff fa61 	bl	8001dc4 <commandRespond1>
 8002902:	f8c7 0924 	str.w	r0, [r7, #2340]	; 0x924
						  total_respond_length += respond_lenght;
 8002906:	f8d7 2958 	ldr.w	r2, [r7, #2392]	; 0x958
 800290a:	f8d7 3924 	ldr.w	r3, [r7, #2340]	; 0x924
 800290e:	4413      	add	r3, r2
 8002910:	f8c7 3958 	str.w	r3, [r7, #2392]	; 0x958
				  	  }
				  	  break;
 8002914:	e025      	b.n	8002962 <StartDefaultTask+0x842>
				  	  default:
				  	  {
				  		  LOG_REPORT("CMD Error Method !!!", __LINE__);
 8002916:	f240 2103 	movw	r1, #515	; 0x203
 800291a:	48c9      	ldr	r0, [pc, #804]	; (8002c40 <StartDefaultTask+0xb20>)
 800291c:	f7ff faba 	bl	8001e94 <LOG_REPORT>
 8002920:	e01f      	b.n	8002962 <StartDefaultTask+0x842>
			  	  } else {
					//   respond_lenght = commandRespond(RPD_ERROR,
					// 								duty_cmd.id_command,
					// 								"METHOD isn't correct",
					// 								(char *)respond);
					detail_array[0] = INCORRECT_METHOD;
 8002922:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 8002926:	2224      	movs	r2, #36	; 0x24
 8002928:	701a      	strb	r2, [r3, #0]
					respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 800292a:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 800292e:	6899      	ldr	r1, [r3, #8]
 8002930:	f207 62fc 	addw	r2, r7, #1788	; 0x6fc
 8002934:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 8002938:	4413      	add	r3, r2
 800293a:	f507 62de 	add.w	r2, r7, #1776	; 0x6f0
 800293e:	9300      	str	r3, [sp, #0]
 8002940:	2301      	movs	r3, #1
 8002942:	2007      	movs	r0, #7
 8002944:	f7ff fa3e 	bl	8001dc4 <commandRespond1>
 8002948:	f8c7 0924 	str.w	r0, [r7, #2340]	; 0x924
					total_respond_length += respond_lenght;
 800294c:	f8d7 2958 	ldr.w	r2, [r7, #2392]	; 0x958
 8002950:	f8d7 3924 	ldr.w	r3, [r7, #2340]	; 0x924
 8002954:	4413      	add	r3, r2
 8002956:	f8c7 3958 	str.w	r3, [r7, #2392]	; 0x958
 800295a:	e002      	b.n	8002962 <StartDefaultTask+0x842>
				  	  break;
 800295c:	bf00      	nop
 800295e:	e000      	b.n	8002962 <StartDefaultTask+0x842>
				  	  break;
 8002960:	bf00      	nop
			  	  }

			  }
		  isNewDuty = FALSE;
 8002962:	2300      	movs	r3, #0
 8002964:	f887 395f 	strb.w	r3, [r7, #2399]	; 0x95f
	  }

	  /* 3--- Execute Phase ---*/
	  switch(current_method) {
 8002968:	f897 3957 	ldrb.w	r3, [r7, #2391]	; 0x957
 800296c:	2b04      	cmp	r3, #4
 800296e:	f200 8724 	bhi.w	80037ba <StartDefaultTask+0x169a>
 8002972:	a201      	add	r2, pc, #4	; (adr r2, 8002978 <StartDefaultTask+0x858>)
 8002974:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002978:	0800298d 	.word	0x0800298d
 800297c:	08002b3b 	.word	0x08002b3b
 8002980:	08002f29 	.word	0x08002f29
 8002984:	080031a3 	.word	0x080031a3
 8002988:	080031c9 	.word	0x080031c9
	  case SCARA_METHOD_MANUAL:
	  {
		  switch( current_key_state) {
 800298c:	f897 3953 	ldrb.w	r3, [r7, #2387]	; 0x953
 8002990:	2b03      	cmp	r3, #3
 8002992:	f200 870f 	bhi.w	80037b4 <StartDefaultTask+0x1694>
 8002996:	a201      	add	r2, pc, #4	; (adr r2, 800299c <StartDefaultTask+0x87c>)
 8002998:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800299c:	08002b35 	.word	0x08002b35
 80029a0:	080029ad 	.word	0x080029ad
 80029a4:	08002a1b 	.word	0x08002a1b
 80029a8:	08002af7 	.word	0x08002af7
		  case SCARA_KEY_STATE_READY:
			  /* Wait for application keyboard , do nothing*/
		  break;
		  case SCARA_KEY_STATE_INIT:
		  {
			  if (scaraKeyInit1(current_key, current_key_speed1) == SCARA_STATUS_OK) {
 80029ac:	4ba5      	ldr	r3, [pc, #660]	; (8002c44 <StartDefaultTask+0xb24>)
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	f897 3952 	ldrb.w	r3, [r7, #2386]	; 0x952
 80029b4:	4611      	mov	r1, r2
 80029b6:	4618      	mov	r0, r3
 80029b8:	f008 f8c2 	bl	800ab40 <scaraKeyInit1>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d127      	bne.n	8002a12 <StartDefaultTask+0x8f2>
				  run_time = 0;
 80029c2:	f04f 0300 	mov.w	r3, #0
 80029c6:	f04f 0400 	mov.w	r4, #0
 80029ca:	f507 6214 	add.w	r2, r7, #2368	; 0x940
 80029ce:	e9c2 3400 	strd	r3, r4, [r2]
				  current_key_state = SCARA_KEY_STATE_FLOW;
 80029d2:	2302      	movs	r3, #2
 80029d4:	f887 3953 	strb.w	r3, [r7, #2387]	; 0x953
// #endif
// 				  infor_lenght 		= commandRespond(RPD_START,
// 													  0,
// 													  (char *)position,
// 													  (char *)infor);
					detail_array[0] = NONE;
 80029d8:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 80029dc:	2225      	movs	r2, #37	; 0x25
 80029de:	701a      	strb	r2, [r3, #0]
					respond_lenght = commandRespond1(RPD_START, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 80029e0:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 80029e4:	6899      	ldr	r1, [r3, #8]
 80029e6:	f207 62fc 	addw	r2, r7, #1788	; 0x6fc
 80029ea:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 80029ee:	4413      	add	r3, r2
 80029f0:	f507 62de 	add.w	r2, r7, #1776	; 0x6f0
 80029f4:	9300      	str	r3, [sp, #0]
 80029f6:	2301      	movs	r3, #1
 80029f8:	2003      	movs	r0, #3
 80029fa:	f7ff f9e3 	bl	8001dc4 <commandRespond1>
 80029fe:	f8c7 0924 	str.w	r0, [r7, #2340]	; 0x924
					total_respond_length += respond_lenght;
 8002a02:	f8d7 2958 	ldr.w	r2, [r7, #2392]	; 0x958
 8002a06:	f8d7 3924 	ldr.w	r3, [r7, #2340]	; 0x924
 8002a0a:	4413      	add	r3, r2
 8002a0c:	f8c7 3958 	str.w	r3, [r7, #2392]	; 0x958
			  } else {
				  current_key_state = SCARA_KEY_STATE_READY;
			  }
		  }
		  break;
 8002a10:	e091      	b.n	8002b36 <StartDefaultTask+0xa16>
				  current_key_state = SCARA_KEY_STATE_READY;
 8002a12:	2300      	movs	r3, #0
 8002a14:	f887 3953 	strb.w	r3, [r7, #2387]	; 0x953
		  break;
 8002a18:	e08d      	b.n	8002b36 <StartDefaultTask+0xa16>
		  case SCARA_KEY_STATE_FLOW:
		  {
			  SCARA_StatusTypeDef status;
			  // Increase run time
			  run_time += T_SAMPLING;
 8002a1a:	a387      	add	r3, pc, #540	; (adr r3, 8002c38 <StartDefaultTask+0xb18>)
 8002a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a20:	f507 6114 	add.w	r1, r7, #2368	; 0x940
 8002a24:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002a28:	f7fd fc30 	bl	800028c <__adddf3>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	460c      	mov	r4, r1
 8002a30:	f507 6214 	add.w	r2, r7, #2368	; 0x940
 8002a34:	e9c2 3400 	strd	r3, r4, [r2]
			  // Check Time Out
			  if (scaraIsFinish(run_time)) {
 8002a38:	f507 6314 	add.w	r3, r7, #2368	; 0x940
 8002a3c:	ed93 0b00 	vldr	d0, [r3]
 8002a40:	f007 ff70 	bl	800a924 <scaraIsFinish>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d003      	beq.n	8002a52 <StartDefaultTask+0x932>
				  current_key_state = SCARA_KEY_STATE_FINISH;// Key Done
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	f887 3953 	strb.w	r3, [r7, #2387]	; 0x953
					total_respond_length += respond_lenght;
					  LOG_REPORT("STOP KEY", __LINE__);
				  }
			  }
		  }
		  break;
 8002a50:	e071      	b.n	8002b36 <StartDefaultTask+0xa16>
				  status = scaraFlowDuty(run_time, &positionNext, positionCurrent);
 8002a52:	4c7d      	ldr	r4, [pc, #500]	; (8002c48 <StartDefaultTask+0xb28>)
 8002a54:	4668      	mov	r0, sp
 8002a56:	f104 0308 	add.w	r3, r4, #8
 8002a5a:	22b8      	movs	r2, #184	; 0xb8
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	f013 fa65 	bl	8015f2c <memcpy>
 8002a62:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002a66:	4879      	ldr	r0, [pc, #484]	; (8002c4c <StartDefaultTask+0xb2c>)
 8002a68:	f507 6114 	add.w	r1, r7, #2368	; 0x940
 8002a6c:	ed91 0b00 	vldr	d0, [r1]
 8002a70:	f005 fe54 	bl	800871c <scaraFlowDuty>
 8002a74:	4603      	mov	r3, r0
 8002a76:	f887 38f9 	strb.w	r3, [r7, #2297]	; 0x8f9
				  if ( SCARA_STATUS_OK == status) {
 8002a7a:	f897 38f9 	ldrb.w	r3, [r7, #2297]	; 0x8f9
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d113      	bne.n	8002aaa <StartDefaultTask+0x98a>
					  lowlayer_computeAndWritePulse(positionCurrent, positionNext);
 8002a82:	4c71      	ldr	r4, [pc, #452]	; (8002c48 <StartDefaultTask+0xb28>)
 8002a84:	4a71      	ldr	r2, [pc, #452]	; (8002c4c <StartDefaultTask+0xb2c>)
 8002a86:	ab2c      	add	r3, sp, #176	; 0xb0
 8002a88:	4611      	mov	r1, r2
 8002a8a:	22c0      	movs	r2, #192	; 0xc0
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f013 fa4d 	bl	8015f2c <memcpy>
 8002a92:	4668      	mov	r0, sp
 8002a94:	f104 0310 	add.w	r3, r4, #16
 8002a98:	22b0      	movs	r2, #176	; 0xb0
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	f013 fa46 	bl	8015f2c <memcpy>
 8002aa0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002aa4:	f002 faa0 	bl	8004fe8 <lowlayer_computeAndWritePulse>
		  break;
 8002aa8:	e045      	b.n	8002b36 <StartDefaultTask+0xa16>
					  current_key_state = SCARA_KEY_STATE_FINISH;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	f887 3953 	strb.w	r3, [r7, #2387]	; 0x953
					detail_array[0] = status;
 8002ab0:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 8002ab4:	f897 28f9 	ldrb.w	r2, [r7, #2297]	; 0x8f9
 8002ab8:	701a      	strb	r2, [r3, #0]
					respond_lenght = commandRespond1(RPD_STOP, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002aba:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 8002abe:	6899      	ldr	r1, [r3, #8]
 8002ac0:	f207 62fc 	addw	r2, r7, #1788	; 0x6fc
 8002ac4:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 8002ac8:	4413      	add	r3, r2
 8002aca:	f507 62de 	add.w	r2, r7, #1776	; 0x6f0
 8002ace:	9300      	str	r3, [sp, #0]
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	2006      	movs	r0, #6
 8002ad4:	f7ff f976 	bl	8001dc4 <commandRespond1>
 8002ad8:	f8c7 0924 	str.w	r0, [r7, #2340]	; 0x924
					total_respond_length += respond_lenght;
 8002adc:	f8d7 2958 	ldr.w	r2, [r7, #2392]	; 0x958
 8002ae0:	f8d7 3924 	ldr.w	r3, [r7, #2340]	; 0x924
 8002ae4:	4413      	add	r3, r2
 8002ae6:	f8c7 3958 	str.w	r3, [r7, #2392]	; 0x958
					  LOG_REPORT("STOP KEY", __LINE__);
 8002aea:	f44f 7116 	mov.w	r1, #600	; 0x258
 8002aee:	4858      	ldr	r0, [pc, #352]	; (8002c50 <StartDefaultTask+0xb30>)
 8002af0:	f7ff f9d0 	bl	8001e94 <LOG_REPORT>
		  break;
 8002af4:	e01f      	b.n	8002b36 <StartDefaultTask+0xa16>
		  case SCARA_KEY_STATE_FINISH:
		  {
			  lowlayer_readTruePosition(&positionNext);
 8002af6:	4855      	ldr	r0, [pc, #340]	; (8002c4c <StartDefaultTask+0xb2c>)
 8002af8:	f002 f8e6 	bl	8004cc8 <lowlayer_readTruePosition>
			  kinematicForward(&positionNext);
 8002afc:	4853      	ldr	r0, [pc, #332]	; (8002c4c <StartDefaultTask+0xb2c>)
 8002afe:	f001 f9bf 	bl	8003e80 <kinematicForward>
			  current_key_state = SCARA_KEY_STATE_READY;
 8002b02:	2300      	movs	r3, #0
 8002b04:	f887 3953 	strb.w	r3, [r7, #2387]	; 0x953
			  positionNext.t = 0;
 8002b08:	4a50      	ldr	r2, [pc, #320]	; (8002c4c <StartDefaultTask+0xb2c>)
 8002b0a:	f04f 0300 	mov.w	r3, #0
 8002b0e:	f04f 0400 	mov.w	r4, #0
 8002b12:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
			  positionNext.total_time = 0;
 8002b16:	4a4d      	ldr	r2, [pc, #308]	; (8002c4c <StartDefaultTask+0xb2c>)
 8002b18:	f04f 0300 	mov.w	r3, #0
 8002b1c:	f04f 0400 	mov.w	r4, #0
 8002b20:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40
			  positionNext.q = 0;
 8002b24:	4a49      	ldr	r2, [pc, #292]	; (8002c4c <StartDefaultTask+0xb2c>)
 8002b26:	f04f 0300 	mov.w	r3, #0
 8002b2a:	f04f 0400 	mov.w	r4, #0
 8002b2e:	e9c2 3400 	strd	r3, r4, [r2]
		  }
		  break;
 8002b32:	e000      	b.n	8002b36 <StartDefaultTask+0xa16>
		  break;
 8002b34:	bf00      	nop
		  }
	  }
	  break;
 8002b36:	f000 be3d 	b.w	80037b4 <StartDefaultTask+0x1694>

	  case SCARA_METHOD_SEMI_AUTO:
	  {
		  switch( current_mode) {
 8002b3a:	f897 3956 	ldrb.w	r3, [r7, #2390]	; 0x956
 8002b3e:	2b01      	cmp	r3, #1
 8002b40:	d00b      	beq.n	8002b5a <StartDefaultTask+0xa3a>
 8002b42:	2b02      	cmp	r3, #2
 8002b44:	d066      	beq.n	8002c14 <StartDefaultTask+0xaf4>
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	f040 81e6 	bne.w	8002f18 <StartDefaultTask+0xdf8>
		  case SCARA_MODE_STOP:
			  {
				  current_mode 	= SCARA_MODE_DUTY;
 8002b4c:	2302      	movs	r3, #2
 8002b4e:	f887 3956 	strb.w	r3, [r7, #2390]	; 0x956
				  current_duty_state = SCARA_DUTY_STATE_READY;
 8002b52:	2300      	movs	r3, #0
 8002b54:	f887 3955 	strb.w	r3, [r7, #2389]	; 0x955
			  }
			  break;
 8002b58:	e1e4      	b.n	8002f24 <StartDefaultTask+0xe04>

		  case SCARA_MODE_SCAN:
			  {
				  switch (current_scan_state) {
 8002b5a:	f897 3954 	ldrb.w	r3, [r7, #2388]	; 0x954
 8002b5e:	2b03      	cmp	r3, #3
 8002b60:	d84e      	bhi.n	8002c00 <StartDefaultTask+0xae0>
 8002b62:	a201      	add	r2, pc, #4	; (adr r2, 8002b68 <StartDefaultTask+0xa48>)
 8002b64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b68:	08002b79 	.word	0x08002b79
 8002b6c:	08002b85 	.word	0x08002b85
 8002b70:	08002b97 	.word	0x08002b97
 8002b74:	08002bab 	.word	0x08002bab
				  case SCARA_SCAN_STATE_INIT:
					  {
						  lowlayer_scanReset();
 8002b78:	f001 fe9c 	bl	80048b4 <lowlayer_scanReset>
						  current_scan_state = SCARA_SCAN_STATE_HARD;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	f887 3954 	strb.w	r3, [r7, #2388]	; 0x954
					  }
					  break;
 8002b82:	e046      	b.n	8002c12 <StartDefaultTask+0xaf2>
				  case SCARA_SCAN_STATE_HARD:
					  {
						  if(lowlayer_scanFlow()) {
 8002b84:	f001 fec8 	bl	8004918 <lowlayer_scanFlow>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d03e      	beq.n	8002c0c <StartDefaultTask+0xaec>
							  current_scan_state = SCARA_SCAN_STATE_SOFT;
 8002b8e:	2302      	movs	r3, #2
 8002b90:	f887 3954 	strb.w	r3, [r7, #2388]	; 0x954
						  }
					  }
					  break;
 8002b94:	e03a      	b.n	8002c0c <StartDefaultTask+0xaec>
				  case SCARA_SCAN_STATE_SOFT:
					  {
						  if(lowlayer_goToSoftLimit(&positionNext)) {
 8002b96:	482d      	ldr	r0, [pc, #180]	; (8002c4c <StartDefaultTask+0xb2c>)
 8002b98:	f002 f81a 	bl	8004bd0 <lowlayer_goToSoftLimit>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d036      	beq.n	8002c10 <StartDefaultTask+0xaf0>
							  current_scan_state = SCARA_SCAN_STATE_FINISH;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	f887 3954 	strb.w	r3, [r7, #2388]	; 0x954
							}
					  }
					  break;
 8002ba8:	e032      	b.n	8002c10 <StartDefaultTask+0xaf0>
				  case SCARA_SCAN_STATE_FINISH:
					  {
						  //lowlayer_readSetPosition(&positionNext);
						  lowlayer_readTruePosition(&positionNext);
 8002baa:	4828      	ldr	r0, [pc, #160]	; (8002c4c <StartDefaultTask+0xb2c>)
 8002bac:	f002 f88c 	bl	8004cc8 <lowlayer_readTruePosition>
						  kinematicForward(&positionNext);
 8002bb0:	4826      	ldr	r0, [pc, #152]	; (8002c4c <StartDefaultTask+0xb2c>)
 8002bb2:	f001 f965 	bl	8003e80 <kinematicForward>
						  current_mode 	= SCARA_MODE_DUTY;
 8002bb6:	2302      	movs	r3, #2
 8002bb8:	f887 3956 	strb.w	r3, [r7, #2390]	; 0x956
						  current_duty_state = SCARA_DUTY_STATE_READY;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	f887 3955 	strb.w	r3, [r7, #2389]	; 0x955
						  scaraSetScanFlag();
 8002bc2:	f007 fe11 	bl	800a7e8 <scaraSetScanFlag>
						//   scaraPosition2String((char *)position, positionNext);
						//   infor_lenght 		= commandRespond(RPD_DONE,
						// 									 0,
						// 									(char *)position,
						// 									(char *)infor);
						detail_array[0] = NONE;
 8002bc6:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 8002bca:	2225      	movs	r2, #37	; 0x25
 8002bcc:	701a      	strb	r2, [r3, #0]
						respond_lenght = commandRespond1(RPD_DONE, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002bce:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 8002bd2:	6899      	ldr	r1, [r3, #8]
 8002bd4:	f207 62fc 	addw	r2, r7, #1788	; 0x6fc
 8002bd8:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 8002bdc:	4413      	add	r3, r2
 8002bde:	f507 62de 	add.w	r2, r7, #1776	; 0x6f0
 8002be2:	9300      	str	r3, [sp, #0]
 8002be4:	2301      	movs	r3, #1
 8002be6:	2005      	movs	r0, #5
 8002be8:	f7ff f8ec 	bl	8001dc4 <commandRespond1>
 8002bec:	f8c7 0924 	str.w	r0, [r7, #2340]	; 0x924
						total_respond_length += respond_lenght;
 8002bf0:	f8d7 2958 	ldr.w	r2, [r7, #2392]	; 0x958
 8002bf4:	f8d7 3924 	ldr.w	r3, [r7, #2340]	; 0x924
 8002bf8:	4413      	add	r3, r2
 8002bfa:	f8c7 3958 	str.w	r3, [r7, #2392]	; 0x958
					  }
					  break;
 8002bfe:	e008      	b.n	8002c12 <StartDefaultTask+0xaf2>
				  default:
					  {
						  LOG_REPORT("ERROR STATE !!!", __LINE__);
 8002c00:	f240 21a1 	movw	r1, #673	; 0x2a1
 8002c04:	4813      	ldr	r0, [pc, #76]	; (8002c54 <StartDefaultTask+0xb34>)
 8002c06:	f7ff f945 	bl	8001e94 <LOG_REPORT>
						  while(1);
 8002c0a:	e7fe      	b.n	8002c0a <StartDefaultTask+0xaea>
					  break;
 8002c0c:	bf00      	nop
 8002c0e:	e189      	b.n	8002f24 <StartDefaultTask+0xe04>
					  break;
 8002c10:	bf00      	nop
					  }
				  }

			  }
			  break;
 8002c12:	e187      	b.n	8002f24 <StartDefaultTask+0xe04>

		  case SCARA_MODE_DUTY:
			  {
				  switch (current_duty_state) {
 8002c14:	f897 3955 	ldrb.w	r3, [r7, #2389]	; 0x955
 8002c18:	2b03      	cmp	r3, #3
 8002c1a:	f200 8175 	bhi.w	8002f08 <StartDefaultTask+0xde8>
 8002c1e:	a201      	add	r2, pc, #4	; (adr r2, 8002c24 <StartDefaultTask+0xb04>)
 8002c20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c24:	08002f15 	.word	0x08002f15
 8002c28:	08002c59 	.word	0x08002c59
 8002c2c:	08002db7 	.word	0x08002db7
 8002c30:	08002e93 	.word	0x08002e93
 8002c34:	f3af 8000 	nop.w
 8002c38:	40000000 	.word	0x40000000
 8002c3c:	3f847ae1 	.word	0x3f847ae1
 8002c40:	0801b4ec 	.word	0x0801b4ec
 8002c44:	20000000 	.word	0x20000000
 8002c48:	2000b8e8 	.word	0x2000b8e8
 8002c4c:	2000ba68 	.word	0x2000ba68
 8002c50:	0801b504 	.word	0x0801b504
 8002c54:	0801b510 	.word	0x0801b510

				  case SCARA_DUTY_STATE_INIT:
					  {

						  SCARA_StatusTypeDef status1, status2;
						  status1 = scaraInitDuty(duty_cmd);
 8002c58:	f507 64e5 	add.w	r4, r7, #1832	; 0x728
 8002c5c:	4668      	mov	r0, sp
 8002c5e:	f104 0310 	add.w	r3, r4, #16
 8002c62:	f44f 72d8 	mov.w	r2, #432	; 0x1b0
 8002c66:	4619      	mov	r1, r3
 8002c68:	f013 f960 	bl	8015f2c <memcpy>
 8002c6c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002c70:	f002 fd4e 	bl	8005710 <scaraInitDuty>
 8002c74:	4603      	mov	r3, r0
 8002c76:	f887 38fb 	strb.w	r3, [r7, #2299]	; 0x8fb
						  if ( SCARA_STATUS_OK == status1) {
 8002c7a:	f897 38fb 	ldrb.w	r3, [r7, #2299]	; 0x8fb
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d173      	bne.n	8002d6a <StartDefaultTask+0xc4a>
							  status2 = scaraTestDuty();
 8002c82:	f007 fd35 	bl	800a6f0 <scaraTestDuty>
 8002c86:	4603      	mov	r3, r0
 8002c88:	f887 38fa 	strb.w	r3, [r7, #2298]	; 0x8fa
							  if (SCARA_STATUS_OK == status2) {
 8002c8c:	f897 38fa 	ldrb.w	r3, [r7, #2298]	; 0x8fa
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d144      	bne.n	8002d1e <StartDefaultTask+0xbfe>
							  current_duty_state = SCARA_DUTY_STATE_FLOW;
 8002c94:	2302      	movs	r3, #2
 8002c96:	f887 3955 	strb.w	r3, [r7, #2389]	; 0x955
							  //current_duty_state = SCARA_DUTY_STATE_FINISH;
							  run_time			= 0;
 8002c9a:	f04f 0300 	mov.w	r3, #0
 8002c9e:	f04f 0400 	mov.w	r4, #0
 8002ca2:	f507 6214 	add.w	r2, r7, #2368	; 0x940
 8002ca6:	e9c2 3400 	strd	r3, r4, [r2]
							  // Respond
							  detail_array[0] = status1;
 8002caa:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 8002cae:	f897 28fb 	ldrb.w	r2, [r7, #2299]	; 0x8fb
 8002cb2:	701a      	strb	r2, [r3, #0]
							  respond_lenght = commandRespond1(RPD_OK, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002cb4:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 8002cb8:	6899      	ldr	r1, [r3, #8]
 8002cba:	f207 62fc 	addw	r2, r7, #1788	; 0x6fc
 8002cbe:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 8002cc2:	4413      	add	r3, r2
 8002cc4:	f507 62de 	add.w	r2, r7, #1776	; 0x6f0
 8002cc8:	9300      	str	r3, [sp, #0]
 8002cca:	2301      	movs	r3, #1
 8002ccc:	2008      	movs	r0, #8
 8002cce:	f7ff f879 	bl	8001dc4 <commandRespond1>
 8002cd2:	f8c7 0924 	str.w	r0, [r7, #2340]	; 0x924
							  total_respond_length += respond_lenght;
 8002cd6:	f8d7 2958 	ldr.w	r2, [r7, #2392]	; 0x958
 8002cda:	f8d7 3924 	ldr.w	r3, [r7, #2340]	; 0x924
 8002cde:	4413      	add	r3, r2
 8002ce0:	f8c7 3958 	str.w	r3, [r7, #2392]	; 0x958
							  detail_array[0] = NONE;
 8002ce4:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 8002ce8:	2225      	movs	r2, #37	; 0x25
 8002cea:	701a      	strb	r2, [r3, #0]
							  respond_lenght = commandRespond1(RPD_START, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002cec:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 8002cf0:	6899      	ldr	r1, [r3, #8]
 8002cf2:	f207 62fc 	addw	r2, r7, #1788	; 0x6fc
 8002cf6:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 8002cfa:	4413      	add	r3, r2
 8002cfc:	f507 62de 	add.w	r2, r7, #1776	; 0x6f0
 8002d00:	9300      	str	r3, [sp, #0]
 8002d02:	2301      	movs	r3, #1
 8002d04:	2003      	movs	r0, #3
 8002d06:	f7ff f85d 	bl	8001dc4 <commandRespond1>
 8002d0a:	f8c7 0924 	str.w	r0, [r7, #2340]	; 0x924
							  total_respond_length += respond_lenght;
 8002d0e:	f8d7 2958 	ldr.w	r2, [r7, #2392]	; 0x958
 8002d12:	f8d7 3924 	ldr.w	r3, [r7, #2340]	; 0x924
 8002d16:	4413      	add	r3, r2
 8002d18:	f8c7 3958 	str.w	r3, [r7, #2392]	; 0x958
							respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
							total_respond_length += respond_lenght;
							  LOG_REPORT("INIT FAIL", __LINE__);
						  }
					  }
				  break;
 8002d1c:	e0fb      	b.n	8002f16 <StartDefaultTask+0xdf6>
								  current_duty_state 	= SCARA_DUTY_STATE_READY;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	f887 3955 	strb.w	r3, [r7, #2389]	; 0x955
								  LOG_REPORT("TEST FAIL", __LINE__);
 8002d24:	f44f 7133 	mov.w	r1, #716	; 0x2cc
 8002d28:	48cf      	ldr	r0, [pc, #828]	; (8003068 <StartDefaultTask+0xf48>)
 8002d2a:	f7ff f8b3 	bl	8001e94 <LOG_REPORT>
								detail_array[0] = status2;
 8002d2e:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 8002d32:	f897 28fa 	ldrb.w	r2, [r7, #2298]	; 0x8fa
 8002d36:	701a      	strb	r2, [r3, #0]
								respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002d38:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 8002d3c:	6899      	ldr	r1, [r3, #8]
 8002d3e:	f207 62fc 	addw	r2, r7, #1788	; 0x6fc
 8002d42:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 8002d46:	4413      	add	r3, r2
 8002d48:	f507 62de 	add.w	r2, r7, #1776	; 0x6f0
 8002d4c:	9300      	str	r3, [sp, #0]
 8002d4e:	2301      	movs	r3, #1
 8002d50:	2007      	movs	r0, #7
 8002d52:	f7ff f837 	bl	8001dc4 <commandRespond1>
 8002d56:	f8c7 0924 	str.w	r0, [r7, #2340]	; 0x924
								total_respond_length += respond_lenght;
 8002d5a:	f8d7 2958 	ldr.w	r2, [r7, #2392]	; 0x958
 8002d5e:	f8d7 3924 	ldr.w	r3, [r7, #2340]	; 0x924
 8002d62:	4413      	add	r3, r2
 8002d64:	f8c7 3958 	str.w	r3, [r7, #2392]	; 0x958
				  break;
 8002d68:	e0d5      	b.n	8002f16 <StartDefaultTask+0xdf6>
							  current_duty_state 	= SCARA_DUTY_STATE_READY;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	f887 3955 	strb.w	r3, [r7, #2389]	; 0x955
							detail_array[0] = status1;
 8002d70:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 8002d74:	f897 28fb 	ldrb.w	r2, [r7, #2299]	; 0x8fb
 8002d78:	701a      	strb	r2, [r3, #0]
							respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002d7a:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 8002d7e:	6899      	ldr	r1, [r3, #8]
 8002d80:	f207 62fc 	addw	r2, r7, #1788	; 0x6fc
 8002d84:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 8002d88:	4413      	add	r3, r2
 8002d8a:	f507 62de 	add.w	r2, r7, #1776	; 0x6f0
 8002d8e:	9300      	str	r3, [sp, #0]
 8002d90:	2301      	movs	r3, #1
 8002d92:	2007      	movs	r0, #7
 8002d94:	f7ff f816 	bl	8001dc4 <commandRespond1>
 8002d98:	f8c7 0924 	str.w	r0, [r7, #2340]	; 0x924
							total_respond_length += respond_lenght;
 8002d9c:	f8d7 2958 	ldr.w	r2, [r7, #2392]	; 0x958
 8002da0:	f8d7 3924 	ldr.w	r3, [r7, #2340]	; 0x924
 8002da4:	4413      	add	r3, r2
 8002da6:	f8c7 3958 	str.w	r3, [r7, #2392]	; 0x958
							  LOG_REPORT("INIT FAIL", __LINE__);
 8002daa:	f240 21d7 	movw	r1, #727	; 0x2d7
 8002dae:	48af      	ldr	r0, [pc, #700]	; (800306c <StartDefaultTask+0xf4c>)
 8002db0:	f7ff f870 	bl	8001e94 <LOG_REPORT>
				  break;
 8002db4:	e0af      	b.n	8002f16 <StartDefaultTask+0xdf6>

				  case SCARA_DUTY_STATE_FLOW:
					  {
						  SCARA_StatusTypeDef status;
						  // Increase run time
						  run_time += T_SAMPLING;
 8002db6:	a3aa      	add	r3, pc, #680	; (adr r3, 8003060 <StartDefaultTask+0xf40>)
 8002db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dbc:	f507 6114 	add.w	r1, r7, #2368	; 0x940
 8002dc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002dc4:	f7fd fa62 	bl	800028c <__adddf3>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	460c      	mov	r4, r1
 8002dcc:	f507 6214 	add.w	r2, r7, #2368	; 0x940
 8002dd0:	e9c2 3400 	strd	r3, r4, [r2]
						  // Check Time Out
						  if (scaraIsFinish(run_time)) {
 8002dd4:	f507 6314 	add.w	r3, r7, #2368	; 0x940
 8002dd8:	ed93 0b00 	vldr	d0, [r3]
 8002ddc:	f007 fda2 	bl	800a924 <scaraIsFinish>
 8002de0:	4603      	mov	r3, r0
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d003      	beq.n	8002dee <StartDefaultTask+0xcce>
							  current_duty_state = SCARA_DUTY_STATE_FINISH;// Work Done
 8002de6:	2303      	movs	r3, #3
 8002de8:	f887 3955 	strb.w	r3, [r7, #2389]	; 0x955
								total_respond_length += respond_lenght;
								  LOG_REPORT("STOP DUTY", __LINE__);
							  }
						  }
					  }
				  break;
 8002dec:	e093      	b.n	8002f16 <StartDefaultTask+0xdf6>
							  status = scaraFlowDuty(run_time , &positionNext, positionCurrent);
 8002dee:	4ca0      	ldr	r4, [pc, #640]	; (8003070 <StartDefaultTask+0xf50>)
 8002df0:	4668      	mov	r0, sp
 8002df2:	f104 0308 	add.w	r3, r4, #8
 8002df6:	22b8      	movs	r2, #184	; 0xb8
 8002df8:	4619      	mov	r1, r3
 8002dfa:	f013 f897 	bl	8015f2c <memcpy>
 8002dfe:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002e02:	489c      	ldr	r0, [pc, #624]	; (8003074 <StartDefaultTask+0xf54>)
 8002e04:	f507 6114 	add.w	r1, r7, #2368	; 0x940
 8002e08:	ed91 0b00 	vldr	d0, [r1]
 8002e0c:	f005 fc86 	bl	800871c <scaraFlowDuty>
 8002e10:	4603      	mov	r3, r0
 8002e12:	f887 38fc 	strb.w	r3, [r7, #2300]	; 0x8fc
							  if ( SCARA_STATUS_OK == status) {
 8002e16:	f897 38fc 	ldrb.w	r3, [r7, #2300]	; 0x8fc
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d113      	bne.n	8002e46 <StartDefaultTask+0xd26>
								  lowlayer_computeAndWritePulse(positionCurrent, positionNext);
 8002e1e:	4c94      	ldr	r4, [pc, #592]	; (8003070 <StartDefaultTask+0xf50>)
 8002e20:	4a94      	ldr	r2, [pc, #592]	; (8003074 <StartDefaultTask+0xf54>)
 8002e22:	ab2c      	add	r3, sp, #176	; 0xb0
 8002e24:	4611      	mov	r1, r2
 8002e26:	22c0      	movs	r2, #192	; 0xc0
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f013 f87f 	bl	8015f2c <memcpy>
 8002e2e:	4668      	mov	r0, sp
 8002e30:	f104 0310 	add.w	r3, r4, #16
 8002e34:	22b0      	movs	r2, #176	; 0xb0
 8002e36:	4619      	mov	r1, r3
 8002e38:	f013 f878 	bl	8015f2c <memcpy>
 8002e3c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002e40:	f002 f8d2 	bl	8004fe8 <lowlayer_computeAndWritePulse>
				  break;
 8002e44:	e067      	b.n	8002f16 <StartDefaultTask+0xdf6>
								  current_duty_state = SCARA_DUTY_STATE_FINISH;
 8002e46:	2303      	movs	r3, #3
 8002e48:	f887 3955 	strb.w	r3, [r7, #2389]	; 0x955
								detail_array[0] = status;
 8002e4c:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 8002e50:	f897 28fc 	ldrb.w	r2, [r7, #2300]	; 0x8fc
 8002e54:	701a      	strb	r2, [r3, #0]
								respond_lenght = commandRespond1(RPD_STOP, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002e56:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 8002e5a:	6899      	ldr	r1, [r3, #8]
 8002e5c:	f207 62fc 	addw	r2, r7, #1788	; 0x6fc
 8002e60:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 8002e64:	4413      	add	r3, r2
 8002e66:	f507 62de 	add.w	r2, r7, #1776	; 0x6f0
 8002e6a:	9300      	str	r3, [sp, #0]
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	2006      	movs	r0, #6
 8002e70:	f7fe ffa8 	bl	8001dc4 <commandRespond1>
 8002e74:	f8c7 0924 	str.w	r0, [r7, #2340]	; 0x924
								total_respond_length += respond_lenght;
 8002e78:	f8d7 2958 	ldr.w	r2, [r7, #2392]	; 0x958
 8002e7c:	f8d7 3924 	ldr.w	r3, [r7, #2340]	; 0x924
 8002e80:	4413      	add	r3, r2
 8002e82:	f8c7 3958 	str.w	r3, [r7, #2392]	; 0x958
								  LOG_REPORT("STOP DUTY", __LINE__);
 8002e86:	f240 21ef 	movw	r1, #751	; 0x2ef
 8002e8a:	487b      	ldr	r0, [pc, #492]	; (8003078 <StartDefaultTask+0xf58>)
 8002e8c:	f7ff f802 	bl	8001e94 <LOG_REPORT>
				  break;
 8002e90:	e041      	b.n	8002f16 <StartDefaultTask+0xdf6>

				  case SCARA_DUTY_STATE_FINISH:
					  {
						  lowlayer_readTruePosition(&positionNext);
 8002e92:	4878      	ldr	r0, [pc, #480]	; (8003074 <StartDefaultTask+0xf54>)
 8002e94:	f001 ff18 	bl	8004cc8 <lowlayer_readTruePosition>
						  kinematicForward(&positionNext);
 8002e98:	4876      	ldr	r0, [pc, #472]	; (8003074 <StartDefaultTask+0xf54>)
 8002e9a:	f000 fff1 	bl	8003e80 <kinematicForward>
						  current_duty_state = SCARA_DUTY_STATE_READY;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	f887 3955 	strb.w	r3, [r7, #2389]	; 0x955
						  positionNext.t = 0;
 8002ea4:	4a73      	ldr	r2, [pc, #460]	; (8003074 <StartDefaultTask+0xf54>)
 8002ea6:	f04f 0300 	mov.w	r3, #0
 8002eaa:	f04f 0400 	mov.w	r4, #0
 8002eae:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
						  positionNext.total_time = 0;
 8002eb2:	4a70      	ldr	r2, [pc, #448]	; (8003074 <StartDefaultTask+0xf54>)
 8002eb4:	f04f 0300 	mov.w	r3, #0
 8002eb8:	f04f 0400 	mov.w	r4, #0
 8002ebc:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40
						  positionNext.q = 0;
 8002ec0:	4a6c      	ldr	r2, [pc, #432]	; (8003074 <StartDefaultTask+0xf54>)
 8002ec2:	f04f 0300 	mov.w	r3, #0
 8002ec6:	f04f 0400 	mov.w	r4, #0
 8002eca:	e9c2 3400 	strd	r3, r4, [r2]
						  // Done Inform

					detail_array[0] = NONE;
 8002ece:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 8002ed2:	2225      	movs	r2, #37	; 0x25
 8002ed4:	701a      	strb	r2, [r3, #0]
					respond_lenght = commandRespond1(RPD_DONE, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002ed6:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 8002eda:	6899      	ldr	r1, [r3, #8]
 8002edc:	f207 62fc 	addw	r2, r7, #1788	; 0x6fc
 8002ee0:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 8002ee4:	4413      	add	r3, r2
 8002ee6:	f507 62de 	add.w	r2, r7, #1776	; 0x6f0
 8002eea:	9300      	str	r3, [sp, #0]
 8002eec:	2301      	movs	r3, #1
 8002eee:	2005      	movs	r0, #5
 8002ef0:	f7fe ff68 	bl	8001dc4 <commandRespond1>
 8002ef4:	f8c7 0924 	str.w	r0, [r7, #2340]	; 0x924
					total_respond_length += respond_lenght;
 8002ef8:	f8d7 2958 	ldr.w	r2, [r7, #2392]	; 0x958
 8002efc:	f8d7 3924 	ldr.w	r3, [r7, #2340]	; 0x924
 8002f00:	4413      	add	r3, r2
 8002f02:	f8c7 3958 	str.w	r3, [r7, #2392]	; 0x958
					  }
				  break;
 8002f06:	e006      	b.n	8002f16 <StartDefaultTask+0xdf6>

				  default:
					  {
						  LOG_REPORT("ERROR STATE !!!", __LINE__);
 8002f08:	f240 3107 	movw	r1, #775	; 0x307
 8002f0c:	485b      	ldr	r0, [pc, #364]	; (800307c <StartDefaultTask+0xf5c>)
 8002f0e:	f7fe ffc1 	bl	8001e94 <LOG_REPORT>
						  while(1);
 8002f12:	e7fe      	b.n	8002f12 <StartDefaultTask+0xdf2>
				  break;
 8002f14:	bf00      	nop
					  }
				  }

			  }
			  break;
 8002f16:	e005      	b.n	8002f24 <StartDefaultTask+0xe04>

		  default:
			  {
				  LOG_REPORT("ERROR MODE !!!", __LINE__);
 8002f18:	f240 3111 	movw	r1, #785	; 0x311
 8002f1c:	4858      	ldr	r0, [pc, #352]	; (8003080 <StartDefaultTask+0xf60>)
 8002f1e:	f7fe ffb9 	bl	8001e94 <LOG_REPORT>
				  while(1);
 8002f22:	e7fe      	b.n	8002f22 <StartDefaultTask+0xe02>
			  }
		  }
	  }
	  break;
 8002f24:	f000 bc49 	b.w	80037ba <StartDefaultTask+0x169a>

	  case SCARA_METHOD_GCODE:
	  {
		  switch (current_duty_state)
 8002f28:	f897 3955 	ldrb.w	r3, [r7, #2389]	; 0x955
 8002f2c:	2b04      	cmp	r3, #4
 8002f2e:	f200 8136 	bhi.w	800319e <StartDefaultTask+0x107e>
 8002f32:	a201      	add	r2, pc, #4	; (adr r2, 8002f38 <StartDefaultTask+0xe18>)
 8002f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f38:	0800319f 	.word	0x0800319f
 8002f3c:	0800319f 	.word	0x0800319f
 8002f40:	08003091 	.word	0x08003091
 8002f44:	0800319f 	.word	0x0800319f
 8002f48:	08002f4d 	.word	0x08002f4d
		  case SCARA_DUTY_STATE_INIT:{

		  }
		  break;
		  case SCARA_DUTY_STATE_OPERATION:{
			  update_gcode_point(&duty_cmd, Gcode_Cor[run_point]);
 8002f4c:	494d      	ldr	r1, [pc, #308]	; (8003084 <StartDefaultTask+0xf64>)
 8002f4e:	f8d7 292c 	ldr.w	r2, [r7, #2348]	; 0x92c
 8002f52:	4613      	mov	r3, r2
 8002f54:	005b      	lsls	r3, r3, #1
 8002f56:	4413      	add	r3, r2
 8002f58:	00db      	lsls	r3, r3, #3
 8002f5a:	440b      	add	r3, r1
 8002f5c:	f507 65e5 	add.w	r5, r7, #1832	; 0x728
 8002f60:	466c      	mov	r4, sp
 8002f62:	f103 020c 	add.w	r2, r3, #12
 8002f66:	ca07      	ldmia	r2, {r0, r1, r2}
 8002f68:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002f6c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f6e:	4628      	mov	r0, r5
 8002f70:	f000 fe1e 	bl	8003bb0 <update_gcode_point>
			  SCARA_StatusTypeDef status;
			  status = scaraInitDuty(duty_cmd);
 8002f74:	f507 64e5 	add.w	r4, r7, #1832	; 0x728
 8002f78:	4668      	mov	r0, sp
 8002f7a:	f104 0310 	add.w	r3, r4, #16
 8002f7e:	f44f 72d8 	mov.w	r2, #432	; 0x1b0
 8002f82:	4619      	mov	r1, r3
 8002f84:	f012 ffd2 	bl	8015f2c <memcpy>
 8002f88:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002f8c:	f002 fbc0 	bl	8005710 <scaraInitDuty>
 8002f90:	4603      	mov	r3, r0
 8002f92:	f887 38fe 	strb.w	r3, [r7, #2302]	; 0x8fe
			  if(status == SCARA_STATUS_OK){
 8002f96:	f897 38fe 	ldrb.w	r3, [r7, #2302]	; 0x8fe
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d13e      	bne.n	800301c <StartDefaultTask+0xefc>
				  run_time = 0;
 8002f9e:	f04f 0300 	mov.w	r3, #0
 8002fa2:	f04f 0400 	mov.w	r4, #0
 8002fa6:	f507 6214 	add.w	r2, r7, #2368	; 0x940
 8002faa:	e9c2 3400 	strd	r3, r4, [r2]
				  current_duty_state = SCARA_DUTY_STATE_FLOW;
 8002fae:	2302      	movs	r3, #2
 8002fb0:	f887 3955 	strb.w	r3, [r7, #2389]	; 0x955
				  detail_array[0] = (uint8_t)(run_point * 100.0f / total_num_of_point );
 8002fb4:	f8d7 392c 	ldr.w	r3, [r7, #2348]	; 0x92c
 8002fb8:	ee07 3a90 	vmov	s15, r3
 8002fbc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002fc0:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8003088 <StartDefaultTask+0xf68>
 8002fc4:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002fc8:	4b30      	ldr	r3, [pc, #192]	; (800308c <StartDefaultTask+0xf6c>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	ee07 3a90 	vmov	s15, r3
 8002fd0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002fd4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002fd8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002fdc:	edc7 7a01 	vstr	s15, [r7, #4]
 8002fe0:	793b      	ldrb	r3, [r7, #4]
 8002fe2:	b2da      	uxtb	r2, r3
 8002fe4:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 8002fe8:	701a      	strb	r2, [r3, #0]
				  respond_lenght = commandRespond1(RDP_GCODE_PROCESS, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002fea:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 8002fee:	6899      	ldr	r1, [r3, #8]
 8002ff0:	f207 62fc 	addw	r2, r7, #1788	; 0x6fc
 8002ff4:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 8002ff8:	4413      	add	r3, r2
 8002ffa:	f507 62de 	add.w	r2, r7, #1776	; 0x6f0
 8002ffe:	9300      	str	r3, [sp, #0]
 8003000:	2301      	movs	r3, #1
 8003002:	200b      	movs	r0, #11
 8003004:	f7fe fede 	bl	8001dc4 <commandRespond1>
 8003008:	f8c7 0924 	str.w	r0, [r7, #2340]	; 0x924
				  total_respond_length += respond_lenght;
 800300c:	f8d7 2958 	ldr.w	r2, [r7, #2392]	; 0x958
 8003010:	f8d7 3924 	ldr.w	r3, [r7, #2340]	; 0x924
 8003014:	4413      	add	r3, r2
 8003016:	f8c7 3958 	str.w	r3, [r7, #2392]	; 0x958
 800301a:	e039      	b.n	8003090 <StartDefaultTask+0xf70>
			  }else{
				  current_duty_state = SCARA_DUTY_STATE_FINISH;
 800301c:	2303      	movs	r3, #3
 800301e:	f887 3955 	strb.w	r3, [r7, #2389]	; 0x955
				  detail_array[0] = status;
 8003022:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 8003026:	f897 28fe 	ldrb.w	r2, [r7, #2302]	; 0x8fe
 800302a:	701a      	strb	r2, [r3, #0]
				  respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 800302c:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 8003030:	6899      	ldr	r1, [r3, #8]
 8003032:	f207 62fc 	addw	r2, r7, #1788	; 0x6fc
 8003036:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 800303a:	4413      	add	r3, r2
 800303c:	f507 62de 	add.w	r2, r7, #1776	; 0x6f0
 8003040:	9300      	str	r3, [sp, #0]
 8003042:	2301      	movs	r3, #1
 8003044:	2007      	movs	r0, #7
 8003046:	f7fe febd 	bl	8001dc4 <commandRespond1>
 800304a:	f8c7 0924 	str.w	r0, [r7, #2340]	; 0x924
				  total_respond_length += respond_lenght;
 800304e:	f8d7 2958 	ldr.w	r2, [r7, #2392]	; 0x958
 8003052:	f8d7 3924 	ldr.w	r3, [r7, #2340]	; 0x924
 8003056:	4413      	add	r3, r2
 8003058:	f8c7 3958 	str.w	r3, [r7, #2392]	; 0x958
				  break;
 800305c:	e0a0      	b.n	80031a0 <StartDefaultTask+0x1080>
 800305e:	bf00      	nop
 8003060:	40000000 	.word	0x40000000
 8003064:	3f847ae1 	.word	0x3f847ae1
 8003068:	0801b520 	.word	0x0801b520
 800306c:	0801b52c 	.word	0x0801b52c
 8003070:	2000b8e8 	.word	0x2000b8e8
 8003074:	2000ba68 	.word	0x2000ba68
 8003078:	0801b538 	.word	0x0801b538
 800307c:	0801b510 	.word	0x0801b510
 8003080:	0801b544 	.word	0x0801b544
 8003084:	20004d84 	.word	0x20004d84
 8003088:	42c80000 	.word	0x42c80000
 800308c:	20004d80 	.word	0x20004d80
			  }
		  }
		  //break;

		  case SCARA_DUTY_STATE_FLOW:{
			  run_time += T_SAMPLING;
 8003090:	a3cb      	add	r3, pc, #812	; (adr r3, 80033c0 <StartDefaultTask+0x12a0>)
 8003092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003096:	f507 6114 	add.w	r1, r7, #2368	; 0x940
 800309a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800309e:	f7fd f8f5 	bl	800028c <__adddf3>
 80030a2:	4603      	mov	r3, r0
 80030a4:	460c      	mov	r4, r1
 80030a6:	f507 6214 	add.w	r2, r7, #2368	; 0x940
 80030aa:	e9c2 3400 	strd	r3, r4, [r2]
			  // Check Time Out
			  if (scaraIsFinish(run_time)) {
 80030ae:	f507 6314 	add.w	r3, r7, #2368	; 0x940
 80030b2:	ed93 0b00 	vldr	d0, [r3]
 80030b6:	f007 fc35 	bl	800a924 <scaraIsFinish>
 80030ba:	4603      	mov	r3, r0
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d021      	beq.n	8003104 <StartDefaultTask+0xfe4>
				if(run_point >= total_num_of_point){
 80030c0:	4bc1      	ldr	r3, [pc, #772]	; (80033c8 <StartDefaultTask+0x12a8>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f8d7 292c 	ldr.w	r2, [r7, #2348]	; 0x92c
 80030c8:	429a      	cmp	r2, r3
 80030ca:	db09      	blt.n	80030e0 <StartDefaultTask+0xfc0>
					current_duty_state = SCARA_DUTY_STATE_READY;
 80030cc:	2300      	movs	r3, #0
 80030ce:	f887 3955 	strb.w	r3, [r7, #2389]	; 0x955
					lowlayer_readTruePosition(&positionNext);
 80030d2:	48be      	ldr	r0, [pc, #760]	; (80033cc <StartDefaultTask+0x12ac>)
 80030d4:	f001 fdf8 	bl	8004cc8 <lowlayer_readTruePosition>
				    kinematicForward(&positionNext);
 80030d8:	48bc      	ldr	r0, [pc, #752]	; (80033cc <StartDefaultTask+0x12ac>)
 80030da:	f000 fed1 	bl	8003e80 <kinematicForward>
					  respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
					  total_respond_length += respond_lenght;
				  }
			  }
		  }
		  break;
 80030de:	e05f      	b.n	80031a0 <StartDefaultTask+0x1080>
					current_duty_state = SCARA_DUTY_STATE_OPERATION;
 80030e0:	2304      	movs	r3, #4
 80030e2:	f887 3955 	strb.w	r3, [r7, #2389]	; 0x955
					run_point++;
 80030e6:	f8d7 392c 	ldr.w	r3, [r7, #2348]	; 0x92c
 80030ea:	3301      	adds	r3, #1
 80030ec:	f8c7 392c 	str.w	r3, [r7, #2348]	; 0x92c
					memcpy(&positionNext, &duty_cmd.target_point, sizeof(SCARA_PositionTypeDef));
 80030f0:	4ab6      	ldr	r2, [pc, #728]	; (80033cc <StartDefaultTask+0x12ac>)
 80030f2:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 80030f6:	4610      	mov	r0, r2
 80030f8:	3328      	adds	r3, #40	; 0x28
 80030fa:	22c0      	movs	r2, #192	; 0xc0
 80030fc:	4619      	mov	r1, r3
 80030fe:	f012 ff15 	bl	8015f2c <memcpy>
		  break;
 8003102:	e04d      	b.n	80031a0 <StartDefaultTask+0x1080>
				SCARA_StatusTypeDef status = scaraFlowDuty(run_time , &positionNext, positionCurrent);
 8003104:	4cb2      	ldr	r4, [pc, #712]	; (80033d0 <StartDefaultTask+0x12b0>)
 8003106:	4668      	mov	r0, sp
 8003108:	f104 0308 	add.w	r3, r4, #8
 800310c:	22b8      	movs	r2, #184	; 0xb8
 800310e:	4619      	mov	r1, r3
 8003110:	f012 ff0c 	bl	8015f2c <memcpy>
 8003114:	e894 000c 	ldmia.w	r4, {r2, r3}
 8003118:	48ac      	ldr	r0, [pc, #688]	; (80033cc <StartDefaultTask+0x12ac>)
 800311a:	f507 6114 	add.w	r1, r7, #2368	; 0x940
 800311e:	ed91 0b00 	vldr	d0, [r1]
 8003122:	f005 fafb 	bl	800871c <scaraFlowDuty>
 8003126:	4603      	mov	r3, r0
 8003128:	f887 38fd 	strb.w	r3, [r7, #2301]	; 0x8fd
				if ( SCARA_STATUS_OK == status) {
 800312c:	f897 38fd 	ldrb.w	r3, [r7, #2301]	; 0x8fd
 8003130:	2b00      	cmp	r3, #0
 8003132:	d113      	bne.n	800315c <StartDefaultTask+0x103c>
					lowlayer_computeAndWritePulse(positionCurrent, positionNext);
 8003134:	4ca6      	ldr	r4, [pc, #664]	; (80033d0 <StartDefaultTask+0x12b0>)
 8003136:	4aa5      	ldr	r2, [pc, #660]	; (80033cc <StartDefaultTask+0x12ac>)
 8003138:	ab2c      	add	r3, sp, #176	; 0xb0
 800313a:	4611      	mov	r1, r2
 800313c:	22c0      	movs	r2, #192	; 0xc0
 800313e:	4618      	mov	r0, r3
 8003140:	f012 fef4 	bl	8015f2c <memcpy>
 8003144:	4668      	mov	r0, sp
 8003146:	f104 0310 	add.w	r3, r4, #16
 800314a:	22b0      	movs	r2, #176	; 0xb0
 800314c:	4619      	mov	r1, r3
 800314e:	f012 feed 	bl	8015f2c <memcpy>
 8003152:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003156:	f001 ff47 	bl	8004fe8 <lowlayer_computeAndWritePulse>
		  break;
 800315a:	e021      	b.n	80031a0 <StartDefaultTask+0x1080>
					  current_duty_state = SCARA_DUTY_STATE_FINISH;
 800315c:	2303      	movs	r3, #3
 800315e:	f887 3955 	strb.w	r3, [r7, #2389]	; 0x955
					  detail_array[0] = status;
 8003162:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 8003166:	f897 28fd 	ldrb.w	r2, [r7, #2301]	; 0x8fd
 800316a:	701a      	strb	r2, [r3, #0]
					  respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 800316c:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 8003170:	6899      	ldr	r1, [r3, #8]
 8003172:	f207 62fc 	addw	r2, r7, #1788	; 0x6fc
 8003176:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 800317a:	4413      	add	r3, r2
 800317c:	f507 62de 	add.w	r2, r7, #1776	; 0x6f0
 8003180:	9300      	str	r3, [sp, #0]
 8003182:	2301      	movs	r3, #1
 8003184:	2007      	movs	r0, #7
 8003186:	f7fe fe1d 	bl	8001dc4 <commandRespond1>
 800318a:	f8c7 0924 	str.w	r0, [r7, #2340]	; 0x924
					  total_respond_length += respond_lenght;
 800318e:	f8d7 2958 	ldr.w	r2, [r7, #2392]	; 0x958
 8003192:	f8d7 3924 	ldr.w	r3, [r7, #2340]	; 0x924
 8003196:	4413      	add	r3, r2
 8003198:	f8c7 3958 	str.w	r3, [r7, #2392]	; 0x958
		  break;
 800319c:	e000      	b.n	80031a0 <StartDefaultTask+0x1080>

		  }
		  break;
		  
		  default:
			  break;
 800319e:	bf00      	nop
		  }
	  }

	  break;
 80031a0:	e30b      	b.n	80037ba <StartDefaultTask+0x169a>
	  case SCARA_METHOD_TEST:
	  {
		  lowlayer_writePulse(test_value[0], test_value[1], test_value[2], test_value[3]);
 80031a2:	f207 7324 	addw	r3, r7, #1828	; 0x724
 80031a6:	f993 0000 	ldrsb.w	r0, [r3]
 80031aa:	f207 7324 	addw	r3, r7, #1828	; 0x724
 80031ae:	f993 1001 	ldrsb.w	r1, [r3, #1]
 80031b2:	f207 7324 	addw	r3, r7, #1828	; 0x724
 80031b6:	f993 2002 	ldrsb.w	r2, [r3, #2]
 80031ba:	f207 7324 	addw	r3, r7, #1828	; 0x724
 80031be:	f993 3003 	ldrsb.w	r3, [r3, #3]
 80031c2:	f002 f8b5 	bl	8005330 <lowlayer_writePulse>
	  }
	  break;
 80031c6:	e2f8      	b.n	80037ba <StartDefaultTask+0x169a>


	  case SCARA_METHOD_PICK_AND_PLACE:
	  {
		  switch(current_duty_state) {
 80031c8:	f897 3955 	ldrb.w	r3, [r7, #2389]	; 0x955
 80031cc:	3b01      	subs	r3, #1
 80031ce:	2b03      	cmp	r3, #3
 80031d0:	f200 82f2 	bhi.w	80037b8 <StartDefaultTask+0x1698>
 80031d4:	a201      	add	r2, pc, #4	; (adr r2, 80031dc <StartDefaultTask+0x10bc>)
 80031d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031da:	bf00      	nop
 80031dc:	080031ed 	.word	0x080031ed
 80031e0:	08003689 	.word	0x08003689
 80031e4:	080037a9 	.word	0x080037a9
 80031e8:	08003225 	.word	0x08003225
		  case SCARA_DUTY_STATE_INIT:{
			  //Object = calloc(8, sizeof(SCARA_Pick_And_Place_Package));
			  HAL_TIM_Base_Start(&htim2);
 80031ec:	4879      	ldr	r0, [pc, #484]	; (80033d4 <StartDefaultTask+0x12b4>)
 80031ee:	f00a ffbc 	bl	800e16a <HAL_TIM_Base_Start>
			  object_tail_pointer = 0;
 80031f2:	2300      	movs	r3, #0
 80031f4:	f887 393e 	strb.w	r3, [r7, #2366]	; 0x93e
			  object_head_pointer = 0;
 80031f8:	2300      	movs	r3, #0
 80031fa:	f887 393d 	strb.w	r3, [r7, #2365]	; 0x93d
			  operation_state = SCARA_MOVE_TO_TARGET;
 80031fe:	2300      	movs	r3, #0
 8003200:	f887 393f 	strb.w	r3, [r7, #2367]	; 0x93f
			  current_duty_state = SCARA_DUTY_STATE_OPERATION;
 8003204:	2304      	movs	r3, #4
 8003206:	f887 3955 	strb.w	r3, [r7, #2389]	; 0x955
			  duty_cmd.robot_method = SCARA_METHOD_PICK_AND_PLACE;
 800320a:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 800320e:	2204      	movs	r2, #4
 8003210:	705a      	strb	r2, [r3, #1]
			  duty_cmd.path_type = DUTY_PATH_LINE;
 8003212:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 8003216:	2200      	movs	r2, #0
 8003218:	739a      	strb	r2, [r3, #14]
			  duty_cmd.space_type = DUTY_SPACE_TASK;
 800321a:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 800321e:	2200      	movs	r2, #0
 8003220:	735a      	strb	r2, [r3, #13]
		  }
		  break;
 8003222:	e2c6      	b.n	80037b2 <StartDefaultTask+0x1692>

		  case SCARA_DUTY_STATE_OPERATION:{
			  if(object_tail_pointer != object_head_pointer){
 8003224:	f897 293e 	ldrb.w	r2, [r7, #2366]	; 0x93e
 8003228:	f897 393d 	ldrb.w	r3, [r7, #2365]	; 0x93d
 800322c:	429a      	cmp	r2, r3
 800322e:	f000 82bd 	beq.w	80037ac <StartDefaultTask+0x168c>
				  switch(operation_state){
 8003232:	f897 393f 	ldrb.w	r3, [r7, #2367]	; 0x93f
 8003236:	2b07      	cmp	r3, #7
 8003238:	f200 8187 	bhi.w	800354a <StartDefaultTask+0x142a>
 800323c:	a201      	add	r2, pc, #4	; (adr r2, 8003244 <StartDefaultTask+0x1124>)
 800323e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003242:	bf00      	nop
 8003244:	08003265 	.word	0x08003265
 8003248:	08003335 	.word	0x08003335
 800324c:	08003363 	.word	0x08003363
 8003250:	08003379 	.word	0x08003379
 8003254:	080033ed 	.word	0x080033ed
 8003258:	080034d9 	.word	0x080034d9
 800325c:	08003507 	.word	0x08003507
 8003260:	0800351d 	.word	0x0800351d
					  case SCARA_MOVE_TO_TARGET:{
						  double wait_time = TIMER_SCALE*((uint16_t)(TIM2->CNT - Object[object_tail_pointer].timer_value)) + MOVE_TIME + PUT_DOWN_TIME_ON_OBJECT;
 8003264:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800326a:	b29a      	uxth	r2, r3
 800326c:	f897 393e 	ldrb.w	r3, [r7, #2366]	; 0x93e
 8003270:	f107 01b0 	add.w	r1, r7, #176	; 0xb0
 8003274:	20c8      	movs	r0, #200	; 0xc8
 8003276:	fb00 f303 	mul.w	r3, r0, r3
 800327a:	440b      	add	r3, r1
 800327c:	33c0      	adds	r3, #192	; 0xc0
 800327e:	881b      	ldrh	r3, [r3, #0]
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	b29b      	uxth	r3, r3
 8003284:	ee07 3a90 	vmov	s15, r3
 8003288:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800328c:	ed9f 7a52 	vldr	s14, [pc, #328]	; 80033d8 <StartDefaultTask+0x12b8>
 8003290:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003294:	ed9f 7a51 	vldr	s14, [pc, #324]	; 80033dc <StartDefaultTask+0x12bc>
 8003298:	ee77 7a87 	vadd.f32	s15, s15, s14
 800329c:	ed9f 7a50 	vldr	s14, [pc, #320]	; 80033e0 <StartDefaultTask+0x12c0>
 80032a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80032a4:	ee17 0a90 	vmov	r0, s15
 80032a8:	f7fd f94e 	bl	8000548 <__aeabi_f2d>
 80032ac:	4603      	mov	r3, r0
 80032ae:	460c      	mov	r4, r1
 80032b0:	f507 6210 	add.w	r2, r7, #2304	; 0x900
 80032b4:	e9c2 3400 	strd	r3, r4, [r2]
						  Object[object_tail_pointer].object_position.y -= wait_time*conveyor_speed;
 80032b8:	f897 393e 	ldrb.w	r3, [r7, #2366]	; 0x93e
 80032bc:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 80032c0:	21c8      	movs	r1, #200	; 0xc8
 80032c2:	fb01 f303 	mul.w	r3, r1, r3
 80032c6:	4413      	add	r3, r2
 80032c8:	3350      	adds	r3, #80	; 0x50
 80032ca:	e9d3 4500 	ldrd	r4, r5, [r3]
 80032ce:	4b45      	ldr	r3, [pc, #276]	; (80033e4 <StartDefaultTask+0x12c4>)
 80032d0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80032d4:	f507 6310 	add.w	r3, r7, #2304	; 0x900
 80032d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032dc:	f7fd f98c 	bl	80005f8 <__aeabi_dmul>
 80032e0:	4602      	mov	r2, r0
 80032e2:	460b      	mov	r3, r1
 80032e4:	f897 693e 	ldrb.w	r6, [r7, #2366]	; 0x93e
 80032e8:	4620      	mov	r0, r4
 80032ea:	4629      	mov	r1, r5
 80032ec:	f7fc ffcc 	bl	8000288 <__aeabi_dsub>
 80032f0:	4603      	mov	r3, r0
 80032f2:	460c      	mov	r4, r1
 80032f4:	f107 01b0 	add.w	r1, r7, #176	; 0xb0
 80032f8:	22c8      	movs	r2, #200	; 0xc8
 80032fa:	fb02 f206 	mul.w	r2, r2, r6
 80032fe:	440a      	add	r2, r1
 8003300:	3250      	adds	r2, #80	; 0x50
 8003302:	e9c2 3400 	strd	r3, r4, [r2]
						  Object[object_tail_pointer].object_position.z = UP_HEIGHT;
 8003306:	f897 393e 	ldrb.w	r3, [r7, #2366]	; 0x93e
 800330a:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 800330e:	21c8      	movs	r1, #200	; 0xc8
 8003310:	fb01 f303 	mul.w	r3, r1, r3
 8003314:	4413      	add	r3, r2
 8003316:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800331a:	a423      	add	r4, pc, #140	; (adr r4, 80033a8 <StartDefaultTask+0x1288>)
 800331c:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003320:	e9c2 3400 	strd	r3, r4, [r2]
						  state_time = MOVE_TIME;
 8003324:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003328:	4c2f      	ldr	r4, [pc, #188]	; (80033e8 <StartDefaultTask+0x12c8>)
 800332a:	f507 6213 	add.w	r2, r7, #2352	; 0x930
 800332e:	e9c2 3400 	strd	r3, r4, [r2]
					  }
					  break;
 8003332:	e10a      	b.n	800354a <StartDefaultTask+0x142a>

					  case SCARA_MOVE_DOWN_ON_OBJECT:{
						  Object[object_tail_pointer].object_position.z = DOWN_HEIGHT_ON_OBJECT;
 8003334:	f897 393e 	ldrb.w	r3, [r7, #2366]	; 0x93e
 8003338:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 800333c:	21c8      	movs	r1, #200	; 0xc8
 800333e:	fb01 f303 	mul.w	r3, r1, r3
 8003342:	4413      	add	r3, r2
 8003344:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8003348:	a419      	add	r4, pc, #100	; (adr r4, 80033b0 <StartDefaultTask+0x1290>)
 800334a:	e9d4 3400 	ldrd	r3, r4, [r4]
 800334e:	e9c2 3400 	strd	r3, r4, [r2]
						  state_time = PUT_DOWN_TIME_ON_OBJECT;
 8003352:	a419      	add	r4, pc, #100	; (adr r4, 80033b8 <StartDefaultTask+0x1298>)
 8003354:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003358:	f507 6213 	add.w	r2, r7, #2352	; 0x930
 800335c:	e9c2 3400 	strd	r3, r4, [r2]
					  }
					  break;
 8003360:	e0f3      	b.n	800354a <StartDefaultTask+0x142a>
					  case SCARA_ATTACH:{
						  state_time = ATTACH_TIME;
 8003362:	a417      	add	r4, pc, #92	; (adr r4, 80033c0 <StartDefaultTask+0x12a0>)
 8003364:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003368:	f507 6213 	add.w	r2, r7, #2352	; 0x930
 800336c:	e9c2 3400 	strd	r3, r4, [r2]
						  scaraSetOutput(1);
 8003370:	2001      	movs	r0, #1
 8003372:	f007 fa45 	bl	800a800 <scaraSetOutput>
					  }
					  break;
 8003376:	e0e8      	b.n	800354a <StartDefaultTask+0x142a>
					  case SCARA_MOVE_UP_ON_OBJECT:{
						  Object[object_tail_pointer].object_position.z = UP_HEIGHT;
 8003378:	f897 393e 	ldrb.w	r3, [r7, #2366]	; 0x93e
 800337c:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8003380:	21c8      	movs	r1, #200	; 0xc8
 8003382:	fb01 f303 	mul.w	r3, r1, r3
 8003386:	4413      	add	r3, r2
 8003388:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800338c:	a406      	add	r4, pc, #24	; (adr r4, 80033a8 <StartDefaultTask+0x1288>)
 800338e:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003392:	e9c2 3400 	strd	r3, r4, [r2]
						  state_time = PICK_UP_TIME_ON_OBJECT;
 8003396:	a408      	add	r4, pc, #32	; (adr r4, 80033b8 <StartDefaultTask+0x1298>)
 8003398:	e9d4 3400 	ldrd	r3, r4, [r4]
 800339c:	f507 6213 	add.w	r2, r7, #2352	; 0x930
 80033a0:	e9c2 3400 	strd	r3, r4, [r2]
					  }
					  break;
 80033a4:	e0d1      	b.n	800354a <StartDefaultTask+0x142a>
 80033a6:	bf00      	nop
 80033a8:	00000000 	.word	0x00000000
 80033ac:	40606000 	.word	0x40606000
 80033b0:	00000000 	.word	0x00000000
 80033b4:	405fa000 	.word	0x405fa000
 80033b8:	40000000 	.word	0x40000000
 80033bc:	3fe33333 	.word	0x3fe33333
 80033c0:	40000000 	.word	0x40000000
 80033c4:	3f847ae1 	.word	0x3f847ae1
 80033c8:	20004d80 	.word	0x20004d80
 80033cc:	2000ba68 	.word	0x2000ba68
 80033d0:	2000b8e8 	.word	0x2000b8e8
 80033d4:	2000bb68 	.word	0x2000bb68
 80033d8:	399c09bf 	.word	0x399c09bf
 80033dc:	3f99999a 	.word	0x3f99999a
 80033e0:	3f19999a 	.word	0x3f19999a
 80033e4:	20000ba0 	.word	0x20000ba0
 80033e8:	3ff33333 	.word	0x3ff33333
					  case SCARA_MOVE_TO_SLOT :{

						  Object[object_tail_pointer].object_position.x = SLot_Cordinate[Object[object_tail_pointer].object_position.object_type].posx;
 80033ec:	f897 393e 	ldrb.w	r3, [r7, #2366]	; 0x93e
 80033f0:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 80033f4:	21c8      	movs	r1, #200	; 0xc8
 80033f6:	fb01 f303 	mul.w	r3, r1, r3
 80033fa:	4413      	add	r3, r2
 80033fc:	33b8      	adds	r3, #184	; 0xb8
 80033fe:	781b      	ldrb	r3, [r3, #0]
 8003400:	4618      	mov	r0, r3
 8003402:	f897 293e 	ldrb.w	r2, [r7, #2366]	; 0x93e
 8003406:	f107 0120 	add.w	r1, r7, #32
 800340a:	4603      	mov	r3, r0
 800340c:	005b      	lsls	r3, r3, #1
 800340e:	4403      	add	r3, r0
 8003410:	00db      	lsls	r3, r3, #3
 8003412:	440b      	add	r3, r1
 8003414:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003418:	f107 01b0 	add.w	r1, r7, #176	; 0xb0
 800341c:	20c8      	movs	r0, #200	; 0xc8
 800341e:	fb00 f202 	mul.w	r2, r0, r2
 8003422:	440a      	add	r2, r1
 8003424:	3248      	adds	r2, #72	; 0x48
 8003426:	e9c2 3400 	strd	r3, r4, [r2]
						  Object[object_tail_pointer].object_position.y = SLot_Cordinate[Object[object_tail_pointer].object_position.object_type].posy;
 800342a:	f897 393e 	ldrb.w	r3, [r7, #2366]	; 0x93e
 800342e:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8003432:	21c8      	movs	r1, #200	; 0xc8
 8003434:	fb01 f303 	mul.w	r3, r1, r3
 8003438:	4413      	add	r3, r2
 800343a:	33b8      	adds	r3, #184	; 0xb8
 800343c:	781b      	ldrb	r3, [r3, #0]
 800343e:	4618      	mov	r0, r3
 8003440:	f897 293e 	ldrb.w	r2, [r7, #2366]	; 0x93e
 8003444:	f107 0120 	add.w	r1, r7, #32
 8003448:	4603      	mov	r3, r0
 800344a:	005b      	lsls	r3, r3, #1
 800344c:	4403      	add	r3, r0
 800344e:	00db      	lsls	r3, r3, #3
 8003450:	440b      	add	r3, r1
 8003452:	3308      	adds	r3, #8
 8003454:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003458:	f107 01b0 	add.w	r1, r7, #176	; 0xb0
 800345c:	20c8      	movs	r0, #200	; 0xc8
 800345e:	fb00 f202 	mul.w	r2, r0, r2
 8003462:	440a      	add	r2, r1
 8003464:	3250      	adds	r2, #80	; 0x50
 8003466:	e9c2 3400 	strd	r3, r4, [r2]
						  Object[object_tail_pointer].object_position.roll = SLot_Cordinate[Object[object_tail_pointer].object_position.object_type].roll;
 800346a:	f897 393e 	ldrb.w	r3, [r7, #2366]	; 0x93e
 800346e:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8003472:	21c8      	movs	r1, #200	; 0xc8
 8003474:	fb01 f303 	mul.w	r3, r1, r3
 8003478:	4413      	add	r3, r2
 800347a:	33b8      	adds	r3, #184	; 0xb8
 800347c:	781b      	ldrb	r3, [r3, #0]
 800347e:	4618      	mov	r0, r3
 8003480:	f897 293e 	ldrb.w	r2, [r7, #2366]	; 0x93e
 8003484:	f107 0120 	add.w	r1, r7, #32
 8003488:	4603      	mov	r3, r0
 800348a:	005b      	lsls	r3, r3, #1
 800348c:	4403      	add	r3, r0
 800348e:	00db      	lsls	r3, r3, #3
 8003490:	440b      	add	r3, r1
 8003492:	3310      	adds	r3, #16
 8003494:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003498:	f107 01b0 	add.w	r1, r7, #176	; 0xb0
 800349c:	20c8      	movs	r0, #200	; 0xc8
 800349e:	fb00 f202 	mul.w	r2, r0, r2
 80034a2:	440a      	add	r2, r1
 80034a4:	3260      	adds	r2, #96	; 0x60
 80034a6:	e9c2 3400 	strd	r3, r4, [r2]
						  Object[object_tail_pointer].object_position.z = UP_HEIGHT;
 80034aa:	f897 393e 	ldrb.w	r3, [r7, #2366]	; 0x93e
 80034ae:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 80034b2:	21c8      	movs	r1, #200	; 0xc8
 80034b4:	fb01 f303 	mul.w	r3, r1, r3
 80034b8:	4413      	add	r3, r2
 80034ba:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80034be:	a4d6      	add	r4, pc, #856	; (adr r4, 8003818 <StartDefaultTask+0x16f8>)
 80034c0:	e9d4 3400 	ldrd	r3, r4, [r4]
 80034c4:	e9c2 3400 	strd	r3, r4, [r2]
						  state_time = MOVE_TIME;
 80034c8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80034cc:	4cd4      	ldr	r4, [pc, #848]	; (8003820 <StartDefaultTask+0x1700>)
 80034ce:	f507 6213 	add.w	r2, r7, #2352	; 0x930
 80034d2:	e9c2 3400 	strd	r3, r4, [r2]
					  }
					  break;
 80034d6:	e038      	b.n	800354a <StartDefaultTask+0x142a>
					  case SCARA_MOVE_DOWN_ON_SLOT:{
						  Object[object_tail_pointer].object_position.z = DOWN_HEIGHT_ON_SLOT;
 80034d8:	f897 393e 	ldrb.w	r3, [r7, #2366]	; 0x93e
 80034dc:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 80034e0:	21c8      	movs	r1, #200	; 0xc8
 80034e2:	fb01 f303 	mul.w	r3, r1, r3
 80034e6:	4413      	add	r3, r2
 80034e8:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80034ec:	a4c4      	add	r4, pc, #784	; (adr r4, 8003800 <StartDefaultTask+0x16e0>)
 80034ee:	e9d4 3400 	ldrd	r3, r4, [r4]
 80034f2:	e9c2 3400 	strd	r3, r4, [r2]
						  state_time = PUT_DOWN_TIME_ON_SLOT;
 80034f6:	a4c4      	add	r4, pc, #784	; (adr r4, 8003808 <StartDefaultTask+0x16e8>)
 80034f8:	e9d4 3400 	ldrd	r3, r4, [r4]
 80034fc:	f507 6213 	add.w	r2, r7, #2352	; 0x930
 8003500:	e9c2 3400 	strd	r3, r4, [r2]
					  }
					  break;
 8003504:	e021      	b.n	800354a <StartDefaultTask+0x142a>
					  case SCARA_RELEASE:{
						  state_time = DETACH_TIME;
 8003506:	a4c2      	add	r4, pc, #776	; (adr r4, 8003810 <StartDefaultTask+0x16f0>)
 8003508:	e9d4 3400 	ldrd	r3, r4, [r4]
 800350c:	f507 6213 	add.w	r2, r7, #2352	; 0x930
 8003510:	e9c2 3400 	strd	r3, r4, [r2]
						  scaraSetOutput(0);
 8003514:	2000      	movs	r0, #0
 8003516:	f007 f973 	bl	800a800 <scaraSetOutput>
					  }
					  break;
 800351a:	e016      	b.n	800354a <StartDefaultTask+0x142a>
					  case SCARA_MOVE_UP_ON_SLOT:{
						  state_time = PICK_UP_TIME_ON_SLOT;
 800351c:	a4ba      	add	r4, pc, #744	; (adr r4, 8003808 <StartDefaultTask+0x16e8>)
 800351e:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003522:	f507 6213 	add.w	r2, r7, #2352	; 0x930
 8003526:	e9c2 3400 	strd	r3, r4, [r2]
						  Object[object_tail_pointer].object_position.z = UP_HEIGHT;
 800352a:	f897 393e 	ldrb.w	r3, [r7, #2366]	; 0x93e
 800352e:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8003532:	21c8      	movs	r1, #200	; 0xc8
 8003534:	fb01 f303 	mul.w	r3, r1, r3
 8003538:	4413      	add	r3, r2
 800353a:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800353e:	a4b6      	add	r4, pc, #728	; (adr r4, 8003818 <StartDefaultTask+0x16f8>)
 8003540:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003544:	e9c2 3400 	strd	r3, r4, [r2]
					  }
					  break;
 8003548:	bf00      	nop
				  }
				  memcpy(&duty_cmd.target_point, &Object[object_tail_pointer].object_position, sizeof(SCARA_PositionTypeDef));
 800354a:	f897 393e 	ldrb.w	r3, [r7, #2366]	; 0x93e
 800354e:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8003552:	21c8      	movs	r1, #200	; 0xc8
 8003554:	fb01 f303 	mul.w	r3, r1, r3
 8003558:	18d1      	adds	r1, r2, r3
 800355a:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 800355e:	3328      	adds	r3, #40	; 0x28
 8003560:	22c0      	movs	r2, #192	; 0xc0
 8003562:	4618      	mov	r0, r3
 8003564:	f012 fce2 	bl	8015f2c <memcpy>
				  duty_cmd.time_total = state_time;
 8003568:	f507 62e5 	add.w	r2, r7, #1832	; 0x728
 800356c:	f507 6313 	add.w	r3, r7, #2352	; 0x930
 8003570:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003574:	e9c2 3408 	strd	r3, r4, [r2, #32]
				  SCARA_StatusTypeDef status1;
				  duty_cmd.v_factor = 0;
 8003578:	f507 62e5 	add.w	r2, r7, #1832	; 0x728
 800357c:	f04f 0300 	mov.w	r3, #0
 8003580:	f04f 0400 	mov.w	r4, #0
 8003584:	e9c2 346a 	strd	r3, r4, [r2, #424]	; 0x1a8
				  if(operation_state == SCARA_ATTACH || operation_state == SCARA_RELEASE){
 8003588:	f897 393f 	ldrb.w	r3, [r7, #2367]	; 0x93f
 800358c:	2b02      	cmp	r3, #2
 800358e:	d003      	beq.n	8003598 <StartDefaultTask+0x1478>
 8003590:	f897 393f 	ldrb.w	r3, [r7, #2367]	; 0x93f
 8003594:	2b06      	cmp	r3, #6
 8003596:	d103      	bne.n	80035a0 <StartDefaultTask+0x1480>
					  status1 = SCARA_STATUS_OK;
 8003598:	2300      	movs	r3, #0
 800359a:	f887 392b 	strb.w	r3, [r7, #2347]	; 0x92b
 800359e:	e031      	b.n	8003604 <StartDefaultTask+0x14e4>
				  }else{
					  if(operation_state == SCARA_MOVE_DOWN_ON_OBJECT || operation_state == SCARA_MOVE_DOWN_ON_SLOT || operation_state == SCARA_MOVE_UP_ON_OBJECT || operation_state == SCARA_MOVE_UP_ON_SLOT){
 80035a0:	f897 393f 	ldrb.w	r3, [r7, #2367]	; 0x93f
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d00b      	beq.n	80035c0 <StartDefaultTask+0x14a0>
 80035a8:	f897 393f 	ldrb.w	r3, [r7, #2367]	; 0x93f
 80035ac:	2b05      	cmp	r3, #5
 80035ae:	d007      	beq.n	80035c0 <StartDefaultTask+0x14a0>
 80035b0:	f897 393f 	ldrb.w	r3, [r7, #2367]	; 0x93f
 80035b4:	2b03      	cmp	r3, #3
 80035b6:	d003      	beq.n	80035c0 <StartDefaultTask+0x14a0>
 80035b8:	f897 393f 	ldrb.w	r3, [r7, #2367]	; 0x93f
 80035bc:	2b07      	cmp	r3, #7
 80035be:	d108      	bne.n	80035d2 <StartDefaultTask+0x14b2>
						  duty_cmd.trajec_type = DUTY_TRAJECTORY_LINEAR;
 80035c0:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 80035c4:	2202      	movs	r2, #2
 80035c6:	741a      	strb	r2, [r3, #16]
						  duty_cmd.modeInit_type = DUTY_MODE_INIT_QT;
 80035c8:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 80035cc:	2203      	movs	r2, #3
 80035ce:	745a      	strb	r2, [r3, #17]
 80035d0:	e007      	b.n	80035e2 <StartDefaultTask+0x14c2>
					  }else{
						  duty_cmd.trajec_type = DUTY_TRAJECTORY_LSPB;
 80035d2:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 80035d6:	2200      	movs	r2, #0
 80035d8:	741a      	strb	r2, [r3, #16]
						  duty_cmd.modeInit_type = DUTY_MODE_INIT_QVT;
 80035da:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 80035de:	2201      	movs	r2, #1
 80035e0:	745a      	strb	r2, [r3, #17]
					  }
					  status1 = scaraInitDuty(duty_cmd);
 80035e2:	f507 64e5 	add.w	r4, r7, #1832	; 0x728
 80035e6:	4668      	mov	r0, sp
 80035e8:	f104 0310 	add.w	r3, r4, #16
 80035ec:	f44f 72d8 	mov.w	r2, #432	; 0x1b0
 80035f0:	4619      	mov	r1, r3
 80035f2:	f012 fc9b 	bl	8015f2c <memcpy>
 80035f6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80035fa:	f002 f889 	bl	8005710 <scaraInitDuty>
 80035fe:	4603      	mov	r3, r0
 8003600:	f887 392b 	strb.w	r3, [r7, #2347]	; 0x92b
				  }
				  if ( SCARA_STATUS_OK == status1) {
 8003604:	f897 392b 	ldrb.w	r3, [r7, #2347]	; 0x92b
 8003608:	2b00      	cmp	r3, #0
 800360a:	d10b      	bne.n	8003624 <StartDefaultTask+0x1504>
				  	current_duty_state = SCARA_DUTY_STATE_FLOW;
 800360c:	2302      	movs	r3, #2
 800360e:	f887 3955 	strb.w	r3, [r7, #2389]	; 0x955
				  	run_time = 0;
 8003612:	f04f 0300 	mov.w	r3, #0
 8003616:	f04f 0400 	mov.w	r4, #0
 800361a:	f507 6214 	add.w	r2, r7, #2368	; 0x940
 800361e:	e9c2 3400 	strd	r3, r4, [r2]
 8003622:	e031      	b.n	8003688 <StartDefaultTask+0x1568>
				  } else {
					object_tail_pointer = (object_tail_pointer+1)%8;
 8003624:	f897 393e 	ldrb.w	r3, [r7, #2366]	; 0x93e
 8003628:	3301      	adds	r3, #1
 800362a:	425a      	negs	r2, r3
 800362c:	f003 0307 	and.w	r3, r3, #7
 8003630:	f002 0207 	and.w	r2, r2, #7
 8003634:	bf58      	it	pl
 8003636:	4253      	negpl	r3, r2
 8003638:	f887 393e 	strb.w	r3, [r7, #2366]	; 0x93e
					operation_state = SCARA_MOVE_TO_TARGET;
 800363c:	2300      	movs	r3, #0
 800363e:	f887 393f 	strb.w	r3, [r7, #2367]	; 0x93f
					detail_array[0] = status1;
 8003642:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 8003646:	f897 292b 	ldrb.w	r2, [r7, #2347]	; 0x92b
 800364a:	701a      	strb	r2, [r3, #0]
					respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 800364c:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 8003650:	6899      	ldr	r1, [r3, #8]
 8003652:	f207 62fc 	addw	r2, r7, #1788	; 0x6fc
 8003656:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 800365a:	4413      	add	r3, r2
 800365c:	f507 62de 	add.w	r2, r7, #1776	; 0x6f0
 8003660:	9300      	str	r3, [sp, #0]
 8003662:	2301      	movs	r3, #1
 8003664:	2007      	movs	r0, #7
 8003666:	f7fe fbad 	bl	8001dc4 <commandRespond1>
 800366a:	f8c7 0924 	str.w	r0, [r7, #2340]	; 0x924
					total_respond_length += respond_lenght;
 800366e:	f8d7 2958 	ldr.w	r2, [r7, #2392]	; 0x958
 8003672:	f8d7 3924 	ldr.w	r3, [r7, #2340]	; 0x924
 8003676:	4413      	add	r3, r2
 8003678:	f8c7 3958 	str.w	r3, [r7, #2392]	; 0x958
					LOG_REPORT("INIT FAIL", __LINE__);
 800367c:	f44f 7171 	mov.w	r1, #964	; 0x3c4
 8003680:	4868      	ldr	r0, [pc, #416]	; (8003824 <StartDefaultTask+0x1704>)
 8003682:	f7fe fc07 	bl	8001e94 <LOG_REPORT>
					break;
 8003686:	e094      	b.n	80037b2 <StartDefaultTask+0x1692>


		  case SCARA_DUTY_STATE_FLOW:{
			  SCARA_StatusTypeDef status;
			  // Increase run time
			  run_time += T_SAMPLING;
 8003688:	a361      	add	r3, pc, #388	; (adr r3, 8003810 <StartDefaultTask+0x16f0>)
 800368a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800368e:	f507 6114 	add.w	r1, r7, #2368	; 0x940
 8003692:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003696:	f7fc fdf9 	bl	800028c <__adddf3>
 800369a:	4603      	mov	r3, r0
 800369c:	460c      	mov	r4, r1
 800369e:	f507 6214 	add.w	r2, r7, #2368	; 0x940
 80036a2:	e9c2 3400 	strd	r3, r4, [r2]
			  // Check Time Out
			  if (scaraIsFinish(run_time)) {
 80036a6:	f507 6314 	add.w	r3, r7, #2368	; 0x940
 80036aa:	ed93 0b00 	vldr	d0, [r3]
 80036ae:	f007 f939 	bl	800a924 <scaraIsFinish>
 80036b2:	4603      	mov	r3, r0
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d022      	beq.n	80036fe <StartDefaultTask+0x15de>
				current_duty_state = SCARA_DUTY_STATE_OPERATION;
 80036b8:	2304      	movs	r3, #4
 80036ba:	f887 3955 	strb.w	r3, [r7, #2389]	; 0x955
				if(operation_state == SCARA_MOVE_UP_ON_SLOT){
 80036be:	f897 393f 	ldrb.w	r3, [r7, #2367]	; 0x93f
 80036c2:	2b07      	cmp	r3, #7
 80036c4:	d10f      	bne.n	80036e6 <StartDefaultTask+0x15c6>
					operation_state = SCARA_MOVE_TO_TARGET;
 80036c6:	2300      	movs	r3, #0
 80036c8:	f887 393f 	strb.w	r3, [r7, #2367]	; 0x93f
					object_tail_pointer = (object_tail_pointer+1)%8;
 80036cc:	f897 393e 	ldrb.w	r3, [r7, #2366]	; 0x93e
 80036d0:	3301      	adds	r3, #1
 80036d2:	425a      	negs	r2, r3
 80036d4:	f003 0307 	and.w	r3, r3, #7
 80036d8:	f002 0207 	and.w	r2, r2, #7
 80036dc:	bf58      	it	pl
 80036de:	4253      	negpl	r3, r2
 80036e0:	f887 393e 	strb.w	r3, [r7, #2366]	; 0x93e
 80036e4:	e004      	b.n	80036f0 <StartDefaultTask+0x15d0>
				}else{
					operation_state += 1; //next state
 80036e6:	f897 393f 	ldrb.w	r3, [r7, #2367]	; 0x93f
 80036ea:	3301      	adds	r3, #1
 80036ec:	f887 393f 	strb.w	r3, [r7, #2367]	; 0x93f
				}
				lowlayer_readTruePosition(&positionNext);
 80036f0:	484d      	ldr	r0, [pc, #308]	; (8003828 <StartDefaultTask+0x1708>)
 80036f2:	f001 fae9 	bl	8004cc8 <lowlayer_readTruePosition>
				kinematicForward(&positionNext);
 80036f6:	484c      	ldr	r0, [pc, #304]	; (8003828 <StartDefaultTask+0x1708>)
 80036f8:	f000 fbc2 	bl	8003e80 <kinematicForward>
					  respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
					  total_respond_length += respond_lenght;
				  }
			  }
		  }
		  break;
 80036fc:	e058      	b.n	80037b0 <StartDefaultTask+0x1690>
			  } else if(operation_state != SCARA_ATTACH && operation_state != SCARA_RELEASE){
 80036fe:	f897 393f 	ldrb.w	r3, [r7, #2367]	; 0x93f
 8003702:	2b02      	cmp	r3, #2
 8003704:	d054      	beq.n	80037b0 <StartDefaultTask+0x1690>
 8003706:	f897 393f 	ldrb.w	r3, [r7, #2367]	; 0x93f
 800370a:	2b06      	cmp	r3, #6
 800370c:	d050      	beq.n	80037b0 <StartDefaultTask+0x1690>
				status = scaraFlowDuty(run_time , &positionNext, positionCurrent);
 800370e:	4c47      	ldr	r4, [pc, #284]	; (800382c <StartDefaultTask+0x170c>)
 8003710:	4668      	mov	r0, sp
 8003712:	f104 0308 	add.w	r3, r4, #8
 8003716:	22b8      	movs	r2, #184	; 0xb8
 8003718:	4619      	mov	r1, r3
 800371a:	f012 fc07 	bl	8015f2c <memcpy>
 800371e:	e894 000c 	ldmia.w	r4, {r2, r3}
 8003722:	4841      	ldr	r0, [pc, #260]	; (8003828 <StartDefaultTask+0x1708>)
 8003724:	f507 6114 	add.w	r1, r7, #2368	; 0x940
 8003728:	ed91 0b00 	vldr	d0, [r1]
 800372c:	f004 fff6 	bl	800871c <scaraFlowDuty>
 8003730:	4603      	mov	r3, r0
 8003732:	f887 38ff 	strb.w	r3, [r7, #2303]	; 0x8ff
				if ( SCARA_STATUS_OK == status) {
 8003736:	f897 38ff 	ldrb.w	r3, [r7, #2303]	; 0x8ff
 800373a:	2b00      	cmp	r3, #0
 800373c:	d113      	bne.n	8003766 <StartDefaultTask+0x1646>
					lowlayer_computeAndWritePulse(positionCurrent, positionNext);
 800373e:	4c3b      	ldr	r4, [pc, #236]	; (800382c <StartDefaultTask+0x170c>)
 8003740:	4a39      	ldr	r2, [pc, #228]	; (8003828 <StartDefaultTask+0x1708>)
 8003742:	ab2c      	add	r3, sp, #176	; 0xb0
 8003744:	4611      	mov	r1, r2
 8003746:	22c0      	movs	r2, #192	; 0xc0
 8003748:	4618      	mov	r0, r3
 800374a:	f012 fbef 	bl	8015f2c <memcpy>
 800374e:	4668      	mov	r0, sp
 8003750:	f104 0310 	add.w	r3, r4, #16
 8003754:	22b0      	movs	r2, #176	; 0xb0
 8003756:	4619      	mov	r1, r3
 8003758:	f012 fbe8 	bl	8015f2c <memcpy>
 800375c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003760:	f001 fc42 	bl	8004fe8 <lowlayer_computeAndWritePulse>
		  break;
 8003764:	e024      	b.n	80037b0 <StartDefaultTask+0x1690>
					  current_duty_state = SCARA_DUTY_STATE_FINISH;
 8003766:	2303      	movs	r3, #3
 8003768:	f887 3955 	strb.w	r3, [r7, #2389]	; 0x955
					  detail_array[0] = status;
 800376c:	f507 63de 	add.w	r3, r7, #1776	; 0x6f0
 8003770:	f897 28ff 	ldrb.w	r2, [r7, #2303]	; 0x8ff
 8003774:	701a      	strb	r2, [r3, #0]
					  respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8003776:	f507 63e5 	add.w	r3, r7, #1832	; 0x728
 800377a:	6899      	ldr	r1, [r3, #8]
 800377c:	f207 62fc 	addw	r2, r7, #1788	; 0x6fc
 8003780:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 8003784:	4413      	add	r3, r2
 8003786:	f507 62de 	add.w	r2, r7, #1776	; 0x6f0
 800378a:	9300      	str	r3, [sp, #0]
 800378c:	2301      	movs	r3, #1
 800378e:	2007      	movs	r0, #7
 8003790:	f7fe fb18 	bl	8001dc4 <commandRespond1>
 8003794:	f8c7 0924 	str.w	r0, [r7, #2340]	; 0x924
					  total_respond_length += respond_lenght;
 8003798:	f8d7 2958 	ldr.w	r2, [r7, #2392]	; 0x958
 800379c:	f8d7 3924 	ldr.w	r3, [r7, #2340]	; 0x924
 80037a0:	4413      	add	r3, r2
 80037a2:	f8c7 3958 	str.w	r3, [r7, #2392]	; 0x958
		  break;
 80037a6:	e003      	b.n	80037b0 <StartDefaultTask+0x1690>

		  case SCARA_DUTY_STATE_FINISH:

			  //error
			  //free(Object);
		  break;
 80037a8:	bf00      	nop
 80037aa:	e005      	b.n	80037b8 <StartDefaultTask+0x1698>
				  break;
 80037ac:	bf00      	nop
 80037ae:	e003      	b.n	80037b8 <StartDefaultTask+0x1698>
		  break;
 80037b0:	bf00      	nop
		  }
	  }
	  break;
 80037b2:	e001      	b.n	80037b8 <StartDefaultTask+0x1698>
	  break;
 80037b4:	bf00      	nop
 80037b6:	e000      	b.n	80037ba <StartDefaultTask+0x169a>
	  break;
 80037b8:	bf00      	nop
	//   // Send through USB
	//   if (usb_lenght > 0) {
	// 	  CDC_Transmit_FS(usb_buff, (uint16_t)usb_lenght);
	//   }

	if(total_respond_length > 0){
 80037ba:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 80037be:	2b00      	cmp	r3, #0
 80037c0:	dd08      	ble.n	80037d4 <StartDefaultTask+0x16b4>
		CDC_Transmit_FS(respond, total_respond_length);
 80037c2:	f8d7 3958 	ldr.w	r3, [r7, #2392]	; 0x958
 80037c6:	b29a      	uxth	r2, r3
 80037c8:	f207 63fc 	addw	r3, r7, #1788	; 0x6fc
 80037cc:	4611      	mov	r1, r2
 80037ce:	4618      	mov	r0, r3
 80037d0:	f011 ff30 	bl	8015634 <CDC_Transmit_FS>
	}

	  /* 5--- Update ---*/
	  scaraSetMethod(current_method);
 80037d4:	f897 3957 	ldrb.w	r3, [r7, #2391]	; 0x957
 80037d8:	4618      	mov	r0, r3
 80037da:	f007 f843 	bl	800a864 <scaraSetMethod>
	  scaraSetMode(current_mode);
 80037de:	f897 3956 	ldrb.w	r3, [r7, #2390]	; 0x956
 80037e2:	4618      	mov	r0, r3
 80037e4:	f007 f82e 	bl	800a844 <scaraSetMode>
	  scaraSetDutyState(current_duty_state);
 80037e8:	f897 3955 	ldrb.w	r3, [r7, #2389]	; 0x955
 80037ec:	4618      	mov	r0, r3
 80037ee:	f007 f819 	bl	800a824 <scaraSetDutyState>

    osDelay(1);
 80037f2:	2001      	movs	r0, #1
 80037f4:	f00f f83c 	bl	8012870 <osDelay>
	  osSignalWait(0x01, osWaitForever); // Very Important
 80037f8:	f7fe bcfa 	b.w	80021f0 <StartDefaultTask+0xd0>
 80037fc:	f3af 8000 	nop.w
 8003800:	00000000 	.word	0x00000000
 8003804:	405fa000 	.word	0x405fa000
 8003808:	40000000 	.word	0x40000000
 800380c:	3fe33333 	.word	0x3fe33333
 8003810:	40000000 	.word	0x40000000
 8003814:	3f847ae1 	.word	0x3f847ae1
 8003818:	00000000 	.word	0x00000000
 800381c:	40606000 	.word	0x40606000
 8003820:	3ff33333 	.word	0x3ff33333
 8003824:	0801b52c 	.word	0x0801b52c
 8003828:	2000ba68 	.word	0x2000ba68
 800382c:	2000b8e8 	.word	0x2000b8e8

08003830 <Start_USB_RX_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_USB_RX_Task */
void Start_USB_RX_Task(void const * argument)
{
 8003830:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003832:	f2ad 5dd4 	subw	sp, sp, #1492	; 0x5d4
 8003836:	af70      	add	r7, sp, #448	; 0x1c0
 8003838:	1d3b      	adds	r3, r7, #4
 800383a:	6018      	str	r0, [r3, #0]
	int32_t				respond_lenght;
	//int32_t				message_lenght;
	int32_t 			detail_length;

	// Default value
	duty_cmd.key_speed = 1;
 800383c:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8003840:	2201      	movs	r2, #1
 8003842:	605a      	str	r2, [r3, #4]

  /* Infinite loop */
  for(;;)
  {
	  for(;;) {
		  distance = ringBuff_DistanceOf(&usb_rx_ringbuff, RECEIVE_END);
 8003844:	4964      	ldr	r1, [pc, #400]	; (80039d8 <Start_USB_RX_Task+0x1a8>)
 8003846:	4865      	ldr	r0, [pc, #404]	; (80039dc <Start_USB_RX_Task+0x1ac>)
 8003848:	f000 ffa8 	bl	800479c <ringBuff_DistanceOf>
 800384c:	f8c7 0408 	str.w	r0, [r7, #1032]	; 0x408
		  if (distance != -1) {
 8003850:	f8d7 3408 	ldr.w	r3, [r7, #1032]	; 0x408
 8003854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003858:	d0f4      	beq.n	8003844 <Start_USB_RX_Task+0x14>
 800385a:	466b      	mov	r3, sp
 800385c:	461e      	mov	r6, r3
			  uint8_t temp[distance+1];
 800385e:	f8d7 3408 	ldr.w	r3, [r7, #1032]	; 0x408
 8003862:	1c58      	adds	r0, r3, #1
 8003864:	1e43      	subs	r3, r0, #1
 8003866:	f8c7 3404 	str.w	r3, [r7, #1028]	; 0x404
 800386a:	4603      	mov	r3, r0
 800386c:	4619      	mov	r1, r3
 800386e:	f04f 0200 	mov.w	r2, #0
 8003872:	f04f 0300 	mov.w	r3, #0
 8003876:	f04f 0400 	mov.w	r4, #0
 800387a:	00d4      	lsls	r4, r2, #3
 800387c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8003880:	00cb      	lsls	r3, r1, #3
 8003882:	4603      	mov	r3, r0
 8003884:	4619      	mov	r1, r3
 8003886:	f04f 0200 	mov.w	r2, #0
 800388a:	f04f 0300 	mov.w	r3, #0
 800388e:	f04f 0400 	mov.w	r4, #0
 8003892:	00d4      	lsls	r4, r2, #3
 8003894:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8003898:	00cb      	lsls	r3, r1, #3
 800389a:	4603      	mov	r3, r0
 800389c:	3307      	adds	r3, #7
 800389e:	08db      	lsrs	r3, r3, #3
 80038a0:	00db      	lsls	r3, r3, #3
 80038a2:	ebad 0d03 	sub.w	sp, sp, r3
 80038a6:	ab70      	add	r3, sp, #448	; 0x1c0
 80038a8:	3300      	adds	r3, #0
 80038aa:	f8c7 3400 	str.w	r3, [r7, #1024]	; 0x400
			  int32_t ret;
			  ringBuff_PopArray(&usb_rx_ringbuff, temp, distance + 1);
 80038ae:	f8d7 1400 	ldr.w	r1, [r7, #1024]	; 0x400
 80038b2:	f8d7 3408 	ldr.w	r3, [r7, #1032]	; 0x408
 80038b6:	3301      	adds	r3, #1
 80038b8:	461a      	mov	r2, r3
 80038ba:	4848      	ldr	r0, [pc, #288]	; (80039dc <Start_USB_RX_Task+0x1ac>)
 80038bc:	f000 ff4d 	bl	800475a <ringBuff_PopArray>
			  ret = unPackPayload(temp, distance + 1, data_packet);
 80038c0:	f8d7 0400 	ldr.w	r0, [r7, #1024]	; 0x400
 80038c4:	f8d7 3408 	ldr.w	r3, [r7, #1032]	; 0x408
 80038c8:	3301      	adds	r3, #1
 80038ca:	f107 020c 	add.w	r2, r7, #12
 80038ce:	4619      	mov	r1, r3
 80038d0:	f7fe fb26 	bl	8001f20 <unPackPayload>
 80038d4:	f8c7 03fc 	str.w	r0, [r7, #1020]	; 0x3fc

			  if( -1 == ret) {
 80038d8:	f8d7 33fc 	ldr.w	r3, [r7, #1020]	; 0x3fc
 80038dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038e0:	d077      	beq.n	80039d2 <Start_USB_RX_Task+0x1a2>
				  //LOG_REPORT("UNPACK FAIL", __LINE__);
			  } else {
				  //LOG_REPORT((char*) temp, __LINE__);
				  cmd_type = packetRead(data_packet, ret, &id_command, &duty_cmd);
 80038e2:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80038e6:	f507 727b 	add.w	r2, r7, #1004	; 0x3ec
 80038ea:	f107 000c 	add.w	r0, r7, #12
 80038ee:	f8d7 13fc 	ldr.w	r1, [r7, #1020]	; 0x3fc
 80038f2:	f7fd fb49 	bl	8000f88 <packetRead>
 80038f6:	4603      	mov	r3, r0
 80038f8:	f887 33fb 	strb.w	r3, [r7, #1019]	; 0x3fb
				  memset(detail, 0, sizeof(detail));
 80038fc:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8003900:	2287      	movs	r2, #135	; 0x87
 8003902:	2100      	movs	r1, #0
 8003904:	4618      	mov	r0, r3
 8003906:	f012 fb35 	bl	8015f74 <memset>
				  detail_length = 0;
 800390a:	f107 0308 	add.w	r3, r7, #8
 800390e:	2200      	movs	r2, #0
 8003910:	601a      	str	r2, [r3, #0]
				  rpd_type = commandReply(cmd_type, duty_cmd, detail, &detail_length);
 8003912:	f507 740a 	add.w	r4, r7, #552	; 0x228
 8003916:	f897 53fb 	ldrb.w	r5, [r7, #1019]	; 0x3fb
 800391a:	f107 0308 	add.w	r3, r7, #8
 800391e:	936f      	str	r3, [sp, #444]	; 0x1bc
 8003920:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8003924:	936e      	str	r3, [sp, #440]	; 0x1b8
 8003926:	4668      	mov	r0, sp
 8003928:	f104 0308 	add.w	r3, r4, #8
 800392c:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8003930:	4619      	mov	r1, r3
 8003932:	f012 fafb 	bl	8015f2c <memcpy>
 8003936:	e894 000c 	ldmia.w	r4, {r2, r3}
 800393a:	4628      	mov	r0, r5
 800393c:	f7fe f85c 	bl	80019f8 <commandReply>
 8003940:	4603      	mov	r3, r0
 8003942:	f887 33fa 	strb.w	r3, [r7, #1018]	; 0x3fa
				  //LOG_REPORT("tail", usb_rx_ringbuff.tail);
				  if ( RPD_DUTY == rpd_type) {
 8003946:	f897 33fa 	ldrb.w	r3, [r7, #1018]	; 0x3fa
 800394a:	2b09      	cmp	r3, #9
 800394c:	d123      	bne.n	8003996 <Start_USB_RX_Task+0x166>
					  DUTY_Command_TypeDef *dataMail;
					  dataMail = NULL;
 800394e:	2300      	movs	r3, #0
 8003950:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
					  // Wait allocate
					  while (dataMail == NULL) {
 8003954:	e008      	b.n	8003968 <Start_USB_RX_Task+0x138>
						  dataMail = osMailAlloc(commandMailHandle, osWaitForever);
 8003956:	4b22      	ldr	r3, [pc, #136]	; (80039e0 <Start_USB_RX_Task+0x1b0>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f04f 31ff 	mov.w	r1, #4294967295
 800395e:	4618      	mov	r0, r3
 8003960:	f00f f996 	bl	8012c90 <osMailAlloc>
 8003964:	f8c7 040c 	str.w	r0, [r7, #1036]	; 0x40c
					  while (dataMail == NULL) {
 8003968:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 800396c:	2b00      	cmp	r3, #0
 800396e:	d0f2      	beq.n	8003956 <Start_USB_RX_Task+0x126>
					  }
					  memcpy( dataMail, &duty_cmd, sizeof(DUTY_Command_TypeDef));
 8003970:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8003974:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 8003978:	4619      	mov	r1, r3
 800397a:	f8d7 040c 	ldr.w	r0, [r7, #1036]	; 0x40c
 800397e:	f012 fad5 	bl	8015f2c <memcpy>
					  osStatus result;
					  result = osMailPut(commandMailHandle, dataMail);
 8003982:	4b17      	ldr	r3, [pc, #92]	; (80039e0 <Start_USB_RX_Task+0x1b0>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f8d7 140c 	ldr.w	r1, [r7, #1036]	; 0x40c
 800398a:	4618      	mov	r0, r3
 800398c:	f00f f996 	bl	8012cbc <osMailPut>
 8003990:	f8c7 03f0 	str.w	r0, [r7, #1008]	; 0x3f0
 8003994:	e01d      	b.n	80039d2 <Start_USB_RX_Task+0x1a2>
						  //LOG_REPORT("DUTY SEND", __LINE__);
					  }

				//   }else if( RPD_POSITION == rpd_type) { 
				// 	  CDC_Transmit_FS(detail, 84);
				  }else if(rpd_type == RPD_TRANSFER){
 8003996:	f897 33fa 	ldrb.w	r3, [r7, #1018]	; 0x3fa
 800399a:	2b0a      	cmp	r3, #10
 800399c:	d019      	beq.n	80039d2 <Start_USB_RX_Task+0x1a2>

				  }else {
					//   memset(respond, 0, sizeof(respond));
					//   memset(message, 0, sizeof(message));
					  respond_lenght	= commandRespond1(rpd_type, cmd_type,
 800399e:	f897 13fb 	ldrb.w	r1, [r7, #1019]	; 0x3fb
 80039a2:	f107 0308 	add.w	r3, r7, #8
 80039a6:	681c      	ldr	r4, [r3, #0]
 80039a8:	f507 72d0 	add.w	r2, r7, #416	; 0x1a0
 80039ac:	f897 03fa 	ldrb.w	r0, [r7, #1018]	; 0x3fa
 80039b0:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 80039b4:	9300      	str	r3, [sp, #0]
 80039b6:	4623      	mov	r3, r4
 80039b8:	f7fe fa04 	bl	8001dc4 <commandRespond1>
 80039bc:	f8c7 03f4 	str.w	r0, [r7, #1012]	; 0x3f4
							  	  	  	  (char *)detail, detail_length,
										  (char *)respond);
					  //message_lenght	= packPayload(respond, message, respond_lenght);
					  CDC_Transmit_FS(respond, respond_lenght);
 80039c0:	f8d7 33f4 	ldr.w	r3, [r7, #1012]	; 0x3f4
 80039c4:	b29a      	uxth	r2, r3
 80039c6:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 80039ca:	4611      	mov	r1, r2
 80039cc:	4618      	mov	r0, r3
 80039ce:	f011 fe31 	bl	8015634 <CDC_Transmit_FS>
 80039d2:	46b5      	mov	sp, r6
		  distance = ringBuff_DistanceOf(&usb_rx_ringbuff, RECEIVE_END);
 80039d4:	e736      	b.n	8003844 <Start_USB_RX_Task+0x14>
 80039d6:	bf00      	nop
 80039d8:	0801b5e8 	.word	0x0801b5e8
 80039dc:	20000004 	.word	0x20000004
 80039e0:	2000ac64 	.word	0x2000ac64

080039e4 <FSMC_Write>:
/* Includes ------------------------------------------------------------------*/
#include "fsmc.h"

/* USER CODE BEGIN 0 */
void FSMC_Write(uint32_t ui_address, uint32_t ui_data)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b083      	sub	sp, #12
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
 80039ec:	6039      	str	r1, [r7, #0]
	*(volatile uint16_t *)ui_address = ui_data;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	683a      	ldr	r2, [r7, #0]
 80039f2:	b292      	uxth	r2, r2
 80039f4:	801a      	strh	r2, [r3, #0]
}
 80039f6:	bf00      	nop
 80039f8:	370c      	adds	r7, #12
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr

08003a02 <FSMC_Read>:

uint16_t FSMC_Read(uint32_t ui_address) {
 8003a02:	b480      	push	{r7}
 8003a04:	b083      	sub	sp, #12
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	6078      	str	r0, [r7, #4]
	return *(volatile uint16_t *)ui_address;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	881b      	ldrh	r3, [r3, #0]
 8003a0e:	b29b      	uxth	r3, r3
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	370c      	adds	r7, #12
 8003a14:	46bd      	mov	sp, r7
 8003a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1a:	4770      	bx	lr

08003a1c <MX_FSMC_Init>:

NOR_HandleTypeDef hnor1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b088      	sub	sp, #32
 8003a20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8003a22:	1d3b      	adds	r3, r7, #4
 8003a24:	2200      	movs	r2, #0
 8003a26:	601a      	str	r2, [r3, #0]
 8003a28:	605a      	str	r2, [r3, #4]
 8003a2a:	609a      	str	r2, [r3, #8]
 8003a2c:	60da      	str	r2, [r3, #12]
 8003a2e:	611a      	str	r2, [r3, #16]
 8003a30:	615a      	str	r2, [r3, #20]
 8003a32:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the NOR1 memory initialization sequence
  */
  hnor1.Instance = FSMC_NORSRAM_DEVICE;
 8003a34:	4b27      	ldr	r3, [pc, #156]	; (8003ad4 <MX_FSMC_Init+0xb8>)
 8003a36:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8003a3a:	601a      	str	r2, [r3, #0]
  hnor1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8003a3c:	4b25      	ldr	r3, [pc, #148]	; (8003ad4 <MX_FSMC_Init+0xb8>)
 8003a3e:	4a26      	ldr	r2, [pc, #152]	; (8003ad8 <MX_FSMC_Init+0xbc>)
 8003a40:	605a      	str	r2, [r3, #4]
  /* hnor1.Init */
  hnor1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8003a42:	4b24      	ldr	r3, [pc, #144]	; (8003ad4 <MX_FSMC_Init+0xb8>)
 8003a44:	2200      	movs	r2, #0
 8003a46:	609a      	str	r2, [r3, #8]
  hnor1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_ENABLE;
 8003a48:	4b22      	ldr	r3, [pc, #136]	; (8003ad4 <MX_FSMC_Init+0xb8>)
 8003a4a:	2202      	movs	r2, #2
 8003a4c:	60da      	str	r2, [r3, #12]
  hnor1.Init.MemoryType = FSMC_MEMORY_TYPE_NOR;
 8003a4e:	4b21      	ldr	r3, [pc, #132]	; (8003ad4 <MX_FSMC_Init+0xb8>)
 8003a50:	2208      	movs	r2, #8
 8003a52:	611a      	str	r2, [r3, #16]
  hnor1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8003a54:	4b1f      	ldr	r3, [pc, #124]	; (8003ad4 <MX_FSMC_Init+0xb8>)
 8003a56:	2210      	movs	r2, #16
 8003a58:	615a      	str	r2, [r3, #20]
  hnor1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8003a5a:	4b1e      	ldr	r3, [pc, #120]	; (8003ad4 <MX_FSMC_Init+0xb8>)
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	619a      	str	r2, [r3, #24]
  hnor1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8003a60:	4b1c      	ldr	r3, [pc, #112]	; (8003ad4 <MX_FSMC_Init+0xb8>)
 8003a62:	2200      	movs	r2, #0
 8003a64:	61da      	str	r2, [r3, #28]
  hnor1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8003a66:	4b1b      	ldr	r3, [pc, #108]	; (8003ad4 <MX_FSMC_Init+0xb8>)
 8003a68:	2200      	movs	r2, #0
 8003a6a:	621a      	str	r2, [r3, #32]
  hnor1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8003a6c:	4b19      	ldr	r3, [pc, #100]	; (8003ad4 <MX_FSMC_Init+0xb8>)
 8003a6e:	2200      	movs	r2, #0
 8003a70:	625a      	str	r2, [r3, #36]	; 0x24
  hnor1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8003a72:	4b18      	ldr	r3, [pc, #96]	; (8003ad4 <MX_FSMC_Init+0xb8>)
 8003a74:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003a78:	629a      	str	r2, [r3, #40]	; 0x28
  hnor1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8003a7a:	4b16      	ldr	r3, [pc, #88]	; (8003ad4 <MX_FSMC_Init+0xb8>)
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	62da      	str	r2, [r3, #44]	; 0x2c
  hnor1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8003a80:	4b14      	ldr	r3, [pc, #80]	; (8003ad4 <MX_FSMC_Init+0xb8>)
 8003a82:	2200      	movs	r2, #0
 8003a84:	631a      	str	r2, [r3, #48]	; 0x30
  hnor1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8003a86:	4b13      	ldr	r3, [pc, #76]	; (8003ad4 <MX_FSMC_Init+0xb8>)
 8003a88:	2200      	movs	r2, #0
 8003a8a:	635a      	str	r2, [r3, #52]	; 0x34
  hnor1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8003a8c:	4b11      	ldr	r3, [pc, #68]	; (8003ad4 <MX_FSMC_Init+0xb8>)
 8003a8e:	2200      	movs	r2, #0
 8003a90:	639a      	str	r2, [r3, #56]	; 0x38
  hnor1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8003a92:	4b10      	ldr	r3, [pc, #64]	; (8003ad4 <MX_FSMC_Init+0xb8>)
 8003a94:	2200      	movs	r2, #0
 8003a96:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 15;
 8003a98:	230f      	movs	r3, #15
 8003a9a:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8003a9c:	230f      	movs	r3, #15
 8003a9e:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8003aa0:	23ff      	movs	r3, #255	; 0xff
 8003aa2:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8003aa4:	230f      	movs	r3, #15
 8003aa6:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8003aa8:	2310      	movs	r3, #16
 8003aaa:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8003aac:	2311      	movs	r3, #17
 8003aae:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_NOR_Init(&hnor1, &Timing, NULL) != HAL_OK)
 8003ab4:	1d3b      	adds	r3, r7, #4
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	4619      	mov	r1, r3
 8003aba:	4806      	ldr	r0, [pc, #24]	; (8003ad4 <MX_FSMC_Init+0xb8>)
 8003abc:	f008 fcbc 	bl	800c438 <HAL_NOR_Init>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d001      	beq.n	8003aca <MX_FSMC_Init+0xae>
  {
    Error_Handler( );
 8003ac6:	f000 fda9 	bl	800461c <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8003aca:	bf00      	nop
 8003acc:	3720      	adds	r7, #32
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	2000ac70 	.word	0x2000ac70
 8003ad8:	a0000104 	.word	0xa0000104

08003adc <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b086      	sub	sp, #24
 8003ae0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ae2:	1d3b      	adds	r3, r7, #4
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	601a      	str	r2, [r3, #0]
 8003ae8:	605a      	str	r2, [r3, #4]
 8003aea:	609a      	str	r2, [r3, #8]
 8003aec:	60da      	str	r2, [r3, #12]
 8003aee:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8003af0:	4b24      	ldr	r3, [pc, #144]	; (8003b84 <HAL_FSMC_MspInit+0xa8>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d140      	bne.n	8003b7a <HAL_FSMC_MspInit+0x9e>
    return;
  }
  FSMC_Initialized = 1;
 8003af8:	4b22      	ldr	r3, [pc, #136]	; (8003b84 <HAL_FSMC_MspInit+0xa8>)
 8003afa:	2201      	movs	r2, #1
 8003afc:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8003afe:	2300      	movs	r3, #0
 8003b00:	603b      	str	r3, [r7, #0]
 8003b02:	4b21      	ldr	r3, [pc, #132]	; (8003b88 <HAL_FSMC_MspInit+0xac>)
 8003b04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b06:	4a20      	ldr	r2, [pc, #128]	; (8003b88 <HAL_FSMC_MspInit+0xac>)
 8003b08:	f043 0301 	orr.w	r3, r3, #1
 8003b0c:	6393      	str	r3, [r2, #56]	; 0x38
 8003b0e:	4b1e      	ldr	r3, [pc, #120]	; (8003b88 <HAL_FSMC_MspInit+0xac>)
 8003b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b12:	f003 0301 	and.w	r3, r3, #1
 8003b16:	603b      	str	r3, [r7, #0]
 8003b18:	683b      	ldr	r3, [r7, #0]
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  PB7   ------> FSMC_NL
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8003b1a:	f64f 7380 	movw	r3, #65408	; 0xff80
 8003b1e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b20:	2302      	movs	r3, #2
 8003b22:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b24:	2300      	movs	r3, #0
 8003b26:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b28:	2303      	movs	r3, #3
 8003b2a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8003b2c:	230c      	movs	r3, #12
 8003b2e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003b30:	1d3b      	adds	r3, r7, #4
 8003b32:	4619      	mov	r1, r3
 8003b34:	4815      	ldr	r0, [pc, #84]	; (8003b8c <HAL_FSMC_MspInit+0xb0>)
 8003b36:	f008 facb 	bl	800c0d0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8003b3a:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8003b3e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b40:	2302      	movs	r3, #2
 8003b42:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b44:	2300      	movs	r3, #0
 8003b46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b48:	2303      	movs	r3, #3
 8003b4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8003b4c:	230c      	movs	r3, #12
 8003b4e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003b50:	1d3b      	adds	r3, r7, #4
 8003b52:	4619      	mov	r1, r3
 8003b54:	480e      	ldr	r0, [pc, #56]	; (8003b90 <HAL_FSMC_MspInit+0xb4>)
 8003b56:	f008 fabb 	bl	800c0d0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003b5a:	2380      	movs	r3, #128	; 0x80
 8003b5c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b5e:	2302      	movs	r3, #2
 8003b60:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b62:	2300      	movs	r3, #0
 8003b64:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b66:	2303      	movs	r3, #3
 8003b68:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8003b6a:	230c      	movs	r3, #12
 8003b6c:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b6e:	1d3b      	adds	r3, r7, #4
 8003b70:	4619      	mov	r1, r3
 8003b72:	4808      	ldr	r0, [pc, #32]	; (8003b94 <HAL_FSMC_MspInit+0xb8>)
 8003b74:	f008 faac 	bl	800c0d0 <HAL_GPIO_Init>
 8003b78:	e000      	b.n	8003b7c <HAL_FSMC_MspInit+0xa0>
    return;
 8003b7a:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8003b7c:	3718      	adds	r7, #24
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
 8003b82:	bf00      	nop
 8003b84:	20000ffc 	.word	0x20000ffc
 8003b88:	40023800 	.word	0x40023800
 8003b8c:	40021000 	.word	0x40021000
 8003b90:	40020c00 	.word	0x40020c00
 8003b94:	40020400 	.word	0x40020400

08003b98 <HAL_NOR_MspInit>:

void HAL_NOR_MspInit(NOR_HandleTypeDef* norHandle){
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b082      	sub	sp, #8
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NOR_MspInit 0 */

  /* USER CODE END NOR_MspInit 0 */
  HAL_FSMC_MspInit();
 8003ba0:	f7ff ff9c 	bl	8003adc <HAL_FSMC_MspInit>
  /* USER CODE BEGIN NOR_MspInit 1 */

  /* USER CODE END NOR_MspInit 1 */
}
 8003ba4:	bf00      	nop
 8003ba6:	3708      	adds	r7, #8
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}
 8003bac:	0000      	movs	r0, r0
	...

08003bb0 <update_gcode_point>:
 */

#include "gcode_handler.h"

void update_gcode_point(DUTY_Command_TypeDef *duty_cmd, SCARA_Gcode_Cor_TypeDef gcode_point)
{
 8003bb0:	b084      	sub	sp, #16
 8003bb2:	b590      	push	{r4, r7, lr}
 8003bb4:	b083      	sub	sp, #12
 8003bb6:	af00      	add	r7, sp, #0
 8003bb8:	6078      	str	r0, [r7, #4]
 8003bba:	f107 001c 	add.w	r0, r7, #28
 8003bbe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	duty_cmd->target_point.x = (double)gcode_point.X * COR_INVERSE_SCALE + offset_x;
 8003bc2:	69fb      	ldr	r3, [r7, #28]
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f7fc fcad 	bl	8000524 <__aeabi_i2d>
 8003bca:	a347      	add	r3, pc, #284	; (adr r3, 8003ce8 <update_gcode_point+0x138>)
 8003bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bd0:	f7fc fd12 	bl	80005f8 <__aeabi_dmul>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	460c      	mov	r4, r1
 8003bd8:	4618      	mov	r0, r3
 8003bda:	4621      	mov	r1, r4
 8003bdc:	4b44      	ldr	r3, [pc, #272]	; (8003cf0 <update_gcode_point+0x140>)
 8003bde:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003be2:	461a      	mov	r2, r3
 8003be4:	4623      	mov	r3, r4
 8003be6:	f7fc fb51 	bl	800028c <__adddf3>
 8003bea:	4603      	mov	r3, r0
 8003bec:	460c      	mov	r4, r1
 8003bee:	687a      	ldr	r2, [r7, #4]
 8003bf0:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
    duty_cmd->target_point.y = (double)gcode_point.Y * COR_INVERSE_SCALE + offset_y;
 8003bf4:	6a3b      	ldr	r3, [r7, #32]
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f7fc fc94 	bl	8000524 <__aeabi_i2d>
 8003bfc:	a33a      	add	r3, pc, #232	; (adr r3, 8003ce8 <update_gcode_point+0x138>)
 8003bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c02:	f7fc fcf9 	bl	80005f8 <__aeabi_dmul>
 8003c06:	4603      	mov	r3, r0
 8003c08:	460c      	mov	r4, r1
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	4621      	mov	r1, r4
 8003c0e:	4b39      	ldr	r3, [pc, #228]	; (8003cf4 <update_gcode_point+0x144>)
 8003c10:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003c14:	461a      	mov	r2, r3
 8003c16:	4623      	mov	r3, r4
 8003c18:	f7fc fb38 	bl	800028c <__adddf3>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	460c      	mov	r4, r1
 8003c20:	687a      	ldr	r2, [r7, #4]
 8003c22:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
    if(gcode_point.type_define[1] == UP_Z){
 8003c26:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8003c2a:	2b04      	cmp	r3, #4
 8003c2c:	d10f      	bne.n	8003c4e <update_gcode_point+0x9e>
  	  duty_cmd->target_point.z = up_z_height + offset_z;
 8003c2e:	4b32      	ldr	r3, [pc, #200]	; (8003cf8 <update_gcode_point+0x148>)
 8003c30:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003c34:	4b31      	ldr	r3, [pc, #196]	; (8003cfc <update_gcode_point+0x14c>)
 8003c36:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003c3a:	461a      	mov	r2, r3
 8003c3c:	4623      	mov	r3, r4
 8003c3e:	f7fc fb25 	bl	800028c <__adddf3>
 8003c42:	4603      	mov	r3, r0
 8003c44:	460c      	mov	r4, r1
 8003c46:	687a      	ldr	r2, [r7, #4]
 8003c48:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
 8003c4c:	e00e      	b.n	8003c6c <update_gcode_point+0xbc>
    }else{
  	  duty_cmd->target_point.z = down_z_height + offset_z;
 8003c4e:	4b2c      	ldr	r3, [pc, #176]	; (8003d00 <update_gcode_point+0x150>)
 8003c50:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003c54:	4b29      	ldr	r3, [pc, #164]	; (8003cfc <update_gcode_point+0x14c>)
 8003c56:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003c5a:	461a      	mov	r2, r3
 8003c5c:	4623      	mov	r3, r4
 8003c5e:	f7fc fb15 	bl	800028c <__adddf3>
 8003c62:	4603      	mov	r3, r0
 8003c64:	460c      	mov	r4, r1
 8003c66:	687a      	ldr	r2, [r7, #4]
 8003c68:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
    }
    duty_cmd->target_point.roll = roll_angle;
 8003c6c:	4b25      	ldr	r3, [pc, #148]	; (8003d04 <update_gcode_point+0x154>)
 8003c6e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003c72:	687a      	ldr	r2, [r7, #4]
 8003c74:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88
    duty_cmd->v_factor = (double)gcode_point.F * COR_INVERSE_SCALE / V_MOVE_MAX;
 8003c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f7fc fc52 	bl	8000524 <__aeabi_i2d>
 8003c80:	a319      	add	r3, pc, #100	; (adr r3, 8003ce8 <update_gcode_point+0x138>)
 8003c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c86:	f7fc fcb7 	bl	80005f8 <__aeabi_dmul>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	460c      	mov	r4, r1
 8003c8e:	4618      	mov	r0, r3
 8003c90:	4621      	mov	r1, r4
 8003c92:	f04f 0200 	mov.w	r2, #0
 8003c96:	4b1c      	ldr	r3, [pc, #112]	; (8003d08 <update_gcode_point+0x158>)
 8003c98:	f7fc fdd8 	bl	800084c <__aeabi_ddiv>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	460c      	mov	r4, r1
 8003ca0:	687a      	ldr	r2, [r7, #4]
 8003ca2:	e9c2 346a 	strd	r3, r4, [r2, #424]	; 0x1a8
    duty_cmd->trajec_type = DUTY_TRAJECTORY_LINEAR;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2202      	movs	r2, #2
 8003caa:	741a      	strb	r2, [r3, #16]
    duty_cmd->coordinate_type = DUTY_COORDINATES_ABS;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	731a      	strb	r2, [r3, #12]
    duty_cmd->modeInit_type = DUTY_MODE_INIT_QV;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2202      	movs	r2, #2
 8003cb6:	745a      	strb	r2, [r3, #17]
    if(gcode_point.type_define[0] == LINEAR_TYPE){
 8003cb8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d103      	bne.n	8003cc8 <update_gcode_point+0x118>
  	  duty_cmd->path_type = DUTY_PATH_LINE;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	739a      	strb	r2, [r3, #14]
 8003cc6:	e002      	b.n	8003cce <update_gcode_point+0x11e>
    }else if(gcode_point.type_define[0] == ARC_AW_TYPE){
 8003cc8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8003ccc:	2b03      	cmp	r3, #3

    }else if(gcode_point.type_define[0] == ARC_CW_TYPE){

    }
    duty_cmd->path_type = DUTY_PATH_LINE;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	739a      	strb	r2, [r3, #14]
    duty_cmd->space_type = DUTY_SPACE_TASK;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	735a      	strb	r2, [r3, #13]
}
 8003cda:	bf00      	nop
 8003cdc:	370c      	adds	r7, #12
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8003ce4:	b004      	add	sp, #16
 8003ce6:	4770      	bx	lr
 8003ce8:	a0000000 	.word	0xa0000000
 8003cec:	3eb0c6f7 	.word	0x3eb0c6f7
 8003cf0:	20004d78 	.word	0x20004d78
 8003cf4:	2000ab50 	.word	0x2000ab50
 8003cf8:	20004d60 	.word	0x20004d60
 8003cfc:	2000ab48 	.word	0x2000ab48
 8003d00:	20004d68 	.word	0x20004d68
 8003d04:	20004d70 	.word	0x20004d70
 8003d08:	40877000 	.word	0x40877000

08003d0c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b08a      	sub	sp, #40	; 0x28
 8003d10:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d12:	f107 0314 	add.w	r3, r7, #20
 8003d16:	2200      	movs	r2, #0
 8003d18:	601a      	str	r2, [r3, #0]
 8003d1a:	605a      	str	r2, [r3, #4]
 8003d1c:	609a      	str	r2, [r3, #8]
 8003d1e:	60da      	str	r2, [r3, #12]
 8003d20:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003d22:	2300      	movs	r3, #0
 8003d24:	613b      	str	r3, [r7, #16]
 8003d26:	4b51      	ldr	r3, [pc, #324]	; (8003e6c <MX_GPIO_Init+0x160>)
 8003d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d2a:	4a50      	ldr	r2, [pc, #320]	; (8003e6c <MX_GPIO_Init+0x160>)
 8003d2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d30:	6313      	str	r3, [r2, #48]	; 0x30
 8003d32:	4b4e      	ldr	r3, [pc, #312]	; (8003e6c <MX_GPIO_Init+0x160>)
 8003d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d3a:	613b      	str	r3, [r7, #16]
 8003d3c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d3e:	2300      	movs	r3, #0
 8003d40:	60fb      	str	r3, [r7, #12]
 8003d42:	4b4a      	ldr	r3, [pc, #296]	; (8003e6c <MX_GPIO_Init+0x160>)
 8003d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d46:	4a49      	ldr	r2, [pc, #292]	; (8003e6c <MX_GPIO_Init+0x160>)
 8003d48:	f043 0301 	orr.w	r3, r3, #1
 8003d4c:	6313      	str	r3, [r2, #48]	; 0x30
 8003d4e:	4b47      	ldr	r3, [pc, #284]	; (8003e6c <MX_GPIO_Init+0x160>)
 8003d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d52:	f003 0301 	and.w	r3, r3, #1
 8003d56:	60fb      	str	r3, [r7, #12]
 8003d58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	60bb      	str	r3, [r7, #8]
 8003d5e:	4b43      	ldr	r3, [pc, #268]	; (8003e6c <MX_GPIO_Init+0x160>)
 8003d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d62:	4a42      	ldr	r2, [pc, #264]	; (8003e6c <MX_GPIO_Init+0x160>)
 8003d64:	f043 0310 	orr.w	r3, r3, #16
 8003d68:	6313      	str	r3, [r2, #48]	; 0x30
 8003d6a:	4b40      	ldr	r3, [pc, #256]	; (8003e6c <MX_GPIO_Init+0x160>)
 8003d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d6e:	f003 0310 	and.w	r3, r3, #16
 8003d72:	60bb      	str	r3, [r7, #8]
 8003d74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d76:	2300      	movs	r3, #0
 8003d78:	607b      	str	r3, [r7, #4]
 8003d7a:	4b3c      	ldr	r3, [pc, #240]	; (8003e6c <MX_GPIO_Init+0x160>)
 8003d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d7e:	4a3b      	ldr	r2, [pc, #236]	; (8003e6c <MX_GPIO_Init+0x160>)
 8003d80:	f043 0302 	orr.w	r3, r3, #2
 8003d84:	6313      	str	r3, [r2, #48]	; 0x30
 8003d86:	4b39      	ldr	r3, [pc, #228]	; (8003e6c <MX_GPIO_Init+0x160>)
 8003d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d8a:	f003 0302 	and.w	r3, r3, #2
 8003d8e:	607b      	str	r3, [r7, #4]
 8003d90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003d92:	2300      	movs	r3, #0
 8003d94:	603b      	str	r3, [r7, #0]
 8003d96:	4b35      	ldr	r3, [pc, #212]	; (8003e6c <MX_GPIO_Init+0x160>)
 8003d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d9a:	4a34      	ldr	r2, [pc, #208]	; (8003e6c <MX_GPIO_Init+0x160>)
 8003d9c:	f043 0308 	orr.w	r3, r3, #8
 8003da0:	6313      	str	r3, [r2, #48]	; 0x30
 8003da2:	4b32      	ldr	r3, [pc, #200]	; (8003e6c <MX_GPIO_Init+0x160>)
 8003da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003da6:	f003 0308 	and.w	r3, r3, #8
 8003daa:	603b      	str	r3, [r7, #0]
 8003dac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OUTPUT_1_Pin|OUTPUT_2_Pin|USB_SIGN_Pin, GPIO_PIN_RESET);
 8003dae:	2200      	movs	r2, #0
 8003db0:	f44f 6141 	mov.w	r1, #3088	; 0xc10
 8003db4:	482e      	ldr	r0, [pc, #184]	; (8003e70 <MX_GPIO_Init+0x164>)
 8003db6:	f008 fb25 	bl	800c404 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, ENCODER_RESET_Pin|PULSE_WRITE_Pin|CAPTURE_ENABLE_Pin|STOP_Pin, GPIO_PIN_RESET);
 8003dba:	2200      	movs	r2, #0
 8003dbc:	f641 0148 	movw	r1, #6216	; 0x1848
 8003dc0:	482c      	ldr	r0, [pc, #176]	; (8003e74 <MX_GPIO_Init+0x168>)
 8003dc2:	f008 fb1f 	bl	800c404 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, STEP_SLEEP_Pin|STEP_RESET_Pin|STEP_ENABLE_Pin, GPIO_PIN_RESET);
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8003dcc:	482a      	ldr	r0, [pc, #168]	; (8003e78 <MX_GPIO_Init+0x16c>)
 8003dce:	f008 fb19 	bl	800c404 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = OUTPUT_1_Pin|OUTPUT_2_Pin|USB_SIGN_Pin;
 8003dd2:	f44f 6341 	mov.w	r3, #3088	; 0xc10
 8003dd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003de0:	2300      	movs	r3, #0
 8003de2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003de4:	f107 0314 	add.w	r3, r7, #20
 8003de8:	4619      	mov	r1, r3
 8003dea:	4821      	ldr	r0, [pc, #132]	; (8003e70 <MX_GPIO_Init+0x164>)
 8003dec:	f008 f970 	bl	800c0d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = ENCODER_RESET_Pin|CAPTURE_ENABLE_Pin|STOP_Pin;
 8003df0:	f640 0348 	movw	r3, #2120	; 0x848
 8003df4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003df6:	2301      	movs	r3, #1
 8003df8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003e02:	f107 0314 	add.w	r3, r7, #20
 8003e06:	4619      	mov	r1, r3
 8003e08:	481a      	ldr	r0, [pc, #104]	; (8003e74 <MX_GPIO_Init+0x168>)
 8003e0a:	f008 f961 	bl	800c0d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PULSE_WRITE_Pin;
 8003e0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e14:	2301      	movs	r3, #1
 8003e16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PULSE_WRITE_GPIO_Port, &GPIO_InitStruct);
 8003e20:	f107 0314 	add.w	r3, r7, #20
 8003e24:	4619      	mov	r1, r3
 8003e26:	4813      	ldr	r0, [pc, #76]	; (8003e74 <MX_GPIO_Init+0x168>)
 8003e28:	f008 f952 	bl	800c0d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = CPLD_LIMIT_Pin|CPLD_BUSY_Pin;
 8003e2c:	f242 0304 	movw	r3, #8196	; 0x2004
 8003e30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e32:	2300      	movs	r3, #0
 8003e34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003e36:	2301      	movs	r3, #1
 8003e38:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003e3a:	f107 0314 	add.w	r3, r7, #20
 8003e3e:	4619      	mov	r1, r3
 8003e40:	480c      	ldr	r0, [pc, #48]	; (8003e74 <MX_GPIO_Init+0x168>)
 8003e42:	f008 f945 	bl	800c0d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = STEP_SLEEP_Pin|STEP_RESET_Pin|STEP_ENABLE_Pin;
 8003e46:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8003e4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e50:	2300      	movs	r3, #0
 8003e52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e54:	2300      	movs	r3, #0
 8003e56:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e58:	f107 0314 	add.w	r3, r7, #20
 8003e5c:	4619      	mov	r1, r3
 8003e5e:	4806      	ldr	r0, [pc, #24]	; (8003e78 <MX_GPIO_Init+0x16c>)
 8003e60:	f008 f936 	bl	800c0d0 <HAL_GPIO_Init>

}
 8003e64:	bf00      	nop
 8003e66:	3728      	adds	r7, #40	; 0x28
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}
 8003e6c:	40023800 	.word	0x40023800
 8003e70:	40020400 	.word	0x40020400
 8003e74:	40020c00 	.word	0x40020c00
 8003e78:	40020000 	.word	0x40020000
 8003e7c:	00000000 	.word	0x00000000

08003e80 <kinematicForward>:
#include "kinematic.h"
#include "common_def.h"
#include "math.h"
#include "system_params.h"

uint8_t		kinematicForward(SCARA_PositionTypeDef *pnt) {
 8003e80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e82:	b08b      	sub	sp, #44	; 0x2c
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
	double x, y, z, roll;

	x =   a1*cos(pnt->Theta1)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	ed93 7b1a 	vldr	d7, [r3, #104]	; 0x68
 8003e8e:	eeb0 0a47 	vmov.f32	s0, s14
 8003e92:	eef0 0a67 	vmov.f32	s1, s15
 8003e96:	f015 fe37 	bl	8019b08 <cos>
 8003e9a:	ec51 0b10 	vmov	r0, r1, d0
 8003e9e:	a38e      	add	r3, pc, #568	; (adr r3, 80040d8 <kinematicForward+0x258>)
 8003ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ea4:	f7fc fba8 	bl	80005f8 <__aeabi_dmul>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	460c      	mov	r4, r1
 8003eac:	461d      	mov	r5, r3
 8003eae:	4626      	mov	r6, r4
		+ a2*cos(pnt->Theta1 + pnt->Theta2)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	e9d3 341c 	ldrd	r3, r4, [r3, #112]	; 0x70
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	4623      	mov	r3, r4
 8003ec0:	f7fc f9e4 	bl	800028c <__adddf3>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	460c      	mov	r4, r1
 8003ec8:	ec44 3b17 	vmov	d7, r3, r4
 8003ecc:	eeb0 0a47 	vmov.f32	s0, s14
 8003ed0:	eef0 0a67 	vmov.f32	s1, s15
 8003ed4:	f015 fe18 	bl	8019b08 <cos>
 8003ed8:	ec51 0b10 	vmov	r0, r1, d0
 8003edc:	f04f 0200 	mov.w	r2, #0
 8003ee0:	4b83      	ldr	r3, [pc, #524]	; (80040f0 <kinematicForward+0x270>)
 8003ee2:	f7fc fb89 	bl	80005f8 <__aeabi_dmul>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	460c      	mov	r4, r1
 8003eea:	461a      	mov	r2, r3
 8003eec:	4623      	mov	r3, r4
 8003eee:	4628      	mov	r0, r5
 8003ef0:	4631      	mov	r1, r6
 8003ef2:	f7fc f9cb 	bl	800028c <__adddf3>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	460c      	mov	r4, r1
 8003efa:	461d      	mov	r5, r3
 8003efc:	4626      	mov	r6, r4
		+ a4*cos(pnt->Theta1 + pnt->Theta2 - pnt->Theta4);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	e9d3 341c 	ldrd	r3, r4, [r3, #112]	; 0x70
 8003f0a:	461a      	mov	r2, r3
 8003f0c:	4623      	mov	r3, r4
 8003f0e:	f7fc f9bd 	bl	800028c <__adddf3>
 8003f12:	4603      	mov	r3, r0
 8003f14:	460c      	mov	r4, r1
 8003f16:	4618      	mov	r0, r3
 8003f18:	4621      	mov	r1, r4
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	e9d3 3420 	ldrd	r3, r4, [r3, #128]	; 0x80
 8003f20:	461a      	mov	r2, r3
 8003f22:	4623      	mov	r3, r4
 8003f24:	f7fc f9b0 	bl	8000288 <__aeabi_dsub>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	460c      	mov	r4, r1
 8003f2c:	ec44 3b17 	vmov	d7, r3, r4
 8003f30:	eeb0 0a47 	vmov.f32	s0, s14
 8003f34:	eef0 0a67 	vmov.f32	s1, s15
 8003f38:	f015 fde6 	bl	8019b08 <cos>
 8003f3c:	ec51 0b10 	vmov	r0, r1, d0
 8003f40:	a363      	add	r3, pc, #396	; (adr r3, 80040d0 <kinematicForward+0x250>)
 8003f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f46:	f7fc fb57 	bl	80005f8 <__aeabi_dmul>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	460c      	mov	r4, r1
	x =   a1*cos(pnt->Theta1)
 8003f4e:	461a      	mov	r2, r3
 8003f50:	4623      	mov	r3, r4
 8003f52:	4628      	mov	r0, r5
 8003f54:	4631      	mov	r1, r6
 8003f56:	f7fc f999 	bl	800028c <__adddf3>
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	460c      	mov	r4, r1
 8003f5e:	e9c7 3408 	strd	r3, r4, [r7, #32]
	y =   a1*sin(pnt->Theta1)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	ed93 7b1a 	vldr	d7, [r3, #104]	; 0x68
 8003f68:	eeb0 0a47 	vmov.f32	s0, s14
 8003f6c:	eef0 0a67 	vmov.f32	s1, s15
 8003f70:	f015 fe5a 	bl	8019c28 <sin>
 8003f74:	ec51 0b10 	vmov	r0, r1, d0
 8003f78:	a357      	add	r3, pc, #348	; (adr r3, 80040d8 <kinematicForward+0x258>)
 8003f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f7e:	f7fc fb3b 	bl	80005f8 <__aeabi_dmul>
 8003f82:	4603      	mov	r3, r0
 8003f84:	460c      	mov	r4, r1
 8003f86:	461d      	mov	r5, r3
 8003f88:	4626      	mov	r6, r4
		+ a2*sin(pnt->Theta1 + pnt->Theta2)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	e9d3 341c 	ldrd	r3, r4, [r3, #112]	; 0x70
 8003f96:	461a      	mov	r2, r3
 8003f98:	4623      	mov	r3, r4
 8003f9a:	f7fc f977 	bl	800028c <__adddf3>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	460c      	mov	r4, r1
 8003fa2:	ec44 3b17 	vmov	d7, r3, r4
 8003fa6:	eeb0 0a47 	vmov.f32	s0, s14
 8003faa:	eef0 0a67 	vmov.f32	s1, s15
 8003fae:	f015 fe3b 	bl	8019c28 <sin>
 8003fb2:	ec51 0b10 	vmov	r0, r1, d0
 8003fb6:	f04f 0200 	mov.w	r2, #0
 8003fba:	4b4d      	ldr	r3, [pc, #308]	; (80040f0 <kinematicForward+0x270>)
 8003fbc:	f7fc fb1c 	bl	80005f8 <__aeabi_dmul>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	460c      	mov	r4, r1
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	4623      	mov	r3, r4
 8003fc8:	4628      	mov	r0, r5
 8003fca:	4631      	mov	r1, r6
 8003fcc:	f7fc f95e 	bl	800028c <__adddf3>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	460c      	mov	r4, r1
 8003fd4:	461d      	mov	r5, r3
 8003fd6:	4626      	mov	r6, r4
		+ a4*sin(pnt->Theta1 + pnt->Theta2 - pnt->Theta4);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	e9d3 341c 	ldrd	r3, r4, [r3, #112]	; 0x70
 8003fe4:	461a      	mov	r2, r3
 8003fe6:	4623      	mov	r3, r4
 8003fe8:	f7fc f950 	bl	800028c <__adddf3>
 8003fec:	4603      	mov	r3, r0
 8003fee:	460c      	mov	r4, r1
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	4621      	mov	r1, r4
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	e9d3 3420 	ldrd	r3, r4, [r3, #128]	; 0x80
 8003ffa:	461a      	mov	r2, r3
 8003ffc:	4623      	mov	r3, r4
 8003ffe:	f7fc f943 	bl	8000288 <__aeabi_dsub>
 8004002:	4603      	mov	r3, r0
 8004004:	460c      	mov	r4, r1
 8004006:	ec44 3b17 	vmov	d7, r3, r4
 800400a:	eeb0 0a47 	vmov.f32	s0, s14
 800400e:	eef0 0a67 	vmov.f32	s1, s15
 8004012:	f015 fe09 	bl	8019c28 <sin>
 8004016:	ec51 0b10 	vmov	r0, r1, d0
 800401a:	a32d      	add	r3, pc, #180	; (adr r3, 80040d0 <kinematicForward+0x250>)
 800401c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004020:	f7fc faea 	bl	80005f8 <__aeabi_dmul>
 8004024:	4603      	mov	r3, r0
 8004026:	460c      	mov	r4, r1
	y =   a1*sin(pnt->Theta1)
 8004028:	461a      	mov	r2, r3
 800402a:	4623      	mov	r3, r4
 800402c:	4628      	mov	r0, r5
 800402e:	4631      	mov	r1, r6
 8004030:	f7fc f92c 	bl	800028c <__adddf3>
 8004034:	4603      	mov	r3, r0
 8004036:	460c      	mov	r4, r1
 8004038:	e9c7 3406 	strd	r3, r4, [r7, #24]
	z =   d1 - pnt->D3 - d4;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	e9d3 341e 	ldrd	r3, r4, [r3, #120]	; 0x78
 8004042:	461a      	mov	r2, r3
 8004044:	4623      	mov	r3, r4
 8004046:	a126      	add	r1, pc, #152	; (adr r1, 80040e0 <kinematicForward+0x260>)
 8004048:	e9d1 0100 	ldrd	r0, r1, [r1]
 800404c:	f7fc f91c 	bl	8000288 <__aeabi_dsub>
 8004050:	4603      	mov	r3, r0
 8004052:	460c      	mov	r4, r1
 8004054:	4618      	mov	r0, r3
 8004056:	4621      	mov	r1, r4
 8004058:	a323      	add	r3, pc, #140	; (adr r3, 80040e8 <kinematicForward+0x268>)
 800405a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800405e:	f7fc f913 	bl	8000288 <__aeabi_dsub>
 8004062:	4603      	mov	r3, r0
 8004064:	460c      	mov	r4, r1
 8004066:	e9c7 3404 	strd	r3, r4, [r7, #16]
	roll = pnt->Theta1 + pnt->Theta2 - pnt->Theta4;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	e9d3 341c 	ldrd	r3, r4, [r3, #112]	; 0x70
 8004076:	461a      	mov	r2, r3
 8004078:	4623      	mov	r3, r4
 800407a:	f7fc f907 	bl	800028c <__adddf3>
 800407e:	4603      	mov	r3, r0
 8004080:	460c      	mov	r4, r1
 8004082:	4618      	mov	r0, r3
 8004084:	4621      	mov	r1, r4
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	e9d3 3420 	ldrd	r3, r4, [r3, #128]	; 0x80
 800408c:	461a      	mov	r2, r3
 800408e:	4623      	mov	r3, r4
 8004090:	f7fc f8fa 	bl	8000288 <__aeabi_dsub>
 8004094:	4603      	mov	r3, r0
 8004096:	460c      	mov	r4, r1
 8004098:	e9c7 3402 	strd	r3, r4, [r7, #8]

	pnt->x = x;
 800409c:	687a      	ldr	r2, [r7, #4]
 800409e:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80040a2:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	pnt->y = y;
 80040a6:	687a      	ldr	r2, [r7, #4]
 80040a8:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80040ac:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
	pnt->z = z;
 80040b0:	687a      	ldr	r2, [r7, #4]
 80040b2:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80040b6:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
	pnt->roll = roll;
 80040ba:	687a      	ldr	r2, [r7, #4]
 80040bc:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80040c0:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60

	return TRUE;
 80040c4:	2301      	movs	r3, #1
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	372c      	adds	r7, #44	; 0x2c
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040ce:	bf00      	nop
 80040d0:	80000000 	.word	0x80000000
 80040d4:	40402e14 	.word	0x40402e14
 80040d8:	00000000 	.word	0x00000000
 80040dc:	4068a000 	.word	0x4068a000
 80040e0:	00000000 	.word	0x00000000
 80040e4:	406a6000 	.word	0x406a6000
 80040e8:	e0000000 	.word	0xe0000000
 80040ec:	40536b22 	.word	0x40536b22
 80040f0:	40640000 	.word	0x40640000
 80040f4:	00000000 	.word	0x00000000

080040f8 <kinematicInverse>:

uint8_t		kinematicInverse(SCARA_PositionTypeDef *pnt, SCARA_PositionTypeDef current) {
 80040f8:	b082      	sub	sp, #8
 80040fa:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040fe:	b0a0      	sub	sp, #128	; 0x80
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
 8004104:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8004108:	e881 000c 	stmia.w	r1, {r2, r3}
	double theta1, theta2, theta2_positive, theta2_negative, d3, theta4 , pWx, pWy;
	double s1, c1, s2, s2_positive, s2_negative, c2 , temp;

	d3  = d1 - d4 - pnt->z;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 8004112:	a1f2      	add	r1, pc, #968	; (adr r1, 80044dc <kinematicInverse+0x3e4>)
 8004114:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004118:	f7fc f8b6 	bl	8000288 <__aeabi_dsub>
 800411c:	4602      	mov	r2, r0
 800411e:	460b      	mov	r3, r1
 8004120:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
	pWx = pnt->x - a4*cos(pnt->roll);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	e9d3 ab12 	ldrd	sl, fp, [r3, #72]	; 0x48
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	ed93 7b18 	vldr	d7, [r3, #96]	; 0x60
 8004130:	eeb0 0a47 	vmov.f32	s0, s14
 8004134:	eef0 0a67 	vmov.f32	s1, s15
 8004138:	f015 fce6 	bl	8019b08 <cos>
 800413c:	ec51 0b10 	vmov	r0, r1, d0
 8004140:	a3e8      	add	r3, pc, #928	; (adr r3, 80044e4 <kinematicInverse+0x3ec>)
 8004142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004146:	f7fc fa57 	bl	80005f8 <__aeabi_dmul>
 800414a:	4602      	mov	r2, r0
 800414c:	460b      	mov	r3, r1
 800414e:	4650      	mov	r0, sl
 8004150:	4659      	mov	r1, fp
 8004152:	f7fc f899 	bl	8000288 <__aeabi_dsub>
 8004156:	4602      	mov	r2, r0
 8004158:	460b      	mov	r3, r1
 800415a:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	pWy = pnt->y - a4*sin(pnt->roll);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	e9d3 ab14 	ldrd	sl, fp, [r3, #80]	; 0x50
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	ed93 7b18 	vldr	d7, [r3, #96]	; 0x60
 800416a:	eeb0 0a47 	vmov.f32	s0, s14
 800416e:	eef0 0a67 	vmov.f32	s1, s15
 8004172:	f015 fd59 	bl	8019c28 <sin>
 8004176:	ec51 0b10 	vmov	r0, r1, d0
 800417a:	a3da      	add	r3, pc, #872	; (adr r3, 80044e4 <kinematicInverse+0x3ec>)
 800417c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004180:	f7fc fa3a 	bl	80005f8 <__aeabi_dmul>
 8004184:	4602      	mov	r2, r0
 8004186:	460b      	mov	r3, r1
 8004188:	4650      	mov	r0, sl
 800418a:	4659      	mov	r1, fp
 800418c:	f7fc f87c 	bl	8000288 <__aeabi_dsub>
 8004190:	4602      	mov	r2, r0
 8004192:	460b      	mov	r3, r1
 8004194:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	c2  = (pWx*pWx + pWy*pWy - a1*a1 - a2*a2) / (2*a1*a2);
 8004198:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800419c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80041a0:	f7fc fa2a 	bl	80005f8 <__aeabi_dmul>
 80041a4:	4602      	mov	r2, r0
 80041a6:	460b      	mov	r3, r1
 80041a8:	4692      	mov	sl, r2
 80041aa:	469b      	mov	fp, r3
 80041ac:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80041b0:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80041b4:	f7fc fa20 	bl	80005f8 <__aeabi_dmul>
 80041b8:	4602      	mov	r2, r0
 80041ba:	460b      	mov	r3, r1
 80041bc:	4650      	mov	r0, sl
 80041be:	4659      	mov	r1, fp
 80041c0:	f7fc f864 	bl	800028c <__adddf3>
 80041c4:	4602      	mov	r2, r0
 80041c6:	460b      	mov	r3, r1
 80041c8:	4610      	mov	r0, r2
 80041ca:	4619      	mov	r1, r3
 80041cc:	a3c7      	add	r3, pc, #796	; (adr r3, 80044ec <kinematicInverse+0x3f4>)
 80041ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041d2:	f7fc f859 	bl	8000288 <__aeabi_dsub>
 80041d6:	4602      	mov	r2, r0
 80041d8:	460b      	mov	r3, r1
 80041da:	4610      	mov	r0, r2
 80041dc:	4619      	mov	r1, r3
 80041de:	f04f 0200 	mov.w	r2, #0
 80041e2:	4bbb      	ldr	r3, [pc, #748]	; (80044d0 <kinematicInverse+0x3d8>)
 80041e4:	f7fc f850 	bl	8000288 <__aeabi_dsub>
 80041e8:	4602      	mov	r2, r0
 80041ea:	460b      	mov	r3, r1
 80041ec:	4610      	mov	r0, r2
 80041ee:	4619      	mov	r1, r3
 80041f0:	a3b3      	add	r3, pc, #716	; (adr r3, 80044c0 <kinematicInverse+0x3c8>)
 80041f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041f6:	f7fc fb29 	bl	800084c <__aeabi_ddiv>
 80041fa:	4602      	mov	r2, r0
 80041fc:	460b      	mov	r3, r1
 80041fe:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	temp = 1 - c2*c2;
 8004202:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004206:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800420a:	f7fc f9f5 	bl	80005f8 <__aeabi_dmul>
 800420e:	4602      	mov	r2, r0
 8004210:	460b      	mov	r3, r1
 8004212:	f04f 0000 	mov.w	r0, #0
 8004216:	49af      	ldr	r1, [pc, #700]	; (80044d4 <kinematicInverse+0x3dc>)
 8004218:	f7fc f836 	bl	8000288 <__aeabi_dsub>
 800421c:	4602      	mov	r2, r0
 800421e:	460b      	mov	r3, r1
 8004220:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
	if ( temp < 0 ) {
 8004224:	f04f 0200 	mov.w	r2, #0
 8004228:	f04f 0300 	mov.w	r3, #0
 800422c:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004230:	f7fc fc54 	bl	8000adc <__aeabi_dcmplt>
 8004234:	4603      	mov	r3, r0
 8004236:	2b00      	cmp	r3, #0
 8004238:	d001      	beq.n	800423e <kinematicInverse+0x146>
		return FALSE;
 800423a:	2300      	movs	r3, #0
 800423c:	e136      	b.n	80044ac <kinematicInverse+0x3b4>
	}
	s2_positive  = sqrt(temp); // Note that there are 2 solution: elbow up & elbow down
 800423e:	ed97 0b12 	vldr	d0, [r7, #72]	; 0x48
 8004242:	f015 fd7b 	bl	8019d3c <sqrt>
 8004246:	ed87 0b10 	vstr	d0, [r7, #64]	; 0x40
	s2_negative	 = -s2_positive;
 800424a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800424c:	63bb      	str	r3, [r7, #56]	; 0x38
 800424e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004250:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8004254:	63fb      	str	r3, [r7, #60]	; 0x3c

	theta2_positive = atan2(s2_positive,c2);
 8004256:	ed97 1b14 	vldr	d1, [r7, #80]	; 0x50
 800425a:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 800425e:	f015 fd6b 	bl	8019d38 <atan2>
 8004262:	ed87 0b0c 	vstr	d0, [r7, #48]	; 0x30
	theta2_negative = atan2(s2_negative,c2);
 8004266:	ed97 1b14 	vldr	d1, [r7, #80]	; 0x50
 800426a:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 800426e:	f015 fd63 	bl	8019d38 <atan2>
 8004272:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
	// Choose relevant situation : nearest
	if ( fabs( theta2_positive - current.Theta2) <= fabs( theta2_negative - current.Theta2)) {
 8004276:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 800427a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800427e:	f7fc f803 	bl	8000288 <__aeabi_dsub>
 8004282:	4602      	mov	r2, r0
 8004284:	460b      	mov	r3, r1
 8004286:	4614      	mov	r4, r2
 8004288:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800428c:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8004290:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004294:	f7fb fff8 	bl	8000288 <__aeabi_dsub>
 8004298:	4602      	mov	r2, r0
 800429a:	460b      	mov	r3, r1
 800429c:	4690      	mov	r8, r2
 800429e:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 80042a2:	4642      	mov	r2, r8
 80042a4:	464b      	mov	r3, r9
 80042a6:	4620      	mov	r0, r4
 80042a8:	4629      	mov	r1, r5
 80042aa:	f7fc fc21 	bl	8000af0 <__aeabi_dcmple>
 80042ae:	4603      	mov	r3, r0
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d008      	beq.n	80042c6 <kinematicInverse+0x1ce>
		s2 		= s2_positive;
 80042b4:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 80042b8:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		theta2 	= theta2_positive;
 80042bc:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 80042c0:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
 80042c4:	e007      	b.n	80042d6 <kinematicInverse+0x1de>
	} else {
		s2 		= s2_negative;
 80042c6:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 80042ca:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		theta2 	= theta2_negative;
 80042ce:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 80042d2:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	}

	s1 = ((a1 + a2*c2)*pWy - a2*s2*pWx) / (pWx*pWx + pWy*pWy);
 80042d6:	f04f 0200 	mov.w	r2, #0
 80042da:	4b7f      	ldr	r3, [pc, #508]	; (80044d8 <kinematicInverse+0x3e0>)
 80042dc:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80042e0:	f7fc f98a 	bl	80005f8 <__aeabi_dmul>
 80042e4:	4603      	mov	r3, r0
 80042e6:	460c      	mov	r4, r1
 80042e8:	4618      	mov	r0, r3
 80042ea:	4621      	mov	r1, r4
 80042ec:	a376      	add	r3, pc, #472	; (adr r3, 80044c8 <kinematicInverse+0x3d0>)
 80042ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042f2:	f7fb ffcb 	bl	800028c <__adddf3>
 80042f6:	4603      	mov	r3, r0
 80042f8:	460c      	mov	r4, r1
 80042fa:	4618      	mov	r0, r3
 80042fc:	4621      	mov	r1, r4
 80042fe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004302:	f7fc f979 	bl	80005f8 <__aeabi_dmul>
 8004306:	4603      	mov	r3, r0
 8004308:	460c      	mov	r4, r1
 800430a:	4625      	mov	r5, r4
 800430c:	461c      	mov	r4, r3
 800430e:	f04f 0200 	mov.w	r2, #0
 8004312:	4b71      	ldr	r3, [pc, #452]	; (80044d8 <kinematicInverse+0x3e0>)
 8004314:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8004318:	f7fc f96e 	bl	80005f8 <__aeabi_dmul>
 800431c:	4602      	mov	r2, r0
 800431e:	460b      	mov	r3, r1
 8004320:	4610      	mov	r0, r2
 8004322:	4619      	mov	r1, r3
 8004324:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8004328:	f7fc f966 	bl	80005f8 <__aeabi_dmul>
 800432c:	4602      	mov	r2, r0
 800432e:	460b      	mov	r3, r1
 8004330:	4620      	mov	r0, r4
 8004332:	4629      	mov	r1, r5
 8004334:	f7fb ffa8 	bl	8000288 <__aeabi_dsub>
 8004338:	4603      	mov	r3, r0
 800433a:	460c      	mov	r4, r1
 800433c:	4625      	mov	r5, r4
 800433e:	461c      	mov	r4, r3
 8004340:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8004344:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8004348:	f7fc f956 	bl	80005f8 <__aeabi_dmul>
 800434c:	4602      	mov	r2, r0
 800434e:	460b      	mov	r3, r1
 8004350:	4690      	mov	r8, r2
 8004352:	4699      	mov	r9, r3
 8004354:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004358:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800435c:	f7fc f94c 	bl	80005f8 <__aeabi_dmul>
 8004360:	4602      	mov	r2, r0
 8004362:	460b      	mov	r3, r1
 8004364:	4640      	mov	r0, r8
 8004366:	4649      	mov	r1, r9
 8004368:	f7fb ff90 	bl	800028c <__adddf3>
 800436c:	4602      	mov	r2, r0
 800436e:	460b      	mov	r3, r1
 8004370:	4620      	mov	r0, r4
 8004372:	4629      	mov	r1, r5
 8004374:	f7fc fa6a 	bl	800084c <__aeabi_ddiv>
 8004378:	4603      	mov	r3, r0
 800437a:	460c      	mov	r4, r1
 800437c:	e9c7 3408 	strd	r3, r4, [r7, #32]
	c1 = ((a1 + a2*c2)*pWx + a2*s2*pWy) / (pWx*pWx + pWy*pWy);
 8004380:	f04f 0200 	mov.w	r2, #0
 8004384:	4b54      	ldr	r3, [pc, #336]	; (80044d8 <kinematicInverse+0x3e0>)
 8004386:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800438a:	f7fc f935 	bl	80005f8 <__aeabi_dmul>
 800438e:	4603      	mov	r3, r0
 8004390:	460c      	mov	r4, r1
 8004392:	4618      	mov	r0, r3
 8004394:	4621      	mov	r1, r4
 8004396:	a34c      	add	r3, pc, #304	; (adr r3, 80044c8 <kinematicInverse+0x3d0>)
 8004398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800439c:	f7fb ff76 	bl	800028c <__adddf3>
 80043a0:	4603      	mov	r3, r0
 80043a2:	460c      	mov	r4, r1
 80043a4:	4618      	mov	r0, r3
 80043a6:	4621      	mov	r1, r4
 80043a8:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80043ac:	f7fc f924 	bl	80005f8 <__aeabi_dmul>
 80043b0:	4603      	mov	r3, r0
 80043b2:	460c      	mov	r4, r1
 80043b4:	4625      	mov	r5, r4
 80043b6:	461c      	mov	r4, r3
 80043b8:	f04f 0200 	mov.w	r2, #0
 80043bc:	4b46      	ldr	r3, [pc, #280]	; (80044d8 <kinematicInverse+0x3e0>)
 80043be:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80043c2:	f7fc f919 	bl	80005f8 <__aeabi_dmul>
 80043c6:	4602      	mov	r2, r0
 80043c8:	460b      	mov	r3, r1
 80043ca:	4610      	mov	r0, r2
 80043cc:	4619      	mov	r1, r3
 80043ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80043d2:	f7fc f911 	bl	80005f8 <__aeabi_dmul>
 80043d6:	4602      	mov	r2, r0
 80043d8:	460b      	mov	r3, r1
 80043da:	4620      	mov	r0, r4
 80043dc:	4629      	mov	r1, r5
 80043de:	f7fb ff55 	bl	800028c <__adddf3>
 80043e2:	4603      	mov	r3, r0
 80043e4:	460c      	mov	r4, r1
 80043e6:	4625      	mov	r5, r4
 80043e8:	461c      	mov	r4, r3
 80043ea:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80043ee:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80043f2:	f7fc f901 	bl	80005f8 <__aeabi_dmul>
 80043f6:	4602      	mov	r2, r0
 80043f8:	460b      	mov	r3, r1
 80043fa:	4690      	mov	r8, r2
 80043fc:	4699      	mov	r9, r3
 80043fe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004402:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8004406:	f7fc f8f7 	bl	80005f8 <__aeabi_dmul>
 800440a:	4602      	mov	r2, r0
 800440c:	460b      	mov	r3, r1
 800440e:	4640      	mov	r0, r8
 8004410:	4649      	mov	r1, r9
 8004412:	f7fb ff3b 	bl	800028c <__adddf3>
 8004416:	4602      	mov	r2, r0
 8004418:	460b      	mov	r3, r1
 800441a:	4620      	mov	r0, r4
 800441c:	4629      	mov	r1, r5
 800441e:	f7fc fa15 	bl	800084c <__aeabi_ddiv>
 8004422:	4603      	mov	r3, r0
 8004424:	460c      	mov	r4, r1
 8004426:	e9c7 3406 	strd	r3, r4, [r7, #24]
	theta1 = atan2(s1,c1);
 800442a:	ed97 1b06 	vldr	d1, [r7, #24]
 800442e:	ed97 0b08 	vldr	d0, [r7, #32]
 8004432:	f015 fc81 	bl	8019d38 <atan2>
 8004436:	ed87 0b04 	vstr	d0, [r7, #16]
 	theta4 = theta1 + theta2 - pnt->roll;
 800443a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800443e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004442:	f7fb ff23 	bl	800028c <__adddf3>
 8004446:	4603      	mov	r3, r0
 8004448:	460c      	mov	r4, r1
 800444a:	4618      	mov	r0, r3
 800444c:	4621      	mov	r1, r4
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 8004454:	461a      	mov	r2, r3
 8004456:	4623      	mov	r3, r4
 8004458:	f7fb ff16 	bl	8000288 <__aeabi_dsub>
 800445c:	4603      	mov	r3, r0
 800445e:	460c      	mov	r4, r1
 8004460:	e9c7 3402 	strd	r3, r4, [r7, #8]

	if ( SCARA_STATUS_OK != scaraCheckWorkSpace4(theta1, theta2, d3, theta4)) {
 8004464:	ed97 3b02 	vldr	d3, [r7, #8]
 8004468:	ed97 2b1a 	vldr	d2, [r7, #104]	; 0x68
 800446c:	ed97 1b1e 	vldr	d1, [r7, #120]	; 0x78
 8004470:	ed97 0b04 	vldr	d0, [r7, #16]
 8004474:	f006 f81c 	bl	800a4b0 <scaraCheckWorkSpace4>
 8004478:	4603      	mov	r3, r0
 800447a:	2b00      	cmp	r3, #0
 800447c:	d001      	beq.n	8004482 <kinematicInverse+0x38a>
		return FALSE; // Over workspace !!!
 800447e:	2300      	movs	r3, #0
 8004480:	e014      	b.n	80044ac <kinematicInverse+0x3b4>
	}
	pnt->Theta1 = theta1;
 8004482:	687a      	ldr	r2, [r7, #4]
 8004484:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8004488:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
	pnt->Theta2 = theta2;
 800448c:	687a      	ldr	r2, [r7, #4]
 800448e:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8004492:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
	pnt->D3		= d3;
 8004496:	687a      	ldr	r2, [r7, #4]
 8004498:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 800449c:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
	pnt->Theta4 = theta4;
 80044a0:	687a      	ldr	r2, [r7, #4]
 80044a2:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80044a6:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80

	return TRUE; // All is well
 80044aa:	2301      	movs	r3, #1
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	3780      	adds	r7, #128	; 0x80
 80044b0:	46bd      	mov	sp, r7
 80044b2:	e8bd 4fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044b6:	b002      	add	sp, #8
 80044b8:	4770      	bx	lr
 80044ba:	bf00      	nop
 80044bc:	f3af 8000 	nop.w
 80044c0:	00000000 	.word	0x00000000
 80044c4:	40eec800 	.word	0x40eec800
 80044c8:	00000000 	.word	0x00000000
 80044cc:	4068a000 	.word	0x4068a000
 80044d0:	40d90000 	.word	0x40d90000
 80044d4:	3ff00000 	.word	0x3ff00000
 80044d8:	40640000 	.word	0x40640000
 80044dc:	80000000 	.word	0x80000000
 80044e0:	4060aa6e 	.word	0x4060aa6e
 80044e4:	80000000 	.word	0x80000000
 80044e8:	40402e14 	.word	0x40402e14
 80044ec:	00000000 	.word	0x00000000
 80044f0:	40e2f320 	.word	0x40e2f320

080044f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80044f8:	f007 f906 	bl	800b708 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80044fc:	f000 f812 	bl	8004524 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004500:	f7ff fc04 	bl	8003d0c <MX_GPIO_Init>
  MX_DMA_Init();
 8004504:	f7fd fd7e 	bl	8002004 <MX_DMA_Init>
  MX_UART4_Init();
 8004508:	f007 f800 	bl	800b50c <MX_UART4_Init>
  MX_FSMC_Init();
 800450c:	f7ff fa86 	bl	8003a1c <MX_FSMC_Init>
  MX_TIM7_Init();
 8004510:	f006 ff8a 	bl	800b428 <MX_TIM7_Init>
  MX_TIM2_Init();
 8004514:	f006 ff3a 	bl	800b38c <MX_TIM2_Init>
  //lowlayer_writePulse(0, 0, 0, 0);
  //HAL_Delay(10);
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8004518:	f7fd fdae 	bl	8002078 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 800451c:	f00e f955 	bl	80127ca <osKernelStart>
//  		  HAL_Delay(10);
//  	  }
//  lowlayer_writePulse(0, 0, 0, 0);
//  __NOP();

  while (1)
 8004520:	e7fe      	b.n	8004520 <main+0x2c>
	...

08004524 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b094      	sub	sp, #80	; 0x50
 8004528:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800452a:	f107 0320 	add.w	r3, r7, #32
 800452e:	2230      	movs	r2, #48	; 0x30
 8004530:	2100      	movs	r1, #0
 8004532:	4618      	mov	r0, r3
 8004534:	f011 fd1e 	bl	8015f74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004538:	f107 030c 	add.w	r3, r7, #12
 800453c:	2200      	movs	r2, #0
 800453e:	601a      	str	r2, [r3, #0]
 8004540:	605a      	str	r2, [r3, #4]
 8004542:	609a      	str	r2, [r3, #8]
 8004544:	60da      	str	r2, [r3, #12]
 8004546:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004548:	2300      	movs	r3, #0
 800454a:	60bb      	str	r3, [r7, #8]
 800454c:	4b28      	ldr	r3, [pc, #160]	; (80045f0 <SystemClock_Config+0xcc>)
 800454e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004550:	4a27      	ldr	r2, [pc, #156]	; (80045f0 <SystemClock_Config+0xcc>)
 8004552:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004556:	6413      	str	r3, [r2, #64]	; 0x40
 8004558:	4b25      	ldr	r3, [pc, #148]	; (80045f0 <SystemClock_Config+0xcc>)
 800455a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004560:	60bb      	str	r3, [r7, #8]
 8004562:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004564:	2300      	movs	r3, #0
 8004566:	607b      	str	r3, [r7, #4]
 8004568:	4b22      	ldr	r3, [pc, #136]	; (80045f4 <SystemClock_Config+0xd0>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a21      	ldr	r2, [pc, #132]	; (80045f4 <SystemClock_Config+0xd0>)
 800456e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004572:	6013      	str	r3, [r2, #0]
 8004574:	4b1f      	ldr	r3, [pc, #124]	; (80045f4 <SystemClock_Config+0xd0>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800457c:	607b      	str	r3, [r7, #4]
 800457e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004580:	2301      	movs	r3, #1
 8004582:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004584:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004588:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800458a:	2302      	movs	r3, #2
 800458c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800458e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004592:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8004594:	2308      	movs	r3, #8
 8004596:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8004598:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800459c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800459e:	2302      	movs	r3, #2
 80045a0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80045a2:	2307      	movs	r3, #7
 80045a4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80045a6:	f107 0320 	add.w	r3, r7, #32
 80045aa:	4618      	mov	r0, r3
 80045ac:	f009 f91e 	bl	800d7ec <HAL_RCC_OscConfig>
 80045b0:	4603      	mov	r3, r0
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d001      	beq.n	80045ba <SystemClock_Config+0x96>
  {
    Error_Handler();
 80045b6:	f000 f831 	bl	800461c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80045ba:	230f      	movs	r3, #15
 80045bc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80045be:	2302      	movs	r3, #2
 80045c0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80045c2:	2300      	movs	r3, #0
 80045c4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80045c6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80045ca:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80045cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80045d0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80045d2:	f107 030c 	add.w	r3, r7, #12
 80045d6:	2105      	movs	r1, #5
 80045d8:	4618      	mov	r0, r3
 80045da:	f009 fb77 	bl	800dccc <HAL_RCC_ClockConfig>
 80045de:	4603      	mov	r3, r0
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d001      	beq.n	80045e8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80045e4:	f000 f81a 	bl	800461c <Error_Handler>
  }
}
 80045e8:	bf00      	nop
 80045ea:	3750      	adds	r7, #80	; 0x50
 80045ec:	46bd      	mov	sp, r7
 80045ee:	bd80      	pop	{r7, pc}
 80045f0:	40023800 	.word	0x40023800
 80045f4:	40007000 	.word	0x40007000

080045f8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b082      	sub	sp, #8
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a04      	ldr	r2, [pc, #16]	; (8004618 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d101      	bne.n	800460e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800460a:	f007 f89f 	bl	800b74c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800460e:	bf00      	nop
 8004610:	3708      	adds	r7, #8
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}
 8004616:	bf00      	nop
 8004618:	40001000 	.word	0x40001000

0800461c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800461c:	b480      	push	{r7}
 800461e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004620:	bf00      	nop
 8004622:	46bd      	mov	sp, r7
 8004624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004628:	4770      	bx	lr

0800462a <ringBuff_PushChar>:
 *  data		: data to write
 *
 *  returns:	: TRUE if success
 *  			  FALSE if fail
 */
uint8_t	ringBuff_PushChar(RINGBUFFER_TypeDef *ringbuff, uint8_t data) {
 800462a:	b480      	push	{r7}
 800462c:	b083      	sub	sp, #12
 800462e:	af00      	add	r7, sp, #0
 8004630:	6078      	str	r0, [r7, #4]
 8004632:	460b      	mov	r3, r1
 8004634:	70fb      	strb	r3, [r7, #3]
	if (ringbuff->isFull_Flag) {
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	f893 3408 	ldrb.w	r3, [r3, #1032]	; 0x408
 800463c:	2b00      	cmp	r3, #0
 800463e:	d001      	beq.n	8004644 <ringBuff_PushChar+0x1a>
		return FALSE;
 8004640:	2300      	movs	r3, #0
 8004642:	e024      	b.n	800468e <ringBuff_PushChar+0x64>
	} else {
			ringbuff->Array[ringbuff->head]	= data;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800464a:	687a      	ldr	r2, [r7, #4]
 800464c:	78f9      	ldrb	r1, [r7, #3]
 800464e:	54d1      	strb	r1, [r2, r3]
			ringbuff->head					= (ringbuff->head + 1) % RINGBUFFER_SIZE;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8004656:	3301      	adds	r3, #1
 8004658:	425a      	negs	r2, r3
 800465a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800465e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8004662:	bf58      	it	pl
 8004664:	4253      	negpl	r3, r2
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	f8c2 3400 	str.w	r3, [r2, #1024]	; 0x400
			if (ringbuff->head == ringbuff->tail) {
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8004678:	429a      	cmp	r2, r3
 800467a:	d103      	bne.n	8004684 <ringBuff_PushChar+0x5a>
				ringbuff->isFull_Flag = TRUE;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2201      	movs	r2, #1
 8004680:	f883 2408 	strb.w	r2, [r3, #1032]	; 0x408
			}
			ringbuff->isEmpty_Flag = FALSE;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2200      	movs	r2, #0
 8004688:	f883 2409 	strb.w	r2, [r3, #1033]	; 0x409
			return TRUE;
 800468c:	2301      	movs	r3, #1
	}
}
 800468e:	4618      	mov	r0, r3
 8004690:	370c      	adds	r7, #12
 8004692:	46bd      	mov	sp, r7
 8004694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004698:	4770      	bx	lr

0800469a <ringBuff_PopChar>:
 *  *ptr_data	: pointer of destination
 *
 *  returns:	: TRUE if success
 *  			  FALSE if fail
 */
uint8_t	ringBuff_PopChar(RINGBUFFER_TypeDef *ringbuff, uint8_t *ptr_data) {
 800469a:	b480      	push	{r7}
 800469c:	b083      	sub	sp, #12
 800469e:	af00      	add	r7, sp, #0
 80046a0:	6078      	str	r0, [r7, #4]
 80046a2:	6039      	str	r1, [r7, #0]
	if (ringbuff->isEmpty_Flag) {
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	f893 3409 	ldrb.w	r3, [r3, #1033]	; 0x409
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d001      	beq.n	80046b2 <ringBuff_PopChar+0x18>
		return FALSE;
 80046ae:	2300      	movs	r3, #0
 80046b0:	e025      	b.n	80046fe <ringBuff_PopChar+0x64>
	} else {
			*ptr_data		= ringbuff->Array[ringbuff->tail];
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80046b8:	687a      	ldr	r2, [r7, #4]
 80046ba:	5cd2      	ldrb	r2, [r2, r3]
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	701a      	strb	r2, [r3, #0]
			ringbuff->tail	= (ringbuff->tail +1) % RINGBUFFER_SIZE;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80046c6:	3301      	adds	r3, #1
 80046c8:	425a      	negs	r2, r3
 80046ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80046ce:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80046d2:	bf58      	it	pl
 80046d4:	4253      	negpl	r3, r2
 80046d6:	687a      	ldr	r2, [r7, #4]
 80046d8:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
			if (ringbuff->head == ringbuff->tail) {
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80046e8:	429a      	cmp	r2, r3
 80046ea:	d103      	bne.n	80046f4 <ringBuff_PopChar+0x5a>
				ringbuff->isEmpty_Flag = TRUE;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 2409 	strb.w	r2, [r3, #1033]	; 0x409
			}
			ringbuff->isFull_Flag = FALSE;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2200      	movs	r2, #0
 80046f8:	f883 2408 	strb.w	r2, [r3, #1032]	; 0x408
			return TRUE;
 80046fc:	2301      	movs	r3, #1
	}
}
 80046fe:	4618      	mov	r0, r3
 8004700:	370c      	adds	r7, #12
 8004702:	46bd      	mov	sp, r7
 8004704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004708:	4770      	bx	lr

0800470a <ringBuff_PushArray>:
 *  *ptr_data	: pointer of source
 *  len			: maximum number of bytes that want to copy
 *
 *  returns:	: number of bytes copied
 */
int32_t ringBuff_PushArray(RINGBUFFER_TypeDef *ringbuff, uint8_t *ptr_data, int32_t len) {
 800470a:	b580      	push	{r7, lr}
 800470c:	b086      	sub	sp, #24
 800470e:	af00      	add	r7, sp, #0
 8004710:	60f8      	str	r0, [r7, #12]
 8004712:	60b9      	str	r1, [r7, #8]
 8004714:	607a      	str	r2, [r7, #4]
	int16_t success_number;

	for (success_number = 0; success_number < len; success_number++) {
 8004716:	2300      	movs	r3, #0
 8004718:	82fb      	strh	r3, [r7, #22]
 800471a:	e011      	b.n	8004740 <ringBuff_PushArray+0x36>
		if ( !ringBuff_PushChar(ringbuff, *(ptr_data + success_number))) {
 800471c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004720:	68ba      	ldr	r2, [r7, #8]
 8004722:	4413      	add	r3, r2
 8004724:	781b      	ldrb	r3, [r3, #0]
 8004726:	4619      	mov	r1, r3
 8004728:	68f8      	ldr	r0, [r7, #12]
 800472a:	f7ff ff7e 	bl	800462a <ringBuff_PushChar>
 800472e:	4603      	mov	r3, r0
 8004730:	2b00      	cmp	r3, #0
 8004732:	d00b      	beq.n	800474c <ringBuff_PushArray+0x42>
	for (success_number = 0; success_number < len; success_number++) {
 8004734:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004738:	b29b      	uxth	r3, r3
 800473a:	3301      	adds	r3, #1
 800473c:	b29b      	uxth	r3, r3
 800473e:	82fb      	strh	r3, [r7, #22]
 8004740:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004744:	687a      	ldr	r2, [r7, #4]
 8004746:	429a      	cmp	r2, r3
 8004748:	dce8      	bgt.n	800471c <ringBuff_PushArray+0x12>
 800474a:	e000      	b.n	800474e <ringBuff_PushArray+0x44>
			break;
 800474c:	bf00      	nop
		}// stop when ring buffer FULL
	}
	return success_number;
 800474e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8004752:	4618      	mov	r0, r3
 8004754:	3718      	adds	r7, #24
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}

0800475a <ringBuff_PopArray>:
 *  *ptr_data	: pointer of destination
 *  len			: maximum number of bytes that want to copy
 *
 *  returns:	: number of bytes copied
 */
int32_t ringBuff_PopArray(RINGBUFFER_TypeDef *ringbuff, uint8_t *ptr_data, int32_t len) {
 800475a:	b580      	push	{r7, lr}
 800475c:	b086      	sub	sp, #24
 800475e:	af00      	add	r7, sp, #0
 8004760:	60f8      	str	r0, [r7, #12]
 8004762:	60b9      	str	r1, [r7, #8]
 8004764:	607a      	str	r2, [r7, #4]
	int32_t success_number;

	for (success_number = 0; success_number < len; success_number++) {
 8004766:	2300      	movs	r3, #0
 8004768:	617b      	str	r3, [r7, #20]
 800476a:	e00c      	b.n	8004786 <ringBuff_PopArray+0x2c>
		if ( !ringBuff_PopChar(ringbuff, (ptr_data + success_number))) {
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	68ba      	ldr	r2, [r7, #8]
 8004770:	4413      	add	r3, r2
 8004772:	4619      	mov	r1, r3
 8004774:	68f8      	ldr	r0, [r7, #12]
 8004776:	f7ff ff90 	bl	800469a <ringBuff_PopChar>
 800477a:	4603      	mov	r3, r0
 800477c:	2b00      	cmp	r3, #0
 800477e:	d007      	beq.n	8004790 <ringBuff_PopArray+0x36>
	for (success_number = 0; success_number < len; success_number++) {
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	3301      	adds	r3, #1
 8004784:	617b      	str	r3, [r7, #20]
 8004786:	697a      	ldr	r2, [r7, #20]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	429a      	cmp	r2, r3
 800478c:	dbee      	blt.n	800476c <ringBuff_PopArray+0x12>
 800478e:	e000      	b.n	8004792 <ringBuff_PopArray+0x38>
			break;
 8004790:	bf00      	nop
		}// stop when ring buffer EMPTY
	}
	return success_number;
 8004792:	697b      	ldr	r3, [r7, #20]
}
 8004794:	4618      	mov	r0, r3
 8004796:	3718      	adds	r7, #24
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}

0800479c <ringBuff_DistanceOf>:
 *  cmp_char	: compare character
 *
 *  returns:	: distance from 'tail' to 'cmp_char'
 *  			  -1 'cmp_char' could not be found.
 */
int32_t	ringBuff_DistanceOf	(RINGBUFFER_TypeDef *ringbuff, const char* cmp_char) {
 800479c:	b580      	push	{r7, lr}
 800479e:	b088      	sub	sp, #32
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	6039      	str	r1, [r7, #0]
	int32_t index = ringbuff->tail;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80047ac:	61fb      	str	r3, [r7, #28]
	int32_t distance = 0;
 80047ae:	2300      	movs	r3, #0
 80047b0:	61bb      	str	r3, [r7, #24]
	int32_t sync_state = 0;
 80047b2:	2300      	movs	r3, #0
 80047b4:	617b      	str	r3, [r7, #20]
	int32_t head_ptr = ringbuff->head;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80047bc:	60fb      	str	r3, [r7, #12]
	int32_t number_of_state = strlen(cmp_char);
 80047be:	6838      	ldr	r0, [r7, #0]
 80047c0:	f7fb fd06 	bl	80001d0 <strlen>
 80047c4:	4603      	mov	r3, r0
 80047c6:	60bb      	str	r3, [r7, #8]
	if (ringbuff->isFull_Flag) {
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	f893 3408 	ldrb.w	r3, [r3, #1032]	; 0x408
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d066      	beq.n	80048a0 <ringBuff_DistanceOf+0x104>
	    for ( int32_t i = 0; i < RINGBUFFER_SIZE; i++, index = (index + 1) % RINGBUFFER_SIZE) {
 80047d2:	2300      	movs	r3, #0
 80047d4:	613b      	str	r3, [r7, #16]
 80047d6:	e030      	b.n	800483a <ringBuff_DistanceOf+0x9e>
	            if(ringbuff->Array[index] == cmp_char[sync_state]){
 80047d8:	687a      	ldr	r2, [r7, #4]
 80047da:	69fb      	ldr	r3, [r7, #28]
 80047dc:	4413      	add	r3, r2
 80047de:	781a      	ldrb	r2, [r3, #0]
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	6839      	ldr	r1, [r7, #0]
 80047e4:	440b      	add	r3, r1
 80047e6:	781b      	ldrb	r3, [r3, #0]
 80047e8:	429a      	cmp	r2, r3
 80047ea:	d103      	bne.n	80047f4 <ringBuff_DistanceOf+0x58>
	                sync_state++;
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	3301      	adds	r3, #1
 80047f0:	617b      	str	r3, [r7, #20]
 80047f2:	e00c      	b.n	800480e <ringBuff_DistanceOf+0x72>
	            }else if(ringbuff->Array[index] == cmp_char[0]){
 80047f4:	687a      	ldr	r2, [r7, #4]
 80047f6:	69fb      	ldr	r3, [r7, #28]
 80047f8:	4413      	add	r3, r2
 80047fa:	781a      	ldrb	r2, [r3, #0]
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	781b      	ldrb	r3, [r3, #0]
 8004800:	429a      	cmp	r2, r3
 8004802:	d102      	bne.n	800480a <ringBuff_DistanceOf+0x6e>
	                sync_state = 1;
 8004804:	2301      	movs	r3, #1
 8004806:	617b      	str	r3, [r7, #20]
 8004808:	e001      	b.n	800480e <ringBuff_DistanceOf+0x72>
	            }else{
	                sync_state = 0;
 800480a:	2300      	movs	r3, #0
 800480c:	617b      	str	r3, [r7, #20]
	            }
	            if(sync_state == number_of_state){
 800480e:	697a      	ldr	r2, [r7, #20]
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	429a      	cmp	r2, r3
 8004814:	d101      	bne.n	800481a <ringBuff_DistanceOf+0x7e>
	                return distance;
 8004816:	69bb      	ldr	r3, [r7, #24]
 8004818:	e048      	b.n	80048ac <ringBuff_DistanceOf+0x110>
	            }
	//				if ( cmp_char == ringbuff->.Array[index]) {
	//					return distance;
	//				}
	            distance++;
 800481a:	69bb      	ldr	r3, [r7, #24]
 800481c:	3301      	adds	r3, #1
 800481e:	61bb      	str	r3, [r7, #24]
	    for ( int32_t i = 0; i < RINGBUFFER_SIZE; i++, index = (index + 1) % RINGBUFFER_SIZE) {
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	3301      	adds	r3, #1
 8004824:	613b      	str	r3, [r7, #16]
 8004826:	69fb      	ldr	r3, [r7, #28]
 8004828:	3301      	adds	r3, #1
 800482a:	425a      	negs	r2, r3
 800482c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004830:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8004834:	bf58      	it	pl
 8004836:	4253      	negpl	r3, r2
 8004838:	61fb      	str	r3, [r7, #28]
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004840:	dbca      	blt.n	80047d8 <ringBuff_DistanceOf+0x3c>
 8004842:	e031      	b.n	80048a8 <ringBuff_DistanceOf+0x10c>
	        }
	} else {
	    for ( ; (index != head_ptr); index = (index + 1) % RINGBUFFER_SIZE) {
	        if(ringbuff->Array[index] == cmp_char[sync_state]){
 8004844:	687a      	ldr	r2, [r7, #4]
 8004846:	69fb      	ldr	r3, [r7, #28]
 8004848:	4413      	add	r3, r2
 800484a:	781a      	ldrb	r2, [r3, #0]
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	6839      	ldr	r1, [r7, #0]
 8004850:	440b      	add	r3, r1
 8004852:	781b      	ldrb	r3, [r3, #0]
 8004854:	429a      	cmp	r2, r3
 8004856:	d103      	bne.n	8004860 <ringBuff_DistanceOf+0xc4>
	                //LOG_REPORT("dis1", ringbuff->.tail);
	                sync_state++;
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	3301      	adds	r3, #1
 800485c:	617b      	str	r3, [r7, #20]
 800485e:	e00c      	b.n	800487a <ringBuff_DistanceOf+0xde>
	            }else if(ringbuff->Array[index] == cmp_char[0]){
 8004860:	687a      	ldr	r2, [r7, #4]
 8004862:	69fb      	ldr	r3, [r7, #28]
 8004864:	4413      	add	r3, r2
 8004866:	781a      	ldrb	r2, [r3, #0]
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	781b      	ldrb	r3, [r3, #0]
 800486c:	429a      	cmp	r2, r3
 800486e:	d102      	bne.n	8004876 <ringBuff_DistanceOf+0xda>
	                sync_state = 1;
 8004870:	2301      	movs	r3, #1
 8004872:	617b      	str	r3, [r7, #20]
 8004874:	e001      	b.n	800487a <ringBuff_DistanceOf+0xde>
	            }else{
	                sync_state = 0;
 8004876:	2300      	movs	r3, #0
 8004878:	617b      	str	r3, [r7, #20]
	            }
	            if(sync_state == number_of_state){
 800487a:	697a      	ldr	r2, [r7, #20]
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	429a      	cmp	r2, r3
 8004880:	d101      	bne.n	8004886 <ringBuff_DistanceOf+0xea>
	                //LOG_REPORT("dis", distance);
	                return distance;
 8004882:	69bb      	ldr	r3, [r7, #24]
 8004884:	e012      	b.n	80048ac <ringBuff_DistanceOf+0x110>
	            }
	//				if ( cmp_char == ringbuff->.Array[index]) {
	//					return distance;
	//				}
	            distance++;
 8004886:	69bb      	ldr	r3, [r7, #24]
 8004888:	3301      	adds	r3, #1
 800488a:	61bb      	str	r3, [r7, #24]
	    for ( ; (index != head_ptr); index = (index + 1) % RINGBUFFER_SIZE) {
 800488c:	69fb      	ldr	r3, [r7, #28]
 800488e:	3301      	adds	r3, #1
 8004890:	425a      	negs	r2, r3
 8004892:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004896:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800489a:	bf58      	it	pl
 800489c:	4253      	negpl	r3, r2
 800489e:	61fb      	str	r3, [r7, #28]
 80048a0:	69fa      	ldr	r2, [r7, #28]
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d1cd      	bne.n	8004844 <ringBuff_DistanceOf+0xa8>
	        }
	    //LOG_REPORT("hai", 2);
	}

	return -1;
 80048a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80048ac:	4618      	mov	r0, r3
 80048ae:	3720      	adds	r7, #32
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}

080048b4 <lowlayer_scanReset>:
uint8_t state_scan;
uint8_t scan_flag;

const int8_t	pulse_scan[4] = {3, 5, 5, 10};

void	lowlayer_scanReset(void) {
 80048b4:	b580      	push	{r7, lr}
 80048b6:	af00      	add	r7, sp, #0
	lowlayer_resetEncoder();
 80048b8:	f000 fdfe 	bl	80054b8 <lowlayer_resetEncoder>
	pulse_accumulate[0] = 0;
 80048bc:	4b10      	ldr	r3, [pc, #64]	; (8004900 <lowlayer_scanReset+0x4c>)
 80048be:	2200      	movs	r2, #0
 80048c0:	601a      	str	r2, [r3, #0]
	pulse_accumulate[1] = 0;
 80048c2:	4b0f      	ldr	r3, [pc, #60]	; (8004900 <lowlayer_scanReset+0x4c>)
 80048c4:	2200      	movs	r2, #0
 80048c6:	605a      	str	r2, [r3, #4]
	pulse_accumulate[2] = 0;
 80048c8:	4b0d      	ldr	r3, [pc, #52]	; (8004900 <lowlayer_scanReset+0x4c>)
 80048ca:	2200      	movs	r2, #0
 80048cc:	609a      	str	r2, [r3, #8]
	pulse_accumulate[3] = 0;
 80048ce:	4b0c      	ldr	r3, [pc, #48]	; (8004900 <lowlayer_scanReset+0x4c>)
 80048d0:	2200      	movs	r2, #0
 80048d2:	60da      	str	r2, [r3, #12]

	position_encoder[0] = 0;
 80048d4:	4b0b      	ldr	r3, [pc, #44]	; (8004904 <lowlayer_scanReset+0x50>)
 80048d6:	2200      	movs	r2, #0
 80048d8:	601a      	str	r2, [r3, #0]
	position_encoder[1] = 0;
 80048da:	4b0a      	ldr	r3, [pc, #40]	; (8004904 <lowlayer_scanReset+0x50>)
 80048dc:	2200      	movs	r2, #0
 80048de:	605a      	str	r2, [r3, #4]
	position_encoder[2] = 0;
 80048e0:	4b08      	ldr	r3, [pc, #32]	; (8004904 <lowlayer_scanReset+0x50>)
 80048e2:	2200      	movs	r2, #0
 80048e4:	609a      	str	r2, [r3, #8]

	scan_flag = 0;
 80048e6:	4b08      	ldr	r3, [pc, #32]	; (8004908 <lowlayer_scanReset+0x54>)
 80048e8:	2200      	movs	r2, #0
 80048ea:	701a      	strb	r2, [r3, #0]
	state_scan = 0;
 80048ec:	4b07      	ldr	r3, [pc, #28]	; (800490c <lowlayer_scanReset+0x58>)
 80048ee:	2200      	movs	r2, #0
 80048f0:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(CAPTURE_ENABLE_GPIO_Port, CAPTURE_ENABLE_Pin, GPIO_PIN_RESET);
 80048f2:	2200      	movs	r2, #0
 80048f4:	2108      	movs	r1, #8
 80048f6:	4806      	ldr	r0, [pc, #24]	; (8004910 <lowlayer_scanReset+0x5c>)
 80048f8:	f007 fd84 	bl	800c404 <HAL_GPIO_WritePin>
}
 80048fc:	bf00      	nop
 80048fe:	bd80      	pop	{r7, pc}
 8004900:	2000acc0 	.word	0x2000acc0
 8004904:	2000acd4 	.word	0x2000acd4
 8004908:	2000acd0 	.word	0x2000acd0
 800490c:	2000acf0 	.word	0x2000acf0
 8004910:	40020c00 	.word	0x40020c00
 8004914:	00000000 	.word	0x00000000

08004918 <lowlayer_scanFlow>:

uint8_t	lowlayer_scanFlow(void) {
 8004918:	b590      	push	{r4, r7, lr}
 800491a:	b083      	sub	sp, #12
 800491c:	af00      	add	r7, sp, #0
	// Scan limit switch from 3 to 0
	int8_t pulse[4] = {0, 0, 0 ,0};
 800491e:	2300      	movs	r3, #0
 8004920:	607b      	str	r3, [r7, #4]
	lowlayer_updateLimit();
 8004922:	f000 fe87 	bl	8005634 <lowlayer_updateLimit>
	if (state_scan < 4) {
 8004926:	4b98      	ldr	r3, [pc, #608]	; (8004b88 <lowlayer_scanFlow+0x270>)
 8004928:	781b      	ldrb	r3, [r3, #0]
 800492a:	2b03      	cmp	r3, #3
 800492c:	d837      	bhi.n	800499e <lowlayer_scanFlow+0x86>
		if (limit_switch[3 - state_scan] == 0) {
 800492e:	4b96      	ldr	r3, [pc, #600]	; (8004b88 <lowlayer_scanFlow+0x270>)
 8004930:	781b      	ldrb	r3, [r3, #0]
 8004932:	f1c3 0303 	rsb	r3, r3, #3
 8004936:	4a95      	ldr	r2, [pc, #596]	; (8004b8c <lowlayer_scanFlow+0x274>)
 8004938:	5cd3      	ldrb	r3, [r2, r3]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d121      	bne.n	8004982 <lowlayer_scanFlow+0x6a>
			pulse[3 - state_scan] = pulse_scan[3 - state_scan];
 800493e:	4b92      	ldr	r3, [pc, #584]	; (8004b88 <lowlayer_scanFlow+0x270>)
 8004940:	781b      	ldrb	r3, [r3, #0]
 8004942:	f1c3 0203 	rsb	r2, r3, #3
 8004946:	4b90      	ldr	r3, [pc, #576]	; (8004b88 <lowlayer_scanFlow+0x270>)
 8004948:	781b      	ldrb	r3, [r3, #0]
 800494a:	f1c3 0303 	rsb	r3, r3, #3
 800494e:	4990      	ldr	r1, [pc, #576]	; (8004b90 <lowlayer_scanFlow+0x278>)
 8004950:	568a      	ldrsb	r2, [r1, r2]
 8004952:	f107 0108 	add.w	r1, r7, #8
 8004956:	440b      	add	r3, r1
 8004958:	f803 2c04 	strb.w	r2, [r3, #-4]
			lowlayer_writePulse(-pulse[0], pulse[1], -pulse[2], pulse[3]);
 800495c:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8004960:	b2db      	uxtb	r3, r3
 8004962:	425b      	negs	r3, r3
 8004964:	b2db      	uxtb	r3, r3
 8004966:	b258      	sxtb	r0, r3
 8004968:	f997 1005 	ldrsb.w	r1, [r7, #5]
 800496c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004970:	b2db      	uxtb	r3, r3
 8004972:	425b      	negs	r3, r3
 8004974:	b2db      	uxtb	r3, r3
 8004976:	b25a      	sxtb	r2, r3
 8004978:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800497c:	f000 fcd8 	bl	8005330 <lowlayer_writePulse>
 8004980:	e00b      	b.n	800499a <lowlayer_scanFlow+0x82>
		} else {
			state_scan++;
 8004982:	4b81      	ldr	r3, [pc, #516]	; (8004b88 <lowlayer_scanFlow+0x270>)
 8004984:	781b      	ldrb	r3, [r3, #0]
 8004986:	3301      	adds	r3, #1
 8004988:	b2da      	uxtb	r2, r3
 800498a:	4b7f      	ldr	r3, [pc, #508]	; (8004b88 <lowlayer_scanFlow+0x270>)
 800498c:	701a      	strb	r2, [r3, #0]
			lowlayer_writePulse(0, 0, 0, 0);
 800498e:	2300      	movs	r3, #0
 8004990:	2200      	movs	r2, #0
 8004992:	2100      	movs	r1, #0
 8004994:	2000      	movs	r0, #0
 8004996:	f000 fccb 	bl	8005330 <lowlayer_writePulse>
		}

		return FALSE;
 800499a:	2300      	movs	r3, #0
 800499c:	e0d8      	b.n	8004b50 <lowlayer_scanFlow+0x238>
	} else {
		HAL_GPIO_WritePin(CAPTURE_ENABLE_GPIO_Port, CAPTURE_ENABLE_Pin, GPIO_PIN_SET);
 800499e:	2201      	movs	r2, #1
 80049a0:	2108      	movs	r1, #8
 80049a2:	487c      	ldr	r0, [pc, #496]	; (8004b94 <lowlayer_scanFlow+0x27c>)
 80049a4:	f007 fd2e 	bl	800c404 <HAL_GPIO_WritePin>
		lowlayer_updateCapture();
 80049a8:	f000 fe28 	bl	80055fc <lowlayer_updateCapture>
		lowlayer_writePulse(0, 0, 0, 0);
 80049ac:	2300      	movs	r3, #0
 80049ae:	2200      	movs	r2, #0
 80049b0:	2100      	movs	r1, #0
 80049b2:	2000      	movs	r0, #0
 80049b4:	f000 fcbc 	bl	8005330 <lowlayer_writePulse>
		scan_flag = 1;
 80049b8:	4b77      	ldr	r3, [pc, #476]	; (8004b98 <lowlayer_scanFlow+0x280>)
 80049ba:	2201      	movs	r2, #1
 80049bc:	701a      	strb	r2, [r3, #0]
		// Update offset
		offset_encoder[0] 	= position_capture[0];
 80049be:	4b77      	ldr	r3, [pc, #476]	; (8004b9c <lowlayer_scanFlow+0x284>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a77      	ldr	r2, [pc, #476]	; (8004ba0 <lowlayer_scanFlow+0x288>)
 80049c4:	6013      	str	r3, [r2, #0]
		offset_encoder[1] 	= position_capture[1];
 80049c6:	4b75      	ldr	r3, [pc, #468]	; (8004b9c <lowlayer_scanFlow+0x284>)
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	4a75      	ldr	r2, [pc, #468]	; (8004ba0 <lowlayer_scanFlow+0x288>)
 80049cc:	6053      	str	r3, [r2, #4]
		offset_encoder[2] 	= position_capture[2];
 80049ce:	4b73      	ldr	r3, [pc, #460]	; (8004b9c <lowlayer_scanFlow+0x284>)
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	4a73      	ldr	r2, [pc, #460]	; (8004ba0 <lowlayer_scanFlow+0x288>)
 80049d4:	6093      	str	r3, [r2, #8]
		offset_stepper		= pulse_accumulate[3];
 80049d6:	4b73      	ldr	r3, [pc, #460]	; (8004ba4 <lowlayer_scanFlow+0x28c>)
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	4a73      	ldr	r2, [pc, #460]	; (8004ba8 <lowlayer_scanFlow+0x290>)
 80049dc:	6013      	str	r3, [r2, #0]
		// LOG offset
		LOG_REPORT("offset encoder 0", offset_encoder[0]);
 80049de:	4b70      	ldr	r3, [pc, #448]	; (8004ba0 <lowlayer_scanFlow+0x288>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	b29b      	uxth	r3, r3
 80049e4:	4619      	mov	r1, r3
 80049e6:	4871      	ldr	r0, [pc, #452]	; (8004bac <lowlayer_scanFlow+0x294>)
 80049e8:	f7fd fa54 	bl	8001e94 <LOG_REPORT>
		LOG_REPORT("offset encoder 1", offset_encoder[1]);
 80049ec:	4b6c      	ldr	r3, [pc, #432]	; (8004ba0 <lowlayer_scanFlow+0x288>)
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	b29b      	uxth	r3, r3
 80049f2:	4619      	mov	r1, r3
 80049f4:	486e      	ldr	r0, [pc, #440]	; (8004bb0 <lowlayer_scanFlow+0x298>)
 80049f6:	f7fd fa4d 	bl	8001e94 <LOG_REPORT>
		LOG_REPORT("offset encoder 2", offset_encoder[2]);
 80049fa:	4b69      	ldr	r3, [pc, #420]	; (8004ba0 <lowlayer_scanFlow+0x288>)
 80049fc:	689b      	ldr	r3, [r3, #8]
 80049fe:	b29b      	uxth	r3, r3
 8004a00:	4619      	mov	r1, r3
 8004a02:	486c      	ldr	r0, [pc, #432]	; (8004bb4 <lowlayer_scanFlow+0x29c>)
 8004a04:	f7fd fa46 	bl	8001e94 <LOG_REPORT>
		LOG_REPORT("offset stepper", offset_stepper);
 8004a08:	4b67      	ldr	r3, [pc, #412]	; (8004ba8 <lowlayer_scanFlow+0x290>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	b29b      	uxth	r3, r3
 8004a0e:	4619      	mov	r1, r3
 8004a10:	4869      	ldr	r0, [pc, #420]	; (8004bb8 <lowlayer_scanFlow+0x2a0>)
 8004a12:	f7fd fa3f 	bl	8001e94 <LOG_REPORT>

		offset_setpoint[0]	= HARD_LIM0_NEG
				- DIR_ENCODER_0*offset_encoder[0]*2.0*PI/ENCODER_J0;
 8004a16:	4b62      	ldr	r3, [pc, #392]	; (8004ba0 <lowlayer_scanFlow+0x288>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	ee07 3a90 	vmov	s15, r3
 8004a1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a22:	ee17 0a90 	vmov	r0, s15
 8004a26:	f7fb fd8f 	bl	8000548 <__aeabi_f2d>
 8004a2a:	4602      	mov	r2, r0
 8004a2c:	460b      	mov	r3, r1
 8004a2e:	f7fb fc2d 	bl	800028c <__adddf3>
 8004a32:	4603      	mov	r3, r0
 8004a34:	460c      	mov	r4, r1
 8004a36:	4618      	mov	r0, r3
 8004a38:	4621      	mov	r1, r4
 8004a3a:	a347      	add	r3, pc, #284	; (adr r3, 8004b58 <lowlayer_scanFlow+0x240>)
 8004a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a40:	f7fb fdda 	bl	80005f8 <__aeabi_dmul>
 8004a44:	4603      	mov	r3, r0
 8004a46:	460c      	mov	r4, r1
 8004a48:	4618      	mov	r0, r3
 8004a4a:	4621      	mov	r1, r4
 8004a4c:	a344      	add	r3, pc, #272	; (adr r3, 8004b60 <lowlayer_scanFlow+0x248>)
 8004a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a52:	f7fb fefb 	bl	800084c <__aeabi_ddiv>
 8004a56:	4603      	mov	r3, r0
 8004a58:	460c      	mov	r4, r1
 8004a5a:	461a      	mov	r2, r3
 8004a5c:	4623      	mov	r3, r4
 8004a5e:	a142      	add	r1, pc, #264	; (adr r1, 8004b68 <lowlayer_scanFlow+0x250>)
 8004a60:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004a64:	f7fb fc10 	bl	8000288 <__aeabi_dsub>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	460c      	mov	r4, r1
		offset_setpoint[0]	= HARD_LIM0_NEG
 8004a6c:	4a53      	ldr	r2, [pc, #332]	; (8004bbc <lowlayer_scanFlow+0x2a4>)
 8004a6e:	e9c2 3400 	strd	r3, r4, [r2]
		offset_setpoint[1]	= HARD_LIM1_POS
				- DIR_ENCODER_1*offset_encoder[1]*2.0*PI/ENCODER_J1;
 8004a72:	4b4b      	ldr	r3, [pc, #300]	; (8004ba0 <lowlayer_scanFlow+0x288>)
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	ee07 3a90 	vmov	s15, r3
 8004a7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a7e:	ee17 0a90 	vmov	r0, s15
 8004a82:	f7fb fd61 	bl	8000548 <__aeabi_f2d>
 8004a86:	4602      	mov	r2, r0
 8004a88:	460b      	mov	r3, r1
 8004a8a:	f7fb fbff 	bl	800028c <__adddf3>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	460c      	mov	r4, r1
 8004a92:	4618      	mov	r0, r3
 8004a94:	4621      	mov	r1, r4
 8004a96:	a330      	add	r3, pc, #192	; (adr r3, 8004b58 <lowlayer_scanFlow+0x240>)
 8004a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a9c:	f7fb fdac 	bl	80005f8 <__aeabi_dmul>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	460c      	mov	r4, r1
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	4621      	mov	r1, r4
 8004aa8:	f04f 0200 	mov.w	r2, #0
 8004aac:	4b44      	ldr	r3, [pc, #272]	; (8004bc0 <lowlayer_scanFlow+0x2a8>)
 8004aae:	f7fb fecd 	bl	800084c <__aeabi_ddiv>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	460c      	mov	r4, r1
 8004ab6:	461a      	mov	r2, r3
 8004ab8:	4623      	mov	r3, r4
 8004aba:	a12d      	add	r1, pc, #180	; (adr r1, 8004b70 <lowlayer_scanFlow+0x258>)
 8004abc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004ac0:	f7fb fbe2 	bl	8000288 <__aeabi_dsub>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	460c      	mov	r4, r1
		offset_setpoint[1]	= HARD_LIM1_POS
 8004ac8:	4a3c      	ldr	r2, [pc, #240]	; (8004bbc <lowlayer_scanFlow+0x2a4>)
 8004aca:	e9c2 3402 	strd	r3, r4, [r2, #8]
		offset_setpoint[2]	= HARD_LIM2_NEG
				- DIR_ENCODER_2*offset_encoder[2]/ENCODER_J2;
 8004ace:	4b34      	ldr	r3, [pc, #208]	; (8004ba0 <lowlayer_scanFlow+0x288>)
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	ee07 3a90 	vmov	s15, r3
 8004ad6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004ada:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8004bc4 <lowlayer_scanFlow+0x2ac>
 8004ade:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004ae2:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8004bc8 <lowlayer_scanFlow+0x2b0>
 8004ae6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004aea:	ee17 0a90 	vmov	r0, s15
 8004aee:	f7fb fd2b 	bl	8000548 <__aeabi_f2d>
 8004af2:	4603      	mov	r3, r0
 8004af4:	460c      	mov	r4, r1
		offset_setpoint[2]	= HARD_LIM2_NEG
 8004af6:	4a31      	ldr	r2, [pc, #196]	; (8004bbc <lowlayer_scanFlow+0x2a4>)
 8004af8:	e9c2 3404 	strd	r3, r4, [r2, #16]
		offset_setpoint[3]  = HARD_LIM3_POS
				- offset_stepper*2.0*PI/GEAR_J3;
 8004afc:	4b2a      	ldr	r3, [pc, #168]	; (8004ba8 <lowlayer_scanFlow+0x290>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4618      	mov	r0, r3
 8004b02:	f7fb fd0f 	bl	8000524 <__aeabi_i2d>
 8004b06:	4602      	mov	r2, r0
 8004b08:	460b      	mov	r3, r1
 8004b0a:	f7fb fbbf 	bl	800028c <__adddf3>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	460c      	mov	r4, r1
 8004b12:	4618      	mov	r0, r3
 8004b14:	4621      	mov	r1, r4
 8004b16:	a310      	add	r3, pc, #64	; (adr r3, 8004b58 <lowlayer_scanFlow+0x240>)
 8004b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b1c:	f7fb fd6c 	bl	80005f8 <__aeabi_dmul>
 8004b20:	4603      	mov	r3, r0
 8004b22:	460c      	mov	r4, r1
 8004b24:	4618      	mov	r0, r3
 8004b26:	4621      	mov	r1, r4
 8004b28:	a313      	add	r3, pc, #76	; (adr r3, 8004b78 <lowlayer_scanFlow+0x260>)
 8004b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b2e:	f7fb fe8d 	bl	800084c <__aeabi_ddiv>
 8004b32:	4603      	mov	r3, r0
 8004b34:	460c      	mov	r4, r1
 8004b36:	461a      	mov	r2, r3
 8004b38:	4623      	mov	r3, r4
 8004b3a:	a111      	add	r1, pc, #68	; (adr r1, 8004b80 <lowlayer_scanFlow+0x268>)
 8004b3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004b40:	f7fb fba2 	bl	8000288 <__aeabi_dsub>
 8004b44:	4603      	mov	r3, r0
 8004b46:	460c      	mov	r4, r1
		offset_setpoint[3]  = HARD_LIM3_POS
 8004b48:	4a1c      	ldr	r2, [pc, #112]	; (8004bbc <lowlayer_scanFlow+0x2a4>)
 8004b4a:	e9c2 3406 	strd	r3, r4, [r2, #24]

		return TRUE;
 8004b4e:	2301      	movs	r3, #1
	}
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	370c      	adds	r7, #12
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd90      	pop	{r4, r7, pc}
 8004b58:	60000000 	.word	0x60000000
 8004b5c:	400921fb 	.word	0x400921fb
 8004b60:	00000000 	.word	0x00000000
 8004b64:	40f38800 	.word	0x40f38800
 8004b68:	40000000 	.word	0x40000000
 8004b6c:	bff9f17a 	.word	0xbff9f17a
 8004b70:	80000000 	.word	0x80000000
 8004b74:	40039716 	.word	0x40039716
 8004b78:	a0000000 	.word	0xa0000000
 8004b7c:	40d3bca1 	.word	0x40d3bca1
 8004b80:	a0000000 	.word	0xa0000000
 8004b84:	4008330d 	.word	0x4008330d
 8004b88:	2000acf0 	.word	0x2000acf0
 8004b8c:	2000ace0 	.word	0x2000ace0
 8004b90:	0801b6c4 	.word	0x0801b6c4
 8004b94:	40020c00 	.word	0x40020c00
 8004b98:	2000acd0 	.word	0x2000acd0
 8004b9c:	2000ace4 	.word	0x2000ace4
 8004ba0:	2000ad18 	.word	0x2000ad18
 8004ba4:	2000acc0 	.word	0x2000acc0
 8004ba8:	2000acf4 	.word	0x2000acf4
 8004bac:	0801b5ec 	.word	0x0801b5ec
 8004bb0:	0801b600 	.word	0x0801b600
 8004bb4:	0801b614 	.word	0x0801b614
 8004bb8:	0801b628 	.word	0x0801b628
 8004bbc:	2000acf8 	.word	0x2000acf8
 8004bc0:	40ff4000 	.word	0x40ff4000
 8004bc4:	4426aaab 	.word	0x4426aaab
 8004bc8:	400f1aa0 	.word	0x400f1aa0
 8004bcc:	00000000 	.word	0x00000000

08004bd0 <lowlayer_goToSoftLimit>:

uint8_t	lowlayer_goToSoftLimit(SCARA_PositionTypeDef *setpoint) {
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b084      	sub	sp, #16
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
	int8_t pulse[4] = {0, 0, 0 ,0};
 8004bd8:	2300      	movs	r3, #0
 8004bda:	60bb      	str	r3, [r7, #8]
	uint8_t check = 0;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	73fb      	strb	r3, [r7, #15]
	lowlayer_readSetPosition(setpoint);
 8004be0:	6878      	ldr	r0, [r7, #4]
 8004be2:	f000 f94d 	bl	8004e80 <lowlayer_readSetPosition>
	if (setpoint->Theta1 < LIM_MIN_J0) {
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 8004bec:	a330      	add	r3, pc, #192	; (adr r3, 8004cb0 <lowlayer_goToSoftLimit+0xe0>)
 8004bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bf2:	f7fb ff73 	bl	8000adc <__aeabi_dcmplt>
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d004      	beq.n	8004c06 <lowlayer_goToSoftLimit+0x36>
		pulse[0] = pulse_scan[0];
 8004bfc:	2303      	movs	r3, #3
 8004bfe:	723b      	strb	r3, [r7, #8]
		check++;
 8004c00:	7bfb      	ldrb	r3, [r7, #15]
 8004c02:	3301      	adds	r3, #1
 8004c04:	73fb      	strb	r3, [r7, #15]
	}
	if (setpoint->Theta2 > LIM_MAX_J1) {
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	e9d3 011c 	ldrd	r0, r1, [r3, #112]	; 0x70
 8004c0c:	a32a      	add	r3, pc, #168	; (adr r3, 8004cb8 <lowlayer_goToSoftLimit+0xe8>)
 8004c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c12:	f7fb ff81 	bl	8000b18 <__aeabi_dcmpgt>
 8004c16:	4603      	mov	r3, r0
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d004      	beq.n	8004c26 <lowlayer_goToSoftLimit+0x56>
		pulse[1] = pulse_scan[1];
 8004c1c:	2305      	movs	r3, #5
 8004c1e:	727b      	strb	r3, [r7, #9]
		check++;
 8004c20:	7bfb      	ldrb	r3, [r7, #15]
 8004c22:	3301      	adds	r3, #1
 8004c24:	73fb      	strb	r3, [r7, #15]
	}
	if (setpoint->D3 < LIM_MIN_J2) {
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	; 0x78
 8004c2c:	f04f 0200 	mov.w	r2, #0
 8004c30:	f04f 0300 	mov.w	r3, #0
 8004c34:	f7fb ff52 	bl	8000adc <__aeabi_dcmplt>
 8004c38:	4603      	mov	r3, r0
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d004      	beq.n	8004c48 <lowlayer_goToSoftLimit+0x78>
		pulse[2] = pulse_scan[2];
 8004c3e:	2305      	movs	r3, #5
 8004c40:	72bb      	strb	r3, [r7, #10]
		check++;
 8004c42:	7bfb      	ldrb	r3, [r7, #15]
 8004c44:	3301      	adds	r3, #1
 8004c46:	73fb      	strb	r3, [r7, #15]
	}
	if (setpoint->Theta4 > LIM_MAX_J3) {
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	e9d3 0120 	ldrd	r0, r1, [r3, #128]	; 0x80
 8004c4e:	a31c      	add	r3, pc, #112	; (adr r3, 8004cc0 <lowlayer_goToSoftLimit+0xf0>)
 8004c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c54:	f7fb ff60 	bl	8000b18 <__aeabi_dcmpgt>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d004      	beq.n	8004c68 <lowlayer_goToSoftLimit+0x98>
		pulse[3] = pulse_scan[3];
 8004c5e:	230a      	movs	r3, #10
 8004c60:	72fb      	strb	r3, [r7, #11]
		check++;
 8004c62:	7bfb      	ldrb	r3, [r7, #15]
 8004c64:	3301      	adds	r3, #1
 8004c66:	73fb      	strb	r3, [r7, #15]
	}

	if (check > 0) {
 8004c68:	7bfb      	ldrb	r3, [r7, #15]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d013      	beq.n	8004c96 <lowlayer_goToSoftLimit+0xc6>
		lowlayer_writePulse(pulse[0], -pulse[1], pulse[2], -pulse[3]);
 8004c6e:	f997 0008 	ldrsb.w	r0, [r7, #8]
 8004c72:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8004c76:	b2db      	uxtb	r3, r3
 8004c78:	425b      	negs	r3, r3
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	b259      	sxtb	r1, r3
 8004c7e:	f997 200a 	ldrsb.w	r2, [r7, #10]
 8004c82:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8004c86:	b2db      	uxtb	r3, r3
 8004c88:	425b      	negs	r3, r3
 8004c8a:	b2db      	uxtb	r3, r3
 8004c8c:	b25b      	sxtb	r3, r3
 8004c8e:	f000 fb4f 	bl	8005330 <lowlayer_writePulse>
		return FALSE;
 8004c92:	2300      	movs	r3, #0
 8004c94:	e006      	b.n	8004ca4 <lowlayer_goToSoftLimit+0xd4>
	} else {
		lowlayer_writePulse(0, 0, 0, 0);
 8004c96:	2300      	movs	r3, #0
 8004c98:	2200      	movs	r2, #0
 8004c9a:	2100      	movs	r1, #0
 8004c9c:	2000      	movs	r0, #0
 8004c9e:	f000 fb47 	bl	8005330 <lowlayer_writePulse>
		return TRUE;
 8004ca2:	2301      	movs	r3, #1
	}
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	3710      	adds	r7, #16
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bd80      	pop	{r7, pc}
 8004cac:	f3af 8000 	nop.w
 8004cb0:	daaaaaab 	.word	0xdaaaaaab
 8004cb4:	bff7bc89 	.word	0xbff7bc89
 8004cb8:	88000000 	.word	0x88000000
 8004cbc:	4002d97c 	.word	0x4002d97c
 8004cc0:	daaaaaab 	.word	0xdaaaaaab
 8004cc4:	4007bc89 	.word	0x4007bc89

08004cc8 <lowlayer_readTruePosition>:

void	lowlayer_readTruePosition(SCARA_PositionTypeDef *true) {
 8004cc8:	b590      	push	{r4, r7, lr}
 8004cca:	b083      	sub	sp, #12
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
	lowlayer_updateEncoder();
 8004cd0:	f000 fc78 	bl	80055c4 <lowlayer_updateEncoder>
	true->Theta1 = HARD_LIM0_NEG
			+ DIR_ENCODER_0*(position_encoder[0] - offset_encoder[0])*2.0*PI/ENCODER_J0; // Servo Motor
 8004cd4:	4b62      	ldr	r3, [pc, #392]	; (8004e60 <lowlayer_readTruePosition+0x198>)
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	4b62      	ldr	r3, [pc, #392]	; (8004e64 <lowlayer_readTruePosition+0x19c>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	1ad3      	subs	r3, r2, r3
 8004cde:	ee07 3a90 	vmov	s15, r3
 8004ce2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ce6:	ee17 0a90 	vmov	r0, s15
 8004cea:	f7fb fc2d 	bl	8000548 <__aeabi_f2d>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	460b      	mov	r3, r1
 8004cf2:	f7fb facb 	bl	800028c <__adddf3>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	460c      	mov	r4, r1
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	4621      	mov	r1, r4
 8004cfe:	a34c      	add	r3, pc, #304	; (adr r3, 8004e30 <lowlayer_readTruePosition+0x168>)
 8004d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d04:	f7fb fc78 	bl	80005f8 <__aeabi_dmul>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	460c      	mov	r4, r1
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	4621      	mov	r1, r4
 8004d10:	a349      	add	r3, pc, #292	; (adr r3, 8004e38 <lowlayer_readTruePosition+0x170>)
 8004d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d16:	f7fb fd99 	bl	800084c <__aeabi_ddiv>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	460c      	mov	r4, r1
 8004d1e:	4618      	mov	r0, r3
 8004d20:	4621      	mov	r1, r4
 8004d22:	a347      	add	r3, pc, #284	; (adr r3, 8004e40 <lowlayer_readTruePosition+0x178>)
 8004d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d28:	f7fb faae 	bl	8000288 <__aeabi_dsub>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	460c      	mov	r4, r1
	true->Theta1 = HARD_LIM0_NEG
 8004d30:	687a      	ldr	r2, [r7, #4]
 8004d32:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68

	true->Theta2 = HARD_LIM1_POS
			+ DIR_ENCODER_1*(position_encoder[1] - offset_encoder[1])*2.0*PI/ENCODER_J1; // Servo Motor
 8004d36:	4b4a      	ldr	r3, [pc, #296]	; (8004e60 <lowlayer_readTruePosition+0x198>)
 8004d38:	685a      	ldr	r2, [r3, #4]
 8004d3a:	4b4a      	ldr	r3, [pc, #296]	; (8004e64 <lowlayer_readTruePosition+0x19c>)
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	1ad3      	subs	r3, r2, r3
 8004d40:	ee07 3a90 	vmov	s15, r3
 8004d44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d48:	ee17 0a90 	vmov	r0, s15
 8004d4c:	f7fb fbfc 	bl	8000548 <__aeabi_f2d>
 8004d50:	4602      	mov	r2, r0
 8004d52:	460b      	mov	r3, r1
 8004d54:	f7fb fa9a 	bl	800028c <__adddf3>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	460c      	mov	r4, r1
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	4621      	mov	r1, r4
 8004d60:	a333      	add	r3, pc, #204	; (adr r3, 8004e30 <lowlayer_readTruePosition+0x168>)
 8004d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d66:	f7fb fc47 	bl	80005f8 <__aeabi_dmul>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	460c      	mov	r4, r1
 8004d6e:	4618      	mov	r0, r3
 8004d70:	4621      	mov	r1, r4
 8004d72:	f04f 0200 	mov.w	r2, #0
 8004d76:	4b3c      	ldr	r3, [pc, #240]	; (8004e68 <lowlayer_readTruePosition+0x1a0>)
 8004d78:	f7fb fd68 	bl	800084c <__aeabi_ddiv>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	460c      	mov	r4, r1
 8004d80:	4618      	mov	r0, r3
 8004d82:	4621      	mov	r1, r4
 8004d84:	a330      	add	r3, pc, #192	; (adr r3, 8004e48 <lowlayer_readTruePosition+0x180>)
 8004d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d8a:	f7fb fa7f 	bl	800028c <__adddf3>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	460c      	mov	r4, r1
	true->Theta2 = HARD_LIM1_POS
 8004d92:	687a      	ldr	r2, [r7, #4]
 8004d94:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70

	true->D3	 = HARD_LIM2_NEG
			+ DIR_ENCODER_2*(position_encoder[2] - offset_encoder[2])/ENCODER_J2; // Servo Motor
 8004d98:	4b31      	ldr	r3, [pc, #196]	; (8004e60 <lowlayer_readTruePosition+0x198>)
 8004d9a:	689a      	ldr	r2, [r3, #8]
 8004d9c:	4b31      	ldr	r3, [pc, #196]	; (8004e64 <lowlayer_readTruePosition+0x19c>)
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	1ad3      	subs	r3, r2, r3
 8004da2:	ee07 3a90 	vmov	s15, r3
 8004da6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004daa:	eeb1 7a67 	vneg.f32	s14, s15
 8004dae:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8004e6c <lowlayer_readTruePosition+0x1a4>
 8004db2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004db6:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8004e70 <lowlayer_readTruePosition+0x1a8>
 8004dba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004dbe:	ee17 0a90 	vmov	r0, s15
 8004dc2:	f7fb fbc1 	bl	8000548 <__aeabi_f2d>
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	460c      	mov	r4, r1
	true->D3	 = HARD_LIM2_NEG
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78

	true->Theta4 = HARD_LIM3_POS
			+ (pulse_accumulate[3] - offset_stepper)*2.0*PI/GEAR_J3; // Stepper Motor
 8004dd0:	4b28      	ldr	r3, [pc, #160]	; (8004e74 <lowlayer_readTruePosition+0x1ac>)
 8004dd2:	68da      	ldr	r2, [r3, #12]
 8004dd4:	4b28      	ldr	r3, [pc, #160]	; (8004e78 <lowlayer_readTruePosition+0x1b0>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	1ad3      	subs	r3, r2, r3
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f7fb fba2 	bl	8000524 <__aeabi_i2d>
 8004de0:	4602      	mov	r2, r0
 8004de2:	460b      	mov	r3, r1
 8004de4:	f7fb fa52 	bl	800028c <__adddf3>
 8004de8:	4603      	mov	r3, r0
 8004dea:	460c      	mov	r4, r1
 8004dec:	4618      	mov	r0, r3
 8004dee:	4621      	mov	r1, r4
 8004df0:	a30f      	add	r3, pc, #60	; (adr r3, 8004e30 <lowlayer_readTruePosition+0x168>)
 8004df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004df6:	f7fb fbff 	bl	80005f8 <__aeabi_dmul>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	460c      	mov	r4, r1
 8004dfe:	4618      	mov	r0, r3
 8004e00:	4621      	mov	r1, r4
 8004e02:	a313      	add	r3, pc, #76	; (adr r3, 8004e50 <lowlayer_readTruePosition+0x188>)
 8004e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e08:	f7fb fd20 	bl	800084c <__aeabi_ddiv>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	460c      	mov	r4, r1
 8004e10:	4618      	mov	r0, r3
 8004e12:	4621      	mov	r1, r4
 8004e14:	a310      	add	r3, pc, #64	; (adr r3, 8004e58 <lowlayer_readTruePosition+0x190>)
 8004e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e1a:	f7fb fa37 	bl	800028c <__adddf3>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	460c      	mov	r4, r1
	true->Theta4 = HARD_LIM3_POS
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
}
 8004e28:	bf00      	nop
 8004e2a:	370c      	adds	r7, #12
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd90      	pop	{r4, r7, pc}
 8004e30:	60000000 	.word	0x60000000
 8004e34:	400921fb 	.word	0x400921fb
 8004e38:	00000000 	.word	0x00000000
 8004e3c:	40f38800 	.word	0x40f38800
 8004e40:	40000000 	.word	0x40000000
 8004e44:	3ff9f17a 	.word	0x3ff9f17a
 8004e48:	80000000 	.word	0x80000000
 8004e4c:	40039716 	.word	0x40039716
 8004e50:	a0000000 	.word	0xa0000000
 8004e54:	40d3bca1 	.word	0x40d3bca1
 8004e58:	a0000000 	.word	0xa0000000
 8004e5c:	4008330d 	.word	0x4008330d
 8004e60:	2000acd4 	.word	0x2000acd4
 8004e64:	2000ad18 	.word	0x2000ad18
 8004e68:	40ff4000 	.word	0x40ff4000
 8004e6c:	4426aaab 	.word	0x4426aaab
 8004e70:	400f1aa0 	.word	0x400f1aa0
 8004e74:	2000acc0 	.word	0x2000acc0
 8004e78:	2000acf4 	.word	0x2000acf4
 8004e7c:	00000000 	.word	0x00000000

08004e80 <lowlayer_readSetPosition>:

void	lowlayer_readSetPosition(SCARA_PositionTypeDef *setpoint) {
 8004e80:	b5b0      	push	{r4, r5, r7, lr}
 8004e82:	b082      	sub	sp, #8
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
	setpoint->Theta1 = offset_setpoint[0] + pulse_accumulate[0]*2.0*PI/GEAR_J0;
 8004e88:	4b53      	ldr	r3, [pc, #332]	; (8004fd8 <lowlayer_readSetPosition+0x158>)
 8004e8a:	e9d3 4500 	ldrd	r4, r5, [r3]
 8004e8e:	4b53      	ldr	r3, [pc, #332]	; (8004fdc <lowlayer_readSetPosition+0x15c>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4618      	mov	r0, r3
 8004e94:	f7fb fb46 	bl	8000524 <__aeabi_i2d>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	460b      	mov	r3, r1
 8004e9c:	f7fb f9f6 	bl	800028c <__adddf3>
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	460b      	mov	r3, r1
 8004ea4:	4610      	mov	r0, r2
 8004ea6:	4619      	mov	r1, r3
 8004ea8:	a345      	add	r3, pc, #276	; (adr r3, 8004fc0 <lowlayer_readSetPosition+0x140>)
 8004eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eae:	f7fb fba3 	bl	80005f8 <__aeabi_dmul>
 8004eb2:	4602      	mov	r2, r0
 8004eb4:	460b      	mov	r3, r1
 8004eb6:	4610      	mov	r0, r2
 8004eb8:	4619      	mov	r1, r3
 8004eba:	a343      	add	r3, pc, #268	; (adr r3, 8004fc8 <lowlayer_readSetPosition+0x148>)
 8004ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ec0:	f7fb fcc4 	bl	800084c <__aeabi_ddiv>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	460b      	mov	r3, r1
 8004ec8:	4620      	mov	r0, r4
 8004eca:	4629      	mov	r1, r5
 8004ecc:	f7fb f9de 	bl	800028c <__adddf3>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	460c      	mov	r4, r1
 8004ed4:	687a      	ldr	r2, [r7, #4]
 8004ed6:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68

	setpoint->Theta2 = offset_setpoint[1] + pulse_accumulate[1]*2.0*PI/GEAR_J1;
 8004eda:	4b3f      	ldr	r3, [pc, #252]	; (8004fd8 <lowlayer_readSetPosition+0x158>)
 8004edc:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8004ee0:	4b3e      	ldr	r3, [pc, #248]	; (8004fdc <lowlayer_readSetPosition+0x15c>)
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	f7fb fb1d 	bl	8000524 <__aeabi_i2d>
 8004eea:	4602      	mov	r2, r0
 8004eec:	460b      	mov	r3, r1
 8004eee:	f7fb f9cd 	bl	800028c <__adddf3>
 8004ef2:	4602      	mov	r2, r0
 8004ef4:	460b      	mov	r3, r1
 8004ef6:	4610      	mov	r0, r2
 8004ef8:	4619      	mov	r1, r3
 8004efa:	a331      	add	r3, pc, #196	; (adr r3, 8004fc0 <lowlayer_readSetPosition+0x140>)
 8004efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f00:	f7fb fb7a 	bl	80005f8 <__aeabi_dmul>
 8004f04:	4602      	mov	r2, r0
 8004f06:	460b      	mov	r3, r1
 8004f08:	4610      	mov	r0, r2
 8004f0a:	4619      	mov	r1, r3
 8004f0c:	f04f 0200 	mov.w	r2, #0
 8004f10:	4b33      	ldr	r3, [pc, #204]	; (8004fe0 <lowlayer_readSetPosition+0x160>)
 8004f12:	f7fb fc9b 	bl	800084c <__aeabi_ddiv>
 8004f16:	4602      	mov	r2, r0
 8004f18:	460b      	mov	r3, r1
 8004f1a:	4620      	mov	r0, r4
 8004f1c:	4629      	mov	r1, r5
 8004f1e:	f7fb f9b5 	bl	800028c <__adddf3>
 8004f22:	4603      	mov	r3, r0
 8004f24:	460c      	mov	r4, r1
 8004f26:	687a      	ldr	r2, [r7, #4]
 8004f28:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70

	setpoint->D3	 = offset_setpoint[2] + pulse_accumulate[2]/GEAR_J2;
 8004f2c:	4b2a      	ldr	r3, [pc, #168]	; (8004fd8 <lowlayer_readSetPosition+0x158>)
 8004f2e:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8004f32:	4b2a      	ldr	r3, [pc, #168]	; (8004fdc <lowlayer_readSetPosition+0x15c>)
 8004f34:	689b      	ldr	r3, [r3, #8]
 8004f36:	ee07 3a90 	vmov	s15, r3
 8004f3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004f3e:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8004fe4 <lowlayer_readSetPosition+0x164>
 8004f42:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004f46:	ee16 0a90 	vmov	r0, s13
 8004f4a:	f7fb fafd 	bl	8000548 <__aeabi_f2d>
 8004f4e:	4602      	mov	r2, r0
 8004f50:	460b      	mov	r3, r1
 8004f52:	4620      	mov	r0, r4
 8004f54:	4629      	mov	r1, r5
 8004f56:	f7fb f999 	bl	800028c <__adddf3>
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	460c      	mov	r4, r1
 8004f5e:	687a      	ldr	r2, [r7, #4]
 8004f60:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78

	setpoint->Theta4 = offset_setpoint[3] + pulse_accumulate[3]*2.0*PI/GEAR_J3;
 8004f64:	4b1c      	ldr	r3, [pc, #112]	; (8004fd8 <lowlayer_readSetPosition+0x158>)
 8004f66:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8004f6a:	4b1c      	ldr	r3, [pc, #112]	; (8004fdc <lowlayer_readSetPosition+0x15c>)
 8004f6c:	68db      	ldr	r3, [r3, #12]
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f7fb fad8 	bl	8000524 <__aeabi_i2d>
 8004f74:	4602      	mov	r2, r0
 8004f76:	460b      	mov	r3, r1
 8004f78:	f7fb f988 	bl	800028c <__adddf3>
 8004f7c:	4602      	mov	r2, r0
 8004f7e:	460b      	mov	r3, r1
 8004f80:	4610      	mov	r0, r2
 8004f82:	4619      	mov	r1, r3
 8004f84:	a30e      	add	r3, pc, #56	; (adr r3, 8004fc0 <lowlayer_readSetPosition+0x140>)
 8004f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f8a:	f7fb fb35 	bl	80005f8 <__aeabi_dmul>
 8004f8e:	4602      	mov	r2, r0
 8004f90:	460b      	mov	r3, r1
 8004f92:	4610      	mov	r0, r2
 8004f94:	4619      	mov	r1, r3
 8004f96:	a30e      	add	r3, pc, #56	; (adr r3, 8004fd0 <lowlayer_readSetPosition+0x150>)
 8004f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f9c:	f7fb fc56 	bl	800084c <__aeabi_ddiv>
 8004fa0:	4602      	mov	r2, r0
 8004fa2:	460b      	mov	r3, r1
 8004fa4:	4620      	mov	r0, r4
 8004fa6:	4629      	mov	r1, r5
 8004fa8:	f7fb f970 	bl	800028c <__adddf3>
 8004fac:	4603      	mov	r3, r0
 8004fae:	460c      	mov	r4, r1
 8004fb0:	687a      	ldr	r2, [r7, #4]
 8004fb2:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
}
 8004fb6:	bf00      	nop
 8004fb8:	3708      	adds	r7, #8
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bdb0      	pop	{r4, r5, r7, pc}
 8004fbe:	bf00      	nop
 8004fc0:	60000000 	.word	0x60000000
 8004fc4:	400921fb 	.word	0x400921fb
 8004fc8:	00000000 	.word	0x00000000
 8004fcc:	40d38800 	.word	0x40d38800
 8004fd0:	a0000000 	.word	0xa0000000
 8004fd4:	40d3bca1 	.word	0x40d3bca1
 8004fd8:	2000acf8 	.word	0x2000acf8
 8004fdc:	2000acc0 	.word	0x2000acc0
 8004fe0:	40df4000 	.word	0x40df4000
 8004fe4:	42c80000 	.word	0x42c80000

08004fe8 <lowlayer_computeAndWritePulse>:

uint8_t	lowlayer_computeAndWritePulse(SCARA_PositionTypeDef current, SCARA_PositionTypeDef next) {
 8004fe8:	b084      	sub	sp, #16
 8004fea:	b590      	push	{r4, r7, lr}
 8004fec:	b093      	sub	sp, #76	; 0x4c
 8004fee:	af00      	add	r7, sp, #0
 8004ff0:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8004ff4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t	current_var0, current_var1, current_var2, current_var3;
	uint32_t	next_var0, next_var1, next_var2, next_var3;
	int64_t		delta_var0, delta_var1, delta_var2, delta_var3;
	uint8_t 	result;

	current_var0	= round((current.Theta1 - LIM_MIN_J0) * GEAR_J0/(2*PI));
 8004ff8:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 8004ffc:	a3c4      	add	r3, pc, #784	; (adr r3, 8005310 <lowlayer_computeAndWritePulse+0x328>)
 8004ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005002:	f7fb f943 	bl	800028c <__adddf3>
 8005006:	4603      	mov	r3, r0
 8005008:	460c      	mov	r4, r1
 800500a:	4618      	mov	r0, r3
 800500c:	4621      	mov	r1, r4
 800500e:	a3c2      	add	r3, pc, #776	; (adr r3, 8005318 <lowlayer_computeAndWritePulse+0x330>)
 8005010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005014:	f7fb faf0 	bl	80005f8 <__aeabi_dmul>
 8005018:	4603      	mov	r3, r0
 800501a:	460c      	mov	r4, r1
 800501c:	4618      	mov	r0, r3
 800501e:	4621      	mov	r1, r4
 8005020:	a3b5      	add	r3, pc, #724	; (adr r3, 80052f8 <lowlayer_computeAndWritePulse+0x310>)
 8005022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005026:	f7fb fc11 	bl	800084c <__aeabi_ddiv>
 800502a:	4603      	mov	r3, r0
 800502c:	460c      	mov	r4, r1
 800502e:	ec44 3b17 	vmov	d7, r3, r4
 8005032:	eeb0 0a47 	vmov.f32	s0, s14
 8005036:	eef0 0a67 	vmov.f32	s1, s15
 800503a:	f014 fda9 	bl	8019b90 <round>
 800503e:	ec54 3b10 	vmov	r3, r4, d0
 8005042:	4618      	mov	r0, r3
 8005044:	4621      	mov	r1, r4
 8005046:	f7fb fdaf 	bl	8000ba8 <__aeabi_d2uiz>
 800504a:	4603      	mov	r3, r0
 800504c:	647b      	str	r3, [r7, #68]	; 0x44
	current_var1 	= round((current.Theta2 - LIM_MIN_J1) * GEAR_J1/(2*PI));
 800504e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005052:	a3b3      	add	r3, pc, #716	; (adr r3, 8005320 <lowlayer_computeAndWritePulse+0x338>)
 8005054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005058:	f7fb f918 	bl	800028c <__adddf3>
 800505c:	4603      	mov	r3, r0
 800505e:	460c      	mov	r4, r1
 8005060:	4618      	mov	r0, r3
 8005062:	4621      	mov	r1, r4
 8005064:	f04f 0200 	mov.w	r2, #0
 8005068:	4baf      	ldr	r3, [pc, #700]	; (8005328 <lowlayer_computeAndWritePulse+0x340>)
 800506a:	f7fb fac5 	bl	80005f8 <__aeabi_dmul>
 800506e:	4603      	mov	r3, r0
 8005070:	460c      	mov	r4, r1
 8005072:	4618      	mov	r0, r3
 8005074:	4621      	mov	r1, r4
 8005076:	a3a0      	add	r3, pc, #640	; (adr r3, 80052f8 <lowlayer_computeAndWritePulse+0x310>)
 8005078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800507c:	f7fb fbe6 	bl	800084c <__aeabi_ddiv>
 8005080:	4603      	mov	r3, r0
 8005082:	460c      	mov	r4, r1
 8005084:	ec44 3b17 	vmov	d7, r3, r4
 8005088:	eeb0 0a47 	vmov.f32	s0, s14
 800508c:	eef0 0a67 	vmov.f32	s1, s15
 8005090:	f014 fd7e 	bl	8019b90 <round>
 8005094:	ec54 3b10 	vmov	r3, r4, d0
 8005098:	4618      	mov	r0, r3
 800509a:	4621      	mov	r1, r4
 800509c:	f7fb fd84 	bl	8000ba8 <__aeabi_d2uiz>
 80050a0:	4603      	mov	r3, r0
 80050a2:	643b      	str	r3, [r7, #64]	; 0x40
	current_var2 	= round((current.D3 - LIM_MIN_J2) * GEAR_J2);
 80050a4:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 80050a8:	f04f 0200 	mov.w	r2, #0
 80050ac:	4b9f      	ldr	r3, [pc, #636]	; (800532c <lowlayer_computeAndWritePulse+0x344>)
 80050ae:	f7fb faa3 	bl	80005f8 <__aeabi_dmul>
 80050b2:	4603      	mov	r3, r0
 80050b4:	460c      	mov	r4, r1
 80050b6:	ec44 3b17 	vmov	d7, r3, r4
 80050ba:	eeb0 0a47 	vmov.f32	s0, s14
 80050be:	eef0 0a67 	vmov.f32	s1, s15
 80050c2:	f014 fd65 	bl	8019b90 <round>
 80050c6:	ec54 3b10 	vmov	r3, r4, d0
 80050ca:	4618      	mov	r0, r3
 80050cc:	4621      	mov	r1, r4
 80050ce:	f7fb fd6b 	bl	8000ba8 <__aeabi_d2uiz>
 80050d2:	4603      	mov	r3, r0
 80050d4:	63fb      	str	r3, [r7, #60]	; 0x3c
	current_var3 	= round((current.Theta4 - LIM_MIN_J3) * GEAR_J3/(2*PI));
 80050d6:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 80050da:	a389      	add	r3, pc, #548	; (adr r3, 8005300 <lowlayer_computeAndWritePulse+0x318>)
 80050dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050e0:	f7fb f8d4 	bl	800028c <__adddf3>
 80050e4:	4603      	mov	r3, r0
 80050e6:	460c      	mov	r4, r1
 80050e8:	4618      	mov	r0, r3
 80050ea:	4621      	mov	r1, r4
 80050ec:	a386      	add	r3, pc, #536	; (adr r3, 8005308 <lowlayer_computeAndWritePulse+0x320>)
 80050ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f2:	f7fb fa81 	bl	80005f8 <__aeabi_dmul>
 80050f6:	4603      	mov	r3, r0
 80050f8:	460c      	mov	r4, r1
 80050fa:	4618      	mov	r0, r3
 80050fc:	4621      	mov	r1, r4
 80050fe:	a37e      	add	r3, pc, #504	; (adr r3, 80052f8 <lowlayer_computeAndWritePulse+0x310>)
 8005100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005104:	f7fb fba2 	bl	800084c <__aeabi_ddiv>
 8005108:	4603      	mov	r3, r0
 800510a:	460c      	mov	r4, r1
 800510c:	ec44 3b17 	vmov	d7, r3, r4
 8005110:	eeb0 0a47 	vmov.f32	s0, s14
 8005114:	eef0 0a67 	vmov.f32	s1, s15
 8005118:	f014 fd3a 	bl	8019b90 <round>
 800511c:	ec54 3b10 	vmov	r3, r4, d0
 8005120:	4618      	mov	r0, r3
 8005122:	4621      	mov	r1, r4
 8005124:	f7fb fd40 	bl	8000ba8 <__aeabi_d2uiz>
 8005128:	4603      	mov	r3, r0
 800512a:	63bb      	str	r3, [r7, #56]	; 0x38
	next_var0 		= round((next.Theta1 - LIM_MIN_J0) * GEAR_J0/(2*PI));
 800512c:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	; 0x180
 8005130:	a377      	add	r3, pc, #476	; (adr r3, 8005310 <lowlayer_computeAndWritePulse+0x328>)
 8005132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005136:	f7fb f8a9 	bl	800028c <__adddf3>
 800513a:	4603      	mov	r3, r0
 800513c:	460c      	mov	r4, r1
 800513e:	4618      	mov	r0, r3
 8005140:	4621      	mov	r1, r4
 8005142:	a375      	add	r3, pc, #468	; (adr r3, 8005318 <lowlayer_computeAndWritePulse+0x330>)
 8005144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005148:	f7fb fa56 	bl	80005f8 <__aeabi_dmul>
 800514c:	4603      	mov	r3, r0
 800514e:	460c      	mov	r4, r1
 8005150:	4618      	mov	r0, r3
 8005152:	4621      	mov	r1, r4
 8005154:	a368      	add	r3, pc, #416	; (adr r3, 80052f8 <lowlayer_computeAndWritePulse+0x310>)
 8005156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800515a:	f7fb fb77 	bl	800084c <__aeabi_ddiv>
 800515e:	4603      	mov	r3, r0
 8005160:	460c      	mov	r4, r1
 8005162:	ec44 3b17 	vmov	d7, r3, r4
 8005166:	eeb0 0a47 	vmov.f32	s0, s14
 800516a:	eef0 0a67 	vmov.f32	s1, s15
 800516e:	f014 fd0f 	bl	8019b90 <round>
 8005172:	ec54 3b10 	vmov	r3, r4, d0
 8005176:	4618      	mov	r0, r3
 8005178:	4621      	mov	r1, r4
 800517a:	f7fb fd15 	bl	8000ba8 <__aeabi_d2uiz>
 800517e:	4603      	mov	r3, r0
 8005180:	637b      	str	r3, [r7, #52]	; 0x34
	next_var1 		= round((next.Theta2 - LIM_MIN_J1) * GEAR_J1/(2*PI));
 8005182:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8005186:	a366      	add	r3, pc, #408	; (adr r3, 8005320 <lowlayer_computeAndWritePulse+0x338>)
 8005188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800518c:	f7fb f87e 	bl	800028c <__adddf3>
 8005190:	4603      	mov	r3, r0
 8005192:	460c      	mov	r4, r1
 8005194:	4618      	mov	r0, r3
 8005196:	4621      	mov	r1, r4
 8005198:	f04f 0200 	mov.w	r2, #0
 800519c:	4b62      	ldr	r3, [pc, #392]	; (8005328 <lowlayer_computeAndWritePulse+0x340>)
 800519e:	f7fb fa2b 	bl	80005f8 <__aeabi_dmul>
 80051a2:	4603      	mov	r3, r0
 80051a4:	460c      	mov	r4, r1
 80051a6:	4618      	mov	r0, r3
 80051a8:	4621      	mov	r1, r4
 80051aa:	a353      	add	r3, pc, #332	; (adr r3, 80052f8 <lowlayer_computeAndWritePulse+0x310>)
 80051ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051b0:	f7fb fb4c 	bl	800084c <__aeabi_ddiv>
 80051b4:	4603      	mov	r3, r0
 80051b6:	460c      	mov	r4, r1
 80051b8:	ec44 3b17 	vmov	d7, r3, r4
 80051bc:	eeb0 0a47 	vmov.f32	s0, s14
 80051c0:	eef0 0a67 	vmov.f32	s1, s15
 80051c4:	f014 fce4 	bl	8019b90 <round>
 80051c8:	ec54 3b10 	vmov	r3, r4, d0
 80051cc:	4618      	mov	r0, r3
 80051ce:	4621      	mov	r1, r4
 80051d0:	f7fb fcea 	bl	8000ba8 <__aeabi_d2uiz>
 80051d4:	4603      	mov	r3, r0
 80051d6:	633b      	str	r3, [r7, #48]	; 0x30
	next_var2 		= round((next.D3 - LIM_MIN_J2) * GEAR_J2);
 80051d8:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 80051dc:	f04f 0200 	mov.w	r2, #0
 80051e0:	4b52      	ldr	r3, [pc, #328]	; (800532c <lowlayer_computeAndWritePulse+0x344>)
 80051e2:	f7fb fa09 	bl	80005f8 <__aeabi_dmul>
 80051e6:	4603      	mov	r3, r0
 80051e8:	460c      	mov	r4, r1
 80051ea:	ec44 3b17 	vmov	d7, r3, r4
 80051ee:	eeb0 0a47 	vmov.f32	s0, s14
 80051f2:	eef0 0a67 	vmov.f32	s1, s15
 80051f6:	f014 fccb 	bl	8019b90 <round>
 80051fa:	ec54 3b10 	vmov	r3, r4, d0
 80051fe:	4618      	mov	r0, r3
 8005200:	4621      	mov	r1, r4
 8005202:	f7fb fcd1 	bl	8000ba8 <__aeabi_d2uiz>
 8005206:	4603      	mov	r3, r0
 8005208:	62fb      	str	r3, [r7, #44]	; 0x2c
	next_var3 		= round((next.Theta4 - LIM_MIN_J3) * GEAR_J3/(2*PI));
 800520a:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 800520e:	a33c      	add	r3, pc, #240	; (adr r3, 8005300 <lowlayer_computeAndWritePulse+0x318>)
 8005210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005214:	f7fb f83a 	bl	800028c <__adddf3>
 8005218:	4603      	mov	r3, r0
 800521a:	460c      	mov	r4, r1
 800521c:	4618      	mov	r0, r3
 800521e:	4621      	mov	r1, r4
 8005220:	a339      	add	r3, pc, #228	; (adr r3, 8005308 <lowlayer_computeAndWritePulse+0x320>)
 8005222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005226:	f7fb f9e7 	bl	80005f8 <__aeabi_dmul>
 800522a:	4603      	mov	r3, r0
 800522c:	460c      	mov	r4, r1
 800522e:	4618      	mov	r0, r3
 8005230:	4621      	mov	r1, r4
 8005232:	a331      	add	r3, pc, #196	; (adr r3, 80052f8 <lowlayer_computeAndWritePulse+0x310>)
 8005234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005238:	f7fb fb08 	bl	800084c <__aeabi_ddiv>
 800523c:	4603      	mov	r3, r0
 800523e:	460c      	mov	r4, r1
 8005240:	ec44 3b17 	vmov	d7, r3, r4
 8005244:	eeb0 0a47 	vmov.f32	s0, s14
 8005248:	eef0 0a67 	vmov.f32	s1, s15
 800524c:	f014 fca0 	bl	8019b90 <round>
 8005250:	ec54 3b10 	vmov	r3, r4, d0
 8005254:	4618      	mov	r0, r3
 8005256:	4621      	mov	r1, r4
 8005258:	f7fb fca6 	bl	8000ba8 <__aeabi_d2uiz>
 800525c:	4603      	mov	r3, r0
 800525e:	62bb      	str	r3, [r7, #40]	; 0x28

	delta_var0 = next_var0 - current_var0;
 8005260:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005262:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005264:	1ad3      	subs	r3, r2, r3
 8005266:	f04f 0400 	mov.w	r4, #0
 800526a:	e9c7 3408 	strd	r3, r4, [r7, #32]
	delta_var1 = next_var1 - current_var1;
 800526e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005270:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005272:	1ad3      	subs	r3, r2, r3
 8005274:	f04f 0400 	mov.w	r4, #0
 8005278:	e9c7 3406 	strd	r3, r4, [r7, #24]
	delta_var2 = next_var2 - current_var2;
 800527c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800527e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005280:	1ad3      	subs	r3, r2, r3
 8005282:	f04f 0400 	mov.w	r4, #0
 8005286:	e9c7 3404 	strd	r3, r4, [r7, #16]
	delta_var3 = next_var3 - current_var3;
 800528a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800528c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800528e:	1ad3      	subs	r3, r2, r3
 8005290:	f04f 0400 	mov.w	r4, #0
 8005294:	e9c7 3402 	strd	r3, r4, [r7, #8]

	if (abs(delta_var0) > 127
 8005298:	6a3b      	ldr	r3, [r7, #32]
 800529a:	2b00      	cmp	r3, #0
 800529c:	bfb8      	it	lt
 800529e:	425b      	neglt	r3, r3
 80052a0:	2b7f      	cmp	r3, #127	; 0x7f
 80052a2:	dc11      	bgt.n	80052c8 <lowlayer_computeAndWritePulse+0x2e0>
		|| abs(delta_var1) > 127
 80052a4:	69bb      	ldr	r3, [r7, #24]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	bfb8      	it	lt
 80052aa:	425b      	neglt	r3, r3
 80052ac:	2b7f      	cmp	r3, #127	; 0x7f
 80052ae:	dc0b      	bgt.n	80052c8 <lowlayer_computeAndWritePulse+0x2e0>
		|| abs(delta_var2) > 127
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	bfb8      	it	lt
 80052b6:	425b      	neglt	r3, r3
 80052b8:	2b7f      	cmp	r3, #127	; 0x7f
 80052ba:	dc05      	bgt.n	80052c8 <lowlayer_computeAndWritePulse+0x2e0>
		|| abs(delta_var3) > 127) {
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	bfb8      	it	lt
 80052c2:	425b      	neglt	r3, r3
 80052c4:	2b7f      	cmp	r3, #127	; 0x7f
 80052c6:	dd01      	ble.n	80052cc <lowlayer_computeAndWritePulse+0x2e4>
		return FALSE;
 80052c8:	2300      	movs	r3, #0
 80052ca:	e00c      	b.n	80052e6 <lowlayer_computeAndWritePulse+0x2fe>
	} // Can't convert to int8_t , over range

	result = lowlayer_writePulse((int8_t)delta_var0,
 80052cc:	f997 0020 	ldrsb.w	r0, [r7, #32]
 80052d0:	f997 1018 	ldrsb.w	r1, [r7, #24]
 80052d4:	f997 2010 	ldrsb.w	r2, [r7, #16]
 80052d8:	f997 3008 	ldrsb.w	r3, [r7, #8]
 80052dc:	f000 f828 	bl	8005330 <lowlayer_writePulse>
 80052e0:	4603      	mov	r3, r0
 80052e2:	71fb      	strb	r3, [r7, #7]
								 (int8_t)delta_var1,
								 (int8_t)delta_var2,
								 (int8_t)delta_var3);

	return result;
 80052e4:	79fb      	ldrb	r3, [r7, #7]
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	374c      	adds	r7, #76	; 0x4c
 80052ea:	46bd      	mov	sp, r7
 80052ec:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80052f0:	b004      	add	sp, #16
 80052f2:	4770      	bx	lr
 80052f4:	f3af 8000 	nop.w
 80052f8:	60000000 	.word	0x60000000
 80052fc:	401921fb 	.word	0x401921fb
 8005300:	daaaaaab 	.word	0xdaaaaaab
 8005304:	4007bc89 	.word	0x4007bc89
 8005308:	a0000000 	.word	0xa0000000
 800530c:	40d3bca1 	.word	0x40d3bca1
 8005310:	daaaaaab 	.word	0xdaaaaaab
 8005314:	3ff7bc89 	.word	0x3ff7bc89
 8005318:	00000000 	.word	0x00000000
 800531c:	40d38800 	.word	0x40d38800
 8005320:	88000000 	.word	0x88000000
 8005324:	4002d97c 	.word	0x4002d97c
 8005328:	40df4000 	.word	0x40df4000
 800532c:	40590000 	.word	0x40590000

08005330 <lowlayer_writePulse>:


uint8_t	lowlayer_writePulse(int8_t pulse0, int8_t pulse1, int8_t pulse2, int8_t pulse3) {
 8005330:	b590      	push	{r4, r7, lr}
 8005332:	b087      	sub	sp, #28
 8005334:	af00      	add	r7, sp, #0
 8005336:	4604      	mov	r4, r0
 8005338:	4608      	mov	r0, r1
 800533a:	4611      	mov	r1, r2
 800533c:	461a      	mov	r2, r3
 800533e:	4623      	mov	r3, r4
 8005340:	71fb      	strb	r3, [r7, #7]
 8005342:	4603      	mov	r3, r0
 8005344:	71bb      	strb	r3, [r7, #6]
 8005346:	460b      	mov	r3, r1
 8005348:	717b      	strb	r3, [r7, #5]
 800534a:	4613      	mov	r3, r2
 800534c:	713b      	strb	r3, [r7, #4]
	uint8_t pulse0_combine, pulse1_combine, pulse2_combine, pulse3_combine;
	uint8_t pulse0_abs, pulse1_abs, pulse2_abs, pulse3_abs;

	// Var 0
	if (pulse0 < 0) {
 800534e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005352:	2b00      	cmp	r3, #0
 8005354:	da06      	bge.n	8005364 <lowlayer_writePulse+0x34>
		pulse0_abs = -pulse0;
 8005356:	79fb      	ldrb	r3, [r7, #7]
 8005358:	425b      	negs	r3, r3
 800535a:	74fb      	strb	r3, [r7, #19]
		pulse0_combine = -pulse0 | ((!DIR_J0) << 7); // Negative : Clockwise
 800535c:	79fb      	ldrb	r3, [r7, #7]
 800535e:	425b      	negs	r3, r3
 8005360:	75fb      	strb	r3, [r7, #23]
 8005362:	e006      	b.n	8005372 <lowlayer_writePulse+0x42>
	} else {
		pulse0_abs = pulse0;
 8005364:	79fb      	ldrb	r3, [r7, #7]
 8005366:	74fb      	strb	r3, [r7, #19]
		pulse0_combine = pulse0 | (DIR_J0 << 7); // Positive : Anti-Clockwise
 8005368:	79fb      	ldrb	r3, [r7, #7]
 800536a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800536e:	b25b      	sxtb	r3, r3
 8005370:	75fb      	strb	r3, [r7, #23]
	}
	// Var 1
	if (pulse1 < 0) {
 8005372:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8005376:	2b00      	cmp	r3, #0
 8005378:	da06      	bge.n	8005388 <lowlayer_writePulse+0x58>
		pulse1_abs = -pulse1;
 800537a:	79bb      	ldrb	r3, [r7, #6]
 800537c:	425b      	negs	r3, r3
 800537e:	74bb      	strb	r3, [r7, #18]
		pulse1_combine = -pulse1 | ((!DIR_J1) << 7);
 8005380:	79bb      	ldrb	r3, [r7, #6]
 8005382:	425b      	negs	r3, r3
 8005384:	75bb      	strb	r3, [r7, #22]
 8005386:	e006      	b.n	8005396 <lowlayer_writePulse+0x66>
	} else {
		pulse1_abs = pulse1;
 8005388:	79bb      	ldrb	r3, [r7, #6]
 800538a:	74bb      	strb	r3, [r7, #18]
		pulse1_combine = pulse1 | (DIR_J1 << 7);
 800538c:	79bb      	ldrb	r3, [r7, #6]
 800538e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005392:	b25b      	sxtb	r3, r3
 8005394:	75bb      	strb	r3, [r7, #22]
	}
	// Var 2
	if (pulse2 < 0) {
 8005396:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800539a:	2b00      	cmp	r3, #0
 800539c:	da0b      	bge.n	80053b6 <lowlayer_writePulse+0x86>
		pulse2_abs = -pulse2;
 800539e:	797b      	ldrb	r3, [r7, #5]
 80053a0:	425b      	negs	r3, r3
 80053a2:	747b      	strb	r3, [r7, #17]
		pulse2_combine = -pulse2 | ((!DIR_J2) << 7);
 80053a4:	797b      	ldrb	r3, [r7, #5]
 80053a6:	425b      	negs	r3, r3
 80053a8:	b2db      	uxtb	r3, r3
 80053aa:	b25b      	sxtb	r3, r3
 80053ac:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80053b0:	b25b      	sxtb	r3, r3
 80053b2:	757b      	strb	r3, [r7, #21]
 80053b4:	e003      	b.n	80053be <lowlayer_writePulse+0x8e>
	} else {
		pulse2_abs = pulse2;
 80053b6:	797b      	ldrb	r3, [r7, #5]
 80053b8:	747b      	strb	r3, [r7, #17]
		pulse2_combine = pulse2 | (DIR_J2 << 7);
 80053ba:	797b      	ldrb	r3, [r7, #5]
 80053bc:	757b      	strb	r3, [r7, #21]
	}
	// Var 3
	if (pulse3 < 0) {
 80053be:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	da06      	bge.n	80053d4 <lowlayer_writePulse+0xa4>
		pulse3_abs = -pulse3;
 80053c6:	793b      	ldrb	r3, [r7, #4]
 80053c8:	425b      	negs	r3, r3
 80053ca:	743b      	strb	r3, [r7, #16]
		pulse3_combine = -pulse3 | ((!DIR_J3) << 7);
 80053cc:	793b      	ldrb	r3, [r7, #4]
 80053ce:	425b      	negs	r3, r3
 80053d0:	753b      	strb	r3, [r7, #20]
 80053d2:	e006      	b.n	80053e2 <lowlayer_writePulse+0xb2>
	} else {
		pulse3_abs = pulse3;
 80053d4:	793b      	ldrb	r3, [r7, #4]
 80053d6:	743b      	strb	r3, [r7, #16]
		pulse3_combine = pulse3 | (DIR_J3 << 7);
 80053d8:	793b      	ldrb	r3, [r7, #4]
 80053da:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80053de:	b25b      	sxtb	r3, r3
 80053e0:	753b      	strb	r3, [r7, #20]
	}

	// Check limit
	if (pulse0_abs > LIM_PULSE_J0
 80053e2:	7cfb      	ldrb	r3, [r7, #19]
 80053e4:	2b4b      	cmp	r3, #75	; 0x4b
 80053e6:	d808      	bhi.n	80053fa <lowlayer_writePulse+0xca>
		|| pulse1_abs > LIM_PULSE_J1
 80053e8:	7cbb      	ldrb	r3, [r7, #18]
 80053ea:	2b78      	cmp	r3, #120	; 0x78
 80053ec:	d805      	bhi.n	80053fa <lowlayer_writePulse+0xca>
		|| pulse2_abs > LIM_PULSE_J2
 80053ee:	7c7b      	ldrb	r3, [r7, #17]
 80053f0:	2b7d      	cmp	r3, #125	; 0x7d
 80053f2:	d802      	bhi.n	80053fa <lowlayer_writePulse+0xca>
		|| pulse3_abs > LIM_PULSE_J3) {
 80053f4:	7c3b      	ldrb	r3, [r7, #16]
 80053f6:	2b65      	cmp	r3, #101	; 0x65
 80053f8:	d901      	bls.n	80053fe <lowlayer_writePulse+0xce>
		return FALSE;
 80053fa:	2300      	movs	r3, #0
 80053fc:	e04b      	b.n	8005496 <lowlayer_writePulse+0x166>
//	if (pulse3_abs == 0) {
//		HAL_GPIO_WritePin(STEP_ENABLE_GPIO_Port, STEP_ENABLE_Pin, GPIO_PIN_SET); // Disable
//	} else {
//		HAL_GPIO_WritePin(STEP_ENABLE_GPIO_Port, STEP_ENABLE_Pin, GPIO_PIN_RESET);
//	}
	HAL_GPIO_WritePin(STEP_ENABLE_GPIO_Port, STEP_ENABLE_Pin, GPIO_PIN_RESET);
 80053fe:	2200      	movs	r2, #0
 8005400:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005404:	4826      	ldr	r0, [pc, #152]	; (80054a0 <lowlayer_writePulse+0x170>)
 8005406:	f006 fffd 	bl	800c404 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PULSE_WRITE_GPIO_Port, PULSE_WRITE_Pin, GPIO_PIN_RESET);
 800540a:	2200      	movs	r2, #0
 800540c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005410:	4824      	ldr	r0, [pc, #144]	; (80054a4 <lowlayer_writePulse+0x174>)
 8005412:	f006 fff7 	bl	800c404 <HAL_GPIO_WritePin>
	// Write to Module DDA
	FSMC_Write(ADDRESS_DDA_0, (uint32_t)pulse0_combine);
 8005416:	7dfb      	ldrb	r3, [r7, #23]
 8005418:	4619      	mov	r1, r3
 800541a:	f04f 40c0 	mov.w	r0, #1610612736	; 0x60000000
 800541e:	f7fe fae1 	bl	80039e4 <FSMC_Write>
	 FSMC_Write(ADDRESS_DDA_1, (uint32_t)pulse1_combine);
 8005422:	7dbb      	ldrb	r3, [r7, #22]
 8005424:	4619      	mov	r1, r3
 8005426:	4820      	ldr	r0, [pc, #128]	; (80054a8 <lowlayer_writePulse+0x178>)
 8005428:	f7fe fadc 	bl	80039e4 <FSMC_Write>
	 FSMC_Write(ADDRESS_DDA_2, (uint32_t)pulse2_combine);
 800542c:	7d7b      	ldrb	r3, [r7, #21]
 800542e:	4619      	mov	r1, r3
 8005430:	481e      	ldr	r0, [pc, #120]	; (80054ac <lowlayer_writePulse+0x17c>)
 8005432:	f7fe fad7 	bl	80039e4 <FSMC_Write>
	 FSMC_Write(ADDRESS_DDA_3, (uint32_t)pulse3_combine);
 8005436:	7d3b      	ldrb	r3, [r7, #20]
 8005438:	4619      	mov	r1, r3
 800543a:	481d      	ldr	r0, [pc, #116]	; (80054b0 <lowlayer_writePulse+0x180>)
 800543c:	f7fe fad2 	bl	80039e4 <FSMC_Write>

	// Trigger
	uint8_t delay = 100;
 8005440:	2364      	movs	r3, #100	; 0x64
 8005442:	73fb      	strb	r3, [r7, #15]
	
	 while (delay--);
 8005444:	bf00      	nop
 8005446:	7bfb      	ldrb	r3, [r7, #15]
 8005448:	1e5a      	subs	r2, r3, #1
 800544a:	73fa      	strb	r2, [r7, #15]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d1fa      	bne.n	8005446 <lowlayer_writePulse+0x116>

//	int16_t wow = HAL_GPIO_ReadPin(CPLD_BUSY_GPIO_Port, CPLD_BUSY_Pin);
//	LOG_REPORT(" Busy: ", wow);
	HAL_GPIO_WritePin(PULSE_WRITE_GPIO_Port, PULSE_WRITE_Pin, GPIO_PIN_SET);
 8005450:	2201      	movs	r2, #1
 8005452:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005456:	4813      	ldr	r0, [pc, #76]	; (80054a4 <lowlayer_writePulse+0x174>)
 8005458:	f006 ffd4 	bl	800c404 <HAL_GPIO_WritePin>

	// Accumulate
	pulse_accumulate[0] += pulse0;
 800545c:	4b15      	ldr	r3, [pc, #84]	; (80054b4 <lowlayer_writePulse+0x184>)
 800545e:	681a      	ldr	r2, [r3, #0]
 8005460:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005464:	4413      	add	r3, r2
 8005466:	4a13      	ldr	r2, [pc, #76]	; (80054b4 <lowlayer_writePulse+0x184>)
 8005468:	6013      	str	r3, [r2, #0]
	pulse_accumulate[1] += pulse1;
 800546a:	4b12      	ldr	r3, [pc, #72]	; (80054b4 <lowlayer_writePulse+0x184>)
 800546c:	685a      	ldr	r2, [r3, #4]
 800546e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8005472:	4413      	add	r3, r2
 8005474:	4a0f      	ldr	r2, [pc, #60]	; (80054b4 <lowlayer_writePulse+0x184>)
 8005476:	6053      	str	r3, [r2, #4]
	pulse_accumulate[2] += pulse2;
 8005478:	4b0e      	ldr	r3, [pc, #56]	; (80054b4 <lowlayer_writePulse+0x184>)
 800547a:	689a      	ldr	r2, [r3, #8]
 800547c:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8005480:	4413      	add	r3, r2
 8005482:	4a0c      	ldr	r2, [pc, #48]	; (80054b4 <lowlayer_writePulse+0x184>)
 8005484:	6093      	str	r3, [r2, #8]
	pulse_accumulate[3] += pulse3;
 8005486:	4b0b      	ldr	r3, [pc, #44]	; (80054b4 <lowlayer_writePulse+0x184>)
 8005488:	68da      	ldr	r2, [r3, #12]
 800548a:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800548e:	4413      	add	r3, r2
 8005490:	4a08      	ldr	r2, [pc, #32]	; (80054b4 <lowlayer_writePulse+0x184>)
 8005492:	60d3      	str	r3, [r2, #12]

	return TRUE;
 8005494:	2301      	movs	r3, #1
}
 8005496:	4618      	mov	r0, r3
 8005498:	371c      	adds	r7, #28
 800549a:	46bd      	mov	sp, r7
 800549c:	bd90      	pop	{r4, r7, pc}
 800549e:	bf00      	nop
 80054a0:	40020000 	.word	0x40020000
 80054a4:	40020c00 	.word	0x40020c00
 80054a8:	60000002 	.word	0x60000002
 80054ac:	60000004 	.word	0x60000004
 80054b0:	60000006 	.word	0x60000006
 80054b4:	2000acc0 	.word	0x2000acc0

080054b8 <lowlayer_resetEncoder>:

void	lowlayer_resetEncoder(void) {
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b082      	sub	sp, #8
 80054bc:	af00      	add	r7, sp, #0
	// Trigger
	uint8_t delay = 100;
 80054be:	2364      	movs	r3, #100	; 0x64
 80054c0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(ENCODER_RESET_GPIO_Port, ENCODER_RESET_Pin, GPIO_PIN_SET);
 80054c2:	2201      	movs	r2, #1
 80054c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80054c8:	4809      	ldr	r0, [pc, #36]	; (80054f0 <lowlayer_resetEncoder+0x38>)
 80054ca:	f006 ff9b 	bl	800c404 <HAL_GPIO_WritePin>
	while (delay--);
 80054ce:	bf00      	nop
 80054d0:	79fb      	ldrb	r3, [r7, #7]
 80054d2:	1e5a      	subs	r2, r3, #1
 80054d4:	71fa      	strb	r2, [r7, #7]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d1fa      	bne.n	80054d0 <lowlayer_resetEncoder+0x18>
	HAL_GPIO_WritePin(ENCODER_RESET_GPIO_Port, ENCODER_RESET_Pin, GPIO_PIN_RESET);
 80054da:	2200      	movs	r2, #0
 80054dc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80054e0:	4803      	ldr	r0, [pc, #12]	; (80054f0 <lowlayer_resetEncoder+0x38>)
 80054e2:	f006 ff8f 	bl	800c404 <HAL_GPIO_WritePin>
}
 80054e6:	bf00      	nop
 80054e8:	3708      	adds	r7, #8
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	bf00      	nop
 80054f0:	40020c00 	.word	0x40020c00

080054f4 <lowlayer_readLimitSwitch>:

uint8_t lowlayer_readLimitSwitch(void) {
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b082      	sub	sp, #8
 80054f8:	af00      	add	r7, sp, #0
	uint16_t read_data = FSMC_Read(ADDRESS_LIMIT);
 80054fa:	4805      	ldr	r0, [pc, #20]	; (8005510 <lowlayer_readLimitSwitch+0x1c>)
 80054fc:	f7fe fa81 	bl	8003a02 <FSMC_Read>
 8005500:	4603      	mov	r3, r0
 8005502:	80fb      	strh	r3, [r7, #6]

	return (uint8_t)read_data;
 8005504:	88fb      	ldrh	r3, [r7, #6]
 8005506:	b2db      	uxtb	r3, r3
}
 8005508:	4618      	mov	r0, r3
 800550a:	3708      	adds	r7, #8
 800550c:	46bd      	mov	sp, r7
 800550e:	bd80      	pop	{r7, pc}
 8005510:	60000020 	.word	0x60000020

08005514 <lowlayer_readEncoder>:

int32_t lowlayer_readEncoder(uint8_t encoder_num) {
 8005514:	b580      	push	{r7, lr}
 8005516:	b084      	sub	sp, #16
 8005518:	af00      	add	r7, sp, #0
 800551a:	4603      	mov	r3, r0
 800551c:	71fb      	strb	r3, [r7, #7]
	int32_t data;
	if (encoder_num <= 2) {
 800551e:	79fb      	ldrb	r3, [r7, #7]
 8005520:	2b02      	cmp	r3, #2
 8005522:	d81c      	bhi.n	800555e <lowlayer_readEncoder+0x4a>
		uint16_t low_word = FSMC_Read(ADDRESS_ENC0_LOW + encoder_num*4);
 8005524:	79fb      	ldrb	r3, [r7, #7]
 8005526:	f103 53c0 	add.w	r3, r3, #402653184	; 0x18000000
 800552a:	3310      	adds	r3, #16
 800552c:	009b      	lsls	r3, r3, #2
 800552e:	4618      	mov	r0, r3
 8005530:	f7fe fa67 	bl	8003a02 <FSMC_Read>
 8005534:	4603      	mov	r3, r0
 8005536:	817b      	strh	r3, [r7, #10]
		uint16_t high_word = FSMC_Read(ADDRESS_ENC0_LOW + encoder_num*4 + 2);
 8005538:	79fb      	ldrb	r3, [r7, #7]
 800553a:	f103 53c0 	add.w	r3, r3, #402653184	; 0x18000000
 800553e:	3310      	adds	r3, #16
 8005540:	009b      	lsls	r3, r3, #2
 8005542:	3302      	adds	r3, #2
 8005544:	4618      	mov	r0, r3
 8005546:	f7fe fa5c 	bl	8003a02 <FSMC_Read>
 800554a:	4603      	mov	r3, r0
 800554c:	813b      	strh	r3, [r7, #8]
		data = high_word;
 800554e:	893b      	ldrh	r3, [r7, #8]
 8005550:	60fb      	str	r3, [r7, #12]
		data = (data << 16) | low_word;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	041a      	lsls	r2, r3, #16
 8005556:	897b      	ldrh	r3, [r7, #10]
 8005558:	4313      	orrs	r3, r2
 800555a:	60fb      	str	r3, [r7, #12]
 800555c:	e001      	b.n	8005562 <lowlayer_readEncoder+0x4e>
	} else {
		data = 0;
 800555e:	2300      	movs	r3, #0
 8005560:	60fb      	str	r3, [r7, #12]
	}
	return data;
 8005562:	68fb      	ldr	r3, [r7, #12]
}
 8005564:	4618      	mov	r0, r3
 8005566:	3710      	adds	r7, #16
 8005568:	46bd      	mov	sp, r7
 800556a:	bd80      	pop	{r7, pc}

0800556c <lowlayer_readCapture>:

int32_t lowlayer_readCapture(uint8_t capture_num) {
 800556c:	b580      	push	{r7, lr}
 800556e:	b084      	sub	sp, #16
 8005570:	af00      	add	r7, sp, #0
 8005572:	4603      	mov	r3, r0
 8005574:	71fb      	strb	r3, [r7, #7]
	int32_t data;
	if (capture_num <= 2) {
 8005576:	79fb      	ldrb	r3, [r7, #7]
 8005578:	2b02      	cmp	r3, #2
 800557a:	d81c      	bhi.n	80055b6 <lowlayer_readCapture+0x4a>
		uint16_t low_word = FSMC_Read(ADDRESS_CAP0_LOW + capture_num*4);
 800557c:	79fb      	ldrb	r3, [r7, #7]
 800557e:	f103 53c0 	add.w	r3, r3, #402653184	; 0x18000000
 8005582:	3318      	adds	r3, #24
 8005584:	009b      	lsls	r3, r3, #2
 8005586:	4618      	mov	r0, r3
 8005588:	f7fe fa3b 	bl	8003a02 <FSMC_Read>
 800558c:	4603      	mov	r3, r0
 800558e:	817b      	strh	r3, [r7, #10]
		uint16_t high_word = FSMC_Read(ADDRESS_CAP0_LOW + capture_num*4 + 2);
 8005590:	79fb      	ldrb	r3, [r7, #7]
 8005592:	f103 53c0 	add.w	r3, r3, #402653184	; 0x18000000
 8005596:	3318      	adds	r3, #24
 8005598:	009b      	lsls	r3, r3, #2
 800559a:	3302      	adds	r3, #2
 800559c:	4618      	mov	r0, r3
 800559e:	f7fe fa30 	bl	8003a02 <FSMC_Read>
 80055a2:	4603      	mov	r3, r0
 80055a4:	813b      	strh	r3, [r7, #8]
		data = high_word;
 80055a6:	893b      	ldrh	r3, [r7, #8]
 80055a8:	60fb      	str	r3, [r7, #12]
		data = (data << 16) | low_word;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	041a      	lsls	r2, r3, #16
 80055ae:	897b      	ldrh	r3, [r7, #10]
 80055b0:	4313      	orrs	r3, r2
 80055b2:	60fb      	str	r3, [r7, #12]
 80055b4:	e001      	b.n	80055ba <lowlayer_readCapture+0x4e>
	} else {
		data = 0;
 80055b6:	2300      	movs	r3, #0
 80055b8:	60fb      	str	r3, [r7, #12]
	}
	return data;
 80055ba:	68fb      	ldr	r3, [r7, #12]
}
 80055bc:	4618      	mov	r0, r3
 80055be:	3710      	adds	r7, #16
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd80      	pop	{r7, pc}

080055c4 <lowlayer_updateEncoder>:

void	lowlayer_updateEncoder(void) {
 80055c4:	b590      	push	{r4, r7, lr}
 80055c6:	b083      	sub	sp, #12
 80055c8:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 3; i++) {
 80055ca:	2300      	movs	r3, #0
 80055cc:	71fb      	strb	r3, [r7, #7]
 80055ce:	e00b      	b.n	80055e8 <lowlayer_updateEncoder+0x24>
		position_encoder[i] = lowlayer_readEncoder(i);
 80055d0:	79fc      	ldrb	r4, [r7, #7]
 80055d2:	79fb      	ldrb	r3, [r7, #7]
 80055d4:	4618      	mov	r0, r3
 80055d6:	f7ff ff9d 	bl	8005514 <lowlayer_readEncoder>
 80055da:	4602      	mov	r2, r0
 80055dc:	4b06      	ldr	r3, [pc, #24]	; (80055f8 <lowlayer_updateEncoder+0x34>)
 80055de:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
	for (uint8_t i = 0; i < 3; i++) {
 80055e2:	79fb      	ldrb	r3, [r7, #7]
 80055e4:	3301      	adds	r3, #1
 80055e6:	71fb      	strb	r3, [r7, #7]
 80055e8:	79fb      	ldrb	r3, [r7, #7]
 80055ea:	2b02      	cmp	r3, #2
 80055ec:	d9f0      	bls.n	80055d0 <lowlayer_updateEncoder+0xc>
	}
}
 80055ee:	bf00      	nop
 80055f0:	370c      	adds	r7, #12
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd90      	pop	{r4, r7, pc}
 80055f6:	bf00      	nop
 80055f8:	2000acd4 	.word	0x2000acd4

080055fc <lowlayer_updateCapture>:

void	lowlayer_updateCapture(void) {
 80055fc:	b590      	push	{r4, r7, lr}
 80055fe:	b083      	sub	sp, #12
 8005600:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 3; i++) {
 8005602:	2300      	movs	r3, #0
 8005604:	71fb      	strb	r3, [r7, #7]
 8005606:	e00b      	b.n	8005620 <lowlayer_updateCapture+0x24>
			position_capture[i] = lowlayer_readCapture(i);
 8005608:	79fc      	ldrb	r4, [r7, #7]
 800560a:	79fb      	ldrb	r3, [r7, #7]
 800560c:	4618      	mov	r0, r3
 800560e:	f7ff ffad 	bl	800556c <lowlayer_readCapture>
 8005612:	4602      	mov	r2, r0
 8005614:	4b06      	ldr	r3, [pc, #24]	; (8005630 <lowlayer_updateCapture+0x34>)
 8005616:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
	for (uint8_t i = 0; i < 3; i++) {
 800561a:	79fb      	ldrb	r3, [r7, #7]
 800561c:	3301      	adds	r3, #1
 800561e:	71fb      	strb	r3, [r7, #7]
 8005620:	79fb      	ldrb	r3, [r7, #7]
 8005622:	2b02      	cmp	r3, #2
 8005624:	d9f0      	bls.n	8005608 <lowlayer_updateCapture+0xc>
	}
}
 8005626:	bf00      	nop
 8005628:	370c      	adds	r7, #12
 800562a:	46bd      	mov	sp, r7
 800562c:	bd90      	pop	{r4, r7, pc}
 800562e:	bf00      	nop
 8005630:	2000ace4 	.word	0x2000ace4

08005634 <lowlayer_updateLimit>:

void	lowlayer_updateLimit(void) {
 8005634:	b580      	push	{r7, lr}
 8005636:	b082      	sub	sp, #8
 8005638:	af00      	add	r7, sp, #0
	uint8_t limit_data = lowlayer_readLimitSwitch();
 800563a:	f7ff ff5b 	bl	80054f4 <lowlayer_readLimitSwitch>
 800563e:	4603      	mov	r3, r0
 8005640:	71bb      	strb	r3, [r7, #6]
	for (uint8_t i = 0; i < 4; i++) {
 8005642:	2300      	movs	r3, #0
 8005644:	71fb      	strb	r3, [r7, #7]
 8005646:	e00d      	b.n	8005664 <lowlayer_updateLimit+0x30>
			limit_switch[i] = (limit_data & (0x01 << i)) ? 1 : 0;
 8005648:	79ba      	ldrb	r2, [r7, #6]
 800564a:	79fb      	ldrb	r3, [r7, #7]
 800564c:	fa42 f303 	asr.w	r3, r2, r3
 8005650:	b2da      	uxtb	r2, r3
 8005652:	79fb      	ldrb	r3, [r7, #7]
 8005654:	f002 0201 	and.w	r2, r2, #1
 8005658:	b2d1      	uxtb	r1, r2
 800565a:	4a06      	ldr	r2, [pc, #24]	; (8005674 <lowlayer_updateLimit+0x40>)
 800565c:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < 4; i++) {
 800565e:	79fb      	ldrb	r3, [r7, #7]
 8005660:	3301      	adds	r3, #1
 8005662:	71fb      	strb	r3, [r7, #7]
 8005664:	79fb      	ldrb	r3, [r7, #7]
 8005666:	2b03      	cmp	r3, #3
 8005668:	d9ee      	bls.n	8005648 <lowlayer_updateLimit+0x14>
	}
}
 800566a:	bf00      	nop
 800566c:	3708      	adds	r7, #8
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}
 8005672:	bf00      	nop
 8005674:	2000ace0 	.word	0x2000ace0

08005678 <lowlayer_setOutput>:

void	lowlayer_setOutput(uint8_t value) {
 8005678:	b580      	push	{r7, lr}
 800567a:	b082      	sub	sp, #8
 800567c:	af00      	add	r7, sp, #0
 800567e:	4603      	mov	r3, r0
 8005680:	71fb      	strb	r3, [r7, #7]
	if (value > 0) {
 8005682:	79fb      	ldrb	r3, [r7, #7]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d006      	beq.n	8005696 <lowlayer_setOutput+0x1e>
		HAL_GPIO_WritePin(OUTPUT_2_GPIO_Port, OUTPUT_2_Pin, GPIO_PIN_SET);
 8005688:	2201      	movs	r2, #1
 800568a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800568e:	4807      	ldr	r0, [pc, #28]	; (80056ac <lowlayer_setOutput+0x34>)
 8005690:	f006 feb8 	bl	800c404 <HAL_GPIO_WritePin>
	} else {
		HAL_GPIO_WritePin(OUTPUT_2_GPIO_Port, OUTPUT_2_Pin, GPIO_PIN_RESET);
	}
}
 8005694:	e005      	b.n	80056a2 <lowlayer_setOutput+0x2a>
		HAL_GPIO_WritePin(OUTPUT_2_GPIO_Port, OUTPUT_2_Pin, GPIO_PIN_RESET);
 8005696:	2200      	movs	r2, #0
 8005698:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800569c:	4803      	ldr	r0, [pc, #12]	; (80056ac <lowlayer_setOutput+0x34>)
 800569e:	f006 feb1 	bl	800c404 <HAL_GPIO_WritePin>
}
 80056a2:	bf00      	nop
 80056a4:	3708      	adds	r7, #8
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}
 80056aa:	bf00      	nop
 80056ac:	40020400 	.word	0x40020400

080056b0 <lowlayer_CPLD_Init>:

void	lowlayer_CPLD_Init(void) {
 80056b0:	b580      	push	{r7, lr}
 80056b2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(STOP_GPIO_Port, STOP_Pin, GPIO_PIN_SET); // STOP low active
 80056b4:	2201      	movs	r2, #1
 80056b6:	2140      	movs	r1, #64	; 0x40
 80056b8:	4802      	ldr	r0, [pc, #8]	; (80056c4 <lowlayer_CPLD_Init+0x14>)
 80056ba:	f006 fea3 	bl	800c404 <HAL_GPIO_WritePin>
}
 80056be:	bf00      	nop
 80056c0:	bd80      	pop	{r7, pc}
 80056c2:	bf00      	nop
 80056c4:	40020c00 	.word	0x40020c00

080056c8 <lowlayer_stepMotorInit>:

void	lowlayer_stepMotorInit(void) {
 80056c8:	b580      	push	{r7, lr}
 80056ca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(STEP_ENABLE_GPIO_Port, STEP_ENABLE_Pin, GPIO_PIN_SET); // ENABLE low active
 80056cc:	2201      	movs	r2, #1
 80056ce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80056d2:	4808      	ldr	r0, [pc, #32]	; (80056f4 <lowlayer_stepMotorInit+0x2c>)
 80056d4:	f006 fe96 	bl	800c404 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STEP_RESET_GPIO_Port, STEP_RESET_Pin, GPIO_PIN_SET); // RESET low active
 80056d8:	2201      	movs	r2, #1
 80056da:	f44f 7100 	mov.w	r1, #512	; 0x200
 80056de:	4805      	ldr	r0, [pc, #20]	; (80056f4 <lowlayer_stepMotorInit+0x2c>)
 80056e0:	f006 fe90 	bl	800c404 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STEP_SLEEP_GPIO_Port, STEP_SLEEP_Pin, GPIO_PIN_SET); // SLEEP low active
 80056e4:	2201      	movs	r2, #1
 80056e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80056ea:	4802      	ldr	r0, [pc, #8]	; (80056f4 <lowlayer_stepMotorInit+0x2c>)
 80056ec:	f006 fe8a 	bl	800c404 <HAL_GPIO_WritePin>
}
 80056f0:	bf00      	nop
 80056f2:	bd80      	pop	{r7, pc}
 80056f4:	40020000 	.word	0x40020000

080056f8 <scaraStartup>:
//											 "Over Velocity",
//											 "Over Accelerate",
//											 "Wrong Joint Num",
//											 "Wrong Coordinate"
//											};
void				scaraStartup(void) {
 80056f8:	b580      	push	{r7, lr}
 80056fa:	af00      	add	r7, sp, #0
#ifdef SIMULATION
	scaraSetScanFlag();
#endif
	lowlayer_CPLD_Init();
 80056fc:	f7ff ffd8 	bl	80056b0 <lowlayer_CPLD_Init>
	lowlayer_stepMotorInit();
 8005700:	f7ff ffe2 	bl	80056c8 <lowlayer_stepMotorInit>
	lowlayer_resetEncoder();
 8005704:	f7ff fed8 	bl	80054b8 <lowlayer_resetEncoder>
	//lowlayer_writePulse(0, 0, 0, 0);
}
 8005708:	bf00      	nop
 800570a:	bd80      	pop	{r7, pc}
 800570c:	0000      	movs	r0, r0
	...

08005710 <scaraInitDuty>:
	return SCARA_STATUS_OK;
	
}

/* Compute duty corresponding to new command */
SCARA_StatusTypeDef	scaraInitDuty		(DUTY_Command_TypeDef command) {
 8005710:	b084      	sub	sp, #16
 8005712:	b5b0      	push	{r4, r5, r7, lr}
 8005714:	f5ad 6d80 	sub.w	sp, sp, #1024	; 0x400
 8005718:	af90      	add	r7, sp, #576	; 0x240
 800571a:	f507 7ce8 	add.w	ip, r7, #464	; 0x1d0
 800571e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	SCARA_StatusTypeDef status, status1, status2;

	/*----------- Space Task ------------*/
	if(DUTY_SPACE_TASK == command.space_type) {
 8005722:	f897 31dd 	ldrb.w	r3, [r7, #477]	; 0x1dd
 8005726:	2b00      	cmp	r3, #0
 8005728:	f040 83d0 	bne.w	8005ecc <scaraInitDuty+0x7bc>
		double total_s, angle_s;
		int8_t dir_angle;
		SCARA_PositionTypeDef	target_point;
		// Change Degree --> Radian
		command.target_point.roll = command.target_point.roll*PI/180.0;
 800572c:	e9d7 0196 	ldrd	r0, r1, [r7, #600]	; 0x258
 8005730:	a3b3      	add	r3, pc, #716	; (adr r3, 8005a00 <scaraInitDuty+0x2f0>)
 8005732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005736:	f7fa ff5f 	bl	80005f8 <__aeabi_dmul>
 800573a:	4602      	mov	r2, r0
 800573c:	460b      	mov	r3, r1
 800573e:	4610      	mov	r0, r2
 8005740:	4619      	mov	r1, r3
 8005742:	f04f 0200 	mov.w	r2, #0
 8005746:	4bb0      	ldr	r3, [pc, #704]	; (8005a08 <scaraInitDuty+0x2f8>)
 8005748:	f7fb f880 	bl	800084c <__aeabi_ddiv>
 800574c:	4602      	mov	r2, r0
 800574e:	460b      	mov	r3, r1
 8005750:	e9c7 2396 	strd	r2, r3, [r7, #600]	; 0x258
		// Coordinate
		if( DUTY_COORDINATES_REL == command.coordinate_type) {
 8005754:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 8005758:	2b01      	cmp	r3, #1
 800575a:	d130      	bne.n	80057be <scaraInitDuty+0xae>
			target_point.x 		= positionCurrent.x + command.target_point.x;
 800575c:	4bab      	ldr	r3, [pc, #684]	; (8005a0c <scaraInitDuty+0x2fc>)
 800575e:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8005762:	e9d7 2390 	ldrd	r2, r3, [r7, #576]	; 0x240
 8005766:	f7fa fd91 	bl	800028c <__adddf3>
 800576a:	4602      	mov	r2, r0
 800576c:	460b      	mov	r3, r1
 800576e:	4639      	mov	r1, r7
 8005770:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
			target_point.y 		= positionCurrent.y + command.target_point.y;
 8005774:	4ba5      	ldr	r3, [pc, #660]	; (8005a0c <scaraInitDuty+0x2fc>)
 8005776:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 800577a:	e9d7 2392 	ldrd	r2, r3, [r7, #584]	; 0x248
 800577e:	f7fa fd85 	bl	800028c <__adddf3>
 8005782:	4602      	mov	r2, r0
 8005784:	460b      	mov	r3, r1
 8005786:	4639      	mov	r1, r7
 8005788:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
			target_point.z 		= positionCurrent.z + command.target_point.z;
 800578c:	4b9f      	ldr	r3, [pc, #636]	; (8005a0c <scaraInitDuty+0x2fc>)
 800578e:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	; 0x58
 8005792:	e9d7 2394 	ldrd	r2, r3, [r7, #592]	; 0x250
 8005796:	f7fa fd79 	bl	800028c <__adddf3>
 800579a:	4602      	mov	r2, r0
 800579c:	460b      	mov	r3, r1
 800579e:	4639      	mov	r1, r7
 80057a0:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
			target_point.roll	= positionCurrent.roll + command.target_point.roll;
 80057a4:	4b99      	ldr	r3, [pc, #612]	; (8005a0c <scaraInitDuty+0x2fc>)
 80057a6:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	; 0x60
 80057aa:	e9d7 2396 	ldrd	r2, r3, [r7, #600]	; 0x258
 80057ae:	f7fa fd6d 	bl	800028c <__adddf3>
 80057b2:	4602      	mov	r2, r0
 80057b4:	460b      	mov	r3, r1
 80057b6:	4639      	mov	r1, r7
 80057b8:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
 80057bc:	e01b      	b.n	80057f6 <scaraInitDuty+0xe6>
		} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 80057be:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d114      	bne.n	80057f0 <scaraInitDuty+0xe0>
			target_point.x 		= command.target_point.x;
 80057c6:	e9d7 2390 	ldrd	r2, r3, [r7, #576]	; 0x240
 80057ca:	4639      	mov	r1, r7
 80057cc:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
			target_point.y 		= command.target_point.y;
 80057d0:	e9d7 2392 	ldrd	r2, r3, [r7, #584]	; 0x248
 80057d4:	4639      	mov	r1, r7
 80057d6:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
			target_point.z 		= command.target_point.z;
 80057da:	e9d7 2394 	ldrd	r2, r3, [r7, #592]	; 0x250
 80057de:	4639      	mov	r1, r7
 80057e0:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
			target_point.roll	= command.target_point.roll;
 80057e4:	e9d7 2396 	ldrd	r2, r3, [r7, #600]	; 0x258
 80057e8:	4639      	mov	r1, r7
 80057ea:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
 80057ee:	e002      	b.n	80057f6 <scaraInitDuty+0xe6>
		} else {
			return SCARA_STATUS_ERROR_COORDINATE;
 80057f0:	230c      	movs	r3, #12
 80057f2:	f001 bb16 	b.w	8006e22 <scaraInitDuty+0x1712>
		}

		angle_s = target_point.roll - positionCurrent.roll;
 80057f6:	463b      	mov	r3, r7
 80057f8:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	; 0x60
 80057fc:	4b83      	ldr	r3, [pc, #524]	; (8005a0c <scaraInitDuty+0x2fc>)
 80057fe:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8005802:	f7fa fd41 	bl	8000288 <__aeabi_dsub>
 8005806:	4602      	mov	r2, r0
 8005808:	460b      	mov	r3, r1
 800580a:	e9c7 236a 	strd	r2, r3, [r7, #424]	; 0x1a8
		dir_angle = 1;
 800580e:	2301      	movs	r3, #1
 8005810:	f887 31a7 	strb.w	r3, [r7, #423]	; 0x1a7
		if ( angle_s < 0) {
 8005814:	f04f 0200 	mov.w	r2, #0
 8005818:	f04f 0300 	mov.w	r3, #0
 800581c:	e9d7 016a 	ldrd	r0, r1, [r7, #424]	; 0x1a8
 8005820:	f7fb f95c 	bl	8000adc <__aeabi_dcmplt>
 8005824:	4603      	mov	r3, r0
 8005826:	2b00      	cmp	r3, #0
 8005828:	d002      	beq.n	8005830 <scaraInitDuty+0x120>
			dir_angle = -1;
 800582a:	23ff      	movs	r3, #255	; 0xff
 800582c:	f887 31a7 	strb.w	r3, [r7, #423]	; 0x1a7
		}
		if ( fabs(angle_s) > PI) {
 8005830:	f8d7 41a8 	ldr.w	r4, [r7, #424]	; 0x1a8
 8005834:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8005838:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800583c:	a370      	add	r3, pc, #448	; (adr r3, 8005a00 <scaraInitDuty+0x2f0>)
 800583e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005842:	4620      	mov	r0, r4
 8005844:	4629      	mov	r1, r5
 8005846:	f7fb f967 	bl	8000b18 <__aeabi_dcmpgt>
 800584a:	4603      	mov	r3, r0
 800584c:	2b00      	cmp	r3, #0
 800584e:	d021      	beq.n	8005894 <scaraInitDuty+0x184>
			dir_angle = -dir_angle;
 8005850:	f897 31a7 	ldrb.w	r3, [r7, #423]	; 0x1a7
 8005854:	425b      	negs	r3, r3
 8005856:	b2db      	uxtb	r3, r3
 8005858:	f887 31a7 	strb.w	r3, [r7, #423]	; 0x1a7
			angle_s = (2*PI - fabsf(angle_s))*dir_angle;
 800585c:	e9d7 016a 	ldrd	r0, r1, [r7, #424]	; 0x1a8
 8005860:	f7fb f9c2 	bl	8000be8 <__aeabi_d2f>
 8005864:	ee07 0a90 	vmov	s15, r0
 8005868:	eef0 7ae7 	vabs.f32	s15, s15
 800586c:	ed9f 7a68 	vldr	s14, [pc, #416]	; 8005a10 <scaraInitDuty+0x300>
 8005870:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005874:	f997 31a7 	ldrsb.w	r3, [r7, #423]	; 0x1a7
 8005878:	ee07 3a90 	vmov	s15, r3
 800587c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005880:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005884:	ee17 0a90 	vmov	r0, s15
 8005888:	f7fa fe5e 	bl	8000548 <__aeabi_f2d>
 800588c:	4603      	mov	r3, r0
 800588e:	460c      	mov	r4, r1
 8005890:	e9c7 346a 	strd	r3, r4, [r7, #424]	; 0x1a8
		}


		myDUTY.space_type = DUTY_SPACE_TASK;// Change type
 8005894:	4b5f      	ldr	r3, [pc, #380]	; (8005a14 <scaraInitDuty+0x304>)
 8005896:	2200      	movs	r2, #0
 8005898:	701a      	strb	r2, [r3, #0]
		myDUTY.task.roll_start = positionCurrent.roll;
 800589a:	4b5c      	ldr	r3, [pc, #368]	; (8005a0c <scaraInitDuty+0x2fc>)
 800589c:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 80058a0:	4a5c      	ldr	r2, [pc, #368]	; (8005a14 <scaraInitDuty+0x304>)
 80058a2:	f502 6282 	add.w	r2, r2, #1040	; 0x410
 80058a6:	e9c2 3400 	strd	r3, r4, [r2]
		// 1-Path Planning
			// Straight Line
		if ( DUTY_PATH_LINE == command.path_type ) {
 80058aa:	f897 31de 	ldrb.w	r3, [r7, #478]	; 0x1de
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d11f      	bne.n	80058f2 <scaraInitDuty+0x1e2>
			myDUTY.task.path.path_type = DUTY_PATH_LINE;
 80058b2:	4b58      	ldr	r3, [pc, #352]	; (8005a14 <scaraInitDuty+0x304>)
 80058b4:	2200      	movs	r2, #0
 80058b6:	721a      	strb	r2, [r3, #8]
			status = scaraInitLine(&(myDUTY.task.path.line), positionCurrent, target_point);
 80058b8:	4c54      	ldr	r4, [pc, #336]	; (8005a0c <scaraInitDuty+0x2fc>)
 80058ba:	463b      	mov	r3, r7
 80058bc:	a82e      	add	r0, sp, #184	; 0xb8
 80058be:	4619      	mov	r1, r3
 80058c0:	23c0      	movs	r3, #192	; 0xc0
 80058c2:	461a      	mov	r2, r3
 80058c4:	f010 fb32 	bl	8015f2c <memcpy>
 80058c8:	4668      	mov	r0, sp
 80058ca:	f104 0308 	add.w	r3, r4, #8
 80058ce:	22b8      	movs	r2, #184	; 0xb8
 80058d0:	4619      	mov	r1, r3
 80058d2:	f010 fb2b 	bl	8015f2c <memcpy>
 80058d6:	e894 000c 	ldmia.w	r4, {r2, r3}
 80058da:	484f      	ldr	r0, [pc, #316]	; (8005a18 <scaraInitDuty+0x308>)
 80058dc:	f001 fab4 	bl	8006e48 <scaraInitLine>
 80058e0:	4603      	mov	r3, r0
 80058e2:	f887 31bf 	strb.w	r3, [r7, #447]	; 0x1bf
			total_s = myDUTY.task.path.line.total_s;
 80058e6:	4b4b      	ldr	r3, [pc, #300]	; (8005a14 <scaraInitDuty+0x304>)
 80058e8:	e9d3 3416 	ldrd	r3, r4, [r3, #88]	; 0x58
 80058ec:	e9c7 346c 	strd	r3, r4, [r7, #432]	; 0x1b0
 80058f0:	e07d      	b.n	80059ee <scaraInitDuty+0x2de>
			// Circular
		} else if ( DUTY_PATH_CIRCLE == command.path_type ) {
 80058f2:	f897 31de 	ldrb.w	r3, [r7, #478]	; 0x1de
 80058f6:	2b01      	cmp	r3, #1
 80058f8:	d176      	bne.n	80059e8 <scaraInitDuty+0x2d8>
			SCARA_PositionTypeDef	center_point;
			if( DUTY_COORDINATES_REL == command.coordinate_type) {
 80058fa:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 80058fe:	2b01      	cmp	r3, #1
 8005900:	d12d      	bne.n	800595e <scaraInitDuty+0x24e>
				center_point.x 		= positionCurrent.x + command.sub_point.x;
 8005902:	4b42      	ldr	r3, [pc, #264]	; (8005a0c <scaraInitDuty+0x2fc>)
 8005904:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8005908:	e9d7 34c0 	ldrd	r3, r4, [r7, #768]	; 0x300
 800590c:	461a      	mov	r2, r3
 800590e:	4623      	mov	r3, r4
 8005910:	f7fa fcbc 	bl	800028c <__adddf3>
 8005914:	4603      	mov	r3, r0
 8005916:	460c      	mov	r4, r1
 8005918:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 800591c:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
				center_point.y 		= positionCurrent.y + command.sub_point.y;
 8005920:	4b3a      	ldr	r3, [pc, #232]	; (8005a0c <scaraInitDuty+0x2fc>)
 8005922:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8005926:	e9d7 34c2 	ldrd	r3, r4, [r7, #776]	; 0x308
 800592a:	461a      	mov	r2, r3
 800592c:	4623      	mov	r3, r4
 800592e:	f7fa fcad 	bl	800028c <__adddf3>
 8005932:	4603      	mov	r3, r0
 8005934:	460c      	mov	r4, r1
 8005936:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 800593a:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
				center_point.z 		= positionCurrent.z + command.sub_point.z;
 800593e:	4b33      	ldr	r3, [pc, #204]	; (8005a0c <scaraInitDuty+0x2fc>)
 8005940:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	; 0x58
 8005944:	e9d7 34c4 	ldrd	r3, r4, [r7, #784]	; 0x310
 8005948:	461a      	mov	r2, r3
 800594a:	4623      	mov	r3, r4
 800594c:	f7fa fc9e 	bl	800028c <__adddf3>
 8005950:	4603      	mov	r3, r0
 8005952:	460c      	mov	r4, r1
 8005954:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 8005958:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
 800595c:	e019      	b.n	8005992 <scaraInitDuty+0x282>
			} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 800595e:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 8005962:	2b00      	cmp	r3, #0
 8005964:	d112      	bne.n	800598c <scaraInitDuty+0x27c>
				center_point.x 		= command.target_point.x;
 8005966:	e9d7 3490 	ldrd	r3, r4, [r7, #576]	; 0x240
 800596a:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 800596e:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
				center_point.y 		= command.target_point.y;
 8005972:	e9d7 3492 	ldrd	r3, r4, [r7, #584]	; 0x248
 8005976:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 800597a:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
				center_point.z 		= command.target_point.z;
 800597e:	e9d7 3494 	ldrd	r3, r4, [r7, #592]	; 0x250
 8005982:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 8005986:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
 800598a:	e002      	b.n	8005992 <scaraInitDuty+0x282>
			} else {
				return SCARA_STATUS_ERROR_COORDINATE;
 800598c:	230c      	movs	r3, #12
			return SCARA_STATUS_ERROR_COORDINATE;
 800598e:	f001 ba48 	b.w	8006e22 <scaraInitDuty+0x1712>
			}

			myDUTY.task.path.path_type = DUTY_PATH_CIRCLE;
 8005992:	4b20      	ldr	r3, [pc, #128]	; (8005a14 <scaraInitDuty+0x304>)
 8005994:	2201      	movs	r2, #1
 8005996:	721a      	strb	r2, [r3, #8]
			status = scaraInitCircle(&(myDUTY.task.path.circle),
 8005998:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 800599c:	4c1b      	ldr	r4, [pc, #108]	; (8005a0c <scaraInitDuty+0x2fc>)
 800599e:	938e      	str	r3, [sp, #568]	; 0x238
 80059a0:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80059a4:	a85e      	add	r0, sp, #376	; 0x178
 80059a6:	4619      	mov	r1, r3
 80059a8:	23c0      	movs	r3, #192	; 0xc0
 80059aa:	461a      	mov	r2, r3
 80059ac:	f010 fabe 	bl	8015f2c <memcpy>
 80059b0:	463b      	mov	r3, r7
 80059b2:	a82e      	add	r0, sp, #184	; 0xb8
 80059b4:	4619      	mov	r1, r3
 80059b6:	23c0      	movs	r3, #192	; 0xc0
 80059b8:	461a      	mov	r2, r3
 80059ba:	f010 fab7 	bl	8015f2c <memcpy>
 80059be:	4668      	mov	r0, sp
 80059c0:	f104 0308 	add.w	r3, r4, #8
 80059c4:	22b8      	movs	r2, #184	; 0xb8
 80059c6:	4619      	mov	r1, r3
 80059c8:	f010 fab0 	bl	8015f2c <memcpy>
 80059cc:	e894 000c 	ldmia.w	r4, {r2, r3}
 80059d0:	4812      	ldr	r0, [pc, #72]	; (8005a1c <scaraInitDuty+0x30c>)
 80059d2:	f001 fafd 	bl	8006fd0 <scaraInitCircle>
 80059d6:	4603      	mov	r3, r0
 80059d8:	f887 31bf 	strb.w	r3, [r7, #447]	; 0x1bf
										positionCurrent,
										target_point,
										center_point,
										command.sub_para_int );
			total_s = myDUTY.task.path.circle.total_s;
 80059dc:	4b0d      	ldr	r3, [pc, #52]	; (8005a14 <scaraInitDuty+0x304>)
 80059de:	e9d3 343a 	ldrd	r3, r4, [r3, #232]	; 0xe8
 80059e2:	e9c7 346c 	strd	r3, r4, [r7, #432]	; 0x1b0
 80059e6:	e002      	b.n	80059ee <scaraInitDuty+0x2de>

		} else {
			return SCARA_STATUS_ERROR_TASK;
 80059e8:	2303      	movs	r3, #3
 80059ea:	f001 ba1a 	b.w	8006e22 <scaraInitDuty+0x1712>
		}

		if ( SCARA_STATUS_OK != status) {
 80059ee:	f897 31bf 	ldrb.w	r3, [r7, #447]	; 0x1bf
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d014      	beq.n	8005a20 <scaraInitDuty+0x310>
			return status;
 80059f6:	f897 31bf 	ldrb.w	r3, [r7, #447]	; 0x1bf
 80059fa:	f001 ba12 	b.w	8006e22 <scaraInitDuty+0x1712>
 80059fe:	bf00      	nop
 8005a00:	60000000 	.word	0x60000000
 8005a04:	400921fb 	.word	0x400921fb
 8005a08:	40668000 	.word	0x40668000
 8005a0c:	2000b8e8 	.word	0x2000b8e8
 8005a10:	40c90fdb 	.word	0x40c90fdb
 8005a14:	2000ad28 	.word	0x2000ad28
 8005a18:	2000ad38 	.word	0x2000ad38
 8005a1c:	2000ada8 	.word	0x2000ada8
		}

		// 2-Trajectory Planning
			// LSPB
		if ( DUTY_TRAJECTORY_LSPB == command.trajec_type ) {
 8005a20:	f897 31e0 	ldrb.w	r3, [r7, #480]	; 0x1e0
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	f040 80ed 	bne.w	8005c04 <scaraInitDuty+0x4f4>

			if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 8005a2a:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 8005a2e:	2b01      	cmp	r3, #1
 8005a30:	d155      	bne.n	8005ade <scaraInitDuty+0x3ce>
//				myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_LSPB;
//				status2 = scaraInitLSPB(&(myDUTY.task.trajectory_roll.lspb), TRAJECTORY_ROLL,
//						 angle_s, DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
//				myDUTY.time_total = command.time_total;

				myDUTY.task.trajectory_3d.lspb.Tf = command.time_total;
 8005a32:	e9d7 347c 	ldrd	r3, r4, [r7, #496]	; 0x1f0
 8005a36:	4a9b      	ldr	r2, [pc, #620]	; (8005ca4 <scaraInitDuty+0x594>)
 8005a38:	e9c2 345a 	strd	r3, r4, [r2, #360]	; 0x168
				myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_LSPB;
 8005a3c:	4b99      	ldr	r3, [pc, #612]	; (8005ca4 <scaraInitDuty+0x594>)
 8005a3e:	2200      	movs	r2, #0
 8005a40:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
				status1 = scaraInitLSPB1(&(myDUTY.task.trajectory_3d.lspb), TRAJECTORY_3D,
 8005a44:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8005a48:	ed97 6b7c 	vldr	d6, [r7, #496]	; 0x1f0
 8005a4c:	eeb0 2a46 	vmov.f32	s4, s12
 8005a50:	eef0 2a66 	vmov.f32	s5, s13
 8005a54:	eeb0 1a47 	vmov.f32	s2, s14
 8005a58:	eef0 1a67 	vmov.f32	s3, s15
 8005a5c:	2201      	movs	r2, #1
 8005a5e:	ed97 0b6c 	vldr	d0, [r7, #432]	; 0x1b0
 8005a62:	2104      	movs	r1, #4
 8005a64:	4890      	ldr	r0, [pc, #576]	; (8005ca8 <scaraInitDuty+0x598>)
 8005a66:	f001 fc97 	bl	8007398 <scaraInitLSPB1>
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
										 total_s, DUTY_MODE_INIT_QVT, command.v_factor, command.time_total);

				myDUTY.task.trajectory_roll.linear.dir = dir_angle;
 8005a70:	4a8c      	ldr	r2, [pc, #560]	; (8005ca4 <scaraInitDuty+0x594>)
 8005a72:	f897 31a7 	ldrb.w	r3, [r7, #423]	; 0x1a7
 8005a76:	f882 33e8 	strb.w	r3, [r2, #1000]	; 0x3e8
				myDUTY.task.trajectory_roll.linear.Tf = command.time_total;
 8005a7a:	e9d7 347c 	ldrd	r3, r4, [r7, #496]	; 0x1f0
 8005a7e:	4a89      	ldr	r2, [pc, #548]	; (8005ca4 <scaraInitDuty+0x594>)
 8005a80:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005a84:	e9c2 3400 	strd	r3, r4, [r2]
				myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_LINEAR;
 8005a88:	4b86      	ldr	r3, [pc, #536]	; (8005ca4 <scaraInitDuty+0x594>)
 8005a8a:	2202      	movs	r2, #2
 8005a8c:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
				status2 = scaraInitLinear(&(myDUTY.task.trajectory_roll.linear), TRAJECTORY_ROLL, angle_s*dir_angle, DUTY_MODE_INIT_QT, command.time_total);
 8005a90:	f997 31a7 	ldrsb.w	r3, [r7, #423]	; 0x1a7
 8005a94:	4618      	mov	r0, r3
 8005a96:	f7fa fd45 	bl	8000524 <__aeabi_i2d>
 8005a9a:	e9d7 236a 	ldrd	r2, r3, [r7, #424]	; 0x1a8
 8005a9e:	f7fa fdab 	bl	80005f8 <__aeabi_dmul>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	460c      	mov	r4, r1
 8005aa6:	ec44 3b16 	vmov	d6, r3, r4
 8005aaa:	ed97 7b7c 	vldr	d7, [r7, #496]	; 0x1f0
 8005aae:	eeb0 1a47 	vmov.f32	s2, s14
 8005ab2:	eef0 1a67 	vmov.f32	s3, s15
 8005ab6:	2203      	movs	r2, #3
 8005ab8:	eeb0 0a46 	vmov.f32	s0, s12
 8005abc:	eef0 0a66 	vmov.f32	s1, s13
 8005ac0:	2105      	movs	r1, #5
 8005ac2:	487a      	ldr	r0, [pc, #488]	; (8005cac <scaraInitDuty+0x59c>)
 8005ac4:	f001 fbfc 	bl	80072c0 <scaraInitLinear>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	f887 31bd 	strb.w	r3, [r7, #445]	; 0x1bd
				myDUTY.time_total = command.time_total;
 8005ace:	e9d7 347c 	ldrd	r3, r4, [r7, #496]	; 0x1f0
 8005ad2:	4a74      	ldr	r2, [pc, #464]	; (8005ca4 <scaraInitDuty+0x594>)
 8005ad4:	f602 2238 	addw	r2, r2, #2616	; 0xa38
 8005ad8:	e9c2 3400 	strd	r3, r4, [r2]
 8005adc:	e1e5      	b.n	8005eaa <scaraInitDuty+0x79a>
			} else if (DUTY_MODE_INIT_QVA == command.modeInit_type) {
 8005ade:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	f040 808b 	bne.w	8005bfe <scaraInitDuty+0x4ee>
				myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_LSPB;
 8005ae8:	4b6e      	ldr	r3, [pc, #440]	; (8005ca4 <scaraInitDuty+0x594>)
 8005aea:	2200      	movs	r2, #0
 8005aec:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
				status1 = scaraInitLSPB(&(myDUTY.task.trajectory_3d.lspb), TRAJECTORY_3D,
 8005af0:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8005af4:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8005af8:	eeb0 2a46 	vmov.f32	s4, s12
 8005afc:	eef0 2a66 	vmov.f32	s5, s13
 8005b00:	eeb0 1a47 	vmov.f32	s2, s14
 8005b04:	eef0 1a67 	vmov.f32	s3, s15
 8005b08:	2200      	movs	r2, #0
 8005b0a:	ed97 0b6c 	vldr	d0, [r7, #432]	; 0x1b0
 8005b0e:	2104      	movs	r1, #4
 8005b10:	4865      	ldr	r0, [pc, #404]	; (8005ca8 <scaraInitDuty+0x598>)
 8005b12:	f001 fe9d 	bl	8007850 <scaraInitLSPB>
 8005b16:	4603      	mov	r3, r0
 8005b18:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
						 total_s, DUTY_MODE_INIT_QVA, command.v_factor, command.a_factor);
				myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_LSPB;
 8005b1c:	4b61      	ldr	r3, [pc, #388]	; (8005ca4 <scaraInitDuty+0x594>)
 8005b1e:	2200      	movs	r2, #0
 8005b20:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
				status2 = scaraInitLSPB(&(myDUTY.task.trajectory_roll.lspb), TRAJECTORY_ROLL,
 8005b24:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8005b28:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8005b2c:	eeb0 2a46 	vmov.f32	s4, s12
 8005b30:	eef0 2a66 	vmov.f32	s5, s13
 8005b34:	eeb0 1a47 	vmov.f32	s2, s14
 8005b38:	eef0 1a67 	vmov.f32	s3, s15
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	ed97 0b6a 	vldr	d0, [r7, #424]	; 0x1a8
 8005b42:	2105      	movs	r1, #5
 8005b44:	485a      	ldr	r0, [pc, #360]	; (8005cb0 <scaraInitDuty+0x5a0>)
 8005b46:	f001 fe83 	bl	8007850 <scaraInitLSPB>
 8005b4a:	4603      	mov	r3, r0
 8005b4c:	f887 31bd 	strb.w	r3, [r7, #445]	; 0x1bd
						 angle_s, DUTY_MODE_INIT_QVA, command.v_factor, command.a_factor);
				// Synchronous time end
				if(myDUTY.task.trajectory_3d.lspb.Tf > myDUTY.task.trajectory_roll.lspb.Tf) {
 8005b50:	4b54      	ldr	r3, [pc, #336]	; (8005ca4 <scaraInitDuty+0x594>)
 8005b52:	e9d3 015a 	ldrd	r0, r1, [r3, #360]	; 0x168
 8005b56:	4b53      	ldr	r3, [pc, #332]	; (8005ca4 <scaraInitDuty+0x594>)
 8005b58:	e9d3 34ba 	ldrd	r3, r4, [r3, #744]	; 0x2e8
 8005b5c:	461a      	mov	r2, r3
 8005b5e:	4623      	mov	r3, r4
 8005b60:	f7fa ffda 	bl	8000b18 <__aeabi_dcmpgt>
 8005b64:	4603      	mov	r3, r0
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d024      	beq.n	8005bb4 <scaraInitDuty+0x4a4>
					myDUTY.task.trajectory_roll.lspb.Tf = myDUTY.task.trajectory_3d.lspb.Tf;
 8005b6a:	4b4e      	ldr	r3, [pc, #312]	; (8005ca4 <scaraInitDuty+0x594>)
 8005b6c:	e9d3 345a 	ldrd	r3, r4, [r3, #360]	; 0x168
 8005b70:	4a4c      	ldr	r2, [pc, #304]	; (8005ca4 <scaraInitDuty+0x594>)
 8005b72:	e9c2 34ba 	strd	r3, r4, [r2, #744]	; 0x2e8
					status2 = scaraInitLSPB(&(myDUTY.task.trajectory_roll.lspb), TRAJECTORY_ROLL,
 8005b76:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8005b7a:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8005b7e:	eeb0 2a46 	vmov.f32	s4, s12
 8005b82:	eef0 2a66 	vmov.f32	s5, s13
 8005b86:	eeb0 1a47 	vmov.f32	s2, s14
 8005b8a:	eef0 1a67 	vmov.f32	s3, s15
 8005b8e:	2201      	movs	r2, #1
 8005b90:	ed97 0b6a 	vldr	d0, [r7, #424]	; 0x1a8
 8005b94:	2105      	movs	r1, #5
 8005b96:	4846      	ldr	r0, [pc, #280]	; (8005cb0 <scaraInitDuty+0x5a0>)
 8005b98:	f001 fe5a 	bl	8007850 <scaraInitLSPB>
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	f887 31bd 	strb.w	r3, [r7, #445]	; 0x1bd
							 angle_s, DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
					myDUTY.time_total = myDUTY.task.trajectory_3d.lspb.Tf;
 8005ba2:	4b40      	ldr	r3, [pc, #256]	; (8005ca4 <scaraInitDuty+0x594>)
 8005ba4:	e9d3 345a 	ldrd	r3, r4, [r3, #360]	; 0x168
 8005ba8:	4a3e      	ldr	r2, [pc, #248]	; (8005ca4 <scaraInitDuty+0x594>)
 8005baa:	f602 2238 	addw	r2, r2, #2616	; 0xa38
 8005bae:	e9c2 3400 	strd	r3, r4, [r2]
 8005bb2:	e17a      	b.n	8005eaa <scaraInitDuty+0x79a>
				} else {
					myDUTY.task.trajectory_3d.lspb.Tf = myDUTY.task.trajectory_roll.lspb.Tf;
 8005bb4:	4b3b      	ldr	r3, [pc, #236]	; (8005ca4 <scaraInitDuty+0x594>)
 8005bb6:	e9d3 34ba 	ldrd	r3, r4, [r3, #744]	; 0x2e8
 8005bba:	4a3a      	ldr	r2, [pc, #232]	; (8005ca4 <scaraInitDuty+0x594>)
 8005bbc:	e9c2 345a 	strd	r3, r4, [r2, #360]	; 0x168
					status1 = scaraInitLSPB(&(myDUTY.task.trajectory_3d.lspb), TRAJECTORY_3D,
 8005bc0:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8005bc4:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8005bc8:	eeb0 2a46 	vmov.f32	s4, s12
 8005bcc:	eef0 2a66 	vmov.f32	s5, s13
 8005bd0:	eeb0 1a47 	vmov.f32	s2, s14
 8005bd4:	eef0 1a67 	vmov.f32	s3, s15
 8005bd8:	2201      	movs	r2, #1
 8005bda:	ed97 0b6c 	vldr	d0, [r7, #432]	; 0x1b0
 8005bde:	2104      	movs	r1, #4
 8005be0:	4831      	ldr	r0, [pc, #196]	; (8005ca8 <scaraInitDuty+0x598>)
 8005be2:	f001 fe35 	bl	8007850 <scaraInitLSPB>
 8005be6:	4603      	mov	r3, r0
 8005be8:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
							 total_s, DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
					myDUTY.time_total = myDUTY.task.trajectory_roll.lspb.Tf;
 8005bec:	4b2d      	ldr	r3, [pc, #180]	; (8005ca4 <scaraInitDuty+0x594>)
 8005bee:	e9d3 34ba 	ldrd	r3, r4, [r3, #744]	; 0x2e8
 8005bf2:	4a2c      	ldr	r2, [pc, #176]	; (8005ca4 <scaraInitDuty+0x594>)
 8005bf4:	f602 2238 	addw	r2, r2, #2616	; 0xa38
 8005bf8:	e9c2 3400 	strd	r3, r4, [r2]
 8005bfc:	e155      	b.n	8005eaa <scaraInitDuty+0x79a>
				}
			} else {
				return SCARA_STATUS_ERROR_MODE_INIT ;
 8005bfe:	2308      	movs	r3, #8
 8005c00:	f001 b90f 	b.w	8006e22 <scaraInitDuty+0x1712>
			}
			// SCURVE
		} else if 	( DUTY_TRAJECTORY_SCURVE == command.trajec_type ){
 8005c04:	f897 31e0 	ldrb.w	r3, [r7, #480]	; 0x1e0
 8005c08:	2b01      	cmp	r3, #1
 8005c0a:	f040 80ea 	bne.w	8005de2 <scaraInitDuty+0x6d2>

			if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 8005c0e:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 8005c12:	2b01      	cmp	r3, #1
 8005c14:	d152      	bne.n	8005cbc <scaraInitDuty+0x5ac>
				myDUTY.task.trajectory_3d.scurve.Tf = command.time_total;
 8005c16:	e9d7 347c 	ldrd	r3, r4, [r7, #496]	; 0x1f0
 8005c1a:	4a22      	ldr	r2, [pc, #136]	; (8005ca4 <scaraInitDuty+0x594>)
 8005c1c:	e9c2 347e 	strd	r3, r4, [r2, #504]	; 0x1f8
				myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8005c20:	4b20      	ldr	r3, [pc, #128]	; (8005ca4 <scaraInitDuty+0x594>)
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
				status1 = scaraInitScurve(&(myDUTY.task.trajectory_3d.scurve), TRAJECTORY_3D,
 8005c28:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8005c2c:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8005c30:	eeb0 2a46 	vmov.f32	s4, s12
 8005c34:	eef0 2a66 	vmov.f32	s5, s13
 8005c38:	eeb0 1a47 	vmov.f32	s2, s14
 8005c3c:	eef0 1a67 	vmov.f32	s3, s15
 8005c40:	2201      	movs	r2, #1
 8005c42:	ed97 0b6c 	vldr	d0, [r7, #432]	; 0x1b0
 8005c46:	2104      	movs	r1, #4
 8005c48:	481a      	ldr	r0, [pc, #104]	; (8005cb4 <scaraInitDuty+0x5a4>)
 8005c4a:	f002 f9e1 	bl	8008010 <scaraInitScurve>
 8005c4e:	4603      	mov	r3, r0
 8005c50:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
						 total_s, DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);

				myDUTY.task.trajectory_roll.scurve.Tf = command.time_total;
 8005c54:	e9d7 347c 	ldrd	r3, r4, [r7, #496]	; 0x1f0
 8005c58:	4a12      	ldr	r2, [pc, #72]	; (8005ca4 <scaraInitDuty+0x594>)
 8005c5a:	e9c2 34de 	strd	r3, r4, [r2, #888]	; 0x378
				myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8005c5e:	4b11      	ldr	r3, [pc, #68]	; (8005ca4 <scaraInitDuty+0x594>)
 8005c60:	2201      	movs	r2, #1
 8005c62:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
				status2 = scaraInitScurve(&(myDUTY.task.trajectory_roll.scurve), TRAJECTORY_ROLL,
 8005c66:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8005c6a:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8005c6e:	eeb0 2a46 	vmov.f32	s4, s12
 8005c72:	eef0 2a66 	vmov.f32	s5, s13
 8005c76:	eeb0 1a47 	vmov.f32	s2, s14
 8005c7a:	eef0 1a67 	vmov.f32	s3, s15
 8005c7e:	2201      	movs	r2, #1
 8005c80:	ed97 0b6a 	vldr	d0, [r7, #424]	; 0x1a8
 8005c84:	2105      	movs	r1, #5
 8005c86:	480c      	ldr	r0, [pc, #48]	; (8005cb8 <scaraInitDuty+0x5a8>)
 8005c88:	f002 f9c2 	bl	8008010 <scaraInitScurve>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	f887 31bd 	strb.w	r3, [r7, #445]	; 0x1bd
						 angle_s, DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
				myDUTY.time_total = command.time_total;
 8005c92:	e9d7 347c 	ldrd	r3, r4, [r7, #496]	; 0x1f0
 8005c96:	4a03      	ldr	r2, [pc, #12]	; (8005ca4 <scaraInitDuty+0x594>)
 8005c98:	f602 2238 	addw	r2, r2, #2616	; 0xa38
 8005c9c:	e9c2 3400 	strd	r3, r4, [r2]
 8005ca0:	e103      	b.n	8005eaa <scaraInitDuty+0x79a>
 8005ca2:	bf00      	nop
 8005ca4:	2000ad28 	.word	0x2000ad28
 8005ca8:	2000ae40 	.word	0x2000ae40
 8005cac:	2000b110 	.word	0x2000b110
 8005cb0:	2000afc0 	.word	0x2000afc0
 8005cb4:	2000aec0 	.word	0x2000aec0
 8005cb8:	2000b040 	.word	0x2000b040

			} else if (DUTY_MODE_INIT_QVA == command.modeInit_type) {
 8005cbc:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	f040 808b 	bne.w	8005ddc <scaraInitDuty+0x6cc>
				myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8005cc6:	4bb8      	ldr	r3, [pc, #736]	; (8005fa8 <scaraInitDuty+0x898>)
 8005cc8:	2201      	movs	r2, #1
 8005cca:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
				status1 = scaraInitScurve(&(myDUTY.task.trajectory_3d.scurve), TRAJECTORY_3D,
 8005cce:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8005cd2:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8005cd6:	eeb0 2a46 	vmov.f32	s4, s12
 8005cda:	eef0 2a66 	vmov.f32	s5, s13
 8005cde:	eeb0 1a47 	vmov.f32	s2, s14
 8005ce2:	eef0 1a67 	vmov.f32	s3, s15
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	ed97 0b6c 	vldr	d0, [r7, #432]	; 0x1b0
 8005cec:	2104      	movs	r1, #4
 8005cee:	48af      	ldr	r0, [pc, #700]	; (8005fac <scaraInitDuty+0x89c>)
 8005cf0:	f002 f98e 	bl	8008010 <scaraInitScurve>
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
						 total_s, DUTY_MODE_INIT_QVA, command.v_factor, command.a_factor);
				myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8005cfa:	4bab      	ldr	r3, [pc, #684]	; (8005fa8 <scaraInitDuty+0x898>)
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
				status2 = scaraInitScurve(&(myDUTY.task.trajectory_roll.scurve), TRAJECTORY_ROLL,
 8005d02:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8005d06:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8005d0a:	eeb0 2a46 	vmov.f32	s4, s12
 8005d0e:	eef0 2a66 	vmov.f32	s5, s13
 8005d12:	eeb0 1a47 	vmov.f32	s2, s14
 8005d16:	eef0 1a67 	vmov.f32	s3, s15
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	ed97 0b6a 	vldr	d0, [r7, #424]	; 0x1a8
 8005d20:	2105      	movs	r1, #5
 8005d22:	48a3      	ldr	r0, [pc, #652]	; (8005fb0 <scaraInitDuty+0x8a0>)
 8005d24:	f002 f974 	bl	8008010 <scaraInitScurve>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	f887 31bd 	strb.w	r3, [r7, #445]	; 0x1bd
						 angle_s, DUTY_MODE_INIT_QVA, command.v_factor, command.a_factor);
				// synchronous time end
				if(myDUTY.task.trajectory_3d.scurve.Tf > myDUTY.task.trajectory_roll.scurve.Tf) {
 8005d2e:	4b9e      	ldr	r3, [pc, #632]	; (8005fa8 <scaraInitDuty+0x898>)
 8005d30:	e9d3 017e 	ldrd	r0, r1, [r3, #504]	; 0x1f8
 8005d34:	4b9c      	ldr	r3, [pc, #624]	; (8005fa8 <scaraInitDuty+0x898>)
 8005d36:	e9d3 34de 	ldrd	r3, r4, [r3, #888]	; 0x378
 8005d3a:	461a      	mov	r2, r3
 8005d3c:	4623      	mov	r3, r4
 8005d3e:	f7fa feeb 	bl	8000b18 <__aeabi_dcmpgt>
 8005d42:	4603      	mov	r3, r0
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d024      	beq.n	8005d92 <scaraInitDuty+0x682>
					myDUTY.task.trajectory_roll.scurve.Tf = myDUTY.task.trajectory_3d.scurve.Tf;
 8005d48:	4b97      	ldr	r3, [pc, #604]	; (8005fa8 <scaraInitDuty+0x898>)
 8005d4a:	e9d3 347e 	ldrd	r3, r4, [r3, #504]	; 0x1f8
 8005d4e:	4a96      	ldr	r2, [pc, #600]	; (8005fa8 <scaraInitDuty+0x898>)
 8005d50:	e9c2 34de 	strd	r3, r4, [r2, #888]	; 0x378
					status2 = scaraInitScurve(&(myDUTY.task.trajectory_roll.scurve), TRAJECTORY_ROLL,
 8005d54:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8005d58:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8005d5c:	eeb0 2a46 	vmov.f32	s4, s12
 8005d60:	eef0 2a66 	vmov.f32	s5, s13
 8005d64:	eeb0 1a47 	vmov.f32	s2, s14
 8005d68:	eef0 1a67 	vmov.f32	s3, s15
 8005d6c:	2201      	movs	r2, #1
 8005d6e:	ed97 0b6a 	vldr	d0, [r7, #424]	; 0x1a8
 8005d72:	2105      	movs	r1, #5
 8005d74:	488e      	ldr	r0, [pc, #568]	; (8005fb0 <scaraInitDuty+0x8a0>)
 8005d76:	f002 f94b 	bl	8008010 <scaraInitScurve>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	f887 31bd 	strb.w	r3, [r7, #445]	; 0x1bd
							 angle_s, DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
					myDUTY.time_total = myDUTY.task.trajectory_3d.scurve.Tf;
 8005d80:	4b89      	ldr	r3, [pc, #548]	; (8005fa8 <scaraInitDuty+0x898>)
 8005d82:	e9d3 347e 	ldrd	r3, r4, [r3, #504]	; 0x1f8
 8005d86:	4a88      	ldr	r2, [pc, #544]	; (8005fa8 <scaraInitDuty+0x898>)
 8005d88:	f602 2238 	addw	r2, r2, #2616	; 0xa38
 8005d8c:	e9c2 3400 	strd	r3, r4, [r2]
 8005d90:	e08b      	b.n	8005eaa <scaraInitDuty+0x79a>
				} else {
					myDUTY.task.trajectory_3d.scurve.Tf = myDUTY.task.trajectory_roll.scurve.Tf;
 8005d92:	4b85      	ldr	r3, [pc, #532]	; (8005fa8 <scaraInitDuty+0x898>)
 8005d94:	e9d3 34de 	ldrd	r3, r4, [r3, #888]	; 0x378
 8005d98:	4a83      	ldr	r2, [pc, #524]	; (8005fa8 <scaraInitDuty+0x898>)
 8005d9a:	e9c2 347e 	strd	r3, r4, [r2, #504]	; 0x1f8
					status1 = scaraInitScurve(&(myDUTY.task.trajectory_3d.scurve), TRAJECTORY_3D,
 8005d9e:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8005da2:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8005da6:	eeb0 2a46 	vmov.f32	s4, s12
 8005daa:	eef0 2a66 	vmov.f32	s5, s13
 8005dae:	eeb0 1a47 	vmov.f32	s2, s14
 8005db2:	eef0 1a67 	vmov.f32	s3, s15
 8005db6:	2201      	movs	r2, #1
 8005db8:	ed97 0b6c 	vldr	d0, [r7, #432]	; 0x1b0
 8005dbc:	2104      	movs	r1, #4
 8005dbe:	487b      	ldr	r0, [pc, #492]	; (8005fac <scaraInitDuty+0x89c>)
 8005dc0:	f002 f926 	bl	8008010 <scaraInitScurve>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
							 total_s, DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
					myDUTY.time_total = myDUTY.task.trajectory_roll.scurve.Tf;
 8005dca:	4b77      	ldr	r3, [pc, #476]	; (8005fa8 <scaraInitDuty+0x898>)
 8005dcc:	e9d3 34de 	ldrd	r3, r4, [r3, #888]	; 0x378
 8005dd0:	4a75      	ldr	r2, [pc, #468]	; (8005fa8 <scaraInitDuty+0x898>)
 8005dd2:	f602 2238 	addw	r2, r2, #2616	; 0xa38
 8005dd6:	e9c2 3400 	strd	r3, r4, [r2]
 8005dda:	e066      	b.n	8005eaa <scaraInitDuty+0x79a>
				}
			}else {
				return SCARA_STATUS_ERROR_MODE_INIT;
 8005ddc:	2308      	movs	r3, #8
 8005dde:	f001 b820 	b.w	8006e22 <scaraInitDuty+0x1712>
			}
		}else if(DUTY_TRAJECTORY_LINEAR == command.trajec_type){
 8005de2:	f897 31e0 	ldrb.w	r3, [r7, #480]	; 0x1e0
 8005de6:	2b02      	cmp	r3, #2
 8005de8:	d15c      	bne.n	8005ea4 <scaraInitDuty+0x794>
			myDUTY.time_total = command.time_total;
 8005dea:	e9d7 347c 	ldrd	r3, r4, [r7, #496]	; 0x1f0
 8005dee:	4a6e      	ldr	r2, [pc, #440]	; (8005fa8 <scaraInitDuty+0x898>)
 8005df0:	f602 2238 	addw	r2, r2, #2616	; 0xa38
 8005df4:	e9c2 3400 	strd	r3, r4, [r2]
			myDUTY.task.trajectory_roll.linear.dir = dir_angle;
 8005df8:	4a6b      	ldr	r2, [pc, #428]	; (8005fa8 <scaraInitDuty+0x898>)
 8005dfa:	f897 31a7 	ldrb.w	r3, [r7, #423]	; 0x1a7
 8005dfe:	f882 33e8 	strb.w	r3, [r2, #1000]	; 0x3e8
			myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_LINEAR;
 8005e02:	4b69      	ldr	r3, [pc, #420]	; (8005fa8 <scaraInitDuty+0x898>)
 8005e04:	2202      	movs	r2, #2
 8005e06:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
			myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_LINEAR;
 8005e0a:	4b67      	ldr	r3, [pc, #412]	; (8005fa8 <scaraInitDuty+0x898>)
 8005e0c:	2202      	movs	r2, #2
 8005e0e:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
			if(command.modeInit_type == DUTY_MODE_INIT_QT){
 8005e12:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 8005e16:	2b03      	cmp	r3, #3
 8005e18:	d110      	bne.n	8005e3c <scaraInitDuty+0x72c>
				status1 = scaraInitLinear(&(myDUTY.task.trajectory_3d.linear), TRAJECTORY_3D, total_s, DUTY_MODE_INIT_QT, command.time_total);
 8005e1a:	ed97 7b7c 	vldr	d7, [r7, #496]	; 0x1f0
 8005e1e:	eeb0 1a47 	vmov.f32	s2, s14
 8005e22:	eef0 1a67 	vmov.f32	s3, s15
 8005e26:	2203      	movs	r2, #3
 8005e28:	ed97 0b6c 	vldr	d0, [r7, #432]	; 0x1b0
 8005e2c:	2104      	movs	r1, #4
 8005e2e:	4861      	ldr	r0, [pc, #388]	; (8005fb4 <scaraInitDuty+0x8a4>)
 8005e30:	f001 fa46 	bl	80072c0 <scaraInitLinear>
 8005e34:	4603      	mov	r3, r0
 8005e36:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
 8005e3a:	e013      	b.n	8005e64 <scaraInitDuty+0x754>
			}else if(command.modeInit_type == DUTY_MODE_INIT_QV){
 8005e3c:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 8005e40:	2b02      	cmp	r3, #2
 8005e42:	d10f      	bne.n	8005e64 <scaraInitDuty+0x754>
				status1 = scaraInitLinear(&(myDUTY.task.trajectory_3d.linear), TRAJECTORY_3D, total_s, DUTY_MODE_INIT_QV, command.v_factor);
 8005e44:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8005e48:	eeb0 1a47 	vmov.f32	s2, s14
 8005e4c:	eef0 1a67 	vmov.f32	s3, s15
 8005e50:	2202      	movs	r2, #2
 8005e52:	ed97 0b6c 	vldr	d0, [r7, #432]	; 0x1b0
 8005e56:	2104      	movs	r1, #4
 8005e58:	4856      	ldr	r0, [pc, #344]	; (8005fb4 <scaraInitDuty+0x8a4>)
 8005e5a:	f001 fa31 	bl	80072c0 <scaraInitLinear>
 8005e5e:	4603      	mov	r3, r0
 8005e60:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
			}
			status2 = scaraInitLinear(&(myDUTY.task.trajectory_roll.linear), TRAJECTORY_ROLL, angle_s*dir_angle, DUTY_MODE_INIT_QT, command.time_total);
 8005e64:	f997 31a7 	ldrsb.w	r3, [r7, #423]	; 0x1a7
 8005e68:	4618      	mov	r0, r3
 8005e6a:	f7fa fb5b 	bl	8000524 <__aeabi_i2d>
 8005e6e:	e9d7 236a 	ldrd	r2, r3, [r7, #424]	; 0x1a8
 8005e72:	f7fa fbc1 	bl	80005f8 <__aeabi_dmul>
 8005e76:	4603      	mov	r3, r0
 8005e78:	460c      	mov	r4, r1
 8005e7a:	ec44 3b16 	vmov	d6, r3, r4
 8005e7e:	ed97 7b7c 	vldr	d7, [r7, #496]	; 0x1f0
 8005e82:	eeb0 1a47 	vmov.f32	s2, s14
 8005e86:	eef0 1a67 	vmov.f32	s3, s15
 8005e8a:	2203      	movs	r2, #3
 8005e8c:	eeb0 0a46 	vmov.f32	s0, s12
 8005e90:	eef0 0a66 	vmov.f32	s1, s13
 8005e94:	2105      	movs	r1, #5
 8005e96:	4848      	ldr	r0, [pc, #288]	; (8005fb8 <scaraInitDuty+0x8a8>)
 8005e98:	f001 fa12 	bl	80072c0 <scaraInitLinear>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	f887 31bd 	strb.w	r3, [r7, #445]	; 0x1bd
 8005ea2:	e002      	b.n	8005eaa <scaraInitDuty+0x79a>
		}else {
			return SCARA_STATUS_ERROR_TRAJECTORY;
 8005ea4:	2305      	movs	r3, #5
 8005ea6:	f000 bfbc 	b.w	8006e22 <scaraInitDuty+0x1712>
		}
		// Check Init Status
		if ( SCARA_STATUS_OK != status1) {
 8005eaa:	f897 31be 	ldrb.w	r3, [r7, #446]	; 0x1be
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d003      	beq.n	8005eba <scaraInitDuty+0x7aa>
			return status1;
 8005eb2:	f897 31be 	ldrb.w	r3, [r7, #446]	; 0x1be
 8005eb6:	f000 bfb4 	b.w	8006e22 <scaraInitDuty+0x1712>
		}
		if ( SCARA_STATUS_OK != status2) {
 8005eba:	f897 31bd 	ldrb.w	r3, [r7, #445]	; 0x1bd
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	f000 8781 	beq.w	8006dc6 <scaraInitDuty+0x16b6>
			return status2;
 8005ec4:	f897 31bd 	ldrb.w	r3, [r7, #445]	; 0x1bd
 8005ec8:	f000 bfab 	b.w	8006e22 <scaraInitDuty+0x1712>
		}


	
	} else if (DUTY_SPACE_JOINT == command.space_type) {
 8005ecc:	f897 31dd 	ldrb.w	r3, [r7, #477]	; 0x1dd
 8005ed0:	2b01      	cmp	r3, #1
 8005ed2:	f040 8776 	bne.w	8006dc2 <scaraInitDuty+0x16b2>
		/*----------- Space Joint ------------*/
		myDUTY.space_type = DUTY_SPACE_JOINT;// Change type
 8005ed6:	4b34      	ldr	r3, [pc, #208]	; (8005fa8 <scaraInitDuty+0x898>)
 8005ed8:	2201      	movs	r2, #1
 8005eda:	701a      	strb	r2, [r3, #0]
		myDUTY.joint.theta1_start	 = positionCurrent.Theta1;
 8005edc:	4b37      	ldr	r3, [pc, #220]	; (8005fbc <scaraInitDuty+0x8ac>)
 8005ede:	e9d3 341a 	ldrd	r3, r4, [r3, #104]	; 0x68
 8005ee2:	4a31      	ldr	r2, [pc, #196]	; (8005fa8 <scaraInitDuty+0x898>)
 8005ee4:	f602 2218 	addw	r2, r2, #2584	; 0xa18
 8005ee8:	e9c2 3400 	strd	r3, r4, [r2]
		myDUTY.joint.theta2_start	 = positionCurrent.Theta2;
 8005eec:	4b33      	ldr	r3, [pc, #204]	; (8005fbc <scaraInitDuty+0x8ac>)
 8005eee:	e9d3 341c 	ldrd	r3, r4, [r3, #112]	; 0x70
 8005ef2:	4a2d      	ldr	r2, [pc, #180]	; (8005fa8 <scaraInitDuty+0x898>)
 8005ef4:	f502 6222 	add.w	r2, r2, #2592	; 0xa20
 8005ef8:	e9c2 3400 	strd	r3, r4, [r2]
		myDUTY.joint.d3_start		 = positionCurrent.D3;
 8005efc:	4b2f      	ldr	r3, [pc, #188]	; (8005fbc <scaraInitDuty+0x8ac>)
 8005efe:	e9d3 341e 	ldrd	r3, r4, [r3, #120]	; 0x78
 8005f02:	4a29      	ldr	r2, [pc, #164]	; (8005fa8 <scaraInitDuty+0x898>)
 8005f04:	f602 2228 	addw	r2, r2, #2600	; 0xa28
 8005f08:	e9c2 3400 	strd	r3, r4, [r2]
		myDUTY.joint.theta4_start 	 = positionCurrent.Theta4;
 8005f0c:	4b2b      	ldr	r3, [pc, #172]	; (8005fbc <scaraInitDuty+0x8ac>)
 8005f0e:	e9d3 3420 	ldrd	r3, r4, [r3, #128]	; 0x80
 8005f12:	4a25      	ldr	r2, [pc, #148]	; (8005fa8 <scaraInitDuty+0x898>)
 8005f14:	f502 6223 	add.w	r2, r2, #2608	; 0xa30
 8005f18:	e9c2 3400 	strd	r3, r4, [r2]

		//-----Joint Single
		if ( DUTY_JOINT_SINGLE == command.joint_type) {
 8005f1c:	f897 31df 	ldrb.w	r3, [r7, #479]	; 0x1df
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	f040 83e0 	bne.w	80066e6 <scaraInitDuty+0xfd6>
			// Trajectory 1 profile
			double s, abs_position;
			switch(command.sub_para_int) {
 8005f26:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8005f2a:	2b03      	cmp	r3, #3
 8005f2c:	f200 8154 	bhi.w	80061d8 <scaraInitDuty+0xac8>
 8005f30:	a201      	add	r2, pc, #4	; (adr r2, 8005f38 <scaraInitDuty+0x828>)
 8005f32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f36:	bf00      	nop
 8005f38:	08005f49 	.word	0x08005f49
 8005f3c:	08006013 	.word	0x08006013
 8005f40:	080060b9 	.word	0x080060b9
 8005f44:	08006135 	.word	0x08006135
			case 0:
				// Change Degree --> Radian
				command.sub_para_double = command.sub_para_double*PI/180.0;
 8005f48:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 8005f4c:	a314      	add	r3, pc, #80	; (adr r3, 8005fa0 <scaraInitDuty+0x890>)
 8005f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f52:	f7fa fb51 	bl	80005f8 <__aeabi_dmul>
 8005f56:	4603      	mov	r3, r0
 8005f58:	460c      	mov	r4, r1
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	4621      	mov	r1, r4
 8005f5e:	f04f 0200 	mov.w	r2, #0
 8005f62:	4b17      	ldr	r3, [pc, #92]	; (8005fc0 <scaraInitDuty+0x8b0>)
 8005f64:	f7fa fc72 	bl	800084c <__aeabi_ddiv>
 8005f68:	4603      	mov	r3, r0
 8005f6a:	460c      	mov	r4, r1
 8005f6c:	e9c7 347a 	strd	r3, r4, [r7, #488]	; 0x1e8
				// Coordinate
				if( DUTY_COORDINATES_REL == command.coordinate_type) {
 8005f70:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 8005f74:	2b01      	cmp	r3, #1
 8005f76:	d125      	bne.n	8005fc4 <scaraInitDuty+0x8b4>
					abs_position = myDUTY.joint.theta1_start + command.sub_para_double;
 8005f78:	4b0b      	ldr	r3, [pc, #44]	; (8005fa8 <scaraInitDuty+0x898>)
 8005f7a:	f603 2318 	addw	r3, r3, #2584	; 0xa18
 8005f7e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005f82:	e9d7 347a 	ldrd	r3, r4, [r7, #488]	; 0x1e8
 8005f86:	461a      	mov	r2, r3
 8005f88:	4623      	mov	r3, r4
 8005f8a:	f7fa f97f 	bl	800028c <__adddf3>
 8005f8e:	4603      	mov	r3, r0
 8005f90:	460c      	mov	r4, r1
 8005f92:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
					s			 = command.sub_para_double;
 8005f96:	e9d7 347a 	ldrd	r3, r4, [r7, #488]	; 0x1e8
 8005f9a:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
 8005f9e:	e02c      	b.n	8005ffa <scaraInitDuty+0x8ea>
 8005fa0:	60000000 	.word	0x60000000
 8005fa4:	400921fb 	.word	0x400921fb
 8005fa8:	2000ad28 	.word	0x2000ad28
 8005fac:	2000aec0 	.word	0x2000aec0
 8005fb0:	2000b040 	.word	0x2000b040
 8005fb4:	2000af90 	.word	0x2000af90
 8005fb8:	2000b110 	.word	0x2000b110
 8005fbc:	2000b8e8 	.word	0x2000b8e8
 8005fc0:	40668000 	.word	0x40668000
				} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 8005fc4:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d113      	bne.n	8005ff4 <scaraInitDuty+0x8e4>
					abs_position = command.sub_para_double;
 8005fcc:	e9d7 347a 	ldrd	r3, r4, [r7, #488]	; 0x1e8
 8005fd0:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
					s			 = command.sub_para_double - myDUTY.joint.theta1_start;
 8005fd4:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 8005fd8:	4baf      	ldr	r3, [pc, #700]	; (8006298 <scaraInitDuty+0xb88>)
 8005fda:	f603 2318 	addw	r3, r3, #2584	; 0xa18
 8005fde:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005fe2:	461a      	mov	r2, r3
 8005fe4:	4623      	mov	r3, r4
 8005fe6:	f7fa f94f 	bl	8000288 <__aeabi_dsub>
 8005fea:	4603      	mov	r3, r0
 8005fec:	460c      	mov	r4, r1
 8005fee:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
 8005ff2:	e002      	b.n	8005ffa <scaraInitDuty+0x8ea>
				} else {
					return SCARA_STATUS_ERROR_COORDINATE;
 8005ff4:	230c      	movs	r3, #12
 8005ff6:	f000 bf14 	b.w	8006e22 <scaraInitDuty+0x1712>
				}

				if( SCARA_STATUS_OK != scaraCheckWorkSpace1(TRAJECTORY_J0, abs_position)) {
 8005ffa:	ed97 0b64 	vldr	d0, [r7, #400]	; 0x190
 8005ffe:	2000      	movs	r0, #0
 8006000:	f004 fade 	bl	800a5c0 <scaraCheckWorkSpace1>
 8006004:	4603      	mov	r3, r0
 8006006:	2b00      	cmp	r3, #0
 8006008:	f000 80e9 	beq.w	80061de <scaraInitDuty+0xace>
					return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800600c:	2307      	movs	r3, #7
 800600e:	f000 bf08 	b.w	8006e22 <scaraInitDuty+0x1712>
				}
				break;
			case 1:
				// Change Degree --> Radian
				command.sub_para_double = command.sub_para_double*PI/180.0;
 8006012:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 8006016:	a39e      	add	r3, pc, #632	; (adr r3, 8006290 <scaraInitDuty+0xb80>)
 8006018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800601c:	f7fa faec 	bl	80005f8 <__aeabi_dmul>
 8006020:	4603      	mov	r3, r0
 8006022:	460c      	mov	r4, r1
 8006024:	4618      	mov	r0, r3
 8006026:	4621      	mov	r1, r4
 8006028:	f04f 0200 	mov.w	r2, #0
 800602c:	4b9b      	ldr	r3, [pc, #620]	; (800629c <scaraInitDuty+0xb8c>)
 800602e:	f7fa fc0d 	bl	800084c <__aeabi_ddiv>
 8006032:	4603      	mov	r3, r0
 8006034:	460c      	mov	r4, r1
 8006036:	e9c7 347a 	strd	r3, r4, [r7, #488]	; 0x1e8
				// Coordinate
				if( DUTY_COORDINATES_REL == command.coordinate_type) {
 800603a:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 800603e:	2b01      	cmp	r3, #1
 8006040:	d113      	bne.n	800606a <scaraInitDuty+0x95a>
					abs_position = myDUTY.joint.theta2_start + command.sub_para_double;
 8006042:	4b95      	ldr	r3, [pc, #596]	; (8006298 <scaraInitDuty+0xb88>)
 8006044:	f503 6322 	add.w	r3, r3, #2592	; 0xa20
 8006048:	e9d3 0100 	ldrd	r0, r1, [r3]
 800604c:	e9d7 347a 	ldrd	r3, r4, [r7, #488]	; 0x1e8
 8006050:	461a      	mov	r2, r3
 8006052:	4623      	mov	r3, r4
 8006054:	f7fa f91a 	bl	800028c <__adddf3>
 8006058:	4603      	mov	r3, r0
 800605a:	460c      	mov	r4, r1
 800605c:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
					s			 = command.sub_para_double;
 8006060:	e9d7 347a 	ldrd	r3, r4, [r7, #488]	; 0x1e8
 8006064:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
 8006068:	e01a      	b.n	80060a0 <scaraInitDuty+0x990>
				} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 800606a:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 800606e:	2b00      	cmp	r3, #0
 8006070:	d113      	bne.n	800609a <scaraInitDuty+0x98a>
					abs_position = command.sub_para_double;
 8006072:	e9d7 347a 	ldrd	r3, r4, [r7, #488]	; 0x1e8
 8006076:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
					s			 = command.sub_para_double - myDUTY.joint.theta2_start;
 800607a:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 800607e:	4b86      	ldr	r3, [pc, #536]	; (8006298 <scaraInitDuty+0xb88>)
 8006080:	f503 6322 	add.w	r3, r3, #2592	; 0xa20
 8006084:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006088:	461a      	mov	r2, r3
 800608a:	4623      	mov	r3, r4
 800608c:	f7fa f8fc 	bl	8000288 <__aeabi_dsub>
 8006090:	4603      	mov	r3, r0
 8006092:	460c      	mov	r4, r1
 8006094:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
 8006098:	e002      	b.n	80060a0 <scaraInitDuty+0x990>
				} else {
					return SCARA_STATUS_ERROR_COORDINATE;
 800609a:	230c      	movs	r3, #12
 800609c:	f000 bec1 	b.w	8006e22 <scaraInitDuty+0x1712>
				}

				if( SCARA_STATUS_OK != scaraCheckWorkSpace1(TRAJECTORY_J1, abs_position)) {
 80060a0:	ed97 0b64 	vldr	d0, [r7, #400]	; 0x190
 80060a4:	2001      	movs	r0, #1
 80060a6:	f004 fa8b 	bl	800a5c0 <scaraCheckWorkSpace1>
 80060aa:	4603      	mov	r3, r0
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	f000 8098 	beq.w	80061e2 <scaraInitDuty+0xad2>
					return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 80060b2:	2307      	movs	r3, #7
 80060b4:	f000 beb5 	b.w	8006e22 <scaraInitDuty+0x1712>
				}
				break;
			case 2:
				if( DUTY_COORDINATES_REL == command.coordinate_type) {
 80060b8:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 80060bc:	2b01      	cmp	r3, #1
 80060be:	d113      	bne.n	80060e8 <scaraInitDuty+0x9d8>
					abs_position = myDUTY.joint.d3_start + command.sub_para_double;
 80060c0:	4b75      	ldr	r3, [pc, #468]	; (8006298 <scaraInitDuty+0xb88>)
 80060c2:	f603 2328 	addw	r3, r3, #2600	; 0xa28
 80060c6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80060ca:	e9d7 347a 	ldrd	r3, r4, [r7, #488]	; 0x1e8
 80060ce:	461a      	mov	r2, r3
 80060d0:	4623      	mov	r3, r4
 80060d2:	f7fa f8db 	bl	800028c <__adddf3>
 80060d6:	4603      	mov	r3, r0
 80060d8:	460c      	mov	r4, r1
 80060da:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
					s			 = command.sub_para_double;
 80060de:	e9d7 347a 	ldrd	r3, r4, [r7, #488]	; 0x1e8
 80060e2:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
 80060e6:	e01a      	b.n	800611e <scaraInitDuty+0xa0e>
				} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 80060e8:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d113      	bne.n	8006118 <scaraInitDuty+0xa08>
					abs_position = command.sub_para_double;
 80060f0:	e9d7 347a 	ldrd	r3, r4, [r7, #488]	; 0x1e8
 80060f4:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
					s			 = command.sub_para_double - myDUTY.joint.d3_start;
 80060f8:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 80060fc:	4b66      	ldr	r3, [pc, #408]	; (8006298 <scaraInitDuty+0xb88>)
 80060fe:	f603 2328 	addw	r3, r3, #2600	; 0xa28
 8006102:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006106:	461a      	mov	r2, r3
 8006108:	4623      	mov	r3, r4
 800610a:	f7fa f8bd 	bl	8000288 <__aeabi_dsub>
 800610e:	4603      	mov	r3, r0
 8006110:	460c      	mov	r4, r1
 8006112:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
 8006116:	e002      	b.n	800611e <scaraInitDuty+0xa0e>
				} else {
					return SCARA_STATUS_ERROR_COORDINATE;
 8006118:	230c      	movs	r3, #12
 800611a:	f000 be82 	b.w	8006e22 <scaraInitDuty+0x1712>
				}

				if( SCARA_STATUS_OK != scaraCheckWorkSpace1(TRAJECTORY_J2, abs_position)) {
 800611e:	ed97 0b64 	vldr	d0, [r7, #400]	; 0x190
 8006122:	2002      	movs	r0, #2
 8006124:	f004 fa4c 	bl	800a5c0 <scaraCheckWorkSpace1>
 8006128:	4603      	mov	r3, r0
 800612a:	2b00      	cmp	r3, #0
 800612c:	d05b      	beq.n	80061e6 <scaraInitDuty+0xad6>
					return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800612e:	2307      	movs	r3, #7
 8006130:	f000 be77 	b.w	8006e22 <scaraInitDuty+0x1712>
				}
				break;
			case 3:
				// Change Degree --> Radian
				command.sub_para_double = command.sub_para_double*PI/180.0;
 8006134:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 8006138:	a355      	add	r3, pc, #340	; (adr r3, 8006290 <scaraInitDuty+0xb80>)
 800613a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800613e:	f7fa fa5b 	bl	80005f8 <__aeabi_dmul>
 8006142:	4603      	mov	r3, r0
 8006144:	460c      	mov	r4, r1
 8006146:	4618      	mov	r0, r3
 8006148:	4621      	mov	r1, r4
 800614a:	f04f 0200 	mov.w	r2, #0
 800614e:	4b53      	ldr	r3, [pc, #332]	; (800629c <scaraInitDuty+0xb8c>)
 8006150:	f7fa fb7c 	bl	800084c <__aeabi_ddiv>
 8006154:	4603      	mov	r3, r0
 8006156:	460c      	mov	r4, r1
 8006158:	e9c7 347a 	strd	r3, r4, [r7, #488]	; 0x1e8
				// Coordinate
				if( DUTY_COORDINATES_REL == command.coordinate_type) {
 800615c:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 8006160:	2b01      	cmp	r3, #1
 8006162:	d113      	bne.n	800618c <scaraInitDuty+0xa7c>
					abs_position = myDUTY.joint.theta4_start + command.sub_para_double;
 8006164:	4b4c      	ldr	r3, [pc, #304]	; (8006298 <scaraInitDuty+0xb88>)
 8006166:	f503 6323 	add.w	r3, r3, #2608	; 0xa30
 800616a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800616e:	e9d7 347a 	ldrd	r3, r4, [r7, #488]	; 0x1e8
 8006172:	461a      	mov	r2, r3
 8006174:	4623      	mov	r3, r4
 8006176:	f7fa f889 	bl	800028c <__adddf3>
 800617a:	4603      	mov	r3, r0
 800617c:	460c      	mov	r4, r1
 800617e:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
					s			 = command.sub_para_double;
 8006182:	e9d7 347a 	ldrd	r3, r4, [r7, #488]	; 0x1e8
 8006186:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
 800618a:	e01a      	b.n	80061c2 <scaraInitDuty+0xab2>
				} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 800618c:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 8006190:	2b00      	cmp	r3, #0
 8006192:	d113      	bne.n	80061bc <scaraInitDuty+0xaac>
					abs_position = command.sub_para_double;
 8006194:	e9d7 347a 	ldrd	r3, r4, [r7, #488]	; 0x1e8
 8006198:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
					s			 = command.sub_para_double - myDUTY.joint.theta4_start;
 800619c:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 80061a0:	4b3d      	ldr	r3, [pc, #244]	; (8006298 <scaraInitDuty+0xb88>)
 80061a2:	f503 6323 	add.w	r3, r3, #2608	; 0xa30
 80061a6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80061aa:	461a      	mov	r2, r3
 80061ac:	4623      	mov	r3, r4
 80061ae:	f7fa f86b 	bl	8000288 <__aeabi_dsub>
 80061b2:	4603      	mov	r3, r0
 80061b4:	460c      	mov	r4, r1
 80061b6:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
 80061ba:	e002      	b.n	80061c2 <scaraInitDuty+0xab2>
				} else {
					return SCARA_STATUS_ERROR_COORDINATE;
 80061bc:	230c      	movs	r3, #12
 80061be:	f000 be30 	b.w	8006e22 <scaraInitDuty+0x1712>
				}

				if( SCARA_STATUS_OK != scaraCheckWorkSpace1(TRAJECTORY_J3, abs_position)) {
 80061c2:	ed97 0b64 	vldr	d0, [r7, #400]	; 0x190
 80061c6:	2003      	movs	r0, #3
 80061c8:	f004 f9fa 	bl	800a5c0 <scaraCheckWorkSpace1>
 80061cc:	4603      	mov	r3, r0
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d00b      	beq.n	80061ea <scaraInitDuty+0xada>
					return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 80061d2:	2307      	movs	r3, #7
 80061d4:	f000 be25 	b.w	8006e22 <scaraInitDuty+0x1712>
				}
				break;
			default:
				return SCARA_STATUS_ERROR_JOINT_NUM;
 80061d8:	230b      	movs	r3, #11
 80061da:	f000 be22 	b.w	8006e22 <scaraInitDuty+0x1712>
				break;
 80061de:	bf00      	nop
 80061e0:	e004      	b.n	80061ec <scaraInitDuty+0xadc>
				break;
 80061e2:	bf00      	nop
 80061e4:	e002      	b.n	80061ec <scaraInitDuty+0xadc>
				break;
 80061e6:	bf00      	nop
 80061e8:	e000      	b.n	80061ec <scaraInitDuty+0xadc>
				break;
 80061ea:	bf00      	nop
			}

			// LSPB
			if ( DUTY_TRAJECTORY_LSPB == command.trajec_type) {
 80061ec:	f897 31e0 	ldrb.w	r3, [r7, #480]	; 0x1e0
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	f040 8132 	bne.w	800645a <scaraInitDuty+0xd4a>
				// Mode Init Time
				if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 80061f6:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 80061fa:	2b01      	cmp	r3, #1
 80061fc:	f040 80a1 	bne.w	8006342 <scaraInitDuty+0xc32>
					for ( uint8_t i = 0; i < 4; i++) {
 8006200:	2300      	movs	r3, #0
 8006202:	f887 318f 	strb.w	r3, [r7, #399]	; 0x18f
 8006206:	e096      	b.n	8006336 <scaraInitDuty+0xc26>
						if ( i == command.sub_para_int) {
 8006208:	f897 218f 	ldrb.w	r2, [r7, #399]	; 0x18f
 800620c:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8006210:	429a      	cmp	r2, r3
 8006212:	d147      	bne.n	80062a4 <scaraInitDuty+0xb94>
							myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 8006214:	f897 218f 	ldrb.w	r2, [r7, #399]	; 0x18f
 8006218:	491f      	ldr	r1, [pc, #124]	; (8006298 <scaraInitDuty+0xb88>)
 800621a:	4613      	mov	r3, r2
 800621c:	005b      	lsls	r3, r3, #1
 800621e:	4413      	add	r3, r2
 8006220:	01db      	lsls	r3, r3, #7
 8006222:	440b      	add	r3, r1
 8006224:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8006228:	2200      	movs	r2, #0
 800622a:	701a      	strb	r2, [r3, #0]
							myDUTY.joint.trajectory[i].lspb.Tf = command.time_total;
 800622c:	f897 018f 	ldrb.w	r0, [r7, #399]	; 0x18f
 8006230:	e9d7 127c 	ldrd	r1, r2, [r7, #496]	; 0x1f0
 8006234:	4c18      	ldr	r4, [pc, #96]	; (8006298 <scaraInitDuty+0xb88>)
 8006236:	4603      	mov	r3, r0
 8006238:	005b      	lsls	r3, r3, #1
 800623a:	4403      	add	r3, r0
 800623c:	01db      	lsls	r3, r3, #7
 800623e:	4423      	add	r3, r4
 8006240:	f503 638e 	add.w	r3, r3, #1136	; 0x470
 8006244:	e9c3 1200 	strd	r1, r2, [r3]
							status1 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 8006248:	f897 218f 	ldrb.w	r2, [r7, #399]	; 0x18f
 800624c:	4613      	mov	r3, r2
 800624e:	005b      	lsls	r3, r3, #1
 8006250:	4413      	add	r3, r2
 8006252:	01db      	lsls	r3, r3, #7
 8006254:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 8006258:	4a0f      	ldr	r2, [pc, #60]	; (8006298 <scaraInitDuty+0xb88>)
 800625a:	1898      	adds	r0, r3, r2
 800625c:	f897 318f 	ldrb.w	r3, [r7, #399]	; 0x18f
 8006260:	4a0f      	ldr	r2, [pc, #60]	; (80062a0 <scaraInitDuty+0xb90>)
 8006262:	5cd3      	ldrb	r3, [r2, r3]
 8006264:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8006268:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 800626c:	eeb0 2a46 	vmov.f32	s4, s12
 8006270:	eef0 2a66 	vmov.f32	s5, s13
 8006274:	eeb0 1a47 	vmov.f32	s2, s14
 8006278:	eef0 1a67 	vmov.f32	s3, s15
 800627c:	2201      	movs	r2, #1
 800627e:	ed97 0b66 	vldr	d0, [r7, #408]	; 0x198
 8006282:	4619      	mov	r1, r3
 8006284:	f001 fae4 	bl	8007850 <scaraInitLSPB>
 8006288:	4603      	mov	r3, r0
 800628a:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
 800628e:	e046      	b.n	800631e <scaraInitDuty+0xc0e>
 8006290:	60000000 	.word	0x60000000
 8006294:	400921fb 	.word	0x400921fb
 8006298:	2000ad28 	.word	0x2000ad28
 800629c:	40668000 	.word	0x40668000
 80062a0:	20000824 	.word	0x20000824
											s, DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
						} else {
							myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 80062a4:	f897 218f 	ldrb.w	r2, [r7, #399]	; 0x18f
 80062a8:	49c3      	ldr	r1, [pc, #780]	; (80065b8 <scaraInitDuty+0xea8>)
 80062aa:	4613      	mov	r3, r2
 80062ac:	005b      	lsls	r3, r3, #1
 80062ae:	4413      	add	r3, r2
 80062b0:	01db      	lsls	r3, r3, #7
 80062b2:	440b      	add	r3, r1
 80062b4:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 80062b8:	2200      	movs	r2, #0
 80062ba:	701a      	strb	r2, [r3, #0]
							myDUTY.joint.trajectory[i].lspb.Tf = command.time_total;
 80062bc:	f897 018f 	ldrb.w	r0, [r7, #399]	; 0x18f
 80062c0:	e9d7 127c 	ldrd	r1, r2, [r7, #496]	; 0x1f0
 80062c4:	4cbc      	ldr	r4, [pc, #752]	; (80065b8 <scaraInitDuty+0xea8>)
 80062c6:	4603      	mov	r3, r0
 80062c8:	005b      	lsls	r3, r3, #1
 80062ca:	4403      	add	r3, r0
 80062cc:	01db      	lsls	r3, r3, #7
 80062ce:	4423      	add	r3, r4
 80062d0:	f503 638e 	add.w	r3, r3, #1136	; 0x470
 80062d4:	e9c3 1200 	strd	r1, r2, [r3]
							status2 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 80062d8:	f897 218f 	ldrb.w	r2, [r7, #399]	; 0x18f
 80062dc:	4613      	mov	r3, r2
 80062de:	005b      	lsls	r3, r3, #1
 80062e0:	4413      	add	r3, r2
 80062e2:	01db      	lsls	r3, r3, #7
 80062e4:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 80062e8:	4ab3      	ldr	r2, [pc, #716]	; (80065b8 <scaraInitDuty+0xea8>)
 80062ea:	1898      	adds	r0, r3, r2
 80062ec:	f897 318f 	ldrb.w	r3, [r7, #399]	; 0x18f
 80062f0:	4ab2      	ldr	r2, [pc, #712]	; (80065bc <scaraInitDuty+0xeac>)
 80062f2:	5cd3      	ldrb	r3, [r2, r3]
 80062f4:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 80062f8:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 80062fc:	eeb0 2a46 	vmov.f32	s4, s12
 8006300:	eef0 2a66 	vmov.f32	s5, s13
 8006304:	eeb0 1a47 	vmov.f32	s2, s14
 8006308:	eef0 1a67 	vmov.f32	s3, s15
 800630c:	2201      	movs	r2, #1
 800630e:	ed9f 0ba8 	vldr	d0, [pc, #672]	; 80065b0 <scaraInitDuty+0xea0>
 8006312:	4619      	mov	r1, r3
 8006314:	f001 fa9c 	bl	8007850 <scaraInitLSPB>
 8006318:	4603      	mov	r3, r0
 800631a:	f887 31bd 	strb.w	r3, [r7, #445]	; 0x1bd
											0, DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
						}
						myDUTY.time_total = command.time_total;
 800631e:	e9d7 347c 	ldrd	r3, r4, [r7, #496]	; 0x1f0
 8006322:	4aa5      	ldr	r2, [pc, #660]	; (80065b8 <scaraInitDuty+0xea8>)
 8006324:	f602 2238 	addw	r2, r2, #2616	; 0xa38
 8006328:	e9c2 3400 	strd	r3, r4, [r2]
					for ( uint8_t i = 0; i < 4; i++) {
 800632c:	f897 318f 	ldrb.w	r3, [r7, #399]	; 0x18f
 8006330:	3301      	adds	r3, #1
 8006332:	f887 318f 	strb.w	r3, [r7, #399]	; 0x18f
 8006336:	f897 318f 	ldrb.w	r3, [r7, #399]	; 0x18f
 800633a:	2b03      	cmp	r3, #3
 800633c:	f67f af64 	bls.w	8006208 <scaraInitDuty+0xaf8>
 8006340:	e1c2      	b.n	80066c8 <scaraInitDuty+0xfb8>
					}
				// Mode Init Acc
				} else if  ( DUTY_MODE_INIT_QVA == command.modeInit_type) {
 8006342:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 8006346:	2b00      	cmp	r3, #0
 8006348:	f040 8084 	bne.w	8006454 <scaraInitDuty+0xd44>
					for ( uint8_t i = 0; i < 4; i++) {
 800634c:	2300      	movs	r3, #0
 800634e:	f887 318e 	strb.w	r3, [r7, #398]	; 0x18e
 8006352:	e07a      	b.n	800644a <scaraInitDuty+0xd3a>
						if ( i == command.sub_para_int) {
 8006354:	f897 218e 	ldrb.w	r2, [r7, #398]	; 0x18e
 8006358:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 800635c:	429a      	cmp	r2, r3
 800635e:	d140      	bne.n	80063e2 <scaraInitDuty+0xcd2>
							myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 8006360:	f897 218e 	ldrb.w	r2, [r7, #398]	; 0x18e
 8006364:	4994      	ldr	r1, [pc, #592]	; (80065b8 <scaraInitDuty+0xea8>)
 8006366:	4613      	mov	r3, r2
 8006368:	005b      	lsls	r3, r3, #1
 800636a:	4413      	add	r3, r2
 800636c:	01db      	lsls	r3, r3, #7
 800636e:	440b      	add	r3, r1
 8006370:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8006374:	2200      	movs	r2, #0
 8006376:	701a      	strb	r2, [r3, #0]
							status1 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 8006378:	f897 218e 	ldrb.w	r2, [r7, #398]	; 0x18e
 800637c:	4613      	mov	r3, r2
 800637e:	005b      	lsls	r3, r3, #1
 8006380:	4413      	add	r3, r2
 8006382:	01db      	lsls	r3, r3, #7
 8006384:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 8006388:	4a8b      	ldr	r2, [pc, #556]	; (80065b8 <scaraInitDuty+0xea8>)
 800638a:	1898      	adds	r0, r3, r2
 800638c:	f897 318e 	ldrb.w	r3, [r7, #398]	; 0x18e
 8006390:	4a8a      	ldr	r2, [pc, #552]	; (80065bc <scaraInitDuty+0xeac>)
 8006392:	5cd3      	ldrb	r3, [r2, r3]
 8006394:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8006398:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 800639c:	eeb0 2a46 	vmov.f32	s4, s12
 80063a0:	eef0 2a66 	vmov.f32	s5, s13
 80063a4:	eeb0 1a47 	vmov.f32	s2, s14
 80063a8:	eef0 1a67 	vmov.f32	s3, s15
 80063ac:	2200      	movs	r2, #0
 80063ae:	ed97 0b66 	vldr	d0, [r7, #408]	; 0x198
 80063b2:	4619      	mov	r1, r3
 80063b4:	f001 fa4c 	bl	8007850 <scaraInitLSPB>
 80063b8:	4603      	mov	r3, r0
 80063ba:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
											s, DUTY_MODE_INIT_QVA, command.v_factor, command.a_factor);
							myDUTY.time_total = myDUTY.joint.trajectory[i].lspb.Tf;
 80063be:	f897 218e 	ldrb.w	r2, [r7, #398]	; 0x18e
 80063c2:	497d      	ldr	r1, [pc, #500]	; (80065b8 <scaraInitDuty+0xea8>)
 80063c4:	4613      	mov	r3, r2
 80063c6:	005b      	lsls	r3, r3, #1
 80063c8:	4413      	add	r3, r2
 80063ca:	01db      	lsls	r3, r3, #7
 80063cc:	440b      	add	r3, r1
 80063ce:	f503 638e 	add.w	r3, r3, #1136	; 0x470
 80063d2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80063d6:	4a78      	ldr	r2, [pc, #480]	; (80065b8 <scaraInitDuty+0xea8>)
 80063d8:	f602 2238 	addw	r2, r2, #2616	; 0xa38
 80063dc:	e9c2 3400 	strd	r3, r4, [r2]
 80063e0:	e02e      	b.n	8006440 <scaraInitDuty+0xd30>
						} else {
							myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 80063e2:	f897 218e 	ldrb.w	r2, [r7, #398]	; 0x18e
 80063e6:	4974      	ldr	r1, [pc, #464]	; (80065b8 <scaraInitDuty+0xea8>)
 80063e8:	4613      	mov	r3, r2
 80063ea:	005b      	lsls	r3, r3, #1
 80063ec:	4413      	add	r3, r2
 80063ee:	01db      	lsls	r3, r3, #7
 80063f0:	440b      	add	r3, r1
 80063f2:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 80063f6:	2200      	movs	r2, #0
 80063f8:	701a      	strb	r2, [r3, #0]
							status2 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 80063fa:	f897 218e 	ldrb.w	r2, [r7, #398]	; 0x18e
 80063fe:	4613      	mov	r3, r2
 8006400:	005b      	lsls	r3, r3, #1
 8006402:	4413      	add	r3, r2
 8006404:	01db      	lsls	r3, r3, #7
 8006406:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 800640a:	4a6b      	ldr	r2, [pc, #428]	; (80065b8 <scaraInitDuty+0xea8>)
 800640c:	1898      	adds	r0, r3, r2
 800640e:	f897 318e 	ldrb.w	r3, [r7, #398]	; 0x18e
 8006412:	4a6a      	ldr	r2, [pc, #424]	; (80065bc <scaraInitDuty+0xeac>)
 8006414:	5cd3      	ldrb	r3, [r2, r3]
 8006416:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 800641a:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 800641e:	eeb0 2a46 	vmov.f32	s4, s12
 8006422:	eef0 2a66 	vmov.f32	s5, s13
 8006426:	eeb0 1a47 	vmov.f32	s2, s14
 800642a:	eef0 1a67 	vmov.f32	s3, s15
 800642e:	2200      	movs	r2, #0
 8006430:	ed9f 0b5f 	vldr	d0, [pc, #380]	; 80065b0 <scaraInitDuty+0xea0>
 8006434:	4619      	mov	r1, r3
 8006436:	f001 fa0b 	bl	8007850 <scaraInitLSPB>
 800643a:	4603      	mov	r3, r0
 800643c:	f887 31bd 	strb.w	r3, [r7, #445]	; 0x1bd
					for ( uint8_t i = 0; i < 4; i++) {
 8006440:	f897 318e 	ldrb.w	r3, [r7, #398]	; 0x18e
 8006444:	3301      	adds	r3, #1
 8006446:	f887 318e 	strb.w	r3, [r7, #398]	; 0x18e
 800644a:	f897 318e 	ldrb.w	r3, [r7, #398]	; 0x18e
 800644e:	2b03      	cmp	r3, #3
 8006450:	d980      	bls.n	8006354 <scaraInitDuty+0xc44>
 8006452:	e139      	b.n	80066c8 <scaraInitDuty+0xfb8>
											0, DUTY_MODE_INIT_QVA, command.v_factor, command.a_factor);
						}
					}
				} else {
					return SCARA_STATUS_ERROR_MODE_INIT;
 8006454:	2308      	movs	r3, #8
 8006456:	f000 bce4 	b.w	8006e22 <scaraInitDuty+0x1712>
				}
			// SCURVE
			} else if ( DUTY_TRAJECTORY_SCURVE == command.trajec_type) {
 800645a:	f897 31e0 	ldrb.w	r3, [r7, #480]	; 0x1e0
 800645e:	2b01      	cmp	r3, #1
 8006460:	f040 8130 	bne.w	80066c4 <scaraInitDuty+0xfb4>
					// Mode Init Time
					if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 8006464:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 8006468:	2b01      	cmp	r3, #1
 800646a:	f040 8097 	bne.w	800659c <scaraInitDuty+0xe8c>
						for ( uint8_t i = 0; i < 4; i++) {
 800646e:	2300      	movs	r3, #0
 8006470:	f887 318d 	strb.w	r3, [r7, #397]	; 0x18d
 8006474:	e08c      	b.n	8006590 <scaraInitDuty+0xe80>
							if ( i == command.sub_para_int) {
 8006476:	f897 218d 	ldrb.w	r2, [r7, #397]	; 0x18d
 800647a:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 800647e:	429a      	cmp	r2, r3
 8006480:	d13d      	bne.n	80064fe <scaraInitDuty+0xdee>
								myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8006482:	f897 218d 	ldrb.w	r2, [r7, #397]	; 0x18d
 8006486:	494c      	ldr	r1, [pc, #304]	; (80065b8 <scaraInitDuty+0xea8>)
 8006488:	4613      	mov	r3, r2
 800648a:	005b      	lsls	r3, r3, #1
 800648c:	4413      	add	r3, r2
 800648e:	01db      	lsls	r3, r3, #7
 8006490:	440b      	add	r3, r1
 8006492:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8006496:	2201      	movs	r2, #1
 8006498:	701a      	strb	r2, [r3, #0]
								myDUTY.joint.trajectory[i].scurve.Tf = command.time_total;
 800649a:	f897 018d 	ldrb.w	r0, [r7, #397]	; 0x18d
 800649e:	e9d7 127c 	ldrd	r1, r2, [r7, #496]	; 0x1f0
 80064a2:	4c45      	ldr	r4, [pc, #276]	; (80065b8 <scaraInitDuty+0xea8>)
 80064a4:	4603      	mov	r3, r0
 80064a6:	005b      	lsls	r3, r3, #1
 80064a8:	4403      	add	r3, r0
 80064aa:	01db      	lsls	r3, r3, #7
 80064ac:	4423      	add	r3, r4
 80064ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064b2:	e9c3 1200 	strd	r1, r2, [r3]
								status1 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve),
 80064b6:	f897 218d 	ldrb.w	r2, [r7, #397]	; 0x18d
 80064ba:	4613      	mov	r3, r2
 80064bc:	005b      	lsls	r3, r3, #1
 80064be:	4413      	add	r3, r2
 80064c0:	01db      	lsls	r3, r3, #7
 80064c2:	f503 6394 	add.w	r3, r3, #1184	; 0x4a0
 80064c6:	4a3c      	ldr	r2, [pc, #240]	; (80065b8 <scaraInitDuty+0xea8>)
 80064c8:	1898      	adds	r0, r3, r2
 80064ca:	f897 318d 	ldrb.w	r3, [r7, #397]	; 0x18d
 80064ce:	4a3b      	ldr	r2, [pc, #236]	; (80065bc <scaraInitDuty+0xeac>)
 80064d0:	5cd3      	ldrb	r3, [r2, r3]
 80064d2:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 80064d6:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 80064da:	eeb0 2a46 	vmov.f32	s4, s12
 80064de:	eef0 2a66 	vmov.f32	s5, s13
 80064e2:	eeb0 1a47 	vmov.f32	s2, s14
 80064e6:	eef0 1a67 	vmov.f32	s3, s15
 80064ea:	2201      	movs	r2, #1
 80064ec:	ed97 0b66 	vldr	d0, [r7, #408]	; 0x198
 80064f0:	4619      	mov	r1, r3
 80064f2:	f001 fd8d 	bl	8008010 <scaraInitScurve>
 80064f6:	4603      	mov	r3, r0
 80064f8:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
 80064fc:	e03c      	b.n	8006578 <scaraInitDuty+0xe68>
											joint_taget[i],
											s, DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
							} else {
								myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 80064fe:	f897 218d 	ldrb.w	r2, [r7, #397]	; 0x18d
 8006502:	492d      	ldr	r1, [pc, #180]	; (80065b8 <scaraInitDuty+0xea8>)
 8006504:	4613      	mov	r3, r2
 8006506:	005b      	lsls	r3, r3, #1
 8006508:	4413      	add	r3, r2
 800650a:	01db      	lsls	r3, r3, #7
 800650c:	440b      	add	r3, r1
 800650e:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8006512:	2201      	movs	r2, #1
 8006514:	701a      	strb	r2, [r3, #0]
								myDUTY.joint.trajectory[i].scurve.Tf = command.time_total;
 8006516:	f897 018d 	ldrb.w	r0, [r7, #397]	; 0x18d
 800651a:	e9d7 127c 	ldrd	r1, r2, [r7, #496]	; 0x1f0
 800651e:	4c26      	ldr	r4, [pc, #152]	; (80065b8 <scaraInitDuty+0xea8>)
 8006520:	4603      	mov	r3, r0
 8006522:	005b      	lsls	r3, r3, #1
 8006524:	4403      	add	r3, r0
 8006526:	01db      	lsls	r3, r3, #7
 8006528:	4423      	add	r3, r4
 800652a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800652e:	e9c3 1200 	strd	r1, r2, [r3]
								status2 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve),
 8006532:	f897 218d 	ldrb.w	r2, [r7, #397]	; 0x18d
 8006536:	4613      	mov	r3, r2
 8006538:	005b      	lsls	r3, r3, #1
 800653a:	4413      	add	r3, r2
 800653c:	01db      	lsls	r3, r3, #7
 800653e:	f503 6394 	add.w	r3, r3, #1184	; 0x4a0
 8006542:	4a1d      	ldr	r2, [pc, #116]	; (80065b8 <scaraInitDuty+0xea8>)
 8006544:	1898      	adds	r0, r3, r2
 8006546:	f897 318d 	ldrb.w	r3, [r7, #397]	; 0x18d
 800654a:	4a1c      	ldr	r2, [pc, #112]	; (80065bc <scaraInitDuty+0xeac>)
 800654c:	5cd3      	ldrb	r3, [r2, r3]
 800654e:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8006552:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8006556:	eeb0 2a46 	vmov.f32	s4, s12
 800655a:	eef0 2a66 	vmov.f32	s5, s13
 800655e:	eeb0 1a47 	vmov.f32	s2, s14
 8006562:	eef0 1a67 	vmov.f32	s3, s15
 8006566:	2201      	movs	r2, #1
 8006568:	ed9f 0b11 	vldr	d0, [pc, #68]	; 80065b0 <scaraInitDuty+0xea0>
 800656c:	4619      	mov	r1, r3
 800656e:	f001 fd4f 	bl	8008010 <scaraInitScurve>
 8006572:	4603      	mov	r3, r0
 8006574:	f887 31bd 	strb.w	r3, [r7, #445]	; 0x1bd
											joint_taget[i],
											0, DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
							}
							myDUTY.time_total = command.time_total;
 8006578:	e9d7 347c 	ldrd	r3, r4, [r7, #496]	; 0x1f0
 800657c:	4a0e      	ldr	r2, [pc, #56]	; (80065b8 <scaraInitDuty+0xea8>)
 800657e:	f602 2238 	addw	r2, r2, #2616	; 0xa38
 8006582:	e9c2 3400 	strd	r3, r4, [r2]
						for ( uint8_t i = 0; i < 4; i++) {
 8006586:	f897 318d 	ldrb.w	r3, [r7, #397]	; 0x18d
 800658a:	3301      	adds	r3, #1
 800658c:	f887 318d 	strb.w	r3, [r7, #397]	; 0x18d
 8006590:	f897 318d 	ldrb.w	r3, [r7, #397]	; 0x18d
 8006594:	2b03      	cmp	r3, #3
 8006596:	f67f af6e 	bls.w	8006476 <scaraInitDuty+0xd66>
 800659a:	e095      	b.n	80066c8 <scaraInitDuty+0xfb8>
						}
					// Mode Init Acc
					} else if  ( DUTY_MODE_INIT_QVA == command.modeInit_type) {
 800659c:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	f040 808d 	bne.w	80066c0 <scaraInitDuty+0xfb0>
						for ( uint8_t i = 0; i < 4; i++) {
 80065a6:	2300      	movs	r3, #0
 80065a8:	f887 318c 	strb.w	r3, [r7, #396]	; 0x18c
 80065ac:	e083      	b.n	80066b6 <scaraInitDuty+0xfa6>
 80065ae:	bf00      	nop
	...
 80065b8:	2000ad28 	.word	0x2000ad28
 80065bc:	20000824 	.word	0x20000824
							if ( i == command.sub_para_int) {
 80065c0:	f897 218c 	ldrb.w	r2, [r7, #396]	; 0x18c
 80065c4:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d140      	bne.n	800664e <scaraInitDuty+0xf3e>
								myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 80065cc:	f897 218c 	ldrb.w	r2, [r7, #396]	; 0x18c
 80065d0:	49b7      	ldr	r1, [pc, #732]	; (80068b0 <scaraInitDuty+0x11a0>)
 80065d2:	4613      	mov	r3, r2
 80065d4:	005b      	lsls	r3, r3, #1
 80065d6:	4413      	add	r3, r2
 80065d8:	01db      	lsls	r3, r3, #7
 80065da:	440b      	add	r3, r1
 80065dc:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 80065e0:	2201      	movs	r2, #1
 80065e2:	701a      	strb	r2, [r3, #0]
								status1 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve),
 80065e4:	f897 218c 	ldrb.w	r2, [r7, #396]	; 0x18c
 80065e8:	4613      	mov	r3, r2
 80065ea:	005b      	lsls	r3, r3, #1
 80065ec:	4413      	add	r3, r2
 80065ee:	01db      	lsls	r3, r3, #7
 80065f0:	f503 6394 	add.w	r3, r3, #1184	; 0x4a0
 80065f4:	4aae      	ldr	r2, [pc, #696]	; (80068b0 <scaraInitDuty+0x11a0>)
 80065f6:	1898      	adds	r0, r3, r2
 80065f8:	f897 318c 	ldrb.w	r3, [r7, #396]	; 0x18c
 80065fc:	4aad      	ldr	r2, [pc, #692]	; (80068b4 <scaraInitDuty+0x11a4>)
 80065fe:	5cd3      	ldrb	r3, [r2, r3]
 8006600:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8006604:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8006608:	eeb0 2a46 	vmov.f32	s4, s12
 800660c:	eef0 2a66 	vmov.f32	s5, s13
 8006610:	eeb0 1a47 	vmov.f32	s2, s14
 8006614:	eef0 1a67 	vmov.f32	s3, s15
 8006618:	2200      	movs	r2, #0
 800661a:	ed97 0b66 	vldr	d0, [r7, #408]	; 0x198
 800661e:	4619      	mov	r1, r3
 8006620:	f001 fcf6 	bl	8008010 <scaraInitScurve>
 8006624:	4603      	mov	r3, r0
 8006626:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
											joint_taget[i],
											s, DUTY_MODE_INIT_QVA, command.v_factor, command.a_factor);
								myDUTY.time_total = myDUTY.joint.trajectory[i].scurve.Tf;
 800662a:	f897 218c 	ldrb.w	r2, [r7, #396]	; 0x18c
 800662e:	49a0      	ldr	r1, [pc, #640]	; (80068b0 <scaraInitDuty+0x11a0>)
 8006630:	4613      	mov	r3, r2
 8006632:	005b      	lsls	r3, r3, #1
 8006634:	4413      	add	r3, r2
 8006636:	01db      	lsls	r3, r3, #7
 8006638:	440b      	add	r3, r1
 800663a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800663e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006642:	4a9b      	ldr	r2, [pc, #620]	; (80068b0 <scaraInitDuty+0x11a0>)
 8006644:	f602 2238 	addw	r2, r2, #2616	; 0xa38
 8006648:	e9c2 3400 	strd	r3, r4, [r2]
 800664c:	e02e      	b.n	80066ac <scaraInitDuty+0xf9c>
							} else {
								myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 800664e:	f897 218c 	ldrb.w	r2, [r7, #396]	; 0x18c
 8006652:	4997      	ldr	r1, [pc, #604]	; (80068b0 <scaraInitDuty+0x11a0>)
 8006654:	4613      	mov	r3, r2
 8006656:	005b      	lsls	r3, r3, #1
 8006658:	4413      	add	r3, r2
 800665a:	01db      	lsls	r3, r3, #7
 800665c:	440b      	add	r3, r1
 800665e:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8006662:	2201      	movs	r2, #1
 8006664:	701a      	strb	r2, [r3, #0]
								status2 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve),
 8006666:	f897 218c 	ldrb.w	r2, [r7, #396]	; 0x18c
 800666a:	4613      	mov	r3, r2
 800666c:	005b      	lsls	r3, r3, #1
 800666e:	4413      	add	r3, r2
 8006670:	01db      	lsls	r3, r3, #7
 8006672:	f503 6394 	add.w	r3, r3, #1184	; 0x4a0
 8006676:	4a8e      	ldr	r2, [pc, #568]	; (80068b0 <scaraInitDuty+0x11a0>)
 8006678:	1898      	adds	r0, r3, r2
 800667a:	f897 318c 	ldrb.w	r3, [r7, #396]	; 0x18c
 800667e:	4a8d      	ldr	r2, [pc, #564]	; (80068b4 <scaraInitDuty+0x11a4>)
 8006680:	5cd3      	ldrb	r3, [r2, r3]
 8006682:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8006686:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 800668a:	eeb0 2a46 	vmov.f32	s4, s12
 800668e:	eef0 2a66 	vmov.f32	s5, s13
 8006692:	eeb0 1a47 	vmov.f32	s2, s14
 8006696:	eef0 1a67 	vmov.f32	s3, s15
 800669a:	2200      	movs	r2, #0
 800669c:	ed9f 0b80 	vldr	d0, [pc, #512]	; 80068a0 <scaraInitDuty+0x1190>
 80066a0:	4619      	mov	r1, r3
 80066a2:	f001 fcb5 	bl	8008010 <scaraInitScurve>
 80066a6:	4603      	mov	r3, r0
 80066a8:	f887 31bd 	strb.w	r3, [r7, #445]	; 0x1bd
						for ( uint8_t i = 0; i < 4; i++) {
 80066ac:	f897 318c 	ldrb.w	r3, [r7, #396]	; 0x18c
 80066b0:	3301      	adds	r3, #1
 80066b2:	f887 318c 	strb.w	r3, [r7, #396]	; 0x18c
 80066b6:	f897 318c 	ldrb.w	r3, [r7, #396]	; 0x18c
 80066ba:	2b03      	cmp	r3, #3
 80066bc:	d980      	bls.n	80065c0 <scaraInitDuty+0xeb0>
 80066be:	e003      	b.n	80066c8 <scaraInitDuty+0xfb8>
											0, DUTY_MODE_INIT_QVA, command.v_factor, command.a_factor);
							}
						}

					} else {
						return SCARA_STATUS_ERROR_MODE_INIT;
 80066c0:	2308      	movs	r3, #8
 80066c2:	e3ae      	b.n	8006e22 <scaraInitDuty+0x1712>
					}

			} else {
				return SCARA_STATUS_ERROR_TRAJECTORY;
 80066c4:	2305      	movs	r3, #5
 80066c6:	e3ac      	b.n	8006e22 <scaraInitDuty+0x1712>
			}
		// Check Init Status
			if ( SCARA_STATUS_OK != status1) {
 80066c8:	f897 31be 	ldrb.w	r3, [r7, #446]	; 0x1be
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d002      	beq.n	80066d6 <scaraInitDuty+0xfc6>
				return status1;
 80066d0:	f897 31be 	ldrb.w	r3, [r7, #446]	; 0x1be
 80066d4:	e3a5      	b.n	8006e22 <scaraInitDuty+0x1712>
			}
			if ( SCARA_STATUS_OK != status2) {
 80066d6:	f897 31bd 	ldrb.w	r3, [r7, #445]	; 0x1bd
 80066da:	2b00      	cmp	r3, #0
 80066dc:	f000 8373 	beq.w	8006dc6 <scaraInitDuty+0x16b6>
				return status2;
 80066e0:	f897 31bd 	ldrb.w	r3, [r7, #445]	; 0x1bd
 80066e4:	e39d      	b.n	8006e22 <scaraInitDuty+0x1712>
			}

		//----Joint Quadra
		} else if 	( DUTY_JOINT_4DOF == command.joint_type) {
 80066e6:	f897 31df 	ldrb.w	r3, [r7, #479]	; 0x1df
 80066ea:	2b01      	cmp	r3, #1
 80066ec:	f040 8367 	bne.w	8006dbe <scaraInitDuty+0x16ae>
			SCARA_PositionTypeDef	target_point;
			// Change Degree --> Radian
			command.target_point.roll = command.target_point.roll*PI/180.0;
 80066f0:	e9d7 0196 	ldrd	r0, r1, [r7, #600]	; 0x258
 80066f4:	a36c      	add	r3, pc, #432	; (adr r3, 80068a8 <scaraInitDuty+0x1198>)
 80066f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066fa:	f7f9 ff7d 	bl	80005f8 <__aeabi_dmul>
 80066fe:	4603      	mov	r3, r0
 8006700:	460c      	mov	r4, r1
 8006702:	4618      	mov	r0, r3
 8006704:	4621      	mov	r1, r4
 8006706:	f04f 0200 	mov.w	r2, #0
 800670a:	4b6b      	ldr	r3, [pc, #428]	; (80068b8 <scaraInitDuty+0x11a8>)
 800670c:	f7fa f89e 	bl	800084c <__aeabi_ddiv>
 8006710:	4603      	mov	r3, r0
 8006712:	460c      	mov	r4, r1
 8006714:	e9c7 3496 	strd	r3, r4, [r7, #600]	; 0x258
			// Coordinate
			if( DUTY_COORDINATES_REL == command.coordinate_type) {
 8006718:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 800671c:	2b01      	cmp	r3, #1
 800671e:	d13c      	bne.n	800679a <scaraInitDuty+0x108a>
				target_point.x 		= positionCurrent.x + command.target_point.x;
 8006720:	4b66      	ldr	r3, [pc, #408]	; (80068bc <scaraInitDuty+0x11ac>)
 8006722:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8006726:	e9d7 3490 	ldrd	r3, r4, [r7, #576]	; 0x240
 800672a:	461a      	mov	r2, r3
 800672c:	4623      	mov	r3, r4
 800672e:	f7f9 fdad 	bl	800028c <__adddf3>
 8006732:	4603      	mov	r3, r0
 8006734:	460c      	mov	r4, r1
 8006736:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 800673a:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
				target_point.y 		= positionCurrent.y + command.target_point.y;
 800673e:	4b5f      	ldr	r3, [pc, #380]	; (80068bc <scaraInitDuty+0x11ac>)
 8006740:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8006744:	e9d7 3492 	ldrd	r3, r4, [r7, #584]	; 0x248
 8006748:	461a      	mov	r2, r3
 800674a:	4623      	mov	r3, r4
 800674c:	f7f9 fd9e 	bl	800028c <__adddf3>
 8006750:	4603      	mov	r3, r0
 8006752:	460c      	mov	r4, r1
 8006754:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 8006758:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
				target_point.z 		= positionCurrent.z + command.target_point.z;
 800675c:	4b57      	ldr	r3, [pc, #348]	; (80068bc <scaraInitDuty+0x11ac>)
 800675e:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	; 0x58
 8006762:	e9d7 3494 	ldrd	r3, r4, [r7, #592]	; 0x250
 8006766:	461a      	mov	r2, r3
 8006768:	4623      	mov	r3, r4
 800676a:	f7f9 fd8f 	bl	800028c <__adddf3>
 800676e:	4603      	mov	r3, r0
 8006770:	460c      	mov	r4, r1
 8006772:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 8006776:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
				target_point.roll	= positionCurrent.roll + command.target_point.roll;
 800677a:	4b50      	ldr	r3, [pc, #320]	; (80068bc <scaraInitDuty+0x11ac>)
 800677c:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	; 0x60
 8006780:	e9d7 3496 	ldrd	r3, r4, [r7, #600]	; 0x258
 8006784:	461a      	mov	r2, r3
 8006786:	4623      	mov	r3, r4
 8006788:	f7f9 fd80 	bl	800028c <__adddf3>
 800678c:	4603      	mov	r3, r0
 800678e:	460c      	mov	r4, r1
 8006790:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 8006794:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
 8006798:	e01e      	b.n	80067d8 <scaraInitDuty+0x10c8>
			} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 800679a:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d118      	bne.n	80067d4 <scaraInitDuty+0x10c4>
				target_point.x 		= command.target_point.x;
 80067a2:	e9d7 3490 	ldrd	r3, r4, [r7, #576]	; 0x240
 80067a6:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 80067aa:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
				target_point.y 		= command.target_point.y;
 80067ae:	e9d7 3492 	ldrd	r3, r4, [r7, #584]	; 0x248
 80067b2:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 80067b6:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
				target_point.z 		= command.target_point.z;
 80067ba:	e9d7 3494 	ldrd	r3, r4, [r7, #592]	; 0x250
 80067be:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 80067c2:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
				target_point.roll	= command.target_point.roll;
 80067c6:	e9d7 3496 	ldrd	r3, r4, [r7, #600]	; 0x258
 80067ca:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 80067ce:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
 80067d2:	e001      	b.n	80067d8 <scaraInitDuty+0x10c8>
			} else {
				return SCARA_STATUS_ERROR_COORDINATE;
 80067d4:	230c      	movs	r3, #12
 80067d6:	e324      	b.n	8006e22 <scaraInitDuty+0x1712>
			}

			if( FALSE == kinematicInverse(&target_point, positionCurrent)) {
 80067d8:	4c38      	ldr	r4, [pc, #224]	; (80068bc <scaraInitDuty+0x11ac>)
 80067da:	f107 05c0 	add.w	r5, r7, #192	; 0xc0
 80067de:	4668      	mov	r0, sp
 80067e0:	f104 0308 	add.w	r3, r4, #8
 80067e4:	22b8      	movs	r2, #184	; 0xb8
 80067e6:	4619      	mov	r1, r3
 80067e8:	f00f fba0 	bl	8015f2c <memcpy>
 80067ec:	e894 000c 	ldmia.w	r4, {r2, r3}
 80067f0:	4628      	mov	r0, r5
 80067f2:	f7fd fc81 	bl	80040f8 <kinematicInverse>
 80067f6:	4603      	mov	r3, r0
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d101      	bne.n	8006800 <scaraInitDuty+0x10f0>
				return SCARA_STATUS_ERROR_OVER_WORKSPACE;// Exit with error
 80067fc:	2307      	movs	r3, #7
 80067fe:	e310      	b.n	8006e22 <scaraInitDuty+0x1712>
			}
			// Trajectory 4 profile
			double q[4];
			q[0] = target_point.Theta1 - positionCurrent.Theta1;
 8006800:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8006804:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 8006808:	4b2c      	ldr	r3, [pc, #176]	; (80068bc <scaraInitDuty+0x11ac>)
 800680a:	e9d3 341a 	ldrd	r3, r4, [r3, #104]	; 0x68
 800680e:	461a      	mov	r2, r3
 8006810:	4623      	mov	r3, r4
 8006812:	f7f9 fd39 	bl	8000288 <__aeabi_dsub>
 8006816:	4603      	mov	r3, r0
 8006818:	460c      	mov	r4, r1
 800681a:	463a      	mov	r2, r7
 800681c:	e9c2 3400 	strd	r3, r4, [r2]
			q[1] = target_point.Theta2 - positionCurrent.Theta2;
 8006820:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8006824:	e9d3 011c 	ldrd	r0, r1, [r3, #112]	; 0x70
 8006828:	4b24      	ldr	r3, [pc, #144]	; (80068bc <scaraInitDuty+0x11ac>)
 800682a:	e9d3 341c 	ldrd	r3, r4, [r3, #112]	; 0x70
 800682e:	461a      	mov	r2, r3
 8006830:	4623      	mov	r3, r4
 8006832:	f7f9 fd29 	bl	8000288 <__aeabi_dsub>
 8006836:	4603      	mov	r3, r0
 8006838:	460c      	mov	r4, r1
 800683a:	463a      	mov	r2, r7
 800683c:	e9c2 3402 	strd	r3, r4, [r2, #8]
			q[2] = target_point.D3 	   - positionCurrent.D3;
 8006840:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8006844:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	; 0x78
 8006848:	4b1c      	ldr	r3, [pc, #112]	; (80068bc <scaraInitDuty+0x11ac>)
 800684a:	e9d3 341e 	ldrd	r3, r4, [r3, #120]	; 0x78
 800684e:	461a      	mov	r2, r3
 8006850:	4623      	mov	r3, r4
 8006852:	f7f9 fd19 	bl	8000288 <__aeabi_dsub>
 8006856:	4603      	mov	r3, r0
 8006858:	460c      	mov	r4, r1
 800685a:	463a      	mov	r2, r7
 800685c:	e9c2 3404 	strd	r3, r4, [r2, #16]
			q[3] = target_point.Theta4 - positionCurrent.Theta4;
 8006860:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8006864:	e9d3 0120 	ldrd	r0, r1, [r3, #128]	; 0x80
 8006868:	4b14      	ldr	r3, [pc, #80]	; (80068bc <scaraInitDuty+0x11ac>)
 800686a:	e9d3 3420 	ldrd	r3, r4, [r3, #128]	; 0x80
 800686e:	461a      	mov	r2, r3
 8006870:	4623      	mov	r3, r4
 8006872:	f7f9 fd09 	bl	8000288 <__aeabi_dsub>
 8006876:	4603      	mov	r3, r0
 8006878:	460c      	mov	r4, r1
 800687a:	463a      	mov	r2, r7
 800687c:	e9c2 3406 	strd	r3, r4, [r2, #24]

			// LSPB
			if ( DUTY_TRAJECTORY_LSPB == command.trajec_type) {
 8006880:	f897 31e0 	ldrb.w	r3, [r7, #480]	; 0x1e0
 8006884:	2b00      	cmp	r3, #0
 8006886:	f040 8151 	bne.w	8006b2c <scaraInitDuty+0x141c>
				// Mode Init Time
				if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 800688a:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 800688e:	2b01      	cmp	r3, #1
 8006890:	d16c      	bne.n	800696c <scaraInitDuty+0x125c>
					for ( uint8_t i = 0; i < 4; i++) {
 8006892:	2300      	movs	r3, #0
 8006894:	f887 318b 	strb.w	r3, [r7, #395]	; 0x18b
 8006898:	e05c      	b.n	8006954 <scaraInitDuty+0x1244>
 800689a:	bf00      	nop
 800689c:	f3af 8000 	nop.w
	...
 80068a8:	60000000 	.word	0x60000000
 80068ac:	400921fb 	.word	0x400921fb
 80068b0:	2000ad28 	.word	0x2000ad28
 80068b4:	20000824 	.word	0x20000824
 80068b8:	40668000 	.word	0x40668000
 80068bc:	2000b8e8 	.word	0x2000b8e8
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 80068c0:	f897 218b 	ldrb.w	r2, [r7, #395]	; 0x18b
 80068c4:	49cf      	ldr	r1, [pc, #828]	; (8006c04 <scaraInitDuty+0x14f4>)
 80068c6:	4613      	mov	r3, r2
 80068c8:	005b      	lsls	r3, r3, #1
 80068ca:	4413      	add	r3, r2
 80068cc:	01db      	lsls	r3, r3, #7
 80068ce:	440b      	add	r3, r1
 80068d0:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 80068d4:	2200      	movs	r2, #0
 80068d6:	701a      	strb	r2, [r3, #0]
						myDUTY.joint.trajectory[i].lspb.Tf = command.time_total;
 80068d8:	f897 018b 	ldrb.w	r0, [r7, #395]	; 0x18b
 80068dc:	e9d7 127c 	ldrd	r1, r2, [r7, #496]	; 0x1f0
 80068e0:	4cc8      	ldr	r4, [pc, #800]	; (8006c04 <scaraInitDuty+0x14f4>)
 80068e2:	4603      	mov	r3, r0
 80068e4:	005b      	lsls	r3, r3, #1
 80068e6:	4403      	add	r3, r0
 80068e8:	01db      	lsls	r3, r3, #7
 80068ea:	4423      	add	r3, r4
 80068ec:	f503 638e 	add.w	r3, r3, #1136	; 0x470
 80068f0:	e9c3 1200 	strd	r1, r2, [r3]
						status1 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 80068f4:	f897 218b 	ldrb.w	r2, [r7, #395]	; 0x18b
 80068f8:	4613      	mov	r3, r2
 80068fa:	005b      	lsls	r3, r3, #1
 80068fc:	4413      	add	r3, r2
 80068fe:	01db      	lsls	r3, r3, #7
 8006900:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 8006904:	4abf      	ldr	r2, [pc, #764]	; (8006c04 <scaraInitDuty+0x14f4>)
 8006906:	1898      	adds	r0, r3, r2
 8006908:	f897 318b 	ldrb.w	r3, [r7, #395]	; 0x18b
 800690c:	4abe      	ldr	r2, [pc, #760]	; (8006c08 <scaraInitDuty+0x14f8>)
 800690e:	5cd1      	ldrb	r1, [r2, r3]
 8006910:	f897 318b 	ldrb.w	r3, [r7, #395]	; 0x18b
 8006914:	463a      	mov	r2, r7
 8006916:	00db      	lsls	r3, r3, #3
 8006918:	4413      	add	r3, r2
 800691a:	ed93 7b00 	vldr	d7, [r3]
 800691e:	ed97 6bde 	vldr	d6, [r7, #888]	; 0x378
 8006922:	ed97 5be0 	vldr	d5, [r7, #896]	; 0x380
 8006926:	eeb0 2a45 	vmov.f32	s4, s10
 800692a:	eef0 2a65 	vmov.f32	s5, s11
 800692e:	eeb0 1a46 	vmov.f32	s2, s12
 8006932:	eef0 1a66 	vmov.f32	s3, s13
 8006936:	2201      	movs	r2, #1
 8006938:	eeb0 0a47 	vmov.f32	s0, s14
 800693c:	eef0 0a67 	vmov.f32	s1, s15
 8006940:	f000 ff86 	bl	8007850 <scaraInitLSPB>
 8006944:	4603      	mov	r3, r0
 8006946:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
					for ( uint8_t i = 0; i < 4; i++) {
 800694a:	f897 318b 	ldrb.w	r3, [r7, #395]	; 0x18b
 800694e:	3301      	adds	r3, #1
 8006950:	f887 318b 	strb.w	r3, [r7, #395]	; 0x18b
 8006954:	f897 318b 	ldrb.w	r3, [r7, #395]	; 0x18b
 8006958:	2b03      	cmp	r3, #3
 800695a:	d9b1      	bls.n	80068c0 <scaraInitDuty+0x11b0>
											q[i], DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);

					}
					myDUTY.time_total = command.time_total;
 800695c:	e9d7 347c 	ldrd	r3, r4, [r7, #496]	; 0x1f0
 8006960:	4aa8      	ldr	r2, [pc, #672]	; (8006c04 <scaraInitDuty+0x14f4>)
 8006962:	f602 2238 	addw	r2, r2, #2616	; 0xa38
 8006966:	e9c2 3400 	strd	r3, r4, [r2]
 800696a:	e22c      	b.n	8006dc6 <scaraInitDuty+0x16b6>
				// Mode Init Acc
				} else if  ( DUTY_MODE_INIT_QVA == command.modeInit_type) {
 800696c:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 8006970:	2b00      	cmp	r3, #0
 8006972:	f040 80d9 	bne.w	8006b28 <scaraInitDuty+0x1418>
					for ( uint8_t i = 0; i < 4; i++) {
 8006976:	2300      	movs	r3, #0
 8006978:	f887 318a 	strb.w	r3, [r7, #394]	; 0x18a
 800697c:	e03b      	b.n	80069f6 <scaraInitDuty+0x12e6>
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 800697e:	f897 218a 	ldrb.w	r2, [r7, #394]	; 0x18a
 8006982:	49a0      	ldr	r1, [pc, #640]	; (8006c04 <scaraInitDuty+0x14f4>)
 8006984:	4613      	mov	r3, r2
 8006986:	005b      	lsls	r3, r3, #1
 8006988:	4413      	add	r3, r2
 800698a:	01db      	lsls	r3, r3, #7
 800698c:	440b      	add	r3, r1
 800698e:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8006992:	2200      	movs	r2, #0
 8006994:	701a      	strb	r2, [r3, #0]
						status1 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 8006996:	f897 218a 	ldrb.w	r2, [r7, #394]	; 0x18a
 800699a:	4613      	mov	r3, r2
 800699c:	005b      	lsls	r3, r3, #1
 800699e:	4413      	add	r3, r2
 80069a0:	01db      	lsls	r3, r3, #7
 80069a2:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 80069a6:	4a97      	ldr	r2, [pc, #604]	; (8006c04 <scaraInitDuty+0x14f4>)
 80069a8:	1898      	adds	r0, r3, r2
 80069aa:	f897 318a 	ldrb.w	r3, [r7, #394]	; 0x18a
 80069ae:	4a96      	ldr	r2, [pc, #600]	; (8006c08 <scaraInitDuty+0x14f8>)
 80069b0:	5cd1      	ldrb	r1, [r2, r3]
 80069b2:	f897 318a 	ldrb.w	r3, [r7, #394]	; 0x18a
 80069b6:	463a      	mov	r2, r7
 80069b8:	00db      	lsls	r3, r3, #3
 80069ba:	4413      	add	r3, r2
 80069bc:	ed93 7b00 	vldr	d7, [r3]
 80069c0:	ed97 6bde 	vldr	d6, [r7, #888]	; 0x378
 80069c4:	ed97 5be0 	vldr	d5, [r7, #896]	; 0x380
 80069c8:	eeb0 2a45 	vmov.f32	s4, s10
 80069cc:	eef0 2a65 	vmov.f32	s5, s11
 80069d0:	eeb0 1a46 	vmov.f32	s2, s12
 80069d4:	eef0 1a66 	vmov.f32	s3, s13
 80069d8:	2200      	movs	r2, #0
 80069da:	eeb0 0a47 	vmov.f32	s0, s14
 80069de:	eef0 0a67 	vmov.f32	s1, s15
 80069e2:	f000 ff35 	bl	8007850 <scaraInitLSPB>
 80069e6:	4603      	mov	r3, r0
 80069e8:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
					for ( uint8_t i = 0; i < 4; i++) {
 80069ec:	f897 318a 	ldrb.w	r3, [r7, #394]	; 0x18a
 80069f0:	3301      	adds	r3, #1
 80069f2:	f887 318a 	strb.w	r3, [r7, #394]	; 0x18a
 80069f6:	f897 318a 	ldrb.w	r3, [r7, #394]	; 0x18a
 80069fa:	2b03      	cmp	r3, #3
 80069fc:	d9bf      	bls.n	800697e <scaraInitDuty+0x126e>
											q[i], DUTY_MODE_INIT_QVA, command.v_factor, command.a_factor);
					}
					myDUTY.time_total = 0;
 80069fe:	4b81      	ldr	r3, [pc, #516]	; (8006c04 <scaraInitDuty+0x14f4>)
 8006a00:	f603 2238 	addw	r2, r3, #2616	; 0xa38
 8006a04:	f04f 0300 	mov.w	r3, #0
 8006a08:	f04f 0400 	mov.w	r4, #0
 8006a0c:	e9c2 3400 	strd	r3, r4, [r2]
					for ( uint8_t i = 0; i < 4; i++) {
 8006a10:	2300      	movs	r3, #0
 8006a12:	f887 3189 	strb.w	r3, [r7, #393]	; 0x189
 8006a16:	e02d      	b.n	8006a74 <scaraInitDuty+0x1364>
						if ( myDUTY.joint.trajectory[i].lspb.Tf > myDUTY.time_total) {
 8006a18:	f897 2189 	ldrb.w	r2, [r7, #393]	; 0x189
 8006a1c:	4979      	ldr	r1, [pc, #484]	; (8006c04 <scaraInitDuty+0x14f4>)
 8006a1e:	4613      	mov	r3, r2
 8006a20:	005b      	lsls	r3, r3, #1
 8006a22:	4413      	add	r3, r2
 8006a24:	01db      	lsls	r3, r3, #7
 8006a26:	440b      	add	r3, r1
 8006a28:	f503 638e 	add.w	r3, r3, #1136	; 0x470
 8006a2c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006a30:	4b74      	ldr	r3, [pc, #464]	; (8006c04 <scaraInitDuty+0x14f4>)
 8006a32:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 8006a36:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006a3a:	461a      	mov	r2, r3
 8006a3c:	4623      	mov	r3, r4
 8006a3e:	f7fa f86b 	bl	8000b18 <__aeabi_dcmpgt>
 8006a42:	4603      	mov	r3, r0
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d010      	beq.n	8006a6a <scaraInitDuty+0x135a>
							myDUTY.time_total = myDUTY.joint.trajectory[i].lspb.Tf;
 8006a48:	f897 2189 	ldrb.w	r2, [r7, #393]	; 0x189
 8006a4c:	496d      	ldr	r1, [pc, #436]	; (8006c04 <scaraInitDuty+0x14f4>)
 8006a4e:	4613      	mov	r3, r2
 8006a50:	005b      	lsls	r3, r3, #1
 8006a52:	4413      	add	r3, r2
 8006a54:	01db      	lsls	r3, r3, #7
 8006a56:	440b      	add	r3, r1
 8006a58:	f503 638e 	add.w	r3, r3, #1136	; 0x470
 8006a5c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006a60:	4a68      	ldr	r2, [pc, #416]	; (8006c04 <scaraInitDuty+0x14f4>)
 8006a62:	f602 2238 	addw	r2, r2, #2616	; 0xa38
 8006a66:	e9c2 3400 	strd	r3, r4, [r2]
					for ( uint8_t i = 0; i < 4; i++) {
 8006a6a:	f897 3189 	ldrb.w	r3, [r7, #393]	; 0x189
 8006a6e:	3301      	adds	r3, #1
 8006a70:	f887 3189 	strb.w	r3, [r7, #393]	; 0x189
 8006a74:	f897 3189 	ldrb.w	r3, [r7, #393]	; 0x189
 8006a78:	2b03      	cmp	r3, #3
 8006a7a:	d9cd      	bls.n	8006a18 <scaraInitDuty+0x1308>
						}
					}
					for ( uint8_t i = 0; i < 4; i++) {
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	f887 3188 	strb.w	r3, [r7, #392]	; 0x188
 8006a82:	e04c      	b.n	8006b1e <scaraInitDuty+0x140e>
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 8006a84:	f897 2188 	ldrb.w	r2, [r7, #392]	; 0x188
 8006a88:	495e      	ldr	r1, [pc, #376]	; (8006c04 <scaraInitDuty+0x14f4>)
 8006a8a:	4613      	mov	r3, r2
 8006a8c:	005b      	lsls	r3, r3, #1
 8006a8e:	4413      	add	r3, r2
 8006a90:	01db      	lsls	r3, r3, #7
 8006a92:	440b      	add	r3, r1
 8006a94:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8006a98:	2200      	movs	r2, #0
 8006a9a:	701a      	strb	r2, [r3, #0]
						myDUTY.joint.trajectory[i].lspb.Tf = myDUTY.time_total;
 8006a9c:	f897 0188 	ldrb.w	r0, [r7, #392]	; 0x188
 8006aa0:	4b58      	ldr	r3, [pc, #352]	; (8006c04 <scaraInitDuty+0x14f4>)
 8006aa2:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 8006aa6:	e9d3 1200 	ldrd	r1, r2, [r3]
 8006aaa:	4c56      	ldr	r4, [pc, #344]	; (8006c04 <scaraInitDuty+0x14f4>)
 8006aac:	4603      	mov	r3, r0
 8006aae:	005b      	lsls	r3, r3, #1
 8006ab0:	4403      	add	r3, r0
 8006ab2:	01db      	lsls	r3, r3, #7
 8006ab4:	4423      	add	r3, r4
 8006ab6:	f503 638e 	add.w	r3, r3, #1136	; 0x470
 8006aba:	e9c3 1200 	strd	r1, r2, [r3]
						status1 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 8006abe:	f897 2188 	ldrb.w	r2, [r7, #392]	; 0x188
 8006ac2:	4613      	mov	r3, r2
 8006ac4:	005b      	lsls	r3, r3, #1
 8006ac6:	4413      	add	r3, r2
 8006ac8:	01db      	lsls	r3, r3, #7
 8006aca:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 8006ace:	4a4d      	ldr	r2, [pc, #308]	; (8006c04 <scaraInitDuty+0x14f4>)
 8006ad0:	1898      	adds	r0, r3, r2
 8006ad2:	f897 3188 	ldrb.w	r3, [r7, #392]	; 0x188
 8006ad6:	4a4c      	ldr	r2, [pc, #304]	; (8006c08 <scaraInitDuty+0x14f8>)
 8006ad8:	5cd1      	ldrb	r1, [r2, r3]
 8006ada:	f897 3188 	ldrb.w	r3, [r7, #392]	; 0x188
 8006ade:	463a      	mov	r2, r7
 8006ae0:	00db      	lsls	r3, r3, #3
 8006ae2:	4413      	add	r3, r2
 8006ae4:	ed93 7b00 	vldr	d7, [r3]
 8006ae8:	ed97 6bde 	vldr	d6, [r7, #888]	; 0x378
 8006aec:	ed97 5be0 	vldr	d5, [r7, #896]	; 0x380
 8006af0:	eeb0 2a45 	vmov.f32	s4, s10
 8006af4:	eef0 2a65 	vmov.f32	s5, s11
 8006af8:	eeb0 1a46 	vmov.f32	s2, s12
 8006afc:	eef0 1a66 	vmov.f32	s3, s13
 8006b00:	2201      	movs	r2, #1
 8006b02:	eeb0 0a47 	vmov.f32	s0, s14
 8006b06:	eef0 0a67 	vmov.f32	s1, s15
 8006b0a:	f000 fea1 	bl	8007850 <scaraInitLSPB>
 8006b0e:	4603      	mov	r3, r0
 8006b10:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
					for ( uint8_t i = 0; i < 4; i++) {
 8006b14:	f897 3188 	ldrb.w	r3, [r7, #392]	; 0x188
 8006b18:	3301      	adds	r3, #1
 8006b1a:	f887 3188 	strb.w	r3, [r7, #392]	; 0x188
 8006b1e:	f897 3188 	ldrb.w	r3, [r7, #392]	; 0x188
 8006b22:	2b03      	cmp	r3, #3
 8006b24:	d9ae      	bls.n	8006a84 <scaraInitDuty+0x1374>
 8006b26:	e14e      	b.n	8006dc6 <scaraInitDuty+0x16b6>
											q[i], DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
					}

				} else {
					return SCARA_STATUS_ERROR_MODE_INIT;
 8006b28:	2308      	movs	r3, #8
 8006b2a:	e17a      	b.n	8006e22 <scaraInitDuty+0x1712>
				}
				// SCURVE
			} else if ( DUTY_TRAJECTORY_SCURVE == command.trajec_type) {
 8006b2c:	f897 31e0 	ldrb.w	r3, [r7, #480]	; 0x1e0
 8006b30:	2b01      	cmp	r3, #1
 8006b32:	f040 8142 	bne.w	8006dba <scaraInitDuty+0x16aa>
				// Mode Init Time
				if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 8006b36:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 8006b3a:	2b01      	cmp	r3, #1
 8006b3c:	d159      	bne.n	8006bf2 <scaraInitDuty+0x14e2>
					for ( uint8_t i = 0; i < 4; i++) {
 8006b3e:	2300      	movs	r3, #0
 8006b40:	f887 3187 	strb.w	r3, [r7, #391]	; 0x187
 8006b44:	e049      	b.n	8006bda <scaraInitDuty+0x14ca>
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8006b46:	f897 2187 	ldrb.w	r2, [r7, #391]	; 0x187
 8006b4a:	492e      	ldr	r1, [pc, #184]	; (8006c04 <scaraInitDuty+0x14f4>)
 8006b4c:	4613      	mov	r3, r2
 8006b4e:	005b      	lsls	r3, r3, #1
 8006b50:	4413      	add	r3, r2
 8006b52:	01db      	lsls	r3, r3, #7
 8006b54:	440b      	add	r3, r1
 8006b56:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8006b5a:	2201      	movs	r2, #1
 8006b5c:	701a      	strb	r2, [r3, #0]
						myDUTY.joint.trajectory[i].scurve.Tf = command.time_total;
 8006b5e:	f897 0187 	ldrb.w	r0, [r7, #391]	; 0x187
 8006b62:	e9d7 127c 	ldrd	r1, r2, [r7, #496]	; 0x1f0
 8006b66:	4c27      	ldr	r4, [pc, #156]	; (8006c04 <scaraInitDuty+0x14f4>)
 8006b68:	4603      	mov	r3, r0
 8006b6a:	005b      	lsls	r3, r3, #1
 8006b6c:	4403      	add	r3, r0
 8006b6e:	01db      	lsls	r3, r3, #7
 8006b70:	4423      	add	r3, r4
 8006b72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b76:	e9c3 1200 	strd	r1, r2, [r3]
						status1 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve), joint_taget[i],
 8006b7a:	f897 2187 	ldrb.w	r2, [r7, #391]	; 0x187
 8006b7e:	4613      	mov	r3, r2
 8006b80:	005b      	lsls	r3, r3, #1
 8006b82:	4413      	add	r3, r2
 8006b84:	01db      	lsls	r3, r3, #7
 8006b86:	f503 6394 	add.w	r3, r3, #1184	; 0x4a0
 8006b8a:	4a1e      	ldr	r2, [pc, #120]	; (8006c04 <scaraInitDuty+0x14f4>)
 8006b8c:	1898      	adds	r0, r3, r2
 8006b8e:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 8006b92:	4a1d      	ldr	r2, [pc, #116]	; (8006c08 <scaraInitDuty+0x14f8>)
 8006b94:	5cd1      	ldrb	r1, [r2, r3]
 8006b96:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 8006b9a:	463a      	mov	r2, r7
 8006b9c:	00db      	lsls	r3, r3, #3
 8006b9e:	4413      	add	r3, r2
 8006ba0:	ed93 7b00 	vldr	d7, [r3]
 8006ba4:	ed97 6bde 	vldr	d6, [r7, #888]	; 0x378
 8006ba8:	ed97 5be0 	vldr	d5, [r7, #896]	; 0x380
 8006bac:	eeb0 2a45 	vmov.f32	s4, s10
 8006bb0:	eef0 2a65 	vmov.f32	s5, s11
 8006bb4:	eeb0 1a46 	vmov.f32	s2, s12
 8006bb8:	eef0 1a66 	vmov.f32	s3, s13
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	eeb0 0a47 	vmov.f32	s0, s14
 8006bc2:	eef0 0a67 	vmov.f32	s1, s15
 8006bc6:	f001 fa23 	bl	8008010 <scaraInitScurve>
 8006bca:	4603      	mov	r3, r0
 8006bcc:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
					for ( uint8_t i = 0; i < 4; i++) {
 8006bd0:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 8006bd4:	3301      	adds	r3, #1
 8006bd6:	f887 3187 	strb.w	r3, [r7, #391]	; 0x187
 8006bda:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 8006bde:	2b03      	cmp	r3, #3
 8006be0:	d9b1      	bls.n	8006b46 <scaraInitDuty+0x1436>
											q[i], DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);

					}
					myDUTY.time_total = command.time_total;
 8006be2:	e9d7 347c 	ldrd	r3, r4, [r7, #496]	; 0x1f0
 8006be6:	4a07      	ldr	r2, [pc, #28]	; (8006c04 <scaraInitDuty+0x14f4>)
 8006be8:	f602 2238 	addw	r2, r2, #2616	; 0xa38
 8006bec:	e9c2 3400 	strd	r3, r4, [r2]
 8006bf0:	e0e9      	b.n	8006dc6 <scaraInitDuty+0x16b6>
				// Mode Init Acc
				} else if  ( DUTY_MODE_INIT_QVA == command.modeInit_type) {
 8006bf2:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	f040 80dd 	bne.w	8006db6 <scaraInitDuty+0x16a6>
					for ( uint8_t i = 0; i < 4; i++) {
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	f887 3186 	strb.w	r3, [r7, #390]	; 0x186
 8006c02:	e03f      	b.n	8006c84 <scaraInitDuty+0x1574>
 8006c04:	2000ad28 	.word	0x2000ad28
 8006c08:	20000824 	.word	0x20000824
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8006c0c:	f897 2186 	ldrb.w	r2, [r7, #390]	; 0x186
 8006c10:	4988      	ldr	r1, [pc, #544]	; (8006e34 <scaraInitDuty+0x1724>)
 8006c12:	4613      	mov	r3, r2
 8006c14:	005b      	lsls	r3, r3, #1
 8006c16:	4413      	add	r3, r2
 8006c18:	01db      	lsls	r3, r3, #7
 8006c1a:	440b      	add	r3, r1
 8006c1c:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8006c20:	2201      	movs	r2, #1
 8006c22:	701a      	strb	r2, [r3, #0]
						status1 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve), joint_taget[i],
 8006c24:	f897 2186 	ldrb.w	r2, [r7, #390]	; 0x186
 8006c28:	4613      	mov	r3, r2
 8006c2a:	005b      	lsls	r3, r3, #1
 8006c2c:	4413      	add	r3, r2
 8006c2e:	01db      	lsls	r3, r3, #7
 8006c30:	f503 6394 	add.w	r3, r3, #1184	; 0x4a0
 8006c34:	4a7f      	ldr	r2, [pc, #508]	; (8006e34 <scaraInitDuty+0x1724>)
 8006c36:	1898      	adds	r0, r3, r2
 8006c38:	f897 3186 	ldrb.w	r3, [r7, #390]	; 0x186
 8006c3c:	4a7e      	ldr	r2, [pc, #504]	; (8006e38 <scaraInitDuty+0x1728>)
 8006c3e:	5cd1      	ldrb	r1, [r2, r3]
 8006c40:	f897 3186 	ldrb.w	r3, [r7, #390]	; 0x186
 8006c44:	463a      	mov	r2, r7
 8006c46:	00db      	lsls	r3, r3, #3
 8006c48:	4413      	add	r3, r2
 8006c4a:	ed93 7b00 	vldr	d7, [r3]
 8006c4e:	ed97 6bde 	vldr	d6, [r7, #888]	; 0x378
 8006c52:	ed97 5be0 	vldr	d5, [r7, #896]	; 0x380
 8006c56:	eeb0 2a45 	vmov.f32	s4, s10
 8006c5a:	eef0 2a65 	vmov.f32	s5, s11
 8006c5e:	eeb0 1a46 	vmov.f32	s2, s12
 8006c62:	eef0 1a66 	vmov.f32	s3, s13
 8006c66:	2200      	movs	r2, #0
 8006c68:	eeb0 0a47 	vmov.f32	s0, s14
 8006c6c:	eef0 0a67 	vmov.f32	s1, s15
 8006c70:	f001 f9ce 	bl	8008010 <scaraInitScurve>
 8006c74:	4603      	mov	r3, r0
 8006c76:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
					for ( uint8_t i = 0; i < 4; i++) {
 8006c7a:	f897 3186 	ldrb.w	r3, [r7, #390]	; 0x186
 8006c7e:	3301      	adds	r3, #1
 8006c80:	f887 3186 	strb.w	r3, [r7, #390]	; 0x186
 8006c84:	f897 3186 	ldrb.w	r3, [r7, #390]	; 0x186
 8006c88:	2b03      	cmp	r3, #3
 8006c8a:	d9bf      	bls.n	8006c0c <scaraInitDuty+0x14fc>
											q[i], DUTY_MODE_INIT_QVA, command.v_factor, command.a_factor);
					}
					myDUTY.time_total = 0;
 8006c8c:	4b69      	ldr	r3, [pc, #420]	; (8006e34 <scaraInitDuty+0x1724>)
 8006c8e:	f603 2238 	addw	r2, r3, #2616	; 0xa38
 8006c92:	f04f 0300 	mov.w	r3, #0
 8006c96:	f04f 0400 	mov.w	r4, #0
 8006c9a:	e9c2 3400 	strd	r3, r4, [r2]
					for ( uint8_t i = 0; i < 4; i++) {
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	f887 3185 	strb.w	r3, [r7, #389]	; 0x185
 8006ca4:	e02d      	b.n	8006d02 <scaraInitDuty+0x15f2>
						if ( myDUTY.joint.trajectory[i].scurve.Tf > myDUTY.time_total) {
 8006ca6:	f897 2185 	ldrb.w	r2, [r7, #389]	; 0x185
 8006caa:	4962      	ldr	r1, [pc, #392]	; (8006e34 <scaraInitDuty+0x1724>)
 8006cac:	4613      	mov	r3, r2
 8006cae:	005b      	lsls	r3, r3, #1
 8006cb0:	4413      	add	r3, r2
 8006cb2:	01db      	lsls	r3, r3, #7
 8006cb4:	440b      	add	r3, r1
 8006cb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006cba:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006cbe:	4b5d      	ldr	r3, [pc, #372]	; (8006e34 <scaraInitDuty+0x1724>)
 8006cc0:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 8006cc4:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006cc8:	461a      	mov	r2, r3
 8006cca:	4623      	mov	r3, r4
 8006ccc:	f7f9 ff24 	bl	8000b18 <__aeabi_dcmpgt>
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d010      	beq.n	8006cf8 <scaraInitDuty+0x15e8>
							myDUTY.time_total = myDUTY.joint.trajectory[i].scurve.Tf;
 8006cd6:	f897 2185 	ldrb.w	r2, [r7, #389]	; 0x185
 8006cda:	4956      	ldr	r1, [pc, #344]	; (8006e34 <scaraInitDuty+0x1724>)
 8006cdc:	4613      	mov	r3, r2
 8006cde:	005b      	lsls	r3, r3, #1
 8006ce0:	4413      	add	r3, r2
 8006ce2:	01db      	lsls	r3, r3, #7
 8006ce4:	440b      	add	r3, r1
 8006ce6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006cea:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006cee:	4a51      	ldr	r2, [pc, #324]	; (8006e34 <scaraInitDuty+0x1724>)
 8006cf0:	f602 2238 	addw	r2, r2, #2616	; 0xa38
 8006cf4:	e9c2 3400 	strd	r3, r4, [r2]
					for ( uint8_t i = 0; i < 4; i++) {
 8006cf8:	f897 3185 	ldrb.w	r3, [r7, #389]	; 0x185
 8006cfc:	3301      	adds	r3, #1
 8006cfe:	f887 3185 	strb.w	r3, [r7, #389]	; 0x185
 8006d02:	f897 3185 	ldrb.w	r3, [r7, #389]	; 0x185
 8006d06:	2b03      	cmp	r3, #3
 8006d08:	d9cd      	bls.n	8006ca6 <scaraInitDuty+0x1596>
						}
					}
					for ( uint8_t i = 0; i < 4; i++) {
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	f887 3184 	strb.w	r3, [r7, #388]	; 0x184
 8006d10:	e04c      	b.n	8006dac <scaraInitDuty+0x169c>
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8006d12:	f897 2184 	ldrb.w	r2, [r7, #388]	; 0x184
 8006d16:	4947      	ldr	r1, [pc, #284]	; (8006e34 <scaraInitDuty+0x1724>)
 8006d18:	4613      	mov	r3, r2
 8006d1a:	005b      	lsls	r3, r3, #1
 8006d1c:	4413      	add	r3, r2
 8006d1e:	01db      	lsls	r3, r3, #7
 8006d20:	440b      	add	r3, r1
 8006d22:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8006d26:	2201      	movs	r2, #1
 8006d28:	701a      	strb	r2, [r3, #0]
						myDUTY.joint.trajectory[i].scurve.Tf = myDUTY.time_total;
 8006d2a:	f897 0184 	ldrb.w	r0, [r7, #388]	; 0x184
 8006d2e:	4b41      	ldr	r3, [pc, #260]	; (8006e34 <scaraInitDuty+0x1724>)
 8006d30:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 8006d34:	e9d3 1200 	ldrd	r1, r2, [r3]
 8006d38:	4c3e      	ldr	r4, [pc, #248]	; (8006e34 <scaraInitDuty+0x1724>)
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	005b      	lsls	r3, r3, #1
 8006d3e:	4403      	add	r3, r0
 8006d40:	01db      	lsls	r3, r3, #7
 8006d42:	4423      	add	r3, r4
 8006d44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d48:	e9c3 1200 	strd	r1, r2, [r3]
						status1 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve), joint_taget[i],
 8006d4c:	f897 2184 	ldrb.w	r2, [r7, #388]	; 0x184
 8006d50:	4613      	mov	r3, r2
 8006d52:	005b      	lsls	r3, r3, #1
 8006d54:	4413      	add	r3, r2
 8006d56:	01db      	lsls	r3, r3, #7
 8006d58:	f503 6394 	add.w	r3, r3, #1184	; 0x4a0
 8006d5c:	4a35      	ldr	r2, [pc, #212]	; (8006e34 <scaraInitDuty+0x1724>)
 8006d5e:	1898      	adds	r0, r3, r2
 8006d60:	f897 3184 	ldrb.w	r3, [r7, #388]	; 0x184
 8006d64:	4a34      	ldr	r2, [pc, #208]	; (8006e38 <scaraInitDuty+0x1728>)
 8006d66:	5cd1      	ldrb	r1, [r2, r3]
 8006d68:	f897 3184 	ldrb.w	r3, [r7, #388]	; 0x184
 8006d6c:	463a      	mov	r2, r7
 8006d6e:	00db      	lsls	r3, r3, #3
 8006d70:	4413      	add	r3, r2
 8006d72:	ed93 7b00 	vldr	d7, [r3]
 8006d76:	ed97 6bde 	vldr	d6, [r7, #888]	; 0x378
 8006d7a:	ed97 5be0 	vldr	d5, [r7, #896]	; 0x380
 8006d7e:	eeb0 2a45 	vmov.f32	s4, s10
 8006d82:	eef0 2a65 	vmov.f32	s5, s11
 8006d86:	eeb0 1a46 	vmov.f32	s2, s12
 8006d8a:	eef0 1a66 	vmov.f32	s3, s13
 8006d8e:	2201      	movs	r2, #1
 8006d90:	eeb0 0a47 	vmov.f32	s0, s14
 8006d94:	eef0 0a67 	vmov.f32	s1, s15
 8006d98:	f001 f93a 	bl	8008010 <scaraInitScurve>
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
					for ( uint8_t i = 0; i < 4; i++) {
 8006da2:	f897 3184 	ldrb.w	r3, [r7, #388]	; 0x184
 8006da6:	3301      	adds	r3, #1
 8006da8:	f887 3184 	strb.w	r3, [r7, #388]	; 0x184
 8006dac:	f897 3184 	ldrb.w	r3, [r7, #388]	; 0x184
 8006db0:	2b03      	cmp	r3, #3
 8006db2:	d9ae      	bls.n	8006d12 <scaraInitDuty+0x1602>
 8006db4:	e007      	b.n	8006dc6 <scaraInitDuty+0x16b6>
											q[i], DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
					}

				} else {
					return SCARA_STATUS_ERROR_MODE_INIT;
 8006db6:	2308      	movs	r3, #8
 8006db8:	e033      	b.n	8006e22 <scaraInitDuty+0x1712>
				}

			} else {
				return SCARA_STATUS_ERROR_TRAJECTORY;
 8006dba:	2305      	movs	r3, #5
 8006dbc:	e031      	b.n	8006e22 <scaraInitDuty+0x1712>
			}

		} else {
			return SCARA_STATUS_ERROR_JOINT;
 8006dbe:	2304      	movs	r3, #4
 8006dc0:	e02f      	b.n	8006e22 <scaraInitDuty+0x1712>
		}

	} else {
		return SCARA_STATUS_ERROR_SPACE;
 8006dc2:	2302      	movs	r3, #2
 8006dc4:	e02d      	b.n	8006e22 <scaraInitDuty+0x1712>
	}

	// Reset time and distance
	positionCurrent.t = 0;
 8006dc6:	4a1d      	ldr	r2, [pc, #116]	; (8006e3c <scaraInitDuty+0x172c>)
 8006dc8:	f04f 0300 	mov.w	r3, #0
 8006dcc:	f04f 0400 	mov.w	r4, #0
 8006dd0:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	positionCurrent.total_time = myDUTY.time_total;
 8006dd4:	4b17      	ldr	r3, [pc, #92]	; (8006e34 <scaraInitDuty+0x1724>)
 8006dd6:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 8006dda:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006dde:	4a17      	ldr	r2, [pc, #92]	; (8006e3c <scaraInitDuty+0x172c>)
 8006de0:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40
	positionNext.t = 0;
 8006de4:	4a16      	ldr	r2, [pc, #88]	; (8006e40 <scaraInitDuty+0x1730>)
 8006de6:	f04f 0300 	mov.w	r3, #0
 8006dea:	f04f 0400 	mov.w	r4, #0
 8006dee:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	positionNext.total_time = myDUTY.time_total;
 8006df2:	4b10      	ldr	r3, [pc, #64]	; (8006e34 <scaraInitDuty+0x1724>)
 8006df4:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 8006df8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006dfc:	4a10      	ldr	r2, [pc, #64]	; (8006e40 <scaraInitDuty+0x1730>)
 8006dfe:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40
	positionTrue.t = 0;
 8006e02:	4a10      	ldr	r2, [pc, #64]	; (8006e44 <scaraInitDuty+0x1734>)
 8006e04:	f04f 0300 	mov.w	r3, #0
 8006e08:	f04f 0400 	mov.w	r4, #0
 8006e0c:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	positionTrue.total_time = myDUTY.time_total;
 8006e10:	4b08      	ldr	r3, [pc, #32]	; (8006e34 <scaraInitDuty+0x1724>)
 8006e12:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 8006e16:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006e1a:	4a0a      	ldr	r2, [pc, #40]	; (8006e44 <scaraInitDuty+0x1734>)
 8006e1c:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40

	return SCARA_STATUS_OK;
 8006e20:	2300      	movs	r3, #0
}
 8006e22:	4618      	mov	r0, r3
 8006e24:	f507 77e0 	add.w	r7, r7, #448	; 0x1c0
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8006e2e:	b004      	add	sp, #16
 8006e30:	4770      	bx	lr
 8006e32:	bf00      	nop
 8006e34:	2000ad28 	.word	0x2000ad28
 8006e38:	20000824 	.word	0x20000824
 8006e3c:	2000b8e8 	.word	0x2000b8e8
 8006e40:	2000ba68 	.word	0x2000ba68
 8006e44:	2000b9a8 	.word	0x2000b9a8

08006e48 <scaraInitLine>:

/* Compute straight line path parameters */
SCARA_StatusTypeDef	scaraInitLine		(Path_Line_TypeDef *line,
										SCARA_PositionTypeDef start,
										SCARA_PositionTypeDef end) {
 8006e48:	b082      	sub	sp, #8
 8006e4a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e4c:	b0b1      	sub	sp, #196	; 0xc4
 8006e4e:	af2e      	add	r7, sp, #184	; 0xb8
 8006e50:	6078      	str	r0, [r7, #4]
 8006e52:	f107 0120 	add.w	r1, r7, #32
 8006e56:	e881 000c 	stmia.w	r1, {r2, r3}
	// Check limit workspace
	if ( FALSE ==  kinematicInverse(&end, start)) {
 8006e5a:	f107 04e0 	add.w	r4, r7, #224	; 0xe0
 8006e5e:	4668      	mov	r0, sp
 8006e60:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006e64:	22b8      	movs	r2, #184	; 0xb8
 8006e66:	4619      	mov	r1, r3
 8006e68:	f00f f860 	bl	8015f2c <memcpy>
 8006e6c:	f107 0320 	add.w	r3, r7, #32
 8006e70:	cb0c      	ldmia	r3, {r2, r3}
 8006e72:	4620      	mov	r0, r4
 8006e74:	f7fd f940 	bl	80040f8 <kinematicInverse>
 8006e78:	4603      	mov	r3, r0
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d101      	bne.n	8006e82 <scaraInitLine+0x3a>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8006e7e:	2307      	movs	r3, #7
 8006e80:	e09e      	b.n	8006fc0 <scaraInitLine+0x178>
	}
	// Init line params
	line->x1 = end.x;
 8006e82:	e9d7 344a 	ldrd	r3, r4, [r7, #296]	; 0x128
 8006e86:	687a      	ldr	r2, [r7, #4]
 8006e88:	e9c2 3402 	strd	r3, r4, [r2, #8]
	line->y1 = end.y;
 8006e8c:	e9d7 344c 	ldrd	r3, r4, [r7, #304]	; 0x130
 8006e90:	687a      	ldr	r2, [r7, #4]
 8006e92:	e9c2 3406 	strd	r3, r4, [r2, #24]
	line->z1 = end.z;
 8006e96:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8006e9a:	687a      	ldr	r2, [r7, #4]
 8006e9c:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	line->x0 = start.x;
 8006ea0:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 8006ea4:	687a      	ldr	r2, [r7, #4]
 8006ea6:	e9c2 3400 	strd	r3, r4, [r2]
	line->y0 = start.y;
 8006eaa:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 8006eae:	687a      	ldr	r2, [r7, #4]
 8006eb0:	e9c2 3404 	strd	r3, r4, [r2, #16]
	line->z0 = start.z;
 8006eb4:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8006eb8:	687a      	ldr	r2, [r7, #4]
 8006eba:	e9c2 3408 	strd	r3, r4, [r2, #32]
	line->denta_x = end.x  -  start.x;
 8006ebe:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8006ec2:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 8006ec6:	461a      	mov	r2, r3
 8006ec8:	4623      	mov	r3, r4
 8006eca:	f7f9 f9dd 	bl	8000288 <__aeabi_dsub>
 8006ece:	4603      	mov	r3, r0
 8006ed0:	460c      	mov	r4, r1
 8006ed2:	687a      	ldr	r2, [r7, #4]
 8006ed4:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	line->denta_y = end.y  -  start.y;
 8006ed8:	e9d7 014c 	ldrd	r0, r1, [r7, #304]	; 0x130
 8006edc:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 8006ee0:	461a      	mov	r2, r3
 8006ee2:	4623      	mov	r3, r4
 8006ee4:	f7f9 f9d0 	bl	8000288 <__aeabi_dsub>
 8006ee8:	4603      	mov	r3, r0
 8006eea:	460c      	mov	r4, r1
 8006eec:	687a      	ldr	r2, [r7, #4]
 8006eee:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	line->denta_z = end.z  -  start.z;
 8006ef2:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 8006ef6:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8006efa:	461a      	mov	r2, r3
 8006efc:	4623      	mov	r3, r4
 8006efe:	f7f9 f9c3 	bl	8000288 <__aeabi_dsub>
 8006f02:	4603      	mov	r3, r0
 8006f04:	460c      	mov	r4, r1
 8006f06:	687a      	ldr	r2, [r7, #4]
 8006f08:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40
	line->total_s = sqrt((line->denta_x)*(line->denta_x)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 8006f18:	461a      	mov	r2, r3
 8006f1a:	4623      	mov	r3, r4
 8006f1c:	f7f9 fb6c 	bl	80005f8 <__aeabi_dmul>
 8006f20:	4603      	mov	r3, r0
 8006f22:	460c      	mov	r4, r1
 8006f24:	461d      	mov	r5, r3
 8006f26:	4626      	mov	r6, r4
			       +(line->denta_y)*(line->denta_y)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
 8006f34:	461a      	mov	r2, r3
 8006f36:	4623      	mov	r3, r4
 8006f38:	f7f9 fb5e 	bl	80005f8 <__aeabi_dmul>
 8006f3c:	4603      	mov	r3, r0
 8006f3e:	460c      	mov	r4, r1
 8006f40:	461a      	mov	r2, r3
 8006f42:	4623      	mov	r3, r4
 8006f44:	4628      	mov	r0, r5
 8006f46:	4631      	mov	r1, r6
 8006f48:	f7f9 f9a0 	bl	800028c <__adddf3>
 8006f4c:	4603      	mov	r3, r0
 8006f4e:	460c      	mov	r4, r1
 8006f50:	461d      	mov	r5, r3
 8006f52:	4626      	mov	r6, r4
				   +(line->denta_z)*(line->denta_z));
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	e9d3 3410 	ldrd	r3, r4, [r3, #64]	; 0x40
 8006f60:	461a      	mov	r2, r3
 8006f62:	4623      	mov	r3, r4
 8006f64:	f7f9 fb48 	bl	80005f8 <__aeabi_dmul>
 8006f68:	4603      	mov	r3, r0
 8006f6a:	460c      	mov	r4, r1
	line->total_s = sqrt((line->denta_x)*(line->denta_x)
 8006f6c:	461a      	mov	r2, r3
 8006f6e:	4623      	mov	r3, r4
 8006f70:	4628      	mov	r0, r5
 8006f72:	4631      	mov	r1, r6
 8006f74:	f7f9 f98a 	bl	800028c <__adddf3>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	460c      	mov	r4, r1
 8006f7c:	ec44 3b17 	vmov	d7, r3, r4
 8006f80:	eeb0 0a47 	vmov.f32	s0, s14
 8006f84:	eef0 0a67 	vmov.f32	s1, s15
 8006f88:	f012 fed8 	bl	8019d3c <sqrt>
 8006f8c:	eeb0 7a40 	vmov.f32	s14, s0
 8006f90:	eef0 7a60 	vmov.f32	s15, s1
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	ed83 7b12 	vstr	d7, [r3, #72]	; 0x48
	line->x_current = line->x0;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006fa0:	687a      	ldr	r2, [r7, #4]
 8006fa2:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
	line->y_current = line->y0;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8006fac:	687a      	ldr	r2, [r7, #4]
 8006fae:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
	line->z_current = line->z0;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 8006fb8:	687a      	ldr	r2, [r7, #4]
 8006fba:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68

	return SCARA_STATUS_OK;
 8006fbe:	2300      	movs	r3, #0
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	370c      	adds	r7, #12
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8006fca:	b002      	add	sp, #8
 8006fcc:	4770      	bx	lr
	...

08006fd0 <scaraInitCircle>:
/* Compute circular path parameters */
SCARA_StatusTypeDef	scaraInitCircle		(Path_Circle_TypeDef *circle,
										SCARA_PositionTypeDef start,
										SCARA_PositionTypeDef end,
										SCARA_PositionTypeDef center,
										int32_t dir){
 8006fd0:	b082      	sub	sp, #8
 8006fd2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006fd6:	b0c3      	sub	sp, #268	; 0x10c
 8006fd8:	af2e      	add	r7, sp, #184	; 0xb8
 8006fda:	6078      	str	r0, [r7, #4]
 8006fdc:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8006fe0:	e881 000c 	stmia.w	r1, {r2, r3}
	// Check limit workspace
	if ( FALSE == kinematicInverse(&end, start) ) {
 8006fe4:	f507 7698 	add.w	r6, r7, #304	; 0x130
 8006fe8:	4668      	mov	r0, sp
 8006fea:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8006fee:	22b8      	movs	r2, #184	; 0xb8
 8006ff0:	4619      	mov	r1, r3
 8006ff2:	f00e ff9b 	bl	8015f2c <memcpy>
 8006ff6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8006ffa:	cb0c      	ldmia	r3, {r2, r3}
 8006ffc:	4630      	mov	r0, r6
 8006ffe:	f7fd f87b 	bl	80040f8 <kinematicInverse>
 8007002:	4603      	mov	r3, r0
 8007004:	2b00      	cmp	r3, #0
 8007006:	d101      	bne.n	800700c <scaraInitCircle+0x3c>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8007008:	2307      	movs	r3, #7
 800700a:	e146      	b.n	800729a <scaraInitCircle+0x2ca>
	}

	if( 1 != dir && -1 != dir) {
 800700c:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8007010:	2b01      	cmp	r3, #1
 8007012:	d006      	beq.n	8007022 <scaraInitCircle+0x52>
 8007014:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8007018:	f1b3 3fff 	cmp.w	r3, #4294967295
 800701c:	d001      	beq.n	8007022 <scaraInitCircle+0x52>
		return SCARA_STATUS_ERROR_PARA;// error direction param !!!
 800701e:	2306      	movs	r3, #6
 8007020:	e13b      	b.n	800729a <scaraInitCircle+0x2ca>
	}

	double v_x_start, v_y_start, v_x_stop, v_y_stop;
	double r1, r2, angle_start, angle_stop, delta_angle;
	v_x_start = start.x - center.x;
 8007022:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8007026:	e9d7 238e 	ldrd	r2, r3, [r7, #568]	; 0x238
 800702a:	f7f9 f92d 	bl	8000288 <__aeabi_dsub>
 800702e:	4602      	mov	r2, r0
 8007030:	460b      	mov	r3, r1
 8007032:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	v_y_start = start.y - center.y;
 8007036:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 800703a:	e9d7 2390 	ldrd	r2, r3, [r7, #576]	; 0x240
 800703e:	f7f9 f923 	bl	8000288 <__aeabi_dsub>
 8007042:	4602      	mov	r2, r0
 8007044:	460b      	mov	r3, r1
 8007046:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	v_x_stop  = end.x  - center.x;
 800704a:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 800704e:	e9d7 238e 	ldrd	r2, r3, [r7, #568]	; 0x238
 8007052:	f7f9 f919 	bl	8000288 <__aeabi_dsub>
 8007056:	4602      	mov	r2, r0
 8007058:	460b      	mov	r3, r1
 800705a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	v_y_stop  = end.y  - center.y;
 800705e:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	; 0x180
 8007062:	e9d7 2390 	ldrd	r2, r3, [r7, #576]	; 0x240
 8007066:	f7f9 f90f 	bl	8000288 <__aeabi_dsub>
 800706a:	4602      	mov	r2, r0
 800706c:	460b      	mov	r3, r1
 800706e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	r1 = sqrt(v_x_start*v_x_start + v_y_start*v_y_start);
 8007072:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007076:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800707a:	f7f9 fabd 	bl	80005f8 <__aeabi_dmul>
 800707e:	4602      	mov	r2, r0
 8007080:	460b      	mov	r3, r1
 8007082:	4690      	mov	r8, r2
 8007084:	4699      	mov	r9, r3
 8007086:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800708a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800708e:	f7f9 fab3 	bl	80005f8 <__aeabi_dmul>
 8007092:	4602      	mov	r2, r0
 8007094:	460b      	mov	r3, r1
 8007096:	4640      	mov	r0, r8
 8007098:	4649      	mov	r1, r9
 800709a:	f7f9 f8f7 	bl	800028c <__adddf3>
 800709e:	4602      	mov	r2, r0
 80070a0:	460b      	mov	r3, r1
 80070a2:	ec43 2b17 	vmov	d7, r2, r3
 80070a6:	eeb0 0a47 	vmov.f32	s0, s14
 80070aa:	eef0 0a67 	vmov.f32	s1, s15
 80070ae:	f012 fe45 	bl	8019d3c <sqrt>
 80070b2:	ed87 0b08 	vstr	d0, [r7, #32]
	r2 = sqrt(v_x_stop*v_x_stop + v_y_stop*v_y_stop);
 80070b6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80070ba:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80070be:	f7f9 fa9b 	bl	80005f8 <__aeabi_dmul>
 80070c2:	4602      	mov	r2, r0
 80070c4:	460b      	mov	r3, r1
 80070c6:	4690      	mov	r8, r2
 80070c8:	4699      	mov	r9, r3
 80070ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80070ce:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80070d2:	f7f9 fa91 	bl	80005f8 <__aeabi_dmul>
 80070d6:	4602      	mov	r2, r0
 80070d8:	460b      	mov	r3, r1
 80070da:	4640      	mov	r0, r8
 80070dc:	4649      	mov	r1, r9
 80070de:	f7f9 f8d5 	bl	800028c <__adddf3>
 80070e2:	4602      	mov	r2, r0
 80070e4:	460b      	mov	r3, r1
 80070e6:	ec43 2b17 	vmov	d7, r2, r3
 80070ea:	eeb0 0a47 	vmov.f32	s0, s14
 80070ee:	eef0 0a67 	vmov.f32	s1, s15
 80070f2:	f012 fe23 	bl	8019d3c <sqrt>
 80070f6:	ed87 0b06 	vstr	d0, [r7, #24]

	if( 1.0 < fabs(r1 - r2)) {
 80070fa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80070fe:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8007102:	f7f9 f8c1 	bl	8000288 <__aeabi_dsub>
 8007106:	4602      	mov	r2, r0
 8007108:	460b      	mov	r3, r1
 800710a:	4614      	mov	r4, r2
 800710c:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8007110:	f04f 0200 	mov.w	r2, #0
 8007114:	4b68      	ldr	r3, [pc, #416]	; (80072b8 <scaraInitCircle+0x2e8>)
 8007116:	4620      	mov	r0, r4
 8007118:	4629      	mov	r1, r5
 800711a:	f7f9 fcfd 	bl	8000b18 <__aeabi_dcmpgt>
 800711e:	4603      	mov	r3, r0
 8007120:	2b00      	cmp	r3, #0
 8007122:	d001      	beq.n	8007128 <scaraInitCircle+0x158>
		return SCARA_STATUS_ERROR_PARA; //start & stop are not in a circle together !!
 8007124:	2306      	movs	r3, #6
 8007126:	e0b8      	b.n	800729a <scaraInitCircle+0x2ca>
	}

	if (r1 < 0.1 || r2 < 0.1) {
 8007128:	a35f      	add	r3, pc, #380	; (adr r3, 80072a8 <scaraInitCircle+0x2d8>)
 800712a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800712e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8007132:	f7f9 fcd3 	bl	8000adc <__aeabi_dcmplt>
 8007136:	4603      	mov	r3, r0
 8007138:	2b00      	cmp	r3, #0
 800713a:	d109      	bne.n	8007150 <scaraInitCircle+0x180>
 800713c:	a35a      	add	r3, pc, #360	; (adr r3, 80072a8 <scaraInitCircle+0x2d8>)
 800713e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007142:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007146:	f7f9 fcc9 	bl	8000adc <__aeabi_dcmplt>
 800714a:	4603      	mov	r3, r0
 800714c:	2b00      	cmp	r3, #0
 800714e:	d001      	beq.n	8007154 <scaraInitCircle+0x184>
		return SCARA_STATUS_ERROR_PARA; //start and center almost in the same phace, radius = 0 !!
 8007150:	2306      	movs	r3, #6
 8007152:	e0a2      	b.n	800729a <scaraInitCircle+0x2ca>
	}

	angle_start = atan2(v_y_start, v_x_start);
 8007154:	ed97 1b10 	vldr	d1, [r7, #64]	; 0x40
 8007158:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 800715c:	f012 fdec 	bl	8019d38 <atan2>
 8007160:	ed87 0b04 	vstr	d0, [r7, #16]
	angle_stop  = atan2(v_y_stop, v_x_stop);
 8007164:	ed97 1b0c 	vldr	d1, [r7, #48]	; 0x30
 8007168:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 800716c:	f012 fde4 	bl	8019d38 <atan2>
 8007170:	ed87 0b02 	vstr	d0, [r7, #8]
	delta_angle = angle_stop - angle_start;
 8007174:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007178:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800717c:	f7f9 f884 	bl	8000288 <__aeabi_dsub>
 8007180:	4603      	mov	r3, r0
 8007182:	460c      	mov	r4, r1
 8007184:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48

	if ( 0 > delta_angle) {
 8007188:	f04f 0200 	mov.w	r2, #0
 800718c:	f04f 0300 	mov.w	r3, #0
 8007190:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8007194:	f7f9 fca2 	bl	8000adc <__aeabi_dcmplt>
 8007198:	4603      	mov	r3, r0
 800719a:	2b00      	cmp	r3, #0
 800719c:	d00a      	beq.n	80071b4 <scaraInitCircle+0x1e4>
		delta_angle += 2*PI;
 800719e:	a344      	add	r3, pc, #272	; (adr r3, 80072b0 <scaraInitCircle+0x2e0>)
 80071a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071a4:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80071a8:	f7f9 f870 	bl	800028c <__adddf3>
 80071ac:	4603      	mov	r3, r0
 80071ae:	460c      	mov	r4, r1
 80071b0:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	} // atan2 range : -PI --> PI

	if ( 0 > dir) {
 80071b4:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	da0a      	bge.n	80071d2 <scaraInitCircle+0x202>
		delta_angle = 2*PI - delta_angle;
 80071bc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80071c0:	a13b      	add	r1, pc, #236	; (adr r1, 80072b0 <scaraInitCircle+0x2e0>)
 80071c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80071c6:	f7f9 f85f 	bl	8000288 <__aeabi_dsub>
 80071ca:	4603      	mov	r3, r0
 80071cc:	460c      	mov	r4, r1
 80071ce:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	}
	// Init circle params
	circle->dir = dir;
 80071d2:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 80071d6:	b25a      	sxtb	r2, r3
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	701a      	strb	r2, [r3, #0]
	circle->radius = r1;
 80071dc:	687a      	ldr	r2, [r7, #4]
 80071de:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80071e2:	e9c2 3402 	strd	r3, r4, [r2, #8]
	circle->angle_start = angle_start;
 80071e6:	687a      	ldr	r2, [r7, #4]
 80071e8:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80071ec:	e9c2 3404 	strd	r3, r4, [r2, #16]
	circle->angle_stop  = angle_stop;
 80071f0:	687a      	ldr	r2, [r7, #4]
 80071f2:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80071f6:	e9c2 3406 	strd	r3, r4, [r2, #24]
	circle->total_angle = delta_angle;
 80071fa:	687a      	ldr	r2, [r7, #4]
 80071fc:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8007200:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
	circle->total_s = delta_angle*r1;
 8007204:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007208:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800720c:	f7f9 f9f4 	bl	80005f8 <__aeabi_dmul>
 8007210:	4603      	mov	r3, r0
 8007212:	460c      	mov	r4, r1
 8007214:	687a      	ldr	r2, [r7, #4]
 8007216:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
	circle->x0 = start.x;
 800721a:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	; 0xb8
 800721e:	687a      	ldr	r2, [r7, #4]
 8007220:	e9c2 3408 	strd	r3, r4, [r2, #32]
	circle->y0 = start.y;
 8007224:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	; 0xc0
 8007228:	687a      	ldr	r2, [r7, #4]
 800722a:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	circle->x1 = end.x;
 800722e:	e9d7 345e 	ldrd	r3, r4, [r7, #376]	; 0x178
 8007232:	687a      	ldr	r2, [r7, #4]
 8007234:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	circle->y1 = end.y;
 8007238:	e9d7 3460 	ldrd	r3, r4, [r7, #384]	; 0x180
 800723c:	687a      	ldr	r2, [r7, #4]
 800723e:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	circle->xi = center.x;
 8007242:	e9d7 348e 	ldrd	r3, r4, [r7, #568]	; 0x238
 8007246:	687a      	ldr	r2, [r7, #4]
 8007248:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40
	circle->yi = center.y;
 800724c:	e9d7 3490 	ldrd	r3, r4, [r7, #576]	; 0x240
 8007250:	687a      	ldr	r2, [r7, #4]
 8007252:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	circle->z0 = start.z;
 8007256:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	; 0xc8
 800725a:	687a      	ldr	r2, [r7, #4]
 800725c:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
	circle->z1 = start.z;
 8007260:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	; 0xc8
 8007264:	687a      	ldr	r2, [r7, #4]
 8007266:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
	circle->zi = start.z;
 800726a:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	; 0xc8
 800726e:	687a      	ldr	r2, [r7, #4]
 8007270:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
	circle->x_current = circle->x0;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 800727a:	687a      	ldr	r2, [r7, #4]
 800727c:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
	circle->y_current = circle->y0;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 8007286:	687a      	ldr	r2, [r7, #4]
 8007288:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
	circle->z_current = circle->z0;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 8007292:	687a      	ldr	r2, [r7, #4]
 8007294:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88

	return SCARA_STATUS_OK;
 8007298:	2300      	movs	r3, #0
}
 800729a:	4618      	mov	r0, r3
 800729c:	3754      	adds	r7, #84	; 0x54
 800729e:	46bd      	mov	sp, r7
 80072a0:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80072a4:	b002      	add	sp, #8
 80072a6:	4770      	bx	lr
 80072a8:	9999999a 	.word	0x9999999a
 80072ac:	3fb99999 	.word	0x3fb99999
 80072b0:	60000000 	.word	0x60000000
 80072b4:	401921fb 	.word	0x401921fb
 80072b8:	3ff00000 	.word	0x3ff00000
 80072bc:	00000000 	.word	0x00000000

080072c0 <scaraInitLinear>:

SCARA_StatusTypeDef scaraInitLinear(Trajectory_Linear_TypeDef *linear, Trajectory_TargetTypeDef target, double total_s,
									ModeInitTypeDef modeinit, double additional_factor)
{
 80072c0:	b590      	push	{r4, r7, lr}
 80072c2:	b087      	sub	sp, #28
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6178      	str	r0, [r7, #20]
 80072c8:	460b      	mov	r3, r1
 80072ca:	ed87 0b02 	vstr	d0, [r7, #8]
 80072ce:	ed87 1b00 	vstr	d1, [r7]
 80072d2:	74fb      	strb	r3, [r7, #19]
 80072d4:	4613      	mov	r3, r2
 80072d6:	74bb      	strb	r3, [r7, #18]

	if(target == TRAJECTORY_3D){
 80072d8:	7cfb      	ldrb	r3, [r7, #19]
 80072da:	2b04      	cmp	r3, #4
 80072dc:	d004      	beq.n	80072e8 <scaraInitLinear+0x28>

	}else if(target == TRAJECTORY_ROLL){
 80072de:	7cfb      	ldrb	r3, [r7, #19]
 80072e0:	2b05      	cmp	r3, #5
 80072e2:	d001      	beq.n	80072e8 <scaraInitLinear+0x28>

	}else{
		return SCARA_STATUS_ERROR_PARA;
 80072e4:	2306      	movs	r3, #6
 80072e6:	e04b      	b.n	8007380 <scaraInitLinear+0xc0>
	}

	if(modeinit == DUTY_MODE_INIT_QT){
 80072e8:	7cbb      	ldrb	r3, [r7, #18]
 80072ea:	2b03      	cmp	r3, #3
 80072ec:	d125      	bne.n	800733a <scaraInitLinear+0x7a>
		linear->constant_v = total_s / additional_factor;
 80072ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 80072f2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80072f6:	f7f9 faa9 	bl	800084c <__aeabi_ddiv>
 80072fa:	4603      	mov	r3, r0
 80072fc:	460c      	mov	r4, r1
 80072fe:	697a      	ldr	r2, [r7, #20]
 8007300:	e9c2 3402 	strd	r3, r4, [r2, #8]
		linear->number_of_sample = ceilf(additional_factor / T_SAMPLING); // ceiling
 8007304:	a322      	add	r3, pc, #136	; (adr r3, 8007390 <scaraInitLinear+0xd0>)
 8007306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800730a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800730e:	f7f9 fa9d 	bl	800084c <__aeabi_ddiv>
 8007312:	4603      	mov	r3, r0
 8007314:	460c      	mov	r4, r1
 8007316:	4618      	mov	r0, r3
 8007318:	4621      	mov	r1, r4
 800731a:	f7f9 fc65 	bl	8000be8 <__aeabi_d2f>
 800731e:	4603      	mov	r3, r0
 8007320:	ee00 3a10 	vmov	s0, r3
 8007324:	f012 fcc8 	bl	8019cb8 <ceilf>
 8007328:	eef0 7a40 	vmov.f32	s15, s0
 800732c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007330:	ee17 2a90 	vmov	r2, s15
 8007334:	697b      	ldr	r3, [r7, #20]
 8007336:	621a      	str	r2, [r3, #32]
 8007338:	e021      	b.n	800737e <scaraInitLinear+0xbe>
	}else if(modeinit == DUTY_MODE_INIT_QV){
 800733a:	7cbb      	ldrb	r3, [r7, #18]
 800733c:	2b02      	cmp	r3, #2
 800733e:	d11c      	bne.n	800737a <scaraInitLinear+0xba>
		linear->constant_v = additional_factor * V_MOVE_MAX;
 8007340:	f04f 0200 	mov.w	r2, #0
 8007344:	4b10      	ldr	r3, [pc, #64]	; (8007388 <scaraInitLinear+0xc8>)
 8007346:	e9d7 0100 	ldrd	r0, r1, [r7]
 800734a:	f7f9 f955 	bl	80005f8 <__aeabi_dmul>
 800734e:	4603      	mov	r3, r0
 8007350:	460c      	mov	r4, r1
 8007352:	697a      	ldr	r2, [r7, #20]
 8007354:	e9c2 3402 	strd	r3, r4, [r2, #8]
		myDUTY.time_total = total_s / linear->constant_v;
 8007358:	697b      	ldr	r3, [r7, #20]
 800735a:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 800735e:	461a      	mov	r2, r3
 8007360:	4623      	mov	r3, r4
 8007362:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007366:	f7f9 fa71 	bl	800084c <__aeabi_ddiv>
 800736a:	4603      	mov	r3, r0
 800736c:	460c      	mov	r4, r1
 800736e:	4a07      	ldr	r2, [pc, #28]	; (800738c <scaraInitLinear+0xcc>)
 8007370:	f602 2238 	addw	r2, r2, #2616	; 0xa38
 8007374:	e9c2 3400 	strd	r3, r4, [r2]
 8007378:	e001      	b.n	800737e <scaraInitLinear+0xbe>
	}else{
		return SCARA_STATUS_ERROR_PARA;
 800737a:	2306      	movs	r3, #6
 800737c:	e000      	b.n	8007380 <scaraInitLinear+0xc0>
	}

	return SCARA_STATUS_OK;
 800737e:	2300      	movs	r3, #0
}
 8007380:	4618      	mov	r0, r3
 8007382:	371c      	adds	r7, #28
 8007384:	46bd      	mov	sp, r7
 8007386:	bd90      	pop	{r4, r7, pc}
 8007388:	40877000 	.word	0x40877000
 800738c:	2000ad28 	.word	0x2000ad28
 8007390:	40000000 	.word	0x40000000
 8007394:	3f847ae1 	.word	0x3f847ae1

08007398 <scaraInitLSPB1>:
SCARA_StatusTypeDef	scaraInitLSPB1		(Trajectory_LSPB_TypeDef *lspb,
										Trajectory_TargetTypeDef target,
										double total_s,
										ModeInitTypeDef modeinit,
										double v_factor,
										double additional_factor){
 8007398:	b5b0      	push	{r4, r5, r7, lr}
 800739a:	b096      	sub	sp, #88	; 0x58
 800739c:	af00      	add	r7, sp, #0
 800739e:	61f8      	str	r0, [r7, #28]
 80073a0:	460b      	mov	r3, r1
 80073a2:	ed87 0b04 	vstr	d0, [r7, #16]
 80073a6:	ed87 1b02 	vstr	d1, [r7, #8]
 80073aa:	ed87 2b00 	vstr	d2, [r7]
 80073ae:	76fb      	strb	r3, [r7, #27]
 80073b0:	4613      	mov	r3, r2
 80073b2:	76bb      	strb	r3, [r7, #26]
	double v_design, a_design, v_lim, q0, q1, v0, v1, ta, td, tf;
	uint32_t no_sample;
	int8_t dir;
	if(target == TRAJECTORY_3D){
 80073b4:	7efb      	ldrb	r3, [r7, #27]
 80073b6:	2b04      	cmp	r3, #4
 80073b8:	d12c      	bne.n	8007414 <scaraInitLSPB1+0x7c>
		if(modeinit == DUTY_MODE_INIT_QVT){
 80073ba:	7ebb      	ldrb	r3, [r7, #26]
 80073bc:	2b01      	cmp	r3, #1
 80073be:	d10f      	bne.n	80073e0 <scaraInitLSPB1+0x48>
			v_design = V_MOVE_MAX*v_factor;
 80073c0:	f04f 0200 	mov.w	r2, #0
 80073c4:	4b74      	ldr	r3, [pc, #464]	; (8007598 <scaraInitLSPB1+0x200>)
 80073c6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80073ca:	f7f9 f915 	bl	80005f8 <__aeabi_dmul>
 80073ce:	4603      	mov	r3, r0
 80073d0:	460c      	mov	r4, r1
 80073d2:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
			tf = additional_factor;
 80073d6:	e9d7 3400 	ldrd	r3, r4, [r7]
 80073da:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
 80073de:	e01b      	b.n	8007418 <scaraInitLSPB1+0x80>
		}else if(modeinit == DUTY_MODE_INIT_QVA){
 80073e0:	7ebb      	ldrb	r3, [r7, #26]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d118      	bne.n	8007418 <scaraInitLSPB1+0x80>
			a_design = A_MOVE_MAX*additional_factor;
 80073e6:	f04f 0200 	mov.w	r2, #0
 80073ea:	4b6c      	ldr	r3, [pc, #432]	; (800759c <scaraInitLSPB1+0x204>)
 80073ec:	e9d7 0100 	ldrd	r0, r1, [r7]
 80073f0:	f7f9 f902 	bl	80005f8 <__aeabi_dmul>
 80073f4:	4603      	mov	r3, r0
 80073f6:	460c      	mov	r4, r1
 80073f8:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
			v_design = V_MOVE_MAX*v_factor;
 80073fc:	f04f 0200 	mov.w	r2, #0
 8007400:	4b65      	ldr	r3, [pc, #404]	; (8007598 <scaraInitLSPB1+0x200>)
 8007402:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007406:	f7f9 f8f7 	bl	80005f8 <__aeabi_dmul>
 800740a:	4603      	mov	r3, r0
 800740c:	460c      	mov	r4, r1
 800740e:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
 8007412:	e001      	b.n	8007418 <scaraInitLSPB1+0x80>
		}
	}else{
		return SCARA_STATUS_ERROR_PARA;
 8007414:	2306      	movs	r3, #6
 8007416:	e20b      	b.n	8007830 <scaraInitLSPB1+0x498>
	}
	if(modeinit == DUTY_MODE_INIT_QVT){
 8007418:	7ebb      	ldrb	r3, [r7, #26]
 800741a:	2b01      	cmp	r3, #1
 800741c:	f040 80c6 	bne.w	80075ac <scaraInitLSPB1+0x214>
		//check if time valid or not
		if(tf < 0.1 && v_design > 7.5){
 8007420:	a357      	add	r3, pc, #348	; (adr r3, 8007580 <scaraInitLSPB1+0x1e8>)
 8007422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007426:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800742a:	f7f9 fb57 	bl	8000adc <__aeabi_dcmplt>
 800742e:	4603      	mov	r3, r0
 8007430:	2b00      	cmp	r3, #0
 8007432:	d01d      	beq.n	8007470 <scaraInitLSPB1+0xd8>
 8007434:	f04f 0200 	mov.w	r2, #0
 8007438:	4b59      	ldr	r3, [pc, #356]	; (80075a0 <scaraInitLSPB1+0x208>)
 800743a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800743e:	f7f9 fb6b 	bl	8000b18 <__aeabi_dcmpgt>
 8007442:	4603      	mov	r3, r0
 8007444:	2b00      	cmp	r3, #0
 8007446:	d013      	beq.n	8007470 <scaraInitLSPB1+0xd8>
			tf = 1.5*total_s/v_design;
 8007448:	f04f 0200 	mov.w	r2, #0
 800744c:	4b55      	ldr	r3, [pc, #340]	; (80075a4 <scaraInitLSPB1+0x20c>)
 800744e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007452:	f7f9 f8d1 	bl	80005f8 <__aeabi_dmul>
 8007456:	4603      	mov	r3, r0
 8007458:	460c      	mov	r4, r1
 800745a:	4618      	mov	r0, r3
 800745c:	4621      	mov	r1, r4
 800745e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007462:	f7f9 f9f3 	bl	800084c <__aeabi_ddiv>
 8007466:	4603      	mov	r3, r0
 8007468:	460c      	mov	r4, r1
 800746a:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
 800746e:	e060      	b.n	8007532 <scaraInitLSPB1+0x19a>
		}else if(v_design < 0.0001 && tf > 0.15){ //check if velocity valid or not
 8007470:	a345      	add	r3, pc, #276	; (adr r3, 8007588 <scaraInitLSPB1+0x1f0>)
 8007472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007476:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800747a:	f7f9 fb2f 	bl	8000adc <__aeabi_dcmplt>
 800747e:	4603      	mov	r3, r0
 8007480:	2b00      	cmp	r3, #0
 8007482:	d01d      	beq.n	80074c0 <scaraInitLSPB1+0x128>
 8007484:	a342      	add	r3, pc, #264	; (adr r3, 8007590 <scaraInitLSPB1+0x1f8>)
 8007486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800748a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800748e:	f7f9 fb43 	bl	8000b18 <__aeabi_dcmpgt>
 8007492:	4603      	mov	r3, r0
 8007494:	2b00      	cmp	r3, #0
 8007496:	d013      	beq.n	80074c0 <scaraInitLSPB1+0x128>
			v_design = 1.5*total_s/tf;
 8007498:	f04f 0200 	mov.w	r2, #0
 800749c:	4b41      	ldr	r3, [pc, #260]	; (80075a4 <scaraInitLSPB1+0x20c>)
 800749e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80074a2:	f7f9 f8a9 	bl	80005f8 <__aeabi_dmul>
 80074a6:	4603      	mov	r3, r0
 80074a8:	460c      	mov	r4, r1
 80074aa:	4618      	mov	r0, r3
 80074ac:	4621      	mov	r1, r4
 80074ae:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80074b2:	f7f9 f9cb 	bl	800084c <__aeabi_ddiv>
 80074b6:	4603      	mov	r3, r0
 80074b8:	460c      	mov	r4, r1
 80074ba:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
 80074be:	e038      	b.n	8007532 <scaraInitLSPB1+0x19a>
		}else{
			v_lim = total_s/tf;
 80074c0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80074c4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80074c8:	f7f9 f9c0 	bl	800084c <__aeabi_ddiv>
 80074cc:	4603      	mov	r3, r0
 80074ce:	460c      	mov	r4, r1
 80074d0:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			if(v_design < 1.2*v_lim){
 80074d4:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 80074d8:	4b33      	ldr	r3, [pc, #204]	; (80075a8 <scaraInitLSPB1+0x210>)
 80074da:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80074de:	f7f9 f88b 	bl	80005f8 <__aeabi_dmul>
 80074e2:	4603      	mov	r3, r0
 80074e4:	460c      	mov	r4, r1
 80074e6:	461a      	mov	r2, r3
 80074e8:	4623      	mov	r3, r4
 80074ea:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80074ee:	f7f9 faf5 	bl	8000adc <__aeabi_dcmplt>
 80074f2:	4603      	mov	r3, r0
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d001      	beq.n	80074fc <scaraInitLSPB1+0x164>
				return SCARA_STATUS_ERROR_OVER_VELOC;
 80074f8:	2309      	movs	r3, #9
 80074fa:	e199      	b.n	8007830 <scaraInitLSPB1+0x498>
			}else if(v_design > 2*v_lim){
 80074fc:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8007500:	4602      	mov	r2, r0
 8007502:	460b      	mov	r3, r1
 8007504:	f7f8 fec2 	bl	800028c <__adddf3>
 8007508:	4603      	mov	r3, r0
 800750a:	460c      	mov	r4, r1
 800750c:	461a      	mov	r2, r3
 800750e:	4623      	mov	r3, r4
 8007510:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007514:	f7f9 fb00 	bl	8000b18 <__aeabi_dcmpgt>
 8007518:	4603      	mov	r3, r0
 800751a:	2b00      	cmp	r3, #0
 800751c:	d009      	beq.n	8007532 <scaraInitLSPB1+0x19a>
				v_design = 2*v_lim;
 800751e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8007522:	4602      	mov	r2, r0
 8007524:	460b      	mov	r3, r1
 8007526:	f7f8 feb1 	bl	800028c <__adddf3>
 800752a:	4603      	mov	r3, r0
 800752c:	460c      	mov	r4, r1
 800752e:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
			}else{

			}
		}
		ta = tf - total_s/v_design;
 8007532:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007536:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800753a:	f7f9 f987 	bl	800084c <__aeabi_ddiv>
 800753e:	4603      	mov	r3, r0
 8007540:	460c      	mov	r4, r1
 8007542:	461a      	mov	r2, r3
 8007544:	4623      	mov	r3, r4
 8007546:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800754a:	f7f8 fe9d 	bl	8000288 <__aeabi_dsub>
 800754e:	4603      	mov	r3, r0
 8007550:	460c      	mov	r4, r1
 8007552:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
		a_design = v_design/ta;
 8007556:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800755a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800755e:	f7f9 f975 	bl	800084c <__aeabi_ddiv>
 8007562:	4603      	mov	r3, r0
 8007564:	460c      	mov	r4, r1
 8007566:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
		td = tf - ta;
 800756a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800756e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8007572:	f7f8 fe89 	bl	8000288 <__aeabi_dsub>
 8007576:	4603      	mov	r3, r0
 8007578:	460c      	mov	r4, r1
 800757a:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
 800757e:	e0ef      	b.n	8007760 <scaraInitLSPB1+0x3c8>
 8007580:	9999999a 	.word	0x9999999a
 8007584:	3fb99999 	.word	0x3fb99999
 8007588:	eb1c432d 	.word	0xeb1c432d
 800758c:	3f1a36e2 	.word	0x3f1a36e2
 8007590:	33333333 	.word	0x33333333
 8007594:	3fc33333 	.word	0x3fc33333
 8007598:	40877000 	.word	0x40877000
 800759c:	407f4000 	.word	0x407f4000
 80075a0:	401e0000 	.word	0x401e0000
 80075a4:	3ff80000 	.word	0x3ff80000
 80075a8:	3ff33333 	.word	0x3ff33333

	}else if(modeinit == DUTY_MODE_INIT_QVA){
 80075ac:	7ebb      	ldrb	r3, [r7, #26]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	f040 80d6 	bne.w	8007760 <scaraInitLSPB1+0x3c8>
		//check qva condition
		if(total_s*a_design < v_design*v_design){ //condition for ta smaller than td
 80075b4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80075b8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80075bc:	f7f9 f81c 	bl	80005f8 <__aeabi_dmul>
 80075c0:	4603      	mov	r3, r0
 80075c2:	460c      	mov	r4, r1
 80075c4:	4625      	mov	r5, r4
 80075c6:	461c      	mov	r4, r3
 80075c8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80075cc:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80075d0:	f7f9 f812 	bl	80005f8 <__aeabi_dmul>
 80075d4:	4602      	mov	r2, r0
 80075d6:	460b      	mov	r3, r1
 80075d8:	4620      	mov	r0, r4
 80075da:	4629      	mov	r1, r5
 80075dc:	f7f9 fa7e 	bl	8000adc <__aeabi_dcmplt>
 80075e0:	4603      	mov	r3, r0
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	f000 8088 	beq.w	80076f8 <scaraInitLSPB1+0x360>
			if(total_s/v_design < 0.8){ //td too small
 80075e8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80075ec:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80075f0:	f7f9 f92c 	bl	800084c <__aeabi_ddiv>
 80075f4:	4603      	mov	r3, r0
 80075f6:	460c      	mov	r4, r1
 80075f8:	4618      	mov	r0, r3
 80075fa:	4621      	mov	r1, r4
 80075fc:	a392      	add	r3, pc, #584	; (adr r3, 8007848 <scaraInitLSPB1+0x4b0>)
 80075fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007602:	f7f9 fa6b 	bl	8000adc <__aeabi_dcmplt>
 8007606:	4603      	mov	r3, r0
 8007608:	2b00      	cmp	r3, #0
 800760a:	d00a      	beq.n	8007622 <scaraInitLSPB1+0x28a>
				//recalculate v_design
				v_design = 0.8*total_s;
 800760c:	a38e      	add	r3, pc, #568	; (adr r3, 8007848 <scaraInitLSPB1+0x4b0>)
 800760e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007612:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007616:	f7f8 ffef 	bl	80005f8 <__aeabi_dmul>
 800761a:	4603      	mov	r3, r0
 800761c:	460c      	mov	r4, r1
 800761e:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
			}
			if(v_design/a_design < 0.5){ //ta is too small
 8007622:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007626:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800762a:	f7f9 f90f 	bl	800084c <__aeabi_ddiv>
 800762e:	4603      	mov	r3, r0
 8007630:	460c      	mov	r4, r1
 8007632:	4618      	mov	r0, r3
 8007634:	4621      	mov	r1, r4
 8007636:	f04f 0200 	mov.w	r2, #0
 800763a:	4b81      	ldr	r3, [pc, #516]	; (8007840 <scaraInitLSPB1+0x4a8>)
 800763c:	f7f9 fa4e 	bl	8000adc <__aeabi_dcmplt>
 8007640:	4603      	mov	r3, r0
 8007642:	2b00      	cmp	r3, #0
 8007644:	d00a      	beq.n	800765c <scaraInitLSPB1+0x2c4>
				//recalculate a_design
				a_design = v_design/0.5;
 8007646:	f04f 0200 	mov.w	r2, #0
 800764a:	4b7d      	ldr	r3, [pc, #500]	; (8007840 <scaraInitLSPB1+0x4a8>)
 800764c:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007650:	f7f9 f8fc 	bl	800084c <__aeabi_ddiv>
 8007654:	4603      	mov	r3, r0
 8007656:	460c      	mov	r4, r1
 8007658:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
			}
			ta = v_design/a_design;
 800765c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007660:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007664:	f7f9 f8f2 	bl	800084c <__aeabi_ddiv>
 8007668:	4603      	mov	r3, r0
 800766a:	460c      	mov	r4, r1
 800766c:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
			td = total_s/v_design;
 8007670:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007674:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007678:	f7f9 f8e8 	bl	800084c <__aeabi_ddiv>
 800767c:	4603      	mov	r3, r0
 800767e:	460c      	mov	r4, r1
 8007680:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
			tf = ta + td;
 8007684:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007688:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800768c:	f7f8 fdfe 	bl	800028c <__adddf3>
 8007690:	4603      	mov	r3, r0
 8007692:	460c      	mov	r4, r1
 8007694:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
			if(v_design/a_design < 1){ //ta is too small
 8007698:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800769c:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80076a0:	f7f9 f8d4 	bl	800084c <__aeabi_ddiv>
 80076a4:	4603      	mov	r3, r0
 80076a6:	460c      	mov	r4, r1
 80076a8:	4618      	mov	r0, r3
 80076aa:	4621      	mov	r1, r4
 80076ac:	f04f 0200 	mov.w	r2, #0
 80076b0:	4b64      	ldr	r3, [pc, #400]	; (8007844 <scaraInitLSPB1+0x4ac>)
 80076b2:	f7f9 fa13 	bl	8000adc <__aeabi_dcmplt>
 80076b6:	4603      	mov	r3, r0
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d051      	beq.n	8007760 <scaraInitLSPB1+0x3c8>
				//recalculate a_design
				a_design = v_design;
 80076bc:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 80076c0:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
				ta = 1;
 80076c4:	f04f 0300 	mov.w	r3, #0
 80076c8:	4c5e      	ldr	r4, [pc, #376]	; (8007844 <scaraInitLSPB1+0x4ac>)
 80076ca:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
				td = total_s/v_design;
 80076ce:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80076d2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80076d6:	f7f9 f8b9 	bl	800084c <__aeabi_ddiv>
 80076da:	4603      	mov	r3, r0
 80076dc:	460c      	mov	r4, r1
 80076de:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
				tf = ta + td;
 80076e2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80076e6:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80076ea:	f7f8 fdcf 	bl	800028c <__adddf3>
 80076ee:	4603      	mov	r3, r0
 80076f0:	460c      	mov	r4, r1
 80076f2:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
 80076f6:	e033      	b.n	8007760 <scaraInitLSPB1+0x3c8>
			}

		}else{
			tf = 2*total_s/v_design;
 80076f8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80076fc:	4602      	mov	r2, r0
 80076fe:	460b      	mov	r3, r1
 8007700:	f7f8 fdc4 	bl	800028c <__adddf3>
 8007704:	4603      	mov	r3, r0
 8007706:	460c      	mov	r4, r1
 8007708:	4618      	mov	r0, r3
 800770a:	4621      	mov	r1, r4
 800770c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007710:	f7f9 f89c 	bl	800084c <__aeabi_ddiv>
 8007714:	4603      	mov	r3, r0
 8007716:	460c      	mov	r4, r1
 8007718:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
			ta = tf/2;
 800771c:	f04f 0200 	mov.w	r2, #0
 8007720:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007724:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8007728:	f7f9 f890 	bl	800084c <__aeabi_ddiv>
 800772c:	4603      	mov	r3, r0
 800772e:	460c      	mov	r4, r1
 8007730:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
			td = tf/2;
 8007734:	f04f 0200 	mov.w	r2, #0
 8007738:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800773c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8007740:	f7f9 f884 	bl	800084c <__aeabi_ddiv>
 8007744:	4603      	mov	r3, r0
 8007746:	460c      	mov	r4, r1
 8007748:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
			a_design = v_design/ta;
 800774c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007750:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007754:	f7f9 f87a 	bl	800084c <__aeabi_ddiv>
 8007758:	4603      	mov	r3, r0
 800775a:	460c      	mov	r4, r1
 800775c:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
		}
	}
	no_sample = ceilf(tf / T_SAMPLING); // ceiling
 8007760:	a335      	add	r3, pc, #212	; (adr r3, 8007838 <scaraInitLSPB1+0x4a0>)
 8007762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007766:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800776a:	f7f9 f86f 	bl	800084c <__aeabi_ddiv>
 800776e:	4603      	mov	r3, r0
 8007770:	460c      	mov	r4, r1
 8007772:	4618      	mov	r0, r3
 8007774:	4621      	mov	r1, r4
 8007776:	f7f9 fa37 	bl	8000be8 <__aeabi_d2f>
 800777a:	4603      	mov	r3, r0
 800777c:	ee00 3a10 	vmov	s0, r3
 8007780:	f012 fa9a 	bl	8019cb8 <ceilf>
 8007784:	eef0 7a40 	vmov.f32	s15, s0
 8007788:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800778c:	ee17 3a90 	vmov	r3, s15
 8007790:	627b      	str	r3, [r7, #36]	; 0x24
	 // Init lspb params
	 lspb->dir= dir;
 8007792:	69fb      	ldr	r3, [r7, #28]
 8007794:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8007798:	701a      	strb	r2, [r3, #0]
	 lspb->s0 = 0;
 800779a:	69fa      	ldr	r2, [r7, #28]
 800779c:	f04f 0300 	mov.w	r3, #0
 80077a0:	f04f 0400 	mov.w	r4, #0
 80077a4:	e9c2 3402 	strd	r3, r4, [r2, #8]
	 lspb->s1 = total_s;
 80077a8:	69fa      	ldr	r2, [r7, #28]
 80077aa:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80077ae:	e9c2 3404 	strd	r3, r4, [r2, #16]
	 lspb->Ta = ta;
 80077b2:	69fa      	ldr	r2, [r7, #28]
 80077b4:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 80077b8:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40
	 lspb->Td = td;
 80077bc:	69fa      	ldr	r2, [r7, #28]
 80077be:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 80077c2:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	 lspb->Tf = tf;
 80077c6:	69fa      	ldr	r2, [r7, #28]
 80077c8:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 80077cc:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
	 lspb->a_design = a_design;
 80077d0:	69fa      	ldr	r2, [r7, #28]
 80077d2:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 80077d6:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	 lspb->v_design = v_design;
 80077da:	69fa      	ldr	r2, [r7, #28]
 80077dc:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 80077e0:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	 lspb->v_lim = v_design;
 80077e4:	69fa      	ldr	r2, [r7, #28]
 80077e6:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 80077ea:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	 lspb->v0 = 0;
 80077ee:	69fa      	ldr	r2, [r7, #28]
 80077f0:	f04f 0300 	mov.w	r3, #0
 80077f4:	f04f 0400 	mov.w	r4, #0
 80077f8:	e9c2 3406 	strd	r3, r4, [r2, #24]
	 lspb->v1 = 0;
 80077fc:	69fa      	ldr	r2, [r7, #28]
 80077fe:	f04f 0300 	mov.w	r3, #0
 8007802:	f04f 0400 	mov.w	r4, #0
 8007806:	e9c2 3408 	strd	r3, r4, [r2, #32]
	 lspb->num_of_sampling = no_sample;
 800780a:	69fb      	ldr	r3, [r7, #28]
 800780c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800780e:	659a      	str	r2, [r3, #88]	; 0x58
	 lspb->total_s = lspb->s1 - lspb->s0;
 8007810:	69fb      	ldr	r3, [r7, #28]
 8007812:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8007816:	69fb      	ldr	r3, [r7, #28]
 8007818:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 800781c:	461a      	mov	r2, r3
 800781e:	4623      	mov	r3, r4
 8007820:	f7f8 fd32 	bl	8000288 <__aeabi_dsub>
 8007824:	4603      	mov	r3, r0
 8007826:	460c      	mov	r4, r1
 8007828:	69fa      	ldr	r2, [r7, #28]
 800782a:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60

	 return SCARA_STATUS_OK;
 800782e:	2300      	movs	r3, #0
}
 8007830:	4618      	mov	r0, r3
 8007832:	3758      	adds	r7, #88	; 0x58
 8007834:	46bd      	mov	sp, r7
 8007836:	bdb0      	pop	{r4, r5, r7, pc}
 8007838:	40000000 	.word	0x40000000
 800783c:	3f847ae1 	.word	0x3f847ae1
 8007840:	3fe00000 	.word	0x3fe00000
 8007844:	3ff00000 	.word	0x3ff00000
 8007848:	9999999a 	.word	0x9999999a
 800784c:	3fe99999 	.word	0x3fe99999

08007850 <scaraInitLSPB>:
SCARA_StatusTypeDef	scaraInitLSPB		(Trajectory_LSPB_TypeDef *lspb,
										Trajectory_TargetTypeDef target,
										double total_s,
										ModeInitTypeDef modeinit,
										double v_factor,
										double a_factor) {
 8007850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007854:	b0ad      	sub	sp, #180	; 0xb4
 8007856:	af00      	add	r7, sp, #0
 8007858:	62f8      	str	r0, [r7, #44]	; 0x2c
 800785a:	460b      	mov	r3, r1
 800785c:	ed87 0b08 	vstr	d0, [r7, #32]
 8007860:	ed87 1b06 	vstr	d1, [r7, #24]
 8007864:	ed87 2b04 	vstr	d2, [r7, #16]
 8007868:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800786c:	4613      	mov	r3, r2
 800786e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	 double v_design, a_design, v_lim, q0, q1, v0, v1, ta, td, tf;
	 uint32_t	no_sample;
	 int8_t	dir;

	 if ( TRAJECTORY_3D == target) {
 8007872:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007876:	2b04      	cmp	r3, #4
 8007878:	d118      	bne.n	80078ac <scaraInitLSPB+0x5c>
		 v_design = V_DESIGN_3D*v_factor;
 800787a:	f20f 7368 	addw	r3, pc, #1896	; 0x768
 800787e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007882:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007886:	f7f8 feb7 	bl	80005f8 <__aeabi_dmul>
 800788a:	4603      	mov	r3, r0
 800788c:	460c      	mov	r4, r1
 800788e:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
		 a_design = A_DESIGN_3D*a_factor;
 8007892:	f20f 7350 	addw	r3, pc, #1872	; 0x750
 8007896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800789a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800789e:	f7f8 feab 	bl	80005f8 <__aeabi_dmul>
 80078a2:	4603      	mov	r3, r0
 80078a4:	460c      	mov	r4, r1
 80078a6:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
 80078aa:	e092      	b.n	80079d2 <scaraInitLSPB+0x182>
	 } else if (TRAJECTORY_ROLL == target) {
 80078ac:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80078b0:	2b05      	cmp	r3, #5
 80078b2:	d118      	bne.n	80078e6 <scaraInitLSPB+0x96>
		 v_design = V_DESIGN_ROLL*v_factor;
 80078b4:	f20f 7334 	addw	r3, pc, #1844	; 0x734
 80078b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078bc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80078c0:	f7f8 fe9a 	bl	80005f8 <__aeabi_dmul>
 80078c4:	4603      	mov	r3, r0
 80078c6:	460c      	mov	r4, r1
 80078c8:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
		 a_design = A_DESIGN_ROLL*a_factor;
 80078cc:	f20f 731c 	addw	r3, pc, #1820	; 0x71c
 80078d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078d4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80078d8:	f7f8 fe8e 	bl	80005f8 <__aeabi_dmul>
 80078dc:	4603      	mov	r3, r0
 80078de:	460c      	mov	r4, r1
 80078e0:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
 80078e4:	e075      	b.n	80079d2 <scaraInitLSPB+0x182>
	 } else if (TRAJECTORY_J0 == target) {
 80078e6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d118      	bne.n	8007920 <scaraInitLSPB+0xd0>
		 v_design = V_DESIGN_J0*v_factor;
 80078ee:	f20f 63fc 	addw	r3, pc, #1788	; 0x6fc
 80078f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078f6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80078fa:	f7f8 fe7d 	bl	80005f8 <__aeabi_dmul>
 80078fe:	4603      	mov	r3, r0
 8007900:	460c      	mov	r4, r1
 8007902:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
		 a_design = A_DESIGN_J0*a_factor;
 8007906:	f20f 63e4 	addw	r3, pc, #1764	; 0x6e4
 800790a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800790e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007912:	f7f8 fe71 	bl	80005f8 <__aeabi_dmul>
 8007916:	4603      	mov	r3, r0
 8007918:	460c      	mov	r4, r1
 800791a:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
 800791e:	e058      	b.n	80079d2 <scaraInitLSPB+0x182>
	 } else if (TRAJECTORY_J1 == target) {
 8007920:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007924:	2b01      	cmp	r3, #1
 8007926:	d118      	bne.n	800795a <scaraInitLSPB+0x10a>
		 v_design = V_DESIGN_J1*v_factor;
 8007928:	f20f 63c0 	addw	r3, pc, #1728	; 0x6c0
 800792c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007930:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007934:	f7f8 fe60 	bl	80005f8 <__aeabi_dmul>
 8007938:	4603      	mov	r3, r0
 800793a:	460c      	mov	r4, r1
 800793c:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
		 a_design = A_DESIGN_J1*a_factor;
 8007940:	f20f 63a8 	addw	r3, pc, #1704	; 0x6a8
 8007944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007948:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800794c:	f7f8 fe54 	bl	80005f8 <__aeabi_dmul>
 8007950:	4603      	mov	r3, r0
 8007952:	460c      	mov	r4, r1
 8007954:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
 8007958:	e03b      	b.n	80079d2 <scaraInitLSPB+0x182>
	 } else if (TRAJECTORY_J2 == target) {
 800795a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800795e:	2b02      	cmp	r3, #2
 8007960:	d118      	bne.n	8007994 <scaraInitLSPB+0x144>
		 v_design = V_DESIGN_J2*v_factor;
 8007962:	f20f 6380 	addw	r3, pc, #1664	; 0x680
 8007966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800796a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800796e:	f7f8 fe43 	bl	80005f8 <__aeabi_dmul>
 8007972:	4603      	mov	r3, r0
 8007974:	460c      	mov	r4, r1
 8007976:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
		 a_design = A_DESIGN_J2*a_factor;
 800797a:	f20f 6368 	addw	r3, pc, #1640	; 0x668
 800797e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007982:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007986:	f7f8 fe37 	bl	80005f8 <__aeabi_dmul>
 800798a:	4603      	mov	r3, r0
 800798c:	460c      	mov	r4, r1
 800798e:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
 8007992:	e01e      	b.n	80079d2 <scaraInitLSPB+0x182>
	 } else if (TRAJECTORY_J3 == target) {
 8007994:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007998:	2b03      	cmp	r3, #3
 800799a:	d118      	bne.n	80079ce <scaraInitLSPB+0x17e>
		 v_design = V_DESIGN_J3*v_factor;
 800799c:	f20f 6354 	addw	r3, pc, #1620	; 0x654
 80079a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079a4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80079a8:	f7f8 fe26 	bl	80005f8 <__aeabi_dmul>
 80079ac:	4603      	mov	r3, r0
 80079ae:	460c      	mov	r4, r1
 80079b0:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
		 a_design = A_DESIGN_J3*a_factor;
 80079b4:	f20f 633c 	addw	r3, pc, #1596	; 0x63c
 80079b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079bc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80079c0:	f7f8 fe1a 	bl	80005f8 <__aeabi_dmul>
 80079c4:	4603      	mov	r3, r0
 80079c6:	460c      	mov	r4, r1
 80079c8:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
 80079cc:	e001      	b.n	80079d2 <scaraInitLSPB+0x182>
	 } else {
		 return SCARA_STATUS_ERROR_PARA;
 80079ce:	2306      	movs	r3, #6
 80079d0:	e2fa      	b.n	8007fc8 <scaraInitLSPB+0x778>
	 }

	 q0 = 0;
 80079d2:	f04f 0300 	mov.w	r3, #0
 80079d6:	f04f 0400 	mov.w	r4, #0
 80079da:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	 q1 = total_s;
 80079de:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80079e2:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
	 v0 = 0;
 80079e6:	f04f 0300 	mov.w	r3, #0
 80079ea:	f04f 0400 	mov.w	r4, #0
 80079ee:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
	 v1 = 0;
 80079f2:	f04f 0300 	mov.w	r3, #0
 80079f6:	f04f 0400 	mov.w	r4, #0
 80079fa:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50

	 if ( q0 <= q1) {
 80079fe:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8007a02:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007a06:	f7f9 f873 	bl	8000af0 <__aeabi_dcmple>
 8007a0a:	4603      	mov	r3, r0
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d003      	beq.n	8007a18 <scaraInitLSPB+0x1c8>
		 dir = 1;
 8007a10:	2301      	movs	r3, #1
 8007a12:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8007a16:	e00c      	b.n	8007a32 <scaraInitLSPB+0x1e2>
	 } else {
		 dir = -1;
 8007a18:	23ff      	movs	r3, #255	; 0xff
 8007a1a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		 q1 = -q1;
 8007a1e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007a22:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007a26:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007a2a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8007a2e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	 }

	 if (DUTY_MODE_INIT_QVT == modeinit) {
 8007a32:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8007a36:	2b01      	cmp	r3, #1
 8007a38:	f040 809e 	bne.w	8007b78 <scaraInitLSPB+0x328>
		 double v_lower, v_upper, tc_upper, a_upper;
		 tf = lspb->Tf;
 8007a3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a3e:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 8007a42:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
		 // Avoid division by 0
		 if (tf > 0.001) {
 8007a46:	f20f 53b4 	addw	r3, pc, #1460	; 0x5b4
 8007a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a4e:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8007a52:	f7f9 f861 	bl	8000b18 <__aeabi_dcmpgt>
 8007a56:	4603      	mov	r3, r0
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	f000 8081 	beq.w	8007b60 <scaraInitLSPB+0x310>
			 v_lower 	= (q1 - q0) / tf;
 8007a5e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8007a62:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8007a66:	f7f8 fc0f 	bl	8000288 <__aeabi_dsub>
 8007a6a:	4603      	mov	r3, r0
 8007a6c:	460c      	mov	r4, r1
 8007a6e:	4618      	mov	r0, r3
 8007a70:	4621      	mov	r1, r4
 8007a72:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8007a76:	f7f8 fee9 	bl	800084c <__aeabi_ddiv>
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	460c      	mov	r4, r1
 8007a7e:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
			 v_upper 	= 2*(q1 - q0) / tf;
 8007a82:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8007a86:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8007a8a:	f7f8 fbfd 	bl	8000288 <__aeabi_dsub>
 8007a8e:	4603      	mov	r3, r0
 8007a90:	460c      	mov	r4, r1
 8007a92:	4618      	mov	r0, r3
 8007a94:	4621      	mov	r1, r4
 8007a96:	4602      	mov	r2, r0
 8007a98:	460b      	mov	r3, r1
 8007a9a:	f7f8 fbf7 	bl	800028c <__adddf3>
 8007a9e:	4603      	mov	r3, r0
 8007aa0:	460c      	mov	r4, r1
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	4621      	mov	r1, r4
 8007aa6:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8007aaa:	f7f8 fecf 	bl	800084c <__aeabi_ddiv>
 8007aae:	4603      	mov	r3, r0
 8007ab0:	460c      	mov	r4, r1
 8007ab2:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40

			 if ( v_design < v_lower) {
 8007ab6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007aba:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8007abe:	f7f9 f80d 	bl	8000adc <__aeabi_dcmplt>
 8007ac2:	4603      	mov	r3, r0
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d001      	beq.n	8007acc <scaraInitLSPB+0x27c>
				 return SCARA_STATUS_ERROR_OVER_VELOC;
 8007ac8:	2309      	movs	r3, #9
 8007aca:	e27d      	b.n	8007fc8 <scaraInitLSPB+0x778>
			 } else {
				 if ( v_upper <= v_design) {
 8007acc:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8007ad0:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8007ad4:	f7f9 f80c 	bl	8000af0 <__aeabi_dcmple>
 8007ad8:	4603      	mov	r3, r0
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d003      	beq.n	8007ae6 <scaraInitLSPB+0x296>
					 v_design = v_upper;
 8007ade:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8007ae2:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
				 }
				 // Avoid division by 0
				 if (v_design > 0.0000001) {
 8007ae6:	f20f 531c 	addw	r3, pc, #1308	; 0x51c
 8007aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aee:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8007af2:	f7f9 f811 	bl	8000b18 <__aeabi_dcmpgt>
 8007af6:	4603      	mov	r3, r0
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d01a      	beq.n	8007b32 <scaraInitLSPB+0x2e2>
					 tc_upper	= tf - (q1 - q0)/v_design;
 8007afc:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8007b00:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8007b04:	f7f8 fbc0 	bl	8000288 <__aeabi_dsub>
 8007b08:	4603      	mov	r3, r0
 8007b0a:	460c      	mov	r4, r1
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	4621      	mov	r1, r4
 8007b10:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8007b14:	f7f8 fe9a 	bl	800084c <__aeabi_ddiv>
 8007b18:	4603      	mov	r3, r0
 8007b1a:	460c      	mov	r4, r1
 8007b1c:	461a      	mov	r2, r3
 8007b1e:	4623      	mov	r3, r4
 8007b20:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8007b24:	f7f8 fbb0 	bl	8000288 <__aeabi_dsub>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	460c      	mov	r4, r1
 8007b2c:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
 8007b30:	e00b      	b.n	8007b4a <scaraInitLSPB+0x2fa>
				 } else {
					 tc_upper = tf / 2;
 8007b32:	f04f 0200 	mov.w	r2, #0
 8007b36:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007b3a:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8007b3e:	f7f8 fe85 	bl	800084c <__aeabi_ddiv>
 8007b42:	4603      	mov	r3, r0
 8007b44:	460c      	mov	r4, r1
 8007b46:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
				 }
				 a_upper	= v_design/tc_upper;
 8007b4a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8007b4e:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8007b52:	f7f8 fe7b 	bl	800084c <__aeabi_ddiv>
 8007b56:	4603      	mov	r3, r0
 8007b58:	460c      	mov	r4, r1
 8007b5a:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
 8007b5e:	e00b      	b.n	8007b78 <scaraInitLSPB+0x328>
				//  } else {
				// 	 a_design = a_upper;
				//  }
			 }
		 } else {
			 v_design = 0;
 8007b60:	f04f 0300 	mov.w	r3, #0
 8007b64:	f04f 0400 	mov.w	r4, #0
 8007b68:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
			 a_design = 0;
 8007b6c:	f04f 0300 	mov.w	r3, #0
 8007b70:	f04f 0400 	mov.w	r4, #0
 8007b74:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
		 }
	}

	 // Check condition trapezoidal ---> triangle
	 // Avoid division by 0
	 if (a_design > 0.0000001 && v_design > 0.0000001) {
 8007b78:	f20f 4388 	addw	r3, pc, #1160	; 0x488
 8007b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b80:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8007b84:	f7f8 ffc8 	bl	8000b18 <__aeabi_dcmpgt>
 8007b88:	4603      	mov	r3, r0
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	f000 819c 	beq.w	8007ec8 <scaraInitLSPB+0x678>
 8007b90:	f20f 4370 	addw	r3, pc, #1136	; 0x470
 8007b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b98:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8007b9c:	f7f8 ffbc 	bl	8000b18 <__aeabi_dcmpgt>
 8007ba0:	4603      	mov	r3, r0
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	f000 8190 	beq.w	8007ec8 <scaraInitLSPB+0x678>
		 if ( (fabs(q1 - q0)*a_design) <= (v_design*v_design - (v0*v0 + v1*v1)/2)) {
 8007ba8:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8007bac:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8007bb0:	f7f8 fb6a 	bl	8000288 <__aeabi_dsub>
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	460c      	mov	r4, r1
 8007bb8:	461d      	mov	r5, r3
 8007bba:	f024 4600 	bic.w	r6, r4, #2147483648	; 0x80000000
 8007bbe:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8007bc2:	4628      	mov	r0, r5
 8007bc4:	4631      	mov	r1, r6
 8007bc6:	f7f8 fd17 	bl	80005f8 <__aeabi_dmul>
 8007bca:	4603      	mov	r3, r0
 8007bcc:	460c      	mov	r4, r1
 8007bce:	e9c7 3402 	strd	r3, r4, [r7, #8]
 8007bd2:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8007bd6:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8007bda:	f7f8 fd0d 	bl	80005f8 <__aeabi_dmul>
 8007bde:	4603      	mov	r3, r0
 8007be0:	460c      	mov	r4, r1
 8007be2:	e9c7 3400 	strd	r3, r4, [r7]
 8007be6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007bea:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8007bee:	f7f8 fd03 	bl	80005f8 <__aeabi_dmul>
 8007bf2:	4603      	mov	r3, r0
 8007bf4:	460c      	mov	r4, r1
 8007bf6:	461d      	mov	r5, r3
 8007bf8:	4626      	mov	r6, r4
 8007bfa:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007bfe:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007c02:	f7f8 fcf9 	bl	80005f8 <__aeabi_dmul>
 8007c06:	4603      	mov	r3, r0
 8007c08:	460c      	mov	r4, r1
 8007c0a:	461a      	mov	r2, r3
 8007c0c:	4623      	mov	r3, r4
 8007c0e:	4628      	mov	r0, r5
 8007c10:	4631      	mov	r1, r6
 8007c12:	f7f8 fb3b 	bl	800028c <__adddf3>
 8007c16:	4603      	mov	r3, r0
 8007c18:	460c      	mov	r4, r1
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	4621      	mov	r1, r4
 8007c1e:	f04f 0200 	mov.w	r2, #0
 8007c22:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007c26:	f7f8 fe11 	bl	800084c <__aeabi_ddiv>
 8007c2a:	4603      	mov	r3, r0
 8007c2c:	460c      	mov	r4, r1
 8007c2e:	461a      	mov	r2, r3
 8007c30:	4623      	mov	r3, r4
 8007c32:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007c36:	f7f8 fb27 	bl	8000288 <__aeabi_dsub>
 8007c3a:	4603      	mov	r3, r0
 8007c3c:	460c      	mov	r4, r1
 8007c3e:	461a      	mov	r2, r3
 8007c40:	4623      	mov	r3, r4
 8007c42:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007c46:	f7f8 ff53 	bl	8000af0 <__aeabi_dcmple>
 8007c4a:	4603      	mov	r3, r0
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d075      	beq.n	8007d3c <scaraInitLSPB+0x4ec>
			 v_lim 	= sqrt(fabs(q1 - q0)*a_design + (v0*v0 + v1*v1)/2);
 8007c50:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8007c54:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8007c58:	f7f8 fb16 	bl	8000288 <__aeabi_dsub>
 8007c5c:	4603      	mov	r3, r0
 8007c5e:	460c      	mov	r4, r1
 8007c60:	469a      	mov	sl, r3
 8007c62:	f024 4b00 	bic.w	fp, r4, #2147483648	; 0x80000000
 8007c66:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8007c6a:	4650      	mov	r0, sl
 8007c6c:	4659      	mov	r1, fp
 8007c6e:	f7f8 fcc3 	bl	80005f8 <__aeabi_dmul>
 8007c72:	4603      	mov	r3, r0
 8007c74:	460c      	mov	r4, r1
 8007c76:	4625      	mov	r5, r4
 8007c78:	461c      	mov	r4, r3
 8007c7a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007c7e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8007c82:	f7f8 fcb9 	bl	80005f8 <__aeabi_dmul>
 8007c86:	4602      	mov	r2, r0
 8007c88:	460b      	mov	r3, r1
 8007c8a:	4690      	mov	r8, r2
 8007c8c:	4699      	mov	r9, r3
 8007c8e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007c92:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007c96:	f7f8 fcaf 	bl	80005f8 <__aeabi_dmul>
 8007c9a:	4602      	mov	r2, r0
 8007c9c:	460b      	mov	r3, r1
 8007c9e:	4640      	mov	r0, r8
 8007ca0:	4649      	mov	r1, r9
 8007ca2:	f7f8 faf3 	bl	800028c <__adddf3>
 8007ca6:	4602      	mov	r2, r0
 8007ca8:	460b      	mov	r3, r1
 8007caa:	4610      	mov	r0, r2
 8007cac:	4619      	mov	r1, r3
 8007cae:	f04f 0200 	mov.w	r2, #0
 8007cb2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007cb6:	f7f8 fdc9 	bl	800084c <__aeabi_ddiv>
 8007cba:	4602      	mov	r2, r0
 8007cbc:	460b      	mov	r3, r1
 8007cbe:	4620      	mov	r0, r4
 8007cc0:	4629      	mov	r1, r5
 8007cc2:	f7f8 fae3 	bl	800028c <__adddf3>
 8007cc6:	4603      	mov	r3, r0
 8007cc8:	460c      	mov	r4, r1
 8007cca:	ec44 3b17 	vmov	d7, r3, r4
 8007cce:	eeb0 0a47 	vmov.f32	s0, s14
 8007cd2:	eef0 0a67 	vmov.f32	s1, s15
 8007cd6:	f012 f831 	bl	8019d3c <sqrt>
 8007cda:	ed87 0b26 	vstr	d0, [r7, #152]	; 0x98
			 ta		= (v_lim - v0)/a_design;
 8007cde:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007ce2:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007ce6:	f7f8 facf 	bl	8000288 <__aeabi_dsub>
 8007cea:	4603      	mov	r3, r0
 8007cec:	460c      	mov	r4, r1
 8007cee:	4618      	mov	r0, r3
 8007cf0:	4621      	mov	r1, r4
 8007cf2:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8007cf6:	f7f8 fda9 	bl	800084c <__aeabi_ddiv>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	460c      	mov	r4, r1
 8007cfe:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
			 td		= (v_lim - v1)/a_design;
 8007d02:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007d06:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007d0a:	f7f8 fabd 	bl	8000288 <__aeabi_dsub>
 8007d0e:	4603      	mov	r3, r0
 8007d10:	460c      	mov	r4, r1
 8007d12:	4618      	mov	r0, r3
 8007d14:	4621      	mov	r1, r4
 8007d16:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8007d1a:	f7f8 fd97 	bl	800084c <__aeabi_ddiv>
 8007d1e:	4603      	mov	r3, r0
 8007d20:	460c      	mov	r4, r1
 8007d22:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
			 tf		= ta + td;
 8007d26:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8007d2a:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8007d2e:	f7f8 faad 	bl	800028c <__adddf3>
 8007d32:	4603      	mov	r3, r0
 8007d34:	460c      	mov	r4, r1
 8007d36:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
		 if ( (fabs(q1 - q0)*a_design) <= (v_design*v_design - (v0*v0 + v1*v1)/2)) {
 8007d3a:	e0e3      	b.n	8007f04 <scaraInitLSPB+0x6b4>
		 } else {
			 v_lim	= v_design;
 8007d3c:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 8007d40:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
			 ta		= (v_lim - v0)/a_design;
 8007d44:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007d48:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007d4c:	f7f8 fa9c 	bl	8000288 <__aeabi_dsub>
 8007d50:	4603      	mov	r3, r0
 8007d52:	460c      	mov	r4, r1
 8007d54:	4618      	mov	r0, r3
 8007d56:	4621      	mov	r1, r4
 8007d58:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8007d5c:	f7f8 fd76 	bl	800084c <__aeabi_ddiv>
 8007d60:	4603      	mov	r3, r0
 8007d62:	460c      	mov	r4, r1
 8007d64:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
			 td		= (v_lim - v1)/a_design;
 8007d68:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007d6c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007d70:	f7f8 fa8a 	bl	8000288 <__aeabi_dsub>
 8007d74:	4603      	mov	r3, r0
 8007d76:	460c      	mov	r4, r1
 8007d78:	4618      	mov	r0, r3
 8007d7a:	4621      	mov	r1, r4
 8007d7c:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8007d80:	f7f8 fd64 	bl	800084c <__aeabi_ddiv>
 8007d84:	4603      	mov	r3, r0
 8007d86:	460c      	mov	r4, r1
 8007d88:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
			 tf		= fabs(q0 - q1)/v_lim + v_lim/(2*a_design)*(1 - v0/v_lim)*(1 - v0/v_lim)
 8007d8c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8007d90:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007d94:	f7f8 fa78 	bl	8000288 <__aeabi_dsub>
 8007d98:	4603      	mov	r3, r0
 8007d9a:	460c      	mov	r4, r1
 8007d9c:	4698      	mov	r8, r3
 8007d9e:	f024 4900 	bic.w	r9, r4, #2147483648	; 0x80000000
 8007da2:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8007da6:	4640      	mov	r0, r8
 8007da8:	4649      	mov	r1, r9
 8007daa:	f7f8 fd4f 	bl	800084c <__aeabi_ddiv>
 8007dae:	4603      	mov	r3, r0
 8007db0:	460c      	mov	r4, r1
 8007db2:	4625      	mov	r5, r4
 8007db4:	461c      	mov	r4, r3
 8007db6:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8007dba:	4602      	mov	r2, r0
 8007dbc:	460b      	mov	r3, r1
 8007dbe:	f7f8 fa65 	bl	800028c <__adddf3>
 8007dc2:	4602      	mov	r2, r0
 8007dc4:	460b      	mov	r3, r1
 8007dc6:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007dca:	f7f8 fd3f 	bl	800084c <__aeabi_ddiv>
 8007dce:	4602      	mov	r2, r0
 8007dd0:	460b      	mov	r3, r1
 8007dd2:	4690      	mov	r8, r2
 8007dd4:	4699      	mov	r9, r3
 8007dd6:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8007dda:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8007dde:	f7f8 fd35 	bl	800084c <__aeabi_ddiv>
 8007de2:	4602      	mov	r2, r0
 8007de4:	460b      	mov	r3, r1
 8007de6:	f04f 0000 	mov.w	r0, #0
 8007dea:	497d      	ldr	r1, [pc, #500]	; (8007fe0 <scaraInitLSPB+0x790>)
 8007dec:	f7f8 fa4c 	bl	8000288 <__aeabi_dsub>
 8007df0:	4602      	mov	r2, r0
 8007df2:	460b      	mov	r3, r1
 8007df4:	4640      	mov	r0, r8
 8007df6:	4649      	mov	r1, r9
 8007df8:	f7f8 fbfe 	bl	80005f8 <__aeabi_dmul>
 8007dfc:	4602      	mov	r2, r0
 8007dfe:	460b      	mov	r3, r1
 8007e00:	4690      	mov	r8, r2
 8007e02:	4699      	mov	r9, r3
 8007e04:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8007e08:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8007e0c:	f7f8 fd1e 	bl	800084c <__aeabi_ddiv>
 8007e10:	4602      	mov	r2, r0
 8007e12:	460b      	mov	r3, r1
 8007e14:	f04f 0000 	mov.w	r0, #0
 8007e18:	4971      	ldr	r1, [pc, #452]	; (8007fe0 <scaraInitLSPB+0x790>)
 8007e1a:	f7f8 fa35 	bl	8000288 <__aeabi_dsub>
 8007e1e:	4602      	mov	r2, r0
 8007e20:	460b      	mov	r3, r1
 8007e22:	4640      	mov	r0, r8
 8007e24:	4649      	mov	r1, r9
 8007e26:	f7f8 fbe7 	bl	80005f8 <__aeabi_dmul>
 8007e2a:	4602      	mov	r2, r0
 8007e2c:	460b      	mov	r3, r1
 8007e2e:	4620      	mov	r0, r4
 8007e30:	4629      	mov	r1, r5
 8007e32:	f7f8 fa2b 	bl	800028c <__adddf3>
 8007e36:	4603      	mov	r3, r0
 8007e38:	460c      	mov	r4, r1
 8007e3a:	4625      	mov	r5, r4
 8007e3c:	461c      	mov	r4, r3
							+ v_lim/(2*a_design)*(1 - v1/v_lim)*(1 - v1/v_lim);
 8007e3e:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8007e42:	4602      	mov	r2, r0
 8007e44:	460b      	mov	r3, r1
 8007e46:	f7f8 fa21 	bl	800028c <__adddf3>
 8007e4a:	4602      	mov	r2, r0
 8007e4c:	460b      	mov	r3, r1
 8007e4e:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007e52:	f7f8 fcfb 	bl	800084c <__aeabi_ddiv>
 8007e56:	4602      	mov	r2, r0
 8007e58:	460b      	mov	r3, r1
 8007e5a:	4690      	mov	r8, r2
 8007e5c:	4699      	mov	r9, r3
 8007e5e:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8007e62:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007e66:	f7f8 fcf1 	bl	800084c <__aeabi_ddiv>
 8007e6a:	4602      	mov	r2, r0
 8007e6c:	460b      	mov	r3, r1
 8007e6e:	f04f 0000 	mov.w	r0, #0
 8007e72:	495b      	ldr	r1, [pc, #364]	; (8007fe0 <scaraInitLSPB+0x790>)
 8007e74:	f7f8 fa08 	bl	8000288 <__aeabi_dsub>
 8007e78:	4602      	mov	r2, r0
 8007e7a:	460b      	mov	r3, r1
 8007e7c:	4640      	mov	r0, r8
 8007e7e:	4649      	mov	r1, r9
 8007e80:	f7f8 fbba 	bl	80005f8 <__aeabi_dmul>
 8007e84:	4602      	mov	r2, r0
 8007e86:	460b      	mov	r3, r1
 8007e88:	4690      	mov	r8, r2
 8007e8a:	4699      	mov	r9, r3
 8007e8c:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8007e90:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007e94:	f7f8 fcda 	bl	800084c <__aeabi_ddiv>
 8007e98:	4602      	mov	r2, r0
 8007e9a:	460b      	mov	r3, r1
 8007e9c:	f04f 0000 	mov.w	r0, #0
 8007ea0:	494f      	ldr	r1, [pc, #316]	; (8007fe0 <scaraInitLSPB+0x790>)
 8007ea2:	f7f8 f9f1 	bl	8000288 <__aeabi_dsub>
 8007ea6:	4602      	mov	r2, r0
 8007ea8:	460b      	mov	r3, r1
 8007eaa:	4640      	mov	r0, r8
 8007eac:	4649      	mov	r1, r9
 8007eae:	f7f8 fba3 	bl	80005f8 <__aeabi_dmul>
 8007eb2:	4602      	mov	r2, r0
 8007eb4:	460b      	mov	r3, r1
			 tf		= fabs(q0 - q1)/v_lim + v_lim/(2*a_design)*(1 - v0/v_lim)*(1 - v0/v_lim)
 8007eb6:	4620      	mov	r0, r4
 8007eb8:	4629      	mov	r1, r5
 8007eba:	f7f8 f9e7 	bl	800028c <__adddf3>
 8007ebe:	4603      	mov	r3, r0
 8007ec0:	460c      	mov	r4, r1
 8007ec2:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
		 if ( (fabs(q1 - q0)*a_design) <= (v_design*v_design - (v0*v0 + v1*v1)/2)) {
 8007ec6:	e01d      	b.n	8007f04 <scaraInitLSPB+0x6b4>
		 }
	 } else {
		 v_lim	= 0;
 8007ec8:	f04f 0300 	mov.w	r3, #0
 8007ecc:	f04f 0400 	mov.w	r4, #0
 8007ed0:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
		 ta = tf/2;
 8007ed4:	f04f 0200 	mov.w	r2, #0
 8007ed8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007edc:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8007ee0:	f7f8 fcb4 	bl	800084c <__aeabi_ddiv>
 8007ee4:	4603      	mov	r3, r0
 8007ee6:	460c      	mov	r4, r1
 8007ee8:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
		 td = tf/2;
 8007eec:	f04f 0200 	mov.w	r2, #0
 8007ef0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007ef4:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8007ef8:	f7f8 fca8 	bl	800084c <__aeabi_ddiv>
 8007efc:	4603      	mov	r3, r0
 8007efe:	460c      	mov	r4, r1
 8007f00:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	 }

	 no_sample = ceilf(tf / T_SAMPLING); // ceiling
 8007f04:	a334      	add	r3, pc, #208	; (adr r3, 8007fd8 <scaraInitLSPB+0x788>)
 8007f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f0a:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8007f0e:	f7f8 fc9d 	bl	800084c <__aeabi_ddiv>
 8007f12:	4603      	mov	r3, r0
 8007f14:	460c      	mov	r4, r1
 8007f16:	4618      	mov	r0, r3
 8007f18:	4621      	mov	r1, r4
 8007f1a:	f7f8 fe65 	bl	8000be8 <__aeabi_d2f>
 8007f1e:	4603      	mov	r3, r0
 8007f20:	ee00 3a10 	vmov	s0, r3
 8007f24:	f011 fec8 	bl	8019cb8 <ceilf>
 8007f28:	eef0 7a40 	vmov.f32	s15, s0
 8007f2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f30:	ee17 3a90 	vmov	r3, s15
 8007f34:	637b      	str	r3, [r7, #52]	; 0x34
	 // Init lspb params
	 lspb->dir= dir;
 8007f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f38:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 8007f3c:	701a      	strb	r2, [r3, #0]
	 lspb->s0 = q0;
 8007f3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f40:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 8007f44:	e9c2 3402 	strd	r3, r4, [r2, #8]
	 lspb->s1 = q1;
 8007f48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f4a:	e9d7 3424 	ldrd	r3, r4, [r7, #144]	; 0x90
 8007f4e:	e9c2 3404 	strd	r3, r4, [r2, #16]
	 lspb->Ta = ta;
 8007f52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f54:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 8007f58:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40
	 lspb->Td = td;
 8007f5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f5e:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 8007f62:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	 lspb->Tf = tf;
 8007f66:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f68:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8007f6c:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
	 lspb->a_design = a_design;
 8007f70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f72:	e9d7 3428 	ldrd	r3, r4, [r7, #160]	; 0xa0
 8007f76:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	 lspb->v_design = v_design;
 8007f7a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f7c:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 8007f80:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	 lspb->v_lim = v_lim;
 8007f84:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f86:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 8007f8a:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	 lspb->v0 = v0;
 8007f8e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f90:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 8007f94:	e9c2 3406 	strd	r3, r4, [r2, #24]
	 lspb->v1 = v1;
 8007f98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f9a:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 8007f9e:	e9c2 3408 	strd	r3, r4, [r2, #32]
	 lspb->num_of_sampling = no_sample;
 8007fa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fa4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007fa6:	659a      	str	r2, [r3, #88]	; 0x58
	 lspb->total_s = lspb->s1 - lspb->s0;
 8007fa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007faa:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8007fae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fb0:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8007fb4:	461a      	mov	r2, r3
 8007fb6:	4623      	mov	r3, r4
 8007fb8:	f7f8 f966 	bl	8000288 <__aeabi_dsub>
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	460c      	mov	r4, r1
 8007fc0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007fc2:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60

	 return SCARA_STATUS_OK;
 8007fc6:	2300      	movs	r3, #0
}
 8007fc8:	4618      	mov	r0, r3
 8007fca:	37b4      	adds	r7, #180	; 0xb4
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fd2:	bf00      	nop
 8007fd4:	f3af 8000 	nop.w
 8007fd8:	40000000 	.word	0x40000000
 8007fdc:	3f847ae1 	.word	0x3f847ae1
 8007fe0:	3ff00000 	.word	0x3ff00000
 8007fe4:	00000000 	.word	0x00000000
 8007fe8:	405c2000 	.word	0x405c2000
 8007fec:	14000000 	.word	0x14000000
 8007ff0:	4000f6f0 	.word	0x4000f6f0
 8007ff4:	6b259425 	.word	0x6b259425
 8007ff8:	40069b91 	.word	0x40069b91
 8007ffc:	d2f1a9fc 	.word	0xd2f1a9fc
 8008000:	3f50624d 	.word	0x3f50624d
 8008004:	9abcaf48 	.word	0x9abcaf48
 8008008:	3e7ad7f2 	.word	0x3e7ad7f2
 800800c:	00000000 	.word	0x00000000

08008010 <scaraInitScurve>:
SCARA_StatusTypeDef	scaraInitScurve		(Trajectory_Scurve_TypeDef *scurve,
										Trajectory_TargetTypeDef target,
										double total_s,
										ModeInitTypeDef modeinit,
										double v_factor,
										double a_factor) {
 8008010:	b5b0      	push	{r4, r5, r7, lr}
 8008012:	b0ba      	sub	sp, #232	; 0xe8
 8008014:	af00      	add	r7, sp, #0
 8008016:	61f8      	str	r0, [r7, #28]
 8008018:	460b      	mov	r3, r1
 800801a:	ed87 0b04 	vstr	d0, [r7, #16]
 800801e:	ed87 1b02 	vstr	d1, [r7, #8]
 8008022:	ed87 2b00 	vstr	d2, [r7]
 8008026:	76fb      	strb	r3, [r7, #27]
 8008028:	4613      	mov	r3, r2
 800802a:	76bb      	strb	r3, [r7, #26]
	 double v_design, a_design, q0, q1, v0, v1, v_lim, j_max, tm, tc, tf, dir;
	 double v_1, s_1, v_2, s_2, v_3, s_3, v_4, s_4;
	 uint32_t	 no_sample;
	 uint8_t	 no_phases;

	 if ( TRAJECTORY_3D == target) {
 800802c:	7efb      	ldrb	r3, [r7, #27]
 800802e:	2b04      	cmp	r3, #4
 8008030:	d118      	bne.n	8008064 <scaraInitScurve+0x54>
		 v_design = V_DESIGN_3D*v_factor;
 8008032:	f20f 4320 	addw	r3, pc, #1056	; 0x420
 8008036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800803a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800803e:	f7f8 fadb 	bl	80005f8 <__aeabi_dmul>
 8008042:	4603      	mov	r3, r0
 8008044:	460c      	mov	r4, r1
 8008046:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
		 a_design = A_DESIGN_3D*a_factor;
 800804a:	f20f 4308 	addw	r3, pc, #1032	; 0x408
 800804e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008052:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008056:	f7f8 facf 	bl	80005f8 <__aeabi_dmul>
 800805a:	4603      	mov	r3, r0
 800805c:	460c      	mov	r4, r1
 800805e:	e9c7 3436 	strd	r3, r4, [r7, #216]	; 0xd8
 8008062:	e083      	b.n	800816c <scaraInitScurve+0x15c>
	 } else if (TRAJECTORY_ROLL == target) {
 8008064:	7efb      	ldrb	r3, [r7, #27]
 8008066:	2b05      	cmp	r3, #5
 8008068:	d116      	bne.n	8008098 <scaraInitScurve+0x88>
		 v_design = V_DESIGN_ROLL*v_factor;
 800806a:	a3fc      	add	r3, pc, #1008	; (adr r3, 800845c <scaraInitScurve+0x44c>)
 800806c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008070:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008074:	f7f8 fac0 	bl	80005f8 <__aeabi_dmul>
 8008078:	4603      	mov	r3, r0
 800807a:	460c      	mov	r4, r1
 800807c:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
		 a_design = A_DESIGN_ROLL*a_factor;
 8008080:	a3f6      	add	r3, pc, #984	; (adr r3, 800845c <scaraInitScurve+0x44c>)
 8008082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008086:	e9d7 0100 	ldrd	r0, r1, [r7]
 800808a:	f7f8 fab5 	bl	80005f8 <__aeabi_dmul>
 800808e:	4603      	mov	r3, r0
 8008090:	460c      	mov	r4, r1
 8008092:	e9c7 3436 	strd	r3, r4, [r7, #216]	; 0xd8
 8008096:	e069      	b.n	800816c <scaraInitScurve+0x15c>
	 } else if (TRAJECTORY_J0 == target) {
 8008098:	7efb      	ldrb	r3, [r7, #27]
 800809a:	2b00      	cmp	r3, #0
 800809c:	d116      	bne.n	80080cc <scaraInitScurve+0xbc>
		 v_design = V_DESIGN_J0*v_factor;
 800809e:	a3ef      	add	r3, pc, #956	; (adr r3, 800845c <scaraInitScurve+0x44c>)
 80080a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080a4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80080a8:	f7f8 faa6 	bl	80005f8 <__aeabi_dmul>
 80080ac:	4603      	mov	r3, r0
 80080ae:	460c      	mov	r4, r1
 80080b0:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
		 a_design = A_DESIGN_J0*a_factor;
 80080b4:	a3e9      	add	r3, pc, #932	; (adr r3, 800845c <scaraInitScurve+0x44c>)
 80080b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ba:	e9d7 0100 	ldrd	r0, r1, [r7]
 80080be:	f7f8 fa9b 	bl	80005f8 <__aeabi_dmul>
 80080c2:	4603      	mov	r3, r0
 80080c4:	460c      	mov	r4, r1
 80080c6:	e9c7 3436 	strd	r3, r4, [r7, #216]	; 0xd8
 80080ca:	e04f      	b.n	800816c <scaraInitScurve+0x15c>
	 } else if (TRAJECTORY_J1 == target) {
 80080cc:	7efb      	ldrb	r3, [r7, #27]
 80080ce:	2b01      	cmp	r3, #1
 80080d0:	d116      	bne.n	8008100 <scaraInitScurve+0xf0>
		 v_design = V_DESIGN_J1*v_factor;
 80080d2:	a3e2      	add	r3, pc, #904	; (adr r3, 800845c <scaraInitScurve+0x44c>)
 80080d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080d8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80080dc:	f7f8 fa8c 	bl	80005f8 <__aeabi_dmul>
 80080e0:	4603      	mov	r3, r0
 80080e2:	460c      	mov	r4, r1
 80080e4:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
		 a_design = A_DESIGN_J1*a_factor;
 80080e8:	a3dc      	add	r3, pc, #880	; (adr r3, 800845c <scaraInitScurve+0x44c>)
 80080ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ee:	e9d7 0100 	ldrd	r0, r1, [r7]
 80080f2:	f7f8 fa81 	bl	80005f8 <__aeabi_dmul>
 80080f6:	4603      	mov	r3, r0
 80080f8:	460c      	mov	r4, r1
 80080fa:	e9c7 3436 	strd	r3, r4, [r7, #216]	; 0xd8
 80080fe:	e035      	b.n	800816c <scaraInitScurve+0x15c>
	 } else if (TRAJECTORY_J2 == target) {
 8008100:	7efb      	ldrb	r3, [r7, #27]
 8008102:	2b02      	cmp	r3, #2
 8008104:	d116      	bne.n	8008134 <scaraInitScurve+0x124>
		 v_design = V_DESIGN_J2*v_factor;
 8008106:	a3d3      	add	r3, pc, #844	; (adr r3, 8008454 <scaraInitScurve+0x444>)
 8008108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800810c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008110:	f7f8 fa72 	bl	80005f8 <__aeabi_dmul>
 8008114:	4603      	mov	r3, r0
 8008116:	460c      	mov	r4, r1
 8008118:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
		 a_design = A_DESIGN_J2*a_factor;
 800811c:	a3cd      	add	r3, pc, #820	; (adr r3, 8008454 <scaraInitScurve+0x444>)
 800811e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008122:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008126:	f7f8 fa67 	bl	80005f8 <__aeabi_dmul>
 800812a:	4603      	mov	r3, r0
 800812c:	460c      	mov	r4, r1
 800812e:	e9c7 3436 	strd	r3, r4, [r7, #216]	; 0xd8
 8008132:	e01b      	b.n	800816c <scaraInitScurve+0x15c>
	 } else if (TRAJECTORY_J3 == target) {
 8008134:	7efb      	ldrb	r3, [r7, #27]
 8008136:	2b03      	cmp	r3, #3
 8008138:	d116      	bne.n	8008168 <scaraInitScurve+0x158>
		 v_design = V_DESIGN_J3*v_factor;
 800813a:	a3ca      	add	r3, pc, #808	; (adr r3, 8008464 <scaraInitScurve+0x454>)
 800813c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008140:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008144:	f7f8 fa58 	bl	80005f8 <__aeabi_dmul>
 8008148:	4603      	mov	r3, r0
 800814a:	460c      	mov	r4, r1
 800814c:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
		 a_design = A_DESIGN_J3*a_factor;
 8008150:	a3c4      	add	r3, pc, #784	; (adr r3, 8008464 <scaraInitScurve+0x454>)
 8008152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008156:	e9d7 0100 	ldrd	r0, r1, [r7]
 800815a:	f7f8 fa4d 	bl	80005f8 <__aeabi_dmul>
 800815e:	4603      	mov	r3, r0
 8008160:	460c      	mov	r4, r1
 8008162:	e9c7 3436 	strd	r3, r4, [r7, #216]	; 0xd8
 8008166:	e001      	b.n	800816c <scaraInitScurve+0x15c>
	 } else {
		 return SCARA_STATUS_ERROR_PARA;
 8008168:	2306      	movs	r3, #6
 800816a:	e2c8      	b.n	80086fe <scaraInitScurve+0x6ee>
	 }

	 v0 = 0;
 800816c:	f04f 0300 	mov.w	r3, #0
 8008170:	f04f 0400 	mov.w	r4, #0
 8008174:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
	 v1 = 0;
 8008178:	f04f 0300 	mov.w	r3, #0
 800817c:	f04f 0400 	mov.w	r4, #0
 8008180:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	 q0 = 0;
 8008184:	f04f 0300 	mov.w	r3, #0
 8008188:	f04f 0400 	mov.w	r4, #0
 800818c:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	 q1 = total_s;
 8008190:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8008194:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0

	 if ( total_s < 0) {
 8008198:	f04f 0200 	mov.w	r2, #0
 800819c:	f04f 0300 	mov.w	r3, #0
 80081a0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80081a4:	f7f8 fc9a 	bl	8000adc <__aeabi_dcmplt>
 80081a8:	4603      	mov	r3, r0
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d015      	beq.n	80081da <scaraInitScurve+0x1ca>
		 dir = -1;
 80081ae:	f04f 0300 	mov.w	r3, #0
 80081b2:	4ca5      	ldr	r4, [pc, #660]	; (8008448 <scaraInitScurve+0x438>)
 80081b4:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
		 q1 = -q1;
 80081b8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80081bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80081c0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80081c4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80081c8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
		 total_s = -total_s;
 80081cc:	693b      	ldr	r3, [r7, #16]
 80081ce:	613b      	str	r3, [r7, #16]
 80081d0:	697b      	ldr	r3, [r7, #20]
 80081d2:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80081d6:	617b      	str	r3, [r7, #20]
 80081d8:	e004      	b.n	80081e4 <scaraInitScurve+0x1d4>
	 } else {
		 dir = 1;
 80081da:	f04f 0300 	mov.w	r3, #0
 80081de:	4c9b      	ldr	r4, [pc, #620]	; (800844c <scaraInitScurve+0x43c>)
 80081e0:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
	 }


	 if (DUTY_MODE_INIT_QVT == modeinit) {
 80081e4:	7ebb      	ldrb	r3, [r7, #26]
 80081e6:	2b01      	cmp	r3, #1
 80081e8:	f040 8082 	bne.w	80082f0 <scaraInitScurve+0x2e0>
		 double t_upper, v_upper, a_upper;
		 tf = scurve->Tf;
 80081ec:	69fb      	ldr	r3, [r7, #28]
 80081ee:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 80081f2:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
		 // Avoid division by 0
		 if (tf > 0.001) {
 80081f6:	a390      	add	r3, pc, #576	; (adr r3, 8008438 <scaraInitScurve+0x428>)
 80081f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081fc:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8008200:	f7f8 fc8a 	bl	8000b18 <__aeabi_dcmpgt>
 8008204:	4603      	mov	r3, r0
 8008206:	2b00      	cmp	r3, #0
 8008208:	d066      	beq.n	80082d8 <scaraInitScurve+0x2c8>
			 // Assume 4 phase
			 t_upper = tf / 4;
 800820a:	f04f 0200 	mov.w	r2, #0
 800820e:	4b90      	ldr	r3, [pc, #576]	; (8008450 <scaraInitScurve+0x440>)
 8008210:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8008214:	f7f8 fb1a 	bl	800084c <__aeabi_ddiv>
 8008218:	4603      	mov	r3, r0
 800821a:	460c      	mov	r4, r1
 800821c:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
			 v_upper = total_s / (2*t_upper);
 8008220:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8008224:	4602      	mov	r2, r0
 8008226:	460b      	mov	r3, r1
 8008228:	f7f8 f830 	bl	800028c <__adddf3>
 800822c:	4603      	mov	r3, r0
 800822e:	460c      	mov	r4, r1
 8008230:	461a      	mov	r2, r3
 8008232:	4623      	mov	r3, r4
 8008234:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8008238:	f7f8 fb08 	bl	800084c <__aeabi_ddiv>
 800823c:	4603      	mov	r3, r0
 800823e:	460c      	mov	r4, r1
 8008240:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
			 // Check 4 phase --> 5 phase
			 if ( v_upper > v_design) {
 8008244:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 8008248:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 800824c:	f7f8 fc64 	bl	8000b18 <__aeabi_dcmpgt>
 8008250:	4603      	mov	r3, r0
 8008252:	2b00      	cmp	r3, #0
 8008254:	d022      	beq.n	800829c <scaraInitScurve+0x28c>
				 t_upper = tf/2 - total_s/(2*v_design);
 8008256:	f04f 0200 	mov.w	r2, #0
 800825a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800825e:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8008262:	f7f8 faf3 	bl	800084c <__aeabi_ddiv>
 8008266:	4603      	mov	r3, r0
 8008268:	460c      	mov	r4, r1
 800826a:	4625      	mov	r5, r4
 800826c:	461c      	mov	r4, r3
 800826e:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008272:	4602      	mov	r2, r0
 8008274:	460b      	mov	r3, r1
 8008276:	f7f8 f809 	bl	800028c <__adddf3>
 800827a:	4602      	mov	r2, r0
 800827c:	460b      	mov	r3, r1
 800827e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8008282:	f7f8 fae3 	bl	800084c <__aeabi_ddiv>
 8008286:	4602      	mov	r2, r0
 8008288:	460b      	mov	r3, r1
 800828a:	4620      	mov	r0, r4
 800828c:	4629      	mov	r1, r5
 800828e:	f7f7 fffb 	bl	8000288 <__aeabi_dsub>
 8008292:	4603      	mov	r3, r0
 8008294:	460c      	mov	r4, r1
 8008296:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
 800829a:	e003      	b.n	80082a4 <scaraInitScurve+0x294>
			 } else {
				 v_design = v_upper;
 800829c:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 80082a0:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
			 }
			 a_upper  = v_design / t_upper;
 80082a4:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80082a8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80082ac:	f7f8 face 	bl	800084c <__aeabi_ddiv>
 80082b0:	4603      	mov	r3, r0
 80082b2:	460c      	mov	r4, r1
 80082b4:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
			 if ( a_upper > a_design) {
 80082b8:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	; 0xd8
 80082bc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80082c0:	f7f8 fc2a 	bl	8000b18 <__aeabi_dcmpgt>
 80082c4:	4603      	mov	r3, r0
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d001      	beq.n	80082ce <scaraInitScurve+0x2be>
				 return SCARA_STATUS_ERROR_OVER_ACCEL;
 80082ca:	230a      	movs	r3, #10
 80082cc:	e217      	b.n	80086fe <scaraInitScurve+0x6ee>
			 } else {
				 a_design = a_upper;
 80082ce:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 80082d2:	e9c7 3436 	strd	r3, r4, [r7, #216]	; 0xd8
 80082d6:	e00b      	b.n	80082f0 <scaraInitScurve+0x2e0>
			 }
		 } else {
			 v_design = 0;
 80082d8:	f04f 0300 	mov.w	r3, #0
 80082dc:	f04f 0400 	mov.w	r4, #0
 80082e0:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
			 a_design = 0;
 80082e4:	f04f 0300 	mov.w	r3, #0
 80082e8:	f04f 0400 	mov.w	r4, #0
 80082ec:	e9c7 3436 	strd	r3, r4, [r7, #216]	; 0xd8
		 }
	 }
	 // Avoid division by 0
	 if (a_design > 0.0000001 && v_design > 0.0000001) {
 80082f0:	a353      	add	r3, pc, #332	; (adr r3, 8008440 <scaraInitScurve+0x430>)
 80082f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082f6:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 80082fa:	f7f8 fc0d 	bl	8000b18 <__aeabi_dcmpgt>
 80082fe:	4603      	mov	r3, r0
 8008300:	2b00      	cmp	r3, #0
 8008302:	f000 80b3 	beq.w	800846c <scaraInitScurve+0x45c>
 8008306:	a34e      	add	r3, pc, #312	; (adr r3, 8008440 <scaraInitScurve+0x430>)
 8008308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800830c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008310:	f7f8 fc02 	bl	8000b18 <__aeabi_dcmpgt>
 8008314:	4603      	mov	r3, r0
 8008316:	2b00      	cmp	r3, #0
 8008318:	f000 80a8 	beq.w	800846c <scaraInitScurve+0x45c>
		 no_phases = 5;
 800831c:	2305      	movs	r3, #5
 800831e:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		 tm = v_design/a_design;
 8008322:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	; 0xd8
 8008326:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800832a:	f7f8 fa8f 	bl	800084c <__aeabi_ddiv>
 800832e:	4603      	mov	r3, r0
 8008330:	460c      	mov	r4, r1
 8008332:	e9c7 342e 	strd	r3, r4, [r7, #184]	; 0xb8
		 tc = total_s/v_design - 2*tm;
 8008336:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 800833a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800833e:	f7f8 fa85 	bl	800084c <__aeabi_ddiv>
 8008342:	4603      	mov	r3, r0
 8008344:	460c      	mov	r4, r1
 8008346:	4625      	mov	r5, r4
 8008348:	461c      	mov	r4, r3
 800834a:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800834e:	4602      	mov	r2, r0
 8008350:	460b      	mov	r3, r1
 8008352:	f7f7 ff9b 	bl	800028c <__adddf3>
 8008356:	4602      	mov	r2, r0
 8008358:	460b      	mov	r3, r1
 800835a:	4620      	mov	r0, r4
 800835c:	4629      	mov	r1, r5
 800835e:	f7f7 ff93 	bl	8000288 <__aeabi_dsub>
 8008362:	4603      	mov	r3, r0
 8008364:	460c      	mov	r4, r1
 8008366:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
		 // Check condition 5 phase ---> 4 phase
		 if (tc < 0.0) {
 800836a:	f04f 0200 	mov.w	r2, #0
 800836e:	f04f 0300 	mov.w	r3, #0
 8008372:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008376:	f7f8 fbb1 	bl	8000adc <__aeabi_dcmplt>
 800837a:	4603      	mov	r3, r0
 800837c:	2b00      	cmp	r3, #0
 800837e:	d022      	beq.n	80083c6 <scaraInitScurve+0x3b6>
			 tc = 0;
 8008380:	f04f 0300 	mov.w	r3, #0
 8008384:	f04f 0400 	mov.w	r4, #0
 8008388:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
			 no_phases = 4;
 800838c:	2304      	movs	r3, #4
 800838e:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			 tm = sqrt(total_s/(2*a_design));
 8008392:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8008396:	4602      	mov	r2, r0
 8008398:	460b      	mov	r3, r1
 800839a:	f7f7 ff77 	bl	800028c <__adddf3>
 800839e:	4603      	mov	r3, r0
 80083a0:	460c      	mov	r4, r1
 80083a2:	461a      	mov	r2, r3
 80083a4:	4623      	mov	r3, r4
 80083a6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80083aa:	f7f8 fa4f 	bl	800084c <__aeabi_ddiv>
 80083ae:	4603      	mov	r3, r0
 80083b0:	460c      	mov	r4, r1
 80083b2:	ec44 3b17 	vmov	d7, r3, r4
 80083b6:	eeb0 0a47 	vmov.f32	s0, s14
 80083ba:	eef0 0a67 	vmov.f32	s1, s15
 80083be:	f011 fcbd 	bl	8019d3c <sqrt>
 80083c2:	ed87 0b2e 	vstr	d0, [r7, #184]	; 0xb8
		 }
		 if (tm < 0.001) {
 80083c6:	a31c      	add	r3, pc, #112	; (adr r3, 8008438 <scaraInitScurve+0x428>)
 80083c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083cc:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 80083d0:	f7f8 fb84 	bl	8000adc <__aeabi_dcmplt>
 80083d4:	4603      	mov	r3, r0
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d006      	beq.n	80083e8 <scaraInitScurve+0x3d8>
			 j_max = 0;
 80083da:	f04f 0300 	mov.w	r3, #0
 80083de:	f04f 0400 	mov.w	r4, #0
 80083e2:	e9c7 3430 	strd	r3, r4, [r7, #192]	; 0xc0
 80083e6:	e009      	b.n	80083fc <scaraInitScurve+0x3ec>
		 } else {
			 j_max = a_design/tm;
 80083e8:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 80083ec:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 80083f0:	f7f8 fa2c 	bl	800084c <__aeabi_ddiv>
 80083f4:	4603      	mov	r3, r0
 80083f6:	460c      	mov	r4, r1
 80083f8:	e9c7 3430 	strd	r3, r4, [r7, #192]	; 0xc0
		 }
		 v_lim = a_design*tm;
 80083fc:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8008400:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8008404:	f7f8 f8f8 	bl	80005f8 <__aeabi_dmul>
 8008408:	4603      	mov	r3, r0
 800840a:	460c      	mov	r4, r1
 800840c:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
		 tf    = 4*tm + tc;
 8008410:	f04f 0200 	mov.w	r2, #0
 8008414:	4b0e      	ldr	r3, [pc, #56]	; (8008450 <scaraInitScurve+0x440>)
 8008416:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800841a:	f7f8 f8ed 	bl	80005f8 <__aeabi_dmul>
 800841e:	4603      	mov	r3, r0
 8008420:	460c      	mov	r4, r1
 8008422:	461a      	mov	r2, r3
 8008424:	4623      	mov	r3, r4
 8008426:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800842a:	f7f7 ff2f 	bl	800028c <__adddf3>
 800842e:	4603      	mov	r3, r0
 8008430:	460c      	mov	r4, r1
 8008432:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
 8008436:	e039      	b.n	80084ac <scaraInitScurve+0x49c>
 8008438:	d2f1a9fc 	.word	0xd2f1a9fc
 800843c:	3f50624d 	.word	0x3f50624d
 8008440:	9abcaf48 	.word	0x9abcaf48
 8008444:	3e7ad7f2 	.word	0x3e7ad7f2
 8008448:	bff00000 	.word	0xbff00000
 800844c:	3ff00000 	.word	0x3ff00000
 8008450:	40100000 	.word	0x40100000
 8008454:	00000000 	.word	0x00000000
 8008458:	405c2000 	.word	0x405c2000
 800845c:	14000000 	.word	0x14000000
 8008460:	4000f6f0 	.word	0x4000f6f0
 8008464:	6b259425 	.word	0x6b259425
 8008468:	40069b91 	.word	0x40069b91
	 } else {
		 j_max = 0;
 800846c:	f04f 0300 	mov.w	r3, #0
 8008470:	f04f 0400 	mov.w	r4, #0
 8008474:	e9c7 3430 	strd	r3, r4, [r7, #192]	; 0xc0
		 tc = 0;
 8008478:	f04f 0300 	mov.w	r3, #0
 800847c:	f04f 0400 	mov.w	r4, #0
 8008480:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
		 no_phases = 4;
 8008484:	2304      	movs	r3, #4
 8008486:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		 tm = tf / 4;
 800848a:	f04f 0200 	mov.w	r2, #0
 800848e:	4ba0      	ldr	r3, [pc, #640]	; (8008710 <scaraInitScurve+0x700>)
 8008490:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8008494:	f7f8 f9da 	bl	800084c <__aeabi_ddiv>
 8008498:	4603      	mov	r3, r0
 800849a:	460c      	mov	r4, r1
 800849c:	e9c7 342e 	strd	r3, r4, [r7, #184]	; 0xb8
		 v_lim = 0;
 80084a0:	f04f 0300 	mov.w	r3, #0
 80084a4:	f04f 0400 	mov.w	r4, #0
 80084a8:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
	 }

	 no_sample = ceil(tf / T_SAMPLING);
 80084ac:	a396      	add	r3, pc, #600	; (adr r3, 8008708 <scaraInitScurve+0x6f8>)
 80084ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084b2:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 80084b6:	f7f8 f9c9 	bl	800084c <__aeabi_ddiv>
 80084ba:	4603      	mov	r3, r0
 80084bc:	460c      	mov	r4, r1
 80084be:	ec44 3b17 	vmov	d7, r3, r4
 80084c2:	eeb0 0a47 	vmov.f32	s0, s14
 80084c6:	eef0 0a67 	vmov.f32	s1, s15
 80084ca:	f011 fa9d 	bl	8019a08 <ceil>
 80084ce:	ec54 3b10 	vmov	r3, r4, d0
 80084d2:	4618      	mov	r0, r3
 80084d4:	4621      	mov	r1, r4
 80084d6:	f7f8 fb67 	bl	8000ba8 <__aeabi_d2uiz>
 80084da:	4603      	mov	r3, r0
 80084dc:	667b      	str	r3, [r7, #100]	; 0x64
	 v_1 = 0.5*j_max*tm*tm;
 80084de:	f04f 0200 	mov.w	r2, #0
 80084e2:	4b8c      	ldr	r3, [pc, #560]	; (8008714 <scaraInitScurve+0x704>)
 80084e4:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 80084e8:	f7f8 f886 	bl	80005f8 <__aeabi_dmul>
 80084ec:	4603      	mov	r3, r0
 80084ee:	460c      	mov	r4, r1
 80084f0:	4618      	mov	r0, r3
 80084f2:	4621      	mov	r1, r4
 80084f4:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 80084f8:	f7f8 f87e 	bl	80005f8 <__aeabi_dmul>
 80084fc:	4603      	mov	r3, r0
 80084fe:	460c      	mov	r4, r1
 8008500:	461a      	mov	r2, r3
 8008502:	4623      	mov	r3, r4
 8008504:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8008508:	f7f8 f876 	bl	80005f8 <__aeabi_dmul>
 800850c:	4603      	mov	r3, r0
 800850e:	460c      	mov	r4, r1
 8008510:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
	 s_1 = j_max*tm*tm*tm/6;
 8008514:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8008518:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 800851c:	f7f8 f86c 	bl	80005f8 <__aeabi_dmul>
 8008520:	4603      	mov	r3, r0
 8008522:	460c      	mov	r4, r1
 8008524:	4618      	mov	r0, r3
 8008526:	4621      	mov	r1, r4
 8008528:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 800852c:	f7f8 f864 	bl	80005f8 <__aeabi_dmul>
 8008530:	4603      	mov	r3, r0
 8008532:	460c      	mov	r4, r1
 8008534:	4618      	mov	r0, r3
 8008536:	4621      	mov	r1, r4
 8008538:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 800853c:	f7f8 f85c 	bl	80005f8 <__aeabi_dmul>
 8008540:	4603      	mov	r3, r0
 8008542:	460c      	mov	r4, r1
 8008544:	4618      	mov	r0, r3
 8008546:	4621      	mov	r1, r4
 8008548:	f04f 0200 	mov.w	r2, #0
 800854c:	4b72      	ldr	r3, [pc, #456]	; (8008718 <scaraInitScurve+0x708>)
 800854e:	f7f8 f97d 	bl	800084c <__aeabi_ddiv>
 8008552:	4603      	mov	r3, r0
 8008554:	460c      	mov	r4, r1
 8008556:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
	 v_2 = j_max*tm*tm;
 800855a:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 800855e:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 8008562:	f7f8 f849 	bl	80005f8 <__aeabi_dmul>
 8008566:	4603      	mov	r3, r0
 8008568:	460c      	mov	r4, r1
 800856a:	461a      	mov	r2, r3
 800856c:	4623      	mov	r3, r4
 800856e:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8008572:	f7f8 f841 	bl	80005f8 <__aeabi_dmul>
 8008576:	4603      	mov	r3, r0
 8008578:	460c      	mov	r4, r1
 800857a:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	 s_2 = v_2*tm;
 800857e:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8008582:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8008586:	f7f8 f837 	bl	80005f8 <__aeabi_dmul>
 800858a:	4603      	mov	r3, r0
 800858c:	460c      	mov	r4, r1
 800858e:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	 v_3 = v_2;
 8008592:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8008596:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	 s_3 = s_2 + v_2*tc;
 800859a:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 800859e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80085a2:	f7f8 f829 	bl	80005f8 <__aeabi_dmul>
 80085a6:	4603      	mov	r3, r0
 80085a8:	460c      	mov	r4, r1
 80085aa:	461a      	mov	r2, r3
 80085ac:	4623      	mov	r3, r4
 80085ae:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80085b2:	f7f7 fe6b 	bl	800028c <__adddf3>
 80085b6:	4603      	mov	r3, r0
 80085b8:	460c      	mov	r4, r1
 80085ba:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
	 v_4 = v_1;
 80085be:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 80085c2:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	 s_4 = s_3 + s_2 - s_1;
 80085c6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80085ca:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80085ce:	f7f7 fe5d 	bl	800028c <__adddf3>
 80085d2:	4603      	mov	r3, r0
 80085d4:	460c      	mov	r4, r1
 80085d6:	4618      	mov	r0, r3
 80085d8:	4621      	mov	r1, r4
 80085da:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80085de:	f7f7 fe53 	bl	8000288 <__aeabi_dsub>
 80085e2:	4603      	mov	r3, r0
 80085e4:	460c      	mov	r4, r1
 80085e6:	e9c7 3408 	strd	r3, r4, [r7, #32]

	 scurve->Tc = tc;
 80085ea:	69fa      	ldr	r2, [r7, #28]
 80085ec:	e9d7 342c 	ldrd	r3, r4, [r7, #176]	; 0xb0
 80085f0:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
	 scurve->Tf = tf;
 80085f4:	69fa      	ldr	r2, [r7, #28]
 80085f6:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 80085fa:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
	 scurve->Tm = tm;
 80085fe:	69fa      	ldr	r2, [r7, #28]
 8008600:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	; 0xb8
 8008604:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
	 scurve->a_design = a_design;
 8008608:	69fa      	ldr	r2, [r7, #28]
 800860a:	e9d7 3436 	ldrd	r3, r4, [r7, #216]	; 0xd8
 800860e:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	 scurve->v_design = v_design;
 8008612:	69fa      	ldr	r2, [r7, #28]
 8008614:	e9d7 3438 	ldrd	r3, r4, [r7, #224]	; 0xe0
 8008618:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	 scurve->v_lim = v_lim;
 800861c:	69fa      	ldr	r2, [r7, #28]
 800861e:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	; 0xc8
 8008622:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	 scurve->v0 = v0;
 8008626:	69fa      	ldr	r2, [r7, #28]
 8008628:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 800862c:	e9c2 3406 	strd	r3, r4, [r2, #24]
	 scurve->v1 = v1;
 8008630:	69fa      	ldr	r2, [r7, #28]
 8008632:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 8008636:	e9c2 3408 	strd	r3, r4, [r2, #32]
	 scurve->j_max = j_max;
 800863a:	69fa      	ldr	r2, [r7, #28]
 800863c:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	; 0xc0
 8008640:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	 scurve->s0   = q0;
 8008644:	69fa      	ldr	r2, [r7, #28]
 8008646:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 800864a:	e9c2 3402 	strd	r3, r4, [r2, #8]
	 scurve->s1   = q1;
 800864e:	69fa      	ldr	r2, [r7, #28]
 8008650:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	; 0xd0
 8008654:	e9c2 3404 	strd	r3, r4, [r2, #16]
	 scurve->num_of_phase = no_phases;
 8008658:	69fb      	ldr	r3, [r7, #28]
 800865a:	f897 209f 	ldrb.w	r2, [r7, #159]	; 0x9f
 800865e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	 scurve->num_of_sampling = no_sample;
 8008662:	69fb      	ldr	r3, [r7, #28]
 8008664:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008666:	669a      	str	r2, [r3, #104]	; 0x68
	 scurve->total_s = total_s;
 8008668:	69fa      	ldr	r2, [r7, #28]
 800866a:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800866e:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
	 scurve->dir = dir;
 8008672:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8008676:	f7f8 fa6f 	bl	8000b58 <__aeabi_d2iz>
 800867a:	4603      	mov	r3, r0
 800867c:	b25a      	sxtb	r2, r3
 800867e:	69fb      	ldr	r3, [r7, #28]
 8008680:	701a      	strb	r2, [r3, #0]

	 scurve->a_current = 0;
 8008682:	69fa      	ldr	r2, [r7, #28]
 8008684:	f04f 0300 	mov.w	r3, #0
 8008688:	f04f 0400 	mov.w	r4, #0
 800868c:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
	 scurve->v_current = 0;
 8008690:	69fa      	ldr	r2, [r7, #28]
 8008692:	f04f 0300 	mov.w	r3, #0
 8008696:	f04f 0400 	mov.w	r4, #0
 800869a:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
	 scurve->s_current = 0;
 800869e:	69fa      	ldr	r2, [r7, #28]
 80086a0:	f04f 0300 	mov.w	r3, #0
 80086a4:	f04f 0400 	mov.w	r4, #0
 80086a8:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
	 scurve->v_1 = v_1;
 80086ac:	69fa      	ldr	r2, [r7, #28]
 80086ae:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 80086b2:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
	 scurve->v_2 = v_2;
 80086b6:	69fa      	ldr	r2, [r7, #28]
 80086b8:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 80086bc:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88
	 scurve->v_3 = v_3;
 80086c0:	69fa      	ldr	r2, [r7, #28]
 80086c2:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 80086c6:	e9c2 3426 	strd	r3, r4, [r2, #152]	; 0x98
	 scurve->v_4 = v_4;
 80086ca:	69fa      	ldr	r2, [r7, #28]
 80086cc:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 80086d0:	e9c2 342a 	strd	r3, r4, [r2, #168]	; 0xa8
	 scurve->s_1 = s_1;
 80086d4:	69fa      	ldr	r2, [r7, #28]
 80086d6:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 80086da:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
	 scurve->s_2 = s_2;
 80086de:	69fa      	ldr	r2, [r7, #28]
 80086e0:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 80086e4:	e9c2 3424 	strd	r3, r4, [r2, #144]	; 0x90
	 scurve->s_3 = s_3;
 80086e8:	69fa      	ldr	r2, [r7, #28]
 80086ea:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 80086ee:	e9c2 3428 	strd	r3, r4, [r2, #160]	; 0xa0
	 scurve->s_4 = s_4;
 80086f2:	69fa      	ldr	r2, [r7, #28]
 80086f4:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80086f8:	e9c2 342c 	strd	r3, r4, [r2, #176]	; 0xb0

	 return SCARA_STATUS_OK;
 80086fc:	2300      	movs	r3, #0
}
 80086fe:	4618      	mov	r0, r3
 8008700:	37e8      	adds	r7, #232	; 0xe8
 8008702:	46bd      	mov	sp, r7
 8008704:	bdb0      	pop	{r4, r5, r7, pc}
 8008706:	bf00      	nop
 8008708:	40000000 	.word	0x40000000
 800870c:	3f847ae1 	.word	0x3f847ae1
 8008710:	40100000 	.word	0x40100000
 8008714:	3fe00000 	.word	0x3fe00000
 8008718:	40180000 	.word	0x40180000

0800871c <scaraFlowDuty>:
}

/* Compute new x, y , z, theta1, theta2 , d3, theta4 corresponding to time */
SCARA_StatusTypeDef	scaraFlowDuty		(double time,
										SCARA_PositionTypeDef *pos_Next ,
										SCARA_PositionTypeDef pos_Current) {
 800871c:	b082      	sub	sp, #8
 800871e:	b5b0      	push	{r4, r5, r7, lr}
 8008720:	f5ad 7d06 	sub.w	sp, sp, #536	; 0x218
 8008724:	af2e      	add	r7, sp, #184	; 0xb8
 8008726:	f107 0108 	add.w	r1, r7, #8
 800872a:	ed81 0b00 	vstr	d0, [r1]
 800872e:	1d39      	adds	r1, r7, #4
 8008730:	6008      	str	r0, [r1, #0]
 8008732:	f507 71b8 	add.w	r1, r7, #368	; 0x170
 8008736:	e881 000c 	stmia.w	r1, {r2, r3}
	SCARA_StatusTypeDef status1, status2, status3, status4;
	SCARA_PositionTypeDef	positionCompute;
	// Update time
	positionCompute.t = time;
 800873a:	f107 0210 	add.w	r2, r7, #16
 800873e:	f107 0308 	add.w	r3, r7, #8
 8008742:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008746:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	/*---- Task space ----*/
	if ( DUTY_SPACE_TASK == myDUTY.space_type) {
 800874a:	4ba9      	ldr	r3, [pc, #676]	; (80089f0 <scaraFlowDuty+0x2d4>)
 800874c:	781b      	ldrb	r3, [r3, #0]
 800874e:	2b00      	cmp	r3, #0
 8008750:	f040 815a 	bne.w	8008a08 <scaraFlowDuty+0x2ec>
		double s, angle, x, y, z, v, v_angle;
		int8_t	dir_roll;
		//---Trajectory flowing
			// LSPB
		if( DUTY_TRAJECTORY_LSPB == myDUTY.task.trajectory_3d.trajectory_type) {
 8008754:	4ba6      	ldr	r3, [pc, #664]	; (80089f0 <scaraFlowDuty+0x2d4>)
 8008756:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800875a:	2b00      	cmp	r3, #0
 800875c:	d12b      	bne.n	80087b6 <scaraFlowDuty+0x9a>
//			s = myDUTY.task.trajectory_3d.lspb.s_current;
//			v = myDUTY.task.trajectory_3d.lspb.v_current;
//			angle = myDUTY.task.trajectory_roll.lspb.s_current;
//			v_angle = myDUTY.task.trajectory_roll.lspb.v_current;
//			dir_roll = myDUTY.task.trajectory_roll.lspb.dir;
			status1 = scaraFlowLSPB1(&(myDUTY.task.trajectory_3d.lspb), time);
 800875e:	f107 0308 	add.w	r3, r7, #8
 8008762:	ed93 0b00 	vldr	d0, [r3]
 8008766:	48a3      	ldr	r0, [pc, #652]	; (80089f4 <scaraFlowDuty+0x2d8>)
 8008768:	f000 fc72 	bl	8009050 <scaraFlowLSPB1>
 800876c:	4603      	mov	r3, r0
 800876e:	f887 315f 	strb.w	r3, [r7, #351]	; 0x15f
			v = myDUTY.task.trajectory_3d.lspb.v_current;
 8008772:	4b9f      	ldr	r3, [pc, #636]	; (80089f0 <scaraFlowDuty+0x2d4>)
 8008774:	e9d3 3462 	ldrd	r3, r4, [r3, #392]	; 0x188
 8008778:	e9c7 344a 	strd	r3, r4, [r7, #296]	; 0x128
			s = myDUTY.task.trajectory_3d.lspb.s_current;
 800877c:	4b9c      	ldr	r3, [pc, #624]	; (80089f0 <scaraFlowDuty+0x2d4>)
 800877e:	e9d3 3464 	ldrd	r3, r4, [r3, #400]	; 0x190
 8008782:	e9c7 3454 	strd	r3, r4, [r7, #336]	; 0x150
			angle = myDUTY.task.trajectory_roll.linear.constant_v*time;
 8008786:	4b9a      	ldr	r3, [pc, #616]	; (80089f0 <scaraFlowDuty+0x2d4>)
 8008788:	e9d3 34fc 	ldrd	r3, r4, [r3, #1008]	; 0x3f0
 800878c:	f107 0108 	add.w	r1, r7, #8
 8008790:	461a      	mov	r2, r3
 8008792:	4623      	mov	r3, r4
 8008794:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008798:	f7f7 ff2e 	bl	80005f8 <__aeabi_dmul>
 800879c:	4603      	mov	r3, r0
 800879e:	460c      	mov	r4, r1
 80087a0:	e9c7 3452 	strd	r3, r4, [r7, #328]	; 0x148
			dir_roll = myDUTY.task.trajectory_roll.linear.dir;
 80087a4:	4b92      	ldr	r3, [pc, #584]	; (80089f0 <scaraFlowDuty+0x2d4>)
 80087a6:	f893 33e8 	ldrb.w	r3, [r3, #1000]	; 0x3e8
 80087aa:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
			status2 = SCARA_STATUS_OK;
 80087ae:	2300      	movs	r3, #0
 80087b0:	f887 315e 	strb.w	r3, [r7, #350]	; 0x15e
 80087b4:	e063      	b.n	800887e <scaraFlowDuty+0x162>
			// SCURVE
		} else if ( DUTY_TRAJECTORY_SCURVE == myDUTY.task.trajectory_3d.trajectory_type) {
 80087b6:	4b8e      	ldr	r3, [pc, #568]	; (80089f0 <scaraFlowDuty+0x2d4>)
 80087b8:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 80087bc:	2b01      	cmp	r3, #1
 80087be:	d12d      	bne.n	800881c <scaraFlowDuty+0x100>
			status1 = scaraFLowScurve(&(myDUTY.task.trajectory_3d.scurve), time);
 80087c0:	f107 0308 	add.w	r3, r7, #8
 80087c4:	ed93 0b00 	vldr	d0, [r3]
 80087c8:	488b      	ldr	r0, [pc, #556]	; (80089f8 <scaraFlowDuty+0x2dc>)
 80087ca:	f000 ff8b 	bl	80096e4 <scaraFLowScurve>
 80087ce:	4603      	mov	r3, r0
 80087d0:	f887 315f 	strb.w	r3, [r7, #351]	; 0x15f
			status2 = scaraFLowScurve(&(myDUTY.task.trajectory_roll.scurve), time);
 80087d4:	f107 0308 	add.w	r3, r7, #8
 80087d8:	ed93 0b00 	vldr	d0, [r3]
 80087dc:	4887      	ldr	r0, [pc, #540]	; (80089fc <scaraFlowDuty+0x2e0>)
 80087de:	f000 ff81 	bl	80096e4 <scaraFLowScurve>
 80087e2:	4603      	mov	r3, r0
 80087e4:	f887 315e 	strb.w	r3, [r7, #350]	; 0x15e
			s = myDUTY.task.trajectory_3d.scurve.s_current;
 80087e8:	4b81      	ldr	r3, [pc, #516]	; (80089f0 <scaraFlowDuty+0x2d4>)
 80087ea:	e9d3 3498 	ldrd	r3, r4, [r3, #608]	; 0x260
 80087ee:	e9c7 3454 	strd	r3, r4, [r7, #336]	; 0x150
			v = myDUTY.task.trajectory_3d.scurve.v_current;
 80087f2:	4b7f      	ldr	r3, [pc, #508]	; (80089f0 <scaraFlowDuty+0x2d4>)
 80087f4:	e9d3 3496 	ldrd	r3, r4, [r3, #600]	; 0x258
 80087f8:	e9c7 344a 	strd	r3, r4, [r7, #296]	; 0x128
			angle = myDUTY.task.trajectory_roll.scurve.s_current;
 80087fc:	4b7c      	ldr	r3, [pc, #496]	; (80089f0 <scaraFlowDuty+0x2d4>)
 80087fe:	e9d3 34f8 	ldrd	r3, r4, [r3, #992]	; 0x3e0
 8008802:	e9c7 3452 	strd	r3, r4, [r7, #328]	; 0x148
			v_angle = myDUTY.task.trajectory_roll.scurve.v_current;
 8008806:	4b7a      	ldr	r3, [pc, #488]	; (80089f0 <scaraFlowDuty+0x2d4>)
 8008808:	e9d3 34f6 	ldrd	r3, r4, [r3, #984]	; 0x3d8
 800880c:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
			dir_roll = myDUTY.task.trajectory_roll.scurve.dir;
 8008810:	4b77      	ldr	r3, [pc, #476]	; (80089f0 <scaraFlowDuty+0x2d4>)
 8008812:	f893 3318 	ldrb.w	r3, [r3, #792]	; 0x318
 8008816:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
 800881a:	e030      	b.n	800887e <scaraFlowDuty+0x162>
		}else if( DUTY_TRAJECTORY_LINEAR == myDUTY.task.trajectory_3d.trajectory_type){
 800881c:	4b74      	ldr	r3, [pc, #464]	; (80089f0 <scaraFlowDuty+0x2d4>)
 800881e:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 8008822:	2b02      	cmp	r3, #2
 8008824:	d129      	bne.n	800887a <scaraFlowDuty+0x15e>
			s = time*myDUTY.task.trajectory_3d.linear.constant_v;
 8008826:	4b72      	ldr	r3, [pc, #456]	; (80089f0 <scaraFlowDuty+0x2d4>)
 8008828:	e9d3 349c 	ldrd	r3, r4, [r3, #624]	; 0x270
 800882c:	f107 0108 	add.w	r1, r7, #8
 8008830:	461a      	mov	r2, r3
 8008832:	4623      	mov	r3, r4
 8008834:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008838:	f7f7 fede 	bl	80005f8 <__aeabi_dmul>
 800883c:	4603      	mov	r3, r0
 800883e:	460c      	mov	r4, r1
 8008840:	e9c7 3454 	strd	r3, r4, [r7, #336]	; 0x150
			angle = myDUTY.task.trajectory_roll.linear.constant_v*time;
 8008844:	4b6a      	ldr	r3, [pc, #424]	; (80089f0 <scaraFlowDuty+0x2d4>)
 8008846:	e9d3 34fc 	ldrd	r3, r4, [r3, #1008]	; 0x3f0
 800884a:	f107 0108 	add.w	r1, r7, #8
 800884e:	461a      	mov	r2, r3
 8008850:	4623      	mov	r3, r4
 8008852:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008856:	f7f7 fecf 	bl	80005f8 <__aeabi_dmul>
 800885a:	4603      	mov	r3, r0
 800885c:	460c      	mov	r4, r1
 800885e:	e9c7 3452 	strd	r3, r4, [r7, #328]	; 0x148
			dir_roll = myDUTY.task.trajectory_roll.linear.dir;
 8008862:	4b63      	ldr	r3, [pc, #396]	; (80089f0 <scaraFlowDuty+0x2d4>)
 8008864:	f893 33e8 	ldrb.w	r3, [r3, #1000]	; 0x3e8
 8008868:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
			status1 = SCARA_STATUS_OK;
 800886c:	2300      	movs	r3, #0
 800886e:	f887 315f 	strb.w	r3, [r7, #351]	; 0x15f
			status2 = SCARA_STATUS_OK;
 8008872:	2300      	movs	r3, #0
 8008874:	f887 315e 	strb.w	r3, [r7, #350]	; 0x15e
 8008878:	e001      	b.n	800887e <scaraFlowDuty+0x162>
		}else {
			return SCARA_STATUS_ERROR_TRAJECTORY;
 800887a:	2305      	movs	r3, #5
 800887c:	e2cd      	b.n	8008e1a <scaraFlowDuty+0x6fe>
		}

		if ( SCARA_STATUS_OK != status1) {
 800887e:	f897 315f 	ldrb.w	r3, [r7, #351]	; 0x15f
 8008882:	2b00      	cmp	r3, #0
 8008884:	d002      	beq.n	800888c <scaraFlowDuty+0x170>
			return status1;
 8008886:	f897 315f 	ldrb.w	r3, [r7, #351]	; 0x15f
 800888a:	e2c6      	b.n	8008e1a <scaraFlowDuty+0x6fe>
		}
		if ( SCARA_STATUS_OK != status2) {
 800888c:	f897 315e 	ldrb.w	r3, [r7, #350]	; 0x15e
 8008890:	2b00      	cmp	r3, #0
 8008892:	d002      	beq.n	800889a <scaraFlowDuty+0x17e>
			return status2;
 8008894:	f897 315e 	ldrb.w	r3, [r7, #350]	; 0x15e
 8008898:	e2bf      	b.n	8008e1a <scaraFlowDuty+0x6fe>
		}

		//---Path flowing
			// Straight line
		if( DUTY_PATH_LINE == myDUTY.task.path.path_type) {
 800889a:	4b55      	ldr	r3, [pc, #340]	; (80089f0 <scaraFlowDuty+0x2d4>)
 800889c:	7a1b      	ldrb	r3, [r3, #8]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d117      	bne.n	80088d2 <scaraFlowDuty+0x1b6>
			status1 = scaraFlowLine(&(myDUTY.task.path.line), s);
 80088a2:	ed97 0b54 	vldr	d0, [r7, #336]	; 0x150
 80088a6:	4856      	ldr	r0, [pc, #344]	; (8008a00 <scaraFlowDuty+0x2e4>)
 80088a8:	f000 fac2 	bl	8008e30 <scaraFlowLine>
 80088ac:	4603      	mov	r3, r0
 80088ae:	f887 315f 	strb.w	r3, [r7, #351]	; 0x15f
			x = myDUTY.task.path.line.x_current;
 80088b2:	4b4f      	ldr	r3, [pc, #316]	; (80089f0 <scaraFlowDuty+0x2d4>)
 80088b4:	e9d3 341a 	ldrd	r3, r4, [r3, #104]	; 0x68
 80088b8:	e9c7 3450 	strd	r3, r4, [r7, #320]	; 0x140
			y = myDUTY.task.path.line.y_current;
 80088bc:	4b4c      	ldr	r3, [pc, #304]	; (80089f0 <scaraFlowDuty+0x2d4>)
 80088be:	e9d3 341c 	ldrd	r3, r4, [r3, #112]	; 0x70
 80088c2:	e9c7 344e 	strd	r3, r4, [r7, #312]	; 0x138
			z = myDUTY.task.path.line.z_current;
 80088c6:	4b4a      	ldr	r3, [pc, #296]	; (80089f0 <scaraFlowDuty+0x2d4>)
 80088c8:	e9d3 341e 	ldrd	r3, r4, [r3, #120]	; 0x78
 80088cc:	e9c7 344c 	strd	r3, r4, [r7, #304]	; 0x130
 80088d0:	e01d      	b.n	800890e <scaraFlowDuty+0x1f2>
			// Circular
		} else if ( DUTY_PATH_CIRCLE == myDUTY.task.path.path_type) {
 80088d2:	4b47      	ldr	r3, [pc, #284]	; (80089f0 <scaraFlowDuty+0x2d4>)
 80088d4:	7a1b      	ldrb	r3, [r3, #8]
 80088d6:	2b01      	cmp	r3, #1
 80088d8:	d117      	bne.n	800890a <scaraFlowDuty+0x1ee>
			status1 = scaraFlowCircle(&(myDUTY.task.path.circle), s);
 80088da:	ed97 0b54 	vldr	d0, [r7, #336]	; 0x150
 80088de:	4849      	ldr	r0, [pc, #292]	; (8008a04 <scaraFlowDuty+0x2e8>)
 80088e0:	f000 fb2e 	bl	8008f40 <scaraFlowCircle>
 80088e4:	4603      	mov	r3, r0
 80088e6:	f887 315f 	strb.w	r3, [r7, #351]	; 0x15f
			x = myDUTY.task.path.circle.x_current;
 80088ea:	4b41      	ldr	r3, [pc, #260]	; (80089f0 <scaraFlowDuty+0x2d4>)
 80088ec:	e9d3 343e 	ldrd	r3, r4, [r3, #248]	; 0xf8
 80088f0:	e9c7 3450 	strd	r3, r4, [r7, #320]	; 0x140
			y = myDUTY.task.path.circle.y_current;
 80088f4:	4b3e      	ldr	r3, [pc, #248]	; (80089f0 <scaraFlowDuty+0x2d4>)
 80088f6:	e9d3 3440 	ldrd	r3, r4, [r3, #256]	; 0x100
 80088fa:	e9c7 344e 	strd	r3, r4, [r7, #312]	; 0x138
			z = myDUTY.task.path.circle.z_current;
 80088fe:	4b3c      	ldr	r3, [pc, #240]	; (80089f0 <scaraFlowDuty+0x2d4>)
 8008900:	e9d3 3442 	ldrd	r3, r4, [r3, #264]	; 0x108
 8008904:	e9c7 344c 	strd	r3, r4, [r7, #304]	; 0x130
 8008908:	e001      	b.n	800890e <scaraFlowDuty+0x1f2>
		} else {
			return SCARA_STATUS_ERROR_TASK;
 800890a:	2303      	movs	r3, #3
 800890c:	e285      	b.n	8008e1a <scaraFlowDuty+0x6fe>
		}

		positionCompute.x 		= x;
 800890e:	f107 0210 	add.w	r2, r7, #16
 8008912:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8008916:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
		positionCompute.y		= y;
 800891a:	f107 0210 	add.w	r2, r7, #16
 800891e:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8008922:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
		positionCompute.z 		= z;
 8008926:	f107 0210 	add.w	r2, r7, #16
 800892a:	e9d7 344c 	ldrd	r3, r4, [r7, #304]	; 0x130
 800892e:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
		positionCompute.roll 	= myDUTY.task.roll_start + angle*dir_roll;
 8008932:	4b2f      	ldr	r3, [pc, #188]	; (80089f0 <scaraFlowDuty+0x2d4>)
 8008934:	f503 6382 	add.w	r3, r3, #1040	; 0x410
 8008938:	e9d3 4500 	ldrd	r4, r5, [r3]
 800893c:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 8008940:	4618      	mov	r0, r3
 8008942:	f7f7 fdef 	bl	8000524 <__aeabi_i2d>
 8008946:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 800894a:	f7f7 fe55 	bl	80005f8 <__aeabi_dmul>
 800894e:	4602      	mov	r2, r0
 8008950:	460b      	mov	r3, r1
 8008952:	4620      	mov	r0, r4
 8008954:	4629      	mov	r1, r5
 8008956:	f7f7 fc99 	bl	800028c <__adddf3>
 800895a:	4603      	mov	r3, r0
 800895c:	460c      	mov	r4, r1
 800895e:	f107 0210 	add.w	r2, r7, #16
 8008962:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60

		positionCompute.q		= s;
 8008966:	f107 0210 	add.w	r2, r7, #16
 800896a:	e9d7 3454 	ldrd	r3, r4, [r7, #336]	; 0x150
 800896e:	e9c2 3400 	strd	r3, r4, [r2]
		positionCompute.q_roll  = angle;
 8008972:	f107 0210 	add.w	r2, r7, #16
 8008976:	e9d7 3452 	ldrd	r3, r4, [r7, #328]	; 0x148
 800897a:	e9c2 3402 	strd	r3, r4, [r2, #8]

		positionCompute.v_3d    = v;
 800897e:	f107 0210 	add.w	r2, r7, #16
 8008982:	e9d7 344a 	ldrd	r3, r4, [r7, #296]	; 0x128
 8008986:	e9c2 342a 	strd	r3, r4, [r2, #168]	; 0xa8
		positionCompute.v_roll  = v_angle;
 800898a:	f107 0210 	add.w	r2, r7, #16
 800898e:	e9d7 3448 	ldrd	r3, r4, [r7, #288]	; 0x120
 8008992:	e9c2 342c 	strd	r3, r4, [r2, #176]	; 0xb0

		positionCompute.total_time = myDUTY.time_total;
 8008996:	4b16      	ldr	r3, [pc, #88]	; (80089f0 <scaraFlowDuty+0x2d4>)
 8008998:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 800899c:	e9d3 3400 	ldrd	r3, r4, [r3]
 80089a0:	f107 0210 	add.w	r2, r7, #16
 80089a4:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40
		positionCompute.t		= time;
 80089a8:	f107 0210 	add.w	r2, r7, #16
 80089ac:	f107 0308 	add.w	r3, r7, #8
 80089b0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80089b4:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
		if ( FALSE == kinematicInverse(&positionCompute, pos_Current)) {
 80089b8:	f107 0410 	add.w	r4, r7, #16
 80089bc:	4668      	mov	r0, sp
 80089be:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 80089c2:	22b8      	movs	r2, #184	; 0xb8
 80089c4:	4619      	mov	r1, r3
 80089c6:	f00d fab1 	bl	8015f2c <memcpy>
 80089ca:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 80089ce:	cb0c      	ldmia	r3, {r2, r3}
 80089d0:	4620      	mov	r0, r4
 80089d2:	f7fb fb91 	bl	80040f8 <kinematicInverse>
 80089d6:	4603      	mov	r3, r0
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d101      	bne.n	80089e0 <scaraFlowDuty+0x2c4>
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 80089dc:	2307      	movs	r3, #7
 80089de:	e21c      	b.n	8008e1a <scaraFlowDuty+0x6fe>
		} else {
			memcpy(pos_Next, &positionCompute, sizeof(SCARA_PositionTypeDef));
 80089e0:	f107 0110 	add.w	r1, r7, #16
 80089e4:	1d3b      	adds	r3, r7, #4
 80089e6:	22c0      	movs	r2, #192	; 0xc0
 80089e8:	6818      	ldr	r0, [r3, #0]
 80089ea:	f00d fa9f 	bl	8015f2c <memcpy>
 80089ee:	e213      	b.n	8008e18 <scaraFlowDuty+0x6fc>
 80089f0:	2000ad28 	.word	0x2000ad28
 80089f4:	2000ae40 	.word	0x2000ae40
 80089f8:	2000aec0 	.word	0x2000aec0
 80089fc:	2000b040 	.word	0x2000b040
 8008a00:	2000ad38 	.word	0x2000ad38
 8008a04:	2000ada8 	.word	0x2000ada8
		}

	/*---- Joint space -----*/
	} else if (DUTY_SPACE_JOINT == myDUTY.space_type) {
 8008a08:	4b8b      	ldr	r3, [pc, #556]	; (8008c38 <scaraFlowDuty+0x51c>)
 8008a0a:	781b      	ldrb	r3, [r3, #0]
 8008a0c:	2b01      	cmp	r3, #1
 8008a0e:	f040 8201 	bne.w	8008e14 <scaraFlowDuty+0x6f8>
		double s0, s1, s2, s3;
		double v0, v1, v2, v3;
		int8_t dir0, dir1, dir2, dir3;
		// Trajectory flowing
			// LSPB
		if( DUTY_TRAJECTORY_LSPB == myDUTY.joint.trajectory[0].trajectory_type) {
 8008a12:	4b89      	ldr	r3, [pc, #548]	; (8008c38 <scaraFlowDuty+0x51c>)
 8008a14:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d174      	bne.n	8008b06 <scaraFlowDuty+0x3ea>
			status1 = scaraFlowLSPB(&(myDUTY.joint.trajectory[0].lspb), time);
 8008a1c:	f107 0308 	add.w	r3, r7, #8
 8008a20:	ed93 0b00 	vldr	d0, [r3]
 8008a24:	4885      	ldr	r0, [pc, #532]	; (8008c3c <scaraFlowDuty+0x520>)
 8008a26:	f000 fcb1 	bl	800938c <scaraFlowLSPB>
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	f887 315f 	strb.w	r3, [r7, #351]	; 0x15f
			status2 = scaraFlowLSPB(&(myDUTY.joint.trajectory[1].lspb), time);
 8008a30:	f107 0308 	add.w	r3, r7, #8
 8008a34:	ed93 0b00 	vldr	d0, [r3]
 8008a38:	4881      	ldr	r0, [pc, #516]	; (8008c40 <scaraFlowDuty+0x524>)
 8008a3a:	f000 fca7 	bl	800938c <scaraFlowLSPB>
 8008a3e:	4603      	mov	r3, r0
 8008a40:	f887 315e 	strb.w	r3, [r7, #350]	; 0x15e
			status3 = scaraFlowLSPB(&(myDUTY.joint.trajectory[2].lspb), time);
 8008a44:	f107 0308 	add.w	r3, r7, #8
 8008a48:	ed93 0b00 	vldr	d0, [r3]
 8008a4c:	487d      	ldr	r0, [pc, #500]	; (8008c44 <scaraFlowDuty+0x528>)
 8008a4e:	f000 fc9d 	bl	800938c <scaraFlowLSPB>
 8008a52:	4603      	mov	r3, r0
 8008a54:	f887 315d 	strb.w	r3, [r7, #349]	; 0x15d
			status4 = scaraFlowLSPB(&(myDUTY.joint.trajectory[3].lspb), time);
 8008a58:	f107 0308 	add.w	r3, r7, #8
 8008a5c:	ed93 0b00 	vldr	d0, [r3]
 8008a60:	4879      	ldr	r0, [pc, #484]	; (8008c48 <scaraFlowDuty+0x52c>)
 8008a62:	f000 fc93 	bl	800938c <scaraFlowLSPB>
 8008a66:	4603      	mov	r3, r0
 8008a68:	f887 315c 	strb.w	r3, [r7, #348]	; 0x15c

			dir0 = myDUTY.joint.trajectory[0].lspb.dir;
 8008a6c:	4b72      	ldr	r3, [pc, #456]	; (8008c38 <scaraFlowDuty+0x51c>)
 8008a6e:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 8008a72:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
			dir1 = myDUTY.joint.trajectory[1].lspb.dir;
 8008a76:	4b70      	ldr	r3, [pc, #448]	; (8008c38 <scaraFlowDuty+0x51c>)
 8008a78:	f893 35a0 	ldrb.w	r3, [r3, #1440]	; 0x5a0
 8008a7c:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
			dir2 = myDUTY.joint.trajectory[2].lspb.dir;
 8008a80:	4b6d      	ldr	r3, [pc, #436]	; (8008c38 <scaraFlowDuty+0x51c>)
 8008a82:	f893 3720 	ldrb.w	r3, [r3, #1824]	; 0x720
 8008a86:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
			dir3 = myDUTY.joint.trajectory[3].lspb.dir;
 8008a8a:	4b6b      	ldr	r3, [pc, #428]	; (8008c38 <scaraFlowDuty+0x51c>)
 8008a8c:	f893 38a0 	ldrb.w	r3, [r3, #2208]	; 0x8a0
 8008a90:	f887 30d4 	strb.w	r3, [r7, #212]	; 0xd4

			s0 = myDUTY.joint.trajectory[0].lspb.s_current;
 8008a94:	4b68      	ldr	r3, [pc, #416]	; (8008c38 <scaraFlowDuty+0x51c>)
 8008a96:	f503 6393 	add.w	r3, r3, #1176	; 0x498
 8008a9a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008a9e:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
			s1 = myDUTY.joint.trajectory[1].lspb.s_current;
 8008aa2:	4b65      	ldr	r3, [pc, #404]	; (8008c38 <scaraFlowDuty+0x51c>)
 8008aa4:	f503 63c3 	add.w	r3, r3, #1560	; 0x618
 8008aa8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008aac:	e9c7 3442 	strd	r3, r4, [r7, #264]	; 0x108
			s2 = myDUTY.joint.trajectory[2].lspb.s_current;
 8008ab0:	4b61      	ldr	r3, [pc, #388]	; (8008c38 <scaraFlowDuty+0x51c>)
 8008ab2:	f503 63f3 	add.w	r3, r3, #1944	; 0x798
 8008ab6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008aba:	e9c7 3440 	strd	r3, r4, [r7, #256]	; 0x100
			s3 = myDUTY.joint.trajectory[3].lspb.s_current;
 8008abe:	4b5e      	ldr	r3, [pc, #376]	; (8008c38 <scaraFlowDuty+0x51c>)
 8008ac0:	f603 1318 	addw	r3, r3, #2328	; 0x918
 8008ac4:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008ac8:	e9c7 343e 	strd	r3, r4, [r7, #248]	; 0xf8

			v0 = myDUTY.joint.trajectory[0].lspb.v_current;
 8008acc:	4b5a      	ldr	r3, [pc, #360]	; (8008c38 <scaraFlowDuty+0x51c>)
 8008ace:	f503 6392 	add.w	r3, r3, #1168	; 0x490
 8008ad2:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008ad6:	e9c7 343c 	strd	r3, r4, [r7, #240]	; 0xf0
			v1 = myDUTY.joint.trajectory[1].lspb.v_current;
 8008ada:	4b57      	ldr	r3, [pc, #348]	; (8008c38 <scaraFlowDuty+0x51c>)
 8008adc:	f503 63c2 	add.w	r3, r3, #1552	; 0x610
 8008ae0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008ae4:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8
			v2 = myDUTY.joint.trajectory[2].lspb.v_current;
 8008ae8:	4b53      	ldr	r3, [pc, #332]	; (8008c38 <scaraFlowDuty+0x51c>)
 8008aea:	f503 63f2 	add.w	r3, r3, #1936	; 0x790
 8008aee:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008af2:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
			v3 = myDUTY.joint.trajectory[3].lspb.v_current;
 8008af6:	4b50      	ldr	r3, [pc, #320]	; (8008c38 <scaraFlowDuty+0x51c>)
 8008af8:	f503 6311 	add.w	r3, r3, #2320	; 0x910
 8008afc:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008b00:	e9c7 3436 	strd	r3, r4, [r7, #216]	; 0xd8
 8008b04:	e07b      	b.n	8008bfe <scaraFlowDuty+0x4e2>

			// SCURVE
		} else if ( DUTY_TRAJECTORY_SCURVE == myDUTY.joint.trajectory[0].trajectory_type) {
 8008b06:	4b4c      	ldr	r3, [pc, #304]	; (8008c38 <scaraFlowDuty+0x51c>)
 8008b08:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 8008b0c:	2b01      	cmp	r3, #1
 8008b0e:	d174      	bne.n	8008bfa <scaraFlowDuty+0x4de>
			status1 = scaraFLowScurve(&(myDUTY.joint.trajectory[0].scurve), time);
 8008b10:	f107 0308 	add.w	r3, r7, #8
 8008b14:	ed93 0b00 	vldr	d0, [r3]
 8008b18:	484c      	ldr	r0, [pc, #304]	; (8008c4c <scaraFlowDuty+0x530>)
 8008b1a:	f000 fde3 	bl	80096e4 <scaraFLowScurve>
 8008b1e:	4603      	mov	r3, r0
 8008b20:	f887 315f 	strb.w	r3, [r7, #351]	; 0x15f
			status2 = scaraFLowScurve(&(myDUTY.joint.trajectory[1].scurve), time);
 8008b24:	f107 0308 	add.w	r3, r7, #8
 8008b28:	ed93 0b00 	vldr	d0, [r3]
 8008b2c:	4848      	ldr	r0, [pc, #288]	; (8008c50 <scaraFlowDuty+0x534>)
 8008b2e:	f000 fdd9 	bl	80096e4 <scaraFLowScurve>
 8008b32:	4603      	mov	r3, r0
 8008b34:	f887 315e 	strb.w	r3, [r7, #350]	; 0x15e
			status3 = scaraFLowScurve(&(myDUTY.joint.trajectory[2].scurve), time);
 8008b38:	f107 0308 	add.w	r3, r7, #8
 8008b3c:	ed93 0b00 	vldr	d0, [r3]
 8008b40:	4844      	ldr	r0, [pc, #272]	; (8008c54 <scaraFlowDuty+0x538>)
 8008b42:	f000 fdcf 	bl	80096e4 <scaraFLowScurve>
 8008b46:	4603      	mov	r3, r0
 8008b48:	f887 315d 	strb.w	r3, [r7, #349]	; 0x15d
			status4 = scaraFLowScurve(&(myDUTY.joint.trajectory[3].scurve), time);
 8008b4c:	f107 0308 	add.w	r3, r7, #8
 8008b50:	ed93 0b00 	vldr	d0, [r3]
 8008b54:	4840      	ldr	r0, [pc, #256]	; (8008c58 <scaraFlowDuty+0x53c>)
 8008b56:	f000 fdc5 	bl	80096e4 <scaraFLowScurve>
 8008b5a:	4603      	mov	r3, r0
 8008b5c:	f887 315c 	strb.w	r3, [r7, #348]	; 0x15c
			dir0 = myDUTY.joint.trajectory[0].scurve.dir;
 8008b60:	4b35      	ldr	r3, [pc, #212]	; (8008c38 <scaraFlowDuty+0x51c>)
 8008b62:	f893 34a0 	ldrb.w	r3, [r3, #1184]	; 0x4a0
 8008b66:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
			dir1 = myDUTY.joint.trajectory[1].scurve.dir;
 8008b6a:	4b33      	ldr	r3, [pc, #204]	; (8008c38 <scaraFlowDuty+0x51c>)
 8008b6c:	f893 3620 	ldrb.w	r3, [r3, #1568]	; 0x620
 8008b70:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
			dir2 = myDUTY.joint.trajectory[2].scurve.dir;
 8008b74:	4b30      	ldr	r3, [pc, #192]	; (8008c38 <scaraFlowDuty+0x51c>)
 8008b76:	f893 37a0 	ldrb.w	r3, [r3, #1952]	; 0x7a0
 8008b7a:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
			dir3 = myDUTY.joint.trajectory[3].scurve.dir;
 8008b7e:	4b2e      	ldr	r3, [pc, #184]	; (8008c38 <scaraFlowDuty+0x51c>)
 8008b80:	f893 3920 	ldrb.w	r3, [r3, #2336]	; 0x920
 8008b84:	f887 30d4 	strb.w	r3, [r7, #212]	; 0xd4
			s0 = myDUTY.joint.trajectory[0].scurve.s_current;
 8008b88:	4b2b      	ldr	r3, [pc, #172]	; (8008c38 <scaraFlowDuty+0x51c>)
 8008b8a:	f503 63ad 	add.w	r3, r3, #1384	; 0x568
 8008b8e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008b92:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
			s1 = myDUTY.joint.trajectory[1].scurve.s_current;
 8008b96:	4b28      	ldr	r3, [pc, #160]	; (8008c38 <scaraFlowDuty+0x51c>)
 8008b98:	f503 63dd 	add.w	r3, r3, #1768	; 0x6e8
 8008b9c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008ba0:	e9c7 3442 	strd	r3, r4, [r7, #264]	; 0x108
			s2 = myDUTY.joint.trajectory[2].scurve.s_current;
 8008ba4:	4b24      	ldr	r3, [pc, #144]	; (8008c38 <scaraFlowDuty+0x51c>)
 8008ba6:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8008baa:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008bae:	e9c7 3440 	strd	r3, r4, [r7, #256]	; 0x100
			s3 = myDUTY.joint.trajectory[3].scurve.s_current;
 8008bb2:	4b21      	ldr	r3, [pc, #132]	; (8008c38 <scaraFlowDuty+0x51c>)
 8008bb4:	f603 13e8 	addw	r3, r3, #2536	; 0x9e8
 8008bb8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008bbc:	e9c7 343e 	strd	r3, r4, [r7, #248]	; 0xf8

			v0 = myDUTY.joint.trajectory[0].scurve.v_current;
 8008bc0:	4b1d      	ldr	r3, [pc, #116]	; (8008c38 <scaraFlowDuty+0x51c>)
 8008bc2:	f503 63ac 	add.w	r3, r3, #1376	; 0x560
 8008bc6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008bca:	e9c7 343c 	strd	r3, r4, [r7, #240]	; 0xf0
			v1 = myDUTY.joint.trajectory[1].scurve.v_current;
 8008bce:	4b1a      	ldr	r3, [pc, #104]	; (8008c38 <scaraFlowDuty+0x51c>)
 8008bd0:	f503 63dc 	add.w	r3, r3, #1760	; 0x6e0
 8008bd4:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008bd8:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8
			v2 = myDUTY.joint.trajectory[2].scurve.v_current;
 8008bdc:	4b16      	ldr	r3, [pc, #88]	; (8008c38 <scaraFlowDuty+0x51c>)
 8008bde:	f503 6306 	add.w	r3, r3, #2144	; 0x860
 8008be2:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008be6:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
			v3 = myDUTY.joint.trajectory[3].scurve.v_current;
 8008bea:	4b13      	ldr	r3, [pc, #76]	; (8008c38 <scaraFlowDuty+0x51c>)
 8008bec:	f503 631e 	add.w	r3, r3, #2528	; 0x9e0
 8008bf0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008bf4:	e9c7 3436 	strd	r3, r4, [r7, #216]	; 0xd8
 8008bf8:	e001      	b.n	8008bfe <scaraFlowDuty+0x4e2>

		} else {
			return SCARA_STATUS_ERROR_TRAJECTORY;
 8008bfa:	2305      	movs	r3, #5
 8008bfc:	e10d      	b.n	8008e1a <scaraFlowDuty+0x6fe>
		}
		// Check init status
		if ( SCARA_STATUS_OK != status1) {
 8008bfe:	f897 315f 	ldrb.w	r3, [r7, #351]	; 0x15f
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d002      	beq.n	8008c0c <scaraFlowDuty+0x4f0>
			return status1;
 8008c06:	f897 315f 	ldrb.w	r3, [r7, #351]	; 0x15f
 8008c0a:	e106      	b.n	8008e1a <scaraFlowDuty+0x6fe>
		}
		if ( SCARA_STATUS_OK != status2) {
 8008c0c:	f897 315e 	ldrb.w	r3, [r7, #350]	; 0x15e
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d002      	beq.n	8008c1a <scaraFlowDuty+0x4fe>
			return status2;
 8008c14:	f897 315e 	ldrb.w	r3, [r7, #350]	; 0x15e
 8008c18:	e0ff      	b.n	8008e1a <scaraFlowDuty+0x6fe>
		}
		if ( SCARA_STATUS_OK != status3) {
 8008c1a:	f897 315d 	ldrb.w	r3, [r7, #349]	; 0x15d
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d002      	beq.n	8008c28 <scaraFlowDuty+0x50c>
			return status3;
 8008c22:	f897 315d 	ldrb.w	r3, [r7, #349]	; 0x15d
 8008c26:	e0f8      	b.n	8008e1a <scaraFlowDuty+0x6fe>
		}
		if ( SCARA_STATUS_OK != status4) {
 8008c28:	f897 315c 	ldrb.w	r3, [r7, #348]	; 0x15c
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d015      	beq.n	8008c5c <scaraFlowDuty+0x540>
			return status4;
 8008c30:	f897 315c 	ldrb.w	r3, [r7, #348]	; 0x15c
 8008c34:	e0f1      	b.n	8008e1a <scaraFlowDuty+0x6fe>
 8008c36:	bf00      	nop
 8008c38:	2000ad28 	.word	0x2000ad28
 8008c3c:	2000b148 	.word	0x2000b148
 8008c40:	2000b2c8 	.word	0x2000b2c8
 8008c44:	2000b448 	.word	0x2000b448
 8008c48:	2000b5c8 	.word	0x2000b5c8
 8008c4c:	2000b1c8 	.word	0x2000b1c8
 8008c50:	2000b348 	.word	0x2000b348
 8008c54:	2000b4c8 	.word	0x2000b4c8
 8008c58:	2000b648 	.word	0x2000b648
		}

		positionCompute.Theta1 	= myDUTY.joint.theta1_start + s0*dir0;
 8008c5c:	4b73      	ldr	r3, [pc, #460]	; (8008e2c <scaraFlowDuty+0x710>)
 8008c5e:	f603 2318 	addw	r3, r3, #2584	; 0xa18
 8008c62:	e9d3 4500 	ldrd	r4, r5, [r3]
 8008c66:	f997 30d7 	ldrsb.w	r3, [r7, #215]	; 0xd7
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	f7f7 fc5a 	bl	8000524 <__aeabi_i2d>
 8008c70:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8008c74:	f7f7 fcc0 	bl	80005f8 <__aeabi_dmul>
 8008c78:	4602      	mov	r2, r0
 8008c7a:	460b      	mov	r3, r1
 8008c7c:	4620      	mov	r0, r4
 8008c7e:	4629      	mov	r1, r5
 8008c80:	f7f7 fb04 	bl	800028c <__adddf3>
 8008c84:	4603      	mov	r3, r0
 8008c86:	460c      	mov	r4, r1
 8008c88:	f107 0210 	add.w	r2, r7, #16
 8008c8c:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
		positionCompute.Theta2 	= myDUTY.joint.theta2_start + s1*dir1;
 8008c90:	4b66      	ldr	r3, [pc, #408]	; (8008e2c <scaraFlowDuty+0x710>)
 8008c92:	f503 6322 	add.w	r3, r3, #2592	; 0xa20
 8008c96:	e9d3 4500 	ldrd	r4, r5, [r3]
 8008c9a:	f997 30d6 	ldrsb.w	r3, [r7, #214]	; 0xd6
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	f7f7 fc40 	bl	8000524 <__aeabi_i2d>
 8008ca4:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	; 0x108
 8008ca8:	f7f7 fca6 	bl	80005f8 <__aeabi_dmul>
 8008cac:	4602      	mov	r2, r0
 8008cae:	460b      	mov	r3, r1
 8008cb0:	4620      	mov	r0, r4
 8008cb2:	4629      	mov	r1, r5
 8008cb4:	f7f7 faea 	bl	800028c <__adddf3>
 8008cb8:	4603      	mov	r3, r0
 8008cba:	460c      	mov	r4, r1
 8008cbc:	f107 0210 	add.w	r2, r7, #16
 8008cc0:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
		positionCompute.D3 		= myDUTY.joint.d3_start 	+ s2*dir2;
 8008cc4:	4b59      	ldr	r3, [pc, #356]	; (8008e2c <scaraFlowDuty+0x710>)
 8008cc6:	f603 2328 	addw	r3, r3, #2600	; 0xa28
 8008cca:	e9d3 4500 	ldrd	r4, r5, [r3]
 8008cce:	f997 30d5 	ldrsb.w	r3, [r7, #213]	; 0xd5
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	f7f7 fc26 	bl	8000524 <__aeabi_i2d>
 8008cd8:	e9d7 2340 	ldrd	r2, r3, [r7, #256]	; 0x100
 8008cdc:	f7f7 fc8c 	bl	80005f8 <__aeabi_dmul>
 8008ce0:	4602      	mov	r2, r0
 8008ce2:	460b      	mov	r3, r1
 8008ce4:	4620      	mov	r0, r4
 8008ce6:	4629      	mov	r1, r5
 8008ce8:	f7f7 fad0 	bl	800028c <__adddf3>
 8008cec:	4603      	mov	r3, r0
 8008cee:	460c      	mov	r4, r1
 8008cf0:	f107 0210 	add.w	r2, r7, #16
 8008cf4:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
		positionCompute.Theta4 	= myDUTY.joint.theta4_start + s3*dir3;
 8008cf8:	4b4c      	ldr	r3, [pc, #304]	; (8008e2c <scaraFlowDuty+0x710>)
 8008cfa:	f503 6323 	add.w	r3, r3, #2608	; 0xa30
 8008cfe:	e9d3 4500 	ldrd	r4, r5, [r3]
 8008d02:	f997 30d4 	ldrsb.w	r3, [r7, #212]	; 0xd4
 8008d06:	4618      	mov	r0, r3
 8008d08:	f7f7 fc0c 	bl	8000524 <__aeabi_i2d>
 8008d0c:	e9d7 233e 	ldrd	r2, r3, [r7, #248]	; 0xf8
 8008d10:	f7f7 fc72 	bl	80005f8 <__aeabi_dmul>
 8008d14:	4602      	mov	r2, r0
 8008d16:	460b      	mov	r3, r1
 8008d18:	4620      	mov	r0, r4
 8008d1a:	4629      	mov	r1, r5
 8008d1c:	f7f7 fab6 	bl	800028c <__adddf3>
 8008d20:	4603      	mov	r3, r0
 8008d22:	460c      	mov	r4, r1
 8008d24:	f107 0210 	add.w	r2, r7, #16
 8008d28:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80

		positionCompute.v_theta1 	= v0;
 8008d2c:	f107 0210 	add.w	r2, r7, #16
 8008d30:	e9d7 343c 	ldrd	r3, r4, [r7, #240]	; 0xf0
 8008d34:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88
		positionCompute.v_theta2 	= v1;
 8008d38:	f107 0210 	add.w	r2, r7, #16
 8008d3c:	e9d7 343a 	ldrd	r3, r4, [r7, #232]	; 0xe8
 8008d40:	e9c2 3424 	strd	r3, r4, [r2, #144]	; 0x90
		positionCompute.v_d3 		= v2;
 8008d44:	f107 0210 	add.w	r2, r7, #16
 8008d48:	e9d7 3438 	ldrd	r3, r4, [r7, #224]	; 0xe0
 8008d4c:	e9c2 3426 	strd	r3, r4, [r2, #152]	; 0x98
		positionCompute.v_theta4 	= v3;
 8008d50:	f107 0210 	add.w	r2, r7, #16
 8008d54:	e9d7 3436 	ldrd	r3, r4, [r7, #216]	; 0xd8
 8008d58:	e9c2 3428 	strd	r3, r4, [r2, #160]	; 0xa0

		positionCompute.q_theta1 = s0;
 8008d5c:	f107 0210 	add.w	r2, r7, #16
 8008d60:	e9d7 3444 	ldrd	r3, r4, [r7, #272]	; 0x110
 8008d64:	e9c2 3404 	strd	r3, r4, [r2, #16]
		positionCompute.q_theta2 = s1;
 8008d68:	f107 0210 	add.w	r2, r7, #16
 8008d6c:	e9d7 3442 	ldrd	r3, r4, [r7, #264]	; 0x108
 8008d70:	e9c2 3406 	strd	r3, r4, [r2, #24]
		positionCompute.q_d3	 = s2;
 8008d74:	f107 0210 	add.w	r2, r7, #16
 8008d78:	e9d7 3440 	ldrd	r3, r4, [r7, #256]	; 0x100
 8008d7c:	e9c2 3408 	strd	r3, r4, [r2, #32]
		positionCompute.q_theta4 = s3;
 8008d80:	f107 0210 	add.w	r2, r7, #16
 8008d84:	e9d7 343e 	ldrd	r3, r4, [r7, #248]	; 0xf8
 8008d88:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28

		positionCompute.total_time = myDUTY.time_total;
 8008d8c:	4b27      	ldr	r3, [pc, #156]	; (8008e2c <scaraFlowDuty+0x710>)
 8008d8e:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 8008d92:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008d96:	f107 0210 	add.w	r2, r7, #16
 8008d9a:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40
		positionCompute.t		= time;
 8008d9e:	f107 0210 	add.w	r2, r7, #16
 8008da2:	f107 0308 	add.w	r3, r7, #8
 8008da6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008daa:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
		// Check workspace
		if( SCARA_STATUS_OK != scaraCheckWorkSpace4(positionCompute.Theta1,
 8008dae:	f107 0310 	add.w	r3, r7, #16
 8008db2:	ed93 7b1a 	vldr	d7, [r3, #104]	; 0x68
 8008db6:	f107 0310 	add.w	r3, r7, #16
 8008dba:	ed93 6b1c 	vldr	d6, [r3, #112]	; 0x70
 8008dbe:	f107 0310 	add.w	r3, r7, #16
 8008dc2:	ed93 5b1e 	vldr	d5, [r3, #120]	; 0x78
 8008dc6:	f107 0310 	add.w	r3, r7, #16
 8008dca:	ed93 4b20 	vldr	d4, [r3, #128]	; 0x80
 8008dce:	eeb0 3a44 	vmov.f32	s6, s8
 8008dd2:	eef0 3a64 	vmov.f32	s7, s9
 8008dd6:	eeb0 2a45 	vmov.f32	s4, s10
 8008dda:	eef0 2a65 	vmov.f32	s5, s11
 8008dde:	eeb0 1a46 	vmov.f32	s2, s12
 8008de2:	eef0 1a66 	vmov.f32	s3, s13
 8008de6:	eeb0 0a47 	vmov.f32	s0, s14
 8008dea:	eef0 0a67 	vmov.f32	s1, s15
 8008dee:	f001 fb5f 	bl	800a4b0 <scaraCheckWorkSpace4>
 8008df2:	4603      	mov	r3, r0
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d001      	beq.n	8008dfc <scaraFlowDuty+0x6e0>
							 	 	 	  positionCompute.Theta2,
										  positionCompute.D3,
										  positionCompute.Theta4)) {
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8008df8:	2307      	movs	r3, #7
 8008dfa:	e00e      	b.n	8008e1a <scaraFlowDuty+0x6fe>
		} else {
			memcpy(pos_Next, &positionCompute, sizeof(SCARA_PositionTypeDef));
 8008dfc:	f107 0110 	add.w	r1, r7, #16
 8008e00:	1d3b      	adds	r3, r7, #4
 8008e02:	22c0      	movs	r2, #192	; 0xc0
 8008e04:	6818      	ldr	r0, [r3, #0]
 8008e06:	f00d f891 	bl	8015f2c <memcpy>
		}
		kinematicForward(pos_Next);
 8008e0a:	1d3b      	adds	r3, r7, #4
 8008e0c:	6818      	ldr	r0, [r3, #0]
 8008e0e:	f7fb f837 	bl	8003e80 <kinematicForward>
 8008e12:	e001      	b.n	8008e18 <scaraFlowDuty+0x6fc>

	} else {
		return SCARA_STATUS_ERROR_SPACE;
 8008e14:	2302      	movs	r3, #2
 8008e16:	e000      	b.n	8008e1a <scaraFlowDuty+0x6fe>
	}

	return SCARA_STATUS_OK;
 8008e18:	2300      	movs	r3, #0
}
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	f507 77b0 	add.w	r7, r7, #352	; 0x160
 8008e20:	46bd      	mov	sp, r7
 8008e22:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8008e26:	b002      	add	sp, #8
 8008e28:	4770      	bx	lr
 8008e2a:	bf00      	nop
 8008e2c:	2000ad28 	.word	0x2000ad28

08008e30 <scaraFlowLine>:

/* Compute new x, y ,z corresponding to s */
SCARA_StatusTypeDef	scaraFlowLine		(Path_Line_TypeDef *line, double s) {
 8008e30:	b5b0      	push	{r4, r5, r7, lr}
 8008e32:	b084      	sub	sp, #16
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	60f8      	str	r0, [r7, #12]
 8008e38:	ed87 0b00 	vstr	d0, [r7]
	// Avoid div with 0
	if ( line->total_s > 0.01) {
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8008e42:	a33d      	add	r3, pc, #244	; (adr r3, 8008f38 <scaraFlowLine+0x108>)
 8008e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e48:	f7f7 fe66 	bl	8000b18 <__aeabi_dcmpgt>
 8008e4c:	4603      	mov	r3, r0
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d05a      	beq.n	8008f08 <scaraFlowLine+0xd8>
		line->x_current	 = line->x0 + line->denta_x*s/line->total_s;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	e9d3 4500 	ldrd	r4, r5, [r3]
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8008e5e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e62:	f7f7 fbc9 	bl	80005f8 <__aeabi_dmul>
 8008e66:	4602      	mov	r2, r0
 8008e68:	460b      	mov	r3, r1
 8008e6a:	4610      	mov	r0, r2
 8008e6c:	4619      	mov	r1, r3
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8008e74:	f7f7 fcea 	bl	800084c <__aeabi_ddiv>
 8008e78:	4602      	mov	r2, r0
 8008e7a:	460b      	mov	r3, r1
 8008e7c:	4620      	mov	r0, r4
 8008e7e:	4629      	mov	r1, r5
 8008e80:	f7f7 fa04 	bl	800028c <__adddf3>
 8008e84:	4603      	mov	r3, r0
 8008e86:	460c      	mov	r4, r1
 8008e88:	68fa      	ldr	r2, [r7, #12]
 8008e8a:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
		line->y_current	 = line->y0 + line->denta_y*s/line->total_s;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8008e9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e9e:	f7f7 fbab 	bl	80005f8 <__aeabi_dmul>
 8008ea2:	4602      	mov	r2, r0
 8008ea4:	460b      	mov	r3, r1
 8008ea6:	4610      	mov	r0, r2
 8008ea8:	4619      	mov	r1, r3
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8008eb0:	f7f7 fccc 	bl	800084c <__aeabi_ddiv>
 8008eb4:	4602      	mov	r2, r0
 8008eb6:	460b      	mov	r3, r1
 8008eb8:	4620      	mov	r0, r4
 8008eba:	4629      	mov	r1, r5
 8008ebc:	f7f7 f9e6 	bl	800028c <__adddf3>
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	460c      	mov	r4, r1
 8008ec4:	68fa      	ldr	r2, [r7, #12]
 8008ec6:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
		line->z_current	 = line->z0 + line->denta_z*s/line->total_s;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8008ed6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008eda:	f7f7 fb8d 	bl	80005f8 <__aeabi_dmul>
 8008ede:	4602      	mov	r2, r0
 8008ee0:	460b      	mov	r3, r1
 8008ee2:	4610      	mov	r0, r2
 8008ee4:	4619      	mov	r1, r3
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8008eec:	f7f7 fcae 	bl	800084c <__aeabi_ddiv>
 8008ef0:	4602      	mov	r2, r0
 8008ef2:	460b      	mov	r3, r1
 8008ef4:	4620      	mov	r0, r4
 8008ef6:	4629      	mov	r1, r5
 8008ef8:	f7f7 f9c8 	bl	800028c <__adddf3>
 8008efc:	4603      	mov	r3, r0
 8008efe:	460c      	mov	r4, r1
 8008f00:	68fa      	ldr	r2, [r7, #12]
 8008f02:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
 8008f06:	e011      	b.n	8008f2c <scaraFlowLine+0xfc>
	} else {
		line->x_current = line->x1;
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8008f0e:	68fa      	ldr	r2, [r7, #12]
 8008f10:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
		line->y_current = line->y1;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	e9d3 3406 	ldrd	r3, r4, [r3, #24]
 8008f1a:	68fa      	ldr	r2, [r7, #12]
 8008f1c:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
		line->z_current = line->z1;
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 8008f26:	68fa      	ldr	r2, [r7, #12]
 8008f28:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
	}

	return SCARA_STATUS_OK;
 8008f2c:	2300      	movs	r3, #0
}
 8008f2e:	4618      	mov	r0, r3
 8008f30:	3710      	adds	r7, #16
 8008f32:	46bd      	mov	sp, r7
 8008f34:	bdb0      	pop	{r4, r5, r7, pc}
 8008f36:	bf00      	nop
 8008f38:	47ae147b 	.word	0x47ae147b
 8008f3c:	3f847ae1 	.word	0x3f847ae1

08008f40 <scaraFlowCircle>:

/* Compute new x, y ,z corresponding to s */
SCARA_StatusTypeDef	scaraFlowCircle		(Path_Circle_TypeDef *circle, double s) {
 8008f40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008f44:	b086      	sub	sp, #24
 8008f46:	af00      	add	r7, sp, #0
 8008f48:	60f8      	str	r0, [r7, #12]
 8008f4a:	ed87 0b00 	vstr	d0, [r7]
	double angle;
	angle = s/(circle->radius);
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8008f54:	461a      	mov	r2, r3
 8008f56:	4623      	mov	r3, r4
 8008f58:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008f5c:	f7f7 fc76 	bl	800084c <__aeabi_ddiv>
 8008f60:	4603      	mov	r3, r0
 8008f62:	460c      	mov	r4, r1
 8008f64:	e9c7 3404 	strd	r3, r4, [r7, #16]
	circle->x_current = circle->xi + circle->radius*cos(circle->angle_start + circle->dir*angle);
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	e9d3 ab04 	ldrd	sl, fp, [r3, #16]
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	f993 3000 	ldrsb.w	r3, [r3]
 8008f80:	4618      	mov	r0, r3
 8008f82:	f7f7 facf 	bl	8000524 <__aeabi_i2d>
 8008f86:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008f8a:	f7f7 fb35 	bl	80005f8 <__aeabi_dmul>
 8008f8e:	4602      	mov	r2, r0
 8008f90:	460b      	mov	r3, r1
 8008f92:	4650      	mov	r0, sl
 8008f94:	4659      	mov	r1, fp
 8008f96:	f7f7 f979 	bl	800028c <__adddf3>
 8008f9a:	4602      	mov	r2, r0
 8008f9c:	460b      	mov	r3, r1
 8008f9e:	ec43 2b17 	vmov	d7, r2, r3
 8008fa2:	eeb0 0a47 	vmov.f32	s0, s14
 8008fa6:	eef0 0a67 	vmov.f32	s1, s15
 8008faa:	f010 fdad 	bl	8019b08 <cos>
 8008fae:	ec53 2b10 	vmov	r2, r3, d0
 8008fb2:	4640      	mov	r0, r8
 8008fb4:	4649      	mov	r1, r9
 8008fb6:	f7f7 fb1f 	bl	80005f8 <__aeabi_dmul>
 8008fba:	4602      	mov	r2, r0
 8008fbc:	460b      	mov	r3, r1
 8008fbe:	4620      	mov	r0, r4
 8008fc0:	4629      	mov	r1, r5
 8008fc2:	f7f7 f963 	bl	800028c <__adddf3>
 8008fc6:	4603      	mov	r3, r0
 8008fc8:	460c      	mov	r4, r1
 8008fca:	68fa      	ldr	r2, [r7, #12]
 8008fcc:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
	circle->y_current = circle->yi + circle->radius*sin(circle->angle_start + circle->dir*angle);
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	e9d3 4512 	ldrd	r4, r5, [r3, #72]	; 0x48
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	e9d3 ab04 	ldrd	sl, fp, [r3, #16]
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	f993 3000 	ldrsb.w	r3, [r3]
 8008fe8:	4618      	mov	r0, r3
 8008fea:	f7f7 fa9b 	bl	8000524 <__aeabi_i2d>
 8008fee:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008ff2:	f7f7 fb01 	bl	80005f8 <__aeabi_dmul>
 8008ff6:	4602      	mov	r2, r0
 8008ff8:	460b      	mov	r3, r1
 8008ffa:	4650      	mov	r0, sl
 8008ffc:	4659      	mov	r1, fp
 8008ffe:	f7f7 f945 	bl	800028c <__adddf3>
 8009002:	4602      	mov	r2, r0
 8009004:	460b      	mov	r3, r1
 8009006:	ec43 2b17 	vmov	d7, r2, r3
 800900a:	eeb0 0a47 	vmov.f32	s0, s14
 800900e:	eef0 0a67 	vmov.f32	s1, s15
 8009012:	f010 fe09 	bl	8019c28 <sin>
 8009016:	ec53 2b10 	vmov	r2, r3, d0
 800901a:	4640      	mov	r0, r8
 800901c:	4649      	mov	r1, r9
 800901e:	f7f7 faeb 	bl	80005f8 <__aeabi_dmul>
 8009022:	4602      	mov	r2, r0
 8009024:	460b      	mov	r3, r1
 8009026:	4620      	mov	r0, r4
 8009028:	4629      	mov	r1, r5
 800902a:	f7f7 f92f 	bl	800028c <__adddf3>
 800902e:	4603      	mov	r3, r0
 8009030:	460c      	mov	r4, r1
 8009032:	68fa      	ldr	r2, [r7, #12]
 8009034:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
	circle->z_current = circle->zi; // XY plane
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 800903e:	68fa      	ldr	r2, [r7, #12]
 8009040:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88

	return SCARA_STATUS_OK;
 8009044:	2300      	movs	r3, #0
}
 8009046:	4618      	mov	r0, r3
 8009048:	3718      	adds	r7, #24
 800904a:	46bd      	mov	sp, r7
 800904c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009050 <scaraFlowLSPB1>:
SCARA_StatusTypeDef	scaraFlowLSPB1	(Trajectory_LSPB_TypeDef *lspb, double time){
 8009050:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009054:	b08b      	sub	sp, #44	; 0x2c
 8009056:	af00      	add	r7, sp, #0
 8009058:	60f8      	str	r0, [r7, #12]
 800905a:	ed87 0b00 	vstr	d0, [r7]
	double tf, td, ta;

	tf = lspb->Tf;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8009064:	e9c7 2308 	strd	r2, r3, [r7, #32]
	td = lspb->Td;
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 800906e:	e9c7 2306 	strd	r2, r3, [r7, #24]
	ta = lspb->Ta;
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8009078:	e9c7 2304 	strd	r2, r3, [r7, #16]
	// Accelerate
	if ( 0.0f <= time && time <= ta) {
 800907c:	f04f 0200 	mov.w	r2, #0
 8009080:	f04f 0300 	mov.w	r3, #0
 8009084:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009088:	f7f7 fd3c 	bl	8000b04 <__aeabi_dcmpge>
 800908c:	4603      	mov	r3, r0
 800908e:	2b00      	cmp	r3, #0
 8009090:	d05b      	beq.n	800914a <scaraFlowLSPB1+0xfa>
 8009092:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009096:	e9d7 0100 	ldrd	r0, r1, [r7]
 800909a:	f7f7 fd29 	bl	8000af0 <__aeabi_dcmple>
 800909e:	4603      	mov	r3, r0
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d052      	beq.n	800914a <scaraFlowLSPB1+0xfa>
		lspb->a_current		=	lspb->a_design;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 80090aa:	68fa      	ldr	r2, [r7, #12]
 80090ac:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
		lspb->v_current		=	lspb->v0 + lspb->a_design*time;
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80090bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80090c0:	f7f7 fa9a 	bl	80005f8 <__aeabi_dmul>
 80090c4:	4602      	mov	r2, r0
 80090c6:	460b      	mov	r3, r1
 80090c8:	4620      	mov	r0, r4
 80090ca:	4629      	mov	r1, r5
 80090cc:	f7f7 f8de 	bl	800028c <__adddf3>
 80090d0:	4603      	mov	r3, r0
 80090d2:	460c      	mov	r4, r1
 80090d4:	68fa      	ldr	r2, [r7, #12]
 80090d6:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
		lspb->s_current		=	lspb->s0 + lspb->v0*time + 0.5*lspb->a_design*time*time;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 80090e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80090ea:	f7f7 fa85 	bl	80005f8 <__aeabi_dmul>
 80090ee:	4602      	mov	r2, r0
 80090f0:	460b      	mov	r3, r1
 80090f2:	4620      	mov	r0, r4
 80090f4:	4629      	mov	r1, r5
 80090f6:	f7f7 f8c9 	bl	800028c <__adddf3>
 80090fa:	4603      	mov	r3, r0
 80090fc:	460c      	mov	r4, r1
 80090fe:	4625      	mov	r5, r4
 8009100:	461c      	mov	r4, r3
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8009108:	f04f 0200 	mov.w	r2, #0
 800910c:	4b9e      	ldr	r3, [pc, #632]	; (8009388 <scaraFlowLSPB1+0x338>)
 800910e:	f7f7 fa73 	bl	80005f8 <__aeabi_dmul>
 8009112:	4602      	mov	r2, r0
 8009114:	460b      	mov	r3, r1
 8009116:	4610      	mov	r0, r2
 8009118:	4619      	mov	r1, r3
 800911a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800911e:	f7f7 fa6b 	bl	80005f8 <__aeabi_dmul>
 8009122:	4602      	mov	r2, r0
 8009124:	460b      	mov	r3, r1
 8009126:	4610      	mov	r0, r2
 8009128:	4619      	mov	r1, r3
 800912a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800912e:	f7f7 fa63 	bl	80005f8 <__aeabi_dmul>
 8009132:	4602      	mov	r2, r0
 8009134:	460b      	mov	r3, r1
 8009136:	4620      	mov	r0, r4
 8009138:	4629      	mov	r1, r5
 800913a:	f7f7 f8a7 	bl	800028c <__adddf3>
 800913e:	4603      	mov	r3, r0
 8009140:	460c      	mov	r4, r1
 8009142:	68fa      	ldr	r2, [r7, #12]
 8009144:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
 8009148:	e117      	b.n	800937a <scaraFlowLSPB1+0x32a>
	// Constant velocity
	} else if (ta <= time && time <= td) {
 800914a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800914e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8009152:	f7f7 fccd 	bl	8000af0 <__aeabi_dcmple>
 8009156:	4603      	mov	r3, r0
 8009158:	2b00      	cmp	r3, #0
 800915a:	d056      	beq.n	800920a <scaraFlowLSPB1+0x1ba>
 800915c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009160:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009164:	f7f7 fcc4 	bl	8000af0 <__aeabi_dcmple>
 8009168:	4603      	mov	r3, r0
 800916a:	2b00      	cmp	r3, #0
 800916c:	d04d      	beq.n	800920a <scaraFlowLSPB1+0x1ba>
		lspb->a_current		=	0;
 800916e:	68fa      	ldr	r2, [r7, #12]
 8009170:	f04f 0300 	mov.w	r3, #0
 8009174:	f04f 0400 	mov.w	r4, #0
 8009178:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
		lspb->v_current		=	lspb->v_lim;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
 8009182:	68fa      	ldr	r2, [r7, #12]
 8009184:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
		lspb->s_current		=	lspb->s0 + lspb->v0*ta*0.5 + lspb->v_design*(time - ta*0.5);
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8009194:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009198:	f7f7 fa2e 	bl	80005f8 <__aeabi_dmul>
 800919c:	4602      	mov	r2, r0
 800919e:	460b      	mov	r3, r1
 80091a0:	4610      	mov	r0, r2
 80091a2:	4619      	mov	r1, r3
 80091a4:	f04f 0200 	mov.w	r2, #0
 80091a8:	4b77      	ldr	r3, [pc, #476]	; (8009388 <scaraFlowLSPB1+0x338>)
 80091aa:	f7f7 fa25 	bl	80005f8 <__aeabi_dmul>
 80091ae:	4602      	mov	r2, r0
 80091b0:	460b      	mov	r3, r1
 80091b2:	4620      	mov	r0, r4
 80091b4:	4629      	mov	r1, r5
 80091b6:	f7f7 f869 	bl	800028c <__adddf3>
 80091ba:	4603      	mov	r3, r0
 80091bc:	460c      	mov	r4, r1
 80091be:	4698      	mov	r8, r3
 80091c0:	46a1      	mov	r9, r4
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 80091c8:	f04f 0200 	mov.w	r2, #0
 80091cc:	4b6e      	ldr	r3, [pc, #440]	; (8009388 <scaraFlowLSPB1+0x338>)
 80091ce:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80091d2:	f7f7 fa11 	bl	80005f8 <__aeabi_dmul>
 80091d6:	4602      	mov	r2, r0
 80091d8:	460b      	mov	r3, r1
 80091da:	e9d7 0100 	ldrd	r0, r1, [r7]
 80091de:	f7f7 f853 	bl	8000288 <__aeabi_dsub>
 80091e2:	4602      	mov	r2, r0
 80091e4:	460b      	mov	r3, r1
 80091e6:	4620      	mov	r0, r4
 80091e8:	4629      	mov	r1, r5
 80091ea:	f7f7 fa05 	bl	80005f8 <__aeabi_dmul>
 80091ee:	4603      	mov	r3, r0
 80091f0:	460c      	mov	r4, r1
 80091f2:	461a      	mov	r2, r3
 80091f4:	4623      	mov	r3, r4
 80091f6:	4640      	mov	r0, r8
 80091f8:	4649      	mov	r1, r9
 80091fa:	f7f7 f847 	bl	800028c <__adddf3>
 80091fe:	4603      	mov	r3, r0
 8009200:	460c      	mov	r4, r1
 8009202:	68fa      	ldr	r2, [r7, #12]
 8009204:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
 8009208:	e0b7      	b.n	800937a <scaraFlowLSPB1+0x32a>
	// Decelerate
	} else if (td <= time && time <= tf) {
 800920a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800920e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009212:	f7f7 fc6d 	bl	8000af0 <__aeabi_dcmple>
 8009216:	4603      	mov	r3, r0
 8009218:	2b00      	cmp	r3, #0
 800921a:	f000 809a 	beq.w	8009352 <scaraFlowLSPB1+0x302>
 800921e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009222:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009226:	f7f7 fc63 	bl	8000af0 <__aeabi_dcmple>
 800922a:	4603      	mov	r3, r0
 800922c:	2b00      	cmp	r3, #0
 800922e:	f000 8090 	beq.w	8009352 <scaraFlowLSPB1+0x302>
		lspb->a_current		=	-lspb->a_design;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8009238:	4614      	mov	r4, r2
 800923a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	e9c3 451a 	strd	r4, r5, [r3, #104]	; 0x68
		lspb->v_current		=	lspb->v_design + lspb->a_design*(td - time);
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	e9d3 890c 	ldrd	r8, r9, [r3, #48]	; 0x30
 8009250:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009254:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009258:	f7f7 f816 	bl	8000288 <__aeabi_dsub>
 800925c:	4602      	mov	r2, r0
 800925e:	460b      	mov	r3, r1
 8009260:	4640      	mov	r0, r8
 8009262:	4649      	mov	r1, r9
 8009264:	f7f7 f9c8 	bl	80005f8 <__aeabi_dmul>
 8009268:	4602      	mov	r2, r0
 800926a:	460b      	mov	r3, r1
 800926c:	4620      	mov	r0, r4
 800926e:	4629      	mov	r1, r5
 8009270:	f7f7 f80c 	bl	800028c <__adddf3>
 8009274:	4603      	mov	r3, r0
 8009276:	460c      	mov	r4, r1
 8009278:	68fa      	ldr	r2, [r7, #12]
 800927a:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
		lspb->s_current		=	lspb->s1 - lspb->v0*(tf - time)
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	e9d3 8906 	ldrd	r8, r9, [r3, #24]
 800928a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800928e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8009292:	f7f6 fff9 	bl	8000288 <__aeabi_dsub>
 8009296:	4602      	mov	r2, r0
 8009298:	460b      	mov	r3, r1
 800929a:	4640      	mov	r0, r8
 800929c:	4649      	mov	r1, r9
 800929e:	f7f7 f9ab 	bl	80005f8 <__aeabi_dmul>
 80092a2:	4602      	mov	r2, r0
 80092a4:	460b      	mov	r3, r1
 80092a6:	4620      	mov	r0, r4
 80092a8:	4629      	mov	r1, r5
 80092aa:	f7f6 ffed 	bl	8000288 <__aeabi_dsub>
 80092ae:	4603      	mov	r3, r0
 80092b0:	460c      	mov	r4, r1
 80092b2:	461d      	mov	r5, r3
 80092b4:	4626      	mov	r6, r4
								- (lspb->v_lim - lspb->v0)*(tf - time)*(tf - time)/(2*ta);
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	e9d3 3406 	ldrd	r3, r4, [r3, #24]
 80092c2:	461a      	mov	r2, r3
 80092c4:	4623      	mov	r3, r4
 80092c6:	f7f6 ffdf 	bl	8000288 <__aeabi_dsub>
 80092ca:	4603      	mov	r3, r0
 80092cc:	460c      	mov	r4, r1
 80092ce:	4698      	mov	r8, r3
 80092d0:	46a1      	mov	r9, r4
 80092d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80092d6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80092da:	f7f6 ffd5 	bl	8000288 <__aeabi_dsub>
 80092de:	4603      	mov	r3, r0
 80092e0:	460c      	mov	r4, r1
 80092e2:	461a      	mov	r2, r3
 80092e4:	4623      	mov	r3, r4
 80092e6:	4640      	mov	r0, r8
 80092e8:	4649      	mov	r1, r9
 80092ea:	f7f7 f985 	bl	80005f8 <__aeabi_dmul>
 80092ee:	4603      	mov	r3, r0
 80092f0:	460c      	mov	r4, r1
 80092f2:	4698      	mov	r8, r3
 80092f4:	46a1      	mov	r9, r4
 80092f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80092fa:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80092fe:	f7f6 ffc3 	bl	8000288 <__aeabi_dsub>
 8009302:	4603      	mov	r3, r0
 8009304:	460c      	mov	r4, r1
 8009306:	461a      	mov	r2, r3
 8009308:	4623      	mov	r3, r4
 800930a:	4640      	mov	r0, r8
 800930c:	4649      	mov	r1, r9
 800930e:	f7f7 f973 	bl	80005f8 <__aeabi_dmul>
 8009312:	4603      	mov	r3, r0
 8009314:	460c      	mov	r4, r1
 8009316:	4698      	mov	r8, r3
 8009318:	46a1      	mov	r9, r4
 800931a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800931e:	4602      	mov	r2, r0
 8009320:	460b      	mov	r3, r1
 8009322:	f7f6 ffb3 	bl	800028c <__adddf3>
 8009326:	4603      	mov	r3, r0
 8009328:	460c      	mov	r4, r1
 800932a:	461a      	mov	r2, r3
 800932c:	4623      	mov	r3, r4
 800932e:	4640      	mov	r0, r8
 8009330:	4649      	mov	r1, r9
 8009332:	f7f7 fa8b 	bl	800084c <__aeabi_ddiv>
 8009336:	4603      	mov	r3, r0
 8009338:	460c      	mov	r4, r1
 800933a:	461a      	mov	r2, r3
 800933c:	4623      	mov	r3, r4
 800933e:	4628      	mov	r0, r5
 8009340:	4631      	mov	r1, r6
 8009342:	f7f6 ffa1 	bl	8000288 <__aeabi_dsub>
 8009346:	4603      	mov	r3, r0
 8009348:	460c      	mov	r4, r1
		lspb->s_current		=	lspb->s1 - lspb->v0*(tf - time)
 800934a:	68fa      	ldr	r2, [r7, #12]
 800934c:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
 8009350:	e013      	b.n	800937a <scaraFlowLSPB1+0x32a>
	} else {
		lspb->a_current 	=	0;
 8009352:	68fa      	ldr	r2, [r7, #12]
 8009354:	f04f 0300 	mov.w	r3, #0
 8009358:	f04f 0400 	mov.w	r4, #0
 800935c:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
		lspb->v_current		=	0;
 8009360:	68fa      	ldr	r2, [r7, #12]
 8009362:	f04f 0300 	mov.w	r3, #0
 8009366:	f04f 0400 	mov.w	r4, #0
 800936a:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
		lspb->s_current		=	lspb->total_s;
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 8009374:	68fa      	ldr	r2, [r7, #12]
 8009376:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
	}

	return SCARA_STATUS_OK;
 800937a:	2300      	movs	r3, #0
}
 800937c:	4618      	mov	r0, r3
 800937e:	372c      	adds	r7, #44	; 0x2c
 8009380:	46bd      	mov	sp, r7
 8009382:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009386:	bf00      	nop
 8009388:	3fe00000 	.word	0x3fe00000

0800938c <scaraFlowLSPB>:
/* Compute new s corresponding to time */
SCARA_StatusTypeDef	scaraFlowLSPB		(Trajectory_LSPB_TypeDef *lspb, double time) {
 800938c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009390:	b08b      	sub	sp, #44	; 0x2c
 8009392:	af00      	add	r7, sp, #0
 8009394:	60f8      	str	r0, [r7, #12]
 8009396:	ed87 0b00 	vstr	d0, [r7]
	double tf, td, ta;

	tf = lspb->Tf;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 80093a0:	e9c7 2308 	strd	r2, r3, [r7, #32]
	td = lspb->Td;
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 80093aa:	e9c7 2306 	strd	r2, r3, [r7, #24]
	ta = lspb->Ta;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 80093b4:	e9c7 2304 	strd	r2, r3, [r7, #16]

	// Accelerate
	if ( 0.0f <= time && time <= ta) {
 80093b8:	f04f 0200 	mov.w	r2, #0
 80093bc:	f04f 0300 	mov.w	r3, #0
 80093c0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80093c4:	f7f7 fb9e 	bl	8000b04 <__aeabi_dcmpge>
 80093c8:	4603      	mov	r3, r0
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d05b      	beq.n	8009486 <scaraFlowLSPB+0xfa>
 80093ce:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80093d2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80093d6:	f7f7 fb8b 	bl	8000af0 <__aeabi_dcmple>
 80093da:	4603      	mov	r3, r0
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d052      	beq.n	8009486 <scaraFlowLSPB+0xfa>
		lspb->a_current		=	lspb->a_design;
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 80093e6:	68fa      	ldr	r2, [r7, #12]
 80093e8:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
		lspb->v_current		=	lspb->v0 + lspb->a_design*time;
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80093f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80093fc:	f7f7 f8fc 	bl	80005f8 <__aeabi_dmul>
 8009400:	4602      	mov	r2, r0
 8009402:	460b      	mov	r3, r1
 8009404:	4620      	mov	r0, r4
 8009406:	4629      	mov	r1, r5
 8009408:	f7f6 ff40 	bl	800028c <__adddf3>
 800940c:	4603      	mov	r3, r0
 800940e:	460c      	mov	r4, r1
 8009410:	68fa      	ldr	r2, [r7, #12]
 8009412:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
		lspb->s_current		=	lspb->s0 + lspb->v0*time + 0.5*lspb->a_design*time*time;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8009422:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009426:	f7f7 f8e7 	bl	80005f8 <__aeabi_dmul>
 800942a:	4602      	mov	r2, r0
 800942c:	460b      	mov	r3, r1
 800942e:	4620      	mov	r0, r4
 8009430:	4629      	mov	r1, r5
 8009432:	f7f6 ff2b 	bl	800028c <__adddf3>
 8009436:	4603      	mov	r3, r0
 8009438:	460c      	mov	r4, r1
 800943a:	4625      	mov	r5, r4
 800943c:	461c      	mov	r4, r3
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8009444:	f04f 0200 	mov.w	r2, #0
 8009448:	4ba5      	ldr	r3, [pc, #660]	; (80096e0 <scaraFlowLSPB+0x354>)
 800944a:	f7f7 f8d5 	bl	80005f8 <__aeabi_dmul>
 800944e:	4602      	mov	r2, r0
 8009450:	460b      	mov	r3, r1
 8009452:	4610      	mov	r0, r2
 8009454:	4619      	mov	r1, r3
 8009456:	e9d7 2300 	ldrd	r2, r3, [r7]
 800945a:	f7f7 f8cd 	bl	80005f8 <__aeabi_dmul>
 800945e:	4602      	mov	r2, r0
 8009460:	460b      	mov	r3, r1
 8009462:	4610      	mov	r0, r2
 8009464:	4619      	mov	r1, r3
 8009466:	e9d7 2300 	ldrd	r2, r3, [r7]
 800946a:	f7f7 f8c5 	bl	80005f8 <__aeabi_dmul>
 800946e:	4602      	mov	r2, r0
 8009470:	460b      	mov	r3, r1
 8009472:	4620      	mov	r0, r4
 8009474:	4629      	mov	r1, r5
 8009476:	f7f6 ff09 	bl	800028c <__adddf3>
 800947a:	4603      	mov	r3, r0
 800947c:	460c      	mov	r4, r1
 800947e:	68fa      	ldr	r2, [r7, #12]
 8009480:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
 8009484:	e125      	b.n	80096d2 <scaraFlowLSPB+0x346>
	// Constant velocity
	} else if (ta <= time && time <= (tf - td)) {
 8009486:	e9d7 2300 	ldrd	r2, r3, [r7]
 800948a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800948e:	f7f7 fb2f 	bl	8000af0 <__aeabi_dcmple>
 8009492:	4603      	mov	r3, r0
 8009494:	2b00      	cmp	r3, #0
 8009496:	d05e      	beq.n	8009556 <scaraFlowLSPB+0x1ca>
 8009498:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800949c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80094a0:	f7f6 fef2 	bl	8000288 <__aeabi_dsub>
 80094a4:	4602      	mov	r2, r0
 80094a6:	460b      	mov	r3, r1
 80094a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80094ac:	f7f7 fb20 	bl	8000af0 <__aeabi_dcmple>
 80094b0:	4603      	mov	r3, r0
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d04f      	beq.n	8009556 <scaraFlowLSPB+0x1ca>
		lspb->a_current		=	0;
 80094b6:	68fa      	ldr	r2, [r7, #12]
 80094b8:	f04f 0300 	mov.w	r3, #0
 80094bc:	f04f 0400 	mov.w	r4, #0
 80094c0:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
		lspb->v_current		=	lspb->v_lim;
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
 80094ca:	68fa      	ldr	r2, [r7, #12]
 80094cc:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
		lspb->s_current		=	lspb->s0 + lspb->v0*ta/2 + lspb->v_lim*(time - ta/2);
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 80094dc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80094e0:	f7f7 f88a 	bl	80005f8 <__aeabi_dmul>
 80094e4:	4602      	mov	r2, r0
 80094e6:	460b      	mov	r3, r1
 80094e8:	4610      	mov	r0, r2
 80094ea:	4619      	mov	r1, r3
 80094ec:	f04f 0200 	mov.w	r2, #0
 80094f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80094f4:	f7f7 f9aa 	bl	800084c <__aeabi_ddiv>
 80094f8:	4602      	mov	r2, r0
 80094fa:	460b      	mov	r3, r1
 80094fc:	4620      	mov	r0, r4
 80094fe:	4629      	mov	r1, r5
 8009500:	f7f6 fec4 	bl	800028c <__adddf3>
 8009504:	4603      	mov	r3, r0
 8009506:	460c      	mov	r4, r1
 8009508:	4698      	mov	r8, r3
 800950a:	46a1      	mov	r9, r4
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8009512:	f04f 0200 	mov.w	r2, #0
 8009516:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800951a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800951e:	f7f7 f995 	bl	800084c <__aeabi_ddiv>
 8009522:	4602      	mov	r2, r0
 8009524:	460b      	mov	r3, r1
 8009526:	e9d7 0100 	ldrd	r0, r1, [r7]
 800952a:	f7f6 fead 	bl	8000288 <__aeabi_dsub>
 800952e:	4602      	mov	r2, r0
 8009530:	460b      	mov	r3, r1
 8009532:	4620      	mov	r0, r4
 8009534:	4629      	mov	r1, r5
 8009536:	f7f7 f85f 	bl	80005f8 <__aeabi_dmul>
 800953a:	4603      	mov	r3, r0
 800953c:	460c      	mov	r4, r1
 800953e:	461a      	mov	r2, r3
 8009540:	4623      	mov	r3, r4
 8009542:	4640      	mov	r0, r8
 8009544:	4649      	mov	r1, r9
 8009546:	f7f6 fea1 	bl	800028c <__adddf3>
 800954a:	4603      	mov	r3, r0
 800954c:	460c      	mov	r4, r1
 800954e:	68fa      	ldr	r2, [r7, #12]
 8009550:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
 8009554:	e0bd      	b.n	80096d2 <scaraFlowLSPB+0x346>
	// Decelerate
	} else if ((tf - td) <= time && time <= tf) {
 8009556:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800955a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800955e:	f7f6 fe93 	bl	8000288 <__aeabi_dsub>
 8009562:	4602      	mov	r2, r0
 8009564:	460b      	mov	r3, r1
 8009566:	e9d7 0100 	ldrd	r0, r1, [r7]
 800956a:	f7f7 facb 	bl	8000b04 <__aeabi_dcmpge>
 800956e:	4603      	mov	r3, r0
 8009570:	2b00      	cmp	r3, #0
 8009572:	f000 809a 	beq.w	80096aa <scaraFlowLSPB+0x31e>
 8009576:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800957a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800957e:	f7f7 fab7 	bl	8000af0 <__aeabi_dcmple>
 8009582:	4603      	mov	r3, r0
 8009584:	2b00      	cmp	r3, #0
 8009586:	f000 8090 	beq.w	80096aa <scaraFlowLSPB+0x31e>
		lspb->a_current		=	-lspb->a_design;
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8009590:	4614      	mov	r4, r2
 8009592:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	e9c3 451a 	strd	r4, r5, [r3, #104]	; 0x68
		lspb->v_current		=	lspb->v1 + lspb->a_design*(tf - time);
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	e9d3 890c 	ldrd	r8, r9, [r3, #48]	; 0x30
 80095a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80095ac:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80095b0:	f7f6 fe6a 	bl	8000288 <__aeabi_dsub>
 80095b4:	4602      	mov	r2, r0
 80095b6:	460b      	mov	r3, r1
 80095b8:	4640      	mov	r0, r8
 80095ba:	4649      	mov	r1, r9
 80095bc:	f7f7 f81c 	bl	80005f8 <__aeabi_dmul>
 80095c0:	4602      	mov	r2, r0
 80095c2:	460b      	mov	r3, r1
 80095c4:	4620      	mov	r0, r4
 80095c6:	4629      	mov	r1, r5
 80095c8:	f7f6 fe60 	bl	800028c <__adddf3>
 80095cc:	4603      	mov	r3, r0
 80095ce:	460c      	mov	r4, r1
 80095d0:	68fa      	ldr	r2, [r7, #12]
 80095d2:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
		lspb->s_current		=	lspb->s1 - lspb->v1*(tf - time)
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 80095e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80095e6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80095ea:	f7f6 fe4d 	bl	8000288 <__aeabi_dsub>
 80095ee:	4602      	mov	r2, r0
 80095f0:	460b      	mov	r3, r1
 80095f2:	4640      	mov	r0, r8
 80095f4:	4649      	mov	r1, r9
 80095f6:	f7f6 ffff 	bl	80005f8 <__aeabi_dmul>
 80095fa:	4602      	mov	r2, r0
 80095fc:	460b      	mov	r3, r1
 80095fe:	4620      	mov	r0, r4
 8009600:	4629      	mov	r1, r5
 8009602:	f7f6 fe41 	bl	8000288 <__aeabi_dsub>
 8009606:	4603      	mov	r3, r0
 8009608:	460c      	mov	r4, r1
 800960a:	461d      	mov	r5, r3
 800960c:	4626      	mov	r6, r4
								- (lspb->v_lim - lspb->v1)*(tf - time)*(tf - time)/(2*td);
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 800961a:	461a      	mov	r2, r3
 800961c:	4623      	mov	r3, r4
 800961e:	f7f6 fe33 	bl	8000288 <__aeabi_dsub>
 8009622:	4603      	mov	r3, r0
 8009624:	460c      	mov	r4, r1
 8009626:	4698      	mov	r8, r3
 8009628:	46a1      	mov	r9, r4
 800962a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800962e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8009632:	f7f6 fe29 	bl	8000288 <__aeabi_dsub>
 8009636:	4603      	mov	r3, r0
 8009638:	460c      	mov	r4, r1
 800963a:	461a      	mov	r2, r3
 800963c:	4623      	mov	r3, r4
 800963e:	4640      	mov	r0, r8
 8009640:	4649      	mov	r1, r9
 8009642:	f7f6 ffd9 	bl	80005f8 <__aeabi_dmul>
 8009646:	4603      	mov	r3, r0
 8009648:	460c      	mov	r4, r1
 800964a:	4698      	mov	r8, r3
 800964c:	46a1      	mov	r9, r4
 800964e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009652:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8009656:	f7f6 fe17 	bl	8000288 <__aeabi_dsub>
 800965a:	4603      	mov	r3, r0
 800965c:	460c      	mov	r4, r1
 800965e:	461a      	mov	r2, r3
 8009660:	4623      	mov	r3, r4
 8009662:	4640      	mov	r0, r8
 8009664:	4649      	mov	r1, r9
 8009666:	f7f6 ffc7 	bl	80005f8 <__aeabi_dmul>
 800966a:	4603      	mov	r3, r0
 800966c:	460c      	mov	r4, r1
 800966e:	4698      	mov	r8, r3
 8009670:	46a1      	mov	r9, r4
 8009672:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009676:	4602      	mov	r2, r0
 8009678:	460b      	mov	r3, r1
 800967a:	f7f6 fe07 	bl	800028c <__adddf3>
 800967e:	4603      	mov	r3, r0
 8009680:	460c      	mov	r4, r1
 8009682:	461a      	mov	r2, r3
 8009684:	4623      	mov	r3, r4
 8009686:	4640      	mov	r0, r8
 8009688:	4649      	mov	r1, r9
 800968a:	f7f7 f8df 	bl	800084c <__aeabi_ddiv>
 800968e:	4603      	mov	r3, r0
 8009690:	460c      	mov	r4, r1
 8009692:	461a      	mov	r2, r3
 8009694:	4623      	mov	r3, r4
 8009696:	4628      	mov	r0, r5
 8009698:	4631      	mov	r1, r6
 800969a:	f7f6 fdf5 	bl	8000288 <__aeabi_dsub>
 800969e:	4603      	mov	r3, r0
 80096a0:	460c      	mov	r4, r1
		lspb->s_current		=	lspb->s1 - lspb->v1*(tf - time)
 80096a2:	68fa      	ldr	r2, [r7, #12]
 80096a4:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
 80096a8:	e013      	b.n	80096d2 <scaraFlowLSPB+0x346>
	} else {
		lspb->a_current 	=	0;
 80096aa:	68fa      	ldr	r2, [r7, #12]
 80096ac:	f04f 0300 	mov.w	r3, #0
 80096b0:	f04f 0400 	mov.w	r4, #0
 80096b4:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
		lspb->v_current		=	0;
 80096b8:	68fa      	ldr	r2, [r7, #12]
 80096ba:	f04f 0300 	mov.w	r3, #0
 80096be:	f04f 0400 	mov.w	r4, #0
 80096c2:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
		lspb->s_current		=	lspb->total_s;
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 80096cc:	68fa      	ldr	r2, [r7, #12]
 80096ce:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
	}

	return SCARA_STATUS_OK;
 80096d2:	2300      	movs	r3, #0
}
 80096d4:	4618      	mov	r0, r3
 80096d6:	372c      	adds	r7, #44	; 0x2c
 80096d8:	46bd      	mov	sp, r7
 80096da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80096de:	bf00      	nop
 80096e0:	3fe00000 	.word	0x3fe00000

080096e4 <scaraFLowScurve>:


/* Compute new s corresponding to time */
SCARA_StatusTypeDef	scaraFLowScurve		(Trajectory_Scurve_TypeDef *scurve, double time) {
 80096e4:	b5b0      	push	{r4, r5, r7, lr}
 80096e6:	b092      	sub	sp, #72	; 0x48
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	6278      	str	r0, [r7, #36]	; 0x24
 80096ec:	ed87 0b06 	vstr	d0, [r7, #24]
	double j_max, tm, tc, t;

	j_max = scurve->j_max;
 80096f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096f2:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 80096f6:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	tm	  = scurve->Tm;
 80096fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096fc:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8009700:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	tc	  = scurve->Tc;
 8009704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009706:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 800970a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	 // SCURVE 4 PHASE: tc = 0;
	 if ( 4 == scurve->num_of_phase) {
 800970e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009710:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009714:	2b04      	cmp	r3, #4
 8009716:	f040 8321 	bne.w	8009d5c <scaraFLowScurve+0x678>
		 // Phase 1
		 if ( (0.0f <= time) && ( time < tm)) {
 800971a:	f04f 0200 	mov.w	r2, #0
 800971e:	f04f 0300 	mov.w	r3, #0
 8009722:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009726:	f7f7 f9ed 	bl	8000b04 <__aeabi_dcmpge>
 800972a:	4603      	mov	r3, r0
 800972c:	2b00      	cmp	r3, #0
 800972e:	d059      	beq.n	80097e4 <scaraFLowScurve+0x100>
 8009730:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009734:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009738:	f7f7 f9d0 	bl	8000adc <__aeabi_dcmplt>
 800973c:	4603      	mov	r3, r0
 800973e:	2b00      	cmp	r3, #0
 8009740:	d050      	beq.n	80097e4 <scaraFLowScurve+0x100>
			 t = time;
 8009742:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8009746:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current 	= 	j_max*t;
 800974a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800974e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009752:	f7f6 ff51 	bl	80005f8 <__aeabi_dmul>
 8009756:	4603      	mov	r3, r0
 8009758:	460c      	mov	r4, r1
 800975a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800975c:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current	= 	0.5*j_max*t*t;
 8009760:	f04f 0200 	mov.w	r2, #0
 8009764:	4b93      	ldr	r3, [pc, #588]	; (80099b4 <scaraFLowScurve+0x2d0>)
 8009766:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800976a:	f7f6 ff45 	bl	80005f8 <__aeabi_dmul>
 800976e:	4603      	mov	r3, r0
 8009770:	460c      	mov	r4, r1
 8009772:	4618      	mov	r0, r3
 8009774:	4621      	mov	r1, r4
 8009776:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800977a:	f7f6 ff3d 	bl	80005f8 <__aeabi_dmul>
 800977e:	4603      	mov	r3, r0
 8009780:	460c      	mov	r4, r1
 8009782:	4618      	mov	r0, r3
 8009784:	4621      	mov	r1, r4
 8009786:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800978a:	f7f6 ff35 	bl	80005f8 <__aeabi_dmul>
 800978e:	4603      	mov	r3, r0
 8009790:	460c      	mov	r4, r1
 8009792:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009794:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current 	= 	j_max*t*t*t/6;
 8009798:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800979c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80097a0:	f7f6 ff2a 	bl	80005f8 <__aeabi_dmul>
 80097a4:	4603      	mov	r3, r0
 80097a6:	460c      	mov	r4, r1
 80097a8:	4618      	mov	r0, r3
 80097aa:	4621      	mov	r1, r4
 80097ac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80097b0:	f7f6 ff22 	bl	80005f8 <__aeabi_dmul>
 80097b4:	4603      	mov	r3, r0
 80097b6:	460c      	mov	r4, r1
 80097b8:	4618      	mov	r0, r3
 80097ba:	4621      	mov	r1, r4
 80097bc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80097c0:	f7f6 ff1a 	bl	80005f8 <__aeabi_dmul>
 80097c4:	4603      	mov	r3, r0
 80097c6:	460c      	mov	r4, r1
 80097c8:	4618      	mov	r0, r3
 80097ca:	4621      	mov	r1, r4
 80097cc:	f04f 0200 	mov.w	r2, #0
 80097d0:	4b79      	ldr	r3, [pc, #484]	; (80099b8 <scaraFLowScurve+0x2d4>)
 80097d2:	f7f7 f83b 	bl	800084c <__aeabi_ddiv>
 80097d6:	4603      	mov	r3, r0
 80097d8:	460c      	mov	r4, r1
 80097da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80097dc:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 80097e0:	f000 be56 	b.w	800a490 <scaraFLowScurve+0xdac>
		 // Phase 2
		 } else if ( (tm <= time) && ( time < (2*tm) ) ) {
 80097e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80097e8:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80097ec:	f7f7 f980 	bl	8000af0 <__aeabi_dcmple>
 80097f0:	4603      	mov	r3, r0
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	f000 80e2 	beq.w	80099bc <scaraFLowScurve+0x2d8>
 80097f8:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80097fc:	4602      	mov	r2, r0
 80097fe:	460b      	mov	r3, r1
 8009800:	f7f6 fd44 	bl	800028c <__adddf3>
 8009804:	4603      	mov	r3, r0
 8009806:	460c      	mov	r4, r1
 8009808:	461a      	mov	r2, r3
 800980a:	4623      	mov	r3, r4
 800980c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009810:	f7f7 f964 	bl	8000adc <__aeabi_dcmplt>
 8009814:	4603      	mov	r3, r0
 8009816:	2b00      	cmp	r3, #0
 8009818:	f000 80d0 	beq.w	80099bc <scaraFLowScurve+0x2d8>
			 t = time - tm;
 800981c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009820:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009824:	f7f6 fd30 	bl	8000288 <__aeabi_dsub>
 8009828:	4603      	mov	r3, r0
 800982a:	460c      	mov	r4, r1
 800982c:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current 	= 	j_max*tm - j_max*t;
 8009830:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009834:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009838:	f7f6 fede 	bl	80005f8 <__aeabi_dmul>
 800983c:	4603      	mov	r3, r0
 800983e:	460c      	mov	r4, r1
 8009840:	4625      	mov	r5, r4
 8009842:	461c      	mov	r4, r3
 8009844:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009848:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800984c:	f7f6 fed4 	bl	80005f8 <__aeabi_dmul>
 8009850:	4602      	mov	r2, r0
 8009852:	460b      	mov	r3, r1
 8009854:	4620      	mov	r0, r4
 8009856:	4629      	mov	r1, r5
 8009858:	f7f6 fd16 	bl	8000288 <__aeabi_dsub>
 800985c:	4603      	mov	r3, r0
 800985e:	460c      	mov	r4, r1
 8009860:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009862:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current 	= 	scurve->v_1 + j_max*tm*t - 0.5*j_max*t*t;
 8009866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009868:	e9d3 451e 	ldrd	r4, r5, [r3, #120]	; 0x78
 800986c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009870:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009874:	f7f6 fec0 	bl	80005f8 <__aeabi_dmul>
 8009878:	4602      	mov	r2, r0
 800987a:	460b      	mov	r3, r1
 800987c:	4610      	mov	r0, r2
 800987e:	4619      	mov	r1, r3
 8009880:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009884:	f7f6 feb8 	bl	80005f8 <__aeabi_dmul>
 8009888:	4602      	mov	r2, r0
 800988a:	460b      	mov	r3, r1
 800988c:	4620      	mov	r0, r4
 800988e:	4629      	mov	r1, r5
 8009890:	f7f6 fcfc 	bl	800028c <__adddf3>
 8009894:	4603      	mov	r3, r0
 8009896:	460c      	mov	r4, r1
 8009898:	4625      	mov	r5, r4
 800989a:	461c      	mov	r4, r3
 800989c:	f04f 0200 	mov.w	r2, #0
 80098a0:	4b44      	ldr	r3, [pc, #272]	; (80099b4 <scaraFLowScurve+0x2d0>)
 80098a2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80098a6:	f7f6 fea7 	bl	80005f8 <__aeabi_dmul>
 80098aa:	4602      	mov	r2, r0
 80098ac:	460b      	mov	r3, r1
 80098ae:	4610      	mov	r0, r2
 80098b0:	4619      	mov	r1, r3
 80098b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80098b6:	f7f6 fe9f 	bl	80005f8 <__aeabi_dmul>
 80098ba:	4602      	mov	r2, r0
 80098bc:	460b      	mov	r3, r1
 80098be:	4610      	mov	r0, r2
 80098c0:	4619      	mov	r1, r3
 80098c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80098c6:	f7f6 fe97 	bl	80005f8 <__aeabi_dmul>
 80098ca:	4602      	mov	r2, r0
 80098cc:	460b      	mov	r3, r1
 80098ce:	4620      	mov	r0, r4
 80098d0:	4629      	mov	r1, r5
 80098d2:	f7f6 fcd9 	bl	8000288 <__aeabi_dsub>
 80098d6:	4603      	mov	r3, r0
 80098d8:	460c      	mov	r4, r1
 80098da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098dc:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current 	=	scurve->s_1 + scurve->v_1*t + 0.5*j_max*tm*t*t - j_max*t*t*t/6;
 80098e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098e2:	e9d3 4520 	ldrd	r4, r5, [r3, #128]	; 0x80
 80098e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098e8:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	; 0x78
 80098ec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80098f0:	f7f6 fe82 	bl	80005f8 <__aeabi_dmul>
 80098f4:	4602      	mov	r2, r0
 80098f6:	460b      	mov	r3, r1
 80098f8:	4620      	mov	r0, r4
 80098fa:	4629      	mov	r1, r5
 80098fc:	f7f6 fcc6 	bl	800028c <__adddf3>
 8009900:	4603      	mov	r3, r0
 8009902:	460c      	mov	r4, r1
 8009904:	4625      	mov	r5, r4
 8009906:	461c      	mov	r4, r3
 8009908:	f04f 0200 	mov.w	r2, #0
 800990c:	4b29      	ldr	r3, [pc, #164]	; (80099b4 <scaraFLowScurve+0x2d0>)
 800990e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009912:	f7f6 fe71 	bl	80005f8 <__aeabi_dmul>
 8009916:	4602      	mov	r2, r0
 8009918:	460b      	mov	r3, r1
 800991a:	4610      	mov	r0, r2
 800991c:	4619      	mov	r1, r3
 800991e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009922:	f7f6 fe69 	bl	80005f8 <__aeabi_dmul>
 8009926:	4602      	mov	r2, r0
 8009928:	460b      	mov	r3, r1
 800992a:	4610      	mov	r0, r2
 800992c:	4619      	mov	r1, r3
 800992e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009932:	f7f6 fe61 	bl	80005f8 <__aeabi_dmul>
 8009936:	4602      	mov	r2, r0
 8009938:	460b      	mov	r3, r1
 800993a:	4610      	mov	r0, r2
 800993c:	4619      	mov	r1, r3
 800993e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009942:	f7f6 fe59 	bl	80005f8 <__aeabi_dmul>
 8009946:	4602      	mov	r2, r0
 8009948:	460b      	mov	r3, r1
 800994a:	4620      	mov	r0, r4
 800994c:	4629      	mov	r1, r5
 800994e:	f7f6 fc9d 	bl	800028c <__adddf3>
 8009952:	4603      	mov	r3, r0
 8009954:	460c      	mov	r4, r1
 8009956:	4625      	mov	r5, r4
 8009958:	461c      	mov	r4, r3
 800995a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800995e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009962:	f7f6 fe49 	bl	80005f8 <__aeabi_dmul>
 8009966:	4602      	mov	r2, r0
 8009968:	460b      	mov	r3, r1
 800996a:	4610      	mov	r0, r2
 800996c:	4619      	mov	r1, r3
 800996e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009972:	f7f6 fe41 	bl	80005f8 <__aeabi_dmul>
 8009976:	4602      	mov	r2, r0
 8009978:	460b      	mov	r3, r1
 800997a:	4610      	mov	r0, r2
 800997c:	4619      	mov	r1, r3
 800997e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009982:	f7f6 fe39 	bl	80005f8 <__aeabi_dmul>
 8009986:	4602      	mov	r2, r0
 8009988:	460b      	mov	r3, r1
 800998a:	4610      	mov	r0, r2
 800998c:	4619      	mov	r1, r3
 800998e:	f04f 0200 	mov.w	r2, #0
 8009992:	4b09      	ldr	r3, [pc, #36]	; (80099b8 <scaraFLowScurve+0x2d4>)
 8009994:	f7f6 ff5a 	bl	800084c <__aeabi_ddiv>
 8009998:	4602      	mov	r2, r0
 800999a:	460b      	mov	r3, r1
 800999c:	4620      	mov	r0, r4
 800999e:	4629      	mov	r1, r5
 80099a0:	f7f6 fc72 	bl	8000288 <__aeabi_dsub>
 80099a4:	4603      	mov	r3, r0
 80099a6:	460c      	mov	r4, r1
 80099a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099aa:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 80099ae:	f000 bd6f 	b.w	800a490 <scaraFLowScurve+0xdac>
 80099b2:	bf00      	nop
 80099b4:	3fe00000 	.word	0x3fe00000
 80099b8:	40180000 	.word	0x40180000
		 // Phase 3: does not exist
		 // Phase 4
		 } else if ( ((2*tm) <= time) && ( time < (3*tm)) ) {
 80099bc:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80099c0:	4602      	mov	r2, r0
 80099c2:	460b      	mov	r3, r1
 80099c4:	f7f6 fc62 	bl	800028c <__adddf3>
 80099c8:	4603      	mov	r3, r0
 80099ca:	460c      	mov	r4, r1
 80099cc:	461a      	mov	r2, r3
 80099ce:	4623      	mov	r3, r4
 80099d0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80099d4:	f7f7 f896 	bl	8000b04 <__aeabi_dcmpge>
 80099d8:	4603      	mov	r3, r0
 80099da:	2b00      	cmp	r3, #0
 80099dc:	f000 80a2 	beq.w	8009b24 <scaraFLowScurve+0x440>
 80099e0:	f04f 0200 	mov.w	r2, #0
 80099e4:	4b4c      	ldr	r3, [pc, #304]	; (8009b18 <scaraFLowScurve+0x434>)
 80099e6:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80099ea:	f7f6 fe05 	bl	80005f8 <__aeabi_dmul>
 80099ee:	4603      	mov	r3, r0
 80099f0:	460c      	mov	r4, r1
 80099f2:	461a      	mov	r2, r3
 80099f4:	4623      	mov	r3, r4
 80099f6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80099fa:	f7f7 f86f 	bl	8000adc <__aeabi_dcmplt>
 80099fe:	4603      	mov	r3, r0
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	f000 808f 	beq.w	8009b24 <scaraFLowScurve+0x440>
			 t = time - 2*tm;
 8009a06:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8009a0a:	4602      	mov	r2, r0
 8009a0c:	460b      	mov	r3, r1
 8009a0e:	f7f6 fc3d 	bl	800028c <__adddf3>
 8009a12:	4603      	mov	r3, r0
 8009a14:	460c      	mov	r4, r1
 8009a16:	461a      	mov	r2, r3
 8009a18:	4623      	mov	r3, r4
 8009a1a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009a1e:	f7f6 fc33 	bl	8000288 <__aeabi_dsub>
 8009a22:	4603      	mov	r3, r0
 8009a24:	460c      	mov	r4, r1
 8009a26:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current 	=	-j_max*t;
 8009a2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009a2c:	613b      	str	r3, [r7, #16]
 8009a2e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009a30:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8009a34:	617b      	str	r3, [r7, #20]
 8009a36:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009a3a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8009a3e:	f7f6 fddb 	bl	80005f8 <__aeabi_dmul>
 8009a42:	4603      	mov	r3, r0
 8009a44:	460c      	mov	r4, r1
 8009a46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a48:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current	=	scurve->v_2 - 0.5*j_max*t*t;
 8009a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a4e:	e9d3 4522 	ldrd	r4, r5, [r3, #136]	; 0x88
 8009a52:	f04f 0200 	mov.w	r2, #0
 8009a56:	4b31      	ldr	r3, [pc, #196]	; (8009b1c <scaraFLowScurve+0x438>)
 8009a58:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009a5c:	f7f6 fdcc 	bl	80005f8 <__aeabi_dmul>
 8009a60:	4602      	mov	r2, r0
 8009a62:	460b      	mov	r3, r1
 8009a64:	4610      	mov	r0, r2
 8009a66:	4619      	mov	r1, r3
 8009a68:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009a6c:	f7f6 fdc4 	bl	80005f8 <__aeabi_dmul>
 8009a70:	4602      	mov	r2, r0
 8009a72:	460b      	mov	r3, r1
 8009a74:	4610      	mov	r0, r2
 8009a76:	4619      	mov	r1, r3
 8009a78:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009a7c:	f7f6 fdbc 	bl	80005f8 <__aeabi_dmul>
 8009a80:	4602      	mov	r2, r0
 8009a82:	460b      	mov	r3, r1
 8009a84:	4620      	mov	r0, r4
 8009a86:	4629      	mov	r1, r5
 8009a88:	f7f6 fbfe 	bl	8000288 <__aeabi_dsub>
 8009a8c:	4603      	mov	r3, r0
 8009a8e:	460c      	mov	r4, r1
 8009a90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a92:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current	=	scurve->s_2 + scurve->v_2*t - j_max*t*t*t/6;
 8009a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a98:	e9d3 4524 	ldrd	r4, r5, [r3, #144]	; 0x90
 8009a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a9e:	e9d3 0122 	ldrd	r0, r1, [r3, #136]	; 0x88
 8009aa2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009aa6:	f7f6 fda7 	bl	80005f8 <__aeabi_dmul>
 8009aaa:	4602      	mov	r2, r0
 8009aac:	460b      	mov	r3, r1
 8009aae:	4620      	mov	r0, r4
 8009ab0:	4629      	mov	r1, r5
 8009ab2:	f7f6 fbeb 	bl	800028c <__adddf3>
 8009ab6:	4603      	mov	r3, r0
 8009ab8:	460c      	mov	r4, r1
 8009aba:	4625      	mov	r5, r4
 8009abc:	461c      	mov	r4, r3
 8009abe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009ac2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009ac6:	f7f6 fd97 	bl	80005f8 <__aeabi_dmul>
 8009aca:	4602      	mov	r2, r0
 8009acc:	460b      	mov	r3, r1
 8009ace:	4610      	mov	r0, r2
 8009ad0:	4619      	mov	r1, r3
 8009ad2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009ad6:	f7f6 fd8f 	bl	80005f8 <__aeabi_dmul>
 8009ada:	4602      	mov	r2, r0
 8009adc:	460b      	mov	r3, r1
 8009ade:	4610      	mov	r0, r2
 8009ae0:	4619      	mov	r1, r3
 8009ae2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009ae6:	f7f6 fd87 	bl	80005f8 <__aeabi_dmul>
 8009aea:	4602      	mov	r2, r0
 8009aec:	460b      	mov	r3, r1
 8009aee:	4610      	mov	r0, r2
 8009af0:	4619      	mov	r1, r3
 8009af2:	f04f 0200 	mov.w	r2, #0
 8009af6:	4b0a      	ldr	r3, [pc, #40]	; (8009b20 <scaraFLowScurve+0x43c>)
 8009af8:	f7f6 fea8 	bl	800084c <__aeabi_ddiv>
 8009afc:	4602      	mov	r2, r0
 8009afe:	460b      	mov	r3, r1
 8009b00:	4620      	mov	r0, r4
 8009b02:	4629      	mov	r1, r5
 8009b04:	f7f6 fbc0 	bl	8000288 <__aeabi_dsub>
 8009b08:	4603      	mov	r3, r0
 8009b0a:	460c      	mov	r4, r1
 8009b0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b0e:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 8009b12:	f000 bcbd 	b.w	800a490 <scaraFLowScurve+0xdac>
 8009b16:	bf00      	nop
 8009b18:	40080000 	.word	0x40080000
 8009b1c:	3fe00000 	.word	0x3fe00000
 8009b20:	40180000 	.word	0x40180000
		 // Phase 5
		 } else if ( ((3*tm) <= time) && ( time < (4*tm)) ) {
 8009b24:	f04f 0200 	mov.w	r2, #0
 8009b28:	4b88      	ldr	r3, [pc, #544]	; (8009d4c <scaraFLowScurve+0x668>)
 8009b2a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8009b2e:	f7f6 fd63 	bl	80005f8 <__aeabi_dmul>
 8009b32:	4603      	mov	r3, r0
 8009b34:	460c      	mov	r4, r1
 8009b36:	461a      	mov	r2, r3
 8009b38:	4623      	mov	r3, r4
 8009b3a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009b3e:	f7f6 ffe1 	bl	8000b04 <__aeabi_dcmpge>
 8009b42:	4603      	mov	r3, r0
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	f000 80ec 	beq.w	8009d22 <scaraFLowScurve+0x63e>
 8009b4a:	f04f 0200 	mov.w	r2, #0
 8009b4e:	4b80      	ldr	r3, [pc, #512]	; (8009d50 <scaraFLowScurve+0x66c>)
 8009b50:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8009b54:	f7f6 fd50 	bl	80005f8 <__aeabi_dmul>
 8009b58:	4603      	mov	r3, r0
 8009b5a:	460c      	mov	r4, r1
 8009b5c:	461a      	mov	r2, r3
 8009b5e:	4623      	mov	r3, r4
 8009b60:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009b64:	f7f6 ffba 	bl	8000adc <__aeabi_dcmplt>
 8009b68:	4603      	mov	r3, r0
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	f000 80d9 	beq.w	8009d22 <scaraFLowScurve+0x63e>
			 t = time - 3*tm;
 8009b70:	f04f 0200 	mov.w	r2, #0
 8009b74:	4b75      	ldr	r3, [pc, #468]	; (8009d4c <scaraFLowScurve+0x668>)
 8009b76:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8009b7a:	f7f6 fd3d 	bl	80005f8 <__aeabi_dmul>
 8009b7e:	4603      	mov	r3, r0
 8009b80:	460c      	mov	r4, r1
 8009b82:	461a      	mov	r2, r3
 8009b84:	4623      	mov	r3, r4
 8009b86:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009b8a:	f7f6 fb7d 	bl	8000288 <__aeabi_dsub>
 8009b8e:	4603      	mov	r3, r0
 8009b90:	460c      	mov	r4, r1
 8009b92:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current	=	-j_max*tm + j_max*t;
 8009b96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009b98:	60bb      	str	r3, [r7, #8]
 8009b9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009b9c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8009ba0:	60fb      	str	r3, [r7, #12]
 8009ba2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009ba6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009baa:	f7f6 fd25 	bl	80005f8 <__aeabi_dmul>
 8009bae:	4603      	mov	r3, r0
 8009bb0:	460c      	mov	r4, r1
 8009bb2:	4625      	mov	r5, r4
 8009bb4:	461c      	mov	r4, r3
 8009bb6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009bba:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009bbe:	f7f6 fd1b 	bl	80005f8 <__aeabi_dmul>
 8009bc2:	4602      	mov	r2, r0
 8009bc4:	460b      	mov	r3, r1
 8009bc6:	4620      	mov	r0, r4
 8009bc8:	4629      	mov	r1, r5
 8009bca:	f7f6 fb5f 	bl	800028c <__adddf3>
 8009bce:	4603      	mov	r3, r0
 8009bd0:	460c      	mov	r4, r1
 8009bd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009bd4:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current	=	scurve->v_4 - j_max*tm*t + 0.5*j_max*t*t;
 8009bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bda:	e9d3 452a 	ldrd	r4, r5, [r3, #168]	; 0xa8
 8009bde:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009be2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009be6:	f7f6 fd07 	bl	80005f8 <__aeabi_dmul>
 8009bea:	4602      	mov	r2, r0
 8009bec:	460b      	mov	r3, r1
 8009bee:	4610      	mov	r0, r2
 8009bf0:	4619      	mov	r1, r3
 8009bf2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009bf6:	f7f6 fcff 	bl	80005f8 <__aeabi_dmul>
 8009bfa:	4602      	mov	r2, r0
 8009bfc:	460b      	mov	r3, r1
 8009bfe:	4620      	mov	r0, r4
 8009c00:	4629      	mov	r1, r5
 8009c02:	f7f6 fb41 	bl	8000288 <__aeabi_dsub>
 8009c06:	4603      	mov	r3, r0
 8009c08:	460c      	mov	r4, r1
 8009c0a:	4625      	mov	r5, r4
 8009c0c:	461c      	mov	r4, r3
 8009c0e:	f04f 0200 	mov.w	r2, #0
 8009c12:	4b50      	ldr	r3, [pc, #320]	; (8009d54 <scaraFLowScurve+0x670>)
 8009c14:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009c18:	f7f6 fcee 	bl	80005f8 <__aeabi_dmul>
 8009c1c:	4602      	mov	r2, r0
 8009c1e:	460b      	mov	r3, r1
 8009c20:	4610      	mov	r0, r2
 8009c22:	4619      	mov	r1, r3
 8009c24:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009c28:	f7f6 fce6 	bl	80005f8 <__aeabi_dmul>
 8009c2c:	4602      	mov	r2, r0
 8009c2e:	460b      	mov	r3, r1
 8009c30:	4610      	mov	r0, r2
 8009c32:	4619      	mov	r1, r3
 8009c34:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009c38:	f7f6 fcde 	bl	80005f8 <__aeabi_dmul>
 8009c3c:	4602      	mov	r2, r0
 8009c3e:	460b      	mov	r3, r1
 8009c40:	4620      	mov	r0, r4
 8009c42:	4629      	mov	r1, r5
 8009c44:	f7f6 fb22 	bl	800028c <__adddf3>
 8009c48:	4603      	mov	r3, r0
 8009c4a:	460c      	mov	r4, r1
 8009c4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c4e:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current	=	scurve->s_4 + scurve->v_4*t
 8009c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c54:	e9d3 452c 	ldrd	r4, r5, [r3, #176]	; 0xb0
 8009c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c5a:	e9d3 012a 	ldrd	r0, r1, [r3, #168]	; 0xa8
 8009c5e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009c62:	f7f6 fcc9 	bl	80005f8 <__aeabi_dmul>
 8009c66:	4602      	mov	r2, r0
 8009c68:	460b      	mov	r3, r1
 8009c6a:	4620      	mov	r0, r4
 8009c6c:	4629      	mov	r1, r5
 8009c6e:	f7f6 fb0d 	bl	800028c <__adddf3>
 8009c72:	4603      	mov	r3, r0
 8009c74:	460c      	mov	r4, r1
 8009c76:	4625      	mov	r5, r4
 8009c78:	461c      	mov	r4, r3
									- 0.5*j_max*tm*t*t
 8009c7a:	f04f 0200 	mov.w	r2, #0
 8009c7e:	4b35      	ldr	r3, [pc, #212]	; (8009d54 <scaraFLowScurve+0x670>)
 8009c80:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009c84:	f7f6 fcb8 	bl	80005f8 <__aeabi_dmul>
 8009c88:	4602      	mov	r2, r0
 8009c8a:	460b      	mov	r3, r1
 8009c8c:	4610      	mov	r0, r2
 8009c8e:	4619      	mov	r1, r3
 8009c90:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009c94:	f7f6 fcb0 	bl	80005f8 <__aeabi_dmul>
 8009c98:	4602      	mov	r2, r0
 8009c9a:	460b      	mov	r3, r1
 8009c9c:	4610      	mov	r0, r2
 8009c9e:	4619      	mov	r1, r3
 8009ca0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009ca4:	f7f6 fca8 	bl	80005f8 <__aeabi_dmul>
 8009ca8:	4602      	mov	r2, r0
 8009caa:	460b      	mov	r3, r1
 8009cac:	4610      	mov	r0, r2
 8009cae:	4619      	mov	r1, r3
 8009cb0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009cb4:	f7f6 fca0 	bl	80005f8 <__aeabi_dmul>
 8009cb8:	4602      	mov	r2, r0
 8009cba:	460b      	mov	r3, r1
 8009cbc:	4620      	mov	r0, r4
 8009cbe:	4629      	mov	r1, r5
 8009cc0:	f7f6 fae2 	bl	8000288 <__aeabi_dsub>
 8009cc4:	4603      	mov	r3, r0
 8009cc6:	460c      	mov	r4, r1
 8009cc8:	4625      	mov	r5, r4
 8009cca:	461c      	mov	r4, r3
									+ j_max*t*t*t/6;
 8009ccc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009cd0:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009cd4:	f7f6 fc90 	bl	80005f8 <__aeabi_dmul>
 8009cd8:	4602      	mov	r2, r0
 8009cda:	460b      	mov	r3, r1
 8009cdc:	4610      	mov	r0, r2
 8009cde:	4619      	mov	r1, r3
 8009ce0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009ce4:	f7f6 fc88 	bl	80005f8 <__aeabi_dmul>
 8009ce8:	4602      	mov	r2, r0
 8009cea:	460b      	mov	r3, r1
 8009cec:	4610      	mov	r0, r2
 8009cee:	4619      	mov	r1, r3
 8009cf0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009cf4:	f7f6 fc80 	bl	80005f8 <__aeabi_dmul>
 8009cf8:	4602      	mov	r2, r0
 8009cfa:	460b      	mov	r3, r1
 8009cfc:	4610      	mov	r0, r2
 8009cfe:	4619      	mov	r1, r3
 8009d00:	f04f 0200 	mov.w	r2, #0
 8009d04:	4b14      	ldr	r3, [pc, #80]	; (8009d58 <scaraFLowScurve+0x674>)
 8009d06:	f7f6 fda1 	bl	800084c <__aeabi_ddiv>
 8009d0a:	4602      	mov	r2, r0
 8009d0c:	460b      	mov	r3, r1
 8009d0e:	4620      	mov	r0, r4
 8009d10:	4629      	mov	r1, r5
 8009d12:	f7f6 fabb 	bl	800028c <__adddf3>
 8009d16:	4603      	mov	r3, r0
 8009d18:	460c      	mov	r4, r1
			 scurve->s_current	=	scurve->s_4 + scurve->v_4*t
 8009d1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d1c:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 8009d20:	e3b6      	b.n	800a490 <scaraFLowScurve+0xdac>
		 } else {
			 scurve->a_current = 0;
 8009d22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d24:	f04f 0300 	mov.w	r3, #0
 8009d28:	f04f 0400 	mov.w	r4, #0
 8009d2c:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current = 0;
 8009d30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d32:	f04f 0300 	mov.w	r3, #0
 8009d36:	f04f 0400 	mov.w	r4, #0
 8009d3a:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current = scurve->total_s;
 8009d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d40:	e9d3 341c 	ldrd	r3, r4, [r3, #112]	; 0x70
 8009d44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d46:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 8009d4a:	e3a1      	b.n	800a490 <scaraFLowScurve+0xdac>
 8009d4c:	40080000 	.word	0x40080000
 8009d50:	40100000 	.word	0x40100000
 8009d54:	3fe00000 	.word	0x3fe00000
 8009d58:	40180000 	.word	0x40180000
		 }

	 // SCURVE 5 PHASE: tc > 0
	 } else if ( 5 == scurve->num_of_phase) {
 8009d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d5e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009d62:	2b05      	cmp	r3, #5
 8009d64:	f040 8392 	bne.w	800a48c <scaraFLowScurve+0xda8>
		 // Phase 1
		 if ( (0 <= time) && ( time < tm)) {
 8009d68:	f04f 0200 	mov.w	r2, #0
 8009d6c:	f04f 0300 	mov.w	r3, #0
 8009d70:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009d74:	f7f6 fec6 	bl	8000b04 <__aeabi_dcmpge>
 8009d78:	4603      	mov	r3, r0
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d058      	beq.n	8009e30 <scaraFLowScurve+0x74c>
 8009d7e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009d82:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009d86:	f7f6 fea9 	bl	8000adc <__aeabi_dcmplt>
 8009d8a:	4603      	mov	r3, r0
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d04f      	beq.n	8009e30 <scaraFLowScurve+0x74c>
			 t = time;
 8009d90:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8009d94:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current 	= 	j_max*t;
 8009d98:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009d9c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009da0:	f7f6 fc2a 	bl	80005f8 <__aeabi_dmul>
 8009da4:	4603      	mov	r3, r0
 8009da6:	460c      	mov	r4, r1
 8009da8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009daa:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current	= 	0.5*j_max*t*t;
 8009dae:	f04f 0200 	mov.w	r2, #0
 8009db2:	4b91      	ldr	r3, [pc, #580]	; (8009ff8 <scaraFLowScurve+0x914>)
 8009db4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009db8:	f7f6 fc1e 	bl	80005f8 <__aeabi_dmul>
 8009dbc:	4603      	mov	r3, r0
 8009dbe:	460c      	mov	r4, r1
 8009dc0:	4618      	mov	r0, r3
 8009dc2:	4621      	mov	r1, r4
 8009dc4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009dc8:	f7f6 fc16 	bl	80005f8 <__aeabi_dmul>
 8009dcc:	4603      	mov	r3, r0
 8009dce:	460c      	mov	r4, r1
 8009dd0:	4618      	mov	r0, r3
 8009dd2:	4621      	mov	r1, r4
 8009dd4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009dd8:	f7f6 fc0e 	bl	80005f8 <__aeabi_dmul>
 8009ddc:	4603      	mov	r3, r0
 8009dde:	460c      	mov	r4, r1
 8009de0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009de2:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current 	= 	j_max*t*t*t/6;
 8009de6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009dea:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009dee:	f7f6 fc03 	bl	80005f8 <__aeabi_dmul>
 8009df2:	4603      	mov	r3, r0
 8009df4:	460c      	mov	r4, r1
 8009df6:	4618      	mov	r0, r3
 8009df8:	4621      	mov	r1, r4
 8009dfa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009dfe:	f7f6 fbfb 	bl	80005f8 <__aeabi_dmul>
 8009e02:	4603      	mov	r3, r0
 8009e04:	460c      	mov	r4, r1
 8009e06:	4618      	mov	r0, r3
 8009e08:	4621      	mov	r1, r4
 8009e0a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009e0e:	f7f6 fbf3 	bl	80005f8 <__aeabi_dmul>
 8009e12:	4603      	mov	r3, r0
 8009e14:	460c      	mov	r4, r1
 8009e16:	4618      	mov	r0, r3
 8009e18:	4621      	mov	r1, r4
 8009e1a:	f04f 0200 	mov.w	r2, #0
 8009e1e:	4b77      	ldr	r3, [pc, #476]	; (8009ffc <scaraFLowScurve+0x918>)
 8009e20:	f7f6 fd14 	bl	800084c <__aeabi_ddiv>
 8009e24:	4603      	mov	r3, r0
 8009e26:	460c      	mov	r4, r1
 8009e28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e2a:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 8009e2e:	e32f      	b.n	800a490 <scaraFLowScurve+0xdac>
		 // Phase 2
		 } else if ( (tm <= time) && ( time < (2*tm) ) ) {
 8009e30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009e34:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8009e38:	f7f6 fe5a 	bl	8000af0 <__aeabi_dcmple>
 8009e3c:	4603      	mov	r3, r0
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	f000 80de 	beq.w	800a000 <scaraFLowScurve+0x91c>
 8009e44:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8009e48:	4602      	mov	r2, r0
 8009e4a:	460b      	mov	r3, r1
 8009e4c:	f7f6 fa1e 	bl	800028c <__adddf3>
 8009e50:	4602      	mov	r2, r0
 8009e52:	460b      	mov	r3, r1
 8009e54:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009e58:	f7f6 fe40 	bl	8000adc <__aeabi_dcmplt>
 8009e5c:	4603      	mov	r3, r0
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	f000 80ce 	beq.w	800a000 <scaraFLowScurve+0x91c>
			 t = time - tm;
 8009e64:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009e68:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009e6c:	f7f6 fa0c 	bl	8000288 <__aeabi_dsub>
 8009e70:	4603      	mov	r3, r0
 8009e72:	460c      	mov	r4, r1
 8009e74:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current 	= 	j_max*tm - j_max*t;
 8009e78:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009e7c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009e80:	f7f6 fbba 	bl	80005f8 <__aeabi_dmul>
 8009e84:	4603      	mov	r3, r0
 8009e86:	460c      	mov	r4, r1
 8009e88:	4625      	mov	r5, r4
 8009e8a:	461c      	mov	r4, r3
 8009e8c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009e90:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009e94:	f7f6 fbb0 	bl	80005f8 <__aeabi_dmul>
 8009e98:	4602      	mov	r2, r0
 8009e9a:	460b      	mov	r3, r1
 8009e9c:	4620      	mov	r0, r4
 8009e9e:	4629      	mov	r1, r5
 8009ea0:	f7f6 f9f2 	bl	8000288 <__aeabi_dsub>
 8009ea4:	4603      	mov	r3, r0
 8009ea6:	460c      	mov	r4, r1
 8009ea8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009eaa:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current 	= 	scurve->v_1 + j_max*tm*t - 0.5*j_max*t*t;
 8009eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009eb0:	e9d3 451e 	ldrd	r4, r5, [r3, #120]	; 0x78
 8009eb4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009eb8:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009ebc:	f7f6 fb9c 	bl	80005f8 <__aeabi_dmul>
 8009ec0:	4602      	mov	r2, r0
 8009ec2:	460b      	mov	r3, r1
 8009ec4:	4610      	mov	r0, r2
 8009ec6:	4619      	mov	r1, r3
 8009ec8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009ecc:	f7f6 fb94 	bl	80005f8 <__aeabi_dmul>
 8009ed0:	4602      	mov	r2, r0
 8009ed2:	460b      	mov	r3, r1
 8009ed4:	4620      	mov	r0, r4
 8009ed6:	4629      	mov	r1, r5
 8009ed8:	f7f6 f9d8 	bl	800028c <__adddf3>
 8009edc:	4603      	mov	r3, r0
 8009ede:	460c      	mov	r4, r1
 8009ee0:	4625      	mov	r5, r4
 8009ee2:	461c      	mov	r4, r3
 8009ee4:	f04f 0200 	mov.w	r2, #0
 8009ee8:	4b43      	ldr	r3, [pc, #268]	; (8009ff8 <scaraFLowScurve+0x914>)
 8009eea:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009eee:	f7f6 fb83 	bl	80005f8 <__aeabi_dmul>
 8009ef2:	4602      	mov	r2, r0
 8009ef4:	460b      	mov	r3, r1
 8009ef6:	4610      	mov	r0, r2
 8009ef8:	4619      	mov	r1, r3
 8009efa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009efe:	f7f6 fb7b 	bl	80005f8 <__aeabi_dmul>
 8009f02:	4602      	mov	r2, r0
 8009f04:	460b      	mov	r3, r1
 8009f06:	4610      	mov	r0, r2
 8009f08:	4619      	mov	r1, r3
 8009f0a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009f0e:	f7f6 fb73 	bl	80005f8 <__aeabi_dmul>
 8009f12:	4602      	mov	r2, r0
 8009f14:	460b      	mov	r3, r1
 8009f16:	4620      	mov	r0, r4
 8009f18:	4629      	mov	r1, r5
 8009f1a:	f7f6 f9b5 	bl	8000288 <__aeabi_dsub>
 8009f1e:	4603      	mov	r3, r0
 8009f20:	460c      	mov	r4, r1
 8009f22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f24:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current 	=	scurve->s_1 + scurve->v_1*t + 0.5*j_max*tm*t*t - j_max*t*t*t/6;
 8009f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f2a:	e9d3 4520 	ldrd	r4, r5, [r3, #128]	; 0x80
 8009f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f30:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	; 0x78
 8009f34:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009f38:	f7f6 fb5e 	bl	80005f8 <__aeabi_dmul>
 8009f3c:	4602      	mov	r2, r0
 8009f3e:	460b      	mov	r3, r1
 8009f40:	4620      	mov	r0, r4
 8009f42:	4629      	mov	r1, r5
 8009f44:	f7f6 f9a2 	bl	800028c <__adddf3>
 8009f48:	4603      	mov	r3, r0
 8009f4a:	460c      	mov	r4, r1
 8009f4c:	4625      	mov	r5, r4
 8009f4e:	461c      	mov	r4, r3
 8009f50:	f04f 0200 	mov.w	r2, #0
 8009f54:	4b28      	ldr	r3, [pc, #160]	; (8009ff8 <scaraFLowScurve+0x914>)
 8009f56:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009f5a:	f7f6 fb4d 	bl	80005f8 <__aeabi_dmul>
 8009f5e:	4602      	mov	r2, r0
 8009f60:	460b      	mov	r3, r1
 8009f62:	4610      	mov	r0, r2
 8009f64:	4619      	mov	r1, r3
 8009f66:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009f6a:	f7f6 fb45 	bl	80005f8 <__aeabi_dmul>
 8009f6e:	4602      	mov	r2, r0
 8009f70:	460b      	mov	r3, r1
 8009f72:	4610      	mov	r0, r2
 8009f74:	4619      	mov	r1, r3
 8009f76:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009f7a:	f7f6 fb3d 	bl	80005f8 <__aeabi_dmul>
 8009f7e:	4602      	mov	r2, r0
 8009f80:	460b      	mov	r3, r1
 8009f82:	4610      	mov	r0, r2
 8009f84:	4619      	mov	r1, r3
 8009f86:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009f8a:	f7f6 fb35 	bl	80005f8 <__aeabi_dmul>
 8009f8e:	4602      	mov	r2, r0
 8009f90:	460b      	mov	r3, r1
 8009f92:	4620      	mov	r0, r4
 8009f94:	4629      	mov	r1, r5
 8009f96:	f7f6 f979 	bl	800028c <__adddf3>
 8009f9a:	4603      	mov	r3, r0
 8009f9c:	460c      	mov	r4, r1
 8009f9e:	4625      	mov	r5, r4
 8009fa0:	461c      	mov	r4, r3
 8009fa2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009fa6:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009faa:	f7f6 fb25 	bl	80005f8 <__aeabi_dmul>
 8009fae:	4602      	mov	r2, r0
 8009fb0:	460b      	mov	r3, r1
 8009fb2:	4610      	mov	r0, r2
 8009fb4:	4619      	mov	r1, r3
 8009fb6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009fba:	f7f6 fb1d 	bl	80005f8 <__aeabi_dmul>
 8009fbe:	4602      	mov	r2, r0
 8009fc0:	460b      	mov	r3, r1
 8009fc2:	4610      	mov	r0, r2
 8009fc4:	4619      	mov	r1, r3
 8009fc6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009fca:	f7f6 fb15 	bl	80005f8 <__aeabi_dmul>
 8009fce:	4602      	mov	r2, r0
 8009fd0:	460b      	mov	r3, r1
 8009fd2:	4610      	mov	r0, r2
 8009fd4:	4619      	mov	r1, r3
 8009fd6:	f04f 0200 	mov.w	r2, #0
 8009fda:	4b08      	ldr	r3, [pc, #32]	; (8009ffc <scaraFLowScurve+0x918>)
 8009fdc:	f7f6 fc36 	bl	800084c <__aeabi_ddiv>
 8009fe0:	4602      	mov	r2, r0
 8009fe2:	460b      	mov	r3, r1
 8009fe4:	4620      	mov	r0, r4
 8009fe6:	4629      	mov	r1, r5
 8009fe8:	f7f6 f94e 	bl	8000288 <__aeabi_dsub>
 8009fec:	4603      	mov	r3, r0
 8009fee:	460c      	mov	r4, r1
 8009ff0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ff2:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 8009ff6:	e24b      	b.n	800a490 <scaraFLowScurve+0xdac>
 8009ff8:	3fe00000 	.word	0x3fe00000
 8009ffc:	40180000 	.word	0x40180000
		 // Phase 3
		 } else if ( ((2*tm) <= time) && ( time < (2*tm + tc)) ) {
 800a000:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800a004:	4602      	mov	r2, r0
 800a006:	460b      	mov	r3, r1
 800a008:	f7f6 f940 	bl	800028c <__adddf3>
 800a00c:	4602      	mov	r2, r0
 800a00e:	460b      	mov	r3, r1
 800a010:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a014:	f7f6 fd76 	bl	8000b04 <__aeabi_dcmpge>
 800a018:	4603      	mov	r3, r0
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d04b      	beq.n	800a0b6 <scaraFLowScurve+0x9d2>
 800a01e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800a022:	4602      	mov	r2, r0
 800a024:	460b      	mov	r3, r1
 800a026:	f7f6 f931 	bl	800028c <__adddf3>
 800a02a:	4602      	mov	r2, r0
 800a02c:	460b      	mov	r3, r1
 800a02e:	4610      	mov	r0, r2
 800a030:	4619      	mov	r1, r3
 800a032:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800a036:	f7f6 f929 	bl	800028c <__adddf3>
 800a03a:	4602      	mov	r2, r0
 800a03c:	460b      	mov	r3, r1
 800a03e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a042:	f7f6 fd4b 	bl	8000adc <__aeabi_dcmplt>
 800a046:	4603      	mov	r3, r0
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d034      	beq.n	800a0b6 <scaraFLowScurve+0x9d2>
			 t = time - 2*tm;
 800a04c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800a050:	4602      	mov	r2, r0
 800a052:	460b      	mov	r3, r1
 800a054:	f7f6 f91a 	bl	800028c <__adddf3>
 800a058:	4603      	mov	r3, r0
 800a05a:	460c      	mov	r4, r1
 800a05c:	461a      	mov	r2, r3
 800a05e:	4623      	mov	r3, r4
 800a060:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a064:	f7f6 f910 	bl	8000288 <__aeabi_dsub>
 800a068:	4603      	mov	r3, r0
 800a06a:	460c      	mov	r4, r1
 800a06c:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current 	=	0;
 800a070:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a072:	f04f 0300 	mov.w	r3, #0
 800a076:	f04f 0400 	mov.w	r4, #0
 800a07a:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current	=	scurve->v_2;
 800a07e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a080:	e9d3 3422 	ldrd	r3, r4, [r3, #136]	; 0x88
 800a084:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a086:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current	=	scurve->s_2 + scurve->v_2*t;
 800a08a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a08c:	e9d3 4524 	ldrd	r4, r5, [r3, #144]	; 0x90
 800a090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a092:	e9d3 0122 	ldrd	r0, r1, [r3, #136]	; 0x88
 800a096:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a09a:	f7f6 faad 	bl	80005f8 <__aeabi_dmul>
 800a09e:	4602      	mov	r2, r0
 800a0a0:	460b      	mov	r3, r1
 800a0a2:	4620      	mov	r0, r4
 800a0a4:	4629      	mov	r1, r5
 800a0a6:	f7f6 f8f1 	bl	800028c <__adddf3>
 800a0aa:	4603      	mov	r3, r0
 800a0ac:	460c      	mov	r4, r1
 800a0ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a0b0:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 800a0b4:	e1ec      	b.n	800a490 <scaraFLowScurve+0xdac>
		 // Phase 4
		 } else if ( ((2*tm + tc) <= time) && ( time < (3*tm + tc)) ) {
 800a0b6:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800a0ba:	4602      	mov	r2, r0
 800a0bc:	460b      	mov	r3, r1
 800a0be:	f7f6 f8e5 	bl	800028c <__adddf3>
 800a0c2:	4602      	mov	r2, r0
 800a0c4:	460b      	mov	r3, r1
 800a0c6:	4610      	mov	r0, r2
 800a0c8:	4619      	mov	r1, r3
 800a0ca:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800a0ce:	f7f6 f8dd 	bl	800028c <__adddf3>
 800a0d2:	4602      	mov	r2, r0
 800a0d4:	460b      	mov	r3, r1
 800a0d6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a0da:	f7f6 fd13 	bl	8000b04 <__aeabi_dcmpge>
 800a0de:	4603      	mov	r3, r0
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	f000 80af 	beq.w	800a244 <scaraFLowScurve+0xb60>
 800a0e6:	f04f 0200 	mov.w	r2, #0
 800a0ea:	4b53      	ldr	r3, [pc, #332]	; (800a238 <scaraFLowScurve+0xb54>)
 800a0ec:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800a0f0:	f7f6 fa82 	bl	80005f8 <__aeabi_dmul>
 800a0f4:	4602      	mov	r2, r0
 800a0f6:	460b      	mov	r3, r1
 800a0f8:	4610      	mov	r0, r2
 800a0fa:	4619      	mov	r1, r3
 800a0fc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800a100:	f7f6 f8c4 	bl	800028c <__adddf3>
 800a104:	4602      	mov	r2, r0
 800a106:	460b      	mov	r3, r1
 800a108:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a10c:	f7f6 fce6 	bl	8000adc <__aeabi_dcmplt>
 800a110:	4603      	mov	r3, r0
 800a112:	2b00      	cmp	r3, #0
 800a114:	f000 8096 	beq.w	800a244 <scaraFLowScurve+0xb60>
			 t = time - (2*tm + tc);
 800a118:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800a11c:	4602      	mov	r2, r0
 800a11e:	460b      	mov	r3, r1
 800a120:	f7f6 f8b4 	bl	800028c <__adddf3>
 800a124:	4603      	mov	r3, r0
 800a126:	460c      	mov	r4, r1
 800a128:	4618      	mov	r0, r3
 800a12a:	4621      	mov	r1, r4
 800a12c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800a130:	f7f6 f8ac 	bl	800028c <__adddf3>
 800a134:	4603      	mov	r3, r0
 800a136:	460c      	mov	r4, r1
 800a138:	461a      	mov	r2, r3
 800a13a:	4623      	mov	r3, r4
 800a13c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a140:	f7f6 f8a2 	bl	8000288 <__aeabi_dsub>
 800a144:	4603      	mov	r3, r0
 800a146:	460c      	mov	r4, r1
 800a148:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current 	=	-j_max*t;
 800a14c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a14e:	603b      	str	r3, [r7, #0]
 800a150:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a152:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800a156:	607b      	str	r3, [r7, #4]
 800a158:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a15c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a160:	f7f6 fa4a 	bl	80005f8 <__aeabi_dmul>
 800a164:	4603      	mov	r3, r0
 800a166:	460c      	mov	r4, r1
 800a168:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a16a:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current	=	scurve->v_3 - 0.5*j_max*t*t;
 800a16e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a170:	e9d3 4526 	ldrd	r4, r5, [r3, #152]	; 0x98
 800a174:	f04f 0200 	mov.w	r2, #0
 800a178:	4b30      	ldr	r3, [pc, #192]	; (800a23c <scaraFLowScurve+0xb58>)
 800a17a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800a17e:	f7f6 fa3b 	bl	80005f8 <__aeabi_dmul>
 800a182:	4602      	mov	r2, r0
 800a184:	460b      	mov	r3, r1
 800a186:	4610      	mov	r0, r2
 800a188:	4619      	mov	r1, r3
 800a18a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a18e:	f7f6 fa33 	bl	80005f8 <__aeabi_dmul>
 800a192:	4602      	mov	r2, r0
 800a194:	460b      	mov	r3, r1
 800a196:	4610      	mov	r0, r2
 800a198:	4619      	mov	r1, r3
 800a19a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a19e:	f7f6 fa2b 	bl	80005f8 <__aeabi_dmul>
 800a1a2:	4602      	mov	r2, r0
 800a1a4:	460b      	mov	r3, r1
 800a1a6:	4620      	mov	r0, r4
 800a1a8:	4629      	mov	r1, r5
 800a1aa:	f7f6 f86d 	bl	8000288 <__aeabi_dsub>
 800a1ae:	4603      	mov	r3, r0
 800a1b0:	460c      	mov	r4, r1
 800a1b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1b4:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current	=	scurve->s_3 + scurve->v_3*t - j_max*t*t*t/6;
 800a1b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1ba:	e9d3 4528 	ldrd	r4, r5, [r3, #160]	; 0xa0
 800a1be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1c0:	e9d3 0126 	ldrd	r0, r1, [r3, #152]	; 0x98
 800a1c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a1c8:	f7f6 fa16 	bl	80005f8 <__aeabi_dmul>
 800a1cc:	4602      	mov	r2, r0
 800a1ce:	460b      	mov	r3, r1
 800a1d0:	4620      	mov	r0, r4
 800a1d2:	4629      	mov	r1, r5
 800a1d4:	f7f6 f85a 	bl	800028c <__adddf3>
 800a1d8:	4603      	mov	r3, r0
 800a1da:	460c      	mov	r4, r1
 800a1dc:	4625      	mov	r5, r4
 800a1de:	461c      	mov	r4, r3
 800a1e0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a1e4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800a1e8:	f7f6 fa06 	bl	80005f8 <__aeabi_dmul>
 800a1ec:	4602      	mov	r2, r0
 800a1ee:	460b      	mov	r3, r1
 800a1f0:	4610      	mov	r0, r2
 800a1f2:	4619      	mov	r1, r3
 800a1f4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a1f8:	f7f6 f9fe 	bl	80005f8 <__aeabi_dmul>
 800a1fc:	4602      	mov	r2, r0
 800a1fe:	460b      	mov	r3, r1
 800a200:	4610      	mov	r0, r2
 800a202:	4619      	mov	r1, r3
 800a204:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a208:	f7f6 f9f6 	bl	80005f8 <__aeabi_dmul>
 800a20c:	4602      	mov	r2, r0
 800a20e:	460b      	mov	r3, r1
 800a210:	4610      	mov	r0, r2
 800a212:	4619      	mov	r1, r3
 800a214:	f04f 0200 	mov.w	r2, #0
 800a218:	4b09      	ldr	r3, [pc, #36]	; (800a240 <scaraFLowScurve+0xb5c>)
 800a21a:	f7f6 fb17 	bl	800084c <__aeabi_ddiv>
 800a21e:	4602      	mov	r2, r0
 800a220:	460b      	mov	r3, r1
 800a222:	4620      	mov	r0, r4
 800a224:	4629      	mov	r1, r5
 800a226:	f7f6 f82f 	bl	8000288 <__aeabi_dsub>
 800a22a:	4603      	mov	r3, r0
 800a22c:	460c      	mov	r4, r1
 800a22e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a230:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 800a234:	e12c      	b.n	800a490 <scaraFLowScurve+0xdac>
 800a236:	bf00      	nop
 800a238:	40080000 	.word	0x40080000
 800a23c:	3fe00000 	.word	0x3fe00000
 800a240:	40180000 	.word	0x40180000
		 // Phase 5
		 } else if ( ((3*tm + tc) <= time) && ( time < (4*tm + tc)) ) {
 800a244:	f04f 0200 	mov.w	r2, #0
 800a248:	4b94      	ldr	r3, [pc, #592]	; (800a49c <scaraFLowScurve+0xdb8>)
 800a24a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800a24e:	f7f6 f9d3 	bl	80005f8 <__aeabi_dmul>
 800a252:	4602      	mov	r2, r0
 800a254:	460b      	mov	r3, r1
 800a256:	4610      	mov	r0, r2
 800a258:	4619      	mov	r1, r3
 800a25a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800a25e:	f7f6 f815 	bl	800028c <__adddf3>
 800a262:	4602      	mov	r2, r0
 800a264:	460b      	mov	r3, r1
 800a266:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a26a:	f7f6 fc4b 	bl	8000b04 <__aeabi_dcmpge>
 800a26e:	4603      	mov	r3, r0
 800a270:	2b00      	cmp	r3, #0
 800a272:	f000 80f6 	beq.w	800a462 <scaraFLowScurve+0xd7e>
 800a276:	f04f 0200 	mov.w	r2, #0
 800a27a:	4b89      	ldr	r3, [pc, #548]	; (800a4a0 <scaraFLowScurve+0xdbc>)
 800a27c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800a280:	f7f6 f9ba 	bl	80005f8 <__aeabi_dmul>
 800a284:	4602      	mov	r2, r0
 800a286:	460b      	mov	r3, r1
 800a288:	4610      	mov	r0, r2
 800a28a:	4619      	mov	r1, r3
 800a28c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800a290:	f7f5 fffc 	bl	800028c <__adddf3>
 800a294:	4602      	mov	r2, r0
 800a296:	460b      	mov	r3, r1
 800a298:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a29c:	f7f6 fc1e 	bl	8000adc <__aeabi_dcmplt>
 800a2a0:	4603      	mov	r3, r0
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	f000 80dd 	beq.w	800a462 <scaraFLowScurve+0xd7e>
			 t = time - (3*tm + tc);
 800a2a8:	f04f 0200 	mov.w	r2, #0
 800a2ac:	4b7b      	ldr	r3, [pc, #492]	; (800a49c <scaraFLowScurve+0xdb8>)
 800a2ae:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800a2b2:	f7f6 f9a1 	bl	80005f8 <__aeabi_dmul>
 800a2b6:	4602      	mov	r2, r0
 800a2b8:	460b      	mov	r3, r1
 800a2ba:	4610      	mov	r0, r2
 800a2bc:	4619      	mov	r1, r3
 800a2be:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800a2c2:	f7f5 ffe3 	bl	800028c <__adddf3>
 800a2c6:	4602      	mov	r2, r0
 800a2c8:	460b      	mov	r3, r1
 800a2ca:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a2ce:	f7f5 ffdb 	bl	8000288 <__aeabi_dsub>
 800a2d2:	4602      	mov	r2, r0
 800a2d4:	460b      	mov	r3, r1
 800a2d6:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
			 scurve->a_current	=	-j_max*tm + j_max*t;
 800a2da:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 800a2dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a2de:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800a2e2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a2e6:	4620      	mov	r0, r4
 800a2e8:	4629      	mov	r1, r5
 800a2ea:	f7f6 f985 	bl	80005f8 <__aeabi_dmul>
 800a2ee:	4603      	mov	r3, r0
 800a2f0:	460c      	mov	r4, r1
 800a2f2:	4625      	mov	r5, r4
 800a2f4:	461c      	mov	r4, r3
 800a2f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a2fa:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800a2fe:	f7f6 f97b 	bl	80005f8 <__aeabi_dmul>
 800a302:	4602      	mov	r2, r0
 800a304:	460b      	mov	r3, r1
 800a306:	4620      	mov	r0, r4
 800a308:	4629      	mov	r1, r5
 800a30a:	f7f5 ffbf 	bl	800028c <__adddf3>
 800a30e:	4603      	mov	r3, r0
 800a310:	460c      	mov	r4, r1
 800a312:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a314:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current	=	scurve->v_4 - j_max*tm*t + 0.5*j_max*t*t;
 800a318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a31a:	e9d3 452a 	ldrd	r4, r5, [r3, #168]	; 0xa8
 800a31e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a322:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800a326:	f7f6 f967 	bl	80005f8 <__aeabi_dmul>
 800a32a:	4602      	mov	r2, r0
 800a32c:	460b      	mov	r3, r1
 800a32e:	4610      	mov	r0, r2
 800a330:	4619      	mov	r1, r3
 800a332:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a336:	f7f6 f95f 	bl	80005f8 <__aeabi_dmul>
 800a33a:	4602      	mov	r2, r0
 800a33c:	460b      	mov	r3, r1
 800a33e:	4620      	mov	r0, r4
 800a340:	4629      	mov	r1, r5
 800a342:	f7f5 ffa1 	bl	8000288 <__aeabi_dsub>
 800a346:	4603      	mov	r3, r0
 800a348:	460c      	mov	r4, r1
 800a34a:	4625      	mov	r5, r4
 800a34c:	461c      	mov	r4, r3
 800a34e:	f04f 0200 	mov.w	r2, #0
 800a352:	4b54      	ldr	r3, [pc, #336]	; (800a4a4 <scaraFLowScurve+0xdc0>)
 800a354:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800a358:	f7f6 f94e 	bl	80005f8 <__aeabi_dmul>
 800a35c:	4602      	mov	r2, r0
 800a35e:	460b      	mov	r3, r1
 800a360:	4610      	mov	r0, r2
 800a362:	4619      	mov	r1, r3
 800a364:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a368:	f7f6 f946 	bl	80005f8 <__aeabi_dmul>
 800a36c:	4602      	mov	r2, r0
 800a36e:	460b      	mov	r3, r1
 800a370:	4610      	mov	r0, r2
 800a372:	4619      	mov	r1, r3
 800a374:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a378:	f7f6 f93e 	bl	80005f8 <__aeabi_dmul>
 800a37c:	4602      	mov	r2, r0
 800a37e:	460b      	mov	r3, r1
 800a380:	4620      	mov	r0, r4
 800a382:	4629      	mov	r1, r5
 800a384:	f7f5 ff82 	bl	800028c <__adddf3>
 800a388:	4603      	mov	r3, r0
 800a38a:	460c      	mov	r4, r1
 800a38c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a38e:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current	=	scurve->s_4 + scurve->v_4*t - 0.5*j_max*tm*t*t + j_max*t*t*t/6;
 800a392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a394:	e9d3 452c 	ldrd	r4, r5, [r3, #176]	; 0xb0
 800a398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a39a:	e9d3 012a 	ldrd	r0, r1, [r3, #168]	; 0xa8
 800a39e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a3a2:	f7f6 f929 	bl	80005f8 <__aeabi_dmul>
 800a3a6:	4602      	mov	r2, r0
 800a3a8:	460b      	mov	r3, r1
 800a3aa:	4620      	mov	r0, r4
 800a3ac:	4629      	mov	r1, r5
 800a3ae:	f7f5 ff6d 	bl	800028c <__adddf3>
 800a3b2:	4603      	mov	r3, r0
 800a3b4:	460c      	mov	r4, r1
 800a3b6:	4625      	mov	r5, r4
 800a3b8:	461c      	mov	r4, r3
 800a3ba:	f04f 0200 	mov.w	r2, #0
 800a3be:	4b39      	ldr	r3, [pc, #228]	; (800a4a4 <scaraFLowScurve+0xdc0>)
 800a3c0:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800a3c4:	f7f6 f918 	bl	80005f8 <__aeabi_dmul>
 800a3c8:	4602      	mov	r2, r0
 800a3ca:	460b      	mov	r3, r1
 800a3cc:	4610      	mov	r0, r2
 800a3ce:	4619      	mov	r1, r3
 800a3d0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a3d4:	f7f6 f910 	bl	80005f8 <__aeabi_dmul>
 800a3d8:	4602      	mov	r2, r0
 800a3da:	460b      	mov	r3, r1
 800a3dc:	4610      	mov	r0, r2
 800a3de:	4619      	mov	r1, r3
 800a3e0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a3e4:	f7f6 f908 	bl	80005f8 <__aeabi_dmul>
 800a3e8:	4602      	mov	r2, r0
 800a3ea:	460b      	mov	r3, r1
 800a3ec:	4610      	mov	r0, r2
 800a3ee:	4619      	mov	r1, r3
 800a3f0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a3f4:	f7f6 f900 	bl	80005f8 <__aeabi_dmul>
 800a3f8:	4602      	mov	r2, r0
 800a3fa:	460b      	mov	r3, r1
 800a3fc:	4620      	mov	r0, r4
 800a3fe:	4629      	mov	r1, r5
 800a400:	f7f5 ff42 	bl	8000288 <__aeabi_dsub>
 800a404:	4603      	mov	r3, r0
 800a406:	460c      	mov	r4, r1
 800a408:	4625      	mov	r5, r4
 800a40a:	461c      	mov	r4, r3
 800a40c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a410:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800a414:	f7f6 f8f0 	bl	80005f8 <__aeabi_dmul>
 800a418:	4602      	mov	r2, r0
 800a41a:	460b      	mov	r3, r1
 800a41c:	4610      	mov	r0, r2
 800a41e:	4619      	mov	r1, r3
 800a420:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a424:	f7f6 f8e8 	bl	80005f8 <__aeabi_dmul>
 800a428:	4602      	mov	r2, r0
 800a42a:	460b      	mov	r3, r1
 800a42c:	4610      	mov	r0, r2
 800a42e:	4619      	mov	r1, r3
 800a430:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a434:	f7f6 f8e0 	bl	80005f8 <__aeabi_dmul>
 800a438:	4602      	mov	r2, r0
 800a43a:	460b      	mov	r3, r1
 800a43c:	4610      	mov	r0, r2
 800a43e:	4619      	mov	r1, r3
 800a440:	f04f 0200 	mov.w	r2, #0
 800a444:	4b18      	ldr	r3, [pc, #96]	; (800a4a8 <scaraFLowScurve+0xdc4>)
 800a446:	f7f6 fa01 	bl	800084c <__aeabi_ddiv>
 800a44a:	4602      	mov	r2, r0
 800a44c:	460b      	mov	r3, r1
 800a44e:	4620      	mov	r0, r4
 800a450:	4629      	mov	r1, r5
 800a452:	f7f5 ff1b 	bl	800028c <__adddf3>
 800a456:	4603      	mov	r3, r0
 800a458:	460c      	mov	r4, r1
 800a45a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a45c:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 800a460:	e016      	b.n	800a490 <scaraFLowScurve+0xdac>
		 } else {
			 scurve->a_current = 0;
 800a462:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a464:	f04f 0300 	mov.w	r3, #0
 800a468:	f04f 0400 	mov.w	r4, #0
 800a46c:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current = 0;
 800a470:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a472:	f04f 0300 	mov.w	r3, #0
 800a476:	f04f 0400 	mov.w	r4, #0
 800a47a:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current = scurve->total_s;
 800a47e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a480:	e9d3 341c 	ldrd	r3, r4, [r3, #112]	; 0x70
 800a484:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a486:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 800a48a:	e001      	b.n	800a490 <scaraFLowScurve+0xdac>
		 }

	 } else {
		 return SCARA_STATUS_ERROR;
 800a48c:	2301      	movs	r3, #1
 800a48e:	e000      	b.n	800a492 <scaraFLowScurve+0xdae>
	 }

	 return SCARA_STATUS_OK;
 800a490:	2300      	movs	r3, #0
}
 800a492:	4618      	mov	r0, r3
 800a494:	3748      	adds	r7, #72	; 0x48
 800a496:	46bd      	mov	sp, r7
 800a498:	bdb0      	pop	{r4, r5, r7, pc}
 800a49a:	bf00      	nop
 800a49c:	40080000 	.word	0x40080000
 800a4a0:	40100000 	.word	0x40100000
 800a4a4:	3fe00000 	.word	0x3fe00000
 800a4a8:	40180000 	.word	0x40180000
 800a4ac:	00000000 	.word	0x00000000

0800a4b0 <scaraCheckWorkSpace4>:

/* Check limit 4 joint variable */
SCARA_StatusTypeDef	scaraCheckWorkSpace4 (double theta1, double theta2, double d3, double theta4) {
 800a4b0:	b580      	push	{r7, lr}
 800a4b2:	b088      	sub	sp, #32
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	ed87 0b06 	vstr	d0, [r7, #24]
 800a4ba:	ed87 1b04 	vstr	d1, [r7, #16]
 800a4be:	ed87 2b02 	vstr	d2, [r7, #8]
 800a4c2:	ed87 3b00 	vstr	d3, [r7]
	// check theta 1
	if ( theta1 < LIM_MIN_J0-0.1 || theta1 > LIM_MAX_J0+0.1) {
 800a4c6:	a335      	add	r3, pc, #212	; (adr r3, 800a59c <scaraCheckWorkSpace4+0xec>)
 800a4c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4cc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a4d0:	f7f6 fb04 	bl	8000adc <__aeabi_dcmplt>
 800a4d4:	4603      	mov	r3, r0
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d109      	bne.n	800a4ee <scaraCheckWorkSpace4+0x3e>
 800a4da:	a332      	add	r3, pc, #200	; (adr r3, 800a5a4 <scaraCheckWorkSpace4+0xf4>)
 800a4dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4e0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a4e4:	f7f6 fb18 	bl	8000b18 <__aeabi_dcmpgt>
 800a4e8:	4603      	mov	r3, r0
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d001      	beq.n	800a4f2 <scaraCheckWorkSpace4+0x42>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800a4ee:	2307      	movs	r3, #7
 800a4f0:	e043      	b.n	800a57a <scaraCheckWorkSpace4+0xca>
	}
	// check theta 2
	if ( theta2 < LIM_MIN_J1-0.1 || theta2 > LIM_MAX_J1+0.1) {
 800a4f2:	a32e      	add	r3, pc, #184	; (adr r3, 800a5ac <scaraCheckWorkSpace4+0xfc>)
 800a4f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4f8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800a4fc:	f7f6 faee 	bl	8000adc <__aeabi_dcmplt>
 800a500:	4603      	mov	r3, r0
 800a502:	2b00      	cmp	r3, #0
 800a504:	d109      	bne.n	800a51a <scaraCheckWorkSpace4+0x6a>
 800a506:	a32b      	add	r3, pc, #172	; (adr r3, 800a5b4 <scaraCheckWorkSpace4+0x104>)
 800a508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a50c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800a510:	f7f6 fb02 	bl	8000b18 <__aeabi_dcmpgt>
 800a514:	4603      	mov	r3, r0
 800a516:	2b00      	cmp	r3, #0
 800a518:	d001      	beq.n	800a51e <scaraCheckWorkSpace4+0x6e>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800a51a:	2307      	movs	r3, #7
 800a51c:	e02d      	b.n	800a57a <scaraCheckWorkSpace4+0xca>
	}
	// check d 3
	if ( d3 < LIM_MIN_J2 || d3 > LIM_MAX_J2) {
 800a51e:	f04f 0200 	mov.w	r2, #0
 800a522:	f04f 0300 	mov.w	r3, #0
 800a526:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a52a:	f7f6 fad7 	bl	8000adc <__aeabi_dcmplt>
 800a52e:	4603      	mov	r3, r0
 800a530:	2b00      	cmp	r3, #0
 800a532:	d109      	bne.n	800a548 <scaraCheckWorkSpace4+0x98>
 800a534:	f04f 0200 	mov.w	r2, #0
 800a538:	4b17      	ldr	r3, [pc, #92]	; (800a598 <scaraCheckWorkSpace4+0xe8>)
 800a53a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a53e:	f7f6 faeb 	bl	8000b18 <__aeabi_dcmpgt>
 800a542:	4603      	mov	r3, r0
 800a544:	2b00      	cmp	r3, #0
 800a546:	d001      	beq.n	800a54c <scaraCheckWorkSpace4+0x9c>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800a548:	2307      	movs	r3, #7
 800a54a:	e016      	b.n	800a57a <scaraCheckWorkSpace4+0xca>
	}
	// check theta 4
	if ( theta4 < LIM_MIN_J3-0.1 || theta4 > LIM_MAX_J3+0.1) {
 800a54c:	a30e      	add	r3, pc, #56	; (adr r3, 800a588 <scaraCheckWorkSpace4+0xd8>)
 800a54e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a552:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a556:	f7f6 fac1 	bl	8000adc <__aeabi_dcmplt>
 800a55a:	4603      	mov	r3, r0
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d109      	bne.n	800a574 <scaraCheckWorkSpace4+0xc4>
 800a560:	a30b      	add	r3, pc, #44	; (adr r3, 800a590 <scaraCheckWorkSpace4+0xe0>)
 800a562:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a566:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a56a:	f7f6 fad5 	bl	8000b18 <__aeabi_dcmpgt>
 800a56e:	4603      	mov	r3, r0
 800a570:	2b00      	cmp	r3, #0
 800a572:	d001      	beq.n	800a578 <scaraCheckWorkSpace4+0xc8>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800a574:	2307      	movs	r3, #7
 800a576:	e000      	b.n	800a57a <scaraCheckWorkSpace4+0xca>
	}
	return SCARA_STATUS_OK;
 800a578:	2300      	movs	r3, #0
}
 800a57a:	4618      	mov	r0, r3
 800a57c:	3720      	adds	r7, #32
 800a57e:	46bd      	mov	sp, r7
 800a580:	bd80      	pop	{r7, pc}
 800a582:	bf00      	nop
 800a584:	f3af 8000 	nop.w
 800a588:	a7777778 	.word	0xa7777778
 800a58c:	c0088956 	.word	0xc0088956
 800a590:	a7777778 	.word	0xa7777778
 800a594:	40088956 	.word	0x40088956
 800a598:	40590000 	.word	0x40590000
 800a59c:	74444445 	.word	0x74444445
 800a5a0:	bff95623 	.word	0xbff95623
 800a5a4:	74444445 	.word	0x74444445
 800a5a8:	3ff95623 	.word	0x3ff95623
 800a5ac:	54cccccd 	.word	0x54cccccd
 800a5b0:	c003a649 	.word	0xc003a649
 800a5b4:	54cccccd 	.word	0x54cccccd
 800a5b8:	4003a649 	.word	0x4003a649
 800a5bc:	00000000 	.word	0x00000000

0800a5c0 <scaraCheckWorkSpace1>:

/* Check limit 1 joint variable */
SCARA_StatusTypeDef	scaraCheckWorkSpace1 (Trajectory_TargetTypeDef target, double value) {
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	b084      	sub	sp, #16
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	4603      	mov	r3, r0
 800a5c8:	ed87 0b00 	vstr	d0, [r7]
 800a5cc:	73fb      	strb	r3, [r7, #15]
	if ( TRAJECTORY_J0 == target) {
 800a5ce:	7bfb      	ldrb	r3, [r7, #15]
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d117      	bne.n	800a604 <scaraCheckWorkSpace1+0x44>
		if ( (LIM_MIN_J0 <= value) && ( value <= LIM_MAX_J0)) {
 800a5d4:	a33d      	add	r3, pc, #244	; (adr r3, 800a6cc <scaraCheckWorkSpace1+0x10c>)
 800a5d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5da:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a5de:	f7f6 fa91 	bl	8000b04 <__aeabi_dcmpge>
 800a5e2:	4603      	mov	r3, r0
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d00b      	beq.n	800a600 <scaraCheckWorkSpace1+0x40>
 800a5e8:	a33a      	add	r3, pc, #232	; (adr r3, 800a6d4 <scaraCheckWorkSpace1+0x114>)
 800a5ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ee:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a5f2:	f7f6 fa7d 	bl	8000af0 <__aeabi_dcmple>
 800a5f6:	4603      	mov	r3, r0
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d001      	beq.n	800a600 <scaraCheckWorkSpace1+0x40>
			return SCARA_STATUS_OK;
 800a5fc:	2300      	movs	r3, #0
 800a5fe:	e054      	b.n	800a6aa <scaraCheckWorkSpace1+0xea>
		} else {
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800a600:	2307      	movs	r3, #7
 800a602:	e052      	b.n	800a6aa <scaraCheckWorkSpace1+0xea>
		}
	} else if (TRAJECTORY_J1 == target) {
 800a604:	7bfb      	ldrb	r3, [r7, #15]
 800a606:	2b01      	cmp	r3, #1
 800a608:	d117      	bne.n	800a63a <scaraCheckWorkSpace1+0x7a>
		if ( (LIM_MIN_J1 <= value) && ( value <= LIM_MAX_J1)) {
 800a60a:	a334      	add	r3, pc, #208	; (adr r3, 800a6dc <scaraCheckWorkSpace1+0x11c>)
 800a60c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a610:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a614:	f7f6 fa76 	bl	8000b04 <__aeabi_dcmpge>
 800a618:	4603      	mov	r3, r0
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d00b      	beq.n	800a636 <scaraCheckWorkSpace1+0x76>
 800a61e:	a331      	add	r3, pc, #196	; (adr r3, 800a6e4 <scaraCheckWorkSpace1+0x124>)
 800a620:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a624:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a628:	f7f6 fa62 	bl	8000af0 <__aeabi_dcmple>
 800a62c:	4603      	mov	r3, r0
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d001      	beq.n	800a636 <scaraCheckWorkSpace1+0x76>
			return SCARA_STATUS_OK;
 800a632:	2300      	movs	r3, #0
 800a634:	e039      	b.n	800a6aa <scaraCheckWorkSpace1+0xea>
		} else {
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800a636:	2307      	movs	r3, #7
 800a638:	e037      	b.n	800a6aa <scaraCheckWorkSpace1+0xea>
		}
	} else if (TRAJECTORY_J2 == target) {
 800a63a:	7bfb      	ldrb	r3, [r7, #15]
 800a63c:	2b02      	cmp	r3, #2
 800a63e:	d118      	bne.n	800a672 <scaraCheckWorkSpace1+0xb2>
		if ( (LIM_MIN_J2 <= value) && ( value <= LIM_MAX_J2)) {
 800a640:	f04f 0200 	mov.w	r2, #0
 800a644:	f04f 0300 	mov.w	r3, #0
 800a648:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a64c:	f7f6 fa5a 	bl	8000b04 <__aeabi_dcmpge>
 800a650:	4603      	mov	r3, r0
 800a652:	2b00      	cmp	r3, #0
 800a654:	d00b      	beq.n	800a66e <scaraCheckWorkSpace1+0xae>
 800a656:	f04f 0200 	mov.w	r2, #0
 800a65a:	4b1b      	ldr	r3, [pc, #108]	; (800a6c8 <scaraCheckWorkSpace1+0x108>)
 800a65c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a660:	f7f6 fa46 	bl	8000af0 <__aeabi_dcmple>
 800a664:	4603      	mov	r3, r0
 800a666:	2b00      	cmp	r3, #0
 800a668:	d001      	beq.n	800a66e <scaraCheckWorkSpace1+0xae>
			return SCARA_STATUS_OK;
 800a66a:	2300      	movs	r3, #0
 800a66c:	e01d      	b.n	800a6aa <scaraCheckWorkSpace1+0xea>
		} else {
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800a66e:	2307      	movs	r3, #7
 800a670:	e01b      	b.n	800a6aa <scaraCheckWorkSpace1+0xea>
		}
	} else if (TRAJECTORY_J3 == target) {
 800a672:	7bfb      	ldrb	r3, [r7, #15]
 800a674:	2b03      	cmp	r3, #3
 800a676:	d117      	bne.n	800a6a8 <scaraCheckWorkSpace1+0xe8>
		if ( (LIM_MIN_J3 <= value) && ( value <= LIM_MAX_J3)) {
 800a678:	a30f      	add	r3, pc, #60	; (adr r3, 800a6b8 <scaraCheckWorkSpace1+0xf8>)
 800a67a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a67e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a682:	f7f6 fa3f 	bl	8000b04 <__aeabi_dcmpge>
 800a686:	4603      	mov	r3, r0
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d00b      	beq.n	800a6a4 <scaraCheckWorkSpace1+0xe4>
 800a68c:	a30c      	add	r3, pc, #48	; (adr r3, 800a6c0 <scaraCheckWorkSpace1+0x100>)
 800a68e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a692:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a696:	f7f6 fa2b 	bl	8000af0 <__aeabi_dcmple>
 800a69a:	4603      	mov	r3, r0
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d001      	beq.n	800a6a4 <scaraCheckWorkSpace1+0xe4>
			return SCARA_STATUS_OK;
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	e002      	b.n	800a6aa <scaraCheckWorkSpace1+0xea>
		} else {
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800a6a4:	2307      	movs	r3, #7
 800a6a6:	e000      	b.n	800a6aa <scaraCheckWorkSpace1+0xea>
		}
	} else {
		return SCARA_STATUS_ERROR;
 800a6a8:	2301      	movs	r3, #1
	}
}
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	3710      	adds	r7, #16
 800a6ae:	46bd      	mov	sp, r7
 800a6b0:	bd80      	pop	{r7, pc}
 800a6b2:	bf00      	nop
 800a6b4:	f3af 8000 	nop.w
 800a6b8:	daaaaaab 	.word	0xdaaaaaab
 800a6bc:	c007bc89 	.word	0xc007bc89
 800a6c0:	daaaaaab 	.word	0xdaaaaaab
 800a6c4:	4007bc89 	.word	0x4007bc89
 800a6c8:	40590000 	.word	0x40590000
 800a6cc:	daaaaaab 	.word	0xdaaaaaab
 800a6d0:	bff7bc89 	.word	0xbff7bc89
 800a6d4:	daaaaaab 	.word	0xdaaaaaab
 800a6d8:	3ff7bc89 	.word	0x3ff7bc89
 800a6dc:	88000000 	.word	0x88000000
 800a6e0:	c002d97c 	.word	0xc002d97c
 800a6e4:	88000000 	.word	0x88000000
 800a6e8:	4002d97c 	.word	0x4002d97c
 800a6ec:	00000000 	.word	0x00000000

0800a6f0 <scaraTestDuty>:
	}
	return SCARA_STATUS_OK;
}

/* Check all of point in travel */
SCARA_StatusTypeDef	scaraTestDuty(void) {
 800a6f0:	b5b0      	push	{r4, r5, r7, lr}
 800a6f2:	f5ad 7d14 	sub.w	sp, sp, #592	; 0x250
 800a6f6:	af2e      	add	r7, sp, #184	; 0xb8
	int32_t sample_count;
	double run_time = 0;
 800a6f8:	f04f 0300 	mov.w	r3, #0
 800a6fc:	f04f 0400 	mov.w	r4, #0
 800a700:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
	SCARA_PositionTypeDef test_Next, test_Current;
	SCARA_StatusTypeDef status;
	memcpy(&test_Current, &positionCurrent, sizeof(SCARA_PositionTypeDef));
 800a704:	463b      	mov	r3, r7
 800a706:	4a36      	ldr	r2, [pc, #216]	; (800a7e0 <scaraTestDuty+0xf0>)
 800a708:	4618      	mov	r0, r3
 800a70a:	4611      	mov	r1, r2
 800a70c:	23c0      	movs	r3, #192	; 0xc0
 800a70e:	461a      	mov	r2, r3
 800a710:	f00b fc0c 	bl	8015f2c <memcpy>
	sample_count = ceil(myDUTY.time_total/T_SAMPLING);
 800a714:	4b33      	ldr	r3, [pc, #204]	; (800a7e4 <scaraTestDuty+0xf4>)
 800a716:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 800a71a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a71e:	a32e      	add	r3, pc, #184	; (adr r3, 800a7d8 <scaraTestDuty+0xe8>)
 800a720:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a724:	f7f6 f892 	bl	800084c <__aeabi_ddiv>
 800a728:	4603      	mov	r3, r0
 800a72a:	460c      	mov	r4, r1
 800a72c:	ec44 3b17 	vmov	d7, r3, r4
 800a730:	eeb0 0a47 	vmov.f32	s0, s14
 800a734:	eef0 0a67 	vmov.f32	s1, s15
 800a738:	f00f f966 	bl	8019a08 <ceil>
 800a73c:	ec54 3b10 	vmov	r3, r4, d0
 800a740:	4618      	mov	r0, r3
 800a742:	4621      	mov	r1, r4
 800a744:	f7f6 fa08 	bl	8000b58 <__aeabi_d2iz>
 800a748:	4603      	mov	r3, r0
 800a74a:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
	for (int32_t i = 1; i < sample_count; i++) {
 800a74e:	2301      	movs	r3, #1
 800a750:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 800a754:	e032      	b.n	800a7bc <scaraTestDuty+0xcc>
		run_time += T_SAMPLING;
 800a756:	a320      	add	r3, pc, #128	; (adr r3, 800a7d8 <scaraTestDuty+0xe8>)
 800a758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a75c:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 800a760:	f7f5 fd94 	bl	800028c <__adddf3>
 800a764:	4603      	mov	r3, r0
 800a766:	460c      	mov	r4, r1
 800a768:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
		status = scaraFlowDuty(run_time, &test_Next, test_Current);
 800a76c:	463c      	mov	r4, r7
 800a76e:	f107 05c0 	add.w	r5, r7, #192	; 0xc0
 800a772:	4668      	mov	r0, sp
 800a774:	f104 0308 	add.w	r3, r4, #8
 800a778:	22b8      	movs	r2, #184	; 0xb8
 800a77a:	4619      	mov	r1, r3
 800a77c:	f00b fbd6 	bl	8015f2c <memcpy>
 800a780:	e894 000c 	ldmia.w	r4, {r2, r3}
 800a784:	4628      	mov	r0, r5
 800a786:	ed97 0b64 	vldr	d0, [r7, #400]	; 0x190
 800a78a:	f7fd ffc7 	bl	800871c <scaraFlowDuty>
 800a78e:	4603      	mov	r3, r0
 800a790:	f887 3187 	strb.w	r3, [r7, #391]	; 0x187
		if (status != SCARA_STATUS_OK) {
 800a794:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d002      	beq.n	800a7a2 <scaraTestDuty+0xb2>
			return status;
 800a79c:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 800a7a0:	e013      	b.n	800a7ca <scaraTestDuty+0xda>
		}
		memcpy(&test_Next, &test_Current, sizeof(SCARA_PositionTypeDef));
 800a7a2:	463a      	mov	r2, r7
 800a7a4:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800a7a8:	4611      	mov	r1, r2
 800a7aa:	22c0      	movs	r2, #192	; 0xc0
 800a7ac:	4618      	mov	r0, r3
 800a7ae:	f00b fbbd 	bl	8015f2c <memcpy>
	for (int32_t i = 1; i < sample_count; i++) {
 800a7b2:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 800a7b6:	3301      	adds	r3, #1
 800a7b8:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 800a7bc:	f8d7 218c 	ldr.w	r2, [r7, #396]	; 0x18c
 800a7c0:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800a7c4:	429a      	cmp	r2, r3
 800a7c6:	dbc6      	blt.n	800a756 <scaraTestDuty+0x66>
	}
	return SCARA_STATUS_OK;
 800a7c8:	2300      	movs	r3, #0
}
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	f507 77cc 	add.w	r7, r7, #408	; 0x198
 800a7d0:	46bd      	mov	sp, r7
 800a7d2:	bdb0      	pop	{r4, r5, r7, pc}
 800a7d4:	f3af 8000 	nop.w
 800a7d8:	40000000 	.word	0x40000000
 800a7dc:	3f847ae1 	.word	0x3f847ae1
 800a7e0:	2000b8e8 	.word	0x2000b8e8
 800a7e4:	2000ad28 	.word	0x2000ad28

0800a7e8 <scaraSetScanFlag>:

void				scaraSetScanFlag(void) {
 800a7e8:	b480      	push	{r7}
 800a7ea:	af00      	add	r7, sp, #0
	mySCARA.isScanLitmit = TRUE;
 800a7ec:	4b03      	ldr	r3, [pc, #12]	; (800a7fc <scaraSetScanFlag+0x14>)
 800a7ee:	2201      	movs	r2, #1
 800a7f0:	70da      	strb	r2, [r3, #3]
}
 800a7f2:	bf00      	nop
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fa:	4770      	bx	lr
 800a7fc:	2000081c 	.word	0x2000081c

0800a800 <scaraSetOutput>:

void				scaraSetOutput		(uint8_t level) {
 800a800:	b580      	push	{r7, lr}
 800a802:	b082      	sub	sp, #8
 800a804:	af00      	add	r7, sp, #0
 800a806:	4603      	mov	r3, r0
 800a808:	71fb      	strb	r3, [r7, #7]
	mySCARA.outputSet	 = level;
 800a80a:	4a05      	ldr	r2, [pc, #20]	; (800a820 <scaraSetOutput+0x20>)
 800a80c:	79fb      	ldrb	r3, [r7, #7]
 800a80e:	7113      	strb	r3, [r2, #4]
	lowlayer_setOutput(level);
 800a810:	79fb      	ldrb	r3, [r7, #7]
 800a812:	4618      	mov	r0, r3
 800a814:	f7fa ff30 	bl	8005678 <lowlayer_setOutput>
}
 800a818:	bf00      	nop
 800a81a:	3708      	adds	r7, #8
 800a81c:	46bd      	mov	sp, r7
 800a81e:	bd80      	pop	{r7, pc}
 800a820:	2000081c 	.word	0x2000081c

0800a824 <scaraSetDutyState>:

void				scaraSetDutyState(SCARA_DutyStateTypeDef state) {
 800a824:	b480      	push	{r7}
 800a826:	b083      	sub	sp, #12
 800a828:	af00      	add	r7, sp, #0
 800a82a:	4603      	mov	r3, r0
 800a82c:	71fb      	strb	r3, [r7, #7]
	mySCARA.duty_State = state;
 800a82e:	4a04      	ldr	r2, [pc, #16]	; (800a840 <scaraSetDutyState+0x1c>)
 800a830:	79fb      	ldrb	r3, [r7, #7]
 800a832:	7093      	strb	r3, [r2, #2]
}
 800a834:	bf00      	nop
 800a836:	370c      	adds	r7, #12
 800a838:	46bd      	mov	sp, r7
 800a83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83e:	4770      	bx	lr
 800a840:	2000081c 	.word	0x2000081c

0800a844 <scaraSetMode>:

void				scaraSetMode(SCARA_ModeTypeDef mode) {
 800a844:	b480      	push	{r7}
 800a846:	b083      	sub	sp, #12
 800a848:	af00      	add	r7, sp, #0
 800a84a:	4603      	mov	r3, r0
 800a84c:	71fb      	strb	r3, [r7, #7]
	mySCARA.mode = mode;
 800a84e:	4a04      	ldr	r2, [pc, #16]	; (800a860 <scaraSetMode+0x1c>)
 800a850:	79fb      	ldrb	r3, [r7, #7]
 800a852:	7053      	strb	r3, [r2, #1]
}
 800a854:	bf00      	nop
 800a856:	370c      	adds	r7, #12
 800a858:	46bd      	mov	sp, r7
 800a85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85e:	4770      	bx	lr
 800a860:	2000081c 	.word	0x2000081c

0800a864 <scaraSetMethod>:

void				scaraSetMethod(SCARA_MethodTypeDef method) {
 800a864:	b480      	push	{r7}
 800a866:	b083      	sub	sp, #12
 800a868:	af00      	add	r7, sp, #0
 800a86a:	4603      	mov	r3, r0
 800a86c:	71fb      	strb	r3, [r7, #7]
	mySCARA.method = method;
 800a86e:	4a04      	ldr	r2, [pc, #16]	; (800a880 <scaraSetMethod+0x1c>)
 800a870:	79fb      	ldrb	r3, [r7, #7]
 800a872:	7013      	strb	r3, [r2, #0]
}
 800a874:	bf00      	nop
 800a876:	370c      	adds	r7, #12
 800a878:	46bd      	mov	sp, r7
 800a87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87e:	4770      	bx	lr
 800a880:	2000081c 	.word	0x2000081c

0800a884 <scaraGetPosition>:


void				scaraGetPosition	(SCARA_PositionTypeDef *pos) {
 800a884:	b580      	push	{r7, lr}
 800a886:	b082      	sub	sp, #8
 800a888:	af00      	add	r7, sp, #0
 800a88a:	6078      	str	r0, [r7, #4]
	memcpy(pos, &positionCurrent, sizeof(SCARA_PositionTypeDef));
 800a88c:	22c0      	movs	r2, #192	; 0xc0
 800a88e:	4904      	ldr	r1, [pc, #16]	; (800a8a0 <scaraGetPosition+0x1c>)
 800a890:	6878      	ldr	r0, [r7, #4]
 800a892:	f00b fb4b 	bl	8015f2c <memcpy>
}
 800a896:	bf00      	nop
 800a898:	3708      	adds	r7, #8
 800a89a:	46bd      	mov	sp, r7
 800a89c:	bd80      	pop	{r7, pc}
 800a89e:	bf00      	nop
 800a8a0:	2000b8e8 	.word	0x2000b8e8

0800a8a4 <scaraUpdatePosition>:

void				scaraUpdatePosition (SCARA_PositionTypeDef *pos) {
 800a8a4:	b580      	push	{r7, lr}
 800a8a6:	b082      	sub	sp, #8
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	6078      	str	r0, [r7, #4]
	memcpy(&positionNext, pos, sizeof(SCARA_PositionTypeDef));
 800a8ac:	22c0      	movs	r2, #192	; 0xc0
 800a8ae:	6879      	ldr	r1, [r7, #4]
 800a8b0:	4803      	ldr	r0, [pc, #12]	; (800a8c0 <scaraUpdatePosition+0x1c>)
 800a8b2:	f00b fb3b 	bl	8015f2c <memcpy>
}
 800a8b6:	bf00      	nop
 800a8b8:	3708      	adds	r7, #8
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	bd80      	pop	{r7, pc}
 800a8be:	bf00      	nop
 800a8c0:	2000ba68 	.word	0x2000ba68

0800a8c4 <scaraGetMode>:


SCARA_ModeTypeDef	scaraGetMode(void) {
 800a8c4:	b480      	push	{r7}
 800a8c6:	af00      	add	r7, sp, #0
	return mySCARA.mode;
 800a8c8:	4b03      	ldr	r3, [pc, #12]	; (800a8d8 <scaraGetMode+0x14>)
 800a8ca:	785b      	ldrb	r3, [r3, #1]
}
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	46bd      	mov	sp, r7
 800a8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d4:	4770      	bx	lr
 800a8d6:	bf00      	nop
 800a8d8:	2000081c 	.word	0x2000081c

0800a8dc <scaraGetMethod>:

SCARA_MethodTypeDef	scaraGetMethod(void) {
 800a8dc:	b480      	push	{r7}
 800a8de:	af00      	add	r7, sp, #0
	return mySCARA.method;
 800a8e0:	4b03      	ldr	r3, [pc, #12]	; (800a8f0 <scaraGetMethod+0x14>)
 800a8e2:	781b      	ldrb	r3, [r3, #0]
}
 800a8e4:	4618      	mov	r0, r3
 800a8e6:	46bd      	mov	sp, r7
 800a8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ec:	4770      	bx	lr
 800a8ee:	bf00      	nop
 800a8f0:	2000081c 	.word	0x2000081c

0800a8f4 <scaraGetDutyState>:

SCARA_DutyStateTypeDef	scaraGetDutyState(void) {
 800a8f4:	b480      	push	{r7}
 800a8f6:	af00      	add	r7, sp, #0
	return mySCARA.duty_State;
 800a8f8:	4b03      	ldr	r3, [pc, #12]	; (800a908 <scaraGetDutyState+0x14>)
 800a8fa:	789b      	ldrb	r3, [r3, #2]
}
 800a8fc:	4618      	mov	r0, r3
 800a8fe:	46bd      	mov	sp, r7
 800a900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a904:	4770      	bx	lr
 800a906:	bf00      	nop
 800a908:	2000081c 	.word	0x2000081c

0800a90c <scaraIsScanLimit>:

uint8_t					scaraIsScanLimit(void) {
 800a90c:	b480      	push	{r7}
 800a90e:	af00      	add	r7, sp, #0
	return mySCARA.isScanLitmit;
 800a910:	4b03      	ldr	r3, [pc, #12]	; (800a920 <scaraIsScanLimit+0x14>)
 800a912:	78db      	ldrb	r3, [r3, #3]
}
 800a914:	4618      	mov	r0, r3
 800a916:	46bd      	mov	sp, r7
 800a918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91c:	4770      	bx	lr
 800a91e:	bf00      	nop
 800a920:	2000081c 	.word	0x2000081c

0800a924 <scaraIsFinish>:

uint8_t					scaraIsFinish		(double run_time) {
 800a924:	b590      	push	{r4, r7, lr}
 800a926:	b083      	sub	sp, #12
 800a928:	af00      	add	r7, sp, #0
 800a92a:	ed87 0b00 	vstr	d0, [r7]
	if(myDUTY.time_total  < run_time) {
 800a92e:	4b0a      	ldr	r3, [pc, #40]	; (800a958 <scaraIsFinish+0x34>)
 800a930:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 800a934:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a938:	461a      	mov	r2, r3
 800a93a:	4623      	mov	r3, r4
 800a93c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a940:	f7f6 f8ea 	bl	8000b18 <__aeabi_dcmpgt>
 800a944:	4603      	mov	r3, r0
 800a946:	2b00      	cmp	r3, #0
 800a948:	d001      	beq.n	800a94e <scaraIsFinish+0x2a>
		return TRUE;
 800a94a:	2301      	movs	r3, #1
 800a94c:	e000      	b.n	800a950 <scaraIsFinish+0x2c>
	} else {
		return FALSE;
 800a94e:	2300      	movs	r3, #0
	}
}
 800a950:	4618      	mov	r0, r3
 800a952:	370c      	adds	r7, #12
 800a954:	46bd      	mov	sp, r7
 800a956:	bd90      	pop	{r4, r7, pc}
 800a958:	2000ad28 	.word	0x2000ad28
 800a95c:	00000000 	.word	0x00000000

0800a960 <scaraPosition_packaging>:
						time);
	return lenght_buff;
}

int32_t scaraPosition_packaging(uint8_t *data_packet, SCARA_PositionTypeDef position)
{
 800a960:	b082      	sub	sp, #8
 800a962:	b590      	push	{r4, r7, lr}
 800a964:	b085      	sub	sp, #20
 800a966:	af00      	add	r7, sp, #0
 800a968:	6078      	str	r0, [r7, #4]
 800a96a:	f107 0120 	add.w	r1, r7, #32
 800a96e:	e881 000c 	stmia.w	r1, {r2, r3}
	int32_t cur_ptr = -4;
 800a972:	f06f 0303 	mvn.w	r3, #3
 800a976:	60fb      	str	r3, [r7, #12]
	Append_Coordinate_Value((int32_t)(position.x*COR_FOWARD_SCALE), &data_packet[cur_ptr+=4]);
 800a978:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a97c:	a35c      	add	r3, pc, #368	; (adr r3, 800aaf0 <scaraPosition_packaging+0x190>)
 800a97e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a982:	f7f5 fe39 	bl	80005f8 <__aeabi_dmul>
 800a986:	4603      	mov	r3, r0
 800a988:	460c      	mov	r4, r1
 800a98a:	4618      	mov	r0, r3
 800a98c:	4621      	mov	r1, r4
 800a98e:	f7f6 f8e3 	bl	8000b58 <__aeabi_d2iz>
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	3304      	adds	r3, #4
 800a996:	60fb      	str	r3, [r7, #12]
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	687a      	ldr	r2, [r7, #4]
 800a99c:	4413      	add	r3, r2
 800a99e:	4619      	mov	r1, r3
 800a9a0:	f000 f8aa 	bl	800aaf8 <Append_Coordinate_Value>
	Append_Coordinate_Value((int32_t)(position.y*COR_FOWARD_SCALE), &data_packet[cur_ptr+=4]);
 800a9a4:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 800a9a8:	a351      	add	r3, pc, #324	; (adr r3, 800aaf0 <scaraPosition_packaging+0x190>)
 800a9aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9ae:	f7f5 fe23 	bl	80005f8 <__aeabi_dmul>
 800a9b2:	4603      	mov	r3, r0
 800a9b4:	460c      	mov	r4, r1
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	4621      	mov	r1, r4
 800a9ba:	f7f6 f8cd 	bl	8000b58 <__aeabi_d2iz>
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	3304      	adds	r3, #4
 800a9c2:	60fb      	str	r3, [r7, #12]
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	687a      	ldr	r2, [r7, #4]
 800a9c8:	4413      	add	r3, r2
 800a9ca:	4619      	mov	r1, r3
 800a9cc:	f000 f894 	bl	800aaf8 <Append_Coordinate_Value>
	Append_Coordinate_Value((int32_t)(position.z*COR_FOWARD_SCALE), &data_packet[cur_ptr+=4]);
 800a9d0:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800a9d4:	a346      	add	r3, pc, #280	; (adr r3, 800aaf0 <scaraPosition_packaging+0x190>)
 800a9d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9da:	f7f5 fe0d 	bl	80005f8 <__aeabi_dmul>
 800a9de:	4603      	mov	r3, r0
 800a9e0:	460c      	mov	r4, r1
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	4621      	mov	r1, r4
 800a9e6:	f7f6 f8b7 	bl	8000b58 <__aeabi_d2iz>
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	3304      	adds	r3, #4
 800a9ee:	60fb      	str	r3, [r7, #12]
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	687a      	ldr	r2, [r7, #4]
 800a9f4:	4413      	add	r3, r2
 800a9f6:	4619      	mov	r1, r3
 800a9f8:	f000 f87e 	bl	800aaf8 <Append_Coordinate_Value>
	Append_Coordinate_Value((int32_t)(position.roll*COR_FOWARD_SCALE), &data_packet[cur_ptr+=4]);
 800a9fc:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800aa00:	a33b      	add	r3, pc, #236	; (adr r3, 800aaf0 <scaraPosition_packaging+0x190>)
 800aa02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa06:	f7f5 fdf7 	bl	80005f8 <__aeabi_dmul>
 800aa0a:	4603      	mov	r3, r0
 800aa0c:	460c      	mov	r4, r1
 800aa0e:	4618      	mov	r0, r3
 800aa10:	4621      	mov	r1, r4
 800aa12:	f7f6 f8a1 	bl	8000b58 <__aeabi_d2iz>
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	3304      	adds	r3, #4
 800aa1a:	60fb      	str	r3, [r7, #12]
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	687a      	ldr	r2, [r7, #4]
 800aa20:	4413      	add	r3, r2
 800aa22:	4619      	mov	r1, r3
 800aa24:	f000 f868 	bl	800aaf8 <Append_Coordinate_Value>
	Append_Coordinate_Value((int32_t)(position.Theta1*COR_FOWARD_SCALE), &data_packet[cur_ptr+=4]);
 800aa28:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 800aa2c:	a330      	add	r3, pc, #192	; (adr r3, 800aaf0 <scaraPosition_packaging+0x190>)
 800aa2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa32:	f7f5 fde1 	bl	80005f8 <__aeabi_dmul>
 800aa36:	4603      	mov	r3, r0
 800aa38:	460c      	mov	r4, r1
 800aa3a:	4618      	mov	r0, r3
 800aa3c:	4621      	mov	r1, r4
 800aa3e:	f7f6 f88b 	bl	8000b58 <__aeabi_d2iz>
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	3304      	adds	r3, #4
 800aa46:	60fb      	str	r3, [r7, #12]
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	687a      	ldr	r2, [r7, #4]
 800aa4c:	4413      	add	r3, r2
 800aa4e:	4619      	mov	r1, r3
 800aa50:	f000 f852 	bl	800aaf8 <Append_Coordinate_Value>
	Append_Coordinate_Value((int32_t)(position.Theta2*COR_FOWARD_SCALE), &data_packet[cur_ptr+=4]);
 800aa54:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800aa58:	a325      	add	r3, pc, #148	; (adr r3, 800aaf0 <scaraPosition_packaging+0x190>)
 800aa5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa5e:	f7f5 fdcb 	bl	80005f8 <__aeabi_dmul>
 800aa62:	4603      	mov	r3, r0
 800aa64:	460c      	mov	r4, r1
 800aa66:	4618      	mov	r0, r3
 800aa68:	4621      	mov	r1, r4
 800aa6a:	f7f6 f875 	bl	8000b58 <__aeabi_d2iz>
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	3304      	adds	r3, #4
 800aa72:	60fb      	str	r3, [r7, #12]
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	687a      	ldr	r2, [r7, #4]
 800aa78:	4413      	add	r3, r2
 800aa7a:	4619      	mov	r1, r3
 800aa7c:	f000 f83c 	bl	800aaf8 <Append_Coordinate_Value>
	Append_Coordinate_Value((int32_t)(position.D3*COR_FOWARD_SCALE), &data_packet[cur_ptr+=4]);
 800aa80:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800aa84:	a31a      	add	r3, pc, #104	; (adr r3, 800aaf0 <scaraPosition_packaging+0x190>)
 800aa86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa8a:	f7f5 fdb5 	bl	80005f8 <__aeabi_dmul>
 800aa8e:	4603      	mov	r3, r0
 800aa90:	460c      	mov	r4, r1
 800aa92:	4618      	mov	r0, r3
 800aa94:	4621      	mov	r1, r4
 800aa96:	f7f6 f85f 	bl	8000b58 <__aeabi_d2iz>
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	3304      	adds	r3, #4
 800aa9e:	60fb      	str	r3, [r7, #12]
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	687a      	ldr	r2, [r7, #4]
 800aaa4:	4413      	add	r3, r2
 800aaa6:	4619      	mov	r1, r3
 800aaa8:	f000 f826 	bl	800aaf8 <Append_Coordinate_Value>
	Append_Coordinate_Value((int32_t)(position.Theta4*COR_FOWARD_SCALE), &data_packet[cur_ptr+=4]);
 800aaac:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800aab0:	a30f      	add	r3, pc, #60	; (adr r3, 800aaf0 <scaraPosition_packaging+0x190>)
 800aab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aab6:	f7f5 fd9f 	bl	80005f8 <__aeabi_dmul>
 800aaba:	4603      	mov	r3, r0
 800aabc:	460c      	mov	r4, r1
 800aabe:	4618      	mov	r0, r3
 800aac0:	4621      	mov	r1, r4
 800aac2:	f7f6 f849 	bl	8000b58 <__aeabi_d2iz>
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	3304      	adds	r3, #4
 800aaca:	60fb      	str	r3, [r7, #12]
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	687a      	ldr	r2, [r7, #4]
 800aad0:	4413      	add	r3, r2
 800aad2:	4619      	mov	r1, r3
 800aad4:	f000 f810 	bl	800aaf8 <Append_Coordinate_Value>
	return cur_ptr + 4;
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	3304      	adds	r3, #4
}
 800aadc:	4618      	mov	r0, r3
 800aade:	3714      	adds	r7, #20
 800aae0:	46bd      	mov	sp, r7
 800aae2:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800aae6:	b002      	add	sp, #8
 800aae8:	4770      	bx	lr
 800aaea:	bf00      	nop
 800aaec:	f3af 8000 	nop.w
 800aaf0:	00000000 	.word	0x00000000
 800aaf4:	412e8480 	.word	0x412e8480

0800aaf8 <Append_Coordinate_Value>:

void Append_Coordinate_Value(int32_t append_value, uint8_t* append_position)
{
 800aaf8:	b480      	push	{r7}
 800aafa:	b083      	sub	sp, #12
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	6078      	str	r0, [r7, #4]
 800ab00:	6039      	str	r1, [r7, #0]
	append_position[0] = (uint8_t)(append_value & 0xff);
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	b2da      	uxtb	r2, r3
 800ab06:	683b      	ldr	r3, [r7, #0]
 800ab08:	701a      	strb	r2, [r3, #0]
	append_position[1] = (uint8_t)(append_value >> 8 & 0xff);
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	121a      	asrs	r2, r3, #8
 800ab0e:	683b      	ldr	r3, [r7, #0]
 800ab10:	3301      	adds	r3, #1
 800ab12:	b2d2      	uxtb	r2, r2
 800ab14:	701a      	strb	r2, [r3, #0]
	append_position[2] = (uint8_t)(append_value >> 16 & 0xff);
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	141a      	asrs	r2, r3, #16
 800ab1a:	683b      	ldr	r3, [r7, #0]
 800ab1c:	3302      	adds	r3, #2
 800ab1e:	b2d2      	uxtb	r2, r2
 800ab20:	701a      	strb	r2, [r3, #0]
	append_position[3] = (uint8_t)(append_value >> 24 & 0xff);
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	161a      	asrs	r2, r3, #24
 800ab26:	683b      	ldr	r3, [r7, #0]
 800ab28:	3303      	adds	r3, #3
 800ab2a:	b2d2      	uxtb	r2, r2
 800ab2c:	701a      	strb	r2, [r3, #0]
}
 800ab2e:	bf00      	nop
 800ab30:	370c      	adds	r7, #12
 800ab32:	46bd      	mov	sp, r7
 800ab34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab38:	4770      	bx	lr
 800ab3a:	0000      	movs	r0, r0
 800ab3c:	0000      	movs	r0, r0
	...

0800ab40 <scaraKeyInit1>:
SCARA_StatusTypeDef  scaraKeyInit1(SCARA_KeyTypeDef key, int32_t speed)
{
 800ab40:	b590      	push	{r4, r7, lr}
 800ab42:	f5ad 7d63 	sub.w	sp, sp, #908	; 0x38c
 800ab46:	af6c      	add	r7, sp, #432	; 0x1b0
 800ab48:	4602      	mov	r2, r0
 800ab4a:	463b      	mov	r3, r7
 800ab4c:	6019      	str	r1, [r3, #0]
 800ab4e:	1dfb      	adds	r3, r7, #7
 800ab50:	701a      	strb	r2, [r3, #0]
	DUTY_Command_TypeDef cmd;
	SCARA_StatusTypeDef status;
	cmd.coordinate_type = DUTY_COORDINATES_REL;
 800ab52:	f107 0308 	add.w	r3, r7, #8
 800ab56:	2201      	movs	r2, #1
 800ab58:	731a      	strb	r2, [r3, #12]
	cmd.trajec_type = DUTY_TRAJECTORY_LSPB;
 800ab5a:	f107 0308 	add.w	r3, r7, #8
 800ab5e:	2200      	movs	r2, #0
 800ab60:	741a      	strb	r2, [r3, #16]
	cmd.modeInit_type = DUTY_MODE_INIT_QVT;
 800ab62:	f107 0308 	add.w	r3, r7, #8
 800ab66:	2201      	movs	r2, #1
 800ab68:	745a      	strb	r2, [r3, #17]
	double v_current = 0;
 800ab6a:	f04f 0300 	mov.w	r3, #0
 800ab6e:	f04f 0400 	mov.w	r4, #0
 800ab72:	e9c7 3474 	strd	r3, r4, [r7, #464]	; 0x1d0
	Trajectory_LSPB_TypeDef *lspb;
	if(speed < SHIFT_SPEED_MIN || speed > SHIFT_SPEED_MAX){
 800ab76:	463b      	mov	r3, r7
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	dd03      	ble.n	800ab86 <scaraKeyInit1+0x46>
 800ab7e:	463b      	mov	r3, r7
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	2b0e      	cmp	r3, #14
 800ab84:	dd01      	ble.n	800ab8a <scaraKeyInit1+0x4a>
		return SCARA_STATUS_ERROR_PARA;
 800ab86:	2306      	movs	r3, #6
 800ab88:	e2c0      	b.n	800b10c <scaraKeyInit1+0x5cc>
	}
	switch(key){
 800ab8a:	1dfb      	adds	r3, r7, #7
 800ab8c:	781b      	ldrb	r3, [r3, #0]
 800ab8e:	2b07      	cmp	r3, #7
 800ab90:	f200 8298 	bhi.w	800b0c4 <scaraKeyInit1+0x584>
 800ab94:	a201      	add	r2, pc, #4	; (adr r2, 800ab9c <scaraKeyInit1+0x5c>)
 800ab96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab9a:	bf00      	nop
 800ab9c:	0800abbd 	.word	0x0800abbd
 800aba0:	0800ac5f 	.word	0x0800ac5f
 800aba4:	0800ad05 	.word	0x0800ad05
 800aba8:	0800ada3 	.word	0x0800ada3
 800abac:	0800ae45 	.word	0x0800ae45
 800abb0:	0800aee3 	.word	0x0800aee3
 800abb4:	0800af85 	.word	0x0800af85
 800abb8:	0800b023 	.word	0x0800b023
		case SCARA_KEY_X_INC:{
			cmd.v_factor = 0;
 800abbc:	f107 0208 	add.w	r2, r7, #8
 800abc0:	f04f 0300 	mov.w	r3, #0
 800abc4:	f04f 0400 	mov.w	r4, #0
 800abc8:	e9c2 346a 	strd	r3, r4, [r2, #424]	; 0x1a8
			cmd.space_type = DUTY_SPACE_TASK;
 800abcc:	f107 0308 	add.w	r3, r7, #8
 800abd0:	2200      	movs	r2, #0
 800abd2:	735a      	strb	r2, [r3, #13]
			cmd.path_type = DUTY_PATH_LINE;
 800abd4:	f107 0308 	add.w	r3, r7, #8
 800abd8:	2200      	movs	r2, #0
 800abda:	739a      	strb	r2, [r3, #14]
			cmd.target_point.x 		= speed*SHIFT_KEY_S;
 800abdc:	463b      	mov	r3, r7
 800abde:	681a      	ldr	r2, [r3, #0]
 800abe0:	4613      	mov	r3, r2
 800abe2:	009b      	lsls	r3, r3, #2
 800abe4:	4413      	add	r3, r2
 800abe6:	4618      	mov	r0, r3
 800abe8:	f7f5 fc9c 	bl	8000524 <__aeabi_i2d>
 800abec:	4603      	mov	r3, r0
 800abee:	460c      	mov	r4, r1
 800abf0:	f107 0208 	add.w	r2, r7, #8
 800abf4:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
			cmd.target_point.y 		= 0;
 800abf8:	f107 0208 	add.w	r2, r7, #8
 800abfc:	f04f 0300 	mov.w	r3, #0
 800ac00:	f04f 0400 	mov.w	r4, #0
 800ac04:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
			cmd.target_point.z 		= 0;
 800ac08:	f107 0208 	add.w	r2, r7, #8
 800ac0c:	f04f 0300 	mov.w	r3, #0
 800ac10:	f04f 0400 	mov.w	r4, #0
 800ac14:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
			cmd.target_point.roll 	= 0;
 800ac18:	f107 0208 	add.w	r2, r7, #8
 800ac1c:	f04f 0300 	mov.w	r3, #0
 800ac20:	f04f 0400 	mov.w	r4, #0
 800ac24:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88
			cmd.time_total 			= 0.8 + speed*SHIFT_KEY_TIME;
 800ac28:	463b      	mov	r3, r7
 800ac2a:	6818      	ldr	r0, [r3, #0]
 800ac2c:	f7f5 fc7a 	bl	8000524 <__aeabi_i2d>
 800ac30:	f20f 43e4 	addw	r3, pc, #1252	; 0x4e4
 800ac34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac38:	f7f5 fcde 	bl	80005f8 <__aeabi_dmul>
 800ac3c:	4603      	mov	r3, r0
 800ac3e:	460c      	mov	r4, r1
 800ac40:	4618      	mov	r0, r3
 800ac42:	4621      	mov	r1, r4
 800ac44:	f20f 43d8 	addw	r3, pc, #1240	; 0x4d8
 800ac48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac4c:	f7f5 fb1e 	bl	800028c <__adddf3>
 800ac50:	4603      	mov	r3, r0
 800ac52:	460c      	mov	r4, r1
 800ac54:	f107 0208 	add.w	r2, r7, #8
 800ac58:	e9c2 3408 	strd	r3, r4, [r2, #32]
		}
		break;
 800ac5c:	e232      	b.n	800b0c4 <scaraKeyInit1+0x584>
		case SCARA_KEY_X_DEC:{
			cmd.v_factor = 0;
 800ac5e:	f107 0208 	add.w	r2, r7, #8
 800ac62:	f04f 0300 	mov.w	r3, #0
 800ac66:	f04f 0400 	mov.w	r4, #0
 800ac6a:	e9c2 346a 	strd	r3, r4, [r2, #424]	; 0x1a8
			cmd.space_type = DUTY_SPACE_TASK;
 800ac6e:	f107 0308 	add.w	r3, r7, #8
 800ac72:	2200      	movs	r2, #0
 800ac74:	735a      	strb	r2, [r3, #13]
			cmd.path_type = DUTY_PATH_LINE;
 800ac76:	f107 0308 	add.w	r3, r7, #8
 800ac7a:	2200      	movs	r2, #0
 800ac7c:	739a      	strb	r2, [r3, #14]
			cmd.target_point.x 		= -speed*SHIFT_KEY_S;
 800ac7e:	463b      	mov	r3, r7
 800ac80:	681a      	ldr	r2, [r3, #0]
 800ac82:	4613      	mov	r3, r2
 800ac84:	079b      	lsls	r3, r3, #30
 800ac86:	1a9b      	subs	r3, r3, r2
 800ac88:	009b      	lsls	r3, r3, #2
 800ac8a:	1a9b      	subs	r3, r3, r2
 800ac8c:	4618      	mov	r0, r3
 800ac8e:	f7f5 fc49 	bl	8000524 <__aeabi_i2d>
 800ac92:	4603      	mov	r3, r0
 800ac94:	460c      	mov	r4, r1
 800ac96:	f107 0208 	add.w	r2, r7, #8
 800ac9a:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
			cmd.target_point.y 		= 0;
 800ac9e:	f107 0208 	add.w	r2, r7, #8
 800aca2:	f04f 0300 	mov.w	r3, #0
 800aca6:	f04f 0400 	mov.w	r4, #0
 800acaa:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
			cmd.target_point.z 		= 0;
 800acae:	f107 0208 	add.w	r2, r7, #8
 800acb2:	f04f 0300 	mov.w	r3, #0
 800acb6:	f04f 0400 	mov.w	r4, #0
 800acba:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
			cmd.target_point.roll 	= 0;
 800acbe:	f107 0208 	add.w	r2, r7, #8
 800acc2:	f04f 0300 	mov.w	r3, #0
 800acc6:	f04f 0400 	mov.w	r4, #0
 800acca:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88
			cmd.time_total 			= 0.8 + speed*SHIFT_KEY_TIME;
 800acce:	463b      	mov	r3, r7
 800acd0:	6818      	ldr	r0, [r3, #0]
 800acd2:	f7f5 fc27 	bl	8000524 <__aeabi_i2d>
 800acd6:	f20f 4340 	addw	r3, pc, #1088	; 0x440
 800acda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acde:	f7f5 fc8b 	bl	80005f8 <__aeabi_dmul>
 800ace2:	4603      	mov	r3, r0
 800ace4:	460c      	mov	r4, r1
 800ace6:	4618      	mov	r0, r3
 800ace8:	4621      	mov	r1, r4
 800acea:	f20f 4334 	addw	r3, pc, #1076	; 0x434
 800acee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acf2:	f7f5 facb 	bl	800028c <__adddf3>
 800acf6:	4603      	mov	r3, r0
 800acf8:	460c      	mov	r4, r1
 800acfa:	f107 0208 	add.w	r2, r7, #8
 800acfe:	e9c2 3408 	strd	r3, r4, [r2, #32]
		}
		break;
 800ad02:	e1df      	b.n	800b0c4 <scaraKeyInit1+0x584>
		case SCARA_KEY_Y_INC:{
			cmd.v_factor = 0;
 800ad04:	f107 0208 	add.w	r2, r7, #8
 800ad08:	f04f 0300 	mov.w	r3, #0
 800ad0c:	f04f 0400 	mov.w	r4, #0
 800ad10:	e9c2 346a 	strd	r3, r4, [r2, #424]	; 0x1a8
			cmd.space_type = DUTY_SPACE_TASK;
 800ad14:	f107 0308 	add.w	r3, r7, #8
 800ad18:	2200      	movs	r2, #0
 800ad1a:	735a      	strb	r2, [r3, #13]
			cmd.path_type = DUTY_PATH_LINE;
 800ad1c:	f107 0308 	add.w	r3, r7, #8
 800ad20:	2200      	movs	r2, #0
 800ad22:	739a      	strb	r2, [r3, #14]
			cmd.target_point.x 		= 0;
 800ad24:	f107 0208 	add.w	r2, r7, #8
 800ad28:	f04f 0300 	mov.w	r3, #0
 800ad2c:	f04f 0400 	mov.w	r4, #0
 800ad30:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
			cmd.target_point.y 		= speed*SHIFT_KEY_S;
 800ad34:	463b      	mov	r3, r7
 800ad36:	681a      	ldr	r2, [r3, #0]
 800ad38:	4613      	mov	r3, r2
 800ad3a:	009b      	lsls	r3, r3, #2
 800ad3c:	4413      	add	r3, r2
 800ad3e:	4618      	mov	r0, r3
 800ad40:	f7f5 fbf0 	bl	8000524 <__aeabi_i2d>
 800ad44:	4603      	mov	r3, r0
 800ad46:	460c      	mov	r4, r1
 800ad48:	f107 0208 	add.w	r2, r7, #8
 800ad4c:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
			cmd.target_point.z 		= 0;
 800ad50:	f107 0208 	add.w	r2, r7, #8
 800ad54:	f04f 0300 	mov.w	r3, #0
 800ad58:	f04f 0400 	mov.w	r4, #0
 800ad5c:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
			cmd.target_point.roll 	= 0;
 800ad60:	f107 0208 	add.w	r2, r7, #8
 800ad64:	f04f 0300 	mov.w	r3, #0
 800ad68:	f04f 0400 	mov.w	r4, #0
 800ad6c:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88
			cmd.time_total 			= 0.8 + speed*SHIFT_KEY_TIME;
 800ad70:	463b      	mov	r3, r7
 800ad72:	6818      	ldr	r0, [r3, #0]
 800ad74:	f7f5 fbd6 	bl	8000524 <__aeabi_i2d>
 800ad78:	a3e7      	add	r3, pc, #924	; (adr r3, 800b118 <scaraKeyInit1+0x5d8>)
 800ad7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad7e:	f7f5 fc3b 	bl	80005f8 <__aeabi_dmul>
 800ad82:	4603      	mov	r3, r0
 800ad84:	460c      	mov	r4, r1
 800ad86:	4618      	mov	r0, r3
 800ad88:	4621      	mov	r1, r4
 800ad8a:	a3e5      	add	r3, pc, #916	; (adr r3, 800b120 <scaraKeyInit1+0x5e0>)
 800ad8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad90:	f7f5 fa7c 	bl	800028c <__adddf3>
 800ad94:	4603      	mov	r3, r0
 800ad96:	460c      	mov	r4, r1
 800ad98:	f107 0208 	add.w	r2, r7, #8
 800ad9c:	e9c2 3408 	strd	r3, r4, [r2, #32]
		}
		break;
 800ada0:	e190      	b.n	800b0c4 <scaraKeyInit1+0x584>

		case SCARA_KEY_Y_DEC:{
			cmd.v_factor = 0;
 800ada2:	f107 0208 	add.w	r2, r7, #8
 800ada6:	f04f 0300 	mov.w	r3, #0
 800adaa:	f04f 0400 	mov.w	r4, #0
 800adae:	e9c2 346a 	strd	r3, r4, [r2, #424]	; 0x1a8
			cmd.space_type = DUTY_SPACE_TASK;
 800adb2:	f107 0308 	add.w	r3, r7, #8
 800adb6:	2200      	movs	r2, #0
 800adb8:	735a      	strb	r2, [r3, #13]
			cmd.path_type = DUTY_PATH_LINE;
 800adba:	f107 0308 	add.w	r3, r7, #8
 800adbe:	2200      	movs	r2, #0
 800adc0:	739a      	strb	r2, [r3, #14]
			cmd.target_point.x 		= 0;
 800adc2:	f107 0208 	add.w	r2, r7, #8
 800adc6:	f04f 0300 	mov.w	r3, #0
 800adca:	f04f 0400 	mov.w	r4, #0
 800adce:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
			cmd.target_point.y 		= -speed*SHIFT_KEY_S;
 800add2:	463b      	mov	r3, r7
 800add4:	681a      	ldr	r2, [r3, #0]
 800add6:	4613      	mov	r3, r2
 800add8:	079b      	lsls	r3, r3, #30
 800adda:	1a9b      	subs	r3, r3, r2
 800addc:	009b      	lsls	r3, r3, #2
 800adde:	1a9b      	subs	r3, r3, r2
 800ade0:	4618      	mov	r0, r3
 800ade2:	f7f5 fb9f 	bl	8000524 <__aeabi_i2d>
 800ade6:	4603      	mov	r3, r0
 800ade8:	460c      	mov	r4, r1
 800adea:	f107 0208 	add.w	r2, r7, #8
 800adee:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
			cmd.target_point.z 		= 0;
 800adf2:	f107 0208 	add.w	r2, r7, #8
 800adf6:	f04f 0300 	mov.w	r3, #0
 800adfa:	f04f 0400 	mov.w	r4, #0
 800adfe:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
			cmd.target_point.roll 	= 0;
 800ae02:	f107 0208 	add.w	r2, r7, #8
 800ae06:	f04f 0300 	mov.w	r3, #0
 800ae0a:	f04f 0400 	mov.w	r4, #0
 800ae0e:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88
			cmd.time_total 			= 0.8 + speed*SHIFT_KEY_TIME;
 800ae12:	463b      	mov	r3, r7
 800ae14:	6818      	ldr	r0, [r3, #0]
 800ae16:	f7f5 fb85 	bl	8000524 <__aeabi_i2d>
 800ae1a:	a3bf      	add	r3, pc, #764	; (adr r3, 800b118 <scaraKeyInit1+0x5d8>)
 800ae1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae20:	f7f5 fbea 	bl	80005f8 <__aeabi_dmul>
 800ae24:	4603      	mov	r3, r0
 800ae26:	460c      	mov	r4, r1
 800ae28:	4618      	mov	r0, r3
 800ae2a:	4621      	mov	r1, r4
 800ae2c:	a3bc      	add	r3, pc, #752	; (adr r3, 800b120 <scaraKeyInit1+0x5e0>)
 800ae2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae32:	f7f5 fa2b 	bl	800028c <__adddf3>
 800ae36:	4603      	mov	r3, r0
 800ae38:	460c      	mov	r4, r1
 800ae3a:	f107 0208 	add.w	r2, r7, #8
 800ae3e:	e9c2 3408 	strd	r3, r4, [r2, #32]
		}
		break;
 800ae42:	e13f      	b.n	800b0c4 <scaraKeyInit1+0x584>
		case SCARA_KEY_Z_INC:{
			cmd.v_factor = 0;
 800ae44:	f107 0208 	add.w	r2, r7, #8
 800ae48:	f04f 0300 	mov.w	r3, #0
 800ae4c:	f04f 0400 	mov.w	r4, #0
 800ae50:	e9c2 346a 	strd	r3, r4, [r2, #424]	; 0x1a8
			cmd.space_type = DUTY_SPACE_TASK;
 800ae54:	f107 0308 	add.w	r3, r7, #8
 800ae58:	2200      	movs	r2, #0
 800ae5a:	735a      	strb	r2, [r3, #13]
			cmd.path_type = DUTY_PATH_LINE;
 800ae5c:	f107 0308 	add.w	r3, r7, #8
 800ae60:	2200      	movs	r2, #0
 800ae62:	739a      	strb	r2, [r3, #14]
			cmd.target_point.x 		= 0;
 800ae64:	f107 0208 	add.w	r2, r7, #8
 800ae68:	f04f 0300 	mov.w	r3, #0
 800ae6c:	f04f 0400 	mov.w	r4, #0
 800ae70:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
			cmd.target_point.y 		= 0;
 800ae74:	f107 0208 	add.w	r2, r7, #8
 800ae78:	f04f 0300 	mov.w	r3, #0
 800ae7c:	f04f 0400 	mov.w	r4, #0
 800ae80:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
			cmd.target_point.z 		= speed*SHIFT_KEY_S;
 800ae84:	463b      	mov	r3, r7
 800ae86:	681a      	ldr	r2, [r3, #0]
 800ae88:	4613      	mov	r3, r2
 800ae8a:	009b      	lsls	r3, r3, #2
 800ae8c:	4413      	add	r3, r2
 800ae8e:	4618      	mov	r0, r3
 800ae90:	f7f5 fb48 	bl	8000524 <__aeabi_i2d>
 800ae94:	4603      	mov	r3, r0
 800ae96:	460c      	mov	r4, r1
 800ae98:	f107 0208 	add.w	r2, r7, #8
 800ae9c:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
			cmd.target_point.roll 	= 0;
 800aea0:	f107 0208 	add.w	r2, r7, #8
 800aea4:	f04f 0300 	mov.w	r3, #0
 800aea8:	f04f 0400 	mov.w	r4, #0
 800aeac:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88
			cmd.time_total 			= 0.8 + speed*SHIFT_KEY_TIME;
 800aeb0:	463b      	mov	r3, r7
 800aeb2:	6818      	ldr	r0, [r3, #0]
 800aeb4:	f7f5 fb36 	bl	8000524 <__aeabi_i2d>
 800aeb8:	a397      	add	r3, pc, #604	; (adr r3, 800b118 <scaraKeyInit1+0x5d8>)
 800aeba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aebe:	f7f5 fb9b 	bl	80005f8 <__aeabi_dmul>
 800aec2:	4603      	mov	r3, r0
 800aec4:	460c      	mov	r4, r1
 800aec6:	4618      	mov	r0, r3
 800aec8:	4621      	mov	r1, r4
 800aeca:	a395      	add	r3, pc, #596	; (adr r3, 800b120 <scaraKeyInit1+0x5e0>)
 800aecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aed0:	f7f5 f9dc 	bl	800028c <__adddf3>
 800aed4:	4603      	mov	r3, r0
 800aed6:	460c      	mov	r4, r1
 800aed8:	f107 0208 	add.w	r2, r7, #8
 800aedc:	e9c2 3408 	strd	r3, r4, [r2, #32]
		}
		break;
 800aee0:	e0f0      	b.n	800b0c4 <scaraKeyInit1+0x584>
		case SCARA_KEY_Z_DEC:{
			cmd.v_factor = 0;
 800aee2:	f107 0208 	add.w	r2, r7, #8
 800aee6:	f04f 0300 	mov.w	r3, #0
 800aeea:	f04f 0400 	mov.w	r4, #0
 800aeee:	e9c2 346a 	strd	r3, r4, [r2, #424]	; 0x1a8
			cmd.space_type = DUTY_SPACE_TASK;
 800aef2:	f107 0308 	add.w	r3, r7, #8
 800aef6:	2200      	movs	r2, #0
 800aef8:	735a      	strb	r2, [r3, #13]
			cmd.path_type = DUTY_PATH_LINE;
 800aefa:	f107 0308 	add.w	r3, r7, #8
 800aefe:	2200      	movs	r2, #0
 800af00:	739a      	strb	r2, [r3, #14]
			cmd.target_point.x 		= 0;
 800af02:	f107 0208 	add.w	r2, r7, #8
 800af06:	f04f 0300 	mov.w	r3, #0
 800af0a:	f04f 0400 	mov.w	r4, #0
 800af0e:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
			cmd.target_point.y 		= 0;
 800af12:	f107 0208 	add.w	r2, r7, #8
 800af16:	f04f 0300 	mov.w	r3, #0
 800af1a:	f04f 0400 	mov.w	r4, #0
 800af1e:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
			cmd.target_point.z 		= -speed*SHIFT_KEY_S;
 800af22:	463b      	mov	r3, r7
 800af24:	681a      	ldr	r2, [r3, #0]
 800af26:	4613      	mov	r3, r2
 800af28:	079b      	lsls	r3, r3, #30
 800af2a:	1a9b      	subs	r3, r3, r2
 800af2c:	009b      	lsls	r3, r3, #2
 800af2e:	1a9b      	subs	r3, r3, r2
 800af30:	4618      	mov	r0, r3
 800af32:	f7f5 faf7 	bl	8000524 <__aeabi_i2d>
 800af36:	4603      	mov	r3, r0
 800af38:	460c      	mov	r4, r1
 800af3a:	f107 0208 	add.w	r2, r7, #8
 800af3e:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
			cmd.target_point.roll 	= 0;
 800af42:	f107 0208 	add.w	r2, r7, #8
 800af46:	f04f 0300 	mov.w	r3, #0
 800af4a:	f04f 0400 	mov.w	r4, #0
 800af4e:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88
			cmd.time_total 			= 0.8 + speed*SHIFT_KEY_TIME;
 800af52:	463b      	mov	r3, r7
 800af54:	6818      	ldr	r0, [r3, #0]
 800af56:	f7f5 fae5 	bl	8000524 <__aeabi_i2d>
 800af5a:	a36f      	add	r3, pc, #444	; (adr r3, 800b118 <scaraKeyInit1+0x5d8>)
 800af5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af60:	f7f5 fb4a 	bl	80005f8 <__aeabi_dmul>
 800af64:	4603      	mov	r3, r0
 800af66:	460c      	mov	r4, r1
 800af68:	4618      	mov	r0, r3
 800af6a:	4621      	mov	r1, r4
 800af6c:	a36c      	add	r3, pc, #432	; (adr r3, 800b120 <scaraKeyInit1+0x5e0>)
 800af6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af72:	f7f5 f98b 	bl	800028c <__adddf3>
 800af76:	4603      	mov	r3, r0
 800af78:	460c      	mov	r4, r1
 800af7a:	f107 0208 	add.w	r2, r7, #8
 800af7e:	e9c2 3408 	strd	r3, r4, [r2, #32]
		}
		break;
 800af82:	e09f      	b.n	800b0c4 <scaraKeyInit1+0x584>
		case SCARA_KEY_ROLL_INC:{
			cmd.v_factor = 0;
 800af84:	f107 0208 	add.w	r2, r7, #8
 800af88:	f04f 0300 	mov.w	r3, #0
 800af8c:	f04f 0400 	mov.w	r4, #0
 800af90:	e9c2 346a 	strd	r3, r4, [r2, #424]	; 0x1a8
			cmd.space_type = DUTY_SPACE_TASK;
 800af94:	f107 0308 	add.w	r3, r7, #8
 800af98:	2200      	movs	r2, #0
 800af9a:	735a      	strb	r2, [r3, #13]
			cmd.path_type = DUTY_PATH_LINE;
 800af9c:	f107 0308 	add.w	r3, r7, #8
 800afa0:	2200      	movs	r2, #0
 800afa2:	739a      	strb	r2, [r3, #14]
			cmd.target_point.x 		= 0;
 800afa4:	f107 0208 	add.w	r2, r7, #8
 800afa8:	f04f 0300 	mov.w	r3, #0
 800afac:	f04f 0400 	mov.w	r4, #0
 800afb0:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
			cmd.target_point.y 		= 0;
 800afb4:	f107 0208 	add.w	r2, r7, #8
 800afb8:	f04f 0300 	mov.w	r3, #0
 800afbc:	f04f 0400 	mov.w	r4, #0
 800afc0:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
			cmd.target_point.z 		= 0;
 800afc4:	f107 0208 	add.w	r2, r7, #8
 800afc8:	f04f 0300 	mov.w	r3, #0
 800afcc:	f04f 0400 	mov.w	r4, #0
 800afd0:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
			cmd.target_point.roll 	= speed*SHIFT_KEY_S;
 800afd4:	463b      	mov	r3, r7
 800afd6:	681a      	ldr	r2, [r3, #0]
 800afd8:	4613      	mov	r3, r2
 800afda:	009b      	lsls	r3, r3, #2
 800afdc:	4413      	add	r3, r2
 800afde:	4618      	mov	r0, r3
 800afe0:	f7f5 faa0 	bl	8000524 <__aeabi_i2d>
 800afe4:	4603      	mov	r3, r0
 800afe6:	460c      	mov	r4, r1
 800afe8:	f107 0208 	add.w	r2, r7, #8
 800afec:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88
			cmd.time_total 			= 0.8 + speed*SHIFT_KEY_TIME;
 800aff0:	463b      	mov	r3, r7
 800aff2:	6818      	ldr	r0, [r3, #0]
 800aff4:	f7f5 fa96 	bl	8000524 <__aeabi_i2d>
 800aff8:	a347      	add	r3, pc, #284	; (adr r3, 800b118 <scaraKeyInit1+0x5d8>)
 800affa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800affe:	f7f5 fafb 	bl	80005f8 <__aeabi_dmul>
 800b002:	4603      	mov	r3, r0
 800b004:	460c      	mov	r4, r1
 800b006:	4618      	mov	r0, r3
 800b008:	4621      	mov	r1, r4
 800b00a:	a345      	add	r3, pc, #276	; (adr r3, 800b120 <scaraKeyInit1+0x5e0>)
 800b00c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b010:	f7f5 f93c 	bl	800028c <__adddf3>
 800b014:	4603      	mov	r3, r0
 800b016:	460c      	mov	r4, r1
 800b018:	f107 0208 	add.w	r2, r7, #8
 800b01c:	e9c2 3408 	strd	r3, r4, [r2, #32]
		}
		break;
 800b020:	e050      	b.n	800b0c4 <scaraKeyInit1+0x584>
		case SCARA_KEY_ROLL_DEC:{
			cmd.v_factor = 0;
 800b022:	f107 0208 	add.w	r2, r7, #8
 800b026:	f04f 0300 	mov.w	r3, #0
 800b02a:	f04f 0400 	mov.w	r4, #0
 800b02e:	e9c2 346a 	strd	r3, r4, [r2, #424]	; 0x1a8
			cmd.space_type = DUTY_SPACE_TASK;
 800b032:	f107 0308 	add.w	r3, r7, #8
 800b036:	2200      	movs	r2, #0
 800b038:	735a      	strb	r2, [r3, #13]
			cmd.path_type = DUTY_PATH_LINE;
 800b03a:	f107 0308 	add.w	r3, r7, #8
 800b03e:	2200      	movs	r2, #0
 800b040:	739a      	strb	r2, [r3, #14]
			cmd.target_point.x 		= 0;
 800b042:	f107 0208 	add.w	r2, r7, #8
 800b046:	f04f 0300 	mov.w	r3, #0
 800b04a:	f04f 0400 	mov.w	r4, #0
 800b04e:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
			cmd.target_point.y 		= 0;
 800b052:	f107 0208 	add.w	r2, r7, #8
 800b056:	f04f 0300 	mov.w	r3, #0
 800b05a:	f04f 0400 	mov.w	r4, #0
 800b05e:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
			cmd.target_point.z 		= 0;
 800b062:	f107 0208 	add.w	r2, r7, #8
 800b066:	f04f 0300 	mov.w	r3, #0
 800b06a:	f04f 0400 	mov.w	r4, #0
 800b06e:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
			cmd.target_point.roll 	= -speed*SHIFT_KEY_S;
 800b072:	463b      	mov	r3, r7
 800b074:	681a      	ldr	r2, [r3, #0]
 800b076:	4613      	mov	r3, r2
 800b078:	079b      	lsls	r3, r3, #30
 800b07a:	1a9b      	subs	r3, r3, r2
 800b07c:	009b      	lsls	r3, r3, #2
 800b07e:	1a9b      	subs	r3, r3, r2
 800b080:	4618      	mov	r0, r3
 800b082:	f7f5 fa4f 	bl	8000524 <__aeabi_i2d>
 800b086:	4603      	mov	r3, r0
 800b088:	460c      	mov	r4, r1
 800b08a:	f107 0208 	add.w	r2, r7, #8
 800b08e:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88
			cmd.time_total 			= 0.8 + speed*SHIFT_KEY_TIME;
 800b092:	463b      	mov	r3, r7
 800b094:	6818      	ldr	r0, [r3, #0]
 800b096:	f7f5 fa45 	bl	8000524 <__aeabi_i2d>
 800b09a:	a31f      	add	r3, pc, #124	; (adr r3, 800b118 <scaraKeyInit1+0x5d8>)
 800b09c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0a0:	f7f5 faaa 	bl	80005f8 <__aeabi_dmul>
 800b0a4:	4603      	mov	r3, r0
 800b0a6:	460c      	mov	r4, r1
 800b0a8:	4618      	mov	r0, r3
 800b0aa:	4621      	mov	r1, r4
 800b0ac:	a31c      	add	r3, pc, #112	; (adr r3, 800b120 <scaraKeyInit1+0x5e0>)
 800b0ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0b2:	f7f5 f8eb 	bl	800028c <__adddf3>
 800b0b6:	4603      	mov	r3, r0
 800b0b8:	460c      	mov	r4, r1
 800b0ba:	f107 0208 	add.w	r2, r7, #8
 800b0be:	e9c2 3408 	strd	r3, r4, [r2, #32]
		}
		break;
 800b0c2:	bf00      	nop
	}

	status = scaraInitDuty(cmd);
 800b0c4:	f107 0408 	add.w	r4, r7, #8
 800b0c8:	4668      	mov	r0, sp
 800b0ca:	f104 0310 	add.w	r3, r4, #16
 800b0ce:	f44f 72d8 	mov.w	r2, #432	; 0x1b0
 800b0d2:	4619      	mov	r1, r3
 800b0d4:	f00a ff2a 	bl	8015f2c <memcpy>
 800b0d8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800b0dc:	f7fa fb18 	bl	8005710 <scaraInitDuty>
 800b0e0:	4603      	mov	r3, r0
 800b0e2:	f887 31cf 	strb.w	r3, [r7, #463]	; 0x1cf
	if (status == SCARA_STATUS_OK) {
 800b0e6:	f897 31cf 	ldrb.w	r3, [r7, #463]	; 0x1cf
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d10b      	bne.n	800b106 <scaraKeyInit1+0x5c6>
		status = scaraTestDuty();
 800b0ee:	f7ff faff 	bl	800a6f0 <scaraTestDuty>
 800b0f2:	4603      	mov	r3, r0
 800b0f4:	f887 31cf 	strb.w	r3, [r7, #463]	; 0x1cf
		if (status != SCARA_STATUS_OK) {
 800b0f8:	f897 31cf 	ldrb.w	r3, [r7, #463]	; 0x1cf
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d005      	beq.n	800b10c <scaraKeyInit1+0x5cc>
			return status;
 800b100:	f897 31cf 	ldrb.w	r3, [r7, #463]	; 0x1cf
 800b104:	e002      	b.n	800b10c <scaraKeyInit1+0x5cc>
		// tinh lai run time so vs v hien tai
//		*(runtime) = (v_current - lspb->v0)/(lspb->a_design);
//		scaraFlowDuty(*runtime, &positionKeyInit, positionCurrent);
//		return status;
	} else {
		return status;
 800b106:	f897 31cf 	ldrb.w	r3, [r7, #463]	; 0x1cf
 800b10a:	e7ff      	b.n	800b10c <scaraKeyInit1+0x5cc>
	}
}
 800b10c:	4618      	mov	r0, r3
 800b10e:	f507 77ee 	add.w	r7, r7, #476	; 0x1dc
 800b112:	46bd      	mov	sp, r7
 800b114:	bd90      	pop	{r4, r7, pc}
 800b116:	bf00      	nop
 800b118:	9999999a 	.word	0x9999999a
 800b11c:	3fa99999 	.word	0x3fa99999
 800b120:	9999999a 	.word	0x9999999a
 800b124:	3fe99999 	.word	0x3fe99999

0800b128 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b082      	sub	sp, #8
 800b12c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b12e:	2300      	movs	r3, #0
 800b130:	607b      	str	r3, [r7, #4]
 800b132:	4b12      	ldr	r3, [pc, #72]	; (800b17c <HAL_MspInit+0x54>)
 800b134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b136:	4a11      	ldr	r2, [pc, #68]	; (800b17c <HAL_MspInit+0x54>)
 800b138:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b13c:	6453      	str	r3, [r2, #68]	; 0x44
 800b13e:	4b0f      	ldr	r3, [pc, #60]	; (800b17c <HAL_MspInit+0x54>)
 800b140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b142:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b146:	607b      	str	r3, [r7, #4]
 800b148:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800b14a:	2300      	movs	r3, #0
 800b14c:	603b      	str	r3, [r7, #0]
 800b14e:	4b0b      	ldr	r3, [pc, #44]	; (800b17c <HAL_MspInit+0x54>)
 800b150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b152:	4a0a      	ldr	r2, [pc, #40]	; (800b17c <HAL_MspInit+0x54>)
 800b154:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b158:	6413      	str	r3, [r2, #64]	; 0x40
 800b15a:	4b08      	ldr	r3, [pc, #32]	; (800b17c <HAL_MspInit+0x54>)
 800b15c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b15e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b162:	603b      	str	r3, [r7, #0]
 800b164:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800b166:	2200      	movs	r2, #0
 800b168:	210f      	movs	r1, #15
 800b16a:	f06f 0001 	mvn.w	r0, #1
 800b16e:	f000 fbe7 	bl	800b940 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800b172:	bf00      	nop
 800b174:	3708      	adds	r7, #8
 800b176:	46bd      	mov	sp, r7
 800b178:	bd80      	pop	{r7, pc}
 800b17a:	bf00      	nop
 800b17c:	40023800 	.word	0x40023800

0800b180 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800b180:	b580      	push	{r7, lr}
 800b182:	b08c      	sub	sp, #48	; 0x30
 800b184:	af00      	add	r7, sp, #0
 800b186:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800b188:	2300      	movs	r3, #0
 800b18a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800b18c:	2300      	movs	r3, #0
 800b18e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 800b190:	2200      	movs	r2, #0
 800b192:	6879      	ldr	r1, [r7, #4]
 800b194:	2036      	movs	r0, #54	; 0x36
 800b196:	f000 fbd3 	bl	800b940 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800b19a:	2036      	movs	r0, #54	; 0x36
 800b19c:	f000 fbec 	bl	800b978 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	60fb      	str	r3, [r7, #12]
 800b1a4:	4b1f      	ldr	r3, [pc, #124]	; (800b224 <HAL_InitTick+0xa4>)
 800b1a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1a8:	4a1e      	ldr	r2, [pc, #120]	; (800b224 <HAL_InitTick+0xa4>)
 800b1aa:	f043 0310 	orr.w	r3, r3, #16
 800b1ae:	6413      	str	r3, [r2, #64]	; 0x40
 800b1b0:	4b1c      	ldr	r3, [pc, #112]	; (800b224 <HAL_InitTick+0xa4>)
 800b1b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1b4:	f003 0310 	and.w	r3, r3, #16
 800b1b8:	60fb      	str	r3, [r7, #12]
 800b1ba:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800b1bc:	f107 0210 	add.w	r2, r7, #16
 800b1c0:	f107 0314 	add.w	r3, r7, #20
 800b1c4:	4611      	mov	r1, r2
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	f002 ff72 	bl	800e0b0 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800b1cc:	f002 ff48 	bl	800e060 <HAL_RCC_GetPCLK1Freq>
 800b1d0:	4603      	mov	r3, r0
 800b1d2:	005b      	lsls	r3, r3, #1
 800b1d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800b1d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b1d8:	4a13      	ldr	r2, [pc, #76]	; (800b228 <HAL_InitTick+0xa8>)
 800b1da:	fba2 2303 	umull	r2, r3, r2, r3
 800b1de:	0c9b      	lsrs	r3, r3, #18
 800b1e0:	3b01      	subs	r3, #1
 800b1e2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800b1e4:	4b11      	ldr	r3, [pc, #68]	; (800b22c <HAL_InitTick+0xac>)
 800b1e6:	4a12      	ldr	r2, [pc, #72]	; (800b230 <HAL_InitTick+0xb0>)
 800b1e8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800b1ea:	4b10      	ldr	r3, [pc, #64]	; (800b22c <HAL_InitTick+0xac>)
 800b1ec:	f240 32e7 	movw	r2, #999	; 0x3e7
 800b1f0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800b1f2:	4a0e      	ldr	r2, [pc, #56]	; (800b22c <HAL_InitTick+0xac>)
 800b1f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1f6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800b1f8:	4b0c      	ldr	r3, [pc, #48]	; (800b22c <HAL_InitTick+0xac>)
 800b1fa:	2200      	movs	r2, #0
 800b1fc:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b1fe:	4b0b      	ldr	r3, [pc, #44]	; (800b22c <HAL_InitTick+0xac>)
 800b200:	2200      	movs	r2, #0
 800b202:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800b204:	4809      	ldr	r0, [pc, #36]	; (800b22c <HAL_InitTick+0xac>)
 800b206:	f002 ff85 	bl	800e114 <HAL_TIM_Base_Init>
 800b20a:	4603      	mov	r3, r0
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d104      	bne.n	800b21a <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800b210:	4806      	ldr	r0, [pc, #24]	; (800b22c <HAL_InitTick+0xac>)
 800b212:	f002 ffce 	bl	800e1b2 <HAL_TIM_Base_Start_IT>
 800b216:	4603      	mov	r3, r0
 800b218:	e000      	b.n	800b21c <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 800b21a:	2301      	movs	r3, #1
}
 800b21c:	4618      	mov	r0, r3
 800b21e:	3730      	adds	r7, #48	; 0x30
 800b220:	46bd      	mov	sp, r7
 800b222:	bd80      	pop	{r7, pc}
 800b224:	40023800 	.word	0x40023800
 800b228:	431bde83 	.word	0x431bde83
 800b22c:	2000bb28 	.word	0x2000bb28
 800b230:	40001000 	.word	0x40001000

0800b234 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800b234:	b480      	push	{r7}
 800b236:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800b238:	bf00      	nop
 800b23a:	46bd      	mov	sp, r7
 800b23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b240:	4770      	bx	lr
	...

0800b244 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800b244:	b580      	push	{r7, lr}
 800b246:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  LOG_REPORT("ic.c: HARDFAULT ERROR", __LINE__);
 800b248:	2162      	movs	r1, #98	; 0x62
 800b24a:	4802      	ldr	r0, [pc, #8]	; (800b254 <HardFault_Handler+0x10>)
 800b24c:	f7f6 fe22 	bl	8001e94 <LOG_REPORT>
 800b250:	e7fa      	b.n	800b248 <HardFault_Handler+0x4>
 800b252:	bf00      	nop
 800b254:	0801b638 	.word	0x0801b638

0800b258 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800b258:	b580      	push	{r7, lr}
 800b25a:	af00      	add	r7, sp, #0

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
	  LOG_REPORT("ic.c: MEMORY ERROR", __LINE__);
 800b25c:	2172      	movs	r1, #114	; 0x72
 800b25e:	4802      	ldr	r0, [pc, #8]	; (800b268 <MemManage_Handler+0x10>)
 800b260:	f7f6 fe18 	bl	8001e94 <LOG_REPORT>
 800b264:	e7fa      	b.n	800b25c <MemManage_Handler+0x4>
 800b266:	bf00      	nop
 800b268:	0801b650 	.word	0x0801b650

0800b26c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	af00      	add	r7, sp, #0

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_BusFault_IRQn 0 */
	  LOG_REPORT("ic.c: BUS ERROR", __LINE__);
 800b270:	2182      	movs	r1, #130	; 0x82
 800b272:	4802      	ldr	r0, [pc, #8]	; (800b27c <BusFault_Handler+0x10>)
 800b274:	f7f6 fe0e 	bl	8001e94 <LOG_REPORT>
 800b278:	e7fa      	b.n	800b270 <BusFault_Handler+0x4>
 800b27a:	bf00      	nop
 800b27c:	0801b664 	.word	0x0801b664

0800b280 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800b280:	b480      	push	{r7}
 800b282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800b284:	e7fe      	b.n	800b284 <UsageFault_Handler+0x4>

0800b286 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800b286:	b480      	push	{r7}
 800b288:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800b28a:	bf00      	nop
 800b28c:	46bd      	mov	sp, r7
 800b28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b292:	4770      	bx	lr

0800b294 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800b294:	b580      	push	{r7, lr}
 800b296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 800b298:	4802      	ldr	r0, [pc, #8]	; (800b2a4 <DMA1_Stream4_IRQHandler+0x10>)
 800b29a:	f000 fca3 	bl	800bbe4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800b29e:	bf00      	nop
 800b2a0:	bd80      	pop	{r7, pc}
 800b2a2:	bf00      	nop
 800b2a4:	2000bc28 	.word	0x2000bc28

0800b2a8 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800b2a8:	b580      	push	{r7, lr}
 800b2aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800b2ac:	4802      	ldr	r0, [pc, #8]	; (800b2b8 <UART4_IRQHandler+0x10>)
 800b2ae:	f003 fc0f 	bl	800ead0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800b2b2:	bf00      	nop
 800b2b4:	bd80      	pop	{r7, pc}
 800b2b6:	bf00      	nop
 800b2b8:	2000bbe8 	.word	0x2000bbe8

0800b2bc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800b2bc:	b580      	push	{r7, lr}
 800b2be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800b2c0:	4802      	ldr	r0, [pc, #8]	; (800b2cc <TIM6_DAC_IRQHandler+0x10>)
 800b2c2:	f002 ff9a 	bl	800e1fa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800b2c6:	bf00      	nop
 800b2c8:	bd80      	pop	{r7, pc}
 800b2ca:	bf00      	nop
 800b2cc:	2000bb28 	.word	0x2000bb28

0800b2d0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800b2d0:	b580      	push	{r7, lr}
 800b2d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
	osSignalSet(defaultTaskHandle, 0x01);
 800b2d4:	4b05      	ldr	r3, [pc, #20]	; (800b2ec <TIM7_IRQHandler+0x1c>)
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	2101      	movs	r1, #1
 800b2da:	4618      	mov	r0, r3
 800b2dc:	f007 fadc 	bl	8012898 <osSignalSet>
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800b2e0:	4803      	ldr	r0, [pc, #12]	; (800b2f0 <TIM7_IRQHandler+0x20>)
 800b2e2:	f002 ff8a 	bl	800e1fa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */
  /* USER CODE END TIM7_IRQn 1 */
}
 800b2e6:	bf00      	nop
 800b2e8:	bd80      	pop	{r7, pc}
 800b2ea:	bf00      	nop
 800b2ec:	2000ac5c 	.word	0x2000ac5c
 800b2f0:	2000bba8 	.word	0x2000bba8

0800b2f4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800b2f4:	b580      	push	{r7, lr}
 800b2f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800b2f8:	4802      	ldr	r0, [pc, #8]	; (800b304 <OTG_FS_IRQHandler+0x10>)
 800b2fa:	f001 fa43 	bl	800c784 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800b2fe:	bf00      	nop
 800b300:	bd80      	pop	{r7, pc}
 800b302:	bf00      	nop
 800b304:	2000c564 	.word	0x2000c564

0800b308 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800b308:	b580      	push	{r7, lr}
 800b30a:	b084      	sub	sp, #16
 800b30c:	af00      	add	r7, sp, #0
 800b30e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800b310:	4b11      	ldr	r3, [pc, #68]	; (800b358 <_sbrk+0x50>)
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	2b00      	cmp	r3, #0
 800b316:	d102      	bne.n	800b31e <_sbrk+0x16>
		heap_end = &end;
 800b318:	4b0f      	ldr	r3, [pc, #60]	; (800b358 <_sbrk+0x50>)
 800b31a:	4a10      	ldr	r2, [pc, #64]	; (800b35c <_sbrk+0x54>)
 800b31c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800b31e:	4b0e      	ldr	r3, [pc, #56]	; (800b358 <_sbrk+0x50>)
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800b324:	4b0c      	ldr	r3, [pc, #48]	; (800b358 <_sbrk+0x50>)
 800b326:	681a      	ldr	r2, [r3, #0]
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	4413      	add	r3, r2
 800b32c:	466a      	mov	r2, sp
 800b32e:	4293      	cmp	r3, r2
 800b330:	d907      	bls.n	800b342 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800b332:	f00a fdc1 	bl	8015eb8 <__errno>
 800b336:	4602      	mov	r2, r0
 800b338:	230c      	movs	r3, #12
 800b33a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800b33c:	f04f 33ff 	mov.w	r3, #4294967295
 800b340:	e006      	b.n	800b350 <_sbrk+0x48>
	}

	heap_end += incr;
 800b342:	4b05      	ldr	r3, [pc, #20]	; (800b358 <_sbrk+0x50>)
 800b344:	681a      	ldr	r2, [r3, #0]
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	4413      	add	r3, r2
 800b34a:	4a03      	ldr	r2, [pc, #12]	; (800b358 <_sbrk+0x50>)
 800b34c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800b34e:	68fb      	ldr	r3, [r7, #12]
}
 800b350:	4618      	mov	r0, r3
 800b352:	3710      	adds	r7, #16
 800b354:	46bd      	mov	sp, r7
 800b356:	bd80      	pop	{r7, pc}
 800b358:	20001000 	.word	0x20001000
 800b35c:	2000c970 	.word	0x2000c970

0800b360 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800b360:	b480      	push	{r7}
 800b362:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800b364:	4b08      	ldr	r3, [pc, #32]	; (800b388 <SystemInit+0x28>)
 800b366:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b36a:	4a07      	ldr	r2, [pc, #28]	; (800b388 <SystemInit+0x28>)
 800b36c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b370:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800b374:	4b04      	ldr	r3, [pc, #16]	; (800b388 <SystemInit+0x28>)
 800b376:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800b37a:	609a      	str	r2, [r3, #8]
#endif
}
 800b37c:	bf00      	nop
 800b37e:	46bd      	mov	sp, r7
 800b380:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b384:	4770      	bx	lr
 800b386:	bf00      	nop
 800b388:	e000ed00 	.word	0xe000ed00

0800b38c <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800b38c:	b580      	push	{r7, lr}
 800b38e:	b086      	sub	sp, #24
 800b390:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800b392:	f107 0308 	add.w	r3, r7, #8
 800b396:	2200      	movs	r2, #0
 800b398:	601a      	str	r2, [r3, #0]
 800b39a:	605a      	str	r2, [r3, #4]
 800b39c:	609a      	str	r2, [r3, #8]
 800b39e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800b3a0:	463b      	mov	r3, r7
 800b3a2:	2200      	movs	r2, #0
 800b3a4:	601a      	str	r2, [r3, #0]
 800b3a6:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 800b3a8:	4b1e      	ldr	r3, [pc, #120]	; (800b424 <MX_TIM2_Init+0x98>)
 800b3aa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b3ae:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 25000;
 800b3b0:	4b1c      	ldr	r3, [pc, #112]	; (800b424 <MX_TIM2_Init+0x98>)
 800b3b2:	f246 12a8 	movw	r2, #25000	; 0x61a8
 800b3b6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b3b8:	4b1a      	ldr	r3, [pc, #104]	; (800b424 <MX_TIM2_Init+0x98>)
 800b3ba:	2200      	movs	r2, #0
 800b3bc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffff;
 800b3be:	4b19      	ldr	r3, [pc, #100]	; (800b424 <MX_TIM2_Init+0x98>)
 800b3c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b3c4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800b3c6:	4b17      	ldr	r3, [pc, #92]	; (800b424 <MX_TIM2_Init+0x98>)
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800b3cc:	4b15      	ldr	r3, [pc, #84]	; (800b424 <MX_TIM2_Init+0x98>)
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800b3d2:	4814      	ldr	r0, [pc, #80]	; (800b424 <MX_TIM2_Init+0x98>)
 800b3d4:	f002 fe9e 	bl	800e114 <HAL_TIM_Base_Init>
 800b3d8:	4603      	mov	r3, r0
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d001      	beq.n	800b3e2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800b3de:	f7f9 f91d 	bl	800461c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800b3e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b3e6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800b3e8:	f107 0308 	add.w	r3, r7, #8
 800b3ec:	4619      	mov	r1, r3
 800b3ee:	480d      	ldr	r0, [pc, #52]	; (800b424 <MX_TIM2_Init+0x98>)
 800b3f0:	f003 f80b 	bl	800e40a <HAL_TIM_ConfigClockSource>
 800b3f4:	4603      	mov	r3, r0
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d001      	beq.n	800b3fe <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800b3fa:	f7f9 f90f 	bl	800461c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800b3fe:	2300      	movs	r3, #0
 800b400:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800b402:	2300      	movs	r3, #0
 800b404:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800b406:	463b      	mov	r3, r7
 800b408:	4619      	mov	r1, r3
 800b40a:	4806      	ldr	r0, [pc, #24]	; (800b424 <MX_TIM2_Init+0x98>)
 800b40c:	f003 fa16 	bl	800e83c <HAL_TIMEx_MasterConfigSynchronization>
 800b410:	4603      	mov	r3, r0
 800b412:	2b00      	cmp	r3, #0
 800b414:	d001      	beq.n	800b41a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800b416:	f7f9 f901 	bl	800461c <Error_Handler>
  }

}
 800b41a:	bf00      	nop
 800b41c:	3718      	adds	r7, #24
 800b41e:	46bd      	mov	sp, r7
 800b420:	bd80      	pop	{r7, pc}
 800b422:	bf00      	nop
 800b424:	2000bb68 	.word	0x2000bb68

0800b428 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800b428:	b580      	push	{r7, lr}
 800b42a:	b082      	sub	sp, #8
 800b42c:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800b42e:	463b      	mov	r3, r7
 800b430:	2200      	movs	r2, #0
 800b432:	601a      	str	r2, [r3, #0]
 800b434:	605a      	str	r2, [r3, #4]

  htim7.Instance = TIM7;
 800b436:	4b15      	ldr	r3, [pc, #84]	; (800b48c <MX_TIM7_Init+0x64>)
 800b438:	4a15      	ldr	r2, [pc, #84]	; (800b490 <MX_TIM7_Init+0x68>)
 800b43a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 800b43c:	4b13      	ldr	r3, [pc, #76]	; (800b48c <MX_TIM7_Init+0x64>)
 800b43e:	2253      	movs	r2, #83	; 0x53
 800b440:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b442:	4b12      	ldr	r3, [pc, #72]	; (800b48c <MX_TIM7_Init+0x64>)
 800b444:	2200      	movs	r2, #0
 800b446:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9999;
 800b448:	4b10      	ldr	r3, [pc, #64]	; (800b48c <MX_TIM7_Init+0x64>)
 800b44a:	f242 720f 	movw	r2, #9999	; 0x270f
 800b44e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800b450:	4b0e      	ldr	r3, [pc, #56]	; (800b48c <MX_TIM7_Init+0x64>)
 800b452:	2200      	movs	r2, #0
 800b454:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800b456:	480d      	ldr	r0, [pc, #52]	; (800b48c <MX_TIM7_Init+0x64>)
 800b458:	f002 fe5c 	bl	800e114 <HAL_TIM_Base_Init>
 800b45c:	4603      	mov	r3, r0
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d001      	beq.n	800b466 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800b462:	f7f9 f8db 	bl	800461c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800b466:	2300      	movs	r3, #0
 800b468:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800b46a:	2300      	movs	r3, #0
 800b46c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800b46e:	463b      	mov	r3, r7
 800b470:	4619      	mov	r1, r3
 800b472:	4806      	ldr	r0, [pc, #24]	; (800b48c <MX_TIM7_Init+0x64>)
 800b474:	f003 f9e2 	bl	800e83c <HAL_TIMEx_MasterConfigSynchronization>
 800b478:	4603      	mov	r3, r0
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d001      	beq.n	800b482 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800b47e:	f7f9 f8cd 	bl	800461c <Error_Handler>
  }

}
 800b482:	bf00      	nop
 800b484:	3708      	adds	r7, #8
 800b486:	46bd      	mov	sp, r7
 800b488:	bd80      	pop	{r7, pc}
 800b48a:	bf00      	nop
 800b48c:	2000bba8 	.word	0x2000bba8
 800b490:	40001400 	.word	0x40001400

0800b494 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800b494:	b580      	push	{r7, lr}
 800b496:	b084      	sub	sp, #16
 800b498:	af00      	add	r7, sp, #0
 800b49a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b4a4:	d10e      	bne.n	800b4c4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800b4a6:	2300      	movs	r3, #0
 800b4a8:	60fb      	str	r3, [r7, #12]
 800b4aa:	4b16      	ldr	r3, [pc, #88]	; (800b504 <HAL_TIM_Base_MspInit+0x70>)
 800b4ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4ae:	4a15      	ldr	r2, [pc, #84]	; (800b504 <HAL_TIM_Base_MspInit+0x70>)
 800b4b0:	f043 0301 	orr.w	r3, r3, #1
 800b4b4:	6413      	str	r3, [r2, #64]	; 0x40
 800b4b6:	4b13      	ldr	r3, [pc, #76]	; (800b504 <HAL_TIM_Base_MspInit+0x70>)
 800b4b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4ba:	f003 0301 	and.w	r3, r3, #1
 800b4be:	60fb      	str	r3, [r7, #12]
 800b4c0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 800b4c2:	e01a      	b.n	800b4fa <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM7)
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	4a0f      	ldr	r2, [pc, #60]	; (800b508 <HAL_TIM_Base_MspInit+0x74>)
 800b4ca:	4293      	cmp	r3, r2
 800b4cc:	d115      	bne.n	800b4fa <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800b4ce:	2300      	movs	r3, #0
 800b4d0:	60bb      	str	r3, [r7, #8]
 800b4d2:	4b0c      	ldr	r3, [pc, #48]	; (800b504 <HAL_TIM_Base_MspInit+0x70>)
 800b4d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4d6:	4a0b      	ldr	r2, [pc, #44]	; (800b504 <HAL_TIM_Base_MspInit+0x70>)
 800b4d8:	f043 0320 	orr.w	r3, r3, #32
 800b4dc:	6413      	str	r3, [r2, #64]	; 0x40
 800b4de:	4b09      	ldr	r3, [pc, #36]	; (800b504 <HAL_TIM_Base_MspInit+0x70>)
 800b4e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4e2:	f003 0320 	and.w	r3, r3, #32
 800b4e6:	60bb      	str	r3, [r7, #8]
 800b4e8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 800b4ea:	2200      	movs	r2, #0
 800b4ec:	2105      	movs	r1, #5
 800b4ee:	2037      	movs	r0, #55	; 0x37
 800b4f0:	f000 fa26 	bl	800b940 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800b4f4:	2037      	movs	r0, #55	; 0x37
 800b4f6:	f000 fa3f 	bl	800b978 <HAL_NVIC_EnableIRQ>
}
 800b4fa:	bf00      	nop
 800b4fc:	3710      	adds	r7, #16
 800b4fe:	46bd      	mov	sp, r7
 800b500:	bd80      	pop	{r7, pc}
 800b502:	bf00      	nop
 800b504:	40023800 	.word	0x40023800
 800b508:	40001400 	.word	0x40001400

0800b50c <MX_UART4_Init>:
UART_HandleTypeDef huart4;
DMA_HandleTypeDef hdma_uart4_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 800b50c:	b580      	push	{r7, lr}
 800b50e:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 800b510:	4b11      	ldr	r3, [pc, #68]	; (800b558 <MX_UART4_Init+0x4c>)
 800b512:	4a12      	ldr	r2, [pc, #72]	; (800b55c <MX_UART4_Init+0x50>)
 800b514:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800b516:	4b10      	ldr	r3, [pc, #64]	; (800b558 <MX_UART4_Init+0x4c>)
 800b518:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800b51c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800b51e:	4b0e      	ldr	r3, [pc, #56]	; (800b558 <MX_UART4_Init+0x4c>)
 800b520:	2200      	movs	r2, #0
 800b522:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800b524:	4b0c      	ldr	r3, [pc, #48]	; (800b558 <MX_UART4_Init+0x4c>)
 800b526:	2200      	movs	r2, #0
 800b528:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800b52a:	4b0b      	ldr	r3, [pc, #44]	; (800b558 <MX_UART4_Init+0x4c>)
 800b52c:	2200      	movs	r2, #0
 800b52e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800b530:	4b09      	ldr	r3, [pc, #36]	; (800b558 <MX_UART4_Init+0x4c>)
 800b532:	220c      	movs	r2, #12
 800b534:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800b536:	4b08      	ldr	r3, [pc, #32]	; (800b558 <MX_UART4_Init+0x4c>)
 800b538:	2200      	movs	r2, #0
 800b53a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800b53c:	4b06      	ldr	r3, [pc, #24]	; (800b558 <MX_UART4_Init+0x4c>)
 800b53e:	2200      	movs	r2, #0
 800b540:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800b542:	4805      	ldr	r0, [pc, #20]	; (800b558 <MX_UART4_Init+0x4c>)
 800b544:	f003 fa0a 	bl	800e95c <HAL_UART_Init>
 800b548:	4603      	mov	r3, r0
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d001      	beq.n	800b552 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800b54e:	f7f9 f865 	bl	800461c <Error_Handler>
  }

}
 800b552:	bf00      	nop
 800b554:	bd80      	pop	{r7, pc}
 800b556:	bf00      	nop
 800b558:	2000bbe8 	.word	0x2000bbe8
 800b55c:	40004c00 	.word	0x40004c00

0800b560 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800b560:	b580      	push	{r7, lr}
 800b562:	b08a      	sub	sp, #40	; 0x28
 800b564:	af00      	add	r7, sp, #0
 800b566:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b568:	f107 0314 	add.w	r3, r7, #20
 800b56c:	2200      	movs	r2, #0
 800b56e:	601a      	str	r2, [r3, #0]
 800b570:	605a      	str	r2, [r3, #4]
 800b572:	609a      	str	r2, [r3, #8]
 800b574:	60da      	str	r2, [r3, #12]
 800b576:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	4a34      	ldr	r2, [pc, #208]	; (800b650 <HAL_UART_MspInit+0xf0>)
 800b57e:	4293      	cmp	r3, r2
 800b580:	d161      	bne.n	800b646 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800b582:	2300      	movs	r3, #0
 800b584:	613b      	str	r3, [r7, #16]
 800b586:	4b33      	ldr	r3, [pc, #204]	; (800b654 <HAL_UART_MspInit+0xf4>)
 800b588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b58a:	4a32      	ldr	r2, [pc, #200]	; (800b654 <HAL_UART_MspInit+0xf4>)
 800b58c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b590:	6413      	str	r3, [r2, #64]	; 0x40
 800b592:	4b30      	ldr	r3, [pc, #192]	; (800b654 <HAL_UART_MspInit+0xf4>)
 800b594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b596:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b59a:	613b      	str	r3, [r7, #16]
 800b59c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b59e:	2300      	movs	r3, #0
 800b5a0:	60fb      	str	r3, [r7, #12]
 800b5a2:	4b2c      	ldr	r3, [pc, #176]	; (800b654 <HAL_UART_MspInit+0xf4>)
 800b5a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5a6:	4a2b      	ldr	r2, [pc, #172]	; (800b654 <HAL_UART_MspInit+0xf4>)
 800b5a8:	f043 0301 	orr.w	r3, r3, #1
 800b5ac:	6313      	str	r3, [r2, #48]	; 0x30
 800b5ae:	4b29      	ldr	r3, [pc, #164]	; (800b654 <HAL_UART_MspInit+0xf4>)
 800b5b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5b2:	f003 0301 	and.w	r3, r3, #1
 800b5b6:	60fb      	str	r3, [r7, #12]
 800b5b8:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800b5ba:	2303      	movs	r3, #3
 800b5bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b5be:	2302      	movs	r3, #2
 800b5c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b5c2:	2301      	movs	r3, #1
 800b5c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b5c6:	2303      	movs	r3, #3
 800b5c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800b5ca:	2308      	movs	r3, #8
 800b5cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b5ce:	f107 0314 	add.w	r3, r7, #20
 800b5d2:	4619      	mov	r1, r3
 800b5d4:	4820      	ldr	r0, [pc, #128]	; (800b658 <HAL_UART_MspInit+0xf8>)
 800b5d6:	f000 fd7b 	bl	800c0d0 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 800b5da:	4b20      	ldr	r3, [pc, #128]	; (800b65c <HAL_UART_MspInit+0xfc>)
 800b5dc:	4a20      	ldr	r2, [pc, #128]	; (800b660 <HAL_UART_MspInit+0x100>)
 800b5de:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 800b5e0:	4b1e      	ldr	r3, [pc, #120]	; (800b65c <HAL_UART_MspInit+0xfc>)
 800b5e2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800b5e6:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800b5e8:	4b1c      	ldr	r3, [pc, #112]	; (800b65c <HAL_UART_MspInit+0xfc>)
 800b5ea:	2240      	movs	r2, #64	; 0x40
 800b5ec:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800b5ee:	4b1b      	ldr	r3, [pc, #108]	; (800b65c <HAL_UART_MspInit+0xfc>)
 800b5f0:	2200      	movs	r2, #0
 800b5f2:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800b5f4:	4b19      	ldr	r3, [pc, #100]	; (800b65c <HAL_UART_MspInit+0xfc>)
 800b5f6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b5fa:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800b5fc:	4b17      	ldr	r3, [pc, #92]	; (800b65c <HAL_UART_MspInit+0xfc>)
 800b5fe:	2200      	movs	r2, #0
 800b600:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800b602:	4b16      	ldr	r3, [pc, #88]	; (800b65c <HAL_UART_MspInit+0xfc>)
 800b604:	2200      	movs	r2, #0
 800b606:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 800b608:	4b14      	ldr	r3, [pc, #80]	; (800b65c <HAL_UART_MspInit+0xfc>)
 800b60a:	2200      	movs	r2, #0
 800b60c:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 800b60e:	4b13      	ldr	r3, [pc, #76]	; (800b65c <HAL_UART_MspInit+0xfc>)
 800b610:	2200      	movs	r2, #0
 800b612:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800b614:	4b11      	ldr	r3, [pc, #68]	; (800b65c <HAL_UART_MspInit+0xfc>)
 800b616:	2200      	movs	r2, #0
 800b618:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 800b61a:	4810      	ldr	r0, [pc, #64]	; (800b65c <HAL_UART_MspInit+0xfc>)
 800b61c:	f000 f9ba 	bl	800b994 <HAL_DMA_Init>
 800b620:	4603      	mov	r3, r0
 800b622:	2b00      	cmp	r3, #0
 800b624:	d001      	beq.n	800b62a <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 800b626:	f7f8 fff9 	bl	800461c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	4a0b      	ldr	r2, [pc, #44]	; (800b65c <HAL_UART_MspInit+0xfc>)
 800b62e:	631a      	str	r2, [r3, #48]	; 0x30
 800b630:	4a0a      	ldr	r2, [pc, #40]	; (800b65c <HAL_UART_MspInit+0xfc>)
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 800b636:	2200      	movs	r2, #0
 800b638:	2105      	movs	r1, #5
 800b63a:	2034      	movs	r0, #52	; 0x34
 800b63c:	f000 f980 	bl	800b940 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800b640:	2034      	movs	r0, #52	; 0x34
 800b642:	f000 f999 	bl	800b978 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
}
 800b646:	bf00      	nop
 800b648:	3728      	adds	r7, #40	; 0x28
 800b64a:	46bd      	mov	sp, r7
 800b64c:	bd80      	pop	{r7, pc}
 800b64e:	bf00      	nop
 800b650:	40004c00 	.word	0x40004c00
 800b654:	40023800 	.word	0x40023800
 800b658:	40020000 	.word	0x40020000
 800b65c:	2000bc28 	.word	0x2000bc28
 800b660:	40026070 	.word	0x40026070

0800b664 <HAL_UART_TxCpltCallback>:
  /* USER CODE END UART4_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800b664:	b580      	push	{r7, lr}
 800b666:	b084      	sub	sp, #16
 800b668:	af00      	add	r7, sp, #0
 800b66a:	6078      	str	r0, [r7, #4]
	if (UART4 == huart->Instance) {
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	4a0c      	ldr	r2, [pc, #48]	; (800b6a4 <HAL_UART_TxCpltCallback+0x40>)
 800b672:	4293      	cmp	r3, r2
 800b674:	d112      	bne.n	800b69c <HAL_UART_TxCpltCallback+0x38>
		uint16_t size_dma;
		size_dma = ringBuff_PopArray(&uart_tx_ringbuff, log_uart_dma_buff, LOG_BUFFER_SIZE);
 800b676:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b67a:	490b      	ldr	r1, [pc, #44]	; (800b6a8 <HAL_UART_TxCpltCallback+0x44>)
 800b67c:	480b      	ldr	r0, [pc, #44]	; (800b6ac <HAL_UART_TxCpltCallback+0x48>)
 800b67e:	f7f9 f86c 	bl	800475a <ringBuff_PopArray>
 800b682:	4603      	mov	r3, r0
 800b684:	81fb      	strh	r3, [r7, #14]
		if (0 == size_dma) {
 800b686:	89fb      	ldrh	r3, [r7, #14]
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d006      	beq.n	800b69a <HAL_UART_TxCpltCallback+0x36>
			return;
		}
		HAL_UART_Transmit_DMA(&huart4, log_uart_dma_buff, size_dma);
 800b68c:	89fb      	ldrh	r3, [r7, #14]
 800b68e:	461a      	mov	r2, r3
 800b690:	4905      	ldr	r1, [pc, #20]	; (800b6a8 <HAL_UART_TxCpltCallback+0x44>)
 800b692:	4807      	ldr	r0, [pc, #28]	; (800b6b0 <HAL_UART_TxCpltCallback+0x4c>)
 800b694:	f003 f9b0 	bl	800e9f8 <HAL_UART_Transmit_DMA>
 800b698:	e000      	b.n	800b69c <HAL_UART_TxCpltCallback+0x38>
			return;
 800b69a:	bf00      	nop
	}
}
 800b69c:	3710      	adds	r7, #16
 800b69e:	46bd      	mov	sp, r7
 800b6a0:	bd80      	pop	{r7, pc}
 800b6a2:	bf00      	nop
 800b6a4:	40004c00 	.word	0x40004c00
 800b6a8:	2000ab58 	.word	0x2000ab58
 800b6ac:	20000410 	.word	0x20000410
 800b6b0:	2000bbe8 	.word	0x2000bbe8

0800b6b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800b6b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800b6ec <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800b6b8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800b6ba:	e003      	b.n	800b6c4 <LoopCopyDataInit>

0800b6bc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800b6bc:	4b0c      	ldr	r3, [pc, #48]	; (800b6f0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800b6be:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800b6c0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800b6c2:	3104      	adds	r1, #4

0800b6c4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800b6c4:	480b      	ldr	r0, [pc, #44]	; (800b6f4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800b6c6:	4b0c      	ldr	r3, [pc, #48]	; (800b6f8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800b6c8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800b6ca:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800b6cc:	d3f6      	bcc.n	800b6bc <CopyDataInit>
  ldr  r2, =_sbss
 800b6ce:	4a0b      	ldr	r2, [pc, #44]	; (800b6fc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800b6d0:	e002      	b.n	800b6d8 <LoopFillZerobss>

0800b6d2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800b6d2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800b6d4:	f842 3b04 	str.w	r3, [r2], #4

0800b6d8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800b6d8:	4b09      	ldr	r3, [pc, #36]	; (800b700 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800b6da:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800b6dc:	d3f9      	bcc.n	800b6d2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800b6de:	f7ff fe3f 	bl	800b360 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800b6e2:	f00a fbef 	bl	8015ec4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800b6e6:	f7f8 ff05 	bl	80044f4 <main>
  bx  lr    
 800b6ea:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800b6ec:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800b6f0:	0801bbd0 	.word	0x0801bbd0
  ldr  r0, =_sdata
 800b6f4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800b6f8:	20000b80 	.word	0x20000b80
  ldr  r2, =_sbss
 800b6fc:	20000b80 	.word	0x20000b80
  ldr  r3, = _ebss
 800b700:	2000c970 	.word	0x2000c970

0800b704 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800b704:	e7fe      	b.n	800b704 <ADC_IRQHandler>
	...

0800b708 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800b708:	b580      	push	{r7, lr}
 800b70a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800b70c:	4b0e      	ldr	r3, [pc, #56]	; (800b748 <HAL_Init+0x40>)
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	4a0d      	ldr	r2, [pc, #52]	; (800b748 <HAL_Init+0x40>)
 800b712:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b716:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800b718:	4b0b      	ldr	r3, [pc, #44]	; (800b748 <HAL_Init+0x40>)
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	4a0a      	ldr	r2, [pc, #40]	; (800b748 <HAL_Init+0x40>)
 800b71e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b722:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800b724:	4b08      	ldr	r3, [pc, #32]	; (800b748 <HAL_Init+0x40>)
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	4a07      	ldr	r2, [pc, #28]	; (800b748 <HAL_Init+0x40>)
 800b72a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b72e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800b730:	2003      	movs	r0, #3
 800b732:	f000 f8fa 	bl	800b92a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800b736:	2000      	movs	r0, #0
 800b738:	f7ff fd22 	bl	800b180 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800b73c:	f7ff fcf4 	bl	800b128 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800b740:	2300      	movs	r3, #0
}
 800b742:	4618      	mov	r0, r3
 800b744:	bd80      	pop	{r7, pc}
 800b746:	bf00      	nop
 800b748:	40023c00 	.word	0x40023c00

0800b74c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800b74c:	b480      	push	{r7}
 800b74e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800b750:	4b06      	ldr	r3, [pc, #24]	; (800b76c <HAL_IncTick+0x20>)
 800b752:	781b      	ldrb	r3, [r3, #0]
 800b754:	461a      	mov	r2, r3
 800b756:	4b06      	ldr	r3, [pc, #24]	; (800b770 <HAL_IncTick+0x24>)
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	4413      	add	r3, r2
 800b75c:	4a04      	ldr	r2, [pc, #16]	; (800b770 <HAL_IncTick+0x24>)
 800b75e:	6013      	str	r3, [r2, #0]
}
 800b760:	bf00      	nop
 800b762:	46bd      	mov	sp, r7
 800b764:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b768:	4770      	bx	lr
 800b76a:	bf00      	nop
 800b76c:	20000830 	.word	0x20000830
 800b770:	2000bc88 	.word	0x2000bc88

0800b774 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800b774:	b480      	push	{r7}
 800b776:	af00      	add	r7, sp, #0
  return uwTick;
 800b778:	4b03      	ldr	r3, [pc, #12]	; (800b788 <HAL_GetTick+0x14>)
 800b77a:	681b      	ldr	r3, [r3, #0]
}
 800b77c:	4618      	mov	r0, r3
 800b77e:	46bd      	mov	sp, r7
 800b780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b784:	4770      	bx	lr
 800b786:	bf00      	nop
 800b788:	2000bc88 	.word	0x2000bc88

0800b78c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800b78c:	b580      	push	{r7, lr}
 800b78e:	b084      	sub	sp, #16
 800b790:	af00      	add	r7, sp, #0
 800b792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800b794:	f7ff ffee 	bl	800b774 <HAL_GetTick>
 800b798:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7a4:	d005      	beq.n	800b7b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800b7a6:	4b09      	ldr	r3, [pc, #36]	; (800b7cc <HAL_Delay+0x40>)
 800b7a8:	781b      	ldrb	r3, [r3, #0]
 800b7aa:	461a      	mov	r2, r3
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	4413      	add	r3, r2
 800b7b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800b7b2:	bf00      	nop
 800b7b4:	f7ff ffde 	bl	800b774 <HAL_GetTick>
 800b7b8:	4602      	mov	r2, r0
 800b7ba:	68bb      	ldr	r3, [r7, #8]
 800b7bc:	1ad3      	subs	r3, r2, r3
 800b7be:	68fa      	ldr	r2, [r7, #12]
 800b7c0:	429a      	cmp	r2, r3
 800b7c2:	d8f7      	bhi.n	800b7b4 <HAL_Delay+0x28>
  {
  }
}
 800b7c4:	bf00      	nop
 800b7c6:	3710      	adds	r7, #16
 800b7c8:	46bd      	mov	sp, r7
 800b7ca:	bd80      	pop	{r7, pc}
 800b7cc:	20000830 	.word	0x20000830

0800b7d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b7d0:	b480      	push	{r7}
 800b7d2:	b085      	sub	sp, #20
 800b7d4:	af00      	add	r7, sp, #0
 800b7d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	f003 0307 	and.w	r3, r3, #7
 800b7de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800b7e0:	4b0c      	ldr	r3, [pc, #48]	; (800b814 <__NVIC_SetPriorityGrouping+0x44>)
 800b7e2:	68db      	ldr	r3, [r3, #12]
 800b7e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800b7e6:	68ba      	ldr	r2, [r7, #8]
 800b7e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800b7ec:	4013      	ands	r3, r2
 800b7ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800b7f4:	68bb      	ldr	r3, [r7, #8]
 800b7f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800b7f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800b7fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b800:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800b802:	4a04      	ldr	r2, [pc, #16]	; (800b814 <__NVIC_SetPriorityGrouping+0x44>)
 800b804:	68bb      	ldr	r3, [r7, #8]
 800b806:	60d3      	str	r3, [r2, #12]
}
 800b808:	bf00      	nop
 800b80a:	3714      	adds	r7, #20
 800b80c:	46bd      	mov	sp, r7
 800b80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b812:	4770      	bx	lr
 800b814:	e000ed00 	.word	0xe000ed00

0800b818 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800b818:	b480      	push	{r7}
 800b81a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800b81c:	4b04      	ldr	r3, [pc, #16]	; (800b830 <__NVIC_GetPriorityGrouping+0x18>)
 800b81e:	68db      	ldr	r3, [r3, #12]
 800b820:	0a1b      	lsrs	r3, r3, #8
 800b822:	f003 0307 	and.w	r3, r3, #7
}
 800b826:	4618      	mov	r0, r3
 800b828:	46bd      	mov	sp, r7
 800b82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b82e:	4770      	bx	lr
 800b830:	e000ed00 	.word	0xe000ed00

0800b834 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b834:	b480      	push	{r7}
 800b836:	b083      	sub	sp, #12
 800b838:	af00      	add	r7, sp, #0
 800b83a:	4603      	mov	r3, r0
 800b83c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b83e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b842:	2b00      	cmp	r3, #0
 800b844:	db0b      	blt.n	800b85e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b846:	79fb      	ldrb	r3, [r7, #7]
 800b848:	f003 021f 	and.w	r2, r3, #31
 800b84c:	4907      	ldr	r1, [pc, #28]	; (800b86c <__NVIC_EnableIRQ+0x38>)
 800b84e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b852:	095b      	lsrs	r3, r3, #5
 800b854:	2001      	movs	r0, #1
 800b856:	fa00 f202 	lsl.w	r2, r0, r2
 800b85a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800b85e:	bf00      	nop
 800b860:	370c      	adds	r7, #12
 800b862:	46bd      	mov	sp, r7
 800b864:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b868:	4770      	bx	lr
 800b86a:	bf00      	nop
 800b86c:	e000e100 	.word	0xe000e100

0800b870 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800b870:	b480      	push	{r7}
 800b872:	b083      	sub	sp, #12
 800b874:	af00      	add	r7, sp, #0
 800b876:	4603      	mov	r3, r0
 800b878:	6039      	str	r1, [r7, #0]
 800b87a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b87c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b880:	2b00      	cmp	r3, #0
 800b882:	db0a      	blt.n	800b89a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b884:	683b      	ldr	r3, [r7, #0]
 800b886:	b2da      	uxtb	r2, r3
 800b888:	490c      	ldr	r1, [pc, #48]	; (800b8bc <__NVIC_SetPriority+0x4c>)
 800b88a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b88e:	0112      	lsls	r2, r2, #4
 800b890:	b2d2      	uxtb	r2, r2
 800b892:	440b      	add	r3, r1
 800b894:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800b898:	e00a      	b.n	800b8b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b89a:	683b      	ldr	r3, [r7, #0]
 800b89c:	b2da      	uxtb	r2, r3
 800b89e:	4908      	ldr	r1, [pc, #32]	; (800b8c0 <__NVIC_SetPriority+0x50>)
 800b8a0:	79fb      	ldrb	r3, [r7, #7]
 800b8a2:	f003 030f 	and.w	r3, r3, #15
 800b8a6:	3b04      	subs	r3, #4
 800b8a8:	0112      	lsls	r2, r2, #4
 800b8aa:	b2d2      	uxtb	r2, r2
 800b8ac:	440b      	add	r3, r1
 800b8ae:	761a      	strb	r2, [r3, #24]
}
 800b8b0:	bf00      	nop
 800b8b2:	370c      	adds	r7, #12
 800b8b4:	46bd      	mov	sp, r7
 800b8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ba:	4770      	bx	lr
 800b8bc:	e000e100 	.word	0xe000e100
 800b8c0:	e000ed00 	.word	0xe000ed00

0800b8c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b8c4:	b480      	push	{r7}
 800b8c6:	b089      	sub	sp, #36	; 0x24
 800b8c8:	af00      	add	r7, sp, #0
 800b8ca:	60f8      	str	r0, [r7, #12]
 800b8cc:	60b9      	str	r1, [r7, #8]
 800b8ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	f003 0307 	and.w	r3, r3, #7
 800b8d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800b8d8:	69fb      	ldr	r3, [r7, #28]
 800b8da:	f1c3 0307 	rsb	r3, r3, #7
 800b8de:	2b04      	cmp	r3, #4
 800b8e0:	bf28      	it	cs
 800b8e2:	2304      	movcs	r3, #4
 800b8e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800b8e6:	69fb      	ldr	r3, [r7, #28]
 800b8e8:	3304      	adds	r3, #4
 800b8ea:	2b06      	cmp	r3, #6
 800b8ec:	d902      	bls.n	800b8f4 <NVIC_EncodePriority+0x30>
 800b8ee:	69fb      	ldr	r3, [r7, #28]
 800b8f0:	3b03      	subs	r3, #3
 800b8f2:	e000      	b.n	800b8f6 <NVIC_EncodePriority+0x32>
 800b8f4:	2300      	movs	r3, #0
 800b8f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b8f8:	f04f 32ff 	mov.w	r2, #4294967295
 800b8fc:	69bb      	ldr	r3, [r7, #24]
 800b8fe:	fa02 f303 	lsl.w	r3, r2, r3
 800b902:	43da      	mvns	r2, r3
 800b904:	68bb      	ldr	r3, [r7, #8]
 800b906:	401a      	ands	r2, r3
 800b908:	697b      	ldr	r3, [r7, #20]
 800b90a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800b90c:	f04f 31ff 	mov.w	r1, #4294967295
 800b910:	697b      	ldr	r3, [r7, #20]
 800b912:	fa01 f303 	lsl.w	r3, r1, r3
 800b916:	43d9      	mvns	r1, r3
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b91c:	4313      	orrs	r3, r2
         );
}
 800b91e:	4618      	mov	r0, r3
 800b920:	3724      	adds	r7, #36	; 0x24
 800b922:	46bd      	mov	sp, r7
 800b924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b928:	4770      	bx	lr

0800b92a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b92a:	b580      	push	{r7, lr}
 800b92c:	b082      	sub	sp, #8
 800b92e:	af00      	add	r7, sp, #0
 800b930:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800b932:	6878      	ldr	r0, [r7, #4]
 800b934:	f7ff ff4c 	bl	800b7d0 <__NVIC_SetPriorityGrouping>
}
 800b938:	bf00      	nop
 800b93a:	3708      	adds	r7, #8
 800b93c:	46bd      	mov	sp, r7
 800b93e:	bd80      	pop	{r7, pc}

0800b940 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800b940:	b580      	push	{r7, lr}
 800b942:	b086      	sub	sp, #24
 800b944:	af00      	add	r7, sp, #0
 800b946:	4603      	mov	r3, r0
 800b948:	60b9      	str	r1, [r7, #8]
 800b94a:	607a      	str	r2, [r7, #4]
 800b94c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800b94e:	2300      	movs	r3, #0
 800b950:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800b952:	f7ff ff61 	bl	800b818 <__NVIC_GetPriorityGrouping>
 800b956:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800b958:	687a      	ldr	r2, [r7, #4]
 800b95a:	68b9      	ldr	r1, [r7, #8]
 800b95c:	6978      	ldr	r0, [r7, #20]
 800b95e:	f7ff ffb1 	bl	800b8c4 <NVIC_EncodePriority>
 800b962:	4602      	mov	r2, r0
 800b964:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b968:	4611      	mov	r1, r2
 800b96a:	4618      	mov	r0, r3
 800b96c:	f7ff ff80 	bl	800b870 <__NVIC_SetPriority>
}
 800b970:	bf00      	nop
 800b972:	3718      	adds	r7, #24
 800b974:	46bd      	mov	sp, r7
 800b976:	bd80      	pop	{r7, pc}

0800b978 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b978:	b580      	push	{r7, lr}
 800b97a:	b082      	sub	sp, #8
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	4603      	mov	r3, r0
 800b980:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800b982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b986:	4618      	mov	r0, r3
 800b988:	f7ff ff54 	bl	800b834 <__NVIC_EnableIRQ>
}
 800b98c:	bf00      	nop
 800b98e:	3708      	adds	r7, #8
 800b990:	46bd      	mov	sp, r7
 800b992:	bd80      	pop	{r7, pc}

0800b994 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800b994:	b580      	push	{r7, lr}
 800b996:	b086      	sub	sp, #24
 800b998:	af00      	add	r7, sp, #0
 800b99a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800b99c:	2300      	movs	r3, #0
 800b99e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800b9a0:	f7ff fee8 	bl	800b774 <HAL_GetTick>
 800b9a4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d101      	bne.n	800b9b0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800b9ac:	2301      	movs	r3, #1
 800b9ae:	e099      	b.n	800bae4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	2200      	movs	r2, #0
 800b9b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	2202      	movs	r2, #2
 800b9bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	681a      	ldr	r2, [r3, #0]
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	f022 0201 	bic.w	r2, r2, #1
 800b9ce:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b9d0:	e00f      	b.n	800b9f2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800b9d2:	f7ff fecf 	bl	800b774 <HAL_GetTick>
 800b9d6:	4602      	mov	r2, r0
 800b9d8:	693b      	ldr	r3, [r7, #16]
 800b9da:	1ad3      	subs	r3, r2, r3
 800b9dc:	2b05      	cmp	r3, #5
 800b9de:	d908      	bls.n	800b9f2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	2220      	movs	r2, #32
 800b9e4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	2203      	movs	r2, #3
 800b9ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800b9ee:	2303      	movs	r3, #3
 800b9f0:	e078      	b.n	800bae4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	f003 0301 	and.w	r3, r3, #1
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d1e8      	bne.n	800b9d2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800ba08:	697a      	ldr	r2, [r7, #20]
 800ba0a:	4b38      	ldr	r3, [pc, #224]	; (800baec <HAL_DMA_Init+0x158>)
 800ba0c:	4013      	ands	r3, r2
 800ba0e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	685a      	ldr	r2, [r3, #4]
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	689b      	ldr	r3, [r3, #8]
 800ba18:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800ba1e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	691b      	ldr	r3, [r3, #16]
 800ba24:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800ba2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	699b      	ldr	r3, [r3, #24]
 800ba30:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800ba36:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	6a1b      	ldr	r3, [r3, #32]
 800ba3c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800ba3e:	697a      	ldr	r2, [r7, #20]
 800ba40:	4313      	orrs	r3, r2
 800ba42:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba48:	2b04      	cmp	r3, #4
 800ba4a:	d107      	bne.n	800ba5c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba54:	4313      	orrs	r3, r2
 800ba56:	697a      	ldr	r2, [r7, #20]
 800ba58:	4313      	orrs	r3, r2
 800ba5a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	697a      	ldr	r2, [r7, #20]
 800ba62:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	695b      	ldr	r3, [r3, #20]
 800ba6a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800ba6c:	697b      	ldr	r3, [r7, #20]
 800ba6e:	f023 0307 	bic.w	r3, r3, #7
 800ba72:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba78:	697a      	ldr	r2, [r7, #20]
 800ba7a:	4313      	orrs	r3, r2
 800ba7c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba82:	2b04      	cmp	r3, #4
 800ba84:	d117      	bne.n	800bab6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba8a:	697a      	ldr	r2, [r7, #20]
 800ba8c:	4313      	orrs	r3, r2
 800ba8e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d00e      	beq.n	800bab6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800ba98:	6878      	ldr	r0, [r7, #4]
 800ba9a:	f000 fa9f 	bl	800bfdc <DMA_CheckFifoParam>
 800ba9e:	4603      	mov	r3, r0
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d008      	beq.n	800bab6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	2240      	movs	r2, #64	; 0x40
 800baa8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	2201      	movs	r2, #1
 800baae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800bab2:	2301      	movs	r3, #1
 800bab4:	e016      	b.n	800bae4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	697a      	ldr	r2, [r7, #20]
 800babc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800babe:	6878      	ldr	r0, [r7, #4]
 800bac0:	f000 fa56 	bl	800bf70 <DMA_CalcBaseAndBitshift>
 800bac4:	4603      	mov	r3, r0
 800bac6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bacc:	223f      	movs	r2, #63	; 0x3f
 800bace:	409a      	lsls	r2, r3
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	2200      	movs	r2, #0
 800bad8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	2201      	movs	r2, #1
 800bade:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800bae2:	2300      	movs	r3, #0
}
 800bae4:	4618      	mov	r0, r3
 800bae6:	3718      	adds	r7, #24
 800bae8:	46bd      	mov	sp, r7
 800baea:	bd80      	pop	{r7, pc}
 800baec:	f010803f 	.word	0xf010803f

0800baf0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800baf0:	b580      	push	{r7, lr}
 800baf2:	b086      	sub	sp, #24
 800baf4:	af00      	add	r7, sp, #0
 800baf6:	60f8      	str	r0, [r7, #12]
 800baf8:	60b9      	str	r1, [r7, #8]
 800bafa:	607a      	str	r2, [r7, #4]
 800bafc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bafe:	2300      	movs	r3, #0
 800bb00:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bb06:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800bb0e:	2b01      	cmp	r3, #1
 800bb10:	d101      	bne.n	800bb16 <HAL_DMA_Start_IT+0x26>
 800bb12:	2302      	movs	r3, #2
 800bb14:	e040      	b.n	800bb98 <HAL_DMA_Start_IT+0xa8>
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	2201      	movs	r2, #1
 800bb1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800bb24:	b2db      	uxtb	r3, r3
 800bb26:	2b01      	cmp	r3, #1
 800bb28:	d12f      	bne.n	800bb8a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	2202      	movs	r2, #2
 800bb2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	2200      	movs	r2, #0
 800bb36:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800bb38:	683b      	ldr	r3, [r7, #0]
 800bb3a:	687a      	ldr	r2, [r7, #4]
 800bb3c:	68b9      	ldr	r1, [r7, #8]
 800bb3e:	68f8      	ldr	r0, [r7, #12]
 800bb40:	f000 f9e8 	bl	800bf14 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800bb44:	68fb      	ldr	r3, [r7, #12]
 800bb46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bb48:	223f      	movs	r2, #63	; 0x3f
 800bb4a:	409a      	lsls	r2, r3
 800bb4c:	693b      	ldr	r3, [r7, #16]
 800bb4e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	681a      	ldr	r2, [r3, #0]
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	f042 0216 	orr.w	r2, r2, #22
 800bb5e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d007      	beq.n	800bb78 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	681a      	ldr	r2, [r3, #0]
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	f042 0208 	orr.w	r2, r2, #8
 800bb76:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	681a      	ldr	r2, [r3, #0]
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	f042 0201 	orr.w	r2, r2, #1
 800bb86:	601a      	str	r2, [r3, #0]
 800bb88:	e005      	b.n	800bb96 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	2200      	movs	r2, #0
 800bb8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800bb92:	2302      	movs	r3, #2
 800bb94:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800bb96:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb98:	4618      	mov	r0, r3
 800bb9a:	3718      	adds	r7, #24
 800bb9c:	46bd      	mov	sp, r7
 800bb9e:	bd80      	pop	{r7, pc}

0800bba0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800bba0:	b480      	push	{r7}
 800bba2:	b083      	sub	sp, #12
 800bba4:	af00      	add	r7, sp, #0
 800bba6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800bbae:	b2db      	uxtb	r3, r3
 800bbb0:	2b02      	cmp	r3, #2
 800bbb2:	d004      	beq.n	800bbbe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	2280      	movs	r2, #128	; 0x80
 800bbb8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800bbba:	2301      	movs	r3, #1
 800bbbc:	e00c      	b.n	800bbd8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	2205      	movs	r2, #5
 800bbc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	681a      	ldr	r2, [r3, #0]
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	f022 0201 	bic.w	r2, r2, #1
 800bbd4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800bbd6:	2300      	movs	r3, #0
}
 800bbd8:	4618      	mov	r0, r3
 800bbda:	370c      	adds	r7, #12
 800bbdc:	46bd      	mov	sp, r7
 800bbde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbe2:	4770      	bx	lr

0800bbe4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800bbe4:	b580      	push	{r7, lr}
 800bbe6:	b086      	sub	sp, #24
 800bbe8:	af00      	add	r7, sp, #0
 800bbea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800bbec:	2300      	movs	r3, #0
 800bbee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800bbf0:	4b92      	ldr	r3, [pc, #584]	; (800be3c <HAL_DMA_IRQHandler+0x258>)
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	4a92      	ldr	r2, [pc, #584]	; (800be40 <HAL_DMA_IRQHandler+0x25c>)
 800bbf6:	fba2 2303 	umull	r2, r3, r2, r3
 800bbfa:	0a9b      	lsrs	r3, r3, #10
 800bbfc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bc02:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800bc04:	693b      	ldr	r3, [r7, #16]
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bc0e:	2208      	movs	r2, #8
 800bc10:	409a      	lsls	r2, r3
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	4013      	ands	r3, r2
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d01a      	beq.n	800bc50 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	f003 0304 	and.w	r3, r3, #4
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d013      	beq.n	800bc50 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	681a      	ldr	r2, [r3, #0]
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	f022 0204 	bic.w	r2, r2, #4
 800bc36:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bc3c:	2208      	movs	r2, #8
 800bc3e:	409a      	lsls	r2, r3
 800bc40:	693b      	ldr	r3, [r7, #16]
 800bc42:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc48:	f043 0201 	orr.w	r2, r3, #1
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bc54:	2201      	movs	r2, #1
 800bc56:	409a      	lsls	r2, r3
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	4013      	ands	r3, r2
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d012      	beq.n	800bc86 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	695b      	ldr	r3, [r3, #20]
 800bc66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d00b      	beq.n	800bc86 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bc72:	2201      	movs	r2, #1
 800bc74:	409a      	lsls	r2, r3
 800bc76:	693b      	ldr	r3, [r7, #16]
 800bc78:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc7e:	f043 0202 	orr.w	r2, r3, #2
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bc8a:	2204      	movs	r2, #4
 800bc8c:	409a      	lsls	r2, r3
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	4013      	ands	r3, r2
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d012      	beq.n	800bcbc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	f003 0302 	and.w	r3, r3, #2
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d00b      	beq.n	800bcbc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bca8:	2204      	movs	r2, #4
 800bcaa:	409a      	lsls	r2, r3
 800bcac:	693b      	ldr	r3, [r7, #16]
 800bcae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bcb4:	f043 0204 	orr.w	r2, r3, #4
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bcc0:	2210      	movs	r2, #16
 800bcc2:	409a      	lsls	r2, r3
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	4013      	ands	r3, r2
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d043      	beq.n	800bd54 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	f003 0308 	and.w	r3, r3, #8
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d03c      	beq.n	800bd54 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bcde:	2210      	movs	r2, #16
 800bce0:	409a      	lsls	r2, r3
 800bce2:	693b      	ldr	r3, [r7, #16]
 800bce4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d018      	beq.n	800bd26 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d108      	bne.n	800bd14 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d024      	beq.n	800bd54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd0e:	6878      	ldr	r0, [r7, #4]
 800bd10:	4798      	blx	r3
 800bd12:	e01f      	b.n	800bd54 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d01b      	beq.n	800bd54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bd20:	6878      	ldr	r0, [r7, #4]
 800bd22:	4798      	blx	r3
 800bd24:	e016      	b.n	800bd54 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d107      	bne.n	800bd44 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	681a      	ldr	r2, [r3, #0]
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	f022 0208 	bic.w	r2, r2, #8
 800bd42:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d003      	beq.n	800bd54 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd50:	6878      	ldr	r0, [r7, #4]
 800bd52:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bd58:	2220      	movs	r2, #32
 800bd5a:	409a      	lsls	r2, r3
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	4013      	ands	r3, r2
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	f000 808e 	beq.w	800be82 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	f003 0310 	and.w	r3, r3, #16
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	f000 8086 	beq.w	800be82 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bd7a:	2220      	movs	r2, #32
 800bd7c:	409a      	lsls	r2, r3
 800bd7e:	693b      	ldr	r3, [r7, #16]
 800bd80:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800bd88:	b2db      	uxtb	r3, r3
 800bd8a:	2b05      	cmp	r3, #5
 800bd8c:	d136      	bne.n	800bdfc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	681a      	ldr	r2, [r3, #0]
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	f022 0216 	bic.w	r2, r2, #22
 800bd9c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	695a      	ldr	r2, [r3, #20]
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bdac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d103      	bne.n	800bdbe <HAL_DMA_IRQHandler+0x1da>
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d007      	beq.n	800bdce <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	681a      	ldr	r2, [r3, #0]
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	f022 0208 	bic.w	r2, r2, #8
 800bdcc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bdd2:	223f      	movs	r2, #63	; 0x3f
 800bdd4:	409a      	lsls	r2, r3
 800bdd6:	693b      	ldr	r3, [r7, #16]
 800bdd8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	2200      	movs	r2, #0
 800bdde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	2201      	movs	r2, #1
 800bde6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d07d      	beq.n	800beee <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bdf6:	6878      	ldr	r0, [r7, #4]
 800bdf8:	4798      	blx	r3
        }
        return;
 800bdfa:	e078      	b.n	800beee <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800be06:	2b00      	cmp	r3, #0
 800be08:	d01c      	beq.n	800be44 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800be14:	2b00      	cmp	r3, #0
 800be16:	d108      	bne.n	800be2a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d030      	beq.n	800be82 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800be24:	6878      	ldr	r0, [r7, #4]
 800be26:	4798      	blx	r3
 800be28:	e02b      	b.n	800be82 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d027      	beq.n	800be82 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be36:	6878      	ldr	r0, [r7, #4]
 800be38:	4798      	blx	r3
 800be3a:	e022      	b.n	800be82 <HAL_DMA_IRQHandler+0x29e>
 800be3c:	20000828 	.word	0x20000828
 800be40:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d10f      	bne.n	800be72 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	681a      	ldr	r2, [r3, #0]
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	f022 0210 	bic.w	r2, r2, #16
 800be60:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	2200      	movs	r2, #0
 800be66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	2201      	movs	r2, #1
 800be6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be76:	2b00      	cmp	r3, #0
 800be78:	d003      	beq.n	800be82 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be7e:	6878      	ldr	r0, [r7, #4]
 800be80:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be86:	2b00      	cmp	r3, #0
 800be88:	d032      	beq.n	800bef0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be8e:	f003 0301 	and.w	r3, r3, #1
 800be92:	2b00      	cmp	r3, #0
 800be94:	d022      	beq.n	800bedc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	2205      	movs	r2, #5
 800be9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	681a      	ldr	r2, [r3, #0]
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	f022 0201 	bic.w	r2, r2, #1
 800beac:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800beae:	68bb      	ldr	r3, [r7, #8]
 800beb0:	3301      	adds	r3, #1
 800beb2:	60bb      	str	r3, [r7, #8]
 800beb4:	697a      	ldr	r2, [r7, #20]
 800beb6:	429a      	cmp	r2, r3
 800beb8:	d307      	bcc.n	800beca <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	f003 0301 	and.w	r3, r3, #1
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d1f2      	bne.n	800beae <HAL_DMA_IRQHandler+0x2ca>
 800bec8:	e000      	b.n	800becc <HAL_DMA_IRQHandler+0x2e8>
          break;
 800beca:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	2200      	movs	r2, #0
 800bed0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	2201      	movs	r2, #1
 800bed8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d005      	beq.n	800bef0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bee8:	6878      	ldr	r0, [r7, #4]
 800beea:	4798      	blx	r3
 800beec:	e000      	b.n	800bef0 <HAL_DMA_IRQHandler+0x30c>
        return;
 800beee:	bf00      	nop
    }
  }
}
 800bef0:	3718      	adds	r7, #24
 800bef2:	46bd      	mov	sp, r7
 800bef4:	bd80      	pop	{r7, pc}
 800bef6:	bf00      	nop

0800bef8 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800bef8:	b480      	push	{r7}
 800befa:	b083      	sub	sp, #12
 800befc:	af00      	add	r7, sp, #0
 800befe:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800bf06:	b2db      	uxtb	r3, r3
}
 800bf08:	4618      	mov	r0, r3
 800bf0a:	370c      	adds	r7, #12
 800bf0c:	46bd      	mov	sp, r7
 800bf0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf12:	4770      	bx	lr

0800bf14 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800bf14:	b480      	push	{r7}
 800bf16:	b085      	sub	sp, #20
 800bf18:	af00      	add	r7, sp, #0
 800bf1a:	60f8      	str	r0, [r7, #12]
 800bf1c:	60b9      	str	r1, [r7, #8]
 800bf1e:	607a      	str	r2, [r7, #4]
 800bf20:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	681a      	ldr	r2, [r3, #0]
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800bf30:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	683a      	ldr	r2, [r7, #0]
 800bf38:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	689b      	ldr	r3, [r3, #8]
 800bf3e:	2b40      	cmp	r3, #64	; 0x40
 800bf40:	d108      	bne.n	800bf54 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	687a      	ldr	r2, [r7, #4]
 800bf48:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	68ba      	ldr	r2, [r7, #8]
 800bf50:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800bf52:	e007      	b.n	800bf64 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	68ba      	ldr	r2, [r7, #8]
 800bf5a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	687a      	ldr	r2, [r7, #4]
 800bf62:	60da      	str	r2, [r3, #12]
}
 800bf64:	bf00      	nop
 800bf66:	3714      	adds	r7, #20
 800bf68:	46bd      	mov	sp, r7
 800bf6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf6e:	4770      	bx	lr

0800bf70 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800bf70:	b480      	push	{r7}
 800bf72:	b085      	sub	sp, #20
 800bf74:	af00      	add	r7, sp, #0
 800bf76:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	b2db      	uxtb	r3, r3
 800bf7e:	3b10      	subs	r3, #16
 800bf80:	4a14      	ldr	r2, [pc, #80]	; (800bfd4 <DMA_CalcBaseAndBitshift+0x64>)
 800bf82:	fba2 2303 	umull	r2, r3, r2, r3
 800bf86:	091b      	lsrs	r3, r3, #4
 800bf88:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800bf8a:	4a13      	ldr	r2, [pc, #76]	; (800bfd8 <DMA_CalcBaseAndBitshift+0x68>)
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	4413      	add	r3, r2
 800bf90:	781b      	ldrb	r3, [r3, #0]
 800bf92:	461a      	mov	r2, r3
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	2b03      	cmp	r3, #3
 800bf9c:	d909      	bls.n	800bfb2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800bfa6:	f023 0303 	bic.w	r3, r3, #3
 800bfaa:	1d1a      	adds	r2, r3, #4
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	659a      	str	r2, [r3, #88]	; 0x58
 800bfb0:	e007      	b.n	800bfc2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800bfba:	f023 0303 	bic.w	r3, r3, #3
 800bfbe:	687a      	ldr	r2, [r7, #4]
 800bfc0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800bfc6:	4618      	mov	r0, r3
 800bfc8:	3714      	adds	r7, #20
 800bfca:	46bd      	mov	sp, r7
 800bfcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfd0:	4770      	bx	lr
 800bfd2:	bf00      	nop
 800bfd4:	aaaaaaab 	.word	0xaaaaaaab
 800bfd8:	0801b6e0 	.word	0x0801b6e0

0800bfdc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800bfdc:	b480      	push	{r7}
 800bfde:	b085      	sub	sp, #20
 800bfe0:	af00      	add	r7, sp, #0
 800bfe2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bfec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	699b      	ldr	r3, [r3, #24]
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d11f      	bne.n	800c036 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800bff6:	68bb      	ldr	r3, [r7, #8]
 800bff8:	2b03      	cmp	r3, #3
 800bffa:	d855      	bhi.n	800c0a8 <DMA_CheckFifoParam+0xcc>
 800bffc:	a201      	add	r2, pc, #4	; (adr r2, 800c004 <DMA_CheckFifoParam+0x28>)
 800bffe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c002:	bf00      	nop
 800c004:	0800c015 	.word	0x0800c015
 800c008:	0800c027 	.word	0x0800c027
 800c00c:	0800c015 	.word	0x0800c015
 800c010:	0800c0a9 	.word	0x0800c0a9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c018:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d045      	beq.n	800c0ac <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800c020:	2301      	movs	r3, #1
 800c022:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c024:	e042      	b.n	800c0ac <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c02a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800c02e:	d13f      	bne.n	800c0b0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800c030:	2301      	movs	r3, #1
 800c032:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c034:	e03c      	b.n	800c0b0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	699b      	ldr	r3, [r3, #24]
 800c03a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c03e:	d121      	bne.n	800c084 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800c040:	68bb      	ldr	r3, [r7, #8]
 800c042:	2b03      	cmp	r3, #3
 800c044:	d836      	bhi.n	800c0b4 <DMA_CheckFifoParam+0xd8>
 800c046:	a201      	add	r2, pc, #4	; (adr r2, 800c04c <DMA_CheckFifoParam+0x70>)
 800c048:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c04c:	0800c05d 	.word	0x0800c05d
 800c050:	0800c063 	.word	0x0800c063
 800c054:	0800c05d 	.word	0x0800c05d
 800c058:	0800c075 	.word	0x0800c075
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800c05c:	2301      	movs	r3, #1
 800c05e:	73fb      	strb	r3, [r7, #15]
      break;
 800c060:	e02f      	b.n	800c0c2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c066:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d024      	beq.n	800c0b8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800c06e:	2301      	movs	r3, #1
 800c070:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c072:	e021      	b.n	800c0b8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c078:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800c07c:	d11e      	bne.n	800c0bc <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800c07e:	2301      	movs	r3, #1
 800c080:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800c082:	e01b      	b.n	800c0bc <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800c084:	68bb      	ldr	r3, [r7, #8]
 800c086:	2b02      	cmp	r3, #2
 800c088:	d902      	bls.n	800c090 <DMA_CheckFifoParam+0xb4>
 800c08a:	2b03      	cmp	r3, #3
 800c08c:	d003      	beq.n	800c096 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800c08e:	e018      	b.n	800c0c2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800c090:	2301      	movs	r3, #1
 800c092:	73fb      	strb	r3, [r7, #15]
      break;
 800c094:	e015      	b.n	800c0c2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c09a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d00e      	beq.n	800c0c0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800c0a2:	2301      	movs	r3, #1
 800c0a4:	73fb      	strb	r3, [r7, #15]
      break;
 800c0a6:	e00b      	b.n	800c0c0 <DMA_CheckFifoParam+0xe4>
      break;
 800c0a8:	bf00      	nop
 800c0aa:	e00a      	b.n	800c0c2 <DMA_CheckFifoParam+0xe6>
      break;
 800c0ac:	bf00      	nop
 800c0ae:	e008      	b.n	800c0c2 <DMA_CheckFifoParam+0xe6>
      break;
 800c0b0:	bf00      	nop
 800c0b2:	e006      	b.n	800c0c2 <DMA_CheckFifoParam+0xe6>
      break;
 800c0b4:	bf00      	nop
 800c0b6:	e004      	b.n	800c0c2 <DMA_CheckFifoParam+0xe6>
      break;
 800c0b8:	bf00      	nop
 800c0ba:	e002      	b.n	800c0c2 <DMA_CheckFifoParam+0xe6>
      break;   
 800c0bc:	bf00      	nop
 800c0be:	e000      	b.n	800c0c2 <DMA_CheckFifoParam+0xe6>
      break;
 800c0c0:	bf00      	nop
    }
  } 
  
  return status; 
 800c0c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0c4:	4618      	mov	r0, r3
 800c0c6:	3714      	adds	r7, #20
 800c0c8:	46bd      	mov	sp, r7
 800c0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ce:	4770      	bx	lr

0800c0d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800c0d0:	b480      	push	{r7}
 800c0d2:	b089      	sub	sp, #36	; 0x24
 800c0d4:	af00      	add	r7, sp, #0
 800c0d6:	6078      	str	r0, [r7, #4]
 800c0d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800c0da:	2300      	movs	r3, #0
 800c0dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800c0de:	2300      	movs	r3, #0
 800c0e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800c0e2:	2300      	movs	r3, #0
 800c0e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800c0e6:	2300      	movs	r3, #0
 800c0e8:	61fb      	str	r3, [r7, #28]
 800c0ea:	e16b      	b.n	800c3c4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800c0ec:	2201      	movs	r2, #1
 800c0ee:	69fb      	ldr	r3, [r7, #28]
 800c0f0:	fa02 f303 	lsl.w	r3, r2, r3
 800c0f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800c0f6:	683b      	ldr	r3, [r7, #0]
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	697a      	ldr	r2, [r7, #20]
 800c0fc:	4013      	ands	r3, r2
 800c0fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800c100:	693a      	ldr	r2, [r7, #16]
 800c102:	697b      	ldr	r3, [r7, #20]
 800c104:	429a      	cmp	r2, r3
 800c106:	f040 815a 	bne.w	800c3be <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800c10a:	683b      	ldr	r3, [r7, #0]
 800c10c:	685b      	ldr	r3, [r3, #4]
 800c10e:	2b01      	cmp	r3, #1
 800c110:	d00b      	beq.n	800c12a <HAL_GPIO_Init+0x5a>
 800c112:	683b      	ldr	r3, [r7, #0]
 800c114:	685b      	ldr	r3, [r3, #4]
 800c116:	2b02      	cmp	r3, #2
 800c118:	d007      	beq.n	800c12a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800c11a:	683b      	ldr	r3, [r7, #0]
 800c11c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800c11e:	2b11      	cmp	r3, #17
 800c120:	d003      	beq.n	800c12a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800c122:	683b      	ldr	r3, [r7, #0]
 800c124:	685b      	ldr	r3, [r3, #4]
 800c126:	2b12      	cmp	r3, #18
 800c128:	d130      	bne.n	800c18c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	689b      	ldr	r3, [r3, #8]
 800c12e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800c130:	69fb      	ldr	r3, [r7, #28]
 800c132:	005b      	lsls	r3, r3, #1
 800c134:	2203      	movs	r2, #3
 800c136:	fa02 f303 	lsl.w	r3, r2, r3
 800c13a:	43db      	mvns	r3, r3
 800c13c:	69ba      	ldr	r2, [r7, #24]
 800c13e:	4013      	ands	r3, r2
 800c140:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800c142:	683b      	ldr	r3, [r7, #0]
 800c144:	68da      	ldr	r2, [r3, #12]
 800c146:	69fb      	ldr	r3, [r7, #28]
 800c148:	005b      	lsls	r3, r3, #1
 800c14a:	fa02 f303 	lsl.w	r3, r2, r3
 800c14e:	69ba      	ldr	r2, [r7, #24]
 800c150:	4313      	orrs	r3, r2
 800c152:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	69ba      	ldr	r2, [r7, #24]
 800c158:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	685b      	ldr	r3, [r3, #4]
 800c15e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800c160:	2201      	movs	r2, #1
 800c162:	69fb      	ldr	r3, [r7, #28]
 800c164:	fa02 f303 	lsl.w	r3, r2, r3
 800c168:	43db      	mvns	r3, r3
 800c16a:	69ba      	ldr	r2, [r7, #24]
 800c16c:	4013      	ands	r3, r2
 800c16e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800c170:	683b      	ldr	r3, [r7, #0]
 800c172:	685b      	ldr	r3, [r3, #4]
 800c174:	091b      	lsrs	r3, r3, #4
 800c176:	f003 0201 	and.w	r2, r3, #1
 800c17a:	69fb      	ldr	r3, [r7, #28]
 800c17c:	fa02 f303 	lsl.w	r3, r2, r3
 800c180:	69ba      	ldr	r2, [r7, #24]
 800c182:	4313      	orrs	r3, r2
 800c184:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	69ba      	ldr	r2, [r7, #24]
 800c18a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	68db      	ldr	r3, [r3, #12]
 800c190:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800c192:	69fb      	ldr	r3, [r7, #28]
 800c194:	005b      	lsls	r3, r3, #1
 800c196:	2203      	movs	r2, #3
 800c198:	fa02 f303 	lsl.w	r3, r2, r3
 800c19c:	43db      	mvns	r3, r3
 800c19e:	69ba      	ldr	r2, [r7, #24]
 800c1a0:	4013      	ands	r3, r2
 800c1a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800c1a4:	683b      	ldr	r3, [r7, #0]
 800c1a6:	689a      	ldr	r2, [r3, #8]
 800c1a8:	69fb      	ldr	r3, [r7, #28]
 800c1aa:	005b      	lsls	r3, r3, #1
 800c1ac:	fa02 f303 	lsl.w	r3, r2, r3
 800c1b0:	69ba      	ldr	r2, [r7, #24]
 800c1b2:	4313      	orrs	r3, r2
 800c1b4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	69ba      	ldr	r2, [r7, #24]
 800c1ba:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800c1bc:	683b      	ldr	r3, [r7, #0]
 800c1be:	685b      	ldr	r3, [r3, #4]
 800c1c0:	2b02      	cmp	r3, #2
 800c1c2:	d003      	beq.n	800c1cc <HAL_GPIO_Init+0xfc>
 800c1c4:	683b      	ldr	r3, [r7, #0]
 800c1c6:	685b      	ldr	r3, [r3, #4]
 800c1c8:	2b12      	cmp	r3, #18
 800c1ca:	d123      	bne.n	800c214 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800c1cc:	69fb      	ldr	r3, [r7, #28]
 800c1ce:	08da      	lsrs	r2, r3, #3
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	3208      	adds	r2, #8
 800c1d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c1d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800c1da:	69fb      	ldr	r3, [r7, #28]
 800c1dc:	f003 0307 	and.w	r3, r3, #7
 800c1e0:	009b      	lsls	r3, r3, #2
 800c1e2:	220f      	movs	r2, #15
 800c1e4:	fa02 f303 	lsl.w	r3, r2, r3
 800c1e8:	43db      	mvns	r3, r3
 800c1ea:	69ba      	ldr	r2, [r7, #24]
 800c1ec:	4013      	ands	r3, r2
 800c1ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800c1f0:	683b      	ldr	r3, [r7, #0]
 800c1f2:	691a      	ldr	r2, [r3, #16]
 800c1f4:	69fb      	ldr	r3, [r7, #28]
 800c1f6:	f003 0307 	and.w	r3, r3, #7
 800c1fa:	009b      	lsls	r3, r3, #2
 800c1fc:	fa02 f303 	lsl.w	r3, r2, r3
 800c200:	69ba      	ldr	r2, [r7, #24]
 800c202:	4313      	orrs	r3, r2
 800c204:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800c206:	69fb      	ldr	r3, [r7, #28]
 800c208:	08da      	lsrs	r2, r3, #3
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	3208      	adds	r2, #8
 800c20e:	69b9      	ldr	r1, [r7, #24]
 800c210:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800c21a:	69fb      	ldr	r3, [r7, #28]
 800c21c:	005b      	lsls	r3, r3, #1
 800c21e:	2203      	movs	r2, #3
 800c220:	fa02 f303 	lsl.w	r3, r2, r3
 800c224:	43db      	mvns	r3, r3
 800c226:	69ba      	ldr	r2, [r7, #24]
 800c228:	4013      	ands	r3, r2
 800c22a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800c22c:	683b      	ldr	r3, [r7, #0]
 800c22e:	685b      	ldr	r3, [r3, #4]
 800c230:	f003 0203 	and.w	r2, r3, #3
 800c234:	69fb      	ldr	r3, [r7, #28]
 800c236:	005b      	lsls	r3, r3, #1
 800c238:	fa02 f303 	lsl.w	r3, r2, r3
 800c23c:	69ba      	ldr	r2, [r7, #24]
 800c23e:	4313      	orrs	r3, r2
 800c240:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	69ba      	ldr	r2, [r7, #24]
 800c246:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800c248:	683b      	ldr	r3, [r7, #0]
 800c24a:	685b      	ldr	r3, [r3, #4]
 800c24c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c250:	2b00      	cmp	r3, #0
 800c252:	f000 80b4 	beq.w	800c3be <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c256:	2300      	movs	r3, #0
 800c258:	60fb      	str	r3, [r7, #12]
 800c25a:	4b5f      	ldr	r3, [pc, #380]	; (800c3d8 <HAL_GPIO_Init+0x308>)
 800c25c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c25e:	4a5e      	ldr	r2, [pc, #376]	; (800c3d8 <HAL_GPIO_Init+0x308>)
 800c260:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c264:	6453      	str	r3, [r2, #68]	; 0x44
 800c266:	4b5c      	ldr	r3, [pc, #368]	; (800c3d8 <HAL_GPIO_Init+0x308>)
 800c268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c26a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c26e:	60fb      	str	r3, [r7, #12]
 800c270:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800c272:	4a5a      	ldr	r2, [pc, #360]	; (800c3dc <HAL_GPIO_Init+0x30c>)
 800c274:	69fb      	ldr	r3, [r7, #28]
 800c276:	089b      	lsrs	r3, r3, #2
 800c278:	3302      	adds	r3, #2
 800c27a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c27e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800c280:	69fb      	ldr	r3, [r7, #28]
 800c282:	f003 0303 	and.w	r3, r3, #3
 800c286:	009b      	lsls	r3, r3, #2
 800c288:	220f      	movs	r2, #15
 800c28a:	fa02 f303 	lsl.w	r3, r2, r3
 800c28e:	43db      	mvns	r3, r3
 800c290:	69ba      	ldr	r2, [r7, #24]
 800c292:	4013      	ands	r3, r2
 800c294:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	4a51      	ldr	r2, [pc, #324]	; (800c3e0 <HAL_GPIO_Init+0x310>)
 800c29a:	4293      	cmp	r3, r2
 800c29c:	d02b      	beq.n	800c2f6 <HAL_GPIO_Init+0x226>
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	4a50      	ldr	r2, [pc, #320]	; (800c3e4 <HAL_GPIO_Init+0x314>)
 800c2a2:	4293      	cmp	r3, r2
 800c2a4:	d025      	beq.n	800c2f2 <HAL_GPIO_Init+0x222>
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	4a4f      	ldr	r2, [pc, #316]	; (800c3e8 <HAL_GPIO_Init+0x318>)
 800c2aa:	4293      	cmp	r3, r2
 800c2ac:	d01f      	beq.n	800c2ee <HAL_GPIO_Init+0x21e>
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	4a4e      	ldr	r2, [pc, #312]	; (800c3ec <HAL_GPIO_Init+0x31c>)
 800c2b2:	4293      	cmp	r3, r2
 800c2b4:	d019      	beq.n	800c2ea <HAL_GPIO_Init+0x21a>
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	4a4d      	ldr	r2, [pc, #308]	; (800c3f0 <HAL_GPIO_Init+0x320>)
 800c2ba:	4293      	cmp	r3, r2
 800c2bc:	d013      	beq.n	800c2e6 <HAL_GPIO_Init+0x216>
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	4a4c      	ldr	r2, [pc, #304]	; (800c3f4 <HAL_GPIO_Init+0x324>)
 800c2c2:	4293      	cmp	r3, r2
 800c2c4:	d00d      	beq.n	800c2e2 <HAL_GPIO_Init+0x212>
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	4a4b      	ldr	r2, [pc, #300]	; (800c3f8 <HAL_GPIO_Init+0x328>)
 800c2ca:	4293      	cmp	r3, r2
 800c2cc:	d007      	beq.n	800c2de <HAL_GPIO_Init+0x20e>
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	4a4a      	ldr	r2, [pc, #296]	; (800c3fc <HAL_GPIO_Init+0x32c>)
 800c2d2:	4293      	cmp	r3, r2
 800c2d4:	d101      	bne.n	800c2da <HAL_GPIO_Init+0x20a>
 800c2d6:	2307      	movs	r3, #7
 800c2d8:	e00e      	b.n	800c2f8 <HAL_GPIO_Init+0x228>
 800c2da:	2308      	movs	r3, #8
 800c2dc:	e00c      	b.n	800c2f8 <HAL_GPIO_Init+0x228>
 800c2de:	2306      	movs	r3, #6
 800c2e0:	e00a      	b.n	800c2f8 <HAL_GPIO_Init+0x228>
 800c2e2:	2305      	movs	r3, #5
 800c2e4:	e008      	b.n	800c2f8 <HAL_GPIO_Init+0x228>
 800c2e6:	2304      	movs	r3, #4
 800c2e8:	e006      	b.n	800c2f8 <HAL_GPIO_Init+0x228>
 800c2ea:	2303      	movs	r3, #3
 800c2ec:	e004      	b.n	800c2f8 <HAL_GPIO_Init+0x228>
 800c2ee:	2302      	movs	r3, #2
 800c2f0:	e002      	b.n	800c2f8 <HAL_GPIO_Init+0x228>
 800c2f2:	2301      	movs	r3, #1
 800c2f4:	e000      	b.n	800c2f8 <HAL_GPIO_Init+0x228>
 800c2f6:	2300      	movs	r3, #0
 800c2f8:	69fa      	ldr	r2, [r7, #28]
 800c2fa:	f002 0203 	and.w	r2, r2, #3
 800c2fe:	0092      	lsls	r2, r2, #2
 800c300:	4093      	lsls	r3, r2
 800c302:	69ba      	ldr	r2, [r7, #24]
 800c304:	4313      	orrs	r3, r2
 800c306:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800c308:	4934      	ldr	r1, [pc, #208]	; (800c3dc <HAL_GPIO_Init+0x30c>)
 800c30a:	69fb      	ldr	r3, [r7, #28]
 800c30c:	089b      	lsrs	r3, r3, #2
 800c30e:	3302      	adds	r3, #2
 800c310:	69ba      	ldr	r2, [r7, #24]
 800c312:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800c316:	4b3a      	ldr	r3, [pc, #232]	; (800c400 <HAL_GPIO_Init+0x330>)
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c31c:	693b      	ldr	r3, [r7, #16]
 800c31e:	43db      	mvns	r3, r3
 800c320:	69ba      	ldr	r2, [r7, #24]
 800c322:	4013      	ands	r3, r2
 800c324:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800c326:	683b      	ldr	r3, [r7, #0]
 800c328:	685b      	ldr	r3, [r3, #4]
 800c32a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d003      	beq.n	800c33a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800c332:	69ba      	ldr	r2, [r7, #24]
 800c334:	693b      	ldr	r3, [r7, #16]
 800c336:	4313      	orrs	r3, r2
 800c338:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800c33a:	4a31      	ldr	r2, [pc, #196]	; (800c400 <HAL_GPIO_Init+0x330>)
 800c33c:	69bb      	ldr	r3, [r7, #24]
 800c33e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800c340:	4b2f      	ldr	r3, [pc, #188]	; (800c400 <HAL_GPIO_Init+0x330>)
 800c342:	685b      	ldr	r3, [r3, #4]
 800c344:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c346:	693b      	ldr	r3, [r7, #16]
 800c348:	43db      	mvns	r3, r3
 800c34a:	69ba      	ldr	r2, [r7, #24]
 800c34c:	4013      	ands	r3, r2
 800c34e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800c350:	683b      	ldr	r3, [r7, #0]
 800c352:	685b      	ldr	r3, [r3, #4]
 800c354:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c358:	2b00      	cmp	r3, #0
 800c35a:	d003      	beq.n	800c364 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800c35c:	69ba      	ldr	r2, [r7, #24]
 800c35e:	693b      	ldr	r3, [r7, #16]
 800c360:	4313      	orrs	r3, r2
 800c362:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800c364:	4a26      	ldr	r2, [pc, #152]	; (800c400 <HAL_GPIO_Init+0x330>)
 800c366:	69bb      	ldr	r3, [r7, #24]
 800c368:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800c36a:	4b25      	ldr	r3, [pc, #148]	; (800c400 <HAL_GPIO_Init+0x330>)
 800c36c:	689b      	ldr	r3, [r3, #8]
 800c36e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c370:	693b      	ldr	r3, [r7, #16]
 800c372:	43db      	mvns	r3, r3
 800c374:	69ba      	ldr	r2, [r7, #24]
 800c376:	4013      	ands	r3, r2
 800c378:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800c37a:	683b      	ldr	r3, [r7, #0]
 800c37c:	685b      	ldr	r3, [r3, #4]
 800c37e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c382:	2b00      	cmp	r3, #0
 800c384:	d003      	beq.n	800c38e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800c386:	69ba      	ldr	r2, [r7, #24]
 800c388:	693b      	ldr	r3, [r7, #16]
 800c38a:	4313      	orrs	r3, r2
 800c38c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800c38e:	4a1c      	ldr	r2, [pc, #112]	; (800c400 <HAL_GPIO_Init+0x330>)
 800c390:	69bb      	ldr	r3, [r7, #24]
 800c392:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800c394:	4b1a      	ldr	r3, [pc, #104]	; (800c400 <HAL_GPIO_Init+0x330>)
 800c396:	68db      	ldr	r3, [r3, #12]
 800c398:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c39a:	693b      	ldr	r3, [r7, #16]
 800c39c:	43db      	mvns	r3, r3
 800c39e:	69ba      	ldr	r2, [r7, #24]
 800c3a0:	4013      	ands	r3, r2
 800c3a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800c3a4:	683b      	ldr	r3, [r7, #0]
 800c3a6:	685b      	ldr	r3, [r3, #4]
 800c3a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d003      	beq.n	800c3b8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800c3b0:	69ba      	ldr	r2, [r7, #24]
 800c3b2:	693b      	ldr	r3, [r7, #16]
 800c3b4:	4313      	orrs	r3, r2
 800c3b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800c3b8:	4a11      	ldr	r2, [pc, #68]	; (800c400 <HAL_GPIO_Init+0x330>)
 800c3ba:	69bb      	ldr	r3, [r7, #24]
 800c3bc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800c3be:	69fb      	ldr	r3, [r7, #28]
 800c3c0:	3301      	adds	r3, #1
 800c3c2:	61fb      	str	r3, [r7, #28]
 800c3c4:	69fb      	ldr	r3, [r7, #28]
 800c3c6:	2b0f      	cmp	r3, #15
 800c3c8:	f67f ae90 	bls.w	800c0ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800c3cc:	bf00      	nop
 800c3ce:	3724      	adds	r7, #36	; 0x24
 800c3d0:	46bd      	mov	sp, r7
 800c3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3d6:	4770      	bx	lr
 800c3d8:	40023800 	.word	0x40023800
 800c3dc:	40013800 	.word	0x40013800
 800c3e0:	40020000 	.word	0x40020000
 800c3e4:	40020400 	.word	0x40020400
 800c3e8:	40020800 	.word	0x40020800
 800c3ec:	40020c00 	.word	0x40020c00
 800c3f0:	40021000 	.word	0x40021000
 800c3f4:	40021400 	.word	0x40021400
 800c3f8:	40021800 	.word	0x40021800
 800c3fc:	40021c00 	.word	0x40021c00
 800c400:	40013c00 	.word	0x40013c00

0800c404 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800c404:	b480      	push	{r7}
 800c406:	b083      	sub	sp, #12
 800c408:	af00      	add	r7, sp, #0
 800c40a:	6078      	str	r0, [r7, #4]
 800c40c:	460b      	mov	r3, r1
 800c40e:	807b      	strh	r3, [r7, #2]
 800c410:	4613      	mov	r3, r2
 800c412:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800c414:	787b      	ldrb	r3, [r7, #1]
 800c416:	2b00      	cmp	r3, #0
 800c418:	d003      	beq.n	800c422 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800c41a:	887a      	ldrh	r2, [r7, #2]
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800c420:	e003      	b.n	800c42a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800c422:	887b      	ldrh	r3, [r7, #2]
 800c424:	041a      	lsls	r2, r3, #16
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	619a      	str	r2, [r3, #24]
}
 800c42a:	bf00      	nop
 800c42c:	370c      	adds	r7, #12
 800c42e:	46bd      	mov	sp, r7
 800c430:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c434:	4770      	bx	lr
	...

0800c438 <HAL_NOR_Init>:
  * @param  Timing pointer to NOR control timing structure 
  * @param  ExtTiming pointer to NOR extended mode timing structure    
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_Init(NOR_HandleTypeDef *hnor, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 800c438:	b580      	push	{r7, lr}
 800c43a:	b084      	sub	sp, #16
 800c43c:	af00      	add	r7, sp, #0
 800c43e:	60f8      	str	r0, [r7, #12]
 800c440:	60b9      	str	r1, [r7, #8]
 800c442:	607a      	str	r2, [r7, #4]
  /* Check the NOR handle parameter */
  if(hnor == NULL)
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	2b00      	cmp	r3, #0
 800c448:	d101      	bne.n	800c44e <HAL_NOR_Init+0x16>
  {
     return HAL_ERROR;
 800c44a:	2301      	movs	r3, #1
 800c44c:	e043      	b.n	800c4d6 <HAL_NOR_Init+0x9e>
  }
  
  if(hnor->State == HAL_NOR_STATE_RESET)
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800c454:	b2db      	uxtb	r3, r3
 800c456:	2b00      	cmp	r3, #0
 800c458:	d106      	bne.n	800c468 <HAL_NOR_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hnor->Lock = HAL_UNLOCKED;
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	2200      	movs	r2, #0
 800c45e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hnor->MspInitCallback(hnor);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_NOR_MspInit(hnor);
 800c462:	68f8      	ldr	r0, [r7, #12]
 800c464:	f7f7 fb98 	bl	8003b98 <HAL_NOR_MspInit>
#endif /* (USE_HAL_NOR_REGISTER_CALLBACKS) */
  }
  
  /* Initialize NOR control Interface */
  FMC_NORSRAM_Init(hnor->Instance, &(hnor->Init));
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	681a      	ldr	r2, [r3, #0]
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	3308      	adds	r3, #8
 800c470:	4619      	mov	r1, r3
 800c472:	4610      	mov	r0, r2
 800c474:	f003 f97e 	bl	800f774 <FSMC_NORSRAM_Init>

  /* Initialize NOR timing Interface */
  FMC_NORSRAM_Timing_Init(hnor->Instance, Timing, hnor->Init.NSBank); 
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	6818      	ldr	r0, [r3, #0]
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	689b      	ldr	r3, [r3, #8]
 800c480:	461a      	mov	r2, r3
 800c482:	68b9      	ldr	r1, [r7, #8]
 800c484:	f003 f9c8 	bl	800f818 <FSMC_NORSRAM_Timing_Init>

  /* Initialize NOR extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hnor->Extended, ExtTiming, hnor->Init.NSBank, hnor->Init.ExtendedMode);
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	6858      	ldr	r0, [r3, #4]
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	689a      	ldr	r2, [r3, #8]
 800c490:	68fb      	ldr	r3, [r7, #12]
 800c492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c494:	6879      	ldr	r1, [r7, #4]
 800c496:	f003 f9fd 	bl	800f894 <FSMC_NORSRAM_Extended_Timing_Init>

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hnor->Instance, hnor->Init.NSBank);
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	68fa      	ldr	r2, [r7, #12]
 800c4a0:	6892      	ldr	r2, [r2, #8]
 800c4a2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	68fa      	ldr	r2, [r7, #12]
 800c4ac:	6892      	ldr	r2, [r2, #8]
 800c4ae:	f041 0101 	orr.w	r1, r1, #1
 800c4b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize NOR Memory Data Width*/
  if (hnor->Init.MemoryDataWidth == FMC_NORSRAM_MEM_BUS_WIDTH_8)
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	695b      	ldr	r3, [r3, #20]
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d103      	bne.n	800c4c6 <HAL_NOR_Init+0x8e>
  {
    uwNORMemoryDataWidth = NOR_MEMORY_8B;
 800c4be:	4b08      	ldr	r3, [pc, #32]	; (800c4e0 <HAL_NOR_Init+0xa8>)
 800c4c0:	2200      	movs	r2, #0
 800c4c2:	601a      	str	r2, [r3, #0]
 800c4c4:	e002      	b.n	800c4cc <HAL_NOR_Init+0x94>
  }
  else
  {
    uwNORMemoryDataWidth = NOR_MEMORY_16B;
 800c4c6:	4b06      	ldr	r3, [pc, #24]	; (800c4e0 <HAL_NOR_Init+0xa8>)
 800c4c8:	2201      	movs	r2, #1
 800c4ca:	601a      	str	r2, [r3, #0]
  }

  /* Check the NOR controller state */
  hnor->State = HAL_NOR_STATE_READY; 
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	2201      	movs	r2, #1
 800c4d0:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  return HAL_OK;
 800c4d4:	2300      	movs	r3, #0
}
 800c4d6:	4618      	mov	r0, r3
 800c4d8:	3710      	adds	r7, #16
 800c4da:	46bd      	mov	sp, r7
 800c4dc:	bd80      	pop	{r7, pc}
 800c4de:	bf00      	nop
 800c4e0:	20001004 	.word	0x20001004

0800c4e4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800c4e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c4e6:	b08f      	sub	sp, #60	; 0x3c
 800c4e8:	af0a      	add	r7, sp, #40	; 0x28
 800c4ea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d101      	bne.n	800c4f6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800c4f2:	2301      	movs	r3, #1
 800c4f4:	e10f      	b.n	800c716 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800c502:	b2db      	uxtb	r3, r3
 800c504:	2b00      	cmp	r3, #0
 800c506:	d106      	bne.n	800c516 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	2200      	movs	r2, #0
 800c50c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800c510:	6878      	ldr	r0, [r7, #4]
 800c512:	f009 f9d5 	bl	80158c0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	2203      	movs	r2, #3
 800c51a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800c51e:	68bb      	ldr	r3, [r7, #8]
 800c520:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c522:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c526:	2b00      	cmp	r3, #0
 800c528:	d102      	bne.n	800c530 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	2200      	movs	r2, #0
 800c52e:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	4618      	mov	r0, r3
 800c536:	f003 fb02 	bl	800fb3e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	603b      	str	r3, [r7, #0]
 800c540:	687e      	ldr	r6, [r7, #4]
 800c542:	466d      	mov	r5, sp
 800c544:	f106 0410 	add.w	r4, r6, #16
 800c548:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c54a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800c54c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c54e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800c550:	e894 0003 	ldmia.w	r4, {r0, r1}
 800c554:	e885 0003 	stmia.w	r5, {r0, r1}
 800c558:	1d33      	adds	r3, r6, #4
 800c55a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c55c:	6838      	ldr	r0, [r7, #0]
 800c55e:	f003 f9d9 	bl	800f914 <USB_CoreInit>
 800c562:	4603      	mov	r3, r0
 800c564:	2b00      	cmp	r3, #0
 800c566:	d005      	beq.n	800c574 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	2202      	movs	r2, #2
 800c56c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800c570:	2301      	movs	r3, #1
 800c572:	e0d0      	b.n	800c716 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	2100      	movs	r1, #0
 800c57a:	4618      	mov	r0, r3
 800c57c:	f003 faf0 	bl	800fb60 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c580:	2300      	movs	r3, #0
 800c582:	73fb      	strb	r3, [r7, #15]
 800c584:	e04a      	b.n	800c61c <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800c586:	7bfa      	ldrb	r2, [r7, #15]
 800c588:	6879      	ldr	r1, [r7, #4]
 800c58a:	4613      	mov	r3, r2
 800c58c:	00db      	lsls	r3, r3, #3
 800c58e:	1a9b      	subs	r3, r3, r2
 800c590:	009b      	lsls	r3, r3, #2
 800c592:	440b      	add	r3, r1
 800c594:	333d      	adds	r3, #61	; 0x3d
 800c596:	2201      	movs	r2, #1
 800c598:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800c59a:	7bfa      	ldrb	r2, [r7, #15]
 800c59c:	6879      	ldr	r1, [r7, #4]
 800c59e:	4613      	mov	r3, r2
 800c5a0:	00db      	lsls	r3, r3, #3
 800c5a2:	1a9b      	subs	r3, r3, r2
 800c5a4:	009b      	lsls	r3, r3, #2
 800c5a6:	440b      	add	r3, r1
 800c5a8:	333c      	adds	r3, #60	; 0x3c
 800c5aa:	7bfa      	ldrb	r2, [r7, #15]
 800c5ac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800c5ae:	7bfa      	ldrb	r2, [r7, #15]
 800c5b0:	7bfb      	ldrb	r3, [r7, #15]
 800c5b2:	b298      	uxth	r0, r3
 800c5b4:	6879      	ldr	r1, [r7, #4]
 800c5b6:	4613      	mov	r3, r2
 800c5b8:	00db      	lsls	r3, r3, #3
 800c5ba:	1a9b      	subs	r3, r3, r2
 800c5bc:	009b      	lsls	r3, r3, #2
 800c5be:	440b      	add	r3, r1
 800c5c0:	3342      	adds	r3, #66	; 0x42
 800c5c2:	4602      	mov	r2, r0
 800c5c4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800c5c6:	7bfa      	ldrb	r2, [r7, #15]
 800c5c8:	6879      	ldr	r1, [r7, #4]
 800c5ca:	4613      	mov	r3, r2
 800c5cc:	00db      	lsls	r3, r3, #3
 800c5ce:	1a9b      	subs	r3, r3, r2
 800c5d0:	009b      	lsls	r3, r3, #2
 800c5d2:	440b      	add	r3, r1
 800c5d4:	333f      	adds	r3, #63	; 0x3f
 800c5d6:	2200      	movs	r2, #0
 800c5d8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800c5da:	7bfa      	ldrb	r2, [r7, #15]
 800c5dc:	6879      	ldr	r1, [r7, #4]
 800c5de:	4613      	mov	r3, r2
 800c5e0:	00db      	lsls	r3, r3, #3
 800c5e2:	1a9b      	subs	r3, r3, r2
 800c5e4:	009b      	lsls	r3, r3, #2
 800c5e6:	440b      	add	r3, r1
 800c5e8:	3344      	adds	r3, #68	; 0x44
 800c5ea:	2200      	movs	r2, #0
 800c5ec:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800c5ee:	7bfa      	ldrb	r2, [r7, #15]
 800c5f0:	6879      	ldr	r1, [r7, #4]
 800c5f2:	4613      	mov	r3, r2
 800c5f4:	00db      	lsls	r3, r3, #3
 800c5f6:	1a9b      	subs	r3, r3, r2
 800c5f8:	009b      	lsls	r3, r3, #2
 800c5fa:	440b      	add	r3, r1
 800c5fc:	3348      	adds	r3, #72	; 0x48
 800c5fe:	2200      	movs	r2, #0
 800c600:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800c602:	7bfa      	ldrb	r2, [r7, #15]
 800c604:	6879      	ldr	r1, [r7, #4]
 800c606:	4613      	mov	r3, r2
 800c608:	00db      	lsls	r3, r3, #3
 800c60a:	1a9b      	subs	r3, r3, r2
 800c60c:	009b      	lsls	r3, r3, #2
 800c60e:	440b      	add	r3, r1
 800c610:	3350      	adds	r3, #80	; 0x50
 800c612:	2200      	movs	r2, #0
 800c614:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c616:	7bfb      	ldrb	r3, [r7, #15]
 800c618:	3301      	adds	r3, #1
 800c61a:	73fb      	strb	r3, [r7, #15]
 800c61c:	7bfa      	ldrb	r2, [r7, #15]
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	685b      	ldr	r3, [r3, #4]
 800c622:	429a      	cmp	r2, r3
 800c624:	d3af      	bcc.n	800c586 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c626:	2300      	movs	r3, #0
 800c628:	73fb      	strb	r3, [r7, #15]
 800c62a:	e044      	b.n	800c6b6 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800c62c:	7bfa      	ldrb	r2, [r7, #15]
 800c62e:	6879      	ldr	r1, [r7, #4]
 800c630:	4613      	mov	r3, r2
 800c632:	00db      	lsls	r3, r3, #3
 800c634:	1a9b      	subs	r3, r3, r2
 800c636:	009b      	lsls	r3, r3, #2
 800c638:	440b      	add	r3, r1
 800c63a:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800c63e:	2200      	movs	r2, #0
 800c640:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800c642:	7bfa      	ldrb	r2, [r7, #15]
 800c644:	6879      	ldr	r1, [r7, #4]
 800c646:	4613      	mov	r3, r2
 800c648:	00db      	lsls	r3, r3, #3
 800c64a:	1a9b      	subs	r3, r3, r2
 800c64c:	009b      	lsls	r3, r3, #2
 800c64e:	440b      	add	r3, r1
 800c650:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800c654:	7bfa      	ldrb	r2, [r7, #15]
 800c656:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800c658:	7bfa      	ldrb	r2, [r7, #15]
 800c65a:	6879      	ldr	r1, [r7, #4]
 800c65c:	4613      	mov	r3, r2
 800c65e:	00db      	lsls	r3, r3, #3
 800c660:	1a9b      	subs	r3, r3, r2
 800c662:	009b      	lsls	r3, r3, #2
 800c664:	440b      	add	r3, r1
 800c666:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800c66a:	2200      	movs	r2, #0
 800c66c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800c66e:	7bfa      	ldrb	r2, [r7, #15]
 800c670:	6879      	ldr	r1, [r7, #4]
 800c672:	4613      	mov	r3, r2
 800c674:	00db      	lsls	r3, r3, #3
 800c676:	1a9b      	subs	r3, r3, r2
 800c678:	009b      	lsls	r3, r3, #2
 800c67a:	440b      	add	r3, r1
 800c67c:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800c680:	2200      	movs	r2, #0
 800c682:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800c684:	7bfa      	ldrb	r2, [r7, #15]
 800c686:	6879      	ldr	r1, [r7, #4]
 800c688:	4613      	mov	r3, r2
 800c68a:	00db      	lsls	r3, r3, #3
 800c68c:	1a9b      	subs	r3, r3, r2
 800c68e:	009b      	lsls	r3, r3, #2
 800c690:	440b      	add	r3, r1
 800c692:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800c696:	2200      	movs	r2, #0
 800c698:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800c69a:	7bfa      	ldrb	r2, [r7, #15]
 800c69c:	6879      	ldr	r1, [r7, #4]
 800c69e:	4613      	mov	r3, r2
 800c6a0:	00db      	lsls	r3, r3, #3
 800c6a2:	1a9b      	subs	r3, r3, r2
 800c6a4:	009b      	lsls	r3, r3, #2
 800c6a6:	440b      	add	r3, r1
 800c6a8:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800c6ac:	2200      	movs	r2, #0
 800c6ae:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c6b0:	7bfb      	ldrb	r3, [r7, #15]
 800c6b2:	3301      	adds	r3, #1
 800c6b4:	73fb      	strb	r3, [r7, #15]
 800c6b6:	7bfa      	ldrb	r2, [r7, #15]
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	685b      	ldr	r3, [r3, #4]
 800c6bc:	429a      	cmp	r2, r3
 800c6be:	d3b5      	bcc.n	800c62c <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	603b      	str	r3, [r7, #0]
 800c6c6:	687e      	ldr	r6, [r7, #4]
 800c6c8:	466d      	mov	r5, sp
 800c6ca:	f106 0410 	add.w	r4, r6, #16
 800c6ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c6d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800c6d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c6d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800c6d6:	e894 0003 	ldmia.w	r4, {r0, r1}
 800c6da:	e885 0003 	stmia.w	r5, {r0, r1}
 800c6de:	1d33      	adds	r3, r6, #4
 800c6e0:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c6e2:	6838      	ldr	r0, [r7, #0]
 800c6e4:	f003 fa66 	bl	800fbb4 <USB_DevInit>
 800c6e8:	4603      	mov	r3, r0
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d005      	beq.n	800c6fa <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	2202      	movs	r2, #2
 800c6f2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800c6f6:	2301      	movs	r3, #1
 800c6f8:	e00d      	b.n	800c716 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	2200      	movs	r2, #0
 800c6fe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	2201      	movs	r2, #1
 800c706:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	4618      	mov	r0, r3
 800c710:	f004 faae 	bl	8010c70 <USB_DevDisconnect>

  return HAL_OK;
 800c714:	2300      	movs	r3, #0
}
 800c716:	4618      	mov	r0, r3
 800c718:	3714      	adds	r7, #20
 800c71a:	46bd      	mov	sp, r7
 800c71c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c71e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800c71e:	b580      	push	{r7, lr}
 800c720:	b084      	sub	sp, #16
 800c722:	af00      	add	r7, sp, #0
 800c724:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800c732:	2b01      	cmp	r3, #1
 800c734:	d101      	bne.n	800c73a <HAL_PCD_Start+0x1c>
 800c736:	2302      	movs	r3, #2
 800c738:	e020      	b.n	800c77c <HAL_PCD_Start+0x5e>
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	2201      	movs	r2, #1
 800c73e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c746:	2b01      	cmp	r3, #1
 800c748:	d109      	bne.n	800c75e <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800c74e:	2b01      	cmp	r3, #1
 800c750:	d005      	beq.n	800c75e <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c756:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	4618      	mov	r0, r3
 800c764:	f003 f9da 	bl	800fb1c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	4618      	mov	r0, r3
 800c76e:	f004 fa5e 	bl	8010c2e <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	2200      	movs	r2, #0
 800c776:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800c77a:	2300      	movs	r3, #0
}
 800c77c:	4618      	mov	r0, r3
 800c77e:	3710      	adds	r7, #16
 800c780:	46bd      	mov	sp, r7
 800c782:	bd80      	pop	{r7, pc}

0800c784 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800c784:	b590      	push	{r4, r7, lr}
 800c786:	b08d      	sub	sp, #52	; 0x34
 800c788:	af00      	add	r7, sp, #0
 800c78a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c792:	6a3b      	ldr	r3, [r7, #32]
 800c794:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	4618      	mov	r0, r3
 800c79c:	f004 fb1c 	bl	8010dd8 <USB_GetMode>
 800c7a0:	4603      	mov	r3, r0
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	f040 839d 	bne.w	800cee2 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	4618      	mov	r0, r3
 800c7ae:	f004 fa80 	bl	8010cb2 <USB_ReadInterrupts>
 800c7b2:	4603      	mov	r3, r0
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	f000 8393 	beq.w	800cee0 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	4618      	mov	r0, r3
 800c7c0:	f004 fa77 	bl	8010cb2 <USB_ReadInterrupts>
 800c7c4:	4603      	mov	r3, r0
 800c7c6:	f003 0302 	and.w	r3, r3, #2
 800c7ca:	2b02      	cmp	r3, #2
 800c7cc:	d107      	bne.n	800c7de <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	695a      	ldr	r2, [r3, #20]
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	f002 0202 	and.w	r2, r2, #2
 800c7dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	4618      	mov	r0, r3
 800c7e4:	f004 fa65 	bl	8010cb2 <USB_ReadInterrupts>
 800c7e8:	4603      	mov	r3, r0
 800c7ea:	f003 0310 	and.w	r3, r3, #16
 800c7ee:	2b10      	cmp	r3, #16
 800c7f0:	d161      	bne.n	800c8b6 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	699a      	ldr	r2, [r3, #24]
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	f022 0210 	bic.w	r2, r2, #16
 800c800:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 800c802:	6a3b      	ldr	r3, [r7, #32]
 800c804:	6a1b      	ldr	r3, [r3, #32]
 800c806:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800c808:	69bb      	ldr	r3, [r7, #24]
 800c80a:	f003 020f 	and.w	r2, r3, #15
 800c80e:	4613      	mov	r3, r2
 800c810:	00db      	lsls	r3, r3, #3
 800c812:	1a9b      	subs	r3, r3, r2
 800c814:	009b      	lsls	r3, r3, #2
 800c816:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800c81a:	687a      	ldr	r2, [r7, #4]
 800c81c:	4413      	add	r3, r2
 800c81e:	3304      	adds	r3, #4
 800c820:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800c822:	69bb      	ldr	r3, [r7, #24]
 800c824:	0c5b      	lsrs	r3, r3, #17
 800c826:	f003 030f 	and.w	r3, r3, #15
 800c82a:	2b02      	cmp	r3, #2
 800c82c:	d124      	bne.n	800c878 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800c82e:	69ba      	ldr	r2, [r7, #24]
 800c830:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800c834:	4013      	ands	r3, r2
 800c836:	2b00      	cmp	r3, #0
 800c838:	d035      	beq.n	800c8a6 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800c83a:	697b      	ldr	r3, [r7, #20]
 800c83c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 800c83e:	69bb      	ldr	r3, [r7, #24]
 800c840:	091b      	lsrs	r3, r3, #4
 800c842:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800c844:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c848:	b29b      	uxth	r3, r3
 800c84a:	461a      	mov	r2, r3
 800c84c:	6a38      	ldr	r0, [r7, #32]
 800c84e:	f004 f8cb 	bl	80109e8 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800c852:	697b      	ldr	r3, [r7, #20]
 800c854:	68da      	ldr	r2, [r3, #12]
 800c856:	69bb      	ldr	r3, [r7, #24]
 800c858:	091b      	lsrs	r3, r3, #4
 800c85a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c85e:	441a      	add	r2, r3
 800c860:	697b      	ldr	r3, [r7, #20]
 800c862:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800c864:	697b      	ldr	r3, [r7, #20]
 800c866:	699a      	ldr	r2, [r3, #24]
 800c868:	69bb      	ldr	r3, [r7, #24]
 800c86a:	091b      	lsrs	r3, r3, #4
 800c86c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c870:	441a      	add	r2, r3
 800c872:	697b      	ldr	r3, [r7, #20]
 800c874:	619a      	str	r2, [r3, #24]
 800c876:	e016      	b.n	800c8a6 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800c878:	69bb      	ldr	r3, [r7, #24]
 800c87a:	0c5b      	lsrs	r3, r3, #17
 800c87c:	f003 030f 	and.w	r3, r3, #15
 800c880:	2b06      	cmp	r3, #6
 800c882:	d110      	bne.n	800c8a6 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800c88a:	2208      	movs	r2, #8
 800c88c:	4619      	mov	r1, r3
 800c88e:	6a38      	ldr	r0, [r7, #32]
 800c890:	f004 f8aa 	bl	80109e8 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800c894:	697b      	ldr	r3, [r7, #20]
 800c896:	699a      	ldr	r2, [r3, #24]
 800c898:	69bb      	ldr	r3, [r7, #24]
 800c89a:	091b      	lsrs	r3, r3, #4
 800c89c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c8a0:	441a      	add	r2, r3
 800c8a2:	697b      	ldr	r3, [r7, #20]
 800c8a4:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	699a      	ldr	r2, [r3, #24]
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	f042 0210 	orr.w	r2, r2, #16
 800c8b4:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	4618      	mov	r0, r3
 800c8bc:	f004 f9f9 	bl	8010cb2 <USB_ReadInterrupts>
 800c8c0:	4603      	mov	r3, r0
 800c8c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800c8c6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800c8ca:	d16e      	bne.n	800c9aa <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 800c8cc:	2300      	movs	r3, #0
 800c8ce:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	4618      	mov	r0, r3
 800c8d6:	f004 f9ff 	bl	8010cd8 <USB_ReadDevAllOutEpInterrupt>
 800c8da:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800c8dc:	e062      	b.n	800c9a4 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 800c8de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8e0:	f003 0301 	and.w	r3, r3, #1
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d057      	beq.n	800c998 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c8ee:	b2d2      	uxtb	r2, r2
 800c8f0:	4611      	mov	r1, r2
 800c8f2:	4618      	mov	r0, r3
 800c8f4:	f004 fa24 	bl	8010d40 <USB_ReadDevOutEPInterrupt>
 800c8f8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800c8fa:	693b      	ldr	r3, [r7, #16]
 800c8fc:	f003 0301 	and.w	r3, r3, #1
 800c900:	2b00      	cmp	r3, #0
 800c902:	d00c      	beq.n	800c91e <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800c904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c906:	015a      	lsls	r2, r3, #5
 800c908:	69fb      	ldr	r3, [r7, #28]
 800c90a:	4413      	add	r3, r2
 800c90c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c910:	461a      	mov	r2, r3
 800c912:	2301      	movs	r3, #1
 800c914:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800c916:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c918:	6878      	ldr	r0, [r7, #4]
 800c91a:	f000 fdb1 	bl	800d480 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800c91e:	693b      	ldr	r3, [r7, #16]
 800c920:	f003 0308 	and.w	r3, r3, #8
 800c924:	2b00      	cmp	r3, #0
 800c926:	d00c      	beq.n	800c942 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800c928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c92a:	015a      	lsls	r2, r3, #5
 800c92c:	69fb      	ldr	r3, [r7, #28]
 800c92e:	4413      	add	r3, r2
 800c930:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c934:	461a      	mov	r2, r3
 800c936:	2308      	movs	r3, #8
 800c938:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800c93a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c93c:	6878      	ldr	r0, [r7, #4]
 800c93e:	f000 feab 	bl	800d698 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800c942:	693b      	ldr	r3, [r7, #16]
 800c944:	f003 0310 	and.w	r3, r3, #16
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d008      	beq.n	800c95e <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800c94c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c94e:	015a      	lsls	r2, r3, #5
 800c950:	69fb      	ldr	r3, [r7, #28]
 800c952:	4413      	add	r3, r2
 800c954:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c958:	461a      	mov	r2, r3
 800c95a:	2310      	movs	r3, #16
 800c95c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800c95e:	693b      	ldr	r3, [r7, #16]
 800c960:	f003 0320 	and.w	r3, r3, #32
 800c964:	2b00      	cmp	r3, #0
 800c966:	d008      	beq.n	800c97a <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800c968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c96a:	015a      	lsls	r2, r3, #5
 800c96c:	69fb      	ldr	r3, [r7, #28]
 800c96e:	4413      	add	r3, r2
 800c970:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c974:	461a      	mov	r2, r3
 800c976:	2320      	movs	r3, #32
 800c978:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800c97a:	693b      	ldr	r3, [r7, #16]
 800c97c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c980:	2b00      	cmp	r3, #0
 800c982:	d009      	beq.n	800c998 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800c984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c986:	015a      	lsls	r2, r3, #5
 800c988:	69fb      	ldr	r3, [r7, #28]
 800c98a:	4413      	add	r3, r2
 800c98c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c990:	461a      	mov	r2, r3
 800c992:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800c996:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800c998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c99a:	3301      	adds	r3, #1
 800c99c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800c99e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9a0:	085b      	lsrs	r3, r3, #1
 800c9a2:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800c9a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d199      	bne.n	800c8de <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	4618      	mov	r0, r3
 800c9b0:	f004 f97f 	bl	8010cb2 <USB_ReadInterrupts>
 800c9b4:	4603      	mov	r3, r0
 800c9b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c9ba:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c9be:	f040 80c0 	bne.w	800cb42 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	4618      	mov	r0, r3
 800c9c8:	f004 f9a0 	bl	8010d0c <USB_ReadDevAllInEpInterrupt>
 800c9cc:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800c9ce:	2300      	movs	r3, #0
 800c9d0:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800c9d2:	e0b2      	b.n	800cb3a <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800c9d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9d6:	f003 0301 	and.w	r3, r3, #1
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	f000 80a7 	beq.w	800cb2e <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c9e6:	b2d2      	uxtb	r2, r2
 800c9e8:	4611      	mov	r1, r2
 800c9ea:	4618      	mov	r0, r3
 800c9ec:	f004 f9c6 	bl	8010d7c <USB_ReadDevInEPInterrupt>
 800c9f0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800c9f2:	693b      	ldr	r3, [r7, #16]
 800c9f4:	f003 0301 	and.w	r3, r3, #1
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d057      	beq.n	800caac <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800c9fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9fe:	f003 030f 	and.w	r3, r3, #15
 800ca02:	2201      	movs	r2, #1
 800ca04:	fa02 f303 	lsl.w	r3, r2, r3
 800ca08:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800ca0a:	69fb      	ldr	r3, [r7, #28]
 800ca0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ca10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	43db      	mvns	r3, r3
 800ca16:	69f9      	ldr	r1, [r7, #28]
 800ca18:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ca1c:	4013      	ands	r3, r2
 800ca1e:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800ca20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca22:	015a      	lsls	r2, r3, #5
 800ca24:	69fb      	ldr	r3, [r7, #28]
 800ca26:	4413      	add	r3, r2
 800ca28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ca2c:	461a      	mov	r2, r3
 800ca2e:	2301      	movs	r3, #1
 800ca30:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	691b      	ldr	r3, [r3, #16]
 800ca36:	2b01      	cmp	r3, #1
 800ca38:	d132      	bne.n	800caa0 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800ca3a:	6879      	ldr	r1, [r7, #4]
 800ca3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ca3e:	4613      	mov	r3, r2
 800ca40:	00db      	lsls	r3, r3, #3
 800ca42:	1a9b      	subs	r3, r3, r2
 800ca44:	009b      	lsls	r3, r3, #2
 800ca46:	440b      	add	r3, r1
 800ca48:	3348      	adds	r3, #72	; 0x48
 800ca4a:	6819      	ldr	r1, [r3, #0]
 800ca4c:	6878      	ldr	r0, [r7, #4]
 800ca4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ca50:	4613      	mov	r3, r2
 800ca52:	00db      	lsls	r3, r3, #3
 800ca54:	1a9b      	subs	r3, r3, r2
 800ca56:	009b      	lsls	r3, r3, #2
 800ca58:	4403      	add	r3, r0
 800ca5a:	3344      	adds	r3, #68	; 0x44
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	4419      	add	r1, r3
 800ca60:	6878      	ldr	r0, [r7, #4]
 800ca62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ca64:	4613      	mov	r3, r2
 800ca66:	00db      	lsls	r3, r3, #3
 800ca68:	1a9b      	subs	r3, r3, r2
 800ca6a:	009b      	lsls	r3, r3, #2
 800ca6c:	4403      	add	r3, r0
 800ca6e:	3348      	adds	r3, #72	; 0x48
 800ca70:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800ca72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d113      	bne.n	800caa0 <HAL_PCD_IRQHandler+0x31c>
 800ca78:	6879      	ldr	r1, [r7, #4]
 800ca7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ca7c:	4613      	mov	r3, r2
 800ca7e:	00db      	lsls	r3, r3, #3
 800ca80:	1a9b      	subs	r3, r3, r2
 800ca82:	009b      	lsls	r3, r3, #2
 800ca84:	440b      	add	r3, r1
 800ca86:	3350      	adds	r3, #80	; 0x50
 800ca88:	681b      	ldr	r3, [r3, #0]
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d108      	bne.n	800caa0 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	6818      	ldr	r0, [r3, #0]
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800ca98:	461a      	mov	r2, r3
 800ca9a:	2101      	movs	r1, #1
 800ca9c:	f004 f9ce 	bl	8010e3c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800caa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caa2:	b2db      	uxtb	r3, r3
 800caa4:	4619      	mov	r1, r3
 800caa6:	6878      	ldr	r0, [r7, #4]
 800caa8:	f008 ff8b 	bl	80159c2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800caac:	693b      	ldr	r3, [r7, #16]
 800caae:	f003 0308 	and.w	r3, r3, #8
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d008      	beq.n	800cac8 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800cab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cab8:	015a      	lsls	r2, r3, #5
 800caba:	69fb      	ldr	r3, [r7, #28]
 800cabc:	4413      	add	r3, r2
 800cabe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cac2:	461a      	mov	r2, r3
 800cac4:	2308      	movs	r3, #8
 800cac6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800cac8:	693b      	ldr	r3, [r7, #16]
 800caca:	f003 0310 	and.w	r3, r3, #16
 800cace:	2b00      	cmp	r3, #0
 800cad0:	d008      	beq.n	800cae4 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800cad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cad4:	015a      	lsls	r2, r3, #5
 800cad6:	69fb      	ldr	r3, [r7, #28]
 800cad8:	4413      	add	r3, r2
 800cada:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cade:	461a      	mov	r2, r3
 800cae0:	2310      	movs	r3, #16
 800cae2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800cae4:	693b      	ldr	r3, [r7, #16]
 800cae6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800caea:	2b00      	cmp	r3, #0
 800caec:	d008      	beq.n	800cb00 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800caee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caf0:	015a      	lsls	r2, r3, #5
 800caf2:	69fb      	ldr	r3, [r7, #28]
 800caf4:	4413      	add	r3, r2
 800caf6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cafa:	461a      	mov	r2, r3
 800cafc:	2340      	movs	r3, #64	; 0x40
 800cafe:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800cb00:	693b      	ldr	r3, [r7, #16]
 800cb02:	f003 0302 	and.w	r3, r3, #2
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d008      	beq.n	800cb1c <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800cb0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb0c:	015a      	lsls	r2, r3, #5
 800cb0e:	69fb      	ldr	r3, [r7, #28]
 800cb10:	4413      	add	r3, r2
 800cb12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb16:	461a      	mov	r2, r3
 800cb18:	2302      	movs	r3, #2
 800cb1a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800cb1c:	693b      	ldr	r3, [r7, #16]
 800cb1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d003      	beq.n	800cb2e <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800cb26:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800cb28:	6878      	ldr	r0, [r7, #4]
 800cb2a:	f000 fc1b 	bl	800d364 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800cb2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb30:	3301      	adds	r3, #1
 800cb32:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800cb34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb36:	085b      	lsrs	r3, r3, #1
 800cb38:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800cb3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	f47f af49 	bne.w	800c9d4 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	4618      	mov	r0, r3
 800cb48:	f004 f8b3 	bl	8010cb2 <USB_ReadInterrupts>
 800cb4c:	4603      	mov	r3, r0
 800cb4e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cb52:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800cb56:	d122      	bne.n	800cb9e <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800cb58:	69fb      	ldr	r3, [r7, #28]
 800cb5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cb5e:	685b      	ldr	r3, [r3, #4]
 800cb60:	69fa      	ldr	r2, [r7, #28]
 800cb62:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800cb66:	f023 0301 	bic.w	r3, r3, #1
 800cb6a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 800cb72:	2b01      	cmp	r3, #1
 800cb74:	d108      	bne.n	800cb88 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	2200      	movs	r2, #0
 800cb7a:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800cb7e:	2100      	movs	r1, #0
 800cb80:	6878      	ldr	r0, [r7, #4]
 800cb82:	f000 fe27 	bl	800d7d4 <HAL_PCDEx_LPM_Callback>
 800cb86:	e002      	b.n	800cb8e <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800cb88:	6878      	ldr	r0, [r7, #4]
 800cb8a:	f008 ff91 	bl	8015ab0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	695a      	ldr	r2, [r3, #20]
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800cb9c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	4618      	mov	r0, r3
 800cba4:	f004 f885 	bl	8010cb2 <USB_ReadInterrupts>
 800cba8:	4603      	mov	r3, r0
 800cbaa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800cbae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cbb2:	d112      	bne.n	800cbda <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800cbb4:	69fb      	ldr	r3, [r7, #28]
 800cbb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cbba:	689b      	ldr	r3, [r3, #8]
 800cbbc:	f003 0301 	and.w	r3, r3, #1
 800cbc0:	2b01      	cmp	r3, #1
 800cbc2:	d102      	bne.n	800cbca <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800cbc4:	6878      	ldr	r0, [r7, #4]
 800cbc6:	f008 ff4d 	bl	8015a64 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	695a      	ldr	r2, [r3, #20]
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800cbd8:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	4618      	mov	r0, r3
 800cbe0:	f004 f867 	bl	8010cb2 <USB_ReadInterrupts>
 800cbe4:	4603      	mov	r3, r0
 800cbe6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800cbea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cbee:	f040 80c7 	bne.w	800cd80 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800cbf2:	69fb      	ldr	r3, [r7, #28]
 800cbf4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cbf8:	685b      	ldr	r3, [r3, #4]
 800cbfa:	69fa      	ldr	r2, [r7, #28]
 800cbfc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800cc00:	f023 0301 	bic.w	r3, r3, #1
 800cc04:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	2110      	movs	r1, #16
 800cc0c:	4618      	mov	r0, r3
 800cc0e:	f003 f935 	bl	800fe7c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800cc12:	2300      	movs	r3, #0
 800cc14:	62fb      	str	r3, [r7, #44]	; 0x2c
 800cc16:	e056      	b.n	800ccc6 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800cc18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc1a:	015a      	lsls	r2, r3, #5
 800cc1c:	69fb      	ldr	r3, [r7, #28]
 800cc1e:	4413      	add	r3, r2
 800cc20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc24:	461a      	mov	r2, r3
 800cc26:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800cc2a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800cc2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc2e:	015a      	lsls	r2, r3, #5
 800cc30:	69fb      	ldr	r3, [r7, #28]
 800cc32:	4413      	add	r3, r2
 800cc34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cc3c:	0151      	lsls	r1, r2, #5
 800cc3e:	69fa      	ldr	r2, [r7, #28]
 800cc40:	440a      	add	r2, r1
 800cc42:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cc46:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800cc4a:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800cc4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc4e:	015a      	lsls	r2, r3, #5
 800cc50:	69fb      	ldr	r3, [r7, #28]
 800cc52:	4413      	add	r3, r2
 800cc54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cc5c:	0151      	lsls	r1, r2, #5
 800cc5e:	69fa      	ldr	r2, [r7, #28]
 800cc60:	440a      	add	r2, r1
 800cc62:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cc66:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800cc6a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800cc6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc6e:	015a      	lsls	r2, r3, #5
 800cc70:	69fb      	ldr	r3, [r7, #28]
 800cc72:	4413      	add	r3, r2
 800cc74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc78:	461a      	mov	r2, r3
 800cc7a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800cc7e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800cc80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc82:	015a      	lsls	r2, r3, #5
 800cc84:	69fb      	ldr	r3, [r7, #28]
 800cc86:	4413      	add	r3, r2
 800cc88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cc90:	0151      	lsls	r1, r2, #5
 800cc92:	69fa      	ldr	r2, [r7, #28]
 800cc94:	440a      	add	r2, r1
 800cc96:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cc9a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800cc9e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800cca0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cca2:	015a      	lsls	r2, r3, #5
 800cca4:	69fb      	ldr	r3, [r7, #28]
 800cca6:	4413      	add	r3, r2
 800cca8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ccb0:	0151      	lsls	r1, r2, #5
 800ccb2:	69fa      	ldr	r2, [r7, #28]
 800ccb4:	440a      	add	r2, r1
 800ccb6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ccba:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800ccbe:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800ccc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ccc2:	3301      	adds	r3, #1
 800ccc4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	685b      	ldr	r3, [r3, #4]
 800ccca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cccc:	429a      	cmp	r2, r3
 800ccce:	d3a3      	bcc.n	800cc18 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800ccd0:	69fb      	ldr	r3, [r7, #28]
 800ccd2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ccd6:	69db      	ldr	r3, [r3, #28]
 800ccd8:	69fa      	ldr	r2, [r7, #28]
 800ccda:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ccde:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800cce2:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d016      	beq.n	800cd1a <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800ccec:	69fb      	ldr	r3, [r7, #28]
 800ccee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ccf2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ccf6:	69fa      	ldr	r2, [r7, #28]
 800ccf8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ccfc:	f043 030b 	orr.w	r3, r3, #11
 800cd00:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800cd04:	69fb      	ldr	r3, [r7, #28]
 800cd06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cd0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cd0c:	69fa      	ldr	r2, [r7, #28]
 800cd0e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800cd12:	f043 030b 	orr.w	r3, r3, #11
 800cd16:	6453      	str	r3, [r2, #68]	; 0x44
 800cd18:	e015      	b.n	800cd46 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800cd1a:	69fb      	ldr	r3, [r7, #28]
 800cd1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cd20:	695b      	ldr	r3, [r3, #20]
 800cd22:	69fa      	ldr	r2, [r7, #28]
 800cd24:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800cd28:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800cd2c:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800cd30:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800cd32:	69fb      	ldr	r3, [r7, #28]
 800cd34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cd38:	691b      	ldr	r3, [r3, #16]
 800cd3a:	69fa      	ldr	r2, [r7, #28]
 800cd3c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800cd40:	f043 030b 	orr.w	r3, r3, #11
 800cd44:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800cd46:	69fb      	ldr	r3, [r7, #28]
 800cd48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	69fa      	ldr	r2, [r7, #28]
 800cd50:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800cd54:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800cd58:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	6818      	ldr	r0, [r3, #0]
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	691b      	ldr	r3, [r3, #16]
 800cd62:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800cd6a:	461a      	mov	r2, r3
 800cd6c:	f004 f866 	bl	8010e3c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	695a      	ldr	r2, [r3, #20]
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800cd7e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	4618      	mov	r0, r3
 800cd86:	f003 ff94 	bl	8010cb2 <USB_ReadInterrupts>
 800cd8a:	4603      	mov	r3, r0
 800cd8c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800cd90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cd94:	d124      	bne.n	800cde0 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	4618      	mov	r0, r3
 800cd9c:	f004 f82a 	bl	8010df4 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	4618      	mov	r0, r3
 800cda6:	f003 f8ca 	bl	800ff3e <USB_GetDevSpeed>
 800cdaa:	4603      	mov	r3, r0
 800cdac:	461a      	mov	r2, r3
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	681c      	ldr	r4, [r3, #0]
 800cdb6:	f001 f947 	bl	800e048 <HAL_RCC_GetHCLKFreq>
 800cdba:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800cdc0:	b2db      	uxtb	r3, r3
 800cdc2:	461a      	mov	r2, r3
 800cdc4:	4620      	mov	r0, r4
 800cdc6:	f002 fe07 	bl	800f9d8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800cdca:	6878      	ldr	r0, [r7, #4]
 800cdcc:	f008 fe21 	bl	8015a12 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	695a      	ldr	r2, [r3, #20]
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800cdde:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	4618      	mov	r0, r3
 800cde6:	f003 ff64 	bl	8010cb2 <USB_ReadInterrupts>
 800cdea:	4603      	mov	r3, r0
 800cdec:	f003 0308 	and.w	r3, r3, #8
 800cdf0:	2b08      	cmp	r3, #8
 800cdf2:	d10a      	bne.n	800ce0a <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800cdf4:	6878      	ldr	r0, [r7, #4]
 800cdf6:	f008 fdfe 	bl	80159f6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	695a      	ldr	r2, [r3, #20]
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	f002 0208 	and.w	r2, r2, #8
 800ce08:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	4618      	mov	r0, r3
 800ce10:	f003 ff4f 	bl	8010cb2 <USB_ReadInterrupts>
 800ce14:	4603      	mov	r3, r0
 800ce16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ce1a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ce1e:	d10f      	bne.n	800ce40 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800ce20:	2300      	movs	r3, #0
 800ce22:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800ce24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce26:	b2db      	uxtb	r3, r3
 800ce28:	4619      	mov	r1, r3
 800ce2a:	6878      	ldr	r0, [r7, #4]
 800ce2c:	f008 fe60 	bl	8015af0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	695a      	ldr	r2, [r3, #20]
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800ce3e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	4618      	mov	r0, r3
 800ce46:	f003 ff34 	bl	8010cb2 <USB_ReadInterrupts>
 800ce4a:	4603      	mov	r3, r0
 800ce4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ce50:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ce54:	d10f      	bne.n	800ce76 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800ce56:	2300      	movs	r3, #0
 800ce58:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800ce5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce5c:	b2db      	uxtb	r3, r3
 800ce5e:	4619      	mov	r1, r3
 800ce60:	6878      	ldr	r0, [r7, #4]
 800ce62:	f008 fe33 	bl	8015acc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	695a      	ldr	r2, [r3, #20]
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800ce74:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	4618      	mov	r0, r3
 800ce7c:	f003 ff19 	bl	8010cb2 <USB_ReadInterrupts>
 800ce80:	4603      	mov	r3, r0
 800ce82:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800ce86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ce8a:	d10a      	bne.n	800cea2 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800ce8c:	6878      	ldr	r0, [r7, #4]
 800ce8e:	f008 fe41 	bl	8015b14 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	695a      	ldr	r2, [r3, #20]
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800cea0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	4618      	mov	r0, r3
 800cea8:	f003 ff03 	bl	8010cb2 <USB_ReadInterrupts>
 800ceac:	4603      	mov	r3, r0
 800ceae:	f003 0304 	and.w	r3, r3, #4
 800ceb2:	2b04      	cmp	r3, #4
 800ceb4:	d115      	bne.n	800cee2 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	685b      	ldr	r3, [r3, #4]
 800cebc:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800cebe:	69bb      	ldr	r3, [r7, #24]
 800cec0:	f003 0304 	and.w	r3, r3, #4
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d002      	beq.n	800cece <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800cec8:	6878      	ldr	r0, [r7, #4]
 800ceca:	f008 fe31 	bl	8015b30 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	6859      	ldr	r1, [r3, #4]
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	69ba      	ldr	r2, [r7, #24]
 800ceda:	430a      	orrs	r2, r1
 800cedc:	605a      	str	r2, [r3, #4]
 800cede:	e000      	b.n	800cee2 <HAL_PCD_IRQHandler+0x75e>
      return;
 800cee0:	bf00      	nop
    }
  }
}
 800cee2:	3734      	adds	r7, #52	; 0x34
 800cee4:	46bd      	mov	sp, r7
 800cee6:	bd90      	pop	{r4, r7, pc}

0800cee8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800cee8:	b580      	push	{r7, lr}
 800ceea:	b082      	sub	sp, #8
 800ceec:	af00      	add	r7, sp, #0
 800ceee:	6078      	str	r0, [r7, #4]
 800cef0:	460b      	mov	r3, r1
 800cef2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800cefa:	2b01      	cmp	r3, #1
 800cefc:	d101      	bne.n	800cf02 <HAL_PCD_SetAddress+0x1a>
 800cefe:	2302      	movs	r3, #2
 800cf00:	e013      	b.n	800cf2a <HAL_PCD_SetAddress+0x42>
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	2201      	movs	r2, #1
 800cf06:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	78fa      	ldrb	r2, [r7, #3]
 800cf0e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	78fa      	ldrb	r2, [r7, #3]
 800cf18:	4611      	mov	r1, r2
 800cf1a:	4618      	mov	r0, r3
 800cf1c:	f003 fe61 	bl	8010be2 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	2200      	movs	r2, #0
 800cf24:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800cf28:	2300      	movs	r3, #0
}
 800cf2a:	4618      	mov	r0, r3
 800cf2c:	3708      	adds	r7, #8
 800cf2e:	46bd      	mov	sp, r7
 800cf30:	bd80      	pop	{r7, pc}

0800cf32 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800cf32:	b580      	push	{r7, lr}
 800cf34:	b084      	sub	sp, #16
 800cf36:	af00      	add	r7, sp, #0
 800cf38:	6078      	str	r0, [r7, #4]
 800cf3a:	4608      	mov	r0, r1
 800cf3c:	4611      	mov	r1, r2
 800cf3e:	461a      	mov	r2, r3
 800cf40:	4603      	mov	r3, r0
 800cf42:	70fb      	strb	r3, [r7, #3]
 800cf44:	460b      	mov	r3, r1
 800cf46:	803b      	strh	r3, [r7, #0]
 800cf48:	4613      	mov	r3, r2
 800cf4a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800cf4c:	2300      	movs	r3, #0
 800cf4e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800cf50:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	da0f      	bge.n	800cf78 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cf58:	78fb      	ldrb	r3, [r7, #3]
 800cf5a:	f003 020f 	and.w	r2, r3, #15
 800cf5e:	4613      	mov	r3, r2
 800cf60:	00db      	lsls	r3, r3, #3
 800cf62:	1a9b      	subs	r3, r3, r2
 800cf64:	009b      	lsls	r3, r3, #2
 800cf66:	3338      	adds	r3, #56	; 0x38
 800cf68:	687a      	ldr	r2, [r7, #4]
 800cf6a:	4413      	add	r3, r2
 800cf6c:	3304      	adds	r3, #4
 800cf6e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	2201      	movs	r2, #1
 800cf74:	705a      	strb	r2, [r3, #1]
 800cf76:	e00f      	b.n	800cf98 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cf78:	78fb      	ldrb	r3, [r7, #3]
 800cf7a:	f003 020f 	and.w	r2, r3, #15
 800cf7e:	4613      	mov	r3, r2
 800cf80:	00db      	lsls	r3, r3, #3
 800cf82:	1a9b      	subs	r3, r3, r2
 800cf84:	009b      	lsls	r3, r3, #2
 800cf86:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800cf8a:	687a      	ldr	r2, [r7, #4]
 800cf8c:	4413      	add	r3, r2
 800cf8e:	3304      	adds	r3, #4
 800cf90:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	2200      	movs	r2, #0
 800cf96:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800cf98:	78fb      	ldrb	r3, [r7, #3]
 800cf9a:	f003 030f 	and.w	r3, r3, #15
 800cf9e:	b2da      	uxtb	r2, r3
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800cfa4:	883a      	ldrh	r2, [r7, #0]
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	78ba      	ldrb	r2, [r7, #2]
 800cfae:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	785b      	ldrb	r3, [r3, #1]
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d004      	beq.n	800cfc2 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	781b      	ldrb	r3, [r3, #0]
 800cfbc:	b29a      	uxth	r2, r3
 800cfbe:	68fb      	ldr	r3, [r7, #12]
 800cfc0:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800cfc2:	78bb      	ldrb	r3, [r7, #2]
 800cfc4:	2b02      	cmp	r3, #2
 800cfc6:	d102      	bne.n	800cfce <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800cfc8:	68fb      	ldr	r3, [r7, #12]
 800cfca:	2200      	movs	r2, #0
 800cfcc:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800cfd4:	2b01      	cmp	r3, #1
 800cfd6:	d101      	bne.n	800cfdc <HAL_PCD_EP_Open+0xaa>
 800cfd8:	2302      	movs	r3, #2
 800cfda:	e00e      	b.n	800cffa <HAL_PCD_EP_Open+0xc8>
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	2201      	movs	r2, #1
 800cfe0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	68f9      	ldr	r1, [r7, #12]
 800cfea:	4618      	mov	r0, r3
 800cfec:	f002 ffcc 	bl	800ff88 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	2200      	movs	r2, #0
 800cff4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 800cff8:	7afb      	ldrb	r3, [r7, #11]
}
 800cffa:	4618      	mov	r0, r3
 800cffc:	3710      	adds	r7, #16
 800cffe:	46bd      	mov	sp, r7
 800d000:	bd80      	pop	{r7, pc}

0800d002 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800d002:	b580      	push	{r7, lr}
 800d004:	b084      	sub	sp, #16
 800d006:	af00      	add	r7, sp, #0
 800d008:	6078      	str	r0, [r7, #4]
 800d00a:	460b      	mov	r3, r1
 800d00c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800d00e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d012:	2b00      	cmp	r3, #0
 800d014:	da0f      	bge.n	800d036 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d016:	78fb      	ldrb	r3, [r7, #3]
 800d018:	f003 020f 	and.w	r2, r3, #15
 800d01c:	4613      	mov	r3, r2
 800d01e:	00db      	lsls	r3, r3, #3
 800d020:	1a9b      	subs	r3, r3, r2
 800d022:	009b      	lsls	r3, r3, #2
 800d024:	3338      	adds	r3, #56	; 0x38
 800d026:	687a      	ldr	r2, [r7, #4]
 800d028:	4413      	add	r3, r2
 800d02a:	3304      	adds	r3, #4
 800d02c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800d02e:	68fb      	ldr	r3, [r7, #12]
 800d030:	2201      	movs	r2, #1
 800d032:	705a      	strb	r2, [r3, #1]
 800d034:	e00f      	b.n	800d056 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800d036:	78fb      	ldrb	r3, [r7, #3]
 800d038:	f003 020f 	and.w	r2, r3, #15
 800d03c:	4613      	mov	r3, r2
 800d03e:	00db      	lsls	r3, r3, #3
 800d040:	1a9b      	subs	r3, r3, r2
 800d042:	009b      	lsls	r3, r3, #2
 800d044:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800d048:	687a      	ldr	r2, [r7, #4]
 800d04a:	4413      	add	r3, r2
 800d04c:	3304      	adds	r3, #4
 800d04e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	2200      	movs	r2, #0
 800d054:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800d056:	78fb      	ldrb	r3, [r7, #3]
 800d058:	f003 030f 	and.w	r3, r3, #15
 800d05c:	b2da      	uxtb	r2, r3
 800d05e:	68fb      	ldr	r3, [r7, #12]
 800d060:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800d068:	2b01      	cmp	r3, #1
 800d06a:	d101      	bne.n	800d070 <HAL_PCD_EP_Close+0x6e>
 800d06c:	2302      	movs	r3, #2
 800d06e:	e00e      	b.n	800d08e <HAL_PCD_EP_Close+0x8c>
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	2201      	movs	r2, #1
 800d074:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	68f9      	ldr	r1, [r7, #12]
 800d07e:	4618      	mov	r0, r3
 800d080:	f003 f80a 	bl	8010098 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	2200      	movs	r2, #0
 800d088:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800d08c:	2300      	movs	r3, #0
}
 800d08e:	4618      	mov	r0, r3
 800d090:	3710      	adds	r7, #16
 800d092:	46bd      	mov	sp, r7
 800d094:	bd80      	pop	{r7, pc}

0800d096 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800d096:	b580      	push	{r7, lr}
 800d098:	b086      	sub	sp, #24
 800d09a:	af00      	add	r7, sp, #0
 800d09c:	60f8      	str	r0, [r7, #12]
 800d09e:	607a      	str	r2, [r7, #4]
 800d0a0:	603b      	str	r3, [r7, #0]
 800d0a2:	460b      	mov	r3, r1
 800d0a4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800d0a6:	7afb      	ldrb	r3, [r7, #11]
 800d0a8:	f003 020f 	and.w	r2, r3, #15
 800d0ac:	4613      	mov	r3, r2
 800d0ae:	00db      	lsls	r3, r3, #3
 800d0b0:	1a9b      	subs	r3, r3, r2
 800d0b2:	009b      	lsls	r3, r3, #2
 800d0b4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800d0b8:	68fa      	ldr	r2, [r7, #12]
 800d0ba:	4413      	add	r3, r2
 800d0bc:	3304      	adds	r3, #4
 800d0be:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800d0c0:	697b      	ldr	r3, [r7, #20]
 800d0c2:	687a      	ldr	r2, [r7, #4]
 800d0c4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800d0c6:	697b      	ldr	r3, [r7, #20]
 800d0c8:	683a      	ldr	r2, [r7, #0]
 800d0ca:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800d0cc:	697b      	ldr	r3, [r7, #20]
 800d0ce:	2200      	movs	r2, #0
 800d0d0:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800d0d2:	697b      	ldr	r3, [r7, #20]
 800d0d4:	2200      	movs	r2, #0
 800d0d6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800d0d8:	7afb      	ldrb	r3, [r7, #11]
 800d0da:	f003 030f 	and.w	r3, r3, #15
 800d0de:	b2da      	uxtb	r2, r3
 800d0e0:	697b      	ldr	r3, [r7, #20]
 800d0e2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800d0e4:	68fb      	ldr	r3, [r7, #12]
 800d0e6:	691b      	ldr	r3, [r3, #16]
 800d0e8:	2b01      	cmp	r3, #1
 800d0ea:	d102      	bne.n	800d0f2 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800d0ec:	687a      	ldr	r2, [r7, #4]
 800d0ee:	697b      	ldr	r3, [r7, #20]
 800d0f0:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800d0f2:	7afb      	ldrb	r3, [r7, #11]
 800d0f4:	f003 030f 	and.w	r3, r3, #15
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d109      	bne.n	800d110 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	6818      	ldr	r0, [r3, #0]
 800d100:	68fb      	ldr	r3, [r7, #12]
 800d102:	691b      	ldr	r3, [r3, #16]
 800d104:	b2db      	uxtb	r3, r3
 800d106:	461a      	mov	r2, r3
 800d108:	6979      	ldr	r1, [r7, #20]
 800d10a:	f003 fae5 	bl	80106d8 <USB_EP0StartXfer>
 800d10e:	e008      	b.n	800d122 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800d110:	68fb      	ldr	r3, [r7, #12]
 800d112:	6818      	ldr	r0, [r3, #0]
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	691b      	ldr	r3, [r3, #16]
 800d118:	b2db      	uxtb	r3, r3
 800d11a:	461a      	mov	r2, r3
 800d11c:	6979      	ldr	r1, [r7, #20]
 800d11e:	f003 f897 	bl	8010250 <USB_EPStartXfer>
  }

  return HAL_OK;
 800d122:	2300      	movs	r3, #0
}
 800d124:	4618      	mov	r0, r3
 800d126:	3718      	adds	r7, #24
 800d128:	46bd      	mov	sp, r7
 800d12a:	bd80      	pop	{r7, pc}

0800d12c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800d12c:	b480      	push	{r7}
 800d12e:	b083      	sub	sp, #12
 800d130:	af00      	add	r7, sp, #0
 800d132:	6078      	str	r0, [r7, #4]
 800d134:	460b      	mov	r3, r1
 800d136:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800d138:	78fb      	ldrb	r3, [r7, #3]
 800d13a:	f003 020f 	and.w	r2, r3, #15
 800d13e:	6879      	ldr	r1, [r7, #4]
 800d140:	4613      	mov	r3, r2
 800d142:	00db      	lsls	r3, r3, #3
 800d144:	1a9b      	subs	r3, r3, r2
 800d146:	009b      	lsls	r3, r3, #2
 800d148:	440b      	add	r3, r1
 800d14a:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800d14e:	681b      	ldr	r3, [r3, #0]
}
 800d150:	4618      	mov	r0, r3
 800d152:	370c      	adds	r7, #12
 800d154:	46bd      	mov	sp, r7
 800d156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d15a:	4770      	bx	lr

0800d15c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800d15c:	b580      	push	{r7, lr}
 800d15e:	b086      	sub	sp, #24
 800d160:	af00      	add	r7, sp, #0
 800d162:	60f8      	str	r0, [r7, #12]
 800d164:	607a      	str	r2, [r7, #4]
 800d166:	603b      	str	r3, [r7, #0]
 800d168:	460b      	mov	r3, r1
 800d16a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d16c:	7afb      	ldrb	r3, [r7, #11]
 800d16e:	f003 020f 	and.w	r2, r3, #15
 800d172:	4613      	mov	r3, r2
 800d174:	00db      	lsls	r3, r3, #3
 800d176:	1a9b      	subs	r3, r3, r2
 800d178:	009b      	lsls	r3, r3, #2
 800d17a:	3338      	adds	r3, #56	; 0x38
 800d17c:	68fa      	ldr	r2, [r7, #12]
 800d17e:	4413      	add	r3, r2
 800d180:	3304      	adds	r3, #4
 800d182:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800d184:	697b      	ldr	r3, [r7, #20]
 800d186:	687a      	ldr	r2, [r7, #4]
 800d188:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800d18a:	697b      	ldr	r3, [r7, #20]
 800d18c:	683a      	ldr	r2, [r7, #0]
 800d18e:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800d190:	697b      	ldr	r3, [r7, #20]
 800d192:	2200      	movs	r2, #0
 800d194:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800d196:	697b      	ldr	r3, [r7, #20]
 800d198:	2201      	movs	r2, #1
 800d19a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800d19c:	7afb      	ldrb	r3, [r7, #11]
 800d19e:	f003 030f 	and.w	r3, r3, #15
 800d1a2:	b2da      	uxtb	r2, r3
 800d1a4:	697b      	ldr	r3, [r7, #20]
 800d1a6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	691b      	ldr	r3, [r3, #16]
 800d1ac:	2b01      	cmp	r3, #1
 800d1ae:	d102      	bne.n	800d1b6 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800d1b0:	687a      	ldr	r2, [r7, #4]
 800d1b2:	697b      	ldr	r3, [r7, #20]
 800d1b4:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800d1b6:	7afb      	ldrb	r3, [r7, #11]
 800d1b8:	f003 030f 	and.w	r3, r3, #15
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d109      	bne.n	800d1d4 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	6818      	ldr	r0, [r3, #0]
 800d1c4:	68fb      	ldr	r3, [r7, #12]
 800d1c6:	691b      	ldr	r3, [r3, #16]
 800d1c8:	b2db      	uxtb	r3, r3
 800d1ca:	461a      	mov	r2, r3
 800d1cc:	6979      	ldr	r1, [r7, #20]
 800d1ce:	f003 fa83 	bl	80106d8 <USB_EP0StartXfer>
 800d1d2:	e008      	b.n	800d1e6 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	6818      	ldr	r0, [r3, #0]
 800d1d8:	68fb      	ldr	r3, [r7, #12]
 800d1da:	691b      	ldr	r3, [r3, #16]
 800d1dc:	b2db      	uxtb	r3, r3
 800d1de:	461a      	mov	r2, r3
 800d1e0:	6979      	ldr	r1, [r7, #20]
 800d1e2:	f003 f835 	bl	8010250 <USB_EPStartXfer>
  }

  return HAL_OK;
 800d1e6:	2300      	movs	r3, #0
}
 800d1e8:	4618      	mov	r0, r3
 800d1ea:	3718      	adds	r7, #24
 800d1ec:	46bd      	mov	sp, r7
 800d1ee:	bd80      	pop	{r7, pc}

0800d1f0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800d1f0:	b580      	push	{r7, lr}
 800d1f2:	b084      	sub	sp, #16
 800d1f4:	af00      	add	r7, sp, #0
 800d1f6:	6078      	str	r0, [r7, #4]
 800d1f8:	460b      	mov	r3, r1
 800d1fa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800d1fc:	78fb      	ldrb	r3, [r7, #3]
 800d1fe:	f003 020f 	and.w	r2, r3, #15
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	685b      	ldr	r3, [r3, #4]
 800d206:	429a      	cmp	r2, r3
 800d208:	d901      	bls.n	800d20e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800d20a:	2301      	movs	r3, #1
 800d20c:	e050      	b.n	800d2b0 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800d20e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d212:	2b00      	cmp	r3, #0
 800d214:	da0f      	bge.n	800d236 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d216:	78fb      	ldrb	r3, [r7, #3]
 800d218:	f003 020f 	and.w	r2, r3, #15
 800d21c:	4613      	mov	r3, r2
 800d21e:	00db      	lsls	r3, r3, #3
 800d220:	1a9b      	subs	r3, r3, r2
 800d222:	009b      	lsls	r3, r3, #2
 800d224:	3338      	adds	r3, #56	; 0x38
 800d226:	687a      	ldr	r2, [r7, #4]
 800d228:	4413      	add	r3, r2
 800d22a:	3304      	adds	r3, #4
 800d22c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800d22e:	68fb      	ldr	r3, [r7, #12]
 800d230:	2201      	movs	r2, #1
 800d232:	705a      	strb	r2, [r3, #1]
 800d234:	e00d      	b.n	800d252 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800d236:	78fa      	ldrb	r2, [r7, #3]
 800d238:	4613      	mov	r3, r2
 800d23a:	00db      	lsls	r3, r3, #3
 800d23c:	1a9b      	subs	r3, r3, r2
 800d23e:	009b      	lsls	r3, r3, #2
 800d240:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800d244:	687a      	ldr	r2, [r7, #4]
 800d246:	4413      	add	r3, r2
 800d248:	3304      	adds	r3, #4
 800d24a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	2200      	movs	r2, #0
 800d250:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	2201      	movs	r2, #1
 800d256:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800d258:	78fb      	ldrb	r3, [r7, #3]
 800d25a:	f003 030f 	and.w	r3, r3, #15
 800d25e:	b2da      	uxtb	r2, r3
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800d26a:	2b01      	cmp	r3, #1
 800d26c:	d101      	bne.n	800d272 <HAL_PCD_EP_SetStall+0x82>
 800d26e:	2302      	movs	r3, #2
 800d270:	e01e      	b.n	800d2b0 <HAL_PCD_EP_SetStall+0xc0>
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	2201      	movs	r2, #1
 800d276:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	681b      	ldr	r3, [r3, #0]
 800d27e:	68f9      	ldr	r1, [r7, #12]
 800d280:	4618      	mov	r0, r3
 800d282:	f003 fbda 	bl	8010a3a <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800d286:	78fb      	ldrb	r3, [r7, #3]
 800d288:	f003 030f 	and.w	r3, r3, #15
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d10a      	bne.n	800d2a6 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	6818      	ldr	r0, [r3, #0]
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	691b      	ldr	r3, [r3, #16]
 800d298:	b2d9      	uxtb	r1, r3
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800d2a0:	461a      	mov	r2, r3
 800d2a2:	f003 fdcb 	bl	8010e3c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	2200      	movs	r2, #0
 800d2aa:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800d2ae:	2300      	movs	r3, #0
}
 800d2b0:	4618      	mov	r0, r3
 800d2b2:	3710      	adds	r7, #16
 800d2b4:	46bd      	mov	sp, r7
 800d2b6:	bd80      	pop	{r7, pc}

0800d2b8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800d2b8:	b580      	push	{r7, lr}
 800d2ba:	b084      	sub	sp, #16
 800d2bc:	af00      	add	r7, sp, #0
 800d2be:	6078      	str	r0, [r7, #4]
 800d2c0:	460b      	mov	r3, r1
 800d2c2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800d2c4:	78fb      	ldrb	r3, [r7, #3]
 800d2c6:	f003 020f 	and.w	r2, r3, #15
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	685b      	ldr	r3, [r3, #4]
 800d2ce:	429a      	cmp	r2, r3
 800d2d0:	d901      	bls.n	800d2d6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800d2d2:	2301      	movs	r3, #1
 800d2d4:	e042      	b.n	800d35c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800d2d6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	da0f      	bge.n	800d2fe <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d2de:	78fb      	ldrb	r3, [r7, #3]
 800d2e0:	f003 020f 	and.w	r2, r3, #15
 800d2e4:	4613      	mov	r3, r2
 800d2e6:	00db      	lsls	r3, r3, #3
 800d2e8:	1a9b      	subs	r3, r3, r2
 800d2ea:	009b      	lsls	r3, r3, #2
 800d2ec:	3338      	adds	r3, #56	; 0x38
 800d2ee:	687a      	ldr	r2, [r7, #4]
 800d2f0:	4413      	add	r3, r2
 800d2f2:	3304      	adds	r3, #4
 800d2f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	2201      	movs	r2, #1
 800d2fa:	705a      	strb	r2, [r3, #1]
 800d2fc:	e00f      	b.n	800d31e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800d2fe:	78fb      	ldrb	r3, [r7, #3]
 800d300:	f003 020f 	and.w	r2, r3, #15
 800d304:	4613      	mov	r3, r2
 800d306:	00db      	lsls	r3, r3, #3
 800d308:	1a9b      	subs	r3, r3, r2
 800d30a:	009b      	lsls	r3, r3, #2
 800d30c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800d310:	687a      	ldr	r2, [r7, #4]
 800d312:	4413      	add	r3, r2
 800d314:	3304      	adds	r3, #4
 800d316:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800d318:	68fb      	ldr	r3, [r7, #12]
 800d31a:	2200      	movs	r2, #0
 800d31c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	2200      	movs	r2, #0
 800d322:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800d324:	78fb      	ldrb	r3, [r7, #3]
 800d326:	f003 030f 	and.w	r3, r3, #15
 800d32a:	b2da      	uxtb	r2, r3
 800d32c:	68fb      	ldr	r3, [r7, #12]
 800d32e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800d336:	2b01      	cmp	r3, #1
 800d338:	d101      	bne.n	800d33e <HAL_PCD_EP_ClrStall+0x86>
 800d33a:	2302      	movs	r3, #2
 800d33c:	e00e      	b.n	800d35c <HAL_PCD_EP_ClrStall+0xa4>
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	2201      	movs	r2, #1
 800d342:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	68f9      	ldr	r1, [r7, #12]
 800d34c:	4618      	mov	r0, r3
 800d34e:	f003 fbe2 	bl	8010b16 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	2200      	movs	r2, #0
 800d356:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800d35a:	2300      	movs	r3, #0
}
 800d35c:	4618      	mov	r0, r3
 800d35e:	3710      	adds	r7, #16
 800d360:	46bd      	mov	sp, r7
 800d362:	bd80      	pop	{r7, pc}

0800d364 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800d364:	b580      	push	{r7, lr}
 800d366:	b08a      	sub	sp, #40	; 0x28
 800d368:	af02      	add	r7, sp, #8
 800d36a:	6078      	str	r0, [r7, #4]
 800d36c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	681b      	ldr	r3, [r3, #0]
 800d372:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d374:	697b      	ldr	r3, [r7, #20]
 800d376:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800d378:	683a      	ldr	r2, [r7, #0]
 800d37a:	4613      	mov	r3, r2
 800d37c:	00db      	lsls	r3, r3, #3
 800d37e:	1a9b      	subs	r3, r3, r2
 800d380:	009b      	lsls	r3, r3, #2
 800d382:	3338      	adds	r3, #56	; 0x38
 800d384:	687a      	ldr	r2, [r7, #4]
 800d386:	4413      	add	r3, r2
 800d388:	3304      	adds	r3, #4
 800d38a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	699a      	ldr	r2, [r3, #24]
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	695b      	ldr	r3, [r3, #20]
 800d394:	429a      	cmp	r2, r3
 800d396:	d901      	bls.n	800d39c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800d398:	2301      	movs	r3, #1
 800d39a:	e06c      	b.n	800d476 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	695a      	ldr	r2, [r3, #20]
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	699b      	ldr	r3, [r3, #24]
 800d3a4:	1ad3      	subs	r3, r2, r3
 800d3a6:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800d3a8:	68fb      	ldr	r3, [r7, #12]
 800d3aa:	689b      	ldr	r3, [r3, #8]
 800d3ac:	69fa      	ldr	r2, [r7, #28]
 800d3ae:	429a      	cmp	r2, r3
 800d3b0:	d902      	bls.n	800d3b8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800d3b2:	68fb      	ldr	r3, [r7, #12]
 800d3b4:	689b      	ldr	r3, [r3, #8]
 800d3b6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800d3b8:	69fb      	ldr	r3, [r7, #28]
 800d3ba:	3303      	adds	r3, #3
 800d3bc:	089b      	lsrs	r3, r3, #2
 800d3be:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800d3c0:	e02b      	b.n	800d41a <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	695a      	ldr	r2, [r3, #20]
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	699b      	ldr	r3, [r3, #24]
 800d3ca:	1ad3      	subs	r3, r2, r3
 800d3cc:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	689b      	ldr	r3, [r3, #8]
 800d3d2:	69fa      	ldr	r2, [r7, #28]
 800d3d4:	429a      	cmp	r2, r3
 800d3d6:	d902      	bls.n	800d3de <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	689b      	ldr	r3, [r3, #8]
 800d3dc:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800d3de:	69fb      	ldr	r3, [r7, #28]
 800d3e0:	3303      	adds	r3, #3
 800d3e2:	089b      	lsrs	r3, r3, #2
 800d3e4:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	68d9      	ldr	r1, [r3, #12]
 800d3ea:	683b      	ldr	r3, [r7, #0]
 800d3ec:	b2da      	uxtb	r2, r3
 800d3ee:	69fb      	ldr	r3, [r7, #28]
 800d3f0:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800d3f6:	b2db      	uxtb	r3, r3
 800d3f8:	9300      	str	r3, [sp, #0]
 800d3fa:	4603      	mov	r3, r0
 800d3fc:	6978      	ldr	r0, [r7, #20]
 800d3fe:	f003 fabe 	bl	801097e <USB_WritePacket>

    ep->xfer_buff  += len;
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	68da      	ldr	r2, [r3, #12]
 800d406:	69fb      	ldr	r3, [r7, #28]
 800d408:	441a      	add	r2, r3
 800d40a:	68fb      	ldr	r3, [r7, #12]
 800d40c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800d40e:	68fb      	ldr	r3, [r7, #12]
 800d410:	699a      	ldr	r2, [r3, #24]
 800d412:	69fb      	ldr	r3, [r7, #28]
 800d414:	441a      	add	r2, r3
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800d41a:	683b      	ldr	r3, [r7, #0]
 800d41c:	015a      	lsls	r2, r3, #5
 800d41e:	693b      	ldr	r3, [r7, #16]
 800d420:	4413      	add	r3, r2
 800d422:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d426:	699b      	ldr	r3, [r3, #24]
 800d428:	b29b      	uxth	r3, r3
 800d42a:	69ba      	ldr	r2, [r7, #24]
 800d42c:	429a      	cmp	r2, r3
 800d42e:	d809      	bhi.n	800d444 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	699a      	ldr	r2, [r3, #24]
 800d434:	68fb      	ldr	r3, [r7, #12]
 800d436:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800d438:	429a      	cmp	r2, r3
 800d43a:	d203      	bcs.n	800d444 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	695b      	ldr	r3, [r3, #20]
 800d440:	2b00      	cmp	r3, #0
 800d442:	d1be      	bne.n	800d3c2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	695a      	ldr	r2, [r3, #20]
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	699b      	ldr	r3, [r3, #24]
 800d44c:	429a      	cmp	r2, r3
 800d44e:	d811      	bhi.n	800d474 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800d450:	683b      	ldr	r3, [r7, #0]
 800d452:	f003 030f 	and.w	r3, r3, #15
 800d456:	2201      	movs	r2, #1
 800d458:	fa02 f303 	lsl.w	r3, r2, r3
 800d45c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800d45e:	693b      	ldr	r3, [r7, #16]
 800d460:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d464:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d466:	68bb      	ldr	r3, [r7, #8]
 800d468:	43db      	mvns	r3, r3
 800d46a:	6939      	ldr	r1, [r7, #16]
 800d46c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d470:	4013      	ands	r3, r2
 800d472:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800d474:	2300      	movs	r3, #0
}
 800d476:	4618      	mov	r0, r3
 800d478:	3720      	adds	r7, #32
 800d47a:	46bd      	mov	sp, r7
 800d47c:	bd80      	pop	{r7, pc}
	...

0800d480 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800d480:	b580      	push	{r7, lr}
 800d482:	b086      	sub	sp, #24
 800d484:	af00      	add	r7, sp, #0
 800d486:	6078      	str	r0, [r7, #4]
 800d488:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d490:	697b      	ldr	r3, [r7, #20]
 800d492:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800d494:	697b      	ldr	r3, [r7, #20]
 800d496:	333c      	adds	r3, #60	; 0x3c
 800d498:	3304      	adds	r3, #4
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800d49e:	683b      	ldr	r3, [r7, #0]
 800d4a0:	015a      	lsls	r2, r3, #5
 800d4a2:	693b      	ldr	r3, [r7, #16]
 800d4a4:	4413      	add	r3, r2
 800d4a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d4aa:	689b      	ldr	r3, [r3, #8]
 800d4ac:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	691b      	ldr	r3, [r3, #16]
 800d4b2:	2b01      	cmp	r3, #1
 800d4b4:	f040 80a0 	bne.w	800d5f8 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800d4b8:	68bb      	ldr	r3, [r7, #8]
 800d4ba:	f003 0308 	and.w	r3, r3, #8
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	d015      	beq.n	800d4ee <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	4a72      	ldr	r2, [pc, #456]	; (800d690 <PCD_EP_OutXfrComplete_int+0x210>)
 800d4c6:	4293      	cmp	r3, r2
 800d4c8:	f240 80dd 	bls.w	800d686 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800d4cc:	68bb      	ldr	r3, [r7, #8]
 800d4ce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	f000 80d7 	beq.w	800d686 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800d4d8:	683b      	ldr	r3, [r7, #0]
 800d4da:	015a      	lsls	r2, r3, #5
 800d4dc:	693b      	ldr	r3, [r7, #16]
 800d4de:	4413      	add	r3, r2
 800d4e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d4e4:	461a      	mov	r2, r3
 800d4e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d4ea:	6093      	str	r3, [r2, #8]
 800d4ec:	e0cb      	b.n	800d686 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800d4ee:	68bb      	ldr	r3, [r7, #8]
 800d4f0:	f003 0320 	and.w	r3, r3, #32
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d009      	beq.n	800d50c <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800d4f8:	683b      	ldr	r3, [r7, #0]
 800d4fa:	015a      	lsls	r2, r3, #5
 800d4fc:	693b      	ldr	r3, [r7, #16]
 800d4fe:	4413      	add	r3, r2
 800d500:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d504:	461a      	mov	r2, r3
 800d506:	2320      	movs	r3, #32
 800d508:	6093      	str	r3, [r2, #8]
 800d50a:	e0bc      	b.n	800d686 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800d50c:	68bb      	ldr	r3, [r7, #8]
 800d50e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800d512:	2b00      	cmp	r3, #0
 800d514:	f040 80b7 	bne.w	800d686 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d518:	68fb      	ldr	r3, [r7, #12]
 800d51a:	4a5d      	ldr	r2, [pc, #372]	; (800d690 <PCD_EP_OutXfrComplete_int+0x210>)
 800d51c:	4293      	cmp	r3, r2
 800d51e:	d90f      	bls.n	800d540 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800d520:	68bb      	ldr	r3, [r7, #8]
 800d522:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d526:	2b00      	cmp	r3, #0
 800d528:	d00a      	beq.n	800d540 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800d52a:	683b      	ldr	r3, [r7, #0]
 800d52c:	015a      	lsls	r2, r3, #5
 800d52e:	693b      	ldr	r3, [r7, #16]
 800d530:	4413      	add	r3, r2
 800d532:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d536:	461a      	mov	r2, r3
 800d538:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d53c:	6093      	str	r3, [r2, #8]
 800d53e:	e0a2      	b.n	800d686 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 800d540:	6879      	ldr	r1, [r7, #4]
 800d542:	683a      	ldr	r2, [r7, #0]
 800d544:	4613      	mov	r3, r2
 800d546:	00db      	lsls	r3, r3, #3
 800d548:	1a9b      	subs	r3, r3, r2
 800d54a:	009b      	lsls	r3, r3, #2
 800d54c:	440b      	add	r3, r1
 800d54e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800d552:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800d554:	683b      	ldr	r3, [r7, #0]
 800d556:	0159      	lsls	r1, r3, #5
 800d558:	693b      	ldr	r3, [r7, #16]
 800d55a:	440b      	add	r3, r1
 800d55c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d560:	691b      	ldr	r3, [r3, #16]
 800d562:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800d566:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 800d568:	6878      	ldr	r0, [r7, #4]
 800d56a:	683a      	ldr	r2, [r7, #0]
 800d56c:	4613      	mov	r3, r2
 800d56e:	00db      	lsls	r3, r3, #3
 800d570:	1a9b      	subs	r3, r3, r2
 800d572:	009b      	lsls	r3, r3, #2
 800d574:	4403      	add	r3, r0
 800d576:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800d57a:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800d57c:	6879      	ldr	r1, [r7, #4]
 800d57e:	683a      	ldr	r2, [r7, #0]
 800d580:	4613      	mov	r3, r2
 800d582:	00db      	lsls	r3, r3, #3
 800d584:	1a9b      	subs	r3, r3, r2
 800d586:	009b      	lsls	r3, r3, #2
 800d588:	440b      	add	r3, r1
 800d58a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800d58e:	6819      	ldr	r1, [r3, #0]
 800d590:	6878      	ldr	r0, [r7, #4]
 800d592:	683a      	ldr	r2, [r7, #0]
 800d594:	4613      	mov	r3, r2
 800d596:	00db      	lsls	r3, r3, #3
 800d598:	1a9b      	subs	r3, r3, r2
 800d59a:	009b      	lsls	r3, r3, #2
 800d59c:	4403      	add	r3, r0
 800d59e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	4419      	add	r1, r3
 800d5a6:	6878      	ldr	r0, [r7, #4]
 800d5a8:	683a      	ldr	r2, [r7, #0]
 800d5aa:	4613      	mov	r3, r2
 800d5ac:	00db      	lsls	r3, r3, #3
 800d5ae:	1a9b      	subs	r3, r3, r2
 800d5b0:	009b      	lsls	r3, r3, #2
 800d5b2:	4403      	add	r3, r0
 800d5b4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800d5b8:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800d5ba:	683b      	ldr	r3, [r7, #0]
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	d114      	bne.n	800d5ea <PCD_EP_OutXfrComplete_int+0x16a>
 800d5c0:	6879      	ldr	r1, [r7, #4]
 800d5c2:	683a      	ldr	r2, [r7, #0]
 800d5c4:	4613      	mov	r3, r2
 800d5c6:	00db      	lsls	r3, r3, #3
 800d5c8:	1a9b      	subs	r3, r3, r2
 800d5ca:	009b      	lsls	r3, r3, #2
 800d5cc:	440b      	add	r3, r1
 800d5ce:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d108      	bne.n	800d5ea <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	6818      	ldr	r0, [r3, #0]
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800d5e2:	461a      	mov	r2, r3
 800d5e4:	2101      	movs	r1, #1
 800d5e6:	f003 fc29 	bl	8010e3c <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800d5ea:	683b      	ldr	r3, [r7, #0]
 800d5ec:	b2db      	uxtb	r3, r3
 800d5ee:	4619      	mov	r1, r3
 800d5f0:	6878      	ldr	r0, [r7, #4]
 800d5f2:	f008 f9cb 	bl	801598c <HAL_PCD_DataOutStageCallback>
 800d5f6:	e046      	b.n	800d686 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	4a26      	ldr	r2, [pc, #152]	; (800d694 <PCD_EP_OutXfrComplete_int+0x214>)
 800d5fc:	4293      	cmp	r3, r2
 800d5fe:	d124      	bne.n	800d64a <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800d600:	68bb      	ldr	r3, [r7, #8]
 800d602:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d606:	2b00      	cmp	r3, #0
 800d608:	d00a      	beq.n	800d620 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800d60a:	683b      	ldr	r3, [r7, #0]
 800d60c:	015a      	lsls	r2, r3, #5
 800d60e:	693b      	ldr	r3, [r7, #16]
 800d610:	4413      	add	r3, r2
 800d612:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d616:	461a      	mov	r2, r3
 800d618:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d61c:	6093      	str	r3, [r2, #8]
 800d61e:	e032      	b.n	800d686 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800d620:	68bb      	ldr	r3, [r7, #8]
 800d622:	f003 0320 	and.w	r3, r3, #32
 800d626:	2b00      	cmp	r3, #0
 800d628:	d008      	beq.n	800d63c <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800d62a:	683b      	ldr	r3, [r7, #0]
 800d62c:	015a      	lsls	r2, r3, #5
 800d62e:	693b      	ldr	r3, [r7, #16]
 800d630:	4413      	add	r3, r2
 800d632:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d636:	461a      	mov	r2, r3
 800d638:	2320      	movs	r3, #32
 800d63a:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800d63c:	683b      	ldr	r3, [r7, #0]
 800d63e:	b2db      	uxtb	r3, r3
 800d640:	4619      	mov	r1, r3
 800d642:	6878      	ldr	r0, [r7, #4]
 800d644:	f008 f9a2 	bl	801598c <HAL_PCD_DataOutStageCallback>
 800d648:	e01d      	b.n	800d686 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800d64a:	683b      	ldr	r3, [r7, #0]
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	d114      	bne.n	800d67a <PCD_EP_OutXfrComplete_int+0x1fa>
 800d650:	6879      	ldr	r1, [r7, #4]
 800d652:	683a      	ldr	r2, [r7, #0]
 800d654:	4613      	mov	r3, r2
 800d656:	00db      	lsls	r3, r3, #3
 800d658:	1a9b      	subs	r3, r3, r2
 800d65a:	009b      	lsls	r3, r3, #2
 800d65c:	440b      	add	r3, r1
 800d65e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	2b00      	cmp	r3, #0
 800d666:	d108      	bne.n	800d67a <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	6818      	ldr	r0, [r3, #0]
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800d672:	461a      	mov	r2, r3
 800d674:	2100      	movs	r1, #0
 800d676:	f003 fbe1 	bl	8010e3c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800d67a:	683b      	ldr	r3, [r7, #0]
 800d67c:	b2db      	uxtb	r3, r3
 800d67e:	4619      	mov	r1, r3
 800d680:	6878      	ldr	r0, [r7, #4]
 800d682:	f008 f983 	bl	801598c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800d686:	2300      	movs	r3, #0
}
 800d688:	4618      	mov	r0, r3
 800d68a:	3718      	adds	r7, #24
 800d68c:	46bd      	mov	sp, r7
 800d68e:	bd80      	pop	{r7, pc}
 800d690:	4f54300a 	.word	0x4f54300a
 800d694:	4f54310a 	.word	0x4f54310a

0800d698 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800d698:	b580      	push	{r7, lr}
 800d69a:	b086      	sub	sp, #24
 800d69c:	af00      	add	r7, sp, #0
 800d69e:	6078      	str	r0, [r7, #4]
 800d6a0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d6a8:	697b      	ldr	r3, [r7, #20]
 800d6aa:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800d6ac:	697b      	ldr	r3, [r7, #20]
 800d6ae:	333c      	adds	r3, #60	; 0x3c
 800d6b0:	3304      	adds	r3, #4
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800d6b6:	683b      	ldr	r3, [r7, #0]
 800d6b8:	015a      	lsls	r2, r3, #5
 800d6ba:	693b      	ldr	r3, [r7, #16]
 800d6bc:	4413      	add	r3, r2
 800d6be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d6c2:	689b      	ldr	r3, [r3, #8]
 800d6c4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d6c6:	68fb      	ldr	r3, [r7, #12]
 800d6c8:	4a15      	ldr	r2, [pc, #84]	; (800d720 <PCD_EP_OutSetupPacket_int+0x88>)
 800d6ca:	4293      	cmp	r3, r2
 800d6cc:	d90e      	bls.n	800d6ec <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800d6ce:	68bb      	ldr	r3, [r7, #8]
 800d6d0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	d009      	beq.n	800d6ec <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800d6d8:	683b      	ldr	r3, [r7, #0]
 800d6da:	015a      	lsls	r2, r3, #5
 800d6dc:	693b      	ldr	r3, [r7, #16]
 800d6de:	4413      	add	r3, r2
 800d6e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d6e4:	461a      	mov	r2, r3
 800d6e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d6ea:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800d6ec:	6878      	ldr	r0, [r7, #4]
 800d6ee:	f008 f93b 	bl	8015968 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800d6f2:	68fb      	ldr	r3, [r7, #12]
 800d6f4:	4a0a      	ldr	r2, [pc, #40]	; (800d720 <PCD_EP_OutSetupPacket_int+0x88>)
 800d6f6:	4293      	cmp	r3, r2
 800d6f8:	d90c      	bls.n	800d714 <PCD_EP_OutSetupPacket_int+0x7c>
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	691b      	ldr	r3, [r3, #16]
 800d6fe:	2b01      	cmp	r3, #1
 800d700:	d108      	bne.n	800d714 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	6818      	ldr	r0, [r3, #0]
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800d70c:	461a      	mov	r2, r3
 800d70e:	2101      	movs	r1, #1
 800d710:	f003 fb94 	bl	8010e3c <USB_EP0_OutStart>
  }

  return HAL_OK;
 800d714:	2300      	movs	r3, #0
}
 800d716:	4618      	mov	r0, r3
 800d718:	3718      	adds	r7, #24
 800d71a:	46bd      	mov	sp, r7
 800d71c:	bd80      	pop	{r7, pc}
 800d71e:	bf00      	nop
 800d720:	4f54300a 	.word	0x4f54300a

0800d724 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800d724:	b480      	push	{r7}
 800d726:	b085      	sub	sp, #20
 800d728:	af00      	add	r7, sp, #0
 800d72a:	6078      	str	r0, [r7, #4]
 800d72c:	460b      	mov	r3, r1
 800d72e:	70fb      	strb	r3, [r7, #3]
 800d730:	4613      	mov	r3, r2
 800d732:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	681b      	ldr	r3, [r3, #0]
 800d738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d73a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800d73c:	78fb      	ldrb	r3, [r7, #3]
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d107      	bne.n	800d752 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800d742:	883b      	ldrh	r3, [r7, #0]
 800d744:	0419      	lsls	r1, r3, #16
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	68ba      	ldr	r2, [r7, #8]
 800d74c:	430a      	orrs	r2, r1
 800d74e:	629a      	str	r2, [r3, #40]	; 0x28
 800d750:	e028      	b.n	800d7a4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d758:	0c1b      	lsrs	r3, r3, #16
 800d75a:	68ba      	ldr	r2, [r7, #8]
 800d75c:	4413      	add	r3, r2
 800d75e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800d760:	2300      	movs	r3, #0
 800d762:	73fb      	strb	r3, [r7, #15]
 800d764:	e00d      	b.n	800d782 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	681a      	ldr	r2, [r3, #0]
 800d76a:	7bfb      	ldrb	r3, [r7, #15]
 800d76c:	3340      	adds	r3, #64	; 0x40
 800d76e:	009b      	lsls	r3, r3, #2
 800d770:	4413      	add	r3, r2
 800d772:	685b      	ldr	r3, [r3, #4]
 800d774:	0c1b      	lsrs	r3, r3, #16
 800d776:	68ba      	ldr	r2, [r7, #8]
 800d778:	4413      	add	r3, r2
 800d77a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800d77c:	7bfb      	ldrb	r3, [r7, #15]
 800d77e:	3301      	adds	r3, #1
 800d780:	73fb      	strb	r3, [r7, #15]
 800d782:	7bfa      	ldrb	r2, [r7, #15]
 800d784:	78fb      	ldrb	r3, [r7, #3]
 800d786:	3b01      	subs	r3, #1
 800d788:	429a      	cmp	r2, r3
 800d78a:	d3ec      	bcc.n	800d766 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800d78c:	883b      	ldrh	r3, [r7, #0]
 800d78e:	0418      	lsls	r0, r3, #16
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	6819      	ldr	r1, [r3, #0]
 800d794:	78fb      	ldrb	r3, [r7, #3]
 800d796:	3b01      	subs	r3, #1
 800d798:	68ba      	ldr	r2, [r7, #8]
 800d79a:	4302      	orrs	r2, r0
 800d79c:	3340      	adds	r3, #64	; 0x40
 800d79e:	009b      	lsls	r3, r3, #2
 800d7a0:	440b      	add	r3, r1
 800d7a2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800d7a4:	2300      	movs	r3, #0
}
 800d7a6:	4618      	mov	r0, r3
 800d7a8:	3714      	adds	r7, #20
 800d7aa:	46bd      	mov	sp, r7
 800d7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7b0:	4770      	bx	lr

0800d7b2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800d7b2:	b480      	push	{r7}
 800d7b4:	b083      	sub	sp, #12
 800d7b6:	af00      	add	r7, sp, #0
 800d7b8:	6078      	str	r0, [r7, #4]
 800d7ba:	460b      	mov	r3, r1
 800d7bc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	887a      	ldrh	r2, [r7, #2]
 800d7c4:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800d7c6:	2300      	movs	r3, #0
}
 800d7c8:	4618      	mov	r0, r3
 800d7ca:	370c      	adds	r7, #12
 800d7cc:	46bd      	mov	sp, r7
 800d7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7d2:	4770      	bx	lr

0800d7d4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800d7d4:	b480      	push	{r7}
 800d7d6:	b083      	sub	sp, #12
 800d7d8:	af00      	add	r7, sp, #0
 800d7da:	6078      	str	r0, [r7, #4]
 800d7dc:	460b      	mov	r3, r1
 800d7de:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800d7e0:	bf00      	nop
 800d7e2:	370c      	adds	r7, #12
 800d7e4:	46bd      	mov	sp, r7
 800d7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ea:	4770      	bx	lr

0800d7ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d7ec:	b580      	push	{r7, lr}
 800d7ee:	b086      	sub	sp, #24
 800d7f0:	af00      	add	r7, sp, #0
 800d7f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d101      	bne.n	800d7fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d7fa:	2301      	movs	r3, #1
 800d7fc:	e25b      	b.n	800dcb6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	f003 0301 	and.w	r3, r3, #1
 800d806:	2b00      	cmp	r3, #0
 800d808:	d075      	beq.n	800d8f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800d80a:	4ba3      	ldr	r3, [pc, #652]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800d80c:	689b      	ldr	r3, [r3, #8]
 800d80e:	f003 030c 	and.w	r3, r3, #12
 800d812:	2b04      	cmp	r3, #4
 800d814:	d00c      	beq.n	800d830 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800d816:	4ba0      	ldr	r3, [pc, #640]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800d818:	689b      	ldr	r3, [r3, #8]
 800d81a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800d81e:	2b08      	cmp	r3, #8
 800d820:	d112      	bne.n	800d848 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800d822:	4b9d      	ldr	r3, [pc, #628]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800d824:	685b      	ldr	r3, [r3, #4]
 800d826:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d82a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d82e:	d10b      	bne.n	800d848 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d830:	4b99      	ldr	r3, [pc, #612]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d838:	2b00      	cmp	r3, #0
 800d83a:	d05b      	beq.n	800d8f4 <HAL_RCC_OscConfig+0x108>
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	685b      	ldr	r3, [r3, #4]
 800d840:	2b00      	cmp	r3, #0
 800d842:	d157      	bne.n	800d8f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800d844:	2301      	movs	r3, #1
 800d846:	e236      	b.n	800dcb6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	685b      	ldr	r3, [r3, #4]
 800d84c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d850:	d106      	bne.n	800d860 <HAL_RCC_OscConfig+0x74>
 800d852:	4b91      	ldr	r3, [pc, #580]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	4a90      	ldr	r2, [pc, #576]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800d858:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d85c:	6013      	str	r3, [r2, #0]
 800d85e:	e01d      	b.n	800d89c <HAL_RCC_OscConfig+0xb0>
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	685b      	ldr	r3, [r3, #4]
 800d864:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800d868:	d10c      	bne.n	800d884 <HAL_RCC_OscConfig+0x98>
 800d86a:	4b8b      	ldr	r3, [pc, #556]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800d86c:	681b      	ldr	r3, [r3, #0]
 800d86e:	4a8a      	ldr	r2, [pc, #552]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800d870:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800d874:	6013      	str	r3, [r2, #0]
 800d876:	4b88      	ldr	r3, [pc, #544]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	4a87      	ldr	r2, [pc, #540]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800d87c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d880:	6013      	str	r3, [r2, #0]
 800d882:	e00b      	b.n	800d89c <HAL_RCC_OscConfig+0xb0>
 800d884:	4b84      	ldr	r3, [pc, #528]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	4a83      	ldr	r2, [pc, #524]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800d88a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d88e:	6013      	str	r3, [r2, #0]
 800d890:	4b81      	ldr	r3, [pc, #516]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800d892:	681b      	ldr	r3, [r3, #0]
 800d894:	4a80      	ldr	r2, [pc, #512]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800d896:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d89a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	685b      	ldr	r3, [r3, #4]
 800d8a0:	2b00      	cmp	r3, #0
 800d8a2:	d013      	beq.n	800d8cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d8a4:	f7fd ff66 	bl	800b774 <HAL_GetTick>
 800d8a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d8aa:	e008      	b.n	800d8be <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800d8ac:	f7fd ff62 	bl	800b774 <HAL_GetTick>
 800d8b0:	4602      	mov	r2, r0
 800d8b2:	693b      	ldr	r3, [r7, #16]
 800d8b4:	1ad3      	subs	r3, r2, r3
 800d8b6:	2b64      	cmp	r3, #100	; 0x64
 800d8b8:	d901      	bls.n	800d8be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800d8ba:	2303      	movs	r3, #3
 800d8bc:	e1fb      	b.n	800dcb6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d8be:	4b76      	ldr	r3, [pc, #472]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d0f0      	beq.n	800d8ac <HAL_RCC_OscConfig+0xc0>
 800d8ca:	e014      	b.n	800d8f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d8cc:	f7fd ff52 	bl	800b774 <HAL_GetTick>
 800d8d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d8d2:	e008      	b.n	800d8e6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800d8d4:	f7fd ff4e 	bl	800b774 <HAL_GetTick>
 800d8d8:	4602      	mov	r2, r0
 800d8da:	693b      	ldr	r3, [r7, #16]
 800d8dc:	1ad3      	subs	r3, r2, r3
 800d8de:	2b64      	cmp	r3, #100	; 0x64
 800d8e0:	d901      	bls.n	800d8e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d8e2:	2303      	movs	r3, #3
 800d8e4:	e1e7      	b.n	800dcb6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d8e6:	4b6c      	ldr	r3, [pc, #432]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d1f0      	bne.n	800d8d4 <HAL_RCC_OscConfig+0xe8>
 800d8f2:	e000      	b.n	800d8f6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d8f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	681b      	ldr	r3, [r3, #0]
 800d8fa:	f003 0302 	and.w	r3, r3, #2
 800d8fe:	2b00      	cmp	r3, #0
 800d900:	d063      	beq.n	800d9ca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800d902:	4b65      	ldr	r3, [pc, #404]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800d904:	689b      	ldr	r3, [r3, #8]
 800d906:	f003 030c 	and.w	r3, r3, #12
 800d90a:	2b00      	cmp	r3, #0
 800d90c:	d00b      	beq.n	800d926 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800d90e:	4b62      	ldr	r3, [pc, #392]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800d910:	689b      	ldr	r3, [r3, #8]
 800d912:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800d916:	2b08      	cmp	r3, #8
 800d918:	d11c      	bne.n	800d954 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800d91a:	4b5f      	ldr	r3, [pc, #380]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800d91c:	685b      	ldr	r3, [r3, #4]
 800d91e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d922:	2b00      	cmp	r3, #0
 800d924:	d116      	bne.n	800d954 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d926:	4b5c      	ldr	r3, [pc, #368]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800d928:	681b      	ldr	r3, [r3, #0]
 800d92a:	f003 0302 	and.w	r3, r3, #2
 800d92e:	2b00      	cmp	r3, #0
 800d930:	d005      	beq.n	800d93e <HAL_RCC_OscConfig+0x152>
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	68db      	ldr	r3, [r3, #12]
 800d936:	2b01      	cmp	r3, #1
 800d938:	d001      	beq.n	800d93e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800d93a:	2301      	movs	r3, #1
 800d93c:	e1bb      	b.n	800dcb6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d93e:	4b56      	ldr	r3, [pc, #344]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800d940:	681b      	ldr	r3, [r3, #0]
 800d942:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	691b      	ldr	r3, [r3, #16]
 800d94a:	00db      	lsls	r3, r3, #3
 800d94c:	4952      	ldr	r1, [pc, #328]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800d94e:	4313      	orrs	r3, r2
 800d950:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d952:	e03a      	b.n	800d9ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	68db      	ldr	r3, [r3, #12]
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d020      	beq.n	800d99e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d95c:	4b4f      	ldr	r3, [pc, #316]	; (800da9c <HAL_RCC_OscConfig+0x2b0>)
 800d95e:	2201      	movs	r2, #1
 800d960:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d962:	f7fd ff07 	bl	800b774 <HAL_GetTick>
 800d966:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d968:	e008      	b.n	800d97c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800d96a:	f7fd ff03 	bl	800b774 <HAL_GetTick>
 800d96e:	4602      	mov	r2, r0
 800d970:	693b      	ldr	r3, [r7, #16]
 800d972:	1ad3      	subs	r3, r2, r3
 800d974:	2b02      	cmp	r3, #2
 800d976:	d901      	bls.n	800d97c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800d978:	2303      	movs	r3, #3
 800d97a:	e19c      	b.n	800dcb6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d97c:	4b46      	ldr	r3, [pc, #280]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800d97e:	681b      	ldr	r3, [r3, #0]
 800d980:	f003 0302 	and.w	r3, r3, #2
 800d984:	2b00      	cmp	r3, #0
 800d986:	d0f0      	beq.n	800d96a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d988:	4b43      	ldr	r3, [pc, #268]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800d98a:	681b      	ldr	r3, [r3, #0]
 800d98c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	691b      	ldr	r3, [r3, #16]
 800d994:	00db      	lsls	r3, r3, #3
 800d996:	4940      	ldr	r1, [pc, #256]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800d998:	4313      	orrs	r3, r2
 800d99a:	600b      	str	r3, [r1, #0]
 800d99c:	e015      	b.n	800d9ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d99e:	4b3f      	ldr	r3, [pc, #252]	; (800da9c <HAL_RCC_OscConfig+0x2b0>)
 800d9a0:	2200      	movs	r2, #0
 800d9a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d9a4:	f7fd fee6 	bl	800b774 <HAL_GetTick>
 800d9a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d9aa:	e008      	b.n	800d9be <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800d9ac:	f7fd fee2 	bl	800b774 <HAL_GetTick>
 800d9b0:	4602      	mov	r2, r0
 800d9b2:	693b      	ldr	r3, [r7, #16]
 800d9b4:	1ad3      	subs	r3, r2, r3
 800d9b6:	2b02      	cmp	r3, #2
 800d9b8:	d901      	bls.n	800d9be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800d9ba:	2303      	movs	r3, #3
 800d9bc:	e17b      	b.n	800dcb6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d9be:	4b36      	ldr	r3, [pc, #216]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	f003 0302 	and.w	r3, r3, #2
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	d1f0      	bne.n	800d9ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	f003 0308 	and.w	r3, r3, #8
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	d030      	beq.n	800da38 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	695b      	ldr	r3, [r3, #20]
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	d016      	beq.n	800da0c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d9de:	4b30      	ldr	r3, [pc, #192]	; (800daa0 <HAL_RCC_OscConfig+0x2b4>)
 800d9e0:	2201      	movs	r2, #1
 800d9e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d9e4:	f7fd fec6 	bl	800b774 <HAL_GetTick>
 800d9e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d9ea:	e008      	b.n	800d9fe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800d9ec:	f7fd fec2 	bl	800b774 <HAL_GetTick>
 800d9f0:	4602      	mov	r2, r0
 800d9f2:	693b      	ldr	r3, [r7, #16]
 800d9f4:	1ad3      	subs	r3, r2, r3
 800d9f6:	2b02      	cmp	r3, #2
 800d9f8:	d901      	bls.n	800d9fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800d9fa:	2303      	movs	r3, #3
 800d9fc:	e15b      	b.n	800dcb6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d9fe:	4b26      	ldr	r3, [pc, #152]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800da00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800da02:	f003 0302 	and.w	r3, r3, #2
 800da06:	2b00      	cmp	r3, #0
 800da08:	d0f0      	beq.n	800d9ec <HAL_RCC_OscConfig+0x200>
 800da0a:	e015      	b.n	800da38 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800da0c:	4b24      	ldr	r3, [pc, #144]	; (800daa0 <HAL_RCC_OscConfig+0x2b4>)
 800da0e:	2200      	movs	r2, #0
 800da10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800da12:	f7fd feaf 	bl	800b774 <HAL_GetTick>
 800da16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800da18:	e008      	b.n	800da2c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800da1a:	f7fd feab 	bl	800b774 <HAL_GetTick>
 800da1e:	4602      	mov	r2, r0
 800da20:	693b      	ldr	r3, [r7, #16]
 800da22:	1ad3      	subs	r3, r2, r3
 800da24:	2b02      	cmp	r3, #2
 800da26:	d901      	bls.n	800da2c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800da28:	2303      	movs	r3, #3
 800da2a:	e144      	b.n	800dcb6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800da2c:	4b1a      	ldr	r3, [pc, #104]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800da2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800da30:	f003 0302 	and.w	r3, r3, #2
 800da34:	2b00      	cmp	r3, #0
 800da36:	d1f0      	bne.n	800da1a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	f003 0304 	and.w	r3, r3, #4
 800da40:	2b00      	cmp	r3, #0
 800da42:	f000 80a0 	beq.w	800db86 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800da46:	2300      	movs	r3, #0
 800da48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800da4a:	4b13      	ldr	r3, [pc, #76]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800da4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800da52:	2b00      	cmp	r3, #0
 800da54:	d10f      	bne.n	800da76 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800da56:	2300      	movs	r3, #0
 800da58:	60bb      	str	r3, [r7, #8]
 800da5a:	4b0f      	ldr	r3, [pc, #60]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800da5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da5e:	4a0e      	ldr	r2, [pc, #56]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800da60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800da64:	6413      	str	r3, [r2, #64]	; 0x40
 800da66:	4b0c      	ldr	r3, [pc, #48]	; (800da98 <HAL_RCC_OscConfig+0x2ac>)
 800da68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800da6e:	60bb      	str	r3, [r7, #8]
 800da70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800da72:	2301      	movs	r3, #1
 800da74:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800da76:	4b0b      	ldr	r3, [pc, #44]	; (800daa4 <HAL_RCC_OscConfig+0x2b8>)
 800da78:	681b      	ldr	r3, [r3, #0]
 800da7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800da7e:	2b00      	cmp	r3, #0
 800da80:	d121      	bne.n	800dac6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800da82:	4b08      	ldr	r3, [pc, #32]	; (800daa4 <HAL_RCC_OscConfig+0x2b8>)
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	4a07      	ldr	r2, [pc, #28]	; (800daa4 <HAL_RCC_OscConfig+0x2b8>)
 800da88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800da8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800da8e:	f7fd fe71 	bl	800b774 <HAL_GetTick>
 800da92:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800da94:	e011      	b.n	800daba <HAL_RCC_OscConfig+0x2ce>
 800da96:	bf00      	nop
 800da98:	40023800 	.word	0x40023800
 800da9c:	42470000 	.word	0x42470000
 800daa0:	42470e80 	.word	0x42470e80
 800daa4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800daa8:	f7fd fe64 	bl	800b774 <HAL_GetTick>
 800daac:	4602      	mov	r2, r0
 800daae:	693b      	ldr	r3, [r7, #16]
 800dab0:	1ad3      	subs	r3, r2, r3
 800dab2:	2b02      	cmp	r3, #2
 800dab4:	d901      	bls.n	800daba <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800dab6:	2303      	movs	r3, #3
 800dab8:	e0fd      	b.n	800dcb6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800daba:	4b81      	ldr	r3, [pc, #516]	; (800dcc0 <HAL_RCC_OscConfig+0x4d4>)
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d0f0      	beq.n	800daa8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	689b      	ldr	r3, [r3, #8]
 800daca:	2b01      	cmp	r3, #1
 800dacc:	d106      	bne.n	800dadc <HAL_RCC_OscConfig+0x2f0>
 800dace:	4b7d      	ldr	r3, [pc, #500]	; (800dcc4 <HAL_RCC_OscConfig+0x4d8>)
 800dad0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dad2:	4a7c      	ldr	r2, [pc, #496]	; (800dcc4 <HAL_RCC_OscConfig+0x4d8>)
 800dad4:	f043 0301 	orr.w	r3, r3, #1
 800dad8:	6713      	str	r3, [r2, #112]	; 0x70
 800dada:	e01c      	b.n	800db16 <HAL_RCC_OscConfig+0x32a>
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	689b      	ldr	r3, [r3, #8]
 800dae0:	2b05      	cmp	r3, #5
 800dae2:	d10c      	bne.n	800dafe <HAL_RCC_OscConfig+0x312>
 800dae4:	4b77      	ldr	r3, [pc, #476]	; (800dcc4 <HAL_RCC_OscConfig+0x4d8>)
 800dae6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dae8:	4a76      	ldr	r2, [pc, #472]	; (800dcc4 <HAL_RCC_OscConfig+0x4d8>)
 800daea:	f043 0304 	orr.w	r3, r3, #4
 800daee:	6713      	str	r3, [r2, #112]	; 0x70
 800daf0:	4b74      	ldr	r3, [pc, #464]	; (800dcc4 <HAL_RCC_OscConfig+0x4d8>)
 800daf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800daf4:	4a73      	ldr	r2, [pc, #460]	; (800dcc4 <HAL_RCC_OscConfig+0x4d8>)
 800daf6:	f043 0301 	orr.w	r3, r3, #1
 800dafa:	6713      	str	r3, [r2, #112]	; 0x70
 800dafc:	e00b      	b.n	800db16 <HAL_RCC_OscConfig+0x32a>
 800dafe:	4b71      	ldr	r3, [pc, #452]	; (800dcc4 <HAL_RCC_OscConfig+0x4d8>)
 800db00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db02:	4a70      	ldr	r2, [pc, #448]	; (800dcc4 <HAL_RCC_OscConfig+0x4d8>)
 800db04:	f023 0301 	bic.w	r3, r3, #1
 800db08:	6713      	str	r3, [r2, #112]	; 0x70
 800db0a:	4b6e      	ldr	r3, [pc, #440]	; (800dcc4 <HAL_RCC_OscConfig+0x4d8>)
 800db0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db0e:	4a6d      	ldr	r2, [pc, #436]	; (800dcc4 <HAL_RCC_OscConfig+0x4d8>)
 800db10:	f023 0304 	bic.w	r3, r3, #4
 800db14:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	689b      	ldr	r3, [r3, #8]
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d015      	beq.n	800db4a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800db1e:	f7fd fe29 	bl	800b774 <HAL_GetTick>
 800db22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800db24:	e00a      	b.n	800db3c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800db26:	f7fd fe25 	bl	800b774 <HAL_GetTick>
 800db2a:	4602      	mov	r2, r0
 800db2c:	693b      	ldr	r3, [r7, #16]
 800db2e:	1ad3      	subs	r3, r2, r3
 800db30:	f241 3288 	movw	r2, #5000	; 0x1388
 800db34:	4293      	cmp	r3, r2
 800db36:	d901      	bls.n	800db3c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800db38:	2303      	movs	r3, #3
 800db3a:	e0bc      	b.n	800dcb6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800db3c:	4b61      	ldr	r3, [pc, #388]	; (800dcc4 <HAL_RCC_OscConfig+0x4d8>)
 800db3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db40:	f003 0302 	and.w	r3, r3, #2
 800db44:	2b00      	cmp	r3, #0
 800db46:	d0ee      	beq.n	800db26 <HAL_RCC_OscConfig+0x33a>
 800db48:	e014      	b.n	800db74 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800db4a:	f7fd fe13 	bl	800b774 <HAL_GetTick>
 800db4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800db50:	e00a      	b.n	800db68 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800db52:	f7fd fe0f 	bl	800b774 <HAL_GetTick>
 800db56:	4602      	mov	r2, r0
 800db58:	693b      	ldr	r3, [r7, #16]
 800db5a:	1ad3      	subs	r3, r2, r3
 800db5c:	f241 3288 	movw	r2, #5000	; 0x1388
 800db60:	4293      	cmp	r3, r2
 800db62:	d901      	bls.n	800db68 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800db64:	2303      	movs	r3, #3
 800db66:	e0a6      	b.n	800dcb6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800db68:	4b56      	ldr	r3, [pc, #344]	; (800dcc4 <HAL_RCC_OscConfig+0x4d8>)
 800db6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db6c:	f003 0302 	and.w	r3, r3, #2
 800db70:	2b00      	cmp	r3, #0
 800db72:	d1ee      	bne.n	800db52 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800db74:	7dfb      	ldrb	r3, [r7, #23]
 800db76:	2b01      	cmp	r3, #1
 800db78:	d105      	bne.n	800db86 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800db7a:	4b52      	ldr	r3, [pc, #328]	; (800dcc4 <HAL_RCC_OscConfig+0x4d8>)
 800db7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db7e:	4a51      	ldr	r2, [pc, #324]	; (800dcc4 <HAL_RCC_OscConfig+0x4d8>)
 800db80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800db84:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	699b      	ldr	r3, [r3, #24]
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	f000 8092 	beq.w	800dcb4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800db90:	4b4c      	ldr	r3, [pc, #304]	; (800dcc4 <HAL_RCC_OscConfig+0x4d8>)
 800db92:	689b      	ldr	r3, [r3, #8]
 800db94:	f003 030c 	and.w	r3, r3, #12
 800db98:	2b08      	cmp	r3, #8
 800db9a:	d05c      	beq.n	800dc56 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	699b      	ldr	r3, [r3, #24]
 800dba0:	2b02      	cmp	r3, #2
 800dba2:	d141      	bne.n	800dc28 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800dba4:	4b48      	ldr	r3, [pc, #288]	; (800dcc8 <HAL_RCC_OscConfig+0x4dc>)
 800dba6:	2200      	movs	r2, #0
 800dba8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800dbaa:	f7fd fde3 	bl	800b774 <HAL_GetTick>
 800dbae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800dbb0:	e008      	b.n	800dbc4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800dbb2:	f7fd fddf 	bl	800b774 <HAL_GetTick>
 800dbb6:	4602      	mov	r2, r0
 800dbb8:	693b      	ldr	r3, [r7, #16]
 800dbba:	1ad3      	subs	r3, r2, r3
 800dbbc:	2b02      	cmp	r3, #2
 800dbbe:	d901      	bls.n	800dbc4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800dbc0:	2303      	movs	r3, #3
 800dbc2:	e078      	b.n	800dcb6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800dbc4:	4b3f      	ldr	r3, [pc, #252]	; (800dcc4 <HAL_RCC_OscConfig+0x4d8>)
 800dbc6:	681b      	ldr	r3, [r3, #0]
 800dbc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	d1f0      	bne.n	800dbb2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	69da      	ldr	r2, [r3, #28]
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	6a1b      	ldr	r3, [r3, #32]
 800dbd8:	431a      	orrs	r2, r3
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dbde:	019b      	lsls	r3, r3, #6
 800dbe0:	431a      	orrs	r2, r3
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dbe6:	085b      	lsrs	r3, r3, #1
 800dbe8:	3b01      	subs	r3, #1
 800dbea:	041b      	lsls	r3, r3, #16
 800dbec:	431a      	orrs	r2, r3
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dbf2:	061b      	lsls	r3, r3, #24
 800dbf4:	4933      	ldr	r1, [pc, #204]	; (800dcc4 <HAL_RCC_OscConfig+0x4d8>)
 800dbf6:	4313      	orrs	r3, r2
 800dbf8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800dbfa:	4b33      	ldr	r3, [pc, #204]	; (800dcc8 <HAL_RCC_OscConfig+0x4dc>)
 800dbfc:	2201      	movs	r2, #1
 800dbfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800dc00:	f7fd fdb8 	bl	800b774 <HAL_GetTick>
 800dc04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800dc06:	e008      	b.n	800dc1a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800dc08:	f7fd fdb4 	bl	800b774 <HAL_GetTick>
 800dc0c:	4602      	mov	r2, r0
 800dc0e:	693b      	ldr	r3, [r7, #16]
 800dc10:	1ad3      	subs	r3, r2, r3
 800dc12:	2b02      	cmp	r3, #2
 800dc14:	d901      	bls.n	800dc1a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800dc16:	2303      	movs	r3, #3
 800dc18:	e04d      	b.n	800dcb6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800dc1a:	4b2a      	ldr	r3, [pc, #168]	; (800dcc4 <HAL_RCC_OscConfig+0x4d8>)
 800dc1c:	681b      	ldr	r3, [r3, #0]
 800dc1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d0f0      	beq.n	800dc08 <HAL_RCC_OscConfig+0x41c>
 800dc26:	e045      	b.n	800dcb4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800dc28:	4b27      	ldr	r3, [pc, #156]	; (800dcc8 <HAL_RCC_OscConfig+0x4dc>)
 800dc2a:	2200      	movs	r2, #0
 800dc2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800dc2e:	f7fd fda1 	bl	800b774 <HAL_GetTick>
 800dc32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800dc34:	e008      	b.n	800dc48 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800dc36:	f7fd fd9d 	bl	800b774 <HAL_GetTick>
 800dc3a:	4602      	mov	r2, r0
 800dc3c:	693b      	ldr	r3, [r7, #16]
 800dc3e:	1ad3      	subs	r3, r2, r3
 800dc40:	2b02      	cmp	r3, #2
 800dc42:	d901      	bls.n	800dc48 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800dc44:	2303      	movs	r3, #3
 800dc46:	e036      	b.n	800dcb6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800dc48:	4b1e      	ldr	r3, [pc, #120]	; (800dcc4 <HAL_RCC_OscConfig+0x4d8>)
 800dc4a:	681b      	ldr	r3, [r3, #0]
 800dc4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d1f0      	bne.n	800dc36 <HAL_RCC_OscConfig+0x44a>
 800dc54:	e02e      	b.n	800dcb4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	699b      	ldr	r3, [r3, #24]
 800dc5a:	2b01      	cmp	r3, #1
 800dc5c:	d101      	bne.n	800dc62 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800dc5e:	2301      	movs	r3, #1
 800dc60:	e029      	b.n	800dcb6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800dc62:	4b18      	ldr	r3, [pc, #96]	; (800dcc4 <HAL_RCC_OscConfig+0x4d8>)
 800dc64:	685b      	ldr	r3, [r3, #4]
 800dc66:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800dc68:	68fb      	ldr	r3, [r7, #12]
 800dc6a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	69db      	ldr	r3, [r3, #28]
 800dc72:	429a      	cmp	r2, r3
 800dc74:	d11c      	bne.n	800dcb0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800dc76:	68fb      	ldr	r3, [r7, #12]
 800dc78:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800dc80:	429a      	cmp	r2, r3
 800dc82:	d115      	bne.n	800dcb0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800dc84:	68fa      	ldr	r2, [r7, #12]
 800dc86:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800dc8a:	4013      	ands	r3, r2
 800dc8c:	687a      	ldr	r2, [r7, #4]
 800dc8e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800dc90:	4293      	cmp	r3, r2
 800dc92:	d10d      	bne.n	800dcb0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800dc94:	68fb      	ldr	r3, [r7, #12]
 800dc96:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800dc9e:	429a      	cmp	r2, r3
 800dca0:	d106      	bne.n	800dcb0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800dcac:	429a      	cmp	r2, r3
 800dcae:	d001      	beq.n	800dcb4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800dcb0:	2301      	movs	r3, #1
 800dcb2:	e000      	b.n	800dcb6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800dcb4:	2300      	movs	r3, #0
}
 800dcb6:	4618      	mov	r0, r3
 800dcb8:	3718      	adds	r7, #24
 800dcba:	46bd      	mov	sp, r7
 800dcbc:	bd80      	pop	{r7, pc}
 800dcbe:	bf00      	nop
 800dcc0:	40007000 	.word	0x40007000
 800dcc4:	40023800 	.word	0x40023800
 800dcc8:	42470060 	.word	0x42470060

0800dccc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800dccc:	b580      	push	{r7, lr}
 800dcce:	b084      	sub	sp, #16
 800dcd0:	af00      	add	r7, sp, #0
 800dcd2:	6078      	str	r0, [r7, #4]
 800dcd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	d101      	bne.n	800dce0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800dcdc:	2301      	movs	r3, #1
 800dcde:	e0cc      	b.n	800de7a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800dce0:	4b68      	ldr	r3, [pc, #416]	; (800de84 <HAL_RCC_ClockConfig+0x1b8>)
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	f003 030f 	and.w	r3, r3, #15
 800dce8:	683a      	ldr	r2, [r7, #0]
 800dcea:	429a      	cmp	r2, r3
 800dcec:	d90c      	bls.n	800dd08 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800dcee:	4b65      	ldr	r3, [pc, #404]	; (800de84 <HAL_RCC_ClockConfig+0x1b8>)
 800dcf0:	683a      	ldr	r2, [r7, #0]
 800dcf2:	b2d2      	uxtb	r2, r2
 800dcf4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800dcf6:	4b63      	ldr	r3, [pc, #396]	; (800de84 <HAL_RCC_ClockConfig+0x1b8>)
 800dcf8:	681b      	ldr	r3, [r3, #0]
 800dcfa:	f003 030f 	and.w	r3, r3, #15
 800dcfe:	683a      	ldr	r2, [r7, #0]
 800dd00:	429a      	cmp	r2, r3
 800dd02:	d001      	beq.n	800dd08 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800dd04:	2301      	movs	r3, #1
 800dd06:	e0b8      	b.n	800de7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	f003 0302 	and.w	r3, r3, #2
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d020      	beq.n	800dd56 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	f003 0304 	and.w	r3, r3, #4
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d005      	beq.n	800dd2c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800dd20:	4b59      	ldr	r3, [pc, #356]	; (800de88 <HAL_RCC_ClockConfig+0x1bc>)
 800dd22:	689b      	ldr	r3, [r3, #8]
 800dd24:	4a58      	ldr	r2, [pc, #352]	; (800de88 <HAL_RCC_ClockConfig+0x1bc>)
 800dd26:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800dd2a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	f003 0308 	and.w	r3, r3, #8
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d005      	beq.n	800dd44 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800dd38:	4b53      	ldr	r3, [pc, #332]	; (800de88 <HAL_RCC_ClockConfig+0x1bc>)
 800dd3a:	689b      	ldr	r3, [r3, #8]
 800dd3c:	4a52      	ldr	r2, [pc, #328]	; (800de88 <HAL_RCC_ClockConfig+0x1bc>)
 800dd3e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800dd42:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800dd44:	4b50      	ldr	r3, [pc, #320]	; (800de88 <HAL_RCC_ClockConfig+0x1bc>)
 800dd46:	689b      	ldr	r3, [r3, #8]
 800dd48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	689b      	ldr	r3, [r3, #8]
 800dd50:	494d      	ldr	r1, [pc, #308]	; (800de88 <HAL_RCC_ClockConfig+0x1bc>)
 800dd52:	4313      	orrs	r3, r2
 800dd54:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	681b      	ldr	r3, [r3, #0]
 800dd5a:	f003 0301 	and.w	r3, r3, #1
 800dd5e:	2b00      	cmp	r3, #0
 800dd60:	d044      	beq.n	800ddec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	685b      	ldr	r3, [r3, #4]
 800dd66:	2b01      	cmp	r3, #1
 800dd68:	d107      	bne.n	800dd7a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800dd6a:	4b47      	ldr	r3, [pc, #284]	; (800de88 <HAL_RCC_ClockConfig+0x1bc>)
 800dd6c:	681b      	ldr	r3, [r3, #0]
 800dd6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	d119      	bne.n	800ddaa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800dd76:	2301      	movs	r3, #1
 800dd78:	e07f      	b.n	800de7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	685b      	ldr	r3, [r3, #4]
 800dd7e:	2b02      	cmp	r3, #2
 800dd80:	d003      	beq.n	800dd8a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800dd86:	2b03      	cmp	r3, #3
 800dd88:	d107      	bne.n	800dd9a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800dd8a:	4b3f      	ldr	r3, [pc, #252]	; (800de88 <HAL_RCC_ClockConfig+0x1bc>)
 800dd8c:	681b      	ldr	r3, [r3, #0]
 800dd8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d109      	bne.n	800ddaa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800dd96:	2301      	movs	r3, #1
 800dd98:	e06f      	b.n	800de7a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800dd9a:	4b3b      	ldr	r3, [pc, #236]	; (800de88 <HAL_RCC_ClockConfig+0x1bc>)
 800dd9c:	681b      	ldr	r3, [r3, #0]
 800dd9e:	f003 0302 	and.w	r3, r3, #2
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d101      	bne.n	800ddaa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800dda6:	2301      	movs	r3, #1
 800dda8:	e067      	b.n	800de7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800ddaa:	4b37      	ldr	r3, [pc, #220]	; (800de88 <HAL_RCC_ClockConfig+0x1bc>)
 800ddac:	689b      	ldr	r3, [r3, #8]
 800ddae:	f023 0203 	bic.w	r2, r3, #3
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	685b      	ldr	r3, [r3, #4]
 800ddb6:	4934      	ldr	r1, [pc, #208]	; (800de88 <HAL_RCC_ClockConfig+0x1bc>)
 800ddb8:	4313      	orrs	r3, r2
 800ddba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800ddbc:	f7fd fcda 	bl	800b774 <HAL_GetTick>
 800ddc0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ddc2:	e00a      	b.n	800ddda <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ddc4:	f7fd fcd6 	bl	800b774 <HAL_GetTick>
 800ddc8:	4602      	mov	r2, r0
 800ddca:	68fb      	ldr	r3, [r7, #12]
 800ddcc:	1ad3      	subs	r3, r2, r3
 800ddce:	f241 3288 	movw	r2, #5000	; 0x1388
 800ddd2:	4293      	cmp	r3, r2
 800ddd4:	d901      	bls.n	800ddda <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800ddd6:	2303      	movs	r3, #3
 800ddd8:	e04f      	b.n	800de7a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ddda:	4b2b      	ldr	r3, [pc, #172]	; (800de88 <HAL_RCC_ClockConfig+0x1bc>)
 800dddc:	689b      	ldr	r3, [r3, #8]
 800ddde:	f003 020c 	and.w	r2, r3, #12
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	685b      	ldr	r3, [r3, #4]
 800dde6:	009b      	lsls	r3, r3, #2
 800dde8:	429a      	cmp	r2, r3
 800ddea:	d1eb      	bne.n	800ddc4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800ddec:	4b25      	ldr	r3, [pc, #148]	; (800de84 <HAL_RCC_ClockConfig+0x1b8>)
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	f003 030f 	and.w	r3, r3, #15
 800ddf4:	683a      	ldr	r2, [r7, #0]
 800ddf6:	429a      	cmp	r2, r3
 800ddf8:	d20c      	bcs.n	800de14 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ddfa:	4b22      	ldr	r3, [pc, #136]	; (800de84 <HAL_RCC_ClockConfig+0x1b8>)
 800ddfc:	683a      	ldr	r2, [r7, #0]
 800ddfe:	b2d2      	uxtb	r2, r2
 800de00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800de02:	4b20      	ldr	r3, [pc, #128]	; (800de84 <HAL_RCC_ClockConfig+0x1b8>)
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	f003 030f 	and.w	r3, r3, #15
 800de0a:	683a      	ldr	r2, [r7, #0]
 800de0c:	429a      	cmp	r2, r3
 800de0e:	d001      	beq.n	800de14 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800de10:	2301      	movs	r3, #1
 800de12:	e032      	b.n	800de7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	681b      	ldr	r3, [r3, #0]
 800de18:	f003 0304 	and.w	r3, r3, #4
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	d008      	beq.n	800de32 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800de20:	4b19      	ldr	r3, [pc, #100]	; (800de88 <HAL_RCC_ClockConfig+0x1bc>)
 800de22:	689b      	ldr	r3, [r3, #8]
 800de24:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	68db      	ldr	r3, [r3, #12]
 800de2c:	4916      	ldr	r1, [pc, #88]	; (800de88 <HAL_RCC_ClockConfig+0x1bc>)
 800de2e:	4313      	orrs	r3, r2
 800de30:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	681b      	ldr	r3, [r3, #0]
 800de36:	f003 0308 	and.w	r3, r3, #8
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d009      	beq.n	800de52 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800de3e:	4b12      	ldr	r3, [pc, #72]	; (800de88 <HAL_RCC_ClockConfig+0x1bc>)
 800de40:	689b      	ldr	r3, [r3, #8]
 800de42:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	691b      	ldr	r3, [r3, #16]
 800de4a:	00db      	lsls	r3, r3, #3
 800de4c:	490e      	ldr	r1, [pc, #56]	; (800de88 <HAL_RCC_ClockConfig+0x1bc>)
 800de4e:	4313      	orrs	r3, r2
 800de50:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800de52:	f000 f821 	bl	800de98 <HAL_RCC_GetSysClockFreq>
 800de56:	4601      	mov	r1, r0
 800de58:	4b0b      	ldr	r3, [pc, #44]	; (800de88 <HAL_RCC_ClockConfig+0x1bc>)
 800de5a:	689b      	ldr	r3, [r3, #8]
 800de5c:	091b      	lsrs	r3, r3, #4
 800de5e:	f003 030f 	and.w	r3, r3, #15
 800de62:	4a0a      	ldr	r2, [pc, #40]	; (800de8c <HAL_RCC_ClockConfig+0x1c0>)
 800de64:	5cd3      	ldrb	r3, [r2, r3]
 800de66:	fa21 f303 	lsr.w	r3, r1, r3
 800de6a:	4a09      	ldr	r2, [pc, #36]	; (800de90 <HAL_RCC_ClockConfig+0x1c4>)
 800de6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800de6e:	4b09      	ldr	r3, [pc, #36]	; (800de94 <HAL_RCC_ClockConfig+0x1c8>)
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	4618      	mov	r0, r3
 800de74:	f7fd f984 	bl	800b180 <HAL_InitTick>

  return HAL_OK;
 800de78:	2300      	movs	r3, #0
}
 800de7a:	4618      	mov	r0, r3
 800de7c:	3710      	adds	r7, #16
 800de7e:	46bd      	mov	sp, r7
 800de80:	bd80      	pop	{r7, pc}
 800de82:	bf00      	nop
 800de84:	40023c00 	.word	0x40023c00
 800de88:	40023800 	.word	0x40023800
 800de8c:	0801b6c8 	.word	0x0801b6c8
 800de90:	20000828 	.word	0x20000828
 800de94:	2000082c 	.word	0x2000082c

0800de98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800de98:	b5f0      	push	{r4, r5, r6, r7, lr}
 800de9a:	b085      	sub	sp, #20
 800de9c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800de9e:	2300      	movs	r3, #0
 800dea0:	607b      	str	r3, [r7, #4]
 800dea2:	2300      	movs	r3, #0
 800dea4:	60fb      	str	r3, [r7, #12]
 800dea6:	2300      	movs	r3, #0
 800dea8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800deaa:	2300      	movs	r3, #0
 800deac:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800deae:	4b63      	ldr	r3, [pc, #396]	; (800e03c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800deb0:	689b      	ldr	r3, [r3, #8]
 800deb2:	f003 030c 	and.w	r3, r3, #12
 800deb6:	2b04      	cmp	r3, #4
 800deb8:	d007      	beq.n	800deca <HAL_RCC_GetSysClockFreq+0x32>
 800deba:	2b08      	cmp	r3, #8
 800debc:	d008      	beq.n	800ded0 <HAL_RCC_GetSysClockFreq+0x38>
 800debe:	2b00      	cmp	r3, #0
 800dec0:	f040 80b4 	bne.w	800e02c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800dec4:	4b5e      	ldr	r3, [pc, #376]	; (800e040 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800dec6:	60bb      	str	r3, [r7, #8]
       break;
 800dec8:	e0b3      	b.n	800e032 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800deca:	4b5e      	ldr	r3, [pc, #376]	; (800e044 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800decc:	60bb      	str	r3, [r7, #8]
      break;
 800dece:	e0b0      	b.n	800e032 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800ded0:	4b5a      	ldr	r3, [pc, #360]	; (800e03c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800ded2:	685b      	ldr	r3, [r3, #4]
 800ded4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ded8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800deda:	4b58      	ldr	r3, [pc, #352]	; (800e03c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800dedc:	685b      	ldr	r3, [r3, #4]
 800dede:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d04a      	beq.n	800df7c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800dee6:	4b55      	ldr	r3, [pc, #340]	; (800e03c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800dee8:	685b      	ldr	r3, [r3, #4]
 800deea:	099b      	lsrs	r3, r3, #6
 800deec:	f04f 0400 	mov.w	r4, #0
 800def0:	f240 11ff 	movw	r1, #511	; 0x1ff
 800def4:	f04f 0200 	mov.w	r2, #0
 800def8:	ea03 0501 	and.w	r5, r3, r1
 800defc:	ea04 0602 	and.w	r6, r4, r2
 800df00:	4629      	mov	r1, r5
 800df02:	4632      	mov	r2, r6
 800df04:	f04f 0300 	mov.w	r3, #0
 800df08:	f04f 0400 	mov.w	r4, #0
 800df0c:	0154      	lsls	r4, r2, #5
 800df0e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800df12:	014b      	lsls	r3, r1, #5
 800df14:	4619      	mov	r1, r3
 800df16:	4622      	mov	r2, r4
 800df18:	1b49      	subs	r1, r1, r5
 800df1a:	eb62 0206 	sbc.w	r2, r2, r6
 800df1e:	f04f 0300 	mov.w	r3, #0
 800df22:	f04f 0400 	mov.w	r4, #0
 800df26:	0194      	lsls	r4, r2, #6
 800df28:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800df2c:	018b      	lsls	r3, r1, #6
 800df2e:	1a5b      	subs	r3, r3, r1
 800df30:	eb64 0402 	sbc.w	r4, r4, r2
 800df34:	f04f 0100 	mov.w	r1, #0
 800df38:	f04f 0200 	mov.w	r2, #0
 800df3c:	00e2      	lsls	r2, r4, #3
 800df3e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800df42:	00d9      	lsls	r1, r3, #3
 800df44:	460b      	mov	r3, r1
 800df46:	4614      	mov	r4, r2
 800df48:	195b      	adds	r3, r3, r5
 800df4a:	eb44 0406 	adc.w	r4, r4, r6
 800df4e:	f04f 0100 	mov.w	r1, #0
 800df52:	f04f 0200 	mov.w	r2, #0
 800df56:	0262      	lsls	r2, r4, #9
 800df58:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800df5c:	0259      	lsls	r1, r3, #9
 800df5e:	460b      	mov	r3, r1
 800df60:	4614      	mov	r4, r2
 800df62:	4618      	mov	r0, r3
 800df64:	4621      	mov	r1, r4
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	f04f 0400 	mov.w	r4, #0
 800df6c:	461a      	mov	r2, r3
 800df6e:	4623      	mov	r3, r4
 800df70:	f7f2 fe8a 	bl	8000c88 <__aeabi_uldivmod>
 800df74:	4603      	mov	r3, r0
 800df76:	460c      	mov	r4, r1
 800df78:	60fb      	str	r3, [r7, #12]
 800df7a:	e049      	b.n	800e010 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800df7c:	4b2f      	ldr	r3, [pc, #188]	; (800e03c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800df7e:	685b      	ldr	r3, [r3, #4]
 800df80:	099b      	lsrs	r3, r3, #6
 800df82:	f04f 0400 	mov.w	r4, #0
 800df86:	f240 11ff 	movw	r1, #511	; 0x1ff
 800df8a:	f04f 0200 	mov.w	r2, #0
 800df8e:	ea03 0501 	and.w	r5, r3, r1
 800df92:	ea04 0602 	and.w	r6, r4, r2
 800df96:	4629      	mov	r1, r5
 800df98:	4632      	mov	r2, r6
 800df9a:	f04f 0300 	mov.w	r3, #0
 800df9e:	f04f 0400 	mov.w	r4, #0
 800dfa2:	0154      	lsls	r4, r2, #5
 800dfa4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800dfa8:	014b      	lsls	r3, r1, #5
 800dfaa:	4619      	mov	r1, r3
 800dfac:	4622      	mov	r2, r4
 800dfae:	1b49      	subs	r1, r1, r5
 800dfb0:	eb62 0206 	sbc.w	r2, r2, r6
 800dfb4:	f04f 0300 	mov.w	r3, #0
 800dfb8:	f04f 0400 	mov.w	r4, #0
 800dfbc:	0194      	lsls	r4, r2, #6
 800dfbe:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800dfc2:	018b      	lsls	r3, r1, #6
 800dfc4:	1a5b      	subs	r3, r3, r1
 800dfc6:	eb64 0402 	sbc.w	r4, r4, r2
 800dfca:	f04f 0100 	mov.w	r1, #0
 800dfce:	f04f 0200 	mov.w	r2, #0
 800dfd2:	00e2      	lsls	r2, r4, #3
 800dfd4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800dfd8:	00d9      	lsls	r1, r3, #3
 800dfda:	460b      	mov	r3, r1
 800dfdc:	4614      	mov	r4, r2
 800dfde:	195b      	adds	r3, r3, r5
 800dfe0:	eb44 0406 	adc.w	r4, r4, r6
 800dfe4:	f04f 0100 	mov.w	r1, #0
 800dfe8:	f04f 0200 	mov.w	r2, #0
 800dfec:	02a2      	lsls	r2, r4, #10
 800dfee:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800dff2:	0299      	lsls	r1, r3, #10
 800dff4:	460b      	mov	r3, r1
 800dff6:	4614      	mov	r4, r2
 800dff8:	4618      	mov	r0, r3
 800dffa:	4621      	mov	r1, r4
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	f04f 0400 	mov.w	r4, #0
 800e002:	461a      	mov	r2, r3
 800e004:	4623      	mov	r3, r4
 800e006:	f7f2 fe3f 	bl	8000c88 <__aeabi_uldivmod>
 800e00a:	4603      	mov	r3, r0
 800e00c:	460c      	mov	r4, r1
 800e00e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800e010:	4b0a      	ldr	r3, [pc, #40]	; (800e03c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800e012:	685b      	ldr	r3, [r3, #4]
 800e014:	0c1b      	lsrs	r3, r3, #16
 800e016:	f003 0303 	and.w	r3, r3, #3
 800e01a:	3301      	adds	r3, #1
 800e01c:	005b      	lsls	r3, r3, #1
 800e01e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800e020:	68fa      	ldr	r2, [r7, #12]
 800e022:	683b      	ldr	r3, [r7, #0]
 800e024:	fbb2 f3f3 	udiv	r3, r2, r3
 800e028:	60bb      	str	r3, [r7, #8]
      break;
 800e02a:	e002      	b.n	800e032 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800e02c:	4b04      	ldr	r3, [pc, #16]	; (800e040 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800e02e:	60bb      	str	r3, [r7, #8]
      break;
 800e030:	bf00      	nop
    }
  }
  return sysclockfreq;
 800e032:	68bb      	ldr	r3, [r7, #8]
}
 800e034:	4618      	mov	r0, r3
 800e036:	3714      	adds	r7, #20
 800e038:	46bd      	mov	sp, r7
 800e03a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e03c:	40023800 	.word	0x40023800
 800e040:	00f42400 	.word	0x00f42400
 800e044:	007a1200 	.word	0x007a1200

0800e048 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800e048:	b480      	push	{r7}
 800e04a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800e04c:	4b03      	ldr	r3, [pc, #12]	; (800e05c <HAL_RCC_GetHCLKFreq+0x14>)
 800e04e:	681b      	ldr	r3, [r3, #0]
}
 800e050:	4618      	mov	r0, r3
 800e052:	46bd      	mov	sp, r7
 800e054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e058:	4770      	bx	lr
 800e05a:	bf00      	nop
 800e05c:	20000828 	.word	0x20000828

0800e060 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800e060:	b580      	push	{r7, lr}
 800e062:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800e064:	f7ff fff0 	bl	800e048 <HAL_RCC_GetHCLKFreq>
 800e068:	4601      	mov	r1, r0
 800e06a:	4b05      	ldr	r3, [pc, #20]	; (800e080 <HAL_RCC_GetPCLK1Freq+0x20>)
 800e06c:	689b      	ldr	r3, [r3, #8]
 800e06e:	0a9b      	lsrs	r3, r3, #10
 800e070:	f003 0307 	and.w	r3, r3, #7
 800e074:	4a03      	ldr	r2, [pc, #12]	; (800e084 <HAL_RCC_GetPCLK1Freq+0x24>)
 800e076:	5cd3      	ldrb	r3, [r2, r3]
 800e078:	fa21 f303 	lsr.w	r3, r1, r3
}
 800e07c:	4618      	mov	r0, r3
 800e07e:	bd80      	pop	{r7, pc}
 800e080:	40023800 	.word	0x40023800
 800e084:	0801b6d8 	.word	0x0801b6d8

0800e088 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800e088:	b580      	push	{r7, lr}
 800e08a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800e08c:	f7ff ffdc 	bl	800e048 <HAL_RCC_GetHCLKFreq>
 800e090:	4601      	mov	r1, r0
 800e092:	4b05      	ldr	r3, [pc, #20]	; (800e0a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 800e094:	689b      	ldr	r3, [r3, #8]
 800e096:	0b5b      	lsrs	r3, r3, #13
 800e098:	f003 0307 	and.w	r3, r3, #7
 800e09c:	4a03      	ldr	r2, [pc, #12]	; (800e0ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800e09e:	5cd3      	ldrb	r3, [r2, r3]
 800e0a0:	fa21 f303 	lsr.w	r3, r1, r3
}
 800e0a4:	4618      	mov	r0, r3
 800e0a6:	bd80      	pop	{r7, pc}
 800e0a8:	40023800 	.word	0x40023800
 800e0ac:	0801b6d8 	.word	0x0801b6d8

0800e0b0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800e0b0:	b480      	push	{r7}
 800e0b2:	b083      	sub	sp, #12
 800e0b4:	af00      	add	r7, sp, #0
 800e0b6:	6078      	str	r0, [r7, #4]
 800e0b8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	220f      	movs	r2, #15
 800e0be:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800e0c0:	4b12      	ldr	r3, [pc, #72]	; (800e10c <HAL_RCC_GetClockConfig+0x5c>)
 800e0c2:	689b      	ldr	r3, [r3, #8]
 800e0c4:	f003 0203 	and.w	r2, r3, #3
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800e0cc:	4b0f      	ldr	r3, [pc, #60]	; (800e10c <HAL_RCC_GetClockConfig+0x5c>)
 800e0ce:	689b      	ldr	r3, [r3, #8]
 800e0d0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800e0d8:	4b0c      	ldr	r3, [pc, #48]	; (800e10c <HAL_RCC_GetClockConfig+0x5c>)
 800e0da:	689b      	ldr	r3, [r3, #8]
 800e0dc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800e0e4:	4b09      	ldr	r3, [pc, #36]	; (800e10c <HAL_RCC_GetClockConfig+0x5c>)
 800e0e6:	689b      	ldr	r3, [r3, #8]
 800e0e8:	08db      	lsrs	r3, r3, #3
 800e0ea:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800e0f2:	4b07      	ldr	r3, [pc, #28]	; (800e110 <HAL_RCC_GetClockConfig+0x60>)
 800e0f4:	681b      	ldr	r3, [r3, #0]
 800e0f6:	f003 020f 	and.w	r2, r3, #15
 800e0fa:	683b      	ldr	r3, [r7, #0]
 800e0fc:	601a      	str	r2, [r3, #0]
}
 800e0fe:	bf00      	nop
 800e100:	370c      	adds	r7, #12
 800e102:	46bd      	mov	sp, r7
 800e104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e108:	4770      	bx	lr
 800e10a:	bf00      	nop
 800e10c:	40023800 	.word	0x40023800
 800e110:	40023c00 	.word	0x40023c00

0800e114 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e114:	b580      	push	{r7, lr}
 800e116:	b082      	sub	sp, #8
 800e118:	af00      	add	r7, sp, #0
 800e11a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d101      	bne.n	800e126 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e122:	2301      	movs	r3, #1
 800e124:	e01d      	b.n	800e162 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e12c:	b2db      	uxtb	r3, r3
 800e12e:	2b00      	cmp	r3, #0
 800e130:	d106      	bne.n	800e140 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	2200      	movs	r2, #0
 800e136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800e13a:	6878      	ldr	r0, [r7, #4]
 800e13c:	f7fd f9aa 	bl	800b494 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	2202      	movs	r2, #2
 800e144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	681a      	ldr	r2, [r3, #0]
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	3304      	adds	r3, #4
 800e150:	4619      	mov	r1, r3
 800e152:	4610      	mov	r0, r2
 800e154:	f000 fa38 	bl	800e5c8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	2201      	movs	r2, #1
 800e15c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e160:	2300      	movs	r3, #0
}
 800e162:	4618      	mov	r0, r3
 800e164:	3708      	adds	r7, #8
 800e166:	46bd      	mov	sp, r7
 800e168:	bd80      	pop	{r7, pc}

0800e16a <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800e16a:	b480      	push	{r7}
 800e16c:	b085      	sub	sp, #20
 800e16e:	af00      	add	r7, sp, #0
 800e170:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	2202      	movs	r2, #2
 800e176:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	681b      	ldr	r3, [r3, #0]
 800e17e:	689b      	ldr	r3, [r3, #8]
 800e180:	f003 0307 	and.w	r3, r3, #7
 800e184:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	2b06      	cmp	r3, #6
 800e18a:	d007      	beq.n	800e19c <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	681a      	ldr	r2, [r3, #0]
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	f042 0201 	orr.w	r2, r2, #1
 800e19a:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	2201      	movs	r2, #1
 800e1a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800e1a4:	2300      	movs	r3, #0
}
 800e1a6:	4618      	mov	r0, r3
 800e1a8:	3714      	adds	r7, #20
 800e1aa:	46bd      	mov	sp, r7
 800e1ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1b0:	4770      	bx	lr

0800e1b2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800e1b2:	b480      	push	{r7}
 800e1b4:	b085      	sub	sp, #20
 800e1b6:	af00      	add	r7, sp, #0
 800e1b8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	68da      	ldr	r2, [r3, #12]
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	681b      	ldr	r3, [r3, #0]
 800e1c4:	f042 0201 	orr.w	r2, r2, #1
 800e1c8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	681b      	ldr	r3, [r3, #0]
 800e1ce:	689b      	ldr	r3, [r3, #8]
 800e1d0:	f003 0307 	and.w	r3, r3, #7
 800e1d4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	2b06      	cmp	r3, #6
 800e1da:	d007      	beq.n	800e1ec <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	681b      	ldr	r3, [r3, #0]
 800e1e0:	681a      	ldr	r2, [r3, #0]
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	681b      	ldr	r3, [r3, #0]
 800e1e6:	f042 0201 	orr.w	r2, r2, #1
 800e1ea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800e1ec:	2300      	movs	r3, #0
}
 800e1ee:	4618      	mov	r0, r3
 800e1f0:	3714      	adds	r7, #20
 800e1f2:	46bd      	mov	sp, r7
 800e1f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1f8:	4770      	bx	lr

0800e1fa <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e1fa:	b580      	push	{r7, lr}
 800e1fc:	b082      	sub	sp, #8
 800e1fe:	af00      	add	r7, sp, #0
 800e200:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	681b      	ldr	r3, [r3, #0]
 800e206:	691b      	ldr	r3, [r3, #16]
 800e208:	f003 0302 	and.w	r3, r3, #2
 800e20c:	2b02      	cmp	r3, #2
 800e20e:	d122      	bne.n	800e256 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	681b      	ldr	r3, [r3, #0]
 800e214:	68db      	ldr	r3, [r3, #12]
 800e216:	f003 0302 	and.w	r3, r3, #2
 800e21a:	2b02      	cmp	r3, #2
 800e21c:	d11b      	bne.n	800e256 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	681b      	ldr	r3, [r3, #0]
 800e222:	f06f 0202 	mvn.w	r2, #2
 800e226:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	2201      	movs	r2, #1
 800e22c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	681b      	ldr	r3, [r3, #0]
 800e232:	699b      	ldr	r3, [r3, #24]
 800e234:	f003 0303 	and.w	r3, r3, #3
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d003      	beq.n	800e244 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e23c:	6878      	ldr	r0, [r7, #4]
 800e23e:	f000 f9a5 	bl	800e58c <HAL_TIM_IC_CaptureCallback>
 800e242:	e005      	b.n	800e250 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e244:	6878      	ldr	r0, [r7, #4]
 800e246:	f000 f997 	bl	800e578 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e24a:	6878      	ldr	r0, [r7, #4]
 800e24c:	f000 f9a8 	bl	800e5a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	2200      	movs	r2, #0
 800e254:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	681b      	ldr	r3, [r3, #0]
 800e25a:	691b      	ldr	r3, [r3, #16]
 800e25c:	f003 0304 	and.w	r3, r3, #4
 800e260:	2b04      	cmp	r3, #4
 800e262:	d122      	bne.n	800e2aa <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	681b      	ldr	r3, [r3, #0]
 800e268:	68db      	ldr	r3, [r3, #12]
 800e26a:	f003 0304 	and.w	r3, r3, #4
 800e26e:	2b04      	cmp	r3, #4
 800e270:	d11b      	bne.n	800e2aa <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	f06f 0204 	mvn.w	r2, #4
 800e27a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	2202      	movs	r2, #2
 800e280:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	681b      	ldr	r3, [r3, #0]
 800e286:	699b      	ldr	r3, [r3, #24]
 800e288:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d003      	beq.n	800e298 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e290:	6878      	ldr	r0, [r7, #4]
 800e292:	f000 f97b 	bl	800e58c <HAL_TIM_IC_CaptureCallback>
 800e296:	e005      	b.n	800e2a4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e298:	6878      	ldr	r0, [r7, #4]
 800e29a:	f000 f96d 	bl	800e578 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e29e:	6878      	ldr	r0, [r7, #4]
 800e2a0:	f000 f97e 	bl	800e5a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	2200      	movs	r2, #0
 800e2a8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	681b      	ldr	r3, [r3, #0]
 800e2ae:	691b      	ldr	r3, [r3, #16]
 800e2b0:	f003 0308 	and.w	r3, r3, #8
 800e2b4:	2b08      	cmp	r3, #8
 800e2b6:	d122      	bne.n	800e2fe <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	681b      	ldr	r3, [r3, #0]
 800e2bc:	68db      	ldr	r3, [r3, #12]
 800e2be:	f003 0308 	and.w	r3, r3, #8
 800e2c2:	2b08      	cmp	r3, #8
 800e2c4:	d11b      	bne.n	800e2fe <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	681b      	ldr	r3, [r3, #0]
 800e2ca:	f06f 0208 	mvn.w	r2, #8
 800e2ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	2204      	movs	r2, #4
 800e2d4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	681b      	ldr	r3, [r3, #0]
 800e2da:	69db      	ldr	r3, [r3, #28]
 800e2dc:	f003 0303 	and.w	r3, r3, #3
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	d003      	beq.n	800e2ec <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e2e4:	6878      	ldr	r0, [r7, #4]
 800e2e6:	f000 f951 	bl	800e58c <HAL_TIM_IC_CaptureCallback>
 800e2ea:	e005      	b.n	800e2f8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e2ec:	6878      	ldr	r0, [r7, #4]
 800e2ee:	f000 f943 	bl	800e578 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e2f2:	6878      	ldr	r0, [r7, #4]
 800e2f4:	f000 f954 	bl	800e5a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	2200      	movs	r2, #0
 800e2fc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	691b      	ldr	r3, [r3, #16]
 800e304:	f003 0310 	and.w	r3, r3, #16
 800e308:	2b10      	cmp	r3, #16
 800e30a:	d122      	bne.n	800e352 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	681b      	ldr	r3, [r3, #0]
 800e310:	68db      	ldr	r3, [r3, #12]
 800e312:	f003 0310 	and.w	r3, r3, #16
 800e316:	2b10      	cmp	r3, #16
 800e318:	d11b      	bne.n	800e352 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	681b      	ldr	r3, [r3, #0]
 800e31e:	f06f 0210 	mvn.w	r2, #16
 800e322:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	2208      	movs	r2, #8
 800e328:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	681b      	ldr	r3, [r3, #0]
 800e32e:	69db      	ldr	r3, [r3, #28]
 800e330:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e334:	2b00      	cmp	r3, #0
 800e336:	d003      	beq.n	800e340 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e338:	6878      	ldr	r0, [r7, #4]
 800e33a:	f000 f927 	bl	800e58c <HAL_TIM_IC_CaptureCallback>
 800e33e:	e005      	b.n	800e34c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e340:	6878      	ldr	r0, [r7, #4]
 800e342:	f000 f919 	bl	800e578 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e346:	6878      	ldr	r0, [r7, #4]
 800e348:	f000 f92a 	bl	800e5a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	2200      	movs	r2, #0
 800e350:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	691b      	ldr	r3, [r3, #16]
 800e358:	f003 0301 	and.w	r3, r3, #1
 800e35c:	2b01      	cmp	r3, #1
 800e35e:	d10e      	bne.n	800e37e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	681b      	ldr	r3, [r3, #0]
 800e364:	68db      	ldr	r3, [r3, #12]
 800e366:	f003 0301 	and.w	r3, r3, #1
 800e36a:	2b01      	cmp	r3, #1
 800e36c:	d107      	bne.n	800e37e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	681b      	ldr	r3, [r3, #0]
 800e372:	f06f 0201 	mvn.w	r2, #1
 800e376:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e378:	6878      	ldr	r0, [r7, #4]
 800e37a:	f7f6 f93d 	bl	80045f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	691b      	ldr	r3, [r3, #16]
 800e384:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e388:	2b80      	cmp	r3, #128	; 0x80
 800e38a:	d10e      	bne.n	800e3aa <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	68db      	ldr	r3, [r3, #12]
 800e392:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e396:	2b80      	cmp	r3, #128	; 0x80
 800e398:	d107      	bne.n	800e3aa <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800e3a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e3a4:	6878      	ldr	r0, [r7, #4]
 800e3a6:	f000 facf 	bl	800e948 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	681b      	ldr	r3, [r3, #0]
 800e3ae:	691b      	ldr	r3, [r3, #16]
 800e3b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e3b4:	2b40      	cmp	r3, #64	; 0x40
 800e3b6:	d10e      	bne.n	800e3d6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	68db      	ldr	r3, [r3, #12]
 800e3be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e3c2:	2b40      	cmp	r3, #64	; 0x40
 800e3c4:	d107      	bne.n	800e3d6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800e3ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e3d0:	6878      	ldr	r0, [r7, #4]
 800e3d2:	f000 f8ef 	bl	800e5b4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	691b      	ldr	r3, [r3, #16]
 800e3dc:	f003 0320 	and.w	r3, r3, #32
 800e3e0:	2b20      	cmp	r3, #32
 800e3e2:	d10e      	bne.n	800e402 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	68db      	ldr	r3, [r3, #12]
 800e3ea:	f003 0320 	and.w	r3, r3, #32
 800e3ee:	2b20      	cmp	r3, #32
 800e3f0:	d107      	bne.n	800e402 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	681b      	ldr	r3, [r3, #0]
 800e3f6:	f06f 0220 	mvn.w	r2, #32
 800e3fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e3fc:	6878      	ldr	r0, [r7, #4]
 800e3fe:	f000 fa99 	bl	800e934 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e402:	bf00      	nop
 800e404:	3708      	adds	r7, #8
 800e406:	46bd      	mov	sp, r7
 800e408:	bd80      	pop	{r7, pc}

0800e40a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800e40a:	b580      	push	{r7, lr}
 800e40c:	b084      	sub	sp, #16
 800e40e:	af00      	add	r7, sp, #0
 800e410:	6078      	str	r0, [r7, #4]
 800e412:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e41a:	2b01      	cmp	r3, #1
 800e41c:	d101      	bne.n	800e422 <HAL_TIM_ConfigClockSource+0x18>
 800e41e:	2302      	movs	r3, #2
 800e420:	e0a6      	b.n	800e570 <HAL_TIM_ConfigClockSource+0x166>
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	2201      	movs	r2, #1
 800e426:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	2202      	movs	r2, #2
 800e42e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	681b      	ldr	r3, [r3, #0]
 800e436:	689b      	ldr	r3, [r3, #8]
 800e438:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800e440:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800e448:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	68fa      	ldr	r2, [r7, #12]
 800e450:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800e452:	683b      	ldr	r3, [r7, #0]
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	2b40      	cmp	r3, #64	; 0x40
 800e458:	d067      	beq.n	800e52a <HAL_TIM_ConfigClockSource+0x120>
 800e45a:	2b40      	cmp	r3, #64	; 0x40
 800e45c:	d80b      	bhi.n	800e476 <HAL_TIM_ConfigClockSource+0x6c>
 800e45e:	2b10      	cmp	r3, #16
 800e460:	d073      	beq.n	800e54a <HAL_TIM_ConfigClockSource+0x140>
 800e462:	2b10      	cmp	r3, #16
 800e464:	d802      	bhi.n	800e46c <HAL_TIM_ConfigClockSource+0x62>
 800e466:	2b00      	cmp	r3, #0
 800e468:	d06f      	beq.n	800e54a <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800e46a:	e078      	b.n	800e55e <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800e46c:	2b20      	cmp	r3, #32
 800e46e:	d06c      	beq.n	800e54a <HAL_TIM_ConfigClockSource+0x140>
 800e470:	2b30      	cmp	r3, #48	; 0x30
 800e472:	d06a      	beq.n	800e54a <HAL_TIM_ConfigClockSource+0x140>
      break;
 800e474:	e073      	b.n	800e55e <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800e476:	2b70      	cmp	r3, #112	; 0x70
 800e478:	d00d      	beq.n	800e496 <HAL_TIM_ConfigClockSource+0x8c>
 800e47a:	2b70      	cmp	r3, #112	; 0x70
 800e47c:	d804      	bhi.n	800e488 <HAL_TIM_ConfigClockSource+0x7e>
 800e47e:	2b50      	cmp	r3, #80	; 0x50
 800e480:	d033      	beq.n	800e4ea <HAL_TIM_ConfigClockSource+0xe0>
 800e482:	2b60      	cmp	r3, #96	; 0x60
 800e484:	d041      	beq.n	800e50a <HAL_TIM_ConfigClockSource+0x100>
      break;
 800e486:	e06a      	b.n	800e55e <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800e488:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e48c:	d066      	beq.n	800e55c <HAL_TIM_ConfigClockSource+0x152>
 800e48e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e492:	d017      	beq.n	800e4c4 <HAL_TIM_ConfigClockSource+0xba>
      break;
 800e494:	e063      	b.n	800e55e <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	6818      	ldr	r0, [r3, #0]
 800e49a:	683b      	ldr	r3, [r7, #0]
 800e49c:	6899      	ldr	r1, [r3, #8]
 800e49e:	683b      	ldr	r3, [r7, #0]
 800e4a0:	685a      	ldr	r2, [r3, #4]
 800e4a2:	683b      	ldr	r3, [r7, #0]
 800e4a4:	68db      	ldr	r3, [r3, #12]
 800e4a6:	f000 f9a9 	bl	800e7fc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	681b      	ldr	r3, [r3, #0]
 800e4ae:	689b      	ldr	r3, [r3, #8]
 800e4b0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800e4b2:	68fb      	ldr	r3, [r7, #12]
 800e4b4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800e4b8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	68fa      	ldr	r2, [r7, #12]
 800e4c0:	609a      	str	r2, [r3, #8]
      break;
 800e4c2:	e04c      	b.n	800e55e <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	6818      	ldr	r0, [r3, #0]
 800e4c8:	683b      	ldr	r3, [r7, #0]
 800e4ca:	6899      	ldr	r1, [r3, #8]
 800e4cc:	683b      	ldr	r3, [r7, #0]
 800e4ce:	685a      	ldr	r2, [r3, #4]
 800e4d0:	683b      	ldr	r3, [r7, #0]
 800e4d2:	68db      	ldr	r3, [r3, #12]
 800e4d4:	f000 f992 	bl	800e7fc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	681b      	ldr	r3, [r3, #0]
 800e4dc:	689a      	ldr	r2, [r3, #8]
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800e4e6:	609a      	str	r2, [r3, #8]
      break;
 800e4e8:	e039      	b.n	800e55e <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	6818      	ldr	r0, [r3, #0]
 800e4ee:	683b      	ldr	r3, [r7, #0]
 800e4f0:	6859      	ldr	r1, [r3, #4]
 800e4f2:	683b      	ldr	r3, [r7, #0]
 800e4f4:	68db      	ldr	r3, [r3, #12]
 800e4f6:	461a      	mov	r2, r3
 800e4f8:	f000 f906 	bl	800e708 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800e4fc:	687b      	ldr	r3, [r7, #4]
 800e4fe:	681b      	ldr	r3, [r3, #0]
 800e500:	2150      	movs	r1, #80	; 0x50
 800e502:	4618      	mov	r0, r3
 800e504:	f000 f95f 	bl	800e7c6 <TIM_ITRx_SetConfig>
      break;
 800e508:	e029      	b.n	800e55e <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	6818      	ldr	r0, [r3, #0]
 800e50e:	683b      	ldr	r3, [r7, #0]
 800e510:	6859      	ldr	r1, [r3, #4]
 800e512:	683b      	ldr	r3, [r7, #0]
 800e514:	68db      	ldr	r3, [r3, #12]
 800e516:	461a      	mov	r2, r3
 800e518:	f000 f925 	bl	800e766 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	681b      	ldr	r3, [r3, #0]
 800e520:	2160      	movs	r1, #96	; 0x60
 800e522:	4618      	mov	r0, r3
 800e524:	f000 f94f 	bl	800e7c6 <TIM_ITRx_SetConfig>
      break;
 800e528:	e019      	b.n	800e55e <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	6818      	ldr	r0, [r3, #0]
 800e52e:	683b      	ldr	r3, [r7, #0]
 800e530:	6859      	ldr	r1, [r3, #4]
 800e532:	683b      	ldr	r3, [r7, #0]
 800e534:	68db      	ldr	r3, [r3, #12]
 800e536:	461a      	mov	r2, r3
 800e538:	f000 f8e6 	bl	800e708 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	681b      	ldr	r3, [r3, #0]
 800e540:	2140      	movs	r1, #64	; 0x40
 800e542:	4618      	mov	r0, r3
 800e544:	f000 f93f 	bl	800e7c6 <TIM_ITRx_SetConfig>
      break;
 800e548:	e009      	b.n	800e55e <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	681a      	ldr	r2, [r3, #0]
 800e54e:	683b      	ldr	r3, [r7, #0]
 800e550:	681b      	ldr	r3, [r3, #0]
 800e552:	4619      	mov	r1, r3
 800e554:	4610      	mov	r0, r2
 800e556:	f000 f936 	bl	800e7c6 <TIM_ITRx_SetConfig>
      break;
 800e55a:	e000      	b.n	800e55e <HAL_TIM_ConfigClockSource+0x154>
      break;
 800e55c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	2201      	movs	r2, #1
 800e562:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	2200      	movs	r2, #0
 800e56a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e56e:	2300      	movs	r3, #0
}
 800e570:	4618      	mov	r0, r3
 800e572:	3710      	adds	r7, #16
 800e574:	46bd      	mov	sp, r7
 800e576:	bd80      	pop	{r7, pc}

0800e578 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e578:	b480      	push	{r7}
 800e57a:	b083      	sub	sp, #12
 800e57c:	af00      	add	r7, sp, #0
 800e57e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e580:	bf00      	nop
 800e582:	370c      	adds	r7, #12
 800e584:	46bd      	mov	sp, r7
 800e586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e58a:	4770      	bx	lr

0800e58c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800e58c:	b480      	push	{r7}
 800e58e:	b083      	sub	sp, #12
 800e590:	af00      	add	r7, sp, #0
 800e592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e594:	bf00      	nop
 800e596:	370c      	adds	r7, #12
 800e598:	46bd      	mov	sp, r7
 800e59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e59e:	4770      	bx	lr

0800e5a0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e5a0:	b480      	push	{r7}
 800e5a2:	b083      	sub	sp, #12
 800e5a4:	af00      	add	r7, sp, #0
 800e5a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e5a8:	bf00      	nop
 800e5aa:	370c      	adds	r7, #12
 800e5ac:	46bd      	mov	sp, r7
 800e5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5b2:	4770      	bx	lr

0800e5b4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e5b4:	b480      	push	{r7}
 800e5b6:	b083      	sub	sp, #12
 800e5b8:	af00      	add	r7, sp, #0
 800e5ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e5bc:	bf00      	nop
 800e5be:	370c      	adds	r7, #12
 800e5c0:	46bd      	mov	sp, r7
 800e5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5c6:	4770      	bx	lr

0800e5c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800e5c8:	b480      	push	{r7}
 800e5ca:	b085      	sub	sp, #20
 800e5cc:	af00      	add	r7, sp, #0
 800e5ce:	6078      	str	r0, [r7, #4]
 800e5d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	681b      	ldr	r3, [r3, #0]
 800e5d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	4a40      	ldr	r2, [pc, #256]	; (800e6dc <TIM_Base_SetConfig+0x114>)
 800e5dc:	4293      	cmp	r3, r2
 800e5de:	d013      	beq.n	800e608 <TIM_Base_SetConfig+0x40>
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e5e6:	d00f      	beq.n	800e608 <TIM_Base_SetConfig+0x40>
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	4a3d      	ldr	r2, [pc, #244]	; (800e6e0 <TIM_Base_SetConfig+0x118>)
 800e5ec:	4293      	cmp	r3, r2
 800e5ee:	d00b      	beq.n	800e608 <TIM_Base_SetConfig+0x40>
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	4a3c      	ldr	r2, [pc, #240]	; (800e6e4 <TIM_Base_SetConfig+0x11c>)
 800e5f4:	4293      	cmp	r3, r2
 800e5f6:	d007      	beq.n	800e608 <TIM_Base_SetConfig+0x40>
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	4a3b      	ldr	r2, [pc, #236]	; (800e6e8 <TIM_Base_SetConfig+0x120>)
 800e5fc:	4293      	cmp	r3, r2
 800e5fe:	d003      	beq.n	800e608 <TIM_Base_SetConfig+0x40>
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	4a3a      	ldr	r2, [pc, #232]	; (800e6ec <TIM_Base_SetConfig+0x124>)
 800e604:	4293      	cmp	r3, r2
 800e606:	d108      	bne.n	800e61a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e608:	68fb      	ldr	r3, [r7, #12]
 800e60a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e60e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e610:	683b      	ldr	r3, [r7, #0]
 800e612:	685b      	ldr	r3, [r3, #4]
 800e614:	68fa      	ldr	r2, [r7, #12]
 800e616:	4313      	orrs	r3, r2
 800e618:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	4a2f      	ldr	r2, [pc, #188]	; (800e6dc <TIM_Base_SetConfig+0x114>)
 800e61e:	4293      	cmp	r3, r2
 800e620:	d02b      	beq.n	800e67a <TIM_Base_SetConfig+0xb2>
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e628:	d027      	beq.n	800e67a <TIM_Base_SetConfig+0xb2>
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	4a2c      	ldr	r2, [pc, #176]	; (800e6e0 <TIM_Base_SetConfig+0x118>)
 800e62e:	4293      	cmp	r3, r2
 800e630:	d023      	beq.n	800e67a <TIM_Base_SetConfig+0xb2>
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	4a2b      	ldr	r2, [pc, #172]	; (800e6e4 <TIM_Base_SetConfig+0x11c>)
 800e636:	4293      	cmp	r3, r2
 800e638:	d01f      	beq.n	800e67a <TIM_Base_SetConfig+0xb2>
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	4a2a      	ldr	r2, [pc, #168]	; (800e6e8 <TIM_Base_SetConfig+0x120>)
 800e63e:	4293      	cmp	r3, r2
 800e640:	d01b      	beq.n	800e67a <TIM_Base_SetConfig+0xb2>
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	4a29      	ldr	r2, [pc, #164]	; (800e6ec <TIM_Base_SetConfig+0x124>)
 800e646:	4293      	cmp	r3, r2
 800e648:	d017      	beq.n	800e67a <TIM_Base_SetConfig+0xb2>
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	4a28      	ldr	r2, [pc, #160]	; (800e6f0 <TIM_Base_SetConfig+0x128>)
 800e64e:	4293      	cmp	r3, r2
 800e650:	d013      	beq.n	800e67a <TIM_Base_SetConfig+0xb2>
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	4a27      	ldr	r2, [pc, #156]	; (800e6f4 <TIM_Base_SetConfig+0x12c>)
 800e656:	4293      	cmp	r3, r2
 800e658:	d00f      	beq.n	800e67a <TIM_Base_SetConfig+0xb2>
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	4a26      	ldr	r2, [pc, #152]	; (800e6f8 <TIM_Base_SetConfig+0x130>)
 800e65e:	4293      	cmp	r3, r2
 800e660:	d00b      	beq.n	800e67a <TIM_Base_SetConfig+0xb2>
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	4a25      	ldr	r2, [pc, #148]	; (800e6fc <TIM_Base_SetConfig+0x134>)
 800e666:	4293      	cmp	r3, r2
 800e668:	d007      	beq.n	800e67a <TIM_Base_SetConfig+0xb2>
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	4a24      	ldr	r2, [pc, #144]	; (800e700 <TIM_Base_SetConfig+0x138>)
 800e66e:	4293      	cmp	r3, r2
 800e670:	d003      	beq.n	800e67a <TIM_Base_SetConfig+0xb2>
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	4a23      	ldr	r2, [pc, #140]	; (800e704 <TIM_Base_SetConfig+0x13c>)
 800e676:	4293      	cmp	r3, r2
 800e678:	d108      	bne.n	800e68c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e67a:	68fb      	ldr	r3, [r7, #12]
 800e67c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e680:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e682:	683b      	ldr	r3, [r7, #0]
 800e684:	68db      	ldr	r3, [r3, #12]
 800e686:	68fa      	ldr	r2, [r7, #12]
 800e688:	4313      	orrs	r3, r2
 800e68a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e68c:	68fb      	ldr	r3, [r7, #12]
 800e68e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800e692:	683b      	ldr	r3, [r7, #0]
 800e694:	695b      	ldr	r3, [r3, #20]
 800e696:	4313      	orrs	r3, r2
 800e698:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	68fa      	ldr	r2, [r7, #12]
 800e69e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e6a0:	683b      	ldr	r3, [r7, #0]
 800e6a2:	689a      	ldr	r2, [r3, #8]
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e6a8:	683b      	ldr	r3, [r7, #0]
 800e6aa:	681a      	ldr	r2, [r3, #0]
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	4a0a      	ldr	r2, [pc, #40]	; (800e6dc <TIM_Base_SetConfig+0x114>)
 800e6b4:	4293      	cmp	r3, r2
 800e6b6:	d003      	beq.n	800e6c0 <TIM_Base_SetConfig+0xf8>
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	4a0c      	ldr	r2, [pc, #48]	; (800e6ec <TIM_Base_SetConfig+0x124>)
 800e6bc:	4293      	cmp	r3, r2
 800e6be:	d103      	bne.n	800e6c8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e6c0:	683b      	ldr	r3, [r7, #0]
 800e6c2:	691a      	ldr	r2, [r3, #16]
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	2201      	movs	r2, #1
 800e6cc:	615a      	str	r2, [r3, #20]
}
 800e6ce:	bf00      	nop
 800e6d0:	3714      	adds	r7, #20
 800e6d2:	46bd      	mov	sp, r7
 800e6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6d8:	4770      	bx	lr
 800e6da:	bf00      	nop
 800e6dc:	40010000 	.word	0x40010000
 800e6e0:	40000400 	.word	0x40000400
 800e6e4:	40000800 	.word	0x40000800
 800e6e8:	40000c00 	.word	0x40000c00
 800e6ec:	40010400 	.word	0x40010400
 800e6f0:	40014000 	.word	0x40014000
 800e6f4:	40014400 	.word	0x40014400
 800e6f8:	40014800 	.word	0x40014800
 800e6fc:	40001800 	.word	0x40001800
 800e700:	40001c00 	.word	0x40001c00
 800e704:	40002000 	.word	0x40002000

0800e708 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e708:	b480      	push	{r7}
 800e70a:	b087      	sub	sp, #28
 800e70c:	af00      	add	r7, sp, #0
 800e70e:	60f8      	str	r0, [r7, #12]
 800e710:	60b9      	str	r1, [r7, #8]
 800e712:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e714:	68fb      	ldr	r3, [r7, #12]
 800e716:	6a1b      	ldr	r3, [r3, #32]
 800e718:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e71a:	68fb      	ldr	r3, [r7, #12]
 800e71c:	6a1b      	ldr	r3, [r3, #32]
 800e71e:	f023 0201 	bic.w	r2, r3, #1
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e726:	68fb      	ldr	r3, [r7, #12]
 800e728:	699b      	ldr	r3, [r3, #24]
 800e72a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e72c:	693b      	ldr	r3, [r7, #16]
 800e72e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800e732:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	011b      	lsls	r3, r3, #4
 800e738:	693a      	ldr	r2, [r7, #16]
 800e73a:	4313      	orrs	r3, r2
 800e73c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e73e:	697b      	ldr	r3, [r7, #20]
 800e740:	f023 030a 	bic.w	r3, r3, #10
 800e744:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e746:	697a      	ldr	r2, [r7, #20]
 800e748:	68bb      	ldr	r3, [r7, #8]
 800e74a:	4313      	orrs	r3, r2
 800e74c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e74e:	68fb      	ldr	r3, [r7, #12]
 800e750:	693a      	ldr	r2, [r7, #16]
 800e752:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e754:	68fb      	ldr	r3, [r7, #12]
 800e756:	697a      	ldr	r2, [r7, #20]
 800e758:	621a      	str	r2, [r3, #32]
}
 800e75a:	bf00      	nop
 800e75c:	371c      	adds	r7, #28
 800e75e:	46bd      	mov	sp, r7
 800e760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e764:	4770      	bx	lr

0800e766 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e766:	b480      	push	{r7}
 800e768:	b087      	sub	sp, #28
 800e76a:	af00      	add	r7, sp, #0
 800e76c:	60f8      	str	r0, [r7, #12]
 800e76e:	60b9      	str	r1, [r7, #8]
 800e770:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	6a1b      	ldr	r3, [r3, #32]
 800e776:	f023 0210 	bic.w	r2, r3, #16
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e77e:	68fb      	ldr	r3, [r7, #12]
 800e780:	699b      	ldr	r3, [r3, #24]
 800e782:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800e784:	68fb      	ldr	r3, [r7, #12]
 800e786:	6a1b      	ldr	r3, [r3, #32]
 800e788:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e78a:	697b      	ldr	r3, [r7, #20]
 800e78c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800e790:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	031b      	lsls	r3, r3, #12
 800e796:	697a      	ldr	r2, [r7, #20]
 800e798:	4313      	orrs	r3, r2
 800e79a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e79c:	693b      	ldr	r3, [r7, #16]
 800e79e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800e7a2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e7a4:	68bb      	ldr	r3, [r7, #8]
 800e7a6:	011b      	lsls	r3, r3, #4
 800e7a8:	693a      	ldr	r2, [r7, #16]
 800e7aa:	4313      	orrs	r3, r2
 800e7ac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e7ae:	68fb      	ldr	r3, [r7, #12]
 800e7b0:	697a      	ldr	r2, [r7, #20]
 800e7b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e7b4:	68fb      	ldr	r3, [r7, #12]
 800e7b6:	693a      	ldr	r2, [r7, #16]
 800e7b8:	621a      	str	r2, [r3, #32]
}
 800e7ba:	bf00      	nop
 800e7bc:	371c      	adds	r7, #28
 800e7be:	46bd      	mov	sp, r7
 800e7c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7c4:	4770      	bx	lr

0800e7c6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e7c6:	b480      	push	{r7}
 800e7c8:	b085      	sub	sp, #20
 800e7ca:	af00      	add	r7, sp, #0
 800e7cc:	6078      	str	r0, [r7, #4]
 800e7ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	689b      	ldr	r3, [r3, #8]
 800e7d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e7dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e7de:	683a      	ldr	r2, [r7, #0]
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	4313      	orrs	r3, r2
 800e7e4:	f043 0307 	orr.w	r3, r3, #7
 800e7e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	68fa      	ldr	r2, [r7, #12]
 800e7ee:	609a      	str	r2, [r3, #8]
}
 800e7f0:	bf00      	nop
 800e7f2:	3714      	adds	r7, #20
 800e7f4:	46bd      	mov	sp, r7
 800e7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7fa:	4770      	bx	lr

0800e7fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e7fc:	b480      	push	{r7}
 800e7fe:	b087      	sub	sp, #28
 800e800:	af00      	add	r7, sp, #0
 800e802:	60f8      	str	r0, [r7, #12]
 800e804:	60b9      	str	r1, [r7, #8]
 800e806:	607a      	str	r2, [r7, #4]
 800e808:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e80a:	68fb      	ldr	r3, [r7, #12]
 800e80c:	689b      	ldr	r3, [r3, #8]
 800e80e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e810:	697b      	ldr	r3, [r7, #20]
 800e812:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800e816:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e818:	683b      	ldr	r3, [r7, #0]
 800e81a:	021a      	lsls	r2, r3, #8
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	431a      	orrs	r2, r3
 800e820:	68bb      	ldr	r3, [r7, #8]
 800e822:	4313      	orrs	r3, r2
 800e824:	697a      	ldr	r2, [r7, #20]
 800e826:	4313      	orrs	r3, r2
 800e828:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e82a:	68fb      	ldr	r3, [r7, #12]
 800e82c:	697a      	ldr	r2, [r7, #20]
 800e82e:	609a      	str	r2, [r3, #8]
}
 800e830:	bf00      	nop
 800e832:	371c      	adds	r7, #28
 800e834:	46bd      	mov	sp, r7
 800e836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e83a:	4770      	bx	lr

0800e83c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e83c:	b480      	push	{r7}
 800e83e:	b085      	sub	sp, #20
 800e840:	af00      	add	r7, sp, #0
 800e842:	6078      	str	r0, [r7, #4]
 800e844:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e84c:	2b01      	cmp	r3, #1
 800e84e:	d101      	bne.n	800e854 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e850:	2302      	movs	r3, #2
 800e852:	e05a      	b.n	800e90a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	2201      	movs	r2, #1
 800e858:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	2202      	movs	r2, #2
 800e860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	685b      	ldr	r3, [r3, #4]
 800e86a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	689b      	ldr	r3, [r3, #8]
 800e872:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e87a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e87c:	683b      	ldr	r3, [r7, #0]
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	68fa      	ldr	r2, [r7, #12]
 800e882:	4313      	orrs	r3, r2
 800e884:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	68fa      	ldr	r2, [r7, #12]
 800e88c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	4a21      	ldr	r2, [pc, #132]	; (800e918 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800e894:	4293      	cmp	r3, r2
 800e896:	d022      	beq.n	800e8de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	681b      	ldr	r3, [r3, #0]
 800e89c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e8a0:	d01d      	beq.n	800e8de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	4a1d      	ldr	r2, [pc, #116]	; (800e91c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800e8a8:	4293      	cmp	r3, r2
 800e8aa:	d018      	beq.n	800e8de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	4a1b      	ldr	r2, [pc, #108]	; (800e920 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800e8b2:	4293      	cmp	r3, r2
 800e8b4:	d013      	beq.n	800e8de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	681b      	ldr	r3, [r3, #0]
 800e8ba:	4a1a      	ldr	r2, [pc, #104]	; (800e924 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800e8bc:	4293      	cmp	r3, r2
 800e8be:	d00e      	beq.n	800e8de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	681b      	ldr	r3, [r3, #0]
 800e8c4:	4a18      	ldr	r2, [pc, #96]	; (800e928 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800e8c6:	4293      	cmp	r3, r2
 800e8c8:	d009      	beq.n	800e8de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	4a17      	ldr	r2, [pc, #92]	; (800e92c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800e8d0:	4293      	cmp	r3, r2
 800e8d2:	d004      	beq.n	800e8de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	4a15      	ldr	r2, [pc, #84]	; (800e930 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800e8da:	4293      	cmp	r3, r2
 800e8dc:	d10c      	bne.n	800e8f8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e8de:	68bb      	ldr	r3, [r7, #8]
 800e8e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e8e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e8e6:	683b      	ldr	r3, [r7, #0]
 800e8e8:	685b      	ldr	r3, [r3, #4]
 800e8ea:	68ba      	ldr	r2, [r7, #8]
 800e8ec:	4313      	orrs	r3, r2
 800e8ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	68ba      	ldr	r2, [r7, #8]
 800e8f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	2201      	movs	r2, #1
 800e8fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	2200      	movs	r2, #0
 800e904:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e908:	2300      	movs	r3, #0
}
 800e90a:	4618      	mov	r0, r3
 800e90c:	3714      	adds	r7, #20
 800e90e:	46bd      	mov	sp, r7
 800e910:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e914:	4770      	bx	lr
 800e916:	bf00      	nop
 800e918:	40010000 	.word	0x40010000
 800e91c:	40000400 	.word	0x40000400
 800e920:	40000800 	.word	0x40000800
 800e924:	40000c00 	.word	0x40000c00
 800e928:	40010400 	.word	0x40010400
 800e92c:	40014000 	.word	0x40014000
 800e930:	40001800 	.word	0x40001800

0800e934 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e934:	b480      	push	{r7}
 800e936:	b083      	sub	sp, #12
 800e938:	af00      	add	r7, sp, #0
 800e93a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e93c:	bf00      	nop
 800e93e:	370c      	adds	r7, #12
 800e940:	46bd      	mov	sp, r7
 800e942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e946:	4770      	bx	lr

0800e948 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e948:	b480      	push	{r7}
 800e94a:	b083      	sub	sp, #12
 800e94c:	af00      	add	r7, sp, #0
 800e94e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e950:	bf00      	nop
 800e952:	370c      	adds	r7, #12
 800e954:	46bd      	mov	sp, r7
 800e956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e95a:	4770      	bx	lr

0800e95c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e95c:	b580      	push	{r7, lr}
 800e95e:	b082      	sub	sp, #8
 800e960:	af00      	add	r7, sp, #0
 800e962:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	2b00      	cmp	r3, #0
 800e968:	d101      	bne.n	800e96e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e96a:	2301      	movs	r3, #1
 800e96c:	e03f      	b.n	800e9ee <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800e974:	b2db      	uxtb	r3, r3
 800e976:	2b00      	cmp	r3, #0
 800e978:	d106      	bne.n	800e988 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	2200      	movs	r2, #0
 800e97e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e982:	6878      	ldr	r0, [r7, #4]
 800e984:	f7fc fdec 	bl	800b560 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	2224      	movs	r2, #36	; 0x24
 800e98c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	681b      	ldr	r3, [r3, #0]
 800e994:	68da      	ldr	r2, [r3, #12]
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	681b      	ldr	r3, [r3, #0]
 800e99a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e99e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800e9a0:	6878      	ldr	r0, [r7, #4]
 800e9a2:	f000 fb6b 	bl	800f07c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	681b      	ldr	r3, [r3, #0]
 800e9aa:	691a      	ldr	r2, [r3, #16]
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	681b      	ldr	r3, [r3, #0]
 800e9b0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800e9b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	695a      	ldr	r2, [r3, #20]
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800e9c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	68da      	ldr	r2, [r3, #12]
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	681b      	ldr	r3, [r3, #0]
 800e9d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e9d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	2200      	movs	r2, #0
 800e9da:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	2220      	movs	r2, #32
 800e9e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	2220      	movs	r2, #32
 800e9e8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800e9ec:	2300      	movs	r3, #0
}
 800e9ee:	4618      	mov	r0, r3
 800e9f0:	3708      	adds	r7, #8
 800e9f2:	46bd      	mov	sp, r7
 800e9f4:	bd80      	pop	{r7, pc}
	...

0800e9f8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e9f8:	b580      	push	{r7, lr}
 800e9fa:	b086      	sub	sp, #24
 800e9fc:	af00      	add	r7, sp, #0
 800e9fe:	60f8      	str	r0, [r7, #12]
 800ea00:	60b9      	str	r1, [r7, #8]
 800ea02:	4613      	mov	r3, r2
 800ea04:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ea06:	68fb      	ldr	r3, [r7, #12]
 800ea08:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800ea0c:	b2db      	uxtb	r3, r3
 800ea0e:	2b20      	cmp	r3, #32
 800ea10:	d153      	bne.n	800eaba <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 800ea12:	68bb      	ldr	r3, [r7, #8]
 800ea14:	2b00      	cmp	r3, #0
 800ea16:	d002      	beq.n	800ea1e <HAL_UART_Transmit_DMA+0x26>
 800ea18:	88fb      	ldrh	r3, [r7, #6]
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	d101      	bne.n	800ea22 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800ea1e:	2301      	movs	r3, #1
 800ea20:	e04c      	b.n	800eabc <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ea22:	68fb      	ldr	r3, [r7, #12]
 800ea24:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ea28:	2b01      	cmp	r3, #1
 800ea2a:	d101      	bne.n	800ea30 <HAL_UART_Transmit_DMA+0x38>
 800ea2c:	2302      	movs	r3, #2
 800ea2e:	e045      	b.n	800eabc <HAL_UART_Transmit_DMA+0xc4>
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	2201      	movs	r2, #1
 800ea34:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800ea38:	68ba      	ldr	r2, [r7, #8]
 800ea3a:	68fb      	ldr	r3, [r7, #12]
 800ea3c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800ea3e:	68fb      	ldr	r3, [r7, #12]
 800ea40:	88fa      	ldrh	r2, [r7, #6]
 800ea42:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800ea44:	68fb      	ldr	r3, [r7, #12]
 800ea46:	88fa      	ldrh	r2, [r7, #6]
 800ea48:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ea4a:	68fb      	ldr	r3, [r7, #12]
 800ea4c:	2200      	movs	r2, #0
 800ea4e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ea50:	68fb      	ldr	r3, [r7, #12]
 800ea52:	2221      	movs	r2, #33	; 0x21
 800ea54:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800ea58:	68fb      	ldr	r3, [r7, #12]
 800ea5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea5c:	4a19      	ldr	r2, [pc, #100]	; (800eac4 <HAL_UART_Transmit_DMA+0xcc>)
 800ea5e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800ea60:	68fb      	ldr	r3, [r7, #12]
 800ea62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea64:	4a18      	ldr	r2, [pc, #96]	; (800eac8 <HAL_UART_Transmit_DMA+0xd0>)
 800ea66:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800ea68:	68fb      	ldr	r3, [r7, #12]
 800ea6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea6c:	4a17      	ldr	r2, [pc, #92]	; (800eacc <HAL_UART_Transmit_DMA+0xd4>)
 800ea6e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800ea70:	68fb      	ldr	r3, [r7, #12]
 800ea72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea74:	2200      	movs	r2, #0
 800ea76:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 800ea78:	f107 0308 	add.w	r3, r7, #8
 800ea7c:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800ea7e:	68fb      	ldr	r3, [r7, #12]
 800ea80:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800ea82:	697b      	ldr	r3, [r7, #20]
 800ea84:	6819      	ldr	r1, [r3, #0]
 800ea86:	68fb      	ldr	r3, [r7, #12]
 800ea88:	681b      	ldr	r3, [r3, #0]
 800ea8a:	3304      	adds	r3, #4
 800ea8c:	461a      	mov	r2, r3
 800ea8e:	88fb      	ldrh	r3, [r7, #6]
 800ea90:	f7fd f82e 	bl	800baf0 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800ea94:	68fb      	ldr	r3, [r7, #12]
 800ea96:	681b      	ldr	r3, [r3, #0]
 800ea98:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800ea9c:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800ea9e:	68fb      	ldr	r3, [r7, #12]
 800eaa0:	2200      	movs	r2, #0
 800eaa2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800eaa6:	68fb      	ldr	r3, [r7, #12]
 800eaa8:	681b      	ldr	r3, [r3, #0]
 800eaaa:	695a      	ldr	r2, [r3, #20]
 800eaac:	68fb      	ldr	r3, [r7, #12]
 800eaae:	681b      	ldr	r3, [r3, #0]
 800eab0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800eab4:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800eab6:	2300      	movs	r3, #0
 800eab8:	e000      	b.n	800eabc <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 800eaba:	2302      	movs	r3, #2
  }
}
 800eabc:	4618      	mov	r0, r3
 800eabe:	3718      	adds	r7, #24
 800eac0:	46bd      	mov	sp, r7
 800eac2:	bd80      	pop	{r7, pc}
 800eac4:	0800ed0d 	.word	0x0800ed0d
 800eac8:	0800ed5f 	.word	0x0800ed5f
 800eacc:	0800ed7b 	.word	0x0800ed7b

0800ead0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ead0:	b580      	push	{r7, lr}
 800ead2:	b088      	sub	sp, #32
 800ead4:	af00      	add	r7, sp, #0
 800ead6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	681b      	ldr	r3, [r3, #0]
 800eade:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	681b      	ldr	r3, [r3, #0]
 800eae4:	68db      	ldr	r3, [r3, #12]
 800eae6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	695b      	ldr	r3, [r3, #20]
 800eaee:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800eaf0:	2300      	movs	r3, #0
 800eaf2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800eaf4:	2300      	movs	r3, #0
 800eaf6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800eaf8:	69fb      	ldr	r3, [r7, #28]
 800eafa:	f003 030f 	and.w	r3, r3, #15
 800eafe:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800eb00:	693b      	ldr	r3, [r7, #16]
 800eb02:	2b00      	cmp	r3, #0
 800eb04:	d10d      	bne.n	800eb22 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800eb06:	69fb      	ldr	r3, [r7, #28]
 800eb08:	f003 0320 	and.w	r3, r3, #32
 800eb0c:	2b00      	cmp	r3, #0
 800eb0e:	d008      	beq.n	800eb22 <HAL_UART_IRQHandler+0x52>
 800eb10:	69bb      	ldr	r3, [r7, #24]
 800eb12:	f003 0320 	and.w	r3, r3, #32
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	d003      	beq.n	800eb22 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800eb1a:	6878      	ldr	r0, [r7, #4]
 800eb1c:	f000 fa2d 	bl	800ef7a <UART_Receive_IT>
      return;
 800eb20:	e0d1      	b.n	800ecc6 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800eb22:	693b      	ldr	r3, [r7, #16]
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	f000 80b0 	beq.w	800ec8a <HAL_UART_IRQHandler+0x1ba>
 800eb2a:	697b      	ldr	r3, [r7, #20]
 800eb2c:	f003 0301 	and.w	r3, r3, #1
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d105      	bne.n	800eb40 <HAL_UART_IRQHandler+0x70>
 800eb34:	69bb      	ldr	r3, [r7, #24]
 800eb36:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800eb3a:	2b00      	cmp	r3, #0
 800eb3c:	f000 80a5 	beq.w	800ec8a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800eb40:	69fb      	ldr	r3, [r7, #28]
 800eb42:	f003 0301 	and.w	r3, r3, #1
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d00a      	beq.n	800eb60 <HAL_UART_IRQHandler+0x90>
 800eb4a:	69bb      	ldr	r3, [r7, #24]
 800eb4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	d005      	beq.n	800eb60 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eb58:	f043 0201 	orr.w	r2, r3, #1
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800eb60:	69fb      	ldr	r3, [r7, #28]
 800eb62:	f003 0304 	and.w	r3, r3, #4
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	d00a      	beq.n	800eb80 <HAL_UART_IRQHandler+0xb0>
 800eb6a:	697b      	ldr	r3, [r7, #20]
 800eb6c:	f003 0301 	and.w	r3, r3, #1
 800eb70:	2b00      	cmp	r3, #0
 800eb72:	d005      	beq.n	800eb80 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eb78:	f043 0202 	orr.w	r2, r3, #2
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800eb80:	69fb      	ldr	r3, [r7, #28]
 800eb82:	f003 0302 	and.w	r3, r3, #2
 800eb86:	2b00      	cmp	r3, #0
 800eb88:	d00a      	beq.n	800eba0 <HAL_UART_IRQHandler+0xd0>
 800eb8a:	697b      	ldr	r3, [r7, #20]
 800eb8c:	f003 0301 	and.w	r3, r3, #1
 800eb90:	2b00      	cmp	r3, #0
 800eb92:	d005      	beq.n	800eba0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eb98:	f043 0204 	orr.w	r2, r3, #4
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800eba0:	69fb      	ldr	r3, [r7, #28]
 800eba2:	f003 0308 	and.w	r3, r3, #8
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d00f      	beq.n	800ebca <HAL_UART_IRQHandler+0xfa>
 800ebaa:	69bb      	ldr	r3, [r7, #24]
 800ebac:	f003 0320 	and.w	r3, r3, #32
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	d104      	bne.n	800ebbe <HAL_UART_IRQHandler+0xee>
 800ebb4:	697b      	ldr	r3, [r7, #20]
 800ebb6:	f003 0301 	and.w	r3, r3, #1
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d005      	beq.n	800ebca <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ebc2:	f043 0208 	orr.w	r2, r3, #8
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ebce:	2b00      	cmp	r3, #0
 800ebd0:	d078      	beq.n	800ecc4 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ebd2:	69fb      	ldr	r3, [r7, #28]
 800ebd4:	f003 0320 	and.w	r3, r3, #32
 800ebd8:	2b00      	cmp	r3, #0
 800ebda:	d007      	beq.n	800ebec <HAL_UART_IRQHandler+0x11c>
 800ebdc:	69bb      	ldr	r3, [r7, #24]
 800ebde:	f003 0320 	and.w	r3, r3, #32
 800ebe2:	2b00      	cmp	r3, #0
 800ebe4:	d002      	beq.n	800ebec <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800ebe6:	6878      	ldr	r0, [r7, #4]
 800ebe8:	f000 f9c7 	bl	800ef7a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	681b      	ldr	r3, [r3, #0]
 800ebf0:	695b      	ldr	r3, [r3, #20]
 800ebf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ebf6:	2b40      	cmp	r3, #64	; 0x40
 800ebf8:	bf0c      	ite	eq
 800ebfa:	2301      	moveq	r3, #1
 800ebfc:	2300      	movne	r3, #0
 800ebfe:	b2db      	uxtb	r3, r3
 800ec00:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ec06:	f003 0308 	and.w	r3, r3, #8
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	d102      	bne.n	800ec14 <HAL_UART_IRQHandler+0x144>
 800ec0e:	68fb      	ldr	r3, [r7, #12]
 800ec10:	2b00      	cmp	r3, #0
 800ec12:	d031      	beq.n	800ec78 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ec14:	6878      	ldr	r0, [r7, #4]
 800ec16:	f000 f910 	bl	800ee3a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	681b      	ldr	r3, [r3, #0]
 800ec1e:	695b      	ldr	r3, [r3, #20]
 800ec20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ec24:	2b40      	cmp	r3, #64	; 0x40
 800ec26:	d123      	bne.n	800ec70 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	681b      	ldr	r3, [r3, #0]
 800ec2c:	695a      	ldr	r2, [r3, #20]
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	681b      	ldr	r3, [r3, #0]
 800ec32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ec36:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ec3c:	2b00      	cmp	r3, #0
 800ec3e:	d013      	beq.n	800ec68 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ec44:	4a21      	ldr	r2, [pc, #132]	; (800eccc <HAL_UART_IRQHandler+0x1fc>)
 800ec46:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ec4c:	4618      	mov	r0, r3
 800ec4e:	f7fc ffa7 	bl	800bba0 <HAL_DMA_Abort_IT>
 800ec52:	4603      	mov	r3, r0
 800ec54:	2b00      	cmp	r3, #0
 800ec56:	d016      	beq.n	800ec86 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ec5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ec5e:	687a      	ldr	r2, [r7, #4]
 800ec60:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800ec62:	4610      	mov	r0, r2
 800ec64:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ec66:	e00e      	b.n	800ec86 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ec68:	6878      	ldr	r0, [r7, #4]
 800ec6a:	f000 f845 	bl	800ecf8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ec6e:	e00a      	b.n	800ec86 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ec70:	6878      	ldr	r0, [r7, #4]
 800ec72:	f000 f841 	bl	800ecf8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ec76:	e006      	b.n	800ec86 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ec78:	6878      	ldr	r0, [r7, #4]
 800ec7a:	f000 f83d 	bl	800ecf8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	2200      	movs	r2, #0
 800ec82:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800ec84:	e01e      	b.n	800ecc4 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ec86:	bf00      	nop
    return;
 800ec88:	e01c      	b.n	800ecc4 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800ec8a:	69fb      	ldr	r3, [r7, #28]
 800ec8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ec90:	2b00      	cmp	r3, #0
 800ec92:	d008      	beq.n	800eca6 <HAL_UART_IRQHandler+0x1d6>
 800ec94:	69bb      	ldr	r3, [r7, #24]
 800ec96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	d003      	beq.n	800eca6 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800ec9e:	6878      	ldr	r0, [r7, #4]
 800eca0:	f000 f8fd 	bl	800ee9e <UART_Transmit_IT>
    return;
 800eca4:	e00f      	b.n	800ecc6 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800eca6:	69fb      	ldr	r3, [r7, #28]
 800eca8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ecac:	2b00      	cmp	r3, #0
 800ecae:	d00a      	beq.n	800ecc6 <HAL_UART_IRQHandler+0x1f6>
 800ecb0:	69bb      	ldr	r3, [r7, #24]
 800ecb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	d005      	beq.n	800ecc6 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800ecba:	6878      	ldr	r0, [r7, #4]
 800ecbc:	f000 f945 	bl	800ef4a <UART_EndTransmit_IT>
    return;
 800ecc0:	bf00      	nop
 800ecc2:	e000      	b.n	800ecc6 <HAL_UART_IRQHandler+0x1f6>
    return;
 800ecc4:	bf00      	nop
  }
}
 800ecc6:	3720      	adds	r7, #32
 800ecc8:	46bd      	mov	sp, r7
 800ecca:	bd80      	pop	{r7, pc}
 800eccc:	0800ee77 	.word	0x0800ee77

0800ecd0 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ecd0:	b480      	push	{r7}
 800ecd2:	b083      	sub	sp, #12
 800ecd4:	af00      	add	r7, sp, #0
 800ecd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800ecd8:	bf00      	nop
 800ecda:	370c      	adds	r7, #12
 800ecdc:	46bd      	mov	sp, r7
 800ecde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ece2:	4770      	bx	lr

0800ece4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800ece4:	b480      	push	{r7}
 800ece6:	b083      	sub	sp, #12
 800ece8:	af00      	add	r7, sp, #0
 800ecea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800ecec:	bf00      	nop
 800ecee:	370c      	adds	r7, #12
 800ecf0:	46bd      	mov	sp, r7
 800ecf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecf6:	4770      	bx	lr

0800ecf8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ecf8:	b480      	push	{r7}
 800ecfa:	b083      	sub	sp, #12
 800ecfc:	af00      	add	r7, sp, #0
 800ecfe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800ed00:	bf00      	nop
 800ed02:	370c      	adds	r7, #12
 800ed04:	46bd      	mov	sp, r7
 800ed06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed0a:	4770      	bx	lr

0800ed0c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ed0c:	b580      	push	{r7, lr}
 800ed0e:	b084      	sub	sp, #16
 800ed10:	af00      	add	r7, sp, #0
 800ed12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ed18:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	681b      	ldr	r3, [r3, #0]
 800ed1e:	681b      	ldr	r3, [r3, #0]
 800ed20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	d113      	bne.n	800ed50 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 800ed28:	68fb      	ldr	r3, [r7, #12]
 800ed2a:	2200      	movs	r2, #0
 800ed2c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ed2e:	68fb      	ldr	r3, [r7, #12]
 800ed30:	681b      	ldr	r3, [r3, #0]
 800ed32:	695a      	ldr	r2, [r3, #20]
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	681b      	ldr	r3, [r3, #0]
 800ed38:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ed3c:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ed3e:	68fb      	ldr	r3, [r7, #12]
 800ed40:	681b      	ldr	r3, [r3, #0]
 800ed42:	68da      	ldr	r2, [r3, #12]
 800ed44:	68fb      	ldr	r3, [r7, #12]
 800ed46:	681b      	ldr	r3, [r3, #0]
 800ed48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ed4c:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ed4e:	e002      	b.n	800ed56 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 800ed50:	68f8      	ldr	r0, [r7, #12]
 800ed52:	f7fc fc87 	bl	800b664 <HAL_UART_TxCpltCallback>
}
 800ed56:	bf00      	nop
 800ed58:	3710      	adds	r7, #16
 800ed5a:	46bd      	mov	sp, r7
 800ed5c:	bd80      	pop	{r7, pc}

0800ed5e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ed5e:	b580      	push	{r7, lr}
 800ed60:	b084      	sub	sp, #16
 800ed62:	af00      	add	r7, sp, #0
 800ed64:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ed6a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800ed6c:	68f8      	ldr	r0, [r7, #12]
 800ed6e:	f7ff ffaf 	bl	800ecd0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ed72:	bf00      	nop
 800ed74:	3710      	adds	r7, #16
 800ed76:	46bd      	mov	sp, r7
 800ed78:	bd80      	pop	{r7, pc}

0800ed7a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ed7a:	b580      	push	{r7, lr}
 800ed7c:	b084      	sub	sp, #16
 800ed7e:	af00      	add	r7, sp, #0
 800ed80:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800ed82:	2300      	movs	r3, #0
 800ed84:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ed8a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800ed8c:	68bb      	ldr	r3, [r7, #8]
 800ed8e:	681b      	ldr	r3, [r3, #0]
 800ed90:	695b      	ldr	r3, [r3, #20]
 800ed92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ed96:	2b80      	cmp	r3, #128	; 0x80
 800ed98:	bf0c      	ite	eq
 800ed9a:	2301      	moveq	r3, #1
 800ed9c:	2300      	movne	r3, #0
 800ed9e:	b2db      	uxtb	r3, r3
 800eda0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800eda2:	68bb      	ldr	r3, [r7, #8]
 800eda4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800eda8:	b2db      	uxtb	r3, r3
 800edaa:	2b21      	cmp	r3, #33	; 0x21
 800edac:	d108      	bne.n	800edc0 <UART_DMAError+0x46>
 800edae:	68fb      	ldr	r3, [r7, #12]
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	d005      	beq.n	800edc0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800edb4:	68bb      	ldr	r3, [r7, #8]
 800edb6:	2200      	movs	r2, #0
 800edb8:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800edba:	68b8      	ldr	r0, [r7, #8]
 800edbc:	f000 f827 	bl	800ee0e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800edc0:	68bb      	ldr	r3, [r7, #8]
 800edc2:	681b      	ldr	r3, [r3, #0]
 800edc4:	695b      	ldr	r3, [r3, #20]
 800edc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800edca:	2b40      	cmp	r3, #64	; 0x40
 800edcc:	bf0c      	ite	eq
 800edce:	2301      	moveq	r3, #1
 800edd0:	2300      	movne	r3, #0
 800edd2:	b2db      	uxtb	r3, r3
 800edd4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800edd6:	68bb      	ldr	r3, [r7, #8]
 800edd8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800eddc:	b2db      	uxtb	r3, r3
 800edde:	2b22      	cmp	r3, #34	; 0x22
 800ede0:	d108      	bne.n	800edf4 <UART_DMAError+0x7a>
 800ede2:	68fb      	ldr	r3, [r7, #12]
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d005      	beq.n	800edf4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800ede8:	68bb      	ldr	r3, [r7, #8]
 800edea:	2200      	movs	r2, #0
 800edec:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800edee:	68b8      	ldr	r0, [r7, #8]
 800edf0:	f000 f823 	bl	800ee3a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800edf4:	68bb      	ldr	r3, [r7, #8]
 800edf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800edf8:	f043 0210 	orr.w	r2, r3, #16
 800edfc:	68bb      	ldr	r3, [r7, #8]
 800edfe:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ee00:	68b8      	ldr	r0, [r7, #8]
 800ee02:	f7ff ff79 	bl	800ecf8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ee06:	bf00      	nop
 800ee08:	3710      	adds	r7, #16
 800ee0a:	46bd      	mov	sp, r7
 800ee0c:	bd80      	pop	{r7, pc}

0800ee0e <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800ee0e:	b480      	push	{r7}
 800ee10:	b083      	sub	sp, #12
 800ee12:	af00      	add	r7, sp, #0
 800ee14:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	68da      	ldr	r2, [r3, #12]
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	681b      	ldr	r3, [r3, #0]
 800ee20:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800ee24:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	2220      	movs	r2, #32
 800ee2a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800ee2e:	bf00      	nop
 800ee30:	370c      	adds	r7, #12
 800ee32:	46bd      	mov	sp, r7
 800ee34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee38:	4770      	bx	lr

0800ee3a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ee3a:	b480      	push	{r7}
 800ee3c:	b083      	sub	sp, #12
 800ee3e:	af00      	add	r7, sp, #0
 800ee40:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	681b      	ldr	r3, [r3, #0]
 800ee46:	68da      	ldr	r2, [r3, #12]
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	681b      	ldr	r3, [r3, #0]
 800ee4c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800ee50:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	681b      	ldr	r3, [r3, #0]
 800ee56:	695a      	ldr	r2, [r3, #20]
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	681b      	ldr	r3, [r3, #0]
 800ee5c:	f022 0201 	bic.w	r2, r2, #1
 800ee60:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	2220      	movs	r2, #32
 800ee66:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800ee6a:	bf00      	nop
 800ee6c:	370c      	adds	r7, #12
 800ee6e:	46bd      	mov	sp, r7
 800ee70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee74:	4770      	bx	lr

0800ee76 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ee76:	b580      	push	{r7, lr}
 800ee78:	b084      	sub	sp, #16
 800ee7a:	af00      	add	r7, sp, #0
 800ee7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ee82:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800ee84:	68fb      	ldr	r3, [r7, #12]
 800ee86:	2200      	movs	r2, #0
 800ee88:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800ee8a:	68fb      	ldr	r3, [r7, #12]
 800ee8c:	2200      	movs	r2, #0
 800ee8e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ee90:	68f8      	ldr	r0, [r7, #12]
 800ee92:	f7ff ff31 	bl	800ecf8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ee96:	bf00      	nop
 800ee98:	3710      	adds	r7, #16
 800ee9a:	46bd      	mov	sp, r7
 800ee9c:	bd80      	pop	{r7, pc}

0800ee9e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800ee9e:	b480      	push	{r7}
 800eea0:	b085      	sub	sp, #20
 800eea2:	af00      	add	r7, sp, #0
 800eea4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800eeac:	b2db      	uxtb	r3, r3
 800eeae:	2b21      	cmp	r3, #33	; 0x21
 800eeb0:	d144      	bne.n	800ef3c <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	689b      	ldr	r3, [r3, #8]
 800eeb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800eeba:	d11a      	bne.n	800eef2 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	6a1b      	ldr	r3, [r3, #32]
 800eec0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800eec2:	68fb      	ldr	r3, [r7, #12]
 800eec4:	881b      	ldrh	r3, [r3, #0]
 800eec6:	461a      	mov	r2, r3
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	681b      	ldr	r3, [r3, #0]
 800eecc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800eed0:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	691b      	ldr	r3, [r3, #16]
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	d105      	bne.n	800eee6 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	6a1b      	ldr	r3, [r3, #32]
 800eede:	1c9a      	adds	r2, r3, #2
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	621a      	str	r2, [r3, #32]
 800eee4:	e00e      	b.n	800ef04 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	6a1b      	ldr	r3, [r3, #32]
 800eeea:	1c5a      	adds	r2, r3, #1
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	621a      	str	r2, [r3, #32]
 800eef0:	e008      	b.n	800ef04 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	6a1b      	ldr	r3, [r3, #32]
 800eef6:	1c59      	adds	r1, r3, #1
 800eef8:	687a      	ldr	r2, [r7, #4]
 800eefa:	6211      	str	r1, [r2, #32]
 800eefc:	781a      	ldrb	r2, [r3, #0]
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	681b      	ldr	r3, [r3, #0]
 800ef02:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ef08:	b29b      	uxth	r3, r3
 800ef0a:	3b01      	subs	r3, #1
 800ef0c:	b29b      	uxth	r3, r3
 800ef0e:	687a      	ldr	r2, [r7, #4]
 800ef10:	4619      	mov	r1, r3
 800ef12:	84d1      	strh	r1, [r2, #38]	; 0x26
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	d10f      	bne.n	800ef38 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	681b      	ldr	r3, [r3, #0]
 800ef1c:	68da      	ldr	r2, [r3, #12]
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	681b      	ldr	r3, [r3, #0]
 800ef22:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ef26:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	681b      	ldr	r3, [r3, #0]
 800ef2c:	68da      	ldr	r2, [r3, #12]
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	681b      	ldr	r3, [r3, #0]
 800ef32:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ef36:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800ef38:	2300      	movs	r3, #0
 800ef3a:	e000      	b.n	800ef3e <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800ef3c:	2302      	movs	r3, #2
  }
}
 800ef3e:	4618      	mov	r0, r3
 800ef40:	3714      	adds	r7, #20
 800ef42:	46bd      	mov	sp, r7
 800ef44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef48:	4770      	bx	lr

0800ef4a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ef4a:	b580      	push	{r7, lr}
 800ef4c:	b082      	sub	sp, #8
 800ef4e:	af00      	add	r7, sp, #0
 800ef50:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	681b      	ldr	r3, [r3, #0]
 800ef56:	68da      	ldr	r2, [r3, #12]
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	681b      	ldr	r3, [r3, #0]
 800ef5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ef60:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	2220      	movs	r2, #32
 800ef66:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ef6a:	6878      	ldr	r0, [r7, #4]
 800ef6c:	f7fc fb7a 	bl	800b664 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800ef70:	2300      	movs	r3, #0
}
 800ef72:	4618      	mov	r0, r3
 800ef74:	3708      	adds	r7, #8
 800ef76:	46bd      	mov	sp, r7
 800ef78:	bd80      	pop	{r7, pc}

0800ef7a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800ef7a:	b580      	push	{r7, lr}
 800ef7c:	b084      	sub	sp, #16
 800ef7e:	af00      	add	r7, sp, #0
 800ef80:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800ef88:	b2db      	uxtb	r3, r3
 800ef8a:	2b22      	cmp	r3, #34	; 0x22
 800ef8c:	d171      	bne.n	800f072 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	689b      	ldr	r3, [r3, #8]
 800ef92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ef96:	d123      	bne.n	800efe0 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ef9c:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	691b      	ldr	r3, [r3, #16]
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d10e      	bne.n	800efc4 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	681b      	ldr	r3, [r3, #0]
 800efaa:	685b      	ldr	r3, [r3, #4]
 800efac:	b29b      	uxth	r3, r3
 800efae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800efb2:	b29a      	uxth	r2, r3
 800efb4:	68fb      	ldr	r3, [r7, #12]
 800efb6:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800efbc:	1c9a      	adds	r2, r3, #2
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	629a      	str	r2, [r3, #40]	; 0x28
 800efc2:	e029      	b.n	800f018 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	681b      	ldr	r3, [r3, #0]
 800efc8:	685b      	ldr	r3, [r3, #4]
 800efca:	b29b      	uxth	r3, r3
 800efcc:	b2db      	uxtb	r3, r3
 800efce:	b29a      	uxth	r2, r3
 800efd0:	68fb      	ldr	r3, [r7, #12]
 800efd2:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800efd8:	1c5a      	adds	r2, r3, #1
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	629a      	str	r2, [r3, #40]	; 0x28
 800efde:	e01b      	b.n	800f018 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	691b      	ldr	r3, [r3, #16]
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	d10a      	bne.n	800effe <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	681b      	ldr	r3, [r3, #0]
 800efec:	6858      	ldr	r0, [r3, #4]
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eff2:	1c59      	adds	r1, r3, #1
 800eff4:	687a      	ldr	r2, [r7, #4]
 800eff6:	6291      	str	r1, [r2, #40]	; 0x28
 800eff8:	b2c2      	uxtb	r2, r0
 800effa:	701a      	strb	r2, [r3, #0]
 800effc:	e00c      	b.n	800f018 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	681b      	ldr	r3, [r3, #0]
 800f002:	685b      	ldr	r3, [r3, #4]
 800f004:	b2da      	uxtb	r2, r3
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f00a:	1c58      	adds	r0, r3, #1
 800f00c:	6879      	ldr	r1, [r7, #4]
 800f00e:	6288      	str	r0, [r1, #40]	; 0x28
 800f010:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800f014:	b2d2      	uxtb	r2, r2
 800f016:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800f01c:	b29b      	uxth	r3, r3
 800f01e:	3b01      	subs	r3, #1
 800f020:	b29b      	uxth	r3, r3
 800f022:	687a      	ldr	r2, [r7, #4]
 800f024:	4619      	mov	r1, r3
 800f026:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800f028:	2b00      	cmp	r3, #0
 800f02a:	d120      	bne.n	800f06e <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	681b      	ldr	r3, [r3, #0]
 800f030:	68da      	ldr	r2, [r3, #12]
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	681b      	ldr	r3, [r3, #0]
 800f036:	f022 0220 	bic.w	r2, r2, #32
 800f03a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	681b      	ldr	r3, [r3, #0]
 800f040:	68da      	ldr	r2, [r3, #12]
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	681b      	ldr	r3, [r3, #0]
 800f046:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800f04a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	681b      	ldr	r3, [r3, #0]
 800f050:	695a      	ldr	r2, [r3, #20]
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	f022 0201 	bic.w	r2, r2, #1
 800f05a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	2220      	movs	r2, #32
 800f060:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800f064:	6878      	ldr	r0, [r7, #4]
 800f066:	f7ff fe3d 	bl	800ece4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800f06a:	2300      	movs	r3, #0
 800f06c:	e002      	b.n	800f074 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800f06e:	2300      	movs	r3, #0
 800f070:	e000      	b.n	800f074 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800f072:	2302      	movs	r3, #2
  }
}
 800f074:	4618      	mov	r0, r3
 800f076:	3710      	adds	r7, #16
 800f078:	46bd      	mov	sp, r7
 800f07a:	bd80      	pop	{r7, pc}

0800f07c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f07c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f080:	b085      	sub	sp, #20
 800f082:	af00      	add	r7, sp, #0
 800f084:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	681b      	ldr	r3, [r3, #0]
 800f08a:	691b      	ldr	r3, [r3, #16]
 800f08c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	68da      	ldr	r2, [r3, #12]
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	681b      	ldr	r3, [r3, #0]
 800f098:	430a      	orrs	r2, r1
 800f09a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	689a      	ldr	r2, [r3, #8]
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	691b      	ldr	r3, [r3, #16]
 800f0a4:	431a      	orrs	r2, r3
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	695b      	ldr	r3, [r3, #20]
 800f0aa:	431a      	orrs	r2, r3
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	69db      	ldr	r3, [r3, #28]
 800f0b0:	4313      	orrs	r3, r2
 800f0b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	681b      	ldr	r3, [r3, #0]
 800f0b8:	68db      	ldr	r3, [r3, #12]
 800f0ba:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800f0be:	f023 030c 	bic.w	r3, r3, #12
 800f0c2:	687a      	ldr	r2, [r7, #4]
 800f0c4:	6812      	ldr	r2, [r2, #0]
 800f0c6:	68f9      	ldr	r1, [r7, #12]
 800f0c8:	430b      	orrs	r3, r1
 800f0ca:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	681b      	ldr	r3, [r3, #0]
 800f0d0:	695b      	ldr	r3, [r3, #20]
 800f0d2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	699a      	ldr	r2, [r3, #24]
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	681b      	ldr	r3, [r3, #0]
 800f0de:	430a      	orrs	r2, r1
 800f0e0:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f0e2:	687b      	ldr	r3, [r7, #4]
 800f0e4:	69db      	ldr	r3, [r3, #28]
 800f0e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f0ea:	f040 818b 	bne.w	800f404 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	681b      	ldr	r3, [r3, #0]
 800f0f2:	4ac1      	ldr	r2, [pc, #772]	; (800f3f8 <UART_SetConfig+0x37c>)
 800f0f4:	4293      	cmp	r3, r2
 800f0f6:	d005      	beq.n	800f104 <UART_SetConfig+0x88>
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	681b      	ldr	r3, [r3, #0]
 800f0fc:	4abf      	ldr	r2, [pc, #764]	; (800f3fc <UART_SetConfig+0x380>)
 800f0fe:	4293      	cmp	r3, r2
 800f100:	f040 80bd 	bne.w	800f27e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800f104:	f7fe ffc0 	bl	800e088 <HAL_RCC_GetPCLK2Freq>
 800f108:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800f10a:	68bb      	ldr	r3, [r7, #8]
 800f10c:	461d      	mov	r5, r3
 800f10e:	f04f 0600 	mov.w	r6, #0
 800f112:	46a8      	mov	r8, r5
 800f114:	46b1      	mov	r9, r6
 800f116:	eb18 0308 	adds.w	r3, r8, r8
 800f11a:	eb49 0409 	adc.w	r4, r9, r9
 800f11e:	4698      	mov	r8, r3
 800f120:	46a1      	mov	r9, r4
 800f122:	eb18 0805 	adds.w	r8, r8, r5
 800f126:	eb49 0906 	adc.w	r9, r9, r6
 800f12a:	f04f 0100 	mov.w	r1, #0
 800f12e:	f04f 0200 	mov.w	r2, #0
 800f132:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800f136:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800f13a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800f13e:	4688      	mov	r8, r1
 800f140:	4691      	mov	r9, r2
 800f142:	eb18 0005 	adds.w	r0, r8, r5
 800f146:	eb49 0106 	adc.w	r1, r9, r6
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	685b      	ldr	r3, [r3, #4]
 800f14e:	461d      	mov	r5, r3
 800f150:	f04f 0600 	mov.w	r6, #0
 800f154:	196b      	adds	r3, r5, r5
 800f156:	eb46 0406 	adc.w	r4, r6, r6
 800f15a:	461a      	mov	r2, r3
 800f15c:	4623      	mov	r3, r4
 800f15e:	f7f1 fd93 	bl	8000c88 <__aeabi_uldivmod>
 800f162:	4603      	mov	r3, r0
 800f164:	460c      	mov	r4, r1
 800f166:	461a      	mov	r2, r3
 800f168:	4ba5      	ldr	r3, [pc, #660]	; (800f400 <UART_SetConfig+0x384>)
 800f16a:	fba3 2302 	umull	r2, r3, r3, r2
 800f16e:	095b      	lsrs	r3, r3, #5
 800f170:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800f174:	68bb      	ldr	r3, [r7, #8]
 800f176:	461d      	mov	r5, r3
 800f178:	f04f 0600 	mov.w	r6, #0
 800f17c:	46a9      	mov	r9, r5
 800f17e:	46b2      	mov	sl, r6
 800f180:	eb19 0309 	adds.w	r3, r9, r9
 800f184:	eb4a 040a 	adc.w	r4, sl, sl
 800f188:	4699      	mov	r9, r3
 800f18a:	46a2      	mov	sl, r4
 800f18c:	eb19 0905 	adds.w	r9, r9, r5
 800f190:	eb4a 0a06 	adc.w	sl, sl, r6
 800f194:	f04f 0100 	mov.w	r1, #0
 800f198:	f04f 0200 	mov.w	r2, #0
 800f19c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800f1a0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800f1a4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800f1a8:	4689      	mov	r9, r1
 800f1aa:	4692      	mov	sl, r2
 800f1ac:	eb19 0005 	adds.w	r0, r9, r5
 800f1b0:	eb4a 0106 	adc.w	r1, sl, r6
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	685b      	ldr	r3, [r3, #4]
 800f1b8:	461d      	mov	r5, r3
 800f1ba:	f04f 0600 	mov.w	r6, #0
 800f1be:	196b      	adds	r3, r5, r5
 800f1c0:	eb46 0406 	adc.w	r4, r6, r6
 800f1c4:	461a      	mov	r2, r3
 800f1c6:	4623      	mov	r3, r4
 800f1c8:	f7f1 fd5e 	bl	8000c88 <__aeabi_uldivmod>
 800f1cc:	4603      	mov	r3, r0
 800f1ce:	460c      	mov	r4, r1
 800f1d0:	461a      	mov	r2, r3
 800f1d2:	4b8b      	ldr	r3, [pc, #556]	; (800f400 <UART_SetConfig+0x384>)
 800f1d4:	fba3 1302 	umull	r1, r3, r3, r2
 800f1d8:	095b      	lsrs	r3, r3, #5
 800f1da:	2164      	movs	r1, #100	; 0x64
 800f1dc:	fb01 f303 	mul.w	r3, r1, r3
 800f1e0:	1ad3      	subs	r3, r2, r3
 800f1e2:	00db      	lsls	r3, r3, #3
 800f1e4:	3332      	adds	r3, #50	; 0x32
 800f1e6:	4a86      	ldr	r2, [pc, #536]	; (800f400 <UART_SetConfig+0x384>)
 800f1e8:	fba2 2303 	umull	r2, r3, r2, r3
 800f1ec:	095b      	lsrs	r3, r3, #5
 800f1ee:	005b      	lsls	r3, r3, #1
 800f1f0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800f1f4:	4498      	add	r8, r3
 800f1f6:	68bb      	ldr	r3, [r7, #8]
 800f1f8:	461d      	mov	r5, r3
 800f1fa:	f04f 0600 	mov.w	r6, #0
 800f1fe:	46a9      	mov	r9, r5
 800f200:	46b2      	mov	sl, r6
 800f202:	eb19 0309 	adds.w	r3, r9, r9
 800f206:	eb4a 040a 	adc.w	r4, sl, sl
 800f20a:	4699      	mov	r9, r3
 800f20c:	46a2      	mov	sl, r4
 800f20e:	eb19 0905 	adds.w	r9, r9, r5
 800f212:	eb4a 0a06 	adc.w	sl, sl, r6
 800f216:	f04f 0100 	mov.w	r1, #0
 800f21a:	f04f 0200 	mov.w	r2, #0
 800f21e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800f222:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800f226:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800f22a:	4689      	mov	r9, r1
 800f22c:	4692      	mov	sl, r2
 800f22e:	eb19 0005 	adds.w	r0, r9, r5
 800f232:	eb4a 0106 	adc.w	r1, sl, r6
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	685b      	ldr	r3, [r3, #4]
 800f23a:	461d      	mov	r5, r3
 800f23c:	f04f 0600 	mov.w	r6, #0
 800f240:	196b      	adds	r3, r5, r5
 800f242:	eb46 0406 	adc.w	r4, r6, r6
 800f246:	461a      	mov	r2, r3
 800f248:	4623      	mov	r3, r4
 800f24a:	f7f1 fd1d 	bl	8000c88 <__aeabi_uldivmod>
 800f24e:	4603      	mov	r3, r0
 800f250:	460c      	mov	r4, r1
 800f252:	461a      	mov	r2, r3
 800f254:	4b6a      	ldr	r3, [pc, #424]	; (800f400 <UART_SetConfig+0x384>)
 800f256:	fba3 1302 	umull	r1, r3, r3, r2
 800f25a:	095b      	lsrs	r3, r3, #5
 800f25c:	2164      	movs	r1, #100	; 0x64
 800f25e:	fb01 f303 	mul.w	r3, r1, r3
 800f262:	1ad3      	subs	r3, r2, r3
 800f264:	00db      	lsls	r3, r3, #3
 800f266:	3332      	adds	r3, #50	; 0x32
 800f268:	4a65      	ldr	r2, [pc, #404]	; (800f400 <UART_SetConfig+0x384>)
 800f26a:	fba2 2303 	umull	r2, r3, r2, r3
 800f26e:	095b      	lsrs	r3, r3, #5
 800f270:	f003 0207 	and.w	r2, r3, #7
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	681b      	ldr	r3, [r3, #0]
 800f278:	4442      	add	r2, r8
 800f27a:	609a      	str	r2, [r3, #8]
 800f27c:	e26f      	b.n	800f75e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800f27e:	f7fe feef 	bl	800e060 <HAL_RCC_GetPCLK1Freq>
 800f282:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800f284:	68bb      	ldr	r3, [r7, #8]
 800f286:	461d      	mov	r5, r3
 800f288:	f04f 0600 	mov.w	r6, #0
 800f28c:	46a8      	mov	r8, r5
 800f28e:	46b1      	mov	r9, r6
 800f290:	eb18 0308 	adds.w	r3, r8, r8
 800f294:	eb49 0409 	adc.w	r4, r9, r9
 800f298:	4698      	mov	r8, r3
 800f29a:	46a1      	mov	r9, r4
 800f29c:	eb18 0805 	adds.w	r8, r8, r5
 800f2a0:	eb49 0906 	adc.w	r9, r9, r6
 800f2a4:	f04f 0100 	mov.w	r1, #0
 800f2a8:	f04f 0200 	mov.w	r2, #0
 800f2ac:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800f2b0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800f2b4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800f2b8:	4688      	mov	r8, r1
 800f2ba:	4691      	mov	r9, r2
 800f2bc:	eb18 0005 	adds.w	r0, r8, r5
 800f2c0:	eb49 0106 	adc.w	r1, r9, r6
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	685b      	ldr	r3, [r3, #4]
 800f2c8:	461d      	mov	r5, r3
 800f2ca:	f04f 0600 	mov.w	r6, #0
 800f2ce:	196b      	adds	r3, r5, r5
 800f2d0:	eb46 0406 	adc.w	r4, r6, r6
 800f2d4:	461a      	mov	r2, r3
 800f2d6:	4623      	mov	r3, r4
 800f2d8:	f7f1 fcd6 	bl	8000c88 <__aeabi_uldivmod>
 800f2dc:	4603      	mov	r3, r0
 800f2de:	460c      	mov	r4, r1
 800f2e0:	461a      	mov	r2, r3
 800f2e2:	4b47      	ldr	r3, [pc, #284]	; (800f400 <UART_SetConfig+0x384>)
 800f2e4:	fba3 2302 	umull	r2, r3, r3, r2
 800f2e8:	095b      	lsrs	r3, r3, #5
 800f2ea:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800f2ee:	68bb      	ldr	r3, [r7, #8]
 800f2f0:	461d      	mov	r5, r3
 800f2f2:	f04f 0600 	mov.w	r6, #0
 800f2f6:	46a9      	mov	r9, r5
 800f2f8:	46b2      	mov	sl, r6
 800f2fa:	eb19 0309 	adds.w	r3, r9, r9
 800f2fe:	eb4a 040a 	adc.w	r4, sl, sl
 800f302:	4699      	mov	r9, r3
 800f304:	46a2      	mov	sl, r4
 800f306:	eb19 0905 	adds.w	r9, r9, r5
 800f30a:	eb4a 0a06 	adc.w	sl, sl, r6
 800f30e:	f04f 0100 	mov.w	r1, #0
 800f312:	f04f 0200 	mov.w	r2, #0
 800f316:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800f31a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800f31e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800f322:	4689      	mov	r9, r1
 800f324:	4692      	mov	sl, r2
 800f326:	eb19 0005 	adds.w	r0, r9, r5
 800f32a:	eb4a 0106 	adc.w	r1, sl, r6
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	685b      	ldr	r3, [r3, #4]
 800f332:	461d      	mov	r5, r3
 800f334:	f04f 0600 	mov.w	r6, #0
 800f338:	196b      	adds	r3, r5, r5
 800f33a:	eb46 0406 	adc.w	r4, r6, r6
 800f33e:	461a      	mov	r2, r3
 800f340:	4623      	mov	r3, r4
 800f342:	f7f1 fca1 	bl	8000c88 <__aeabi_uldivmod>
 800f346:	4603      	mov	r3, r0
 800f348:	460c      	mov	r4, r1
 800f34a:	461a      	mov	r2, r3
 800f34c:	4b2c      	ldr	r3, [pc, #176]	; (800f400 <UART_SetConfig+0x384>)
 800f34e:	fba3 1302 	umull	r1, r3, r3, r2
 800f352:	095b      	lsrs	r3, r3, #5
 800f354:	2164      	movs	r1, #100	; 0x64
 800f356:	fb01 f303 	mul.w	r3, r1, r3
 800f35a:	1ad3      	subs	r3, r2, r3
 800f35c:	00db      	lsls	r3, r3, #3
 800f35e:	3332      	adds	r3, #50	; 0x32
 800f360:	4a27      	ldr	r2, [pc, #156]	; (800f400 <UART_SetConfig+0x384>)
 800f362:	fba2 2303 	umull	r2, r3, r2, r3
 800f366:	095b      	lsrs	r3, r3, #5
 800f368:	005b      	lsls	r3, r3, #1
 800f36a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800f36e:	4498      	add	r8, r3
 800f370:	68bb      	ldr	r3, [r7, #8]
 800f372:	461d      	mov	r5, r3
 800f374:	f04f 0600 	mov.w	r6, #0
 800f378:	46a9      	mov	r9, r5
 800f37a:	46b2      	mov	sl, r6
 800f37c:	eb19 0309 	adds.w	r3, r9, r9
 800f380:	eb4a 040a 	adc.w	r4, sl, sl
 800f384:	4699      	mov	r9, r3
 800f386:	46a2      	mov	sl, r4
 800f388:	eb19 0905 	adds.w	r9, r9, r5
 800f38c:	eb4a 0a06 	adc.w	sl, sl, r6
 800f390:	f04f 0100 	mov.w	r1, #0
 800f394:	f04f 0200 	mov.w	r2, #0
 800f398:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800f39c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800f3a0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800f3a4:	4689      	mov	r9, r1
 800f3a6:	4692      	mov	sl, r2
 800f3a8:	eb19 0005 	adds.w	r0, r9, r5
 800f3ac:	eb4a 0106 	adc.w	r1, sl, r6
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	685b      	ldr	r3, [r3, #4]
 800f3b4:	461d      	mov	r5, r3
 800f3b6:	f04f 0600 	mov.w	r6, #0
 800f3ba:	196b      	adds	r3, r5, r5
 800f3bc:	eb46 0406 	adc.w	r4, r6, r6
 800f3c0:	461a      	mov	r2, r3
 800f3c2:	4623      	mov	r3, r4
 800f3c4:	f7f1 fc60 	bl	8000c88 <__aeabi_uldivmod>
 800f3c8:	4603      	mov	r3, r0
 800f3ca:	460c      	mov	r4, r1
 800f3cc:	461a      	mov	r2, r3
 800f3ce:	4b0c      	ldr	r3, [pc, #48]	; (800f400 <UART_SetConfig+0x384>)
 800f3d0:	fba3 1302 	umull	r1, r3, r3, r2
 800f3d4:	095b      	lsrs	r3, r3, #5
 800f3d6:	2164      	movs	r1, #100	; 0x64
 800f3d8:	fb01 f303 	mul.w	r3, r1, r3
 800f3dc:	1ad3      	subs	r3, r2, r3
 800f3de:	00db      	lsls	r3, r3, #3
 800f3e0:	3332      	adds	r3, #50	; 0x32
 800f3e2:	4a07      	ldr	r2, [pc, #28]	; (800f400 <UART_SetConfig+0x384>)
 800f3e4:	fba2 2303 	umull	r2, r3, r2, r3
 800f3e8:	095b      	lsrs	r3, r3, #5
 800f3ea:	f003 0207 	and.w	r2, r3, #7
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	681b      	ldr	r3, [r3, #0]
 800f3f2:	4442      	add	r2, r8
 800f3f4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800f3f6:	e1b2      	b.n	800f75e <UART_SetConfig+0x6e2>
 800f3f8:	40011000 	.word	0x40011000
 800f3fc:	40011400 	.word	0x40011400
 800f400:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	681b      	ldr	r3, [r3, #0]
 800f408:	4ad7      	ldr	r2, [pc, #860]	; (800f768 <UART_SetConfig+0x6ec>)
 800f40a:	4293      	cmp	r3, r2
 800f40c:	d005      	beq.n	800f41a <UART_SetConfig+0x39e>
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	681b      	ldr	r3, [r3, #0]
 800f412:	4ad6      	ldr	r2, [pc, #856]	; (800f76c <UART_SetConfig+0x6f0>)
 800f414:	4293      	cmp	r3, r2
 800f416:	f040 80d1 	bne.w	800f5bc <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800f41a:	f7fe fe35 	bl	800e088 <HAL_RCC_GetPCLK2Freq>
 800f41e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800f420:	68bb      	ldr	r3, [r7, #8]
 800f422:	469a      	mov	sl, r3
 800f424:	f04f 0b00 	mov.w	fp, #0
 800f428:	46d0      	mov	r8, sl
 800f42a:	46d9      	mov	r9, fp
 800f42c:	eb18 0308 	adds.w	r3, r8, r8
 800f430:	eb49 0409 	adc.w	r4, r9, r9
 800f434:	4698      	mov	r8, r3
 800f436:	46a1      	mov	r9, r4
 800f438:	eb18 080a 	adds.w	r8, r8, sl
 800f43c:	eb49 090b 	adc.w	r9, r9, fp
 800f440:	f04f 0100 	mov.w	r1, #0
 800f444:	f04f 0200 	mov.w	r2, #0
 800f448:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800f44c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800f450:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800f454:	4688      	mov	r8, r1
 800f456:	4691      	mov	r9, r2
 800f458:	eb1a 0508 	adds.w	r5, sl, r8
 800f45c:	eb4b 0609 	adc.w	r6, fp, r9
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	685b      	ldr	r3, [r3, #4]
 800f464:	4619      	mov	r1, r3
 800f466:	f04f 0200 	mov.w	r2, #0
 800f46a:	f04f 0300 	mov.w	r3, #0
 800f46e:	f04f 0400 	mov.w	r4, #0
 800f472:	0094      	lsls	r4, r2, #2
 800f474:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800f478:	008b      	lsls	r3, r1, #2
 800f47a:	461a      	mov	r2, r3
 800f47c:	4623      	mov	r3, r4
 800f47e:	4628      	mov	r0, r5
 800f480:	4631      	mov	r1, r6
 800f482:	f7f1 fc01 	bl	8000c88 <__aeabi_uldivmod>
 800f486:	4603      	mov	r3, r0
 800f488:	460c      	mov	r4, r1
 800f48a:	461a      	mov	r2, r3
 800f48c:	4bb8      	ldr	r3, [pc, #736]	; (800f770 <UART_SetConfig+0x6f4>)
 800f48e:	fba3 2302 	umull	r2, r3, r3, r2
 800f492:	095b      	lsrs	r3, r3, #5
 800f494:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800f498:	68bb      	ldr	r3, [r7, #8]
 800f49a:	469b      	mov	fp, r3
 800f49c:	f04f 0c00 	mov.w	ip, #0
 800f4a0:	46d9      	mov	r9, fp
 800f4a2:	46e2      	mov	sl, ip
 800f4a4:	eb19 0309 	adds.w	r3, r9, r9
 800f4a8:	eb4a 040a 	adc.w	r4, sl, sl
 800f4ac:	4699      	mov	r9, r3
 800f4ae:	46a2      	mov	sl, r4
 800f4b0:	eb19 090b 	adds.w	r9, r9, fp
 800f4b4:	eb4a 0a0c 	adc.w	sl, sl, ip
 800f4b8:	f04f 0100 	mov.w	r1, #0
 800f4bc:	f04f 0200 	mov.w	r2, #0
 800f4c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800f4c4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800f4c8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800f4cc:	4689      	mov	r9, r1
 800f4ce:	4692      	mov	sl, r2
 800f4d0:	eb1b 0509 	adds.w	r5, fp, r9
 800f4d4:	eb4c 060a 	adc.w	r6, ip, sl
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	685b      	ldr	r3, [r3, #4]
 800f4dc:	4619      	mov	r1, r3
 800f4de:	f04f 0200 	mov.w	r2, #0
 800f4e2:	f04f 0300 	mov.w	r3, #0
 800f4e6:	f04f 0400 	mov.w	r4, #0
 800f4ea:	0094      	lsls	r4, r2, #2
 800f4ec:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800f4f0:	008b      	lsls	r3, r1, #2
 800f4f2:	461a      	mov	r2, r3
 800f4f4:	4623      	mov	r3, r4
 800f4f6:	4628      	mov	r0, r5
 800f4f8:	4631      	mov	r1, r6
 800f4fa:	f7f1 fbc5 	bl	8000c88 <__aeabi_uldivmod>
 800f4fe:	4603      	mov	r3, r0
 800f500:	460c      	mov	r4, r1
 800f502:	461a      	mov	r2, r3
 800f504:	4b9a      	ldr	r3, [pc, #616]	; (800f770 <UART_SetConfig+0x6f4>)
 800f506:	fba3 1302 	umull	r1, r3, r3, r2
 800f50a:	095b      	lsrs	r3, r3, #5
 800f50c:	2164      	movs	r1, #100	; 0x64
 800f50e:	fb01 f303 	mul.w	r3, r1, r3
 800f512:	1ad3      	subs	r3, r2, r3
 800f514:	011b      	lsls	r3, r3, #4
 800f516:	3332      	adds	r3, #50	; 0x32
 800f518:	4a95      	ldr	r2, [pc, #596]	; (800f770 <UART_SetConfig+0x6f4>)
 800f51a:	fba2 2303 	umull	r2, r3, r2, r3
 800f51e:	095b      	lsrs	r3, r3, #5
 800f520:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f524:	4498      	add	r8, r3
 800f526:	68bb      	ldr	r3, [r7, #8]
 800f528:	469b      	mov	fp, r3
 800f52a:	f04f 0c00 	mov.w	ip, #0
 800f52e:	46d9      	mov	r9, fp
 800f530:	46e2      	mov	sl, ip
 800f532:	eb19 0309 	adds.w	r3, r9, r9
 800f536:	eb4a 040a 	adc.w	r4, sl, sl
 800f53a:	4699      	mov	r9, r3
 800f53c:	46a2      	mov	sl, r4
 800f53e:	eb19 090b 	adds.w	r9, r9, fp
 800f542:	eb4a 0a0c 	adc.w	sl, sl, ip
 800f546:	f04f 0100 	mov.w	r1, #0
 800f54a:	f04f 0200 	mov.w	r2, #0
 800f54e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800f552:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800f556:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800f55a:	4689      	mov	r9, r1
 800f55c:	4692      	mov	sl, r2
 800f55e:	eb1b 0509 	adds.w	r5, fp, r9
 800f562:	eb4c 060a 	adc.w	r6, ip, sl
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	685b      	ldr	r3, [r3, #4]
 800f56a:	4619      	mov	r1, r3
 800f56c:	f04f 0200 	mov.w	r2, #0
 800f570:	f04f 0300 	mov.w	r3, #0
 800f574:	f04f 0400 	mov.w	r4, #0
 800f578:	0094      	lsls	r4, r2, #2
 800f57a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800f57e:	008b      	lsls	r3, r1, #2
 800f580:	461a      	mov	r2, r3
 800f582:	4623      	mov	r3, r4
 800f584:	4628      	mov	r0, r5
 800f586:	4631      	mov	r1, r6
 800f588:	f7f1 fb7e 	bl	8000c88 <__aeabi_uldivmod>
 800f58c:	4603      	mov	r3, r0
 800f58e:	460c      	mov	r4, r1
 800f590:	461a      	mov	r2, r3
 800f592:	4b77      	ldr	r3, [pc, #476]	; (800f770 <UART_SetConfig+0x6f4>)
 800f594:	fba3 1302 	umull	r1, r3, r3, r2
 800f598:	095b      	lsrs	r3, r3, #5
 800f59a:	2164      	movs	r1, #100	; 0x64
 800f59c:	fb01 f303 	mul.w	r3, r1, r3
 800f5a0:	1ad3      	subs	r3, r2, r3
 800f5a2:	011b      	lsls	r3, r3, #4
 800f5a4:	3332      	adds	r3, #50	; 0x32
 800f5a6:	4a72      	ldr	r2, [pc, #456]	; (800f770 <UART_SetConfig+0x6f4>)
 800f5a8:	fba2 2303 	umull	r2, r3, r2, r3
 800f5ac:	095b      	lsrs	r3, r3, #5
 800f5ae:	f003 020f 	and.w	r2, r3, #15
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	681b      	ldr	r3, [r3, #0]
 800f5b6:	4442      	add	r2, r8
 800f5b8:	609a      	str	r2, [r3, #8]
 800f5ba:	e0d0      	b.n	800f75e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800f5bc:	f7fe fd50 	bl	800e060 <HAL_RCC_GetPCLK1Freq>
 800f5c0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800f5c2:	68bb      	ldr	r3, [r7, #8]
 800f5c4:	469a      	mov	sl, r3
 800f5c6:	f04f 0b00 	mov.w	fp, #0
 800f5ca:	46d0      	mov	r8, sl
 800f5cc:	46d9      	mov	r9, fp
 800f5ce:	eb18 0308 	adds.w	r3, r8, r8
 800f5d2:	eb49 0409 	adc.w	r4, r9, r9
 800f5d6:	4698      	mov	r8, r3
 800f5d8:	46a1      	mov	r9, r4
 800f5da:	eb18 080a 	adds.w	r8, r8, sl
 800f5de:	eb49 090b 	adc.w	r9, r9, fp
 800f5e2:	f04f 0100 	mov.w	r1, #0
 800f5e6:	f04f 0200 	mov.w	r2, #0
 800f5ea:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800f5ee:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800f5f2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800f5f6:	4688      	mov	r8, r1
 800f5f8:	4691      	mov	r9, r2
 800f5fa:	eb1a 0508 	adds.w	r5, sl, r8
 800f5fe:	eb4b 0609 	adc.w	r6, fp, r9
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	685b      	ldr	r3, [r3, #4]
 800f606:	4619      	mov	r1, r3
 800f608:	f04f 0200 	mov.w	r2, #0
 800f60c:	f04f 0300 	mov.w	r3, #0
 800f610:	f04f 0400 	mov.w	r4, #0
 800f614:	0094      	lsls	r4, r2, #2
 800f616:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800f61a:	008b      	lsls	r3, r1, #2
 800f61c:	461a      	mov	r2, r3
 800f61e:	4623      	mov	r3, r4
 800f620:	4628      	mov	r0, r5
 800f622:	4631      	mov	r1, r6
 800f624:	f7f1 fb30 	bl	8000c88 <__aeabi_uldivmod>
 800f628:	4603      	mov	r3, r0
 800f62a:	460c      	mov	r4, r1
 800f62c:	461a      	mov	r2, r3
 800f62e:	4b50      	ldr	r3, [pc, #320]	; (800f770 <UART_SetConfig+0x6f4>)
 800f630:	fba3 2302 	umull	r2, r3, r3, r2
 800f634:	095b      	lsrs	r3, r3, #5
 800f636:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800f63a:	68bb      	ldr	r3, [r7, #8]
 800f63c:	469b      	mov	fp, r3
 800f63e:	f04f 0c00 	mov.w	ip, #0
 800f642:	46d9      	mov	r9, fp
 800f644:	46e2      	mov	sl, ip
 800f646:	eb19 0309 	adds.w	r3, r9, r9
 800f64a:	eb4a 040a 	adc.w	r4, sl, sl
 800f64e:	4699      	mov	r9, r3
 800f650:	46a2      	mov	sl, r4
 800f652:	eb19 090b 	adds.w	r9, r9, fp
 800f656:	eb4a 0a0c 	adc.w	sl, sl, ip
 800f65a:	f04f 0100 	mov.w	r1, #0
 800f65e:	f04f 0200 	mov.w	r2, #0
 800f662:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800f666:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800f66a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800f66e:	4689      	mov	r9, r1
 800f670:	4692      	mov	sl, r2
 800f672:	eb1b 0509 	adds.w	r5, fp, r9
 800f676:	eb4c 060a 	adc.w	r6, ip, sl
 800f67a:	687b      	ldr	r3, [r7, #4]
 800f67c:	685b      	ldr	r3, [r3, #4]
 800f67e:	4619      	mov	r1, r3
 800f680:	f04f 0200 	mov.w	r2, #0
 800f684:	f04f 0300 	mov.w	r3, #0
 800f688:	f04f 0400 	mov.w	r4, #0
 800f68c:	0094      	lsls	r4, r2, #2
 800f68e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800f692:	008b      	lsls	r3, r1, #2
 800f694:	461a      	mov	r2, r3
 800f696:	4623      	mov	r3, r4
 800f698:	4628      	mov	r0, r5
 800f69a:	4631      	mov	r1, r6
 800f69c:	f7f1 faf4 	bl	8000c88 <__aeabi_uldivmod>
 800f6a0:	4603      	mov	r3, r0
 800f6a2:	460c      	mov	r4, r1
 800f6a4:	461a      	mov	r2, r3
 800f6a6:	4b32      	ldr	r3, [pc, #200]	; (800f770 <UART_SetConfig+0x6f4>)
 800f6a8:	fba3 1302 	umull	r1, r3, r3, r2
 800f6ac:	095b      	lsrs	r3, r3, #5
 800f6ae:	2164      	movs	r1, #100	; 0x64
 800f6b0:	fb01 f303 	mul.w	r3, r1, r3
 800f6b4:	1ad3      	subs	r3, r2, r3
 800f6b6:	011b      	lsls	r3, r3, #4
 800f6b8:	3332      	adds	r3, #50	; 0x32
 800f6ba:	4a2d      	ldr	r2, [pc, #180]	; (800f770 <UART_SetConfig+0x6f4>)
 800f6bc:	fba2 2303 	umull	r2, r3, r2, r3
 800f6c0:	095b      	lsrs	r3, r3, #5
 800f6c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f6c6:	4498      	add	r8, r3
 800f6c8:	68bb      	ldr	r3, [r7, #8]
 800f6ca:	469b      	mov	fp, r3
 800f6cc:	f04f 0c00 	mov.w	ip, #0
 800f6d0:	46d9      	mov	r9, fp
 800f6d2:	46e2      	mov	sl, ip
 800f6d4:	eb19 0309 	adds.w	r3, r9, r9
 800f6d8:	eb4a 040a 	adc.w	r4, sl, sl
 800f6dc:	4699      	mov	r9, r3
 800f6de:	46a2      	mov	sl, r4
 800f6e0:	eb19 090b 	adds.w	r9, r9, fp
 800f6e4:	eb4a 0a0c 	adc.w	sl, sl, ip
 800f6e8:	f04f 0100 	mov.w	r1, #0
 800f6ec:	f04f 0200 	mov.w	r2, #0
 800f6f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800f6f4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800f6f8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800f6fc:	4689      	mov	r9, r1
 800f6fe:	4692      	mov	sl, r2
 800f700:	eb1b 0509 	adds.w	r5, fp, r9
 800f704:	eb4c 060a 	adc.w	r6, ip, sl
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	685b      	ldr	r3, [r3, #4]
 800f70c:	4619      	mov	r1, r3
 800f70e:	f04f 0200 	mov.w	r2, #0
 800f712:	f04f 0300 	mov.w	r3, #0
 800f716:	f04f 0400 	mov.w	r4, #0
 800f71a:	0094      	lsls	r4, r2, #2
 800f71c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800f720:	008b      	lsls	r3, r1, #2
 800f722:	461a      	mov	r2, r3
 800f724:	4623      	mov	r3, r4
 800f726:	4628      	mov	r0, r5
 800f728:	4631      	mov	r1, r6
 800f72a:	f7f1 faad 	bl	8000c88 <__aeabi_uldivmod>
 800f72e:	4603      	mov	r3, r0
 800f730:	460c      	mov	r4, r1
 800f732:	461a      	mov	r2, r3
 800f734:	4b0e      	ldr	r3, [pc, #56]	; (800f770 <UART_SetConfig+0x6f4>)
 800f736:	fba3 1302 	umull	r1, r3, r3, r2
 800f73a:	095b      	lsrs	r3, r3, #5
 800f73c:	2164      	movs	r1, #100	; 0x64
 800f73e:	fb01 f303 	mul.w	r3, r1, r3
 800f742:	1ad3      	subs	r3, r2, r3
 800f744:	011b      	lsls	r3, r3, #4
 800f746:	3332      	adds	r3, #50	; 0x32
 800f748:	4a09      	ldr	r2, [pc, #36]	; (800f770 <UART_SetConfig+0x6f4>)
 800f74a:	fba2 2303 	umull	r2, r3, r2, r3
 800f74e:	095b      	lsrs	r3, r3, #5
 800f750:	f003 020f 	and.w	r2, r3, #15
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	681b      	ldr	r3, [r3, #0]
 800f758:	4442      	add	r2, r8
 800f75a:	609a      	str	r2, [r3, #8]
}
 800f75c:	e7ff      	b.n	800f75e <UART_SetConfig+0x6e2>
 800f75e:	bf00      	nop
 800f760:	3714      	adds	r7, #20
 800f762:	46bd      	mov	sp, r7
 800f764:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f768:	40011000 	.word	0x40011000
 800f76c:	40011400 	.word	0x40011400
 800f770:	51eb851f 	.word	0x51eb851f

0800f774 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 800f774:	b480      	push	{r7}
 800f776:	b085      	sub	sp, #20
 800f778:	af00      	add	r7, sp, #0
 800f77a:	6078      	str	r0, [r7, #4]
 800f77c:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 800f77e:	2300      	movs	r3, #0
 800f780:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 800f782:	683b      	ldr	r3, [r7, #0]
 800f784:	681a      	ldr	r2, [r3, #0]
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f78c:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 800f78e:	68fa      	ldr	r2, [r7, #12]
 800f790:	4b20      	ldr	r3, [pc, #128]	; (800f814 <FSMC_NORSRAM_Init+0xa0>)
 800f792:	4013      	ands	r3, r2
 800f794:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800f796:	683b      	ldr	r3, [r7, #0]
 800f798:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800f79a:	683b      	ldr	r3, [r7, #0]
 800f79c:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800f79e:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 800f7a0:	683b      	ldr	r3, [r7, #0]
 800f7a2:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 800f7a4:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800f7a6:	683b      	ldr	r3, [r7, #0]
 800f7a8:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800f7aa:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 800f7ac:	683b      	ldr	r3, [r7, #0]
 800f7ae:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 800f7b0:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800f7b2:	683b      	ldr	r3, [r7, #0]
 800f7b4:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800f7b6:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 800f7b8:	683b      	ldr	r3, [r7, #0]
 800f7ba:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 800f7bc:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800f7be:	683b      	ldr	r3, [r7, #0]
 800f7c0:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800f7c2:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 800f7c4:	683b      	ldr	r3, [r7, #0]
 800f7c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 800f7c8:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800f7ca:	683b      	ldr	r3, [r7, #0]
 800f7cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 800f7ce:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 800f7d0:	683b      	ldr	r3, [r7, #0]
 800f7d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 800f7d4:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800f7d6:	683b      	ldr	r3, [r7, #0]
 800f7d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 800f7da:	431a      	orrs	r2, r3
                     Init->WriteBurst
 800f7dc:	683b      	ldr	r3, [r7, #0]
 800f7de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 800f7e0:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800f7e2:	68fa      	ldr	r2, [r7, #12]
 800f7e4:	4313      	orrs	r3, r2
 800f7e6:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800f7e8:	683b      	ldr	r3, [r7, #0]
 800f7ea:	689b      	ldr	r3, [r3, #8]
 800f7ec:	2b08      	cmp	r3, #8
 800f7ee:	d103      	bne.n	800f7f8 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800f7f0:	68fb      	ldr	r3, [r7, #12]
 800f7f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f7f6:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 800f7f8:	683b      	ldr	r3, [r7, #0]
 800f7fa:	681a      	ldr	r2, [r3, #0]
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	68f9      	ldr	r1, [r7, #12]
 800f800:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800f804:	2300      	movs	r3, #0
}
 800f806:	4618      	mov	r0, r3
 800f808:	3714      	adds	r7, #20
 800f80a:	46bd      	mov	sp, r7
 800f80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f810:	4770      	bx	lr
 800f812:	bf00      	nop
 800f814:	fff00080 	.word	0xfff00080

0800f818 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800f818:	b480      	push	{r7}
 800f81a:	b087      	sub	sp, #28
 800f81c:	af00      	add	r7, sp, #0
 800f81e:	60f8      	str	r0, [r7, #12]
 800f820:	60b9      	str	r1, [r7, #8]
 800f822:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 800f824:	2300      	movs	r3, #0
 800f826:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	1c5a      	adds	r2, r3, #1
 800f82c:	68fb      	ldr	r3, [r7, #12]
 800f82e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f832:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 800f834:	697b      	ldr	r3, [r7, #20]
 800f836:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800f83a:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800f83c:	68bb      	ldr	r3, [r7, #8]
 800f83e:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 800f840:	68bb      	ldr	r3, [r7, #8]
 800f842:	685b      	ldr	r3, [r3, #4]
 800f844:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800f846:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 800f848:	68bb      	ldr	r3, [r7, #8]
 800f84a:	689b      	ldr	r3, [r3, #8]
 800f84c:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800f84e:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800f850:	68bb      	ldr	r3, [r7, #8]
 800f852:	68db      	ldr	r3, [r3, #12]
 800f854:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800f856:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800f858:	68bb      	ldr	r3, [r7, #8]
 800f85a:	691b      	ldr	r3, [r3, #16]
 800f85c:	3b01      	subs	r3, #1
 800f85e:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800f860:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800f862:	68bb      	ldr	r3, [r7, #8]
 800f864:	695b      	ldr	r3, [r3, #20]
 800f866:	3b02      	subs	r3, #2
 800f868:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800f86a:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 800f86c:	68bb      	ldr	r3, [r7, #8]
 800f86e:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800f870:	4313      	orrs	r3, r2
 800f872:	697a      	ldr	r2, [r7, #20]
 800f874:	4313      	orrs	r3, r2
 800f876:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	1c5a      	adds	r2, r3, #1
 800f87c:	68fb      	ldr	r3, [r7, #12]
 800f87e:	6979      	ldr	r1, [r7, #20]
 800f880:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800f884:	2300      	movs	r3, #0
}
 800f886:	4618      	mov	r0, r3
 800f888:	371c      	adds	r7, #28
 800f88a:	46bd      	mov	sp, r7
 800f88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f890:	4770      	bx	lr
	...

0800f894 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800f894:	b480      	push	{r7}
 800f896:	b087      	sub	sp, #28
 800f898:	af00      	add	r7, sp, #0
 800f89a:	60f8      	str	r0, [r7, #12]
 800f89c:	60b9      	str	r1, [r7, #8]
 800f89e:	607a      	str	r2, [r7, #4]
 800f8a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800f8a2:	2300      	movs	r3, #0
 800f8a4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800f8a6:	683b      	ldr	r3, [r7, #0]
 800f8a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800f8ac:	d122      	bne.n	800f8f4 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800f8ae:	68fb      	ldr	r3, [r7, #12]
 800f8b0:	687a      	ldr	r2, [r7, #4]
 800f8b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f8b6:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 800f8b8:	697a      	ldr	r2, [r7, #20]
 800f8ba:	4b15      	ldr	r3, [pc, #84]	; (800f910 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800f8bc:	4013      	ands	r3, r2
 800f8be:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800f8c0:	68bb      	ldr	r3, [r7, #8]
 800f8c2:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 800f8c4:	68bb      	ldr	r3, [r7, #8]
 800f8c6:	685b      	ldr	r3, [r3, #4]
 800f8c8:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800f8ca:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 800f8cc:	68bb      	ldr	r3, [r7, #8]
 800f8ce:	689b      	ldr	r3, [r3, #8]
 800f8d0:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800f8d2:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800f8d4:	68bb      	ldr	r3, [r7, #8]
 800f8d6:	68db      	ldr	r3, [r3, #12]
 800f8d8:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800f8da:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800f8dc:	68bb      	ldr	r3, [r7, #8]
 800f8de:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800f8e0:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800f8e2:	697a      	ldr	r2, [r7, #20]
 800f8e4:	4313      	orrs	r3, r2
 800f8e6:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 800f8e8:	68fb      	ldr	r3, [r7, #12]
 800f8ea:	687a      	ldr	r2, [r7, #4]
 800f8ec:	6979      	ldr	r1, [r7, #20]
 800f8ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800f8f2:	e005      	b.n	800f900 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800f8f4:	68fb      	ldr	r3, [r7, #12]
 800f8f6:	687a      	ldr	r2, [r7, #4]
 800f8f8:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800f8fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 800f900:	2300      	movs	r3, #0
}
 800f902:	4618      	mov	r0, r3
 800f904:	371c      	adds	r7, #28
 800f906:	46bd      	mov	sp, r7
 800f908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f90c:	4770      	bx	lr
 800f90e:	bf00      	nop
 800f910:	cff00000 	.word	0xcff00000

0800f914 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f914:	b084      	sub	sp, #16
 800f916:	b580      	push	{r7, lr}
 800f918:	b084      	sub	sp, #16
 800f91a:	af00      	add	r7, sp, #0
 800f91c:	6078      	str	r0, [r7, #4]
 800f91e:	f107 001c 	add.w	r0, r7, #28
 800f922:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f928:	2b01      	cmp	r3, #1
 800f92a:	d122      	bne.n	800f972 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f930:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	68db      	ldr	r3, [r3, #12]
 800f93c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800f940:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f944:	687a      	ldr	r2, [r7, #4]
 800f946:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	68db      	ldr	r3, [r3, #12]
 800f94c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800f954:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f956:	2b01      	cmp	r3, #1
 800f958:	d105      	bne.n	800f966 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	68db      	ldr	r3, [r3, #12]
 800f95e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800f962:	687b      	ldr	r3, [r7, #4]
 800f964:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800f966:	6878      	ldr	r0, [r7, #4]
 800f968:	f001 fac6 	bl	8010ef8 <USB_CoreReset>
 800f96c:	4603      	mov	r3, r0
 800f96e:	73fb      	strb	r3, [r7, #15]
 800f970:	e01a      	b.n	800f9a8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	68db      	ldr	r3, [r3, #12]
 800f976:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800f97e:	6878      	ldr	r0, [r7, #4]
 800f980:	f001 faba 	bl	8010ef8 <USB_CoreReset>
 800f984:	4603      	mov	r3, r0
 800f986:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800f988:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f98a:	2b00      	cmp	r3, #0
 800f98c:	d106      	bne.n	800f99c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f992:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	639a      	str	r2, [r3, #56]	; 0x38
 800f99a:	e005      	b.n	800f9a8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f9a0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800f9a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9aa:	2b01      	cmp	r3, #1
 800f9ac:	d10b      	bne.n	800f9c6 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	689b      	ldr	r3, [r3, #8]
 800f9b2:	f043 0206 	orr.w	r2, r3, #6
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	689b      	ldr	r3, [r3, #8]
 800f9be:	f043 0220 	orr.w	r2, r3, #32
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800f9c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f9c8:	4618      	mov	r0, r3
 800f9ca:	3710      	adds	r7, #16
 800f9cc:	46bd      	mov	sp, r7
 800f9ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f9d2:	b004      	add	sp, #16
 800f9d4:	4770      	bx	lr
	...

0800f9d8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800f9d8:	b480      	push	{r7}
 800f9da:	b087      	sub	sp, #28
 800f9dc:	af00      	add	r7, sp, #0
 800f9de:	60f8      	str	r0, [r7, #12]
 800f9e0:	60b9      	str	r1, [r7, #8]
 800f9e2:	4613      	mov	r3, r2
 800f9e4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800f9e6:	79fb      	ldrb	r3, [r7, #7]
 800f9e8:	2b02      	cmp	r3, #2
 800f9ea:	d165      	bne.n	800fab8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800f9ec:	68bb      	ldr	r3, [r7, #8]
 800f9ee:	4a41      	ldr	r2, [pc, #260]	; (800faf4 <USB_SetTurnaroundTime+0x11c>)
 800f9f0:	4293      	cmp	r3, r2
 800f9f2:	d906      	bls.n	800fa02 <USB_SetTurnaroundTime+0x2a>
 800f9f4:	68bb      	ldr	r3, [r7, #8]
 800f9f6:	4a40      	ldr	r2, [pc, #256]	; (800faf8 <USB_SetTurnaroundTime+0x120>)
 800f9f8:	4293      	cmp	r3, r2
 800f9fa:	d802      	bhi.n	800fa02 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800f9fc:	230f      	movs	r3, #15
 800f9fe:	617b      	str	r3, [r7, #20]
 800fa00:	e062      	b.n	800fac8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800fa02:	68bb      	ldr	r3, [r7, #8]
 800fa04:	4a3c      	ldr	r2, [pc, #240]	; (800faf8 <USB_SetTurnaroundTime+0x120>)
 800fa06:	4293      	cmp	r3, r2
 800fa08:	d906      	bls.n	800fa18 <USB_SetTurnaroundTime+0x40>
 800fa0a:	68bb      	ldr	r3, [r7, #8]
 800fa0c:	4a3b      	ldr	r2, [pc, #236]	; (800fafc <USB_SetTurnaroundTime+0x124>)
 800fa0e:	4293      	cmp	r3, r2
 800fa10:	d802      	bhi.n	800fa18 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800fa12:	230e      	movs	r3, #14
 800fa14:	617b      	str	r3, [r7, #20]
 800fa16:	e057      	b.n	800fac8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800fa18:	68bb      	ldr	r3, [r7, #8]
 800fa1a:	4a38      	ldr	r2, [pc, #224]	; (800fafc <USB_SetTurnaroundTime+0x124>)
 800fa1c:	4293      	cmp	r3, r2
 800fa1e:	d906      	bls.n	800fa2e <USB_SetTurnaroundTime+0x56>
 800fa20:	68bb      	ldr	r3, [r7, #8]
 800fa22:	4a37      	ldr	r2, [pc, #220]	; (800fb00 <USB_SetTurnaroundTime+0x128>)
 800fa24:	4293      	cmp	r3, r2
 800fa26:	d802      	bhi.n	800fa2e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800fa28:	230d      	movs	r3, #13
 800fa2a:	617b      	str	r3, [r7, #20]
 800fa2c:	e04c      	b.n	800fac8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800fa2e:	68bb      	ldr	r3, [r7, #8]
 800fa30:	4a33      	ldr	r2, [pc, #204]	; (800fb00 <USB_SetTurnaroundTime+0x128>)
 800fa32:	4293      	cmp	r3, r2
 800fa34:	d906      	bls.n	800fa44 <USB_SetTurnaroundTime+0x6c>
 800fa36:	68bb      	ldr	r3, [r7, #8]
 800fa38:	4a32      	ldr	r2, [pc, #200]	; (800fb04 <USB_SetTurnaroundTime+0x12c>)
 800fa3a:	4293      	cmp	r3, r2
 800fa3c:	d802      	bhi.n	800fa44 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800fa3e:	230c      	movs	r3, #12
 800fa40:	617b      	str	r3, [r7, #20]
 800fa42:	e041      	b.n	800fac8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800fa44:	68bb      	ldr	r3, [r7, #8]
 800fa46:	4a2f      	ldr	r2, [pc, #188]	; (800fb04 <USB_SetTurnaroundTime+0x12c>)
 800fa48:	4293      	cmp	r3, r2
 800fa4a:	d906      	bls.n	800fa5a <USB_SetTurnaroundTime+0x82>
 800fa4c:	68bb      	ldr	r3, [r7, #8]
 800fa4e:	4a2e      	ldr	r2, [pc, #184]	; (800fb08 <USB_SetTurnaroundTime+0x130>)
 800fa50:	4293      	cmp	r3, r2
 800fa52:	d802      	bhi.n	800fa5a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800fa54:	230b      	movs	r3, #11
 800fa56:	617b      	str	r3, [r7, #20]
 800fa58:	e036      	b.n	800fac8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800fa5a:	68bb      	ldr	r3, [r7, #8]
 800fa5c:	4a2a      	ldr	r2, [pc, #168]	; (800fb08 <USB_SetTurnaroundTime+0x130>)
 800fa5e:	4293      	cmp	r3, r2
 800fa60:	d906      	bls.n	800fa70 <USB_SetTurnaroundTime+0x98>
 800fa62:	68bb      	ldr	r3, [r7, #8]
 800fa64:	4a29      	ldr	r2, [pc, #164]	; (800fb0c <USB_SetTurnaroundTime+0x134>)
 800fa66:	4293      	cmp	r3, r2
 800fa68:	d802      	bhi.n	800fa70 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800fa6a:	230a      	movs	r3, #10
 800fa6c:	617b      	str	r3, [r7, #20]
 800fa6e:	e02b      	b.n	800fac8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800fa70:	68bb      	ldr	r3, [r7, #8]
 800fa72:	4a26      	ldr	r2, [pc, #152]	; (800fb0c <USB_SetTurnaroundTime+0x134>)
 800fa74:	4293      	cmp	r3, r2
 800fa76:	d906      	bls.n	800fa86 <USB_SetTurnaroundTime+0xae>
 800fa78:	68bb      	ldr	r3, [r7, #8]
 800fa7a:	4a25      	ldr	r2, [pc, #148]	; (800fb10 <USB_SetTurnaroundTime+0x138>)
 800fa7c:	4293      	cmp	r3, r2
 800fa7e:	d802      	bhi.n	800fa86 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800fa80:	2309      	movs	r3, #9
 800fa82:	617b      	str	r3, [r7, #20]
 800fa84:	e020      	b.n	800fac8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800fa86:	68bb      	ldr	r3, [r7, #8]
 800fa88:	4a21      	ldr	r2, [pc, #132]	; (800fb10 <USB_SetTurnaroundTime+0x138>)
 800fa8a:	4293      	cmp	r3, r2
 800fa8c:	d906      	bls.n	800fa9c <USB_SetTurnaroundTime+0xc4>
 800fa8e:	68bb      	ldr	r3, [r7, #8]
 800fa90:	4a20      	ldr	r2, [pc, #128]	; (800fb14 <USB_SetTurnaroundTime+0x13c>)
 800fa92:	4293      	cmp	r3, r2
 800fa94:	d802      	bhi.n	800fa9c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800fa96:	2308      	movs	r3, #8
 800fa98:	617b      	str	r3, [r7, #20]
 800fa9a:	e015      	b.n	800fac8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800fa9c:	68bb      	ldr	r3, [r7, #8]
 800fa9e:	4a1d      	ldr	r2, [pc, #116]	; (800fb14 <USB_SetTurnaroundTime+0x13c>)
 800faa0:	4293      	cmp	r3, r2
 800faa2:	d906      	bls.n	800fab2 <USB_SetTurnaroundTime+0xda>
 800faa4:	68bb      	ldr	r3, [r7, #8]
 800faa6:	4a1c      	ldr	r2, [pc, #112]	; (800fb18 <USB_SetTurnaroundTime+0x140>)
 800faa8:	4293      	cmp	r3, r2
 800faaa:	d802      	bhi.n	800fab2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800faac:	2307      	movs	r3, #7
 800faae:	617b      	str	r3, [r7, #20]
 800fab0:	e00a      	b.n	800fac8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800fab2:	2306      	movs	r3, #6
 800fab4:	617b      	str	r3, [r7, #20]
 800fab6:	e007      	b.n	800fac8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800fab8:	79fb      	ldrb	r3, [r7, #7]
 800faba:	2b00      	cmp	r3, #0
 800fabc:	d102      	bne.n	800fac4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800fabe:	2309      	movs	r3, #9
 800fac0:	617b      	str	r3, [r7, #20]
 800fac2:	e001      	b.n	800fac8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800fac4:	2309      	movs	r3, #9
 800fac6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800fac8:	68fb      	ldr	r3, [r7, #12]
 800faca:	68db      	ldr	r3, [r3, #12]
 800facc:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800fad0:	68fb      	ldr	r3, [r7, #12]
 800fad2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800fad4:	68fb      	ldr	r3, [r7, #12]
 800fad6:	68da      	ldr	r2, [r3, #12]
 800fad8:	697b      	ldr	r3, [r7, #20]
 800fada:	029b      	lsls	r3, r3, #10
 800fadc:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800fae0:	431a      	orrs	r2, r3
 800fae2:	68fb      	ldr	r3, [r7, #12]
 800fae4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800fae6:	2300      	movs	r3, #0
}
 800fae8:	4618      	mov	r0, r3
 800faea:	371c      	adds	r7, #28
 800faec:	46bd      	mov	sp, r7
 800faee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faf2:	4770      	bx	lr
 800faf4:	00d8acbf 	.word	0x00d8acbf
 800faf8:	00e4e1bf 	.word	0x00e4e1bf
 800fafc:	00f423ff 	.word	0x00f423ff
 800fb00:	0106737f 	.word	0x0106737f
 800fb04:	011a499f 	.word	0x011a499f
 800fb08:	01312cff 	.word	0x01312cff
 800fb0c:	014ca43f 	.word	0x014ca43f
 800fb10:	016e35ff 	.word	0x016e35ff
 800fb14:	01a6ab1f 	.word	0x01a6ab1f
 800fb18:	01e847ff 	.word	0x01e847ff

0800fb1c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800fb1c:	b480      	push	{r7}
 800fb1e:	b083      	sub	sp, #12
 800fb20:	af00      	add	r7, sp, #0
 800fb22:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	689b      	ldr	r3, [r3, #8]
 800fb28:	f043 0201 	orr.w	r2, r3, #1
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800fb30:	2300      	movs	r3, #0
}
 800fb32:	4618      	mov	r0, r3
 800fb34:	370c      	adds	r7, #12
 800fb36:	46bd      	mov	sp, r7
 800fb38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb3c:	4770      	bx	lr

0800fb3e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800fb3e:	b480      	push	{r7}
 800fb40:	b083      	sub	sp, #12
 800fb42:	af00      	add	r7, sp, #0
 800fb44:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800fb46:	687b      	ldr	r3, [r7, #4]
 800fb48:	689b      	ldr	r3, [r3, #8]
 800fb4a:	f023 0201 	bic.w	r2, r3, #1
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800fb52:	2300      	movs	r3, #0
}
 800fb54:	4618      	mov	r0, r3
 800fb56:	370c      	adds	r7, #12
 800fb58:	46bd      	mov	sp, r7
 800fb5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb5e:	4770      	bx	lr

0800fb60 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800fb60:	b580      	push	{r7, lr}
 800fb62:	b082      	sub	sp, #8
 800fb64:	af00      	add	r7, sp, #0
 800fb66:	6078      	str	r0, [r7, #4]
 800fb68:	460b      	mov	r3, r1
 800fb6a:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	68db      	ldr	r3, [r3, #12]
 800fb70:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800fb78:	78fb      	ldrb	r3, [r7, #3]
 800fb7a:	2b01      	cmp	r3, #1
 800fb7c:	d106      	bne.n	800fb8c <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	68db      	ldr	r3, [r3, #12]
 800fb82:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	60da      	str	r2, [r3, #12]
 800fb8a:	e00b      	b.n	800fba4 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800fb8c:	78fb      	ldrb	r3, [r7, #3]
 800fb8e:	2b00      	cmp	r3, #0
 800fb90:	d106      	bne.n	800fba0 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	68db      	ldr	r3, [r3, #12]
 800fb96:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	60da      	str	r2, [r3, #12]
 800fb9e:	e001      	b.n	800fba4 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800fba0:	2301      	movs	r3, #1
 800fba2:	e003      	b.n	800fbac <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800fba4:	2032      	movs	r0, #50	; 0x32
 800fba6:	f7fb fdf1 	bl	800b78c <HAL_Delay>

  return HAL_OK;
 800fbaa:	2300      	movs	r3, #0
}
 800fbac:	4618      	mov	r0, r3
 800fbae:	3708      	adds	r7, #8
 800fbb0:	46bd      	mov	sp, r7
 800fbb2:	bd80      	pop	{r7, pc}

0800fbb4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800fbb4:	b084      	sub	sp, #16
 800fbb6:	b580      	push	{r7, lr}
 800fbb8:	b086      	sub	sp, #24
 800fbba:	af00      	add	r7, sp, #0
 800fbbc:	6078      	str	r0, [r7, #4]
 800fbbe:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800fbc2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800fbc6:	2300      	movs	r3, #0
 800fbc8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800fbce:	2300      	movs	r3, #0
 800fbd0:	613b      	str	r3, [r7, #16]
 800fbd2:	e009      	b.n	800fbe8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800fbd4:	687a      	ldr	r2, [r7, #4]
 800fbd6:	693b      	ldr	r3, [r7, #16]
 800fbd8:	3340      	adds	r3, #64	; 0x40
 800fbda:	009b      	lsls	r3, r3, #2
 800fbdc:	4413      	add	r3, r2
 800fbde:	2200      	movs	r2, #0
 800fbe0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800fbe2:	693b      	ldr	r3, [r7, #16]
 800fbe4:	3301      	adds	r3, #1
 800fbe6:	613b      	str	r3, [r7, #16]
 800fbe8:	693b      	ldr	r3, [r7, #16]
 800fbea:	2b0e      	cmp	r3, #14
 800fbec:	d9f2      	bls.n	800fbd4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800fbee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fbf0:	2b00      	cmp	r3, #0
 800fbf2:	d11c      	bne.n	800fc2e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800fbf4:	68fb      	ldr	r3, [r7, #12]
 800fbf6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fbfa:	685b      	ldr	r3, [r3, #4]
 800fbfc:	68fa      	ldr	r2, [r7, #12]
 800fbfe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fc02:	f043 0302 	orr.w	r3, r3, #2
 800fc06:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fc0c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fc18:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fc24:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800fc28:	687b      	ldr	r3, [r7, #4]
 800fc2a:	639a      	str	r2, [r3, #56]	; 0x38
 800fc2c:	e00b      	b.n	800fc46 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fc32:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800fc36:	687b      	ldr	r3, [r7, #4]
 800fc38:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fc3e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800fc46:	68fb      	ldr	r3, [r7, #12]
 800fc48:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800fc4c:	461a      	mov	r2, r3
 800fc4e:	2300      	movs	r3, #0
 800fc50:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800fc52:	68fb      	ldr	r3, [r7, #12]
 800fc54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fc58:	4619      	mov	r1, r3
 800fc5a:	68fb      	ldr	r3, [r7, #12]
 800fc5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fc60:	461a      	mov	r2, r3
 800fc62:	680b      	ldr	r3, [r1, #0]
 800fc64:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800fc66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc68:	2b01      	cmp	r3, #1
 800fc6a:	d10c      	bne.n	800fc86 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800fc6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc6e:	2b00      	cmp	r3, #0
 800fc70:	d104      	bne.n	800fc7c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800fc72:	2100      	movs	r1, #0
 800fc74:	6878      	ldr	r0, [r7, #4]
 800fc76:	f000 f949 	bl	800ff0c <USB_SetDevSpeed>
 800fc7a:	e008      	b.n	800fc8e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800fc7c:	2101      	movs	r1, #1
 800fc7e:	6878      	ldr	r0, [r7, #4]
 800fc80:	f000 f944 	bl	800ff0c <USB_SetDevSpeed>
 800fc84:	e003      	b.n	800fc8e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800fc86:	2103      	movs	r1, #3
 800fc88:	6878      	ldr	r0, [r7, #4]
 800fc8a:	f000 f93f 	bl	800ff0c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800fc8e:	2110      	movs	r1, #16
 800fc90:	6878      	ldr	r0, [r7, #4]
 800fc92:	f000 f8f3 	bl	800fe7c <USB_FlushTxFifo>
 800fc96:	4603      	mov	r3, r0
 800fc98:	2b00      	cmp	r3, #0
 800fc9a:	d001      	beq.n	800fca0 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800fc9c:	2301      	movs	r3, #1
 800fc9e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800fca0:	6878      	ldr	r0, [r7, #4]
 800fca2:	f000 f911 	bl	800fec8 <USB_FlushRxFifo>
 800fca6:	4603      	mov	r3, r0
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	d001      	beq.n	800fcb0 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800fcac:	2301      	movs	r3, #1
 800fcae:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800fcb0:	68fb      	ldr	r3, [r7, #12]
 800fcb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fcb6:	461a      	mov	r2, r3
 800fcb8:	2300      	movs	r3, #0
 800fcba:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800fcbc:	68fb      	ldr	r3, [r7, #12]
 800fcbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fcc2:	461a      	mov	r2, r3
 800fcc4:	2300      	movs	r3, #0
 800fcc6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800fcc8:	68fb      	ldr	r3, [r7, #12]
 800fcca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fcce:	461a      	mov	r2, r3
 800fcd0:	2300      	movs	r3, #0
 800fcd2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800fcd4:	2300      	movs	r3, #0
 800fcd6:	613b      	str	r3, [r7, #16]
 800fcd8:	e043      	b.n	800fd62 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800fcda:	693b      	ldr	r3, [r7, #16]
 800fcdc:	015a      	lsls	r2, r3, #5
 800fcde:	68fb      	ldr	r3, [r7, #12]
 800fce0:	4413      	add	r3, r2
 800fce2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fce6:	681b      	ldr	r3, [r3, #0]
 800fce8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800fcec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800fcf0:	d118      	bne.n	800fd24 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800fcf2:	693b      	ldr	r3, [r7, #16]
 800fcf4:	2b00      	cmp	r3, #0
 800fcf6:	d10a      	bne.n	800fd0e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800fcf8:	693b      	ldr	r3, [r7, #16]
 800fcfa:	015a      	lsls	r2, r3, #5
 800fcfc:	68fb      	ldr	r3, [r7, #12]
 800fcfe:	4413      	add	r3, r2
 800fd00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd04:	461a      	mov	r2, r3
 800fd06:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800fd0a:	6013      	str	r3, [r2, #0]
 800fd0c:	e013      	b.n	800fd36 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800fd0e:	693b      	ldr	r3, [r7, #16]
 800fd10:	015a      	lsls	r2, r3, #5
 800fd12:	68fb      	ldr	r3, [r7, #12]
 800fd14:	4413      	add	r3, r2
 800fd16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd1a:	461a      	mov	r2, r3
 800fd1c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800fd20:	6013      	str	r3, [r2, #0]
 800fd22:	e008      	b.n	800fd36 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800fd24:	693b      	ldr	r3, [r7, #16]
 800fd26:	015a      	lsls	r2, r3, #5
 800fd28:	68fb      	ldr	r3, [r7, #12]
 800fd2a:	4413      	add	r3, r2
 800fd2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd30:	461a      	mov	r2, r3
 800fd32:	2300      	movs	r3, #0
 800fd34:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800fd36:	693b      	ldr	r3, [r7, #16]
 800fd38:	015a      	lsls	r2, r3, #5
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	4413      	add	r3, r2
 800fd3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd42:	461a      	mov	r2, r3
 800fd44:	2300      	movs	r3, #0
 800fd46:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800fd48:	693b      	ldr	r3, [r7, #16]
 800fd4a:	015a      	lsls	r2, r3, #5
 800fd4c:	68fb      	ldr	r3, [r7, #12]
 800fd4e:	4413      	add	r3, r2
 800fd50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd54:	461a      	mov	r2, r3
 800fd56:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800fd5a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800fd5c:	693b      	ldr	r3, [r7, #16]
 800fd5e:	3301      	adds	r3, #1
 800fd60:	613b      	str	r3, [r7, #16]
 800fd62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd64:	693a      	ldr	r2, [r7, #16]
 800fd66:	429a      	cmp	r2, r3
 800fd68:	d3b7      	bcc.n	800fcda <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800fd6a:	2300      	movs	r3, #0
 800fd6c:	613b      	str	r3, [r7, #16]
 800fd6e:	e043      	b.n	800fdf8 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800fd70:	693b      	ldr	r3, [r7, #16]
 800fd72:	015a      	lsls	r2, r3, #5
 800fd74:	68fb      	ldr	r3, [r7, #12]
 800fd76:	4413      	add	r3, r2
 800fd78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fd7c:	681b      	ldr	r3, [r3, #0]
 800fd7e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800fd82:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800fd86:	d118      	bne.n	800fdba <USB_DevInit+0x206>
    {
      if (i == 0U)
 800fd88:	693b      	ldr	r3, [r7, #16]
 800fd8a:	2b00      	cmp	r3, #0
 800fd8c:	d10a      	bne.n	800fda4 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800fd8e:	693b      	ldr	r3, [r7, #16]
 800fd90:	015a      	lsls	r2, r3, #5
 800fd92:	68fb      	ldr	r3, [r7, #12]
 800fd94:	4413      	add	r3, r2
 800fd96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fd9a:	461a      	mov	r2, r3
 800fd9c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800fda0:	6013      	str	r3, [r2, #0]
 800fda2:	e013      	b.n	800fdcc <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800fda4:	693b      	ldr	r3, [r7, #16]
 800fda6:	015a      	lsls	r2, r3, #5
 800fda8:	68fb      	ldr	r3, [r7, #12]
 800fdaa:	4413      	add	r3, r2
 800fdac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fdb0:	461a      	mov	r2, r3
 800fdb2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800fdb6:	6013      	str	r3, [r2, #0]
 800fdb8:	e008      	b.n	800fdcc <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800fdba:	693b      	ldr	r3, [r7, #16]
 800fdbc:	015a      	lsls	r2, r3, #5
 800fdbe:	68fb      	ldr	r3, [r7, #12]
 800fdc0:	4413      	add	r3, r2
 800fdc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fdc6:	461a      	mov	r2, r3
 800fdc8:	2300      	movs	r3, #0
 800fdca:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800fdcc:	693b      	ldr	r3, [r7, #16]
 800fdce:	015a      	lsls	r2, r3, #5
 800fdd0:	68fb      	ldr	r3, [r7, #12]
 800fdd2:	4413      	add	r3, r2
 800fdd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fdd8:	461a      	mov	r2, r3
 800fdda:	2300      	movs	r3, #0
 800fddc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800fdde:	693b      	ldr	r3, [r7, #16]
 800fde0:	015a      	lsls	r2, r3, #5
 800fde2:	68fb      	ldr	r3, [r7, #12]
 800fde4:	4413      	add	r3, r2
 800fde6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fdea:	461a      	mov	r2, r3
 800fdec:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800fdf0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800fdf2:	693b      	ldr	r3, [r7, #16]
 800fdf4:	3301      	adds	r3, #1
 800fdf6:	613b      	str	r3, [r7, #16]
 800fdf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fdfa:	693a      	ldr	r2, [r7, #16]
 800fdfc:	429a      	cmp	r2, r3
 800fdfe:	d3b7      	bcc.n	800fd70 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800fe00:	68fb      	ldr	r3, [r7, #12]
 800fe02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fe06:	691b      	ldr	r3, [r3, #16]
 800fe08:	68fa      	ldr	r2, [r7, #12]
 800fe0a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fe0e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800fe12:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	2200      	movs	r2, #0
 800fe18:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800fe20:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800fe22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe24:	2b00      	cmp	r3, #0
 800fe26:	d105      	bne.n	800fe34 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	699b      	ldr	r3, [r3, #24]
 800fe2c:	f043 0210 	orr.w	r2, r3, #16
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	699a      	ldr	r2, [r3, #24]
 800fe38:	4b0f      	ldr	r3, [pc, #60]	; (800fe78 <USB_DevInit+0x2c4>)
 800fe3a:	4313      	orrs	r3, r2
 800fe3c:	687a      	ldr	r2, [r7, #4]
 800fe3e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800fe40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fe42:	2b00      	cmp	r3, #0
 800fe44:	d005      	beq.n	800fe52 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	699b      	ldr	r3, [r3, #24]
 800fe4a:	f043 0208 	orr.w	r2, r3, #8
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800fe52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fe54:	2b01      	cmp	r3, #1
 800fe56:	d107      	bne.n	800fe68 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	699b      	ldr	r3, [r3, #24]
 800fe5c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800fe60:	f043 0304 	orr.w	r3, r3, #4
 800fe64:	687a      	ldr	r2, [r7, #4]
 800fe66:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800fe68:	7dfb      	ldrb	r3, [r7, #23]
}
 800fe6a:	4618      	mov	r0, r3
 800fe6c:	3718      	adds	r7, #24
 800fe6e:	46bd      	mov	sp, r7
 800fe70:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800fe74:	b004      	add	sp, #16
 800fe76:	4770      	bx	lr
 800fe78:	803c3800 	.word	0x803c3800

0800fe7c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800fe7c:	b480      	push	{r7}
 800fe7e:	b085      	sub	sp, #20
 800fe80:	af00      	add	r7, sp, #0
 800fe82:	6078      	str	r0, [r7, #4]
 800fe84:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800fe86:	2300      	movs	r3, #0
 800fe88:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800fe8a:	683b      	ldr	r3, [r7, #0]
 800fe8c:	019b      	lsls	r3, r3, #6
 800fe8e:	f043 0220 	orr.w	r2, r3, #32
 800fe92:	687b      	ldr	r3, [r7, #4]
 800fe94:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800fe96:	68fb      	ldr	r3, [r7, #12]
 800fe98:	3301      	adds	r3, #1
 800fe9a:	60fb      	str	r3, [r7, #12]
 800fe9c:	68fb      	ldr	r3, [r7, #12]
 800fe9e:	4a09      	ldr	r2, [pc, #36]	; (800fec4 <USB_FlushTxFifo+0x48>)
 800fea0:	4293      	cmp	r3, r2
 800fea2:	d901      	bls.n	800fea8 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800fea4:	2303      	movs	r3, #3
 800fea6:	e006      	b.n	800feb6 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	691b      	ldr	r3, [r3, #16]
 800feac:	f003 0320 	and.w	r3, r3, #32
 800feb0:	2b20      	cmp	r3, #32
 800feb2:	d0f0      	beq.n	800fe96 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800feb4:	2300      	movs	r3, #0
}
 800feb6:	4618      	mov	r0, r3
 800feb8:	3714      	adds	r7, #20
 800feba:	46bd      	mov	sp, r7
 800febc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fec0:	4770      	bx	lr
 800fec2:	bf00      	nop
 800fec4:	00030d40 	.word	0x00030d40

0800fec8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800fec8:	b480      	push	{r7}
 800feca:	b085      	sub	sp, #20
 800fecc:	af00      	add	r7, sp, #0
 800fece:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800fed0:	2300      	movs	r3, #0
 800fed2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	2210      	movs	r2, #16
 800fed8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800feda:	68fb      	ldr	r3, [r7, #12]
 800fedc:	3301      	adds	r3, #1
 800fede:	60fb      	str	r3, [r7, #12]
 800fee0:	68fb      	ldr	r3, [r7, #12]
 800fee2:	4a09      	ldr	r2, [pc, #36]	; (800ff08 <USB_FlushRxFifo+0x40>)
 800fee4:	4293      	cmp	r3, r2
 800fee6:	d901      	bls.n	800feec <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800fee8:	2303      	movs	r3, #3
 800feea:	e006      	b.n	800fefa <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	691b      	ldr	r3, [r3, #16]
 800fef0:	f003 0310 	and.w	r3, r3, #16
 800fef4:	2b10      	cmp	r3, #16
 800fef6:	d0f0      	beq.n	800feda <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800fef8:	2300      	movs	r3, #0
}
 800fefa:	4618      	mov	r0, r3
 800fefc:	3714      	adds	r7, #20
 800fefe:	46bd      	mov	sp, r7
 800ff00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff04:	4770      	bx	lr
 800ff06:	bf00      	nop
 800ff08:	00030d40 	.word	0x00030d40

0800ff0c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800ff0c:	b480      	push	{r7}
 800ff0e:	b085      	sub	sp, #20
 800ff10:	af00      	add	r7, sp, #0
 800ff12:	6078      	str	r0, [r7, #4]
 800ff14:	460b      	mov	r3, r1
 800ff16:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800ff1c:	68fb      	ldr	r3, [r7, #12]
 800ff1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ff22:	681a      	ldr	r2, [r3, #0]
 800ff24:	78fb      	ldrb	r3, [r7, #3]
 800ff26:	68f9      	ldr	r1, [r7, #12]
 800ff28:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ff2c:	4313      	orrs	r3, r2
 800ff2e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800ff30:	2300      	movs	r3, #0
}
 800ff32:	4618      	mov	r0, r3
 800ff34:	3714      	adds	r7, #20
 800ff36:	46bd      	mov	sp, r7
 800ff38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff3c:	4770      	bx	lr

0800ff3e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800ff3e:	b480      	push	{r7}
 800ff40:	b087      	sub	sp, #28
 800ff42:	af00      	add	r7, sp, #0
 800ff44:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800ff4a:	693b      	ldr	r3, [r7, #16]
 800ff4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ff50:	689b      	ldr	r3, [r3, #8]
 800ff52:	f003 0306 	and.w	r3, r3, #6
 800ff56:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800ff58:	68fb      	ldr	r3, [r7, #12]
 800ff5a:	2b00      	cmp	r3, #0
 800ff5c:	d102      	bne.n	800ff64 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800ff5e:	2300      	movs	r3, #0
 800ff60:	75fb      	strb	r3, [r7, #23]
 800ff62:	e00a      	b.n	800ff7a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800ff64:	68fb      	ldr	r3, [r7, #12]
 800ff66:	2b02      	cmp	r3, #2
 800ff68:	d002      	beq.n	800ff70 <USB_GetDevSpeed+0x32>
 800ff6a:	68fb      	ldr	r3, [r7, #12]
 800ff6c:	2b06      	cmp	r3, #6
 800ff6e:	d102      	bne.n	800ff76 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800ff70:	2302      	movs	r3, #2
 800ff72:	75fb      	strb	r3, [r7, #23]
 800ff74:	e001      	b.n	800ff7a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800ff76:	230f      	movs	r3, #15
 800ff78:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800ff7a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ff7c:	4618      	mov	r0, r3
 800ff7e:	371c      	adds	r7, #28
 800ff80:	46bd      	mov	sp, r7
 800ff82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff86:	4770      	bx	lr

0800ff88 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ff88:	b480      	push	{r7}
 800ff8a:	b085      	sub	sp, #20
 800ff8c:	af00      	add	r7, sp, #0
 800ff8e:	6078      	str	r0, [r7, #4]
 800ff90:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ff92:	687b      	ldr	r3, [r7, #4]
 800ff94:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ff96:	683b      	ldr	r3, [r7, #0]
 800ff98:	781b      	ldrb	r3, [r3, #0]
 800ff9a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ff9c:	683b      	ldr	r3, [r7, #0]
 800ff9e:	785b      	ldrb	r3, [r3, #1]
 800ffa0:	2b01      	cmp	r3, #1
 800ffa2:	d13a      	bne.n	801001a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800ffa4:	68fb      	ldr	r3, [r7, #12]
 800ffa6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ffaa:	69da      	ldr	r2, [r3, #28]
 800ffac:	683b      	ldr	r3, [r7, #0]
 800ffae:	781b      	ldrb	r3, [r3, #0]
 800ffb0:	f003 030f 	and.w	r3, r3, #15
 800ffb4:	2101      	movs	r1, #1
 800ffb6:	fa01 f303 	lsl.w	r3, r1, r3
 800ffba:	b29b      	uxth	r3, r3
 800ffbc:	68f9      	ldr	r1, [r7, #12]
 800ffbe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ffc2:	4313      	orrs	r3, r2
 800ffc4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800ffc6:	68bb      	ldr	r3, [r7, #8]
 800ffc8:	015a      	lsls	r2, r3, #5
 800ffca:	68fb      	ldr	r3, [r7, #12]
 800ffcc:	4413      	add	r3, r2
 800ffce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ffd2:	681b      	ldr	r3, [r3, #0]
 800ffd4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ffd8:	2b00      	cmp	r3, #0
 800ffda:	d155      	bne.n	8010088 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800ffdc:	68bb      	ldr	r3, [r7, #8]
 800ffde:	015a      	lsls	r2, r3, #5
 800ffe0:	68fb      	ldr	r3, [r7, #12]
 800ffe2:	4413      	add	r3, r2
 800ffe4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ffe8:	681a      	ldr	r2, [r3, #0]
 800ffea:	683b      	ldr	r3, [r7, #0]
 800ffec:	689b      	ldr	r3, [r3, #8]
 800ffee:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800fff2:	683b      	ldr	r3, [r7, #0]
 800fff4:	78db      	ldrb	r3, [r3, #3]
 800fff6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800fff8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800fffa:	68bb      	ldr	r3, [r7, #8]
 800fffc:	059b      	lsls	r3, r3, #22
 800fffe:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8010000:	4313      	orrs	r3, r2
 8010002:	68ba      	ldr	r2, [r7, #8]
 8010004:	0151      	lsls	r1, r2, #5
 8010006:	68fa      	ldr	r2, [r7, #12]
 8010008:	440a      	add	r2, r1
 801000a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801000e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010012:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010016:	6013      	str	r3, [r2, #0]
 8010018:	e036      	b.n	8010088 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 801001a:	68fb      	ldr	r3, [r7, #12]
 801001c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010020:	69da      	ldr	r2, [r3, #28]
 8010022:	683b      	ldr	r3, [r7, #0]
 8010024:	781b      	ldrb	r3, [r3, #0]
 8010026:	f003 030f 	and.w	r3, r3, #15
 801002a:	2101      	movs	r1, #1
 801002c:	fa01 f303 	lsl.w	r3, r1, r3
 8010030:	041b      	lsls	r3, r3, #16
 8010032:	68f9      	ldr	r1, [r7, #12]
 8010034:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8010038:	4313      	orrs	r3, r2
 801003a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 801003c:	68bb      	ldr	r3, [r7, #8]
 801003e:	015a      	lsls	r2, r3, #5
 8010040:	68fb      	ldr	r3, [r7, #12]
 8010042:	4413      	add	r3, r2
 8010044:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010048:	681b      	ldr	r3, [r3, #0]
 801004a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 801004e:	2b00      	cmp	r3, #0
 8010050:	d11a      	bne.n	8010088 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8010052:	68bb      	ldr	r3, [r7, #8]
 8010054:	015a      	lsls	r2, r3, #5
 8010056:	68fb      	ldr	r3, [r7, #12]
 8010058:	4413      	add	r3, r2
 801005a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801005e:	681a      	ldr	r2, [r3, #0]
 8010060:	683b      	ldr	r3, [r7, #0]
 8010062:	689b      	ldr	r3, [r3, #8]
 8010064:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8010068:	683b      	ldr	r3, [r7, #0]
 801006a:	78db      	ldrb	r3, [r3, #3]
 801006c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 801006e:	430b      	orrs	r3, r1
 8010070:	4313      	orrs	r3, r2
 8010072:	68ba      	ldr	r2, [r7, #8]
 8010074:	0151      	lsls	r1, r2, #5
 8010076:	68fa      	ldr	r2, [r7, #12]
 8010078:	440a      	add	r2, r1
 801007a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801007e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010082:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010086:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8010088:	2300      	movs	r3, #0
}
 801008a:	4618      	mov	r0, r3
 801008c:	3714      	adds	r7, #20
 801008e:	46bd      	mov	sp, r7
 8010090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010094:	4770      	bx	lr
	...

08010098 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8010098:	b480      	push	{r7}
 801009a:	b085      	sub	sp, #20
 801009c:	af00      	add	r7, sp, #0
 801009e:	6078      	str	r0, [r7, #4]
 80100a0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80100a6:	683b      	ldr	r3, [r7, #0]
 80100a8:	781b      	ldrb	r3, [r3, #0]
 80100aa:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80100ac:	683b      	ldr	r3, [r7, #0]
 80100ae:	785b      	ldrb	r3, [r3, #1]
 80100b0:	2b01      	cmp	r3, #1
 80100b2:	d161      	bne.n	8010178 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80100b4:	68bb      	ldr	r3, [r7, #8]
 80100b6:	015a      	lsls	r2, r3, #5
 80100b8:	68fb      	ldr	r3, [r7, #12]
 80100ba:	4413      	add	r3, r2
 80100bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80100c0:	681b      	ldr	r3, [r3, #0]
 80100c2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80100c6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80100ca:	d11f      	bne.n	801010c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80100cc:	68bb      	ldr	r3, [r7, #8]
 80100ce:	015a      	lsls	r2, r3, #5
 80100d0:	68fb      	ldr	r3, [r7, #12]
 80100d2:	4413      	add	r3, r2
 80100d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80100d8:	681b      	ldr	r3, [r3, #0]
 80100da:	68ba      	ldr	r2, [r7, #8]
 80100dc:	0151      	lsls	r1, r2, #5
 80100de:	68fa      	ldr	r2, [r7, #12]
 80100e0:	440a      	add	r2, r1
 80100e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80100e6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80100ea:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80100ec:	68bb      	ldr	r3, [r7, #8]
 80100ee:	015a      	lsls	r2, r3, #5
 80100f0:	68fb      	ldr	r3, [r7, #12]
 80100f2:	4413      	add	r3, r2
 80100f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80100f8:	681b      	ldr	r3, [r3, #0]
 80100fa:	68ba      	ldr	r2, [r7, #8]
 80100fc:	0151      	lsls	r1, r2, #5
 80100fe:	68fa      	ldr	r2, [r7, #12]
 8010100:	440a      	add	r2, r1
 8010102:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010106:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801010a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 801010c:	68fb      	ldr	r3, [r7, #12]
 801010e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010112:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8010114:	683b      	ldr	r3, [r7, #0]
 8010116:	781b      	ldrb	r3, [r3, #0]
 8010118:	f003 030f 	and.w	r3, r3, #15
 801011c:	2101      	movs	r1, #1
 801011e:	fa01 f303 	lsl.w	r3, r1, r3
 8010122:	b29b      	uxth	r3, r3
 8010124:	43db      	mvns	r3, r3
 8010126:	68f9      	ldr	r1, [r7, #12]
 8010128:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801012c:	4013      	ands	r3, r2
 801012e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8010130:	68fb      	ldr	r3, [r7, #12]
 8010132:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010136:	69da      	ldr	r2, [r3, #28]
 8010138:	683b      	ldr	r3, [r7, #0]
 801013a:	781b      	ldrb	r3, [r3, #0]
 801013c:	f003 030f 	and.w	r3, r3, #15
 8010140:	2101      	movs	r1, #1
 8010142:	fa01 f303 	lsl.w	r3, r1, r3
 8010146:	b29b      	uxth	r3, r3
 8010148:	43db      	mvns	r3, r3
 801014a:	68f9      	ldr	r1, [r7, #12]
 801014c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8010150:	4013      	ands	r3, r2
 8010152:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8010154:	68bb      	ldr	r3, [r7, #8]
 8010156:	015a      	lsls	r2, r3, #5
 8010158:	68fb      	ldr	r3, [r7, #12]
 801015a:	4413      	add	r3, r2
 801015c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010160:	681a      	ldr	r2, [r3, #0]
 8010162:	68bb      	ldr	r3, [r7, #8]
 8010164:	0159      	lsls	r1, r3, #5
 8010166:	68fb      	ldr	r3, [r7, #12]
 8010168:	440b      	add	r3, r1
 801016a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801016e:	4619      	mov	r1, r3
 8010170:	4b35      	ldr	r3, [pc, #212]	; (8010248 <USB_DeactivateEndpoint+0x1b0>)
 8010172:	4013      	ands	r3, r2
 8010174:	600b      	str	r3, [r1, #0]
 8010176:	e060      	b.n	801023a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8010178:	68bb      	ldr	r3, [r7, #8]
 801017a:	015a      	lsls	r2, r3, #5
 801017c:	68fb      	ldr	r3, [r7, #12]
 801017e:	4413      	add	r3, r2
 8010180:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010184:	681b      	ldr	r3, [r3, #0]
 8010186:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801018a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801018e:	d11f      	bne.n	80101d0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8010190:	68bb      	ldr	r3, [r7, #8]
 8010192:	015a      	lsls	r2, r3, #5
 8010194:	68fb      	ldr	r3, [r7, #12]
 8010196:	4413      	add	r3, r2
 8010198:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801019c:	681b      	ldr	r3, [r3, #0]
 801019e:	68ba      	ldr	r2, [r7, #8]
 80101a0:	0151      	lsls	r1, r2, #5
 80101a2:	68fa      	ldr	r2, [r7, #12]
 80101a4:	440a      	add	r2, r1
 80101a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80101aa:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80101ae:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80101b0:	68bb      	ldr	r3, [r7, #8]
 80101b2:	015a      	lsls	r2, r3, #5
 80101b4:	68fb      	ldr	r3, [r7, #12]
 80101b6:	4413      	add	r3, r2
 80101b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80101bc:	681b      	ldr	r3, [r3, #0]
 80101be:	68ba      	ldr	r2, [r7, #8]
 80101c0:	0151      	lsls	r1, r2, #5
 80101c2:	68fa      	ldr	r2, [r7, #12]
 80101c4:	440a      	add	r2, r1
 80101c6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80101ca:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80101ce:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80101d0:	68fb      	ldr	r3, [r7, #12]
 80101d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80101d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80101d8:	683b      	ldr	r3, [r7, #0]
 80101da:	781b      	ldrb	r3, [r3, #0]
 80101dc:	f003 030f 	and.w	r3, r3, #15
 80101e0:	2101      	movs	r1, #1
 80101e2:	fa01 f303 	lsl.w	r3, r1, r3
 80101e6:	041b      	lsls	r3, r3, #16
 80101e8:	43db      	mvns	r3, r3
 80101ea:	68f9      	ldr	r1, [r7, #12]
 80101ec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80101f0:	4013      	ands	r3, r2
 80101f2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80101f4:	68fb      	ldr	r3, [r7, #12]
 80101f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80101fa:	69da      	ldr	r2, [r3, #28]
 80101fc:	683b      	ldr	r3, [r7, #0]
 80101fe:	781b      	ldrb	r3, [r3, #0]
 8010200:	f003 030f 	and.w	r3, r3, #15
 8010204:	2101      	movs	r1, #1
 8010206:	fa01 f303 	lsl.w	r3, r1, r3
 801020a:	041b      	lsls	r3, r3, #16
 801020c:	43db      	mvns	r3, r3
 801020e:	68f9      	ldr	r1, [r7, #12]
 8010210:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8010214:	4013      	ands	r3, r2
 8010216:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8010218:	68bb      	ldr	r3, [r7, #8]
 801021a:	015a      	lsls	r2, r3, #5
 801021c:	68fb      	ldr	r3, [r7, #12]
 801021e:	4413      	add	r3, r2
 8010220:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010224:	681a      	ldr	r2, [r3, #0]
 8010226:	68bb      	ldr	r3, [r7, #8]
 8010228:	0159      	lsls	r1, r3, #5
 801022a:	68fb      	ldr	r3, [r7, #12]
 801022c:	440b      	add	r3, r1
 801022e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010232:	4619      	mov	r1, r3
 8010234:	4b05      	ldr	r3, [pc, #20]	; (801024c <USB_DeactivateEndpoint+0x1b4>)
 8010236:	4013      	ands	r3, r2
 8010238:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 801023a:	2300      	movs	r3, #0
}
 801023c:	4618      	mov	r0, r3
 801023e:	3714      	adds	r7, #20
 8010240:	46bd      	mov	sp, r7
 8010242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010246:	4770      	bx	lr
 8010248:	ec337800 	.word	0xec337800
 801024c:	eff37800 	.word	0xeff37800

08010250 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8010250:	b580      	push	{r7, lr}
 8010252:	b08a      	sub	sp, #40	; 0x28
 8010254:	af02      	add	r7, sp, #8
 8010256:	60f8      	str	r0, [r7, #12]
 8010258:	60b9      	str	r1, [r7, #8]
 801025a:	4613      	mov	r3, r2
 801025c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801025e:	68fb      	ldr	r3, [r7, #12]
 8010260:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8010262:	68bb      	ldr	r3, [r7, #8]
 8010264:	781b      	ldrb	r3, [r3, #0]
 8010266:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8010268:	68bb      	ldr	r3, [r7, #8]
 801026a:	785b      	ldrb	r3, [r3, #1]
 801026c:	2b01      	cmp	r3, #1
 801026e:	f040 815c 	bne.w	801052a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8010272:	68bb      	ldr	r3, [r7, #8]
 8010274:	695b      	ldr	r3, [r3, #20]
 8010276:	2b00      	cmp	r3, #0
 8010278:	d132      	bne.n	80102e0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801027a:	69bb      	ldr	r3, [r7, #24]
 801027c:	015a      	lsls	r2, r3, #5
 801027e:	69fb      	ldr	r3, [r7, #28]
 8010280:	4413      	add	r3, r2
 8010282:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010286:	691b      	ldr	r3, [r3, #16]
 8010288:	69ba      	ldr	r2, [r7, #24]
 801028a:	0151      	lsls	r1, r2, #5
 801028c:	69fa      	ldr	r2, [r7, #28]
 801028e:	440a      	add	r2, r1
 8010290:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010294:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8010298:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 801029c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 801029e:	69bb      	ldr	r3, [r7, #24]
 80102a0:	015a      	lsls	r2, r3, #5
 80102a2:	69fb      	ldr	r3, [r7, #28]
 80102a4:	4413      	add	r3, r2
 80102a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80102aa:	691b      	ldr	r3, [r3, #16]
 80102ac:	69ba      	ldr	r2, [r7, #24]
 80102ae:	0151      	lsls	r1, r2, #5
 80102b0:	69fa      	ldr	r2, [r7, #28]
 80102b2:	440a      	add	r2, r1
 80102b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80102b8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80102bc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80102be:	69bb      	ldr	r3, [r7, #24]
 80102c0:	015a      	lsls	r2, r3, #5
 80102c2:	69fb      	ldr	r3, [r7, #28]
 80102c4:	4413      	add	r3, r2
 80102c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80102ca:	691b      	ldr	r3, [r3, #16]
 80102cc:	69ba      	ldr	r2, [r7, #24]
 80102ce:	0151      	lsls	r1, r2, #5
 80102d0:	69fa      	ldr	r2, [r7, #28]
 80102d2:	440a      	add	r2, r1
 80102d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80102d8:	0cdb      	lsrs	r3, r3, #19
 80102da:	04db      	lsls	r3, r3, #19
 80102dc:	6113      	str	r3, [r2, #16]
 80102de:	e074      	b.n	80103ca <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80102e0:	69bb      	ldr	r3, [r7, #24]
 80102e2:	015a      	lsls	r2, r3, #5
 80102e4:	69fb      	ldr	r3, [r7, #28]
 80102e6:	4413      	add	r3, r2
 80102e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80102ec:	691b      	ldr	r3, [r3, #16]
 80102ee:	69ba      	ldr	r2, [r7, #24]
 80102f0:	0151      	lsls	r1, r2, #5
 80102f2:	69fa      	ldr	r2, [r7, #28]
 80102f4:	440a      	add	r2, r1
 80102f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80102fa:	0cdb      	lsrs	r3, r3, #19
 80102fc:	04db      	lsls	r3, r3, #19
 80102fe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8010300:	69bb      	ldr	r3, [r7, #24]
 8010302:	015a      	lsls	r2, r3, #5
 8010304:	69fb      	ldr	r3, [r7, #28]
 8010306:	4413      	add	r3, r2
 8010308:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801030c:	691b      	ldr	r3, [r3, #16]
 801030e:	69ba      	ldr	r2, [r7, #24]
 8010310:	0151      	lsls	r1, r2, #5
 8010312:	69fa      	ldr	r2, [r7, #28]
 8010314:	440a      	add	r2, r1
 8010316:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801031a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 801031e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8010322:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8010324:	69bb      	ldr	r3, [r7, #24]
 8010326:	015a      	lsls	r2, r3, #5
 8010328:	69fb      	ldr	r3, [r7, #28]
 801032a:	4413      	add	r3, r2
 801032c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010330:	691a      	ldr	r2, [r3, #16]
 8010332:	68bb      	ldr	r3, [r7, #8]
 8010334:	6959      	ldr	r1, [r3, #20]
 8010336:	68bb      	ldr	r3, [r7, #8]
 8010338:	689b      	ldr	r3, [r3, #8]
 801033a:	440b      	add	r3, r1
 801033c:	1e59      	subs	r1, r3, #1
 801033e:	68bb      	ldr	r3, [r7, #8]
 8010340:	689b      	ldr	r3, [r3, #8]
 8010342:	fbb1 f3f3 	udiv	r3, r1, r3
 8010346:	04d9      	lsls	r1, r3, #19
 8010348:	4b9d      	ldr	r3, [pc, #628]	; (80105c0 <USB_EPStartXfer+0x370>)
 801034a:	400b      	ands	r3, r1
 801034c:	69b9      	ldr	r1, [r7, #24]
 801034e:	0148      	lsls	r0, r1, #5
 8010350:	69f9      	ldr	r1, [r7, #28]
 8010352:	4401      	add	r1, r0
 8010354:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8010358:	4313      	orrs	r3, r2
 801035a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 801035c:	69bb      	ldr	r3, [r7, #24]
 801035e:	015a      	lsls	r2, r3, #5
 8010360:	69fb      	ldr	r3, [r7, #28]
 8010362:	4413      	add	r3, r2
 8010364:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010368:	691a      	ldr	r2, [r3, #16]
 801036a:	68bb      	ldr	r3, [r7, #8]
 801036c:	695b      	ldr	r3, [r3, #20]
 801036e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010372:	69b9      	ldr	r1, [r7, #24]
 8010374:	0148      	lsls	r0, r1, #5
 8010376:	69f9      	ldr	r1, [r7, #28]
 8010378:	4401      	add	r1, r0
 801037a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 801037e:	4313      	orrs	r3, r2
 8010380:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8010382:	68bb      	ldr	r3, [r7, #8]
 8010384:	78db      	ldrb	r3, [r3, #3]
 8010386:	2b01      	cmp	r3, #1
 8010388:	d11f      	bne.n	80103ca <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 801038a:	69bb      	ldr	r3, [r7, #24]
 801038c:	015a      	lsls	r2, r3, #5
 801038e:	69fb      	ldr	r3, [r7, #28]
 8010390:	4413      	add	r3, r2
 8010392:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010396:	691b      	ldr	r3, [r3, #16]
 8010398:	69ba      	ldr	r2, [r7, #24]
 801039a:	0151      	lsls	r1, r2, #5
 801039c:	69fa      	ldr	r2, [r7, #28]
 801039e:	440a      	add	r2, r1
 80103a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80103a4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80103a8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80103aa:	69bb      	ldr	r3, [r7, #24]
 80103ac:	015a      	lsls	r2, r3, #5
 80103ae:	69fb      	ldr	r3, [r7, #28]
 80103b0:	4413      	add	r3, r2
 80103b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80103b6:	691b      	ldr	r3, [r3, #16]
 80103b8:	69ba      	ldr	r2, [r7, #24]
 80103ba:	0151      	lsls	r1, r2, #5
 80103bc:	69fa      	ldr	r2, [r7, #28]
 80103be:	440a      	add	r2, r1
 80103c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80103c4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80103c8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80103ca:	79fb      	ldrb	r3, [r7, #7]
 80103cc:	2b01      	cmp	r3, #1
 80103ce:	d14b      	bne.n	8010468 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80103d0:	68bb      	ldr	r3, [r7, #8]
 80103d2:	691b      	ldr	r3, [r3, #16]
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	d009      	beq.n	80103ec <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80103d8:	69bb      	ldr	r3, [r7, #24]
 80103da:	015a      	lsls	r2, r3, #5
 80103dc:	69fb      	ldr	r3, [r7, #28]
 80103de:	4413      	add	r3, r2
 80103e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80103e4:	461a      	mov	r2, r3
 80103e6:	68bb      	ldr	r3, [r7, #8]
 80103e8:	691b      	ldr	r3, [r3, #16]
 80103ea:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80103ec:	68bb      	ldr	r3, [r7, #8]
 80103ee:	78db      	ldrb	r3, [r3, #3]
 80103f0:	2b01      	cmp	r3, #1
 80103f2:	d128      	bne.n	8010446 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80103f4:	69fb      	ldr	r3, [r7, #28]
 80103f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80103fa:	689b      	ldr	r3, [r3, #8]
 80103fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010400:	2b00      	cmp	r3, #0
 8010402:	d110      	bne.n	8010426 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8010404:	69bb      	ldr	r3, [r7, #24]
 8010406:	015a      	lsls	r2, r3, #5
 8010408:	69fb      	ldr	r3, [r7, #28]
 801040a:	4413      	add	r3, r2
 801040c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010410:	681b      	ldr	r3, [r3, #0]
 8010412:	69ba      	ldr	r2, [r7, #24]
 8010414:	0151      	lsls	r1, r2, #5
 8010416:	69fa      	ldr	r2, [r7, #28]
 8010418:	440a      	add	r2, r1
 801041a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801041e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8010422:	6013      	str	r3, [r2, #0]
 8010424:	e00f      	b.n	8010446 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8010426:	69bb      	ldr	r3, [r7, #24]
 8010428:	015a      	lsls	r2, r3, #5
 801042a:	69fb      	ldr	r3, [r7, #28]
 801042c:	4413      	add	r3, r2
 801042e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010432:	681b      	ldr	r3, [r3, #0]
 8010434:	69ba      	ldr	r2, [r7, #24]
 8010436:	0151      	lsls	r1, r2, #5
 8010438:	69fa      	ldr	r2, [r7, #28]
 801043a:	440a      	add	r2, r1
 801043c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010440:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010444:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8010446:	69bb      	ldr	r3, [r7, #24]
 8010448:	015a      	lsls	r2, r3, #5
 801044a:	69fb      	ldr	r3, [r7, #28]
 801044c:	4413      	add	r3, r2
 801044e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010452:	681b      	ldr	r3, [r3, #0]
 8010454:	69ba      	ldr	r2, [r7, #24]
 8010456:	0151      	lsls	r1, r2, #5
 8010458:	69fa      	ldr	r2, [r7, #28]
 801045a:	440a      	add	r2, r1
 801045c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010460:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010464:	6013      	str	r3, [r2, #0]
 8010466:	e12f      	b.n	80106c8 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8010468:	69bb      	ldr	r3, [r7, #24]
 801046a:	015a      	lsls	r2, r3, #5
 801046c:	69fb      	ldr	r3, [r7, #28]
 801046e:	4413      	add	r3, r2
 8010470:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010474:	681b      	ldr	r3, [r3, #0]
 8010476:	69ba      	ldr	r2, [r7, #24]
 8010478:	0151      	lsls	r1, r2, #5
 801047a:	69fa      	ldr	r2, [r7, #28]
 801047c:	440a      	add	r2, r1
 801047e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010482:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010486:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8010488:	68bb      	ldr	r3, [r7, #8]
 801048a:	78db      	ldrb	r3, [r3, #3]
 801048c:	2b01      	cmp	r3, #1
 801048e:	d015      	beq.n	80104bc <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8010490:	68bb      	ldr	r3, [r7, #8]
 8010492:	695b      	ldr	r3, [r3, #20]
 8010494:	2b00      	cmp	r3, #0
 8010496:	f000 8117 	beq.w	80106c8 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 801049a:	69fb      	ldr	r3, [r7, #28]
 801049c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80104a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80104a2:	68bb      	ldr	r3, [r7, #8]
 80104a4:	781b      	ldrb	r3, [r3, #0]
 80104a6:	f003 030f 	and.w	r3, r3, #15
 80104aa:	2101      	movs	r1, #1
 80104ac:	fa01 f303 	lsl.w	r3, r1, r3
 80104b0:	69f9      	ldr	r1, [r7, #28]
 80104b2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80104b6:	4313      	orrs	r3, r2
 80104b8:	634b      	str	r3, [r1, #52]	; 0x34
 80104ba:	e105      	b.n	80106c8 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80104bc:	69fb      	ldr	r3, [r7, #28]
 80104be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80104c2:	689b      	ldr	r3, [r3, #8]
 80104c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80104c8:	2b00      	cmp	r3, #0
 80104ca:	d110      	bne.n	80104ee <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80104cc:	69bb      	ldr	r3, [r7, #24]
 80104ce:	015a      	lsls	r2, r3, #5
 80104d0:	69fb      	ldr	r3, [r7, #28]
 80104d2:	4413      	add	r3, r2
 80104d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80104d8:	681b      	ldr	r3, [r3, #0]
 80104da:	69ba      	ldr	r2, [r7, #24]
 80104dc:	0151      	lsls	r1, r2, #5
 80104de:	69fa      	ldr	r2, [r7, #28]
 80104e0:	440a      	add	r2, r1
 80104e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80104e6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80104ea:	6013      	str	r3, [r2, #0]
 80104ec:	e00f      	b.n	801050e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80104ee:	69bb      	ldr	r3, [r7, #24]
 80104f0:	015a      	lsls	r2, r3, #5
 80104f2:	69fb      	ldr	r3, [r7, #28]
 80104f4:	4413      	add	r3, r2
 80104f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80104fa:	681b      	ldr	r3, [r3, #0]
 80104fc:	69ba      	ldr	r2, [r7, #24]
 80104fe:	0151      	lsls	r1, r2, #5
 8010500:	69fa      	ldr	r2, [r7, #28]
 8010502:	440a      	add	r2, r1
 8010504:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010508:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801050c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 801050e:	68bb      	ldr	r3, [r7, #8]
 8010510:	68d9      	ldr	r1, [r3, #12]
 8010512:	68bb      	ldr	r3, [r7, #8]
 8010514:	781a      	ldrb	r2, [r3, #0]
 8010516:	68bb      	ldr	r3, [r7, #8]
 8010518:	695b      	ldr	r3, [r3, #20]
 801051a:	b298      	uxth	r0, r3
 801051c:	79fb      	ldrb	r3, [r7, #7]
 801051e:	9300      	str	r3, [sp, #0]
 8010520:	4603      	mov	r3, r0
 8010522:	68f8      	ldr	r0, [r7, #12]
 8010524:	f000 fa2b 	bl	801097e <USB_WritePacket>
 8010528:	e0ce      	b.n	80106c8 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 801052a:	69bb      	ldr	r3, [r7, #24]
 801052c:	015a      	lsls	r2, r3, #5
 801052e:	69fb      	ldr	r3, [r7, #28]
 8010530:	4413      	add	r3, r2
 8010532:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010536:	691b      	ldr	r3, [r3, #16]
 8010538:	69ba      	ldr	r2, [r7, #24]
 801053a:	0151      	lsls	r1, r2, #5
 801053c:	69fa      	ldr	r2, [r7, #28]
 801053e:	440a      	add	r2, r1
 8010540:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010544:	0cdb      	lsrs	r3, r3, #19
 8010546:	04db      	lsls	r3, r3, #19
 8010548:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 801054a:	69bb      	ldr	r3, [r7, #24]
 801054c:	015a      	lsls	r2, r3, #5
 801054e:	69fb      	ldr	r3, [r7, #28]
 8010550:	4413      	add	r3, r2
 8010552:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010556:	691b      	ldr	r3, [r3, #16]
 8010558:	69ba      	ldr	r2, [r7, #24]
 801055a:	0151      	lsls	r1, r2, #5
 801055c:	69fa      	ldr	r2, [r7, #28]
 801055e:	440a      	add	r2, r1
 8010560:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010564:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8010568:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 801056c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 801056e:	68bb      	ldr	r3, [r7, #8]
 8010570:	695b      	ldr	r3, [r3, #20]
 8010572:	2b00      	cmp	r3, #0
 8010574:	d126      	bne.n	80105c4 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8010576:	69bb      	ldr	r3, [r7, #24]
 8010578:	015a      	lsls	r2, r3, #5
 801057a:	69fb      	ldr	r3, [r7, #28]
 801057c:	4413      	add	r3, r2
 801057e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010582:	691a      	ldr	r2, [r3, #16]
 8010584:	68bb      	ldr	r3, [r7, #8]
 8010586:	689b      	ldr	r3, [r3, #8]
 8010588:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801058c:	69b9      	ldr	r1, [r7, #24]
 801058e:	0148      	lsls	r0, r1, #5
 8010590:	69f9      	ldr	r1, [r7, #28]
 8010592:	4401      	add	r1, r0
 8010594:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8010598:	4313      	orrs	r3, r2
 801059a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801059c:	69bb      	ldr	r3, [r7, #24]
 801059e:	015a      	lsls	r2, r3, #5
 80105a0:	69fb      	ldr	r3, [r7, #28]
 80105a2:	4413      	add	r3, r2
 80105a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80105a8:	691b      	ldr	r3, [r3, #16]
 80105aa:	69ba      	ldr	r2, [r7, #24]
 80105ac:	0151      	lsls	r1, r2, #5
 80105ae:	69fa      	ldr	r2, [r7, #28]
 80105b0:	440a      	add	r2, r1
 80105b2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80105b6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80105ba:	6113      	str	r3, [r2, #16]
 80105bc:	e036      	b.n	801062c <USB_EPStartXfer+0x3dc>
 80105be:	bf00      	nop
 80105c0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80105c4:	68bb      	ldr	r3, [r7, #8]
 80105c6:	695a      	ldr	r2, [r3, #20]
 80105c8:	68bb      	ldr	r3, [r7, #8]
 80105ca:	689b      	ldr	r3, [r3, #8]
 80105cc:	4413      	add	r3, r2
 80105ce:	1e5a      	subs	r2, r3, #1
 80105d0:	68bb      	ldr	r3, [r7, #8]
 80105d2:	689b      	ldr	r3, [r3, #8]
 80105d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80105d8:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80105da:	69bb      	ldr	r3, [r7, #24]
 80105dc:	015a      	lsls	r2, r3, #5
 80105de:	69fb      	ldr	r3, [r7, #28]
 80105e0:	4413      	add	r3, r2
 80105e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80105e6:	691a      	ldr	r2, [r3, #16]
 80105e8:	8afb      	ldrh	r3, [r7, #22]
 80105ea:	04d9      	lsls	r1, r3, #19
 80105ec:	4b39      	ldr	r3, [pc, #228]	; (80106d4 <USB_EPStartXfer+0x484>)
 80105ee:	400b      	ands	r3, r1
 80105f0:	69b9      	ldr	r1, [r7, #24]
 80105f2:	0148      	lsls	r0, r1, #5
 80105f4:	69f9      	ldr	r1, [r7, #28]
 80105f6:	4401      	add	r1, r0
 80105f8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80105fc:	4313      	orrs	r3, r2
 80105fe:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8010600:	69bb      	ldr	r3, [r7, #24]
 8010602:	015a      	lsls	r2, r3, #5
 8010604:	69fb      	ldr	r3, [r7, #28]
 8010606:	4413      	add	r3, r2
 8010608:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801060c:	691a      	ldr	r2, [r3, #16]
 801060e:	68bb      	ldr	r3, [r7, #8]
 8010610:	689b      	ldr	r3, [r3, #8]
 8010612:	8af9      	ldrh	r1, [r7, #22]
 8010614:	fb01 f303 	mul.w	r3, r1, r3
 8010618:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801061c:	69b9      	ldr	r1, [r7, #24]
 801061e:	0148      	lsls	r0, r1, #5
 8010620:	69f9      	ldr	r1, [r7, #28]
 8010622:	4401      	add	r1, r0
 8010624:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8010628:	4313      	orrs	r3, r2
 801062a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 801062c:	79fb      	ldrb	r3, [r7, #7]
 801062e:	2b01      	cmp	r3, #1
 8010630:	d10d      	bne.n	801064e <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8010632:	68bb      	ldr	r3, [r7, #8]
 8010634:	68db      	ldr	r3, [r3, #12]
 8010636:	2b00      	cmp	r3, #0
 8010638:	d009      	beq.n	801064e <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 801063a:	68bb      	ldr	r3, [r7, #8]
 801063c:	68d9      	ldr	r1, [r3, #12]
 801063e:	69bb      	ldr	r3, [r7, #24]
 8010640:	015a      	lsls	r2, r3, #5
 8010642:	69fb      	ldr	r3, [r7, #28]
 8010644:	4413      	add	r3, r2
 8010646:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801064a:	460a      	mov	r2, r1
 801064c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 801064e:	68bb      	ldr	r3, [r7, #8]
 8010650:	78db      	ldrb	r3, [r3, #3]
 8010652:	2b01      	cmp	r3, #1
 8010654:	d128      	bne.n	80106a8 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8010656:	69fb      	ldr	r3, [r7, #28]
 8010658:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801065c:	689b      	ldr	r3, [r3, #8]
 801065e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010662:	2b00      	cmp	r3, #0
 8010664:	d110      	bne.n	8010688 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8010666:	69bb      	ldr	r3, [r7, #24]
 8010668:	015a      	lsls	r2, r3, #5
 801066a:	69fb      	ldr	r3, [r7, #28]
 801066c:	4413      	add	r3, r2
 801066e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010672:	681b      	ldr	r3, [r3, #0]
 8010674:	69ba      	ldr	r2, [r7, #24]
 8010676:	0151      	lsls	r1, r2, #5
 8010678:	69fa      	ldr	r2, [r7, #28]
 801067a:	440a      	add	r2, r1
 801067c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010680:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8010684:	6013      	str	r3, [r2, #0]
 8010686:	e00f      	b.n	80106a8 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8010688:	69bb      	ldr	r3, [r7, #24]
 801068a:	015a      	lsls	r2, r3, #5
 801068c:	69fb      	ldr	r3, [r7, #28]
 801068e:	4413      	add	r3, r2
 8010690:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010694:	681b      	ldr	r3, [r3, #0]
 8010696:	69ba      	ldr	r2, [r7, #24]
 8010698:	0151      	lsls	r1, r2, #5
 801069a:	69fa      	ldr	r2, [r7, #28]
 801069c:	440a      	add	r2, r1
 801069e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80106a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80106a6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80106a8:	69bb      	ldr	r3, [r7, #24]
 80106aa:	015a      	lsls	r2, r3, #5
 80106ac:	69fb      	ldr	r3, [r7, #28]
 80106ae:	4413      	add	r3, r2
 80106b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80106b4:	681b      	ldr	r3, [r3, #0]
 80106b6:	69ba      	ldr	r2, [r7, #24]
 80106b8:	0151      	lsls	r1, r2, #5
 80106ba:	69fa      	ldr	r2, [r7, #28]
 80106bc:	440a      	add	r2, r1
 80106be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80106c2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80106c6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80106c8:	2300      	movs	r3, #0
}
 80106ca:	4618      	mov	r0, r3
 80106cc:	3720      	adds	r7, #32
 80106ce:	46bd      	mov	sp, r7
 80106d0:	bd80      	pop	{r7, pc}
 80106d2:	bf00      	nop
 80106d4:	1ff80000 	.word	0x1ff80000

080106d8 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80106d8:	b480      	push	{r7}
 80106da:	b087      	sub	sp, #28
 80106dc:	af00      	add	r7, sp, #0
 80106de:	60f8      	str	r0, [r7, #12]
 80106e0:	60b9      	str	r1, [r7, #8]
 80106e2:	4613      	mov	r3, r2
 80106e4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80106e6:	68fb      	ldr	r3, [r7, #12]
 80106e8:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80106ea:	68bb      	ldr	r3, [r7, #8]
 80106ec:	781b      	ldrb	r3, [r3, #0]
 80106ee:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80106f0:	68bb      	ldr	r3, [r7, #8]
 80106f2:	785b      	ldrb	r3, [r3, #1]
 80106f4:	2b01      	cmp	r3, #1
 80106f6:	f040 80cd 	bne.w	8010894 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80106fa:	68bb      	ldr	r3, [r7, #8]
 80106fc:	695b      	ldr	r3, [r3, #20]
 80106fe:	2b00      	cmp	r3, #0
 8010700:	d132      	bne.n	8010768 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8010702:	693b      	ldr	r3, [r7, #16]
 8010704:	015a      	lsls	r2, r3, #5
 8010706:	697b      	ldr	r3, [r7, #20]
 8010708:	4413      	add	r3, r2
 801070a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801070e:	691b      	ldr	r3, [r3, #16]
 8010710:	693a      	ldr	r2, [r7, #16]
 8010712:	0151      	lsls	r1, r2, #5
 8010714:	697a      	ldr	r2, [r7, #20]
 8010716:	440a      	add	r2, r1
 8010718:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801071c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8010720:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8010724:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8010726:	693b      	ldr	r3, [r7, #16]
 8010728:	015a      	lsls	r2, r3, #5
 801072a:	697b      	ldr	r3, [r7, #20]
 801072c:	4413      	add	r3, r2
 801072e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010732:	691b      	ldr	r3, [r3, #16]
 8010734:	693a      	ldr	r2, [r7, #16]
 8010736:	0151      	lsls	r1, r2, #5
 8010738:	697a      	ldr	r2, [r7, #20]
 801073a:	440a      	add	r2, r1
 801073c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010740:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010744:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8010746:	693b      	ldr	r3, [r7, #16]
 8010748:	015a      	lsls	r2, r3, #5
 801074a:	697b      	ldr	r3, [r7, #20]
 801074c:	4413      	add	r3, r2
 801074e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010752:	691b      	ldr	r3, [r3, #16]
 8010754:	693a      	ldr	r2, [r7, #16]
 8010756:	0151      	lsls	r1, r2, #5
 8010758:	697a      	ldr	r2, [r7, #20]
 801075a:	440a      	add	r2, r1
 801075c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010760:	0cdb      	lsrs	r3, r3, #19
 8010762:	04db      	lsls	r3, r3, #19
 8010764:	6113      	str	r3, [r2, #16]
 8010766:	e04e      	b.n	8010806 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8010768:	693b      	ldr	r3, [r7, #16]
 801076a:	015a      	lsls	r2, r3, #5
 801076c:	697b      	ldr	r3, [r7, #20]
 801076e:	4413      	add	r3, r2
 8010770:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010774:	691b      	ldr	r3, [r3, #16]
 8010776:	693a      	ldr	r2, [r7, #16]
 8010778:	0151      	lsls	r1, r2, #5
 801077a:	697a      	ldr	r2, [r7, #20]
 801077c:	440a      	add	r2, r1
 801077e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010782:	0cdb      	lsrs	r3, r3, #19
 8010784:	04db      	lsls	r3, r3, #19
 8010786:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8010788:	693b      	ldr	r3, [r7, #16]
 801078a:	015a      	lsls	r2, r3, #5
 801078c:	697b      	ldr	r3, [r7, #20]
 801078e:	4413      	add	r3, r2
 8010790:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010794:	691b      	ldr	r3, [r3, #16]
 8010796:	693a      	ldr	r2, [r7, #16]
 8010798:	0151      	lsls	r1, r2, #5
 801079a:	697a      	ldr	r2, [r7, #20]
 801079c:	440a      	add	r2, r1
 801079e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80107a2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80107a6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80107aa:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80107ac:	68bb      	ldr	r3, [r7, #8]
 80107ae:	695a      	ldr	r2, [r3, #20]
 80107b0:	68bb      	ldr	r3, [r7, #8]
 80107b2:	689b      	ldr	r3, [r3, #8]
 80107b4:	429a      	cmp	r2, r3
 80107b6:	d903      	bls.n	80107c0 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80107b8:	68bb      	ldr	r3, [r7, #8]
 80107ba:	689a      	ldr	r2, [r3, #8]
 80107bc:	68bb      	ldr	r3, [r7, #8]
 80107be:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80107c0:	693b      	ldr	r3, [r7, #16]
 80107c2:	015a      	lsls	r2, r3, #5
 80107c4:	697b      	ldr	r3, [r7, #20]
 80107c6:	4413      	add	r3, r2
 80107c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80107cc:	691b      	ldr	r3, [r3, #16]
 80107ce:	693a      	ldr	r2, [r7, #16]
 80107d0:	0151      	lsls	r1, r2, #5
 80107d2:	697a      	ldr	r2, [r7, #20]
 80107d4:	440a      	add	r2, r1
 80107d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80107da:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80107de:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80107e0:	693b      	ldr	r3, [r7, #16]
 80107e2:	015a      	lsls	r2, r3, #5
 80107e4:	697b      	ldr	r3, [r7, #20]
 80107e6:	4413      	add	r3, r2
 80107e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80107ec:	691a      	ldr	r2, [r3, #16]
 80107ee:	68bb      	ldr	r3, [r7, #8]
 80107f0:	695b      	ldr	r3, [r3, #20]
 80107f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80107f6:	6939      	ldr	r1, [r7, #16]
 80107f8:	0148      	lsls	r0, r1, #5
 80107fa:	6979      	ldr	r1, [r7, #20]
 80107fc:	4401      	add	r1, r0
 80107fe:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8010802:	4313      	orrs	r3, r2
 8010804:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8010806:	79fb      	ldrb	r3, [r7, #7]
 8010808:	2b01      	cmp	r3, #1
 801080a:	d11e      	bne.n	801084a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 801080c:	68bb      	ldr	r3, [r7, #8]
 801080e:	691b      	ldr	r3, [r3, #16]
 8010810:	2b00      	cmp	r3, #0
 8010812:	d009      	beq.n	8010828 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8010814:	693b      	ldr	r3, [r7, #16]
 8010816:	015a      	lsls	r2, r3, #5
 8010818:	697b      	ldr	r3, [r7, #20]
 801081a:	4413      	add	r3, r2
 801081c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010820:	461a      	mov	r2, r3
 8010822:	68bb      	ldr	r3, [r7, #8]
 8010824:	691b      	ldr	r3, [r3, #16]
 8010826:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8010828:	693b      	ldr	r3, [r7, #16]
 801082a:	015a      	lsls	r2, r3, #5
 801082c:	697b      	ldr	r3, [r7, #20]
 801082e:	4413      	add	r3, r2
 8010830:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010834:	681b      	ldr	r3, [r3, #0]
 8010836:	693a      	ldr	r2, [r7, #16]
 8010838:	0151      	lsls	r1, r2, #5
 801083a:	697a      	ldr	r2, [r7, #20]
 801083c:	440a      	add	r2, r1
 801083e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010842:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010846:	6013      	str	r3, [r2, #0]
 8010848:	e092      	b.n	8010970 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801084a:	693b      	ldr	r3, [r7, #16]
 801084c:	015a      	lsls	r2, r3, #5
 801084e:	697b      	ldr	r3, [r7, #20]
 8010850:	4413      	add	r3, r2
 8010852:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010856:	681b      	ldr	r3, [r3, #0]
 8010858:	693a      	ldr	r2, [r7, #16]
 801085a:	0151      	lsls	r1, r2, #5
 801085c:	697a      	ldr	r2, [r7, #20]
 801085e:	440a      	add	r2, r1
 8010860:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010864:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010868:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 801086a:	68bb      	ldr	r3, [r7, #8]
 801086c:	695b      	ldr	r3, [r3, #20]
 801086e:	2b00      	cmp	r3, #0
 8010870:	d07e      	beq.n	8010970 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8010872:	697b      	ldr	r3, [r7, #20]
 8010874:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010878:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801087a:	68bb      	ldr	r3, [r7, #8]
 801087c:	781b      	ldrb	r3, [r3, #0]
 801087e:	f003 030f 	and.w	r3, r3, #15
 8010882:	2101      	movs	r1, #1
 8010884:	fa01 f303 	lsl.w	r3, r1, r3
 8010888:	6979      	ldr	r1, [r7, #20]
 801088a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801088e:	4313      	orrs	r3, r2
 8010890:	634b      	str	r3, [r1, #52]	; 0x34
 8010892:	e06d      	b.n	8010970 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8010894:	693b      	ldr	r3, [r7, #16]
 8010896:	015a      	lsls	r2, r3, #5
 8010898:	697b      	ldr	r3, [r7, #20]
 801089a:	4413      	add	r3, r2
 801089c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80108a0:	691b      	ldr	r3, [r3, #16]
 80108a2:	693a      	ldr	r2, [r7, #16]
 80108a4:	0151      	lsls	r1, r2, #5
 80108a6:	697a      	ldr	r2, [r7, #20]
 80108a8:	440a      	add	r2, r1
 80108aa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80108ae:	0cdb      	lsrs	r3, r3, #19
 80108b0:	04db      	lsls	r3, r3, #19
 80108b2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80108b4:	693b      	ldr	r3, [r7, #16]
 80108b6:	015a      	lsls	r2, r3, #5
 80108b8:	697b      	ldr	r3, [r7, #20]
 80108ba:	4413      	add	r3, r2
 80108bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80108c0:	691b      	ldr	r3, [r3, #16]
 80108c2:	693a      	ldr	r2, [r7, #16]
 80108c4:	0151      	lsls	r1, r2, #5
 80108c6:	697a      	ldr	r2, [r7, #20]
 80108c8:	440a      	add	r2, r1
 80108ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80108ce:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80108d2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80108d6:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80108d8:	68bb      	ldr	r3, [r7, #8]
 80108da:	695b      	ldr	r3, [r3, #20]
 80108dc:	2b00      	cmp	r3, #0
 80108de:	d003      	beq.n	80108e8 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 80108e0:	68bb      	ldr	r3, [r7, #8]
 80108e2:	689a      	ldr	r2, [r3, #8]
 80108e4:	68bb      	ldr	r3, [r7, #8]
 80108e6:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80108e8:	693b      	ldr	r3, [r7, #16]
 80108ea:	015a      	lsls	r2, r3, #5
 80108ec:	697b      	ldr	r3, [r7, #20]
 80108ee:	4413      	add	r3, r2
 80108f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80108f4:	691b      	ldr	r3, [r3, #16]
 80108f6:	693a      	ldr	r2, [r7, #16]
 80108f8:	0151      	lsls	r1, r2, #5
 80108fa:	697a      	ldr	r2, [r7, #20]
 80108fc:	440a      	add	r2, r1
 80108fe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010902:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010906:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8010908:	693b      	ldr	r3, [r7, #16]
 801090a:	015a      	lsls	r2, r3, #5
 801090c:	697b      	ldr	r3, [r7, #20]
 801090e:	4413      	add	r3, r2
 8010910:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010914:	691a      	ldr	r2, [r3, #16]
 8010916:	68bb      	ldr	r3, [r7, #8]
 8010918:	689b      	ldr	r3, [r3, #8]
 801091a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801091e:	6939      	ldr	r1, [r7, #16]
 8010920:	0148      	lsls	r0, r1, #5
 8010922:	6979      	ldr	r1, [r7, #20]
 8010924:	4401      	add	r1, r0
 8010926:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 801092a:	4313      	orrs	r3, r2
 801092c:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 801092e:	79fb      	ldrb	r3, [r7, #7]
 8010930:	2b01      	cmp	r3, #1
 8010932:	d10d      	bne.n	8010950 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8010934:	68bb      	ldr	r3, [r7, #8]
 8010936:	68db      	ldr	r3, [r3, #12]
 8010938:	2b00      	cmp	r3, #0
 801093a:	d009      	beq.n	8010950 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 801093c:	68bb      	ldr	r3, [r7, #8]
 801093e:	68d9      	ldr	r1, [r3, #12]
 8010940:	693b      	ldr	r3, [r7, #16]
 8010942:	015a      	lsls	r2, r3, #5
 8010944:	697b      	ldr	r3, [r7, #20]
 8010946:	4413      	add	r3, r2
 8010948:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801094c:	460a      	mov	r2, r1
 801094e:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8010950:	693b      	ldr	r3, [r7, #16]
 8010952:	015a      	lsls	r2, r3, #5
 8010954:	697b      	ldr	r3, [r7, #20]
 8010956:	4413      	add	r3, r2
 8010958:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801095c:	681b      	ldr	r3, [r3, #0]
 801095e:	693a      	ldr	r2, [r7, #16]
 8010960:	0151      	lsls	r1, r2, #5
 8010962:	697a      	ldr	r2, [r7, #20]
 8010964:	440a      	add	r2, r1
 8010966:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801096a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 801096e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8010970:	2300      	movs	r3, #0
}
 8010972:	4618      	mov	r0, r3
 8010974:	371c      	adds	r7, #28
 8010976:	46bd      	mov	sp, r7
 8010978:	f85d 7b04 	ldr.w	r7, [sp], #4
 801097c:	4770      	bx	lr

0801097e <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 801097e:	b480      	push	{r7}
 8010980:	b089      	sub	sp, #36	; 0x24
 8010982:	af00      	add	r7, sp, #0
 8010984:	60f8      	str	r0, [r7, #12]
 8010986:	60b9      	str	r1, [r7, #8]
 8010988:	4611      	mov	r1, r2
 801098a:	461a      	mov	r2, r3
 801098c:	460b      	mov	r3, r1
 801098e:	71fb      	strb	r3, [r7, #7]
 8010990:	4613      	mov	r3, r2
 8010992:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010994:	68fb      	ldr	r3, [r7, #12]
 8010996:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8010998:	68bb      	ldr	r3, [r7, #8]
 801099a:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 801099c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80109a0:	2b00      	cmp	r3, #0
 80109a2:	d11a      	bne.n	80109da <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80109a4:	88bb      	ldrh	r3, [r7, #4]
 80109a6:	3303      	adds	r3, #3
 80109a8:	089b      	lsrs	r3, r3, #2
 80109aa:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80109ac:	2300      	movs	r3, #0
 80109ae:	61bb      	str	r3, [r7, #24]
 80109b0:	e00f      	b.n	80109d2 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80109b2:	79fb      	ldrb	r3, [r7, #7]
 80109b4:	031a      	lsls	r2, r3, #12
 80109b6:	697b      	ldr	r3, [r7, #20]
 80109b8:	4413      	add	r3, r2
 80109ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80109be:	461a      	mov	r2, r3
 80109c0:	69fb      	ldr	r3, [r7, #28]
 80109c2:	681b      	ldr	r3, [r3, #0]
 80109c4:	6013      	str	r3, [r2, #0]
      pSrc++;
 80109c6:	69fb      	ldr	r3, [r7, #28]
 80109c8:	3304      	adds	r3, #4
 80109ca:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80109cc:	69bb      	ldr	r3, [r7, #24]
 80109ce:	3301      	adds	r3, #1
 80109d0:	61bb      	str	r3, [r7, #24]
 80109d2:	69ba      	ldr	r2, [r7, #24]
 80109d4:	693b      	ldr	r3, [r7, #16]
 80109d6:	429a      	cmp	r2, r3
 80109d8:	d3eb      	bcc.n	80109b2 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80109da:	2300      	movs	r3, #0
}
 80109dc:	4618      	mov	r0, r3
 80109de:	3724      	adds	r7, #36	; 0x24
 80109e0:	46bd      	mov	sp, r7
 80109e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109e6:	4770      	bx	lr

080109e8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80109e8:	b480      	push	{r7}
 80109ea:	b089      	sub	sp, #36	; 0x24
 80109ec:	af00      	add	r7, sp, #0
 80109ee:	60f8      	str	r0, [r7, #12]
 80109f0:	60b9      	str	r1, [r7, #8]
 80109f2:	4613      	mov	r3, r2
 80109f4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80109f6:	68fb      	ldr	r3, [r7, #12]
 80109f8:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 80109fa:	68bb      	ldr	r3, [r7, #8]
 80109fc:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 80109fe:	88fb      	ldrh	r3, [r7, #6]
 8010a00:	3303      	adds	r3, #3
 8010a02:	089b      	lsrs	r3, r3, #2
 8010a04:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8010a06:	2300      	movs	r3, #0
 8010a08:	61bb      	str	r3, [r7, #24]
 8010a0a:	e00b      	b.n	8010a24 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8010a0c:	697b      	ldr	r3, [r7, #20]
 8010a0e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010a12:	681a      	ldr	r2, [r3, #0]
 8010a14:	69fb      	ldr	r3, [r7, #28]
 8010a16:	601a      	str	r2, [r3, #0]
    pDest++;
 8010a18:	69fb      	ldr	r3, [r7, #28]
 8010a1a:	3304      	adds	r3, #4
 8010a1c:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8010a1e:	69bb      	ldr	r3, [r7, #24]
 8010a20:	3301      	adds	r3, #1
 8010a22:	61bb      	str	r3, [r7, #24]
 8010a24:	69ba      	ldr	r2, [r7, #24]
 8010a26:	693b      	ldr	r3, [r7, #16]
 8010a28:	429a      	cmp	r2, r3
 8010a2a:	d3ef      	bcc.n	8010a0c <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8010a2c:	69fb      	ldr	r3, [r7, #28]
}
 8010a2e:	4618      	mov	r0, r3
 8010a30:	3724      	adds	r7, #36	; 0x24
 8010a32:	46bd      	mov	sp, r7
 8010a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a38:	4770      	bx	lr

08010a3a <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8010a3a:	b480      	push	{r7}
 8010a3c:	b085      	sub	sp, #20
 8010a3e:	af00      	add	r7, sp, #0
 8010a40:	6078      	str	r0, [r7, #4]
 8010a42:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8010a48:	683b      	ldr	r3, [r7, #0]
 8010a4a:	781b      	ldrb	r3, [r3, #0]
 8010a4c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8010a4e:	683b      	ldr	r3, [r7, #0]
 8010a50:	785b      	ldrb	r3, [r3, #1]
 8010a52:	2b01      	cmp	r3, #1
 8010a54:	d12c      	bne.n	8010ab0 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8010a56:	68bb      	ldr	r3, [r7, #8]
 8010a58:	015a      	lsls	r2, r3, #5
 8010a5a:	68fb      	ldr	r3, [r7, #12]
 8010a5c:	4413      	add	r3, r2
 8010a5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010a62:	681b      	ldr	r3, [r3, #0]
 8010a64:	2b00      	cmp	r3, #0
 8010a66:	db12      	blt.n	8010a8e <USB_EPSetStall+0x54>
 8010a68:	68bb      	ldr	r3, [r7, #8]
 8010a6a:	2b00      	cmp	r3, #0
 8010a6c:	d00f      	beq.n	8010a8e <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8010a6e:	68bb      	ldr	r3, [r7, #8]
 8010a70:	015a      	lsls	r2, r3, #5
 8010a72:	68fb      	ldr	r3, [r7, #12]
 8010a74:	4413      	add	r3, r2
 8010a76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010a7a:	681b      	ldr	r3, [r3, #0]
 8010a7c:	68ba      	ldr	r2, [r7, #8]
 8010a7e:	0151      	lsls	r1, r2, #5
 8010a80:	68fa      	ldr	r2, [r7, #12]
 8010a82:	440a      	add	r2, r1
 8010a84:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010a88:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8010a8c:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8010a8e:	68bb      	ldr	r3, [r7, #8]
 8010a90:	015a      	lsls	r2, r3, #5
 8010a92:	68fb      	ldr	r3, [r7, #12]
 8010a94:	4413      	add	r3, r2
 8010a96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010a9a:	681b      	ldr	r3, [r3, #0]
 8010a9c:	68ba      	ldr	r2, [r7, #8]
 8010a9e:	0151      	lsls	r1, r2, #5
 8010aa0:	68fa      	ldr	r2, [r7, #12]
 8010aa2:	440a      	add	r2, r1
 8010aa4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010aa8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8010aac:	6013      	str	r3, [r2, #0]
 8010aae:	e02b      	b.n	8010b08 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8010ab0:	68bb      	ldr	r3, [r7, #8]
 8010ab2:	015a      	lsls	r2, r3, #5
 8010ab4:	68fb      	ldr	r3, [r7, #12]
 8010ab6:	4413      	add	r3, r2
 8010ab8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010abc:	681b      	ldr	r3, [r3, #0]
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	db12      	blt.n	8010ae8 <USB_EPSetStall+0xae>
 8010ac2:	68bb      	ldr	r3, [r7, #8]
 8010ac4:	2b00      	cmp	r3, #0
 8010ac6:	d00f      	beq.n	8010ae8 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8010ac8:	68bb      	ldr	r3, [r7, #8]
 8010aca:	015a      	lsls	r2, r3, #5
 8010acc:	68fb      	ldr	r3, [r7, #12]
 8010ace:	4413      	add	r3, r2
 8010ad0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010ad4:	681b      	ldr	r3, [r3, #0]
 8010ad6:	68ba      	ldr	r2, [r7, #8]
 8010ad8:	0151      	lsls	r1, r2, #5
 8010ada:	68fa      	ldr	r2, [r7, #12]
 8010adc:	440a      	add	r2, r1
 8010ade:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010ae2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8010ae6:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8010ae8:	68bb      	ldr	r3, [r7, #8]
 8010aea:	015a      	lsls	r2, r3, #5
 8010aec:	68fb      	ldr	r3, [r7, #12]
 8010aee:	4413      	add	r3, r2
 8010af0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010af4:	681b      	ldr	r3, [r3, #0]
 8010af6:	68ba      	ldr	r2, [r7, #8]
 8010af8:	0151      	lsls	r1, r2, #5
 8010afa:	68fa      	ldr	r2, [r7, #12]
 8010afc:	440a      	add	r2, r1
 8010afe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010b02:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8010b06:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8010b08:	2300      	movs	r3, #0
}
 8010b0a:	4618      	mov	r0, r3
 8010b0c:	3714      	adds	r7, #20
 8010b0e:	46bd      	mov	sp, r7
 8010b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b14:	4770      	bx	lr

08010b16 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8010b16:	b480      	push	{r7}
 8010b18:	b085      	sub	sp, #20
 8010b1a:	af00      	add	r7, sp, #0
 8010b1c:	6078      	str	r0, [r7, #4]
 8010b1e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8010b24:	683b      	ldr	r3, [r7, #0]
 8010b26:	781b      	ldrb	r3, [r3, #0]
 8010b28:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8010b2a:	683b      	ldr	r3, [r7, #0]
 8010b2c:	785b      	ldrb	r3, [r3, #1]
 8010b2e:	2b01      	cmp	r3, #1
 8010b30:	d128      	bne.n	8010b84 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8010b32:	68bb      	ldr	r3, [r7, #8]
 8010b34:	015a      	lsls	r2, r3, #5
 8010b36:	68fb      	ldr	r3, [r7, #12]
 8010b38:	4413      	add	r3, r2
 8010b3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010b3e:	681b      	ldr	r3, [r3, #0]
 8010b40:	68ba      	ldr	r2, [r7, #8]
 8010b42:	0151      	lsls	r1, r2, #5
 8010b44:	68fa      	ldr	r2, [r7, #12]
 8010b46:	440a      	add	r2, r1
 8010b48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010b4c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8010b50:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8010b52:	683b      	ldr	r3, [r7, #0]
 8010b54:	78db      	ldrb	r3, [r3, #3]
 8010b56:	2b03      	cmp	r3, #3
 8010b58:	d003      	beq.n	8010b62 <USB_EPClearStall+0x4c>
 8010b5a:	683b      	ldr	r3, [r7, #0]
 8010b5c:	78db      	ldrb	r3, [r3, #3]
 8010b5e:	2b02      	cmp	r3, #2
 8010b60:	d138      	bne.n	8010bd4 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8010b62:	68bb      	ldr	r3, [r7, #8]
 8010b64:	015a      	lsls	r2, r3, #5
 8010b66:	68fb      	ldr	r3, [r7, #12]
 8010b68:	4413      	add	r3, r2
 8010b6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010b6e:	681b      	ldr	r3, [r3, #0]
 8010b70:	68ba      	ldr	r2, [r7, #8]
 8010b72:	0151      	lsls	r1, r2, #5
 8010b74:	68fa      	ldr	r2, [r7, #12]
 8010b76:	440a      	add	r2, r1
 8010b78:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010b7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010b80:	6013      	str	r3, [r2, #0]
 8010b82:	e027      	b.n	8010bd4 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8010b84:	68bb      	ldr	r3, [r7, #8]
 8010b86:	015a      	lsls	r2, r3, #5
 8010b88:	68fb      	ldr	r3, [r7, #12]
 8010b8a:	4413      	add	r3, r2
 8010b8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010b90:	681b      	ldr	r3, [r3, #0]
 8010b92:	68ba      	ldr	r2, [r7, #8]
 8010b94:	0151      	lsls	r1, r2, #5
 8010b96:	68fa      	ldr	r2, [r7, #12]
 8010b98:	440a      	add	r2, r1
 8010b9a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010b9e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8010ba2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8010ba4:	683b      	ldr	r3, [r7, #0]
 8010ba6:	78db      	ldrb	r3, [r3, #3]
 8010ba8:	2b03      	cmp	r3, #3
 8010baa:	d003      	beq.n	8010bb4 <USB_EPClearStall+0x9e>
 8010bac:	683b      	ldr	r3, [r7, #0]
 8010bae:	78db      	ldrb	r3, [r3, #3]
 8010bb0:	2b02      	cmp	r3, #2
 8010bb2:	d10f      	bne.n	8010bd4 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8010bb4:	68bb      	ldr	r3, [r7, #8]
 8010bb6:	015a      	lsls	r2, r3, #5
 8010bb8:	68fb      	ldr	r3, [r7, #12]
 8010bba:	4413      	add	r3, r2
 8010bbc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010bc0:	681b      	ldr	r3, [r3, #0]
 8010bc2:	68ba      	ldr	r2, [r7, #8]
 8010bc4:	0151      	lsls	r1, r2, #5
 8010bc6:	68fa      	ldr	r2, [r7, #12]
 8010bc8:	440a      	add	r2, r1
 8010bca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010bce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010bd2:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8010bd4:	2300      	movs	r3, #0
}
 8010bd6:	4618      	mov	r0, r3
 8010bd8:	3714      	adds	r7, #20
 8010bda:	46bd      	mov	sp, r7
 8010bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010be0:	4770      	bx	lr

08010be2 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8010be2:	b480      	push	{r7}
 8010be4:	b085      	sub	sp, #20
 8010be6:	af00      	add	r7, sp, #0
 8010be8:	6078      	str	r0, [r7, #4]
 8010bea:	460b      	mov	r3, r1
 8010bec:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010bee:	687b      	ldr	r3, [r7, #4]
 8010bf0:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8010bf2:	68fb      	ldr	r3, [r7, #12]
 8010bf4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010bf8:	681b      	ldr	r3, [r3, #0]
 8010bfa:	68fa      	ldr	r2, [r7, #12]
 8010bfc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010c00:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8010c04:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8010c06:	68fb      	ldr	r3, [r7, #12]
 8010c08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010c0c:	681a      	ldr	r2, [r3, #0]
 8010c0e:	78fb      	ldrb	r3, [r7, #3]
 8010c10:	011b      	lsls	r3, r3, #4
 8010c12:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8010c16:	68f9      	ldr	r1, [r7, #12]
 8010c18:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8010c1c:	4313      	orrs	r3, r2
 8010c1e:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8010c20:	2300      	movs	r3, #0
}
 8010c22:	4618      	mov	r0, r3
 8010c24:	3714      	adds	r7, #20
 8010c26:	46bd      	mov	sp, r7
 8010c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c2c:	4770      	bx	lr

08010c2e <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8010c2e:	b480      	push	{r7}
 8010c30:	b085      	sub	sp, #20
 8010c32:	af00      	add	r7, sp, #0
 8010c34:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010c36:	687b      	ldr	r3, [r7, #4]
 8010c38:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8010c3a:	68fb      	ldr	r3, [r7, #12]
 8010c3c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8010c40:	681b      	ldr	r3, [r3, #0]
 8010c42:	68fa      	ldr	r2, [r7, #12]
 8010c44:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8010c48:	f023 0303 	bic.w	r3, r3, #3
 8010c4c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8010c4e:	68fb      	ldr	r3, [r7, #12]
 8010c50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010c54:	685b      	ldr	r3, [r3, #4]
 8010c56:	68fa      	ldr	r2, [r7, #12]
 8010c58:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010c5c:	f023 0302 	bic.w	r3, r3, #2
 8010c60:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8010c62:	2300      	movs	r3, #0
}
 8010c64:	4618      	mov	r0, r3
 8010c66:	3714      	adds	r7, #20
 8010c68:	46bd      	mov	sp, r7
 8010c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c6e:	4770      	bx	lr

08010c70 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8010c70:	b480      	push	{r7}
 8010c72:	b085      	sub	sp, #20
 8010c74:	af00      	add	r7, sp, #0
 8010c76:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010c78:	687b      	ldr	r3, [r7, #4]
 8010c7a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8010c7c:	68fb      	ldr	r3, [r7, #12]
 8010c7e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8010c82:	681b      	ldr	r3, [r3, #0]
 8010c84:	68fa      	ldr	r2, [r7, #12]
 8010c86:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8010c8a:	f023 0303 	bic.w	r3, r3, #3
 8010c8e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8010c90:	68fb      	ldr	r3, [r7, #12]
 8010c92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010c96:	685b      	ldr	r3, [r3, #4]
 8010c98:	68fa      	ldr	r2, [r7, #12]
 8010c9a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010c9e:	f043 0302 	orr.w	r3, r3, #2
 8010ca2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8010ca4:	2300      	movs	r3, #0
}
 8010ca6:	4618      	mov	r0, r3
 8010ca8:	3714      	adds	r7, #20
 8010caa:	46bd      	mov	sp, r7
 8010cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cb0:	4770      	bx	lr

08010cb2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8010cb2:	b480      	push	{r7}
 8010cb4:	b085      	sub	sp, #20
 8010cb6:	af00      	add	r7, sp, #0
 8010cb8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8010cba:	687b      	ldr	r3, [r7, #4]
 8010cbc:	695b      	ldr	r3, [r3, #20]
 8010cbe:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8010cc0:	687b      	ldr	r3, [r7, #4]
 8010cc2:	699b      	ldr	r3, [r3, #24]
 8010cc4:	68fa      	ldr	r2, [r7, #12]
 8010cc6:	4013      	ands	r3, r2
 8010cc8:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8010cca:	68fb      	ldr	r3, [r7, #12]
}
 8010ccc:	4618      	mov	r0, r3
 8010cce:	3714      	adds	r7, #20
 8010cd0:	46bd      	mov	sp, r7
 8010cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cd6:	4770      	bx	lr

08010cd8 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8010cd8:	b480      	push	{r7}
 8010cda:	b085      	sub	sp, #20
 8010cdc:	af00      	add	r7, sp, #0
 8010cde:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010ce0:	687b      	ldr	r3, [r7, #4]
 8010ce2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8010ce4:	68fb      	ldr	r3, [r7, #12]
 8010ce6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010cea:	699b      	ldr	r3, [r3, #24]
 8010cec:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8010cee:	68fb      	ldr	r3, [r7, #12]
 8010cf0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010cf4:	69db      	ldr	r3, [r3, #28]
 8010cf6:	68ba      	ldr	r2, [r7, #8]
 8010cf8:	4013      	ands	r3, r2
 8010cfa:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8010cfc:	68bb      	ldr	r3, [r7, #8]
 8010cfe:	0c1b      	lsrs	r3, r3, #16
}
 8010d00:	4618      	mov	r0, r3
 8010d02:	3714      	adds	r7, #20
 8010d04:	46bd      	mov	sp, r7
 8010d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d0a:	4770      	bx	lr

08010d0c <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8010d0c:	b480      	push	{r7}
 8010d0e:	b085      	sub	sp, #20
 8010d10:	af00      	add	r7, sp, #0
 8010d12:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8010d18:	68fb      	ldr	r3, [r7, #12]
 8010d1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010d1e:	699b      	ldr	r3, [r3, #24]
 8010d20:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8010d22:	68fb      	ldr	r3, [r7, #12]
 8010d24:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010d28:	69db      	ldr	r3, [r3, #28]
 8010d2a:	68ba      	ldr	r2, [r7, #8]
 8010d2c:	4013      	ands	r3, r2
 8010d2e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8010d30:	68bb      	ldr	r3, [r7, #8]
 8010d32:	b29b      	uxth	r3, r3
}
 8010d34:	4618      	mov	r0, r3
 8010d36:	3714      	adds	r7, #20
 8010d38:	46bd      	mov	sp, r7
 8010d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d3e:	4770      	bx	lr

08010d40 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8010d40:	b480      	push	{r7}
 8010d42:	b085      	sub	sp, #20
 8010d44:	af00      	add	r7, sp, #0
 8010d46:	6078      	str	r0, [r7, #4]
 8010d48:	460b      	mov	r3, r1
 8010d4a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010d4c:	687b      	ldr	r3, [r7, #4]
 8010d4e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8010d50:	78fb      	ldrb	r3, [r7, #3]
 8010d52:	015a      	lsls	r2, r3, #5
 8010d54:	68fb      	ldr	r3, [r7, #12]
 8010d56:	4413      	add	r3, r2
 8010d58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010d5c:	689b      	ldr	r3, [r3, #8]
 8010d5e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8010d60:	68fb      	ldr	r3, [r7, #12]
 8010d62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010d66:	695b      	ldr	r3, [r3, #20]
 8010d68:	68ba      	ldr	r2, [r7, #8]
 8010d6a:	4013      	ands	r3, r2
 8010d6c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8010d6e:	68bb      	ldr	r3, [r7, #8]
}
 8010d70:	4618      	mov	r0, r3
 8010d72:	3714      	adds	r7, #20
 8010d74:	46bd      	mov	sp, r7
 8010d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d7a:	4770      	bx	lr

08010d7c <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8010d7c:	b480      	push	{r7}
 8010d7e:	b087      	sub	sp, #28
 8010d80:	af00      	add	r7, sp, #0
 8010d82:	6078      	str	r0, [r7, #4]
 8010d84:	460b      	mov	r3, r1
 8010d86:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010d88:	687b      	ldr	r3, [r7, #4]
 8010d8a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8010d8c:	697b      	ldr	r3, [r7, #20]
 8010d8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010d92:	691b      	ldr	r3, [r3, #16]
 8010d94:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8010d96:	697b      	ldr	r3, [r7, #20]
 8010d98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010d9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010d9e:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8010da0:	78fb      	ldrb	r3, [r7, #3]
 8010da2:	f003 030f 	and.w	r3, r3, #15
 8010da6:	68fa      	ldr	r2, [r7, #12]
 8010da8:	fa22 f303 	lsr.w	r3, r2, r3
 8010dac:	01db      	lsls	r3, r3, #7
 8010dae:	b2db      	uxtb	r3, r3
 8010db0:	693a      	ldr	r2, [r7, #16]
 8010db2:	4313      	orrs	r3, r2
 8010db4:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8010db6:	78fb      	ldrb	r3, [r7, #3]
 8010db8:	015a      	lsls	r2, r3, #5
 8010dba:	697b      	ldr	r3, [r7, #20]
 8010dbc:	4413      	add	r3, r2
 8010dbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010dc2:	689b      	ldr	r3, [r3, #8]
 8010dc4:	693a      	ldr	r2, [r7, #16]
 8010dc6:	4013      	ands	r3, r2
 8010dc8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8010dca:	68bb      	ldr	r3, [r7, #8]
}
 8010dcc:	4618      	mov	r0, r3
 8010dce:	371c      	adds	r7, #28
 8010dd0:	46bd      	mov	sp, r7
 8010dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dd6:	4770      	bx	lr

08010dd8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8010dd8:	b480      	push	{r7}
 8010dda:	b083      	sub	sp, #12
 8010ddc:	af00      	add	r7, sp, #0
 8010dde:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	695b      	ldr	r3, [r3, #20]
 8010de4:	f003 0301 	and.w	r3, r3, #1
}
 8010de8:	4618      	mov	r0, r3
 8010dea:	370c      	adds	r7, #12
 8010dec:	46bd      	mov	sp, r7
 8010dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010df2:	4770      	bx	lr

08010df4 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8010df4:	b480      	push	{r7}
 8010df6:	b085      	sub	sp, #20
 8010df8:	af00      	add	r7, sp, #0
 8010dfa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010dfc:	687b      	ldr	r3, [r7, #4]
 8010dfe:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8010e00:	68fb      	ldr	r3, [r7, #12]
 8010e02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010e06:	681b      	ldr	r3, [r3, #0]
 8010e08:	68fa      	ldr	r2, [r7, #12]
 8010e0a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010e0e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8010e12:	f023 0307 	bic.w	r3, r3, #7
 8010e16:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8010e18:	68fb      	ldr	r3, [r7, #12]
 8010e1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010e1e:	685b      	ldr	r3, [r3, #4]
 8010e20:	68fa      	ldr	r2, [r7, #12]
 8010e22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010e26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010e2a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8010e2c:	2300      	movs	r3, #0
}
 8010e2e:	4618      	mov	r0, r3
 8010e30:	3714      	adds	r7, #20
 8010e32:	46bd      	mov	sp, r7
 8010e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e38:	4770      	bx	lr
	...

08010e3c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8010e3c:	b480      	push	{r7}
 8010e3e:	b087      	sub	sp, #28
 8010e40:	af00      	add	r7, sp, #0
 8010e42:	60f8      	str	r0, [r7, #12]
 8010e44:	460b      	mov	r3, r1
 8010e46:	607a      	str	r2, [r7, #4]
 8010e48:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010e4a:	68fb      	ldr	r3, [r7, #12]
 8010e4c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8010e4e:	68fb      	ldr	r3, [r7, #12]
 8010e50:	333c      	adds	r3, #60	; 0x3c
 8010e52:	3304      	adds	r3, #4
 8010e54:	681b      	ldr	r3, [r3, #0]
 8010e56:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8010e58:	693b      	ldr	r3, [r7, #16]
 8010e5a:	4a26      	ldr	r2, [pc, #152]	; (8010ef4 <USB_EP0_OutStart+0xb8>)
 8010e5c:	4293      	cmp	r3, r2
 8010e5e:	d90a      	bls.n	8010e76 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8010e60:	697b      	ldr	r3, [r7, #20]
 8010e62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010e66:	681b      	ldr	r3, [r3, #0]
 8010e68:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8010e6c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8010e70:	d101      	bne.n	8010e76 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8010e72:	2300      	movs	r3, #0
 8010e74:	e037      	b.n	8010ee6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8010e76:	697b      	ldr	r3, [r7, #20]
 8010e78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010e7c:	461a      	mov	r2, r3
 8010e7e:	2300      	movs	r3, #0
 8010e80:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8010e82:	697b      	ldr	r3, [r7, #20]
 8010e84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010e88:	691b      	ldr	r3, [r3, #16]
 8010e8a:	697a      	ldr	r2, [r7, #20]
 8010e8c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010e90:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010e94:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8010e96:	697b      	ldr	r3, [r7, #20]
 8010e98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010e9c:	691b      	ldr	r3, [r3, #16]
 8010e9e:	697a      	ldr	r2, [r7, #20]
 8010ea0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010ea4:	f043 0318 	orr.w	r3, r3, #24
 8010ea8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8010eaa:	697b      	ldr	r3, [r7, #20]
 8010eac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010eb0:	691b      	ldr	r3, [r3, #16]
 8010eb2:	697a      	ldr	r2, [r7, #20]
 8010eb4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010eb8:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8010ebc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8010ebe:	7afb      	ldrb	r3, [r7, #11]
 8010ec0:	2b01      	cmp	r3, #1
 8010ec2:	d10f      	bne.n	8010ee4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8010ec4:	697b      	ldr	r3, [r7, #20]
 8010ec6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010eca:	461a      	mov	r2, r3
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8010ed0:	697b      	ldr	r3, [r7, #20]
 8010ed2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010ed6:	681b      	ldr	r3, [r3, #0]
 8010ed8:	697a      	ldr	r2, [r7, #20]
 8010eda:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010ede:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8010ee2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8010ee4:	2300      	movs	r3, #0
}
 8010ee6:	4618      	mov	r0, r3
 8010ee8:	371c      	adds	r7, #28
 8010eea:	46bd      	mov	sp, r7
 8010eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ef0:	4770      	bx	lr
 8010ef2:	bf00      	nop
 8010ef4:	4f54300a 	.word	0x4f54300a

08010ef8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8010ef8:	b480      	push	{r7}
 8010efa:	b085      	sub	sp, #20
 8010efc:	af00      	add	r7, sp, #0
 8010efe:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8010f00:	2300      	movs	r3, #0
 8010f02:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8010f04:	68fb      	ldr	r3, [r7, #12]
 8010f06:	3301      	adds	r3, #1
 8010f08:	60fb      	str	r3, [r7, #12]
 8010f0a:	68fb      	ldr	r3, [r7, #12]
 8010f0c:	4a13      	ldr	r2, [pc, #76]	; (8010f5c <USB_CoreReset+0x64>)
 8010f0e:	4293      	cmp	r3, r2
 8010f10:	d901      	bls.n	8010f16 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8010f12:	2303      	movs	r3, #3
 8010f14:	e01b      	b.n	8010f4e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010f16:	687b      	ldr	r3, [r7, #4]
 8010f18:	691b      	ldr	r3, [r3, #16]
 8010f1a:	2b00      	cmp	r3, #0
 8010f1c:	daf2      	bge.n	8010f04 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8010f1e:	2300      	movs	r3, #0
 8010f20:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8010f22:	687b      	ldr	r3, [r7, #4]
 8010f24:	691b      	ldr	r3, [r3, #16]
 8010f26:	f043 0201 	orr.w	r2, r3, #1
 8010f2a:	687b      	ldr	r3, [r7, #4]
 8010f2c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8010f2e:	68fb      	ldr	r3, [r7, #12]
 8010f30:	3301      	adds	r3, #1
 8010f32:	60fb      	str	r3, [r7, #12]
 8010f34:	68fb      	ldr	r3, [r7, #12]
 8010f36:	4a09      	ldr	r2, [pc, #36]	; (8010f5c <USB_CoreReset+0x64>)
 8010f38:	4293      	cmp	r3, r2
 8010f3a:	d901      	bls.n	8010f40 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8010f3c:	2303      	movs	r3, #3
 8010f3e:	e006      	b.n	8010f4e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8010f40:	687b      	ldr	r3, [r7, #4]
 8010f42:	691b      	ldr	r3, [r3, #16]
 8010f44:	f003 0301 	and.w	r3, r3, #1
 8010f48:	2b01      	cmp	r3, #1
 8010f4a:	d0f0      	beq.n	8010f2e <USB_CoreReset+0x36>

  return HAL_OK;
 8010f4c:	2300      	movs	r3, #0
}
 8010f4e:	4618      	mov	r0, r3
 8010f50:	3714      	adds	r7, #20
 8010f52:	46bd      	mov	sp, r7
 8010f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f58:	4770      	bx	lr
 8010f5a:	bf00      	nop
 8010f5c:	00030d40 	.word	0x00030d40

08010f60 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010f60:	b580      	push	{r7, lr}
 8010f62:	b084      	sub	sp, #16
 8010f64:	af00      	add	r7, sp, #0
 8010f66:	6078      	str	r0, [r7, #4]
 8010f68:	460b      	mov	r3, r1
 8010f6a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8010f6c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8010f70:	f004 ffcc 	bl	8015f0c <malloc>
 8010f74:	4603      	mov	r3, r0
 8010f76:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8010f78:	68fb      	ldr	r3, [r7, #12]
 8010f7a:	2b00      	cmp	r3, #0
 8010f7c:	d105      	bne.n	8010f8a <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 8010f7e:	687b      	ldr	r3, [r7, #4]
 8010f80:	2200      	movs	r2, #0
 8010f82:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8010f86:	2302      	movs	r3, #2
 8010f88:	e066      	b.n	8011058 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 8010f8a:	687b      	ldr	r3, [r7, #4]
 8010f8c:	68fa      	ldr	r2, [r7, #12]
 8010f8e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010f92:	687b      	ldr	r3, [r7, #4]
 8010f94:	7c1b      	ldrb	r3, [r3, #16]
 8010f96:	2b00      	cmp	r3, #0
 8010f98:	d119      	bne.n	8010fce <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8010f9a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010f9e:	2202      	movs	r2, #2
 8010fa0:	2181      	movs	r1, #129	; 0x81
 8010fa2:	6878      	ldr	r0, [r7, #4]
 8010fa4:	f004 fe39 	bl	8015c1a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8010fa8:	687b      	ldr	r3, [r7, #4]
 8010faa:	2201      	movs	r2, #1
 8010fac:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8010fae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010fb2:	2202      	movs	r2, #2
 8010fb4:	2101      	movs	r1, #1
 8010fb6:	6878      	ldr	r0, [r7, #4]
 8010fb8:	f004 fe2f 	bl	8015c1a <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	2201      	movs	r2, #1
 8010fc0:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	2210      	movs	r2, #16
 8010fc8:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8010fcc:	e016      	b.n	8010ffc <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8010fce:	2340      	movs	r3, #64	; 0x40
 8010fd0:	2202      	movs	r2, #2
 8010fd2:	2181      	movs	r1, #129	; 0x81
 8010fd4:	6878      	ldr	r0, [r7, #4]
 8010fd6:	f004 fe20 	bl	8015c1a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8010fda:	687b      	ldr	r3, [r7, #4]
 8010fdc:	2201      	movs	r2, #1
 8010fde:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8010fe0:	2340      	movs	r3, #64	; 0x40
 8010fe2:	2202      	movs	r2, #2
 8010fe4:	2101      	movs	r1, #1
 8010fe6:	6878      	ldr	r0, [r7, #4]
 8010fe8:	f004 fe17 	bl	8015c1a <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8010fec:	687b      	ldr	r3, [r7, #4]
 8010fee:	2201      	movs	r2, #1
 8010ff0:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8010ff4:	687b      	ldr	r3, [r7, #4]
 8010ff6:	2210      	movs	r2, #16
 8010ff8:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8010ffc:	2308      	movs	r3, #8
 8010ffe:	2203      	movs	r2, #3
 8011000:	2182      	movs	r1, #130	; 0x82
 8011002:	6878      	ldr	r0, [r7, #4]
 8011004:	f004 fe09 	bl	8015c1a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	2201      	movs	r2, #1
 801100c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8011010:	687b      	ldr	r3, [r7, #4]
 8011012:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011016:	681b      	ldr	r3, [r3, #0]
 8011018:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 801101a:	68fb      	ldr	r3, [r7, #12]
 801101c:	2200      	movs	r2, #0
 801101e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8011022:	68fb      	ldr	r3, [r7, #12]
 8011024:	2200      	movs	r2, #0
 8011026:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801102a:	687b      	ldr	r3, [r7, #4]
 801102c:	7c1b      	ldrb	r3, [r3, #16]
 801102e:	2b00      	cmp	r3, #0
 8011030:	d109      	bne.n	8011046 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8011032:	68fb      	ldr	r3, [r7, #12]
 8011034:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011038:	f44f 7300 	mov.w	r3, #512	; 0x200
 801103c:	2101      	movs	r1, #1
 801103e:	6878      	ldr	r0, [r7, #4]
 8011040:	f004 feda 	bl	8015df8 <USBD_LL_PrepareReceive>
 8011044:	e007      	b.n	8011056 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8011046:	68fb      	ldr	r3, [r7, #12]
 8011048:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 801104c:	2340      	movs	r3, #64	; 0x40
 801104e:	2101      	movs	r1, #1
 8011050:	6878      	ldr	r0, [r7, #4]
 8011052:	f004 fed1 	bl	8015df8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8011056:	2300      	movs	r3, #0
}
 8011058:	4618      	mov	r0, r3
 801105a:	3710      	adds	r7, #16
 801105c:	46bd      	mov	sp, r7
 801105e:	bd80      	pop	{r7, pc}

08011060 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011060:	b580      	push	{r7, lr}
 8011062:	b084      	sub	sp, #16
 8011064:	af00      	add	r7, sp, #0
 8011066:	6078      	str	r0, [r7, #4]
 8011068:	460b      	mov	r3, r1
 801106a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 801106c:	2300      	movs	r3, #0
 801106e:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8011070:	2181      	movs	r1, #129	; 0x81
 8011072:	6878      	ldr	r0, [r7, #4]
 8011074:	f004 fdf7 	bl	8015c66 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8011078:	687b      	ldr	r3, [r7, #4]
 801107a:	2200      	movs	r2, #0
 801107c:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 801107e:	2101      	movs	r1, #1
 8011080:	6878      	ldr	r0, [r7, #4]
 8011082:	f004 fdf0 	bl	8015c66 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8011086:	687b      	ldr	r3, [r7, #4]
 8011088:	2200      	movs	r2, #0
 801108a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 801108e:	2182      	movs	r1, #130	; 0x82
 8011090:	6878      	ldr	r0, [r7, #4]
 8011092:	f004 fde8 	bl	8015c66 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8011096:	687b      	ldr	r3, [r7, #4]
 8011098:	2200      	movs	r2, #0
 801109a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 801109e:	687b      	ldr	r3, [r7, #4]
 80110a0:	2200      	movs	r2, #0
 80110a2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80110a6:	687b      	ldr	r3, [r7, #4]
 80110a8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80110ac:	2b00      	cmp	r3, #0
 80110ae:	d00e      	beq.n	80110ce <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80110b0:	687b      	ldr	r3, [r7, #4]
 80110b2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80110b6:	685b      	ldr	r3, [r3, #4]
 80110b8:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80110ba:	687b      	ldr	r3, [r7, #4]
 80110bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80110c0:	4618      	mov	r0, r3
 80110c2:	f004 ff2b 	bl	8015f1c <free>
    pdev->pClassData = NULL;
 80110c6:	687b      	ldr	r3, [r7, #4]
 80110c8:	2200      	movs	r2, #0
 80110ca:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 80110ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80110d0:	4618      	mov	r0, r3
 80110d2:	3710      	adds	r7, #16
 80110d4:	46bd      	mov	sp, r7
 80110d6:	bd80      	pop	{r7, pc}

080110d8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80110d8:	b580      	push	{r7, lr}
 80110da:	b086      	sub	sp, #24
 80110dc:	af00      	add	r7, sp, #0
 80110de:	6078      	str	r0, [r7, #4]
 80110e0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80110e2:	687b      	ldr	r3, [r7, #4]
 80110e4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80110e8:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80110ea:	2300      	movs	r3, #0
 80110ec:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80110ee:	2300      	movs	r3, #0
 80110f0:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 80110f2:	2300      	movs	r3, #0
 80110f4:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80110f6:	683b      	ldr	r3, [r7, #0]
 80110f8:	781b      	ldrb	r3, [r3, #0]
 80110fa:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80110fe:	2b00      	cmp	r3, #0
 8011100:	d03a      	beq.n	8011178 <USBD_CDC_Setup+0xa0>
 8011102:	2b20      	cmp	r3, #32
 8011104:	f040 8097 	bne.w	8011236 <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 8011108:	683b      	ldr	r3, [r7, #0]
 801110a:	88db      	ldrh	r3, [r3, #6]
 801110c:	2b00      	cmp	r3, #0
 801110e:	d029      	beq.n	8011164 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 8011110:	683b      	ldr	r3, [r7, #0]
 8011112:	781b      	ldrb	r3, [r3, #0]
 8011114:	b25b      	sxtb	r3, r3
 8011116:	2b00      	cmp	r3, #0
 8011118:	da11      	bge.n	801113e <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 801111a:	687b      	ldr	r3, [r7, #4]
 801111c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011120:	689b      	ldr	r3, [r3, #8]
 8011122:	683a      	ldr	r2, [r7, #0]
 8011124:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 8011126:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8011128:	683a      	ldr	r2, [r7, #0]
 801112a:	88d2      	ldrh	r2, [r2, #6]
 801112c:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 801112e:	6939      	ldr	r1, [r7, #16]
 8011130:	683b      	ldr	r3, [r7, #0]
 8011132:	88db      	ldrh	r3, [r3, #6]
 8011134:	461a      	mov	r2, r3
 8011136:	6878      	ldr	r0, [r7, #4]
 8011138:	f001 fa9d 	bl	8012676 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 801113c:	e082      	b.n	8011244 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 801113e:	683b      	ldr	r3, [r7, #0]
 8011140:	785a      	ldrb	r2, [r3, #1]
 8011142:	693b      	ldr	r3, [r7, #16]
 8011144:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 8011148:	683b      	ldr	r3, [r7, #0]
 801114a:	88db      	ldrh	r3, [r3, #6]
 801114c:	b2da      	uxtb	r2, r3
 801114e:	693b      	ldr	r3, [r7, #16]
 8011150:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8011154:	6939      	ldr	r1, [r7, #16]
 8011156:	683b      	ldr	r3, [r7, #0]
 8011158:	88db      	ldrh	r3, [r3, #6]
 801115a:	461a      	mov	r2, r3
 801115c:	6878      	ldr	r0, [r7, #4]
 801115e:	f001 fab6 	bl	80126ce <USBD_CtlPrepareRx>
    break;
 8011162:	e06f      	b.n	8011244 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8011164:	687b      	ldr	r3, [r7, #4]
 8011166:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801116a:	689b      	ldr	r3, [r3, #8]
 801116c:	683a      	ldr	r2, [r7, #0]
 801116e:	7850      	ldrb	r0, [r2, #1]
 8011170:	2200      	movs	r2, #0
 8011172:	6839      	ldr	r1, [r7, #0]
 8011174:	4798      	blx	r3
    break;
 8011176:	e065      	b.n	8011244 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8011178:	683b      	ldr	r3, [r7, #0]
 801117a:	785b      	ldrb	r3, [r3, #1]
 801117c:	2b0b      	cmp	r3, #11
 801117e:	d84f      	bhi.n	8011220 <USBD_CDC_Setup+0x148>
 8011180:	a201      	add	r2, pc, #4	; (adr r2, 8011188 <USBD_CDC_Setup+0xb0>)
 8011182:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011186:	bf00      	nop
 8011188:	080111b9 	.word	0x080111b9
 801118c:	0801122f 	.word	0x0801122f
 8011190:	08011221 	.word	0x08011221
 8011194:	08011221 	.word	0x08011221
 8011198:	08011221 	.word	0x08011221
 801119c:	08011221 	.word	0x08011221
 80111a0:	08011221 	.word	0x08011221
 80111a4:	08011221 	.word	0x08011221
 80111a8:	08011221 	.word	0x08011221
 80111ac:	08011221 	.word	0x08011221
 80111b0:	080111e1 	.word	0x080111e1
 80111b4:	08011209 	.word	0x08011209
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80111be:	2b03      	cmp	r3, #3
 80111c0:	d107      	bne.n	80111d2 <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80111c2:	f107 030c 	add.w	r3, r7, #12
 80111c6:	2202      	movs	r2, #2
 80111c8:	4619      	mov	r1, r3
 80111ca:	6878      	ldr	r0, [r7, #4]
 80111cc:	f001 fa53 	bl	8012676 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 80111d0:	e030      	b.n	8011234 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 80111d2:	6839      	ldr	r1, [r7, #0]
 80111d4:	6878      	ldr	r0, [r7, #4]
 80111d6:	f001 f9dd 	bl	8012594 <USBD_CtlError>
        ret = USBD_FAIL;
 80111da:	2303      	movs	r3, #3
 80111dc:	75fb      	strb	r3, [r7, #23]
      break;
 80111de:	e029      	b.n	8011234 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80111e0:	687b      	ldr	r3, [r7, #4]
 80111e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80111e6:	2b03      	cmp	r3, #3
 80111e8:	d107      	bne.n	80111fa <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80111ea:	f107 030f 	add.w	r3, r7, #15
 80111ee:	2201      	movs	r2, #1
 80111f0:	4619      	mov	r1, r3
 80111f2:	6878      	ldr	r0, [r7, #4]
 80111f4:	f001 fa3f 	bl	8012676 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 80111f8:	e01c      	b.n	8011234 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 80111fa:	6839      	ldr	r1, [r7, #0]
 80111fc:	6878      	ldr	r0, [r7, #4]
 80111fe:	f001 f9c9 	bl	8012594 <USBD_CtlError>
        ret = USBD_FAIL;
 8011202:	2303      	movs	r3, #3
 8011204:	75fb      	strb	r3, [r7, #23]
      break;
 8011206:	e015      	b.n	8011234 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8011208:	687b      	ldr	r3, [r7, #4]
 801120a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801120e:	2b03      	cmp	r3, #3
 8011210:	d00f      	beq.n	8011232 <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 8011212:	6839      	ldr	r1, [r7, #0]
 8011214:	6878      	ldr	r0, [r7, #4]
 8011216:	f001 f9bd 	bl	8012594 <USBD_CtlError>
        ret = USBD_FAIL;
 801121a:	2303      	movs	r3, #3
 801121c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 801121e:	e008      	b.n	8011232 <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 8011220:	6839      	ldr	r1, [r7, #0]
 8011222:	6878      	ldr	r0, [r7, #4]
 8011224:	f001 f9b6 	bl	8012594 <USBD_CtlError>
      ret = USBD_FAIL;
 8011228:	2303      	movs	r3, #3
 801122a:	75fb      	strb	r3, [r7, #23]
      break;
 801122c:	e002      	b.n	8011234 <USBD_CDC_Setup+0x15c>
      break;
 801122e:	bf00      	nop
 8011230:	e008      	b.n	8011244 <USBD_CDC_Setup+0x16c>
      break;
 8011232:	bf00      	nop
    }
    break;
 8011234:	e006      	b.n	8011244 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 8011236:	6839      	ldr	r1, [r7, #0]
 8011238:	6878      	ldr	r0, [r7, #4]
 801123a:	f001 f9ab 	bl	8012594 <USBD_CtlError>
    ret = USBD_FAIL;
 801123e:	2303      	movs	r3, #3
 8011240:	75fb      	strb	r3, [r7, #23]
    break;
 8011242:	bf00      	nop
  }

  return (uint8_t)ret;
 8011244:	7dfb      	ldrb	r3, [r7, #23]
}
 8011246:	4618      	mov	r0, r3
 8011248:	3718      	adds	r7, #24
 801124a:	46bd      	mov	sp, r7
 801124c:	bd80      	pop	{r7, pc}
 801124e:	bf00      	nop

08011250 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8011250:	b580      	push	{r7, lr}
 8011252:	b084      	sub	sp, #16
 8011254:	af00      	add	r7, sp, #0
 8011256:	6078      	str	r0, [r7, #4]
 8011258:	460b      	mov	r3, r1
 801125a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 801125c:	687b      	ldr	r3, [r7, #4]
 801125e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011262:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801126a:	2b00      	cmp	r3, #0
 801126c:	d101      	bne.n	8011272 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 801126e:	2303      	movs	r3, #3
 8011270:	e049      	b.n	8011306 <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011272:	687b      	ldr	r3, [r7, #4]
 8011274:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011278:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 801127a:	78fa      	ldrb	r2, [r7, #3]
 801127c:	6879      	ldr	r1, [r7, #4]
 801127e:	4613      	mov	r3, r2
 8011280:	009b      	lsls	r3, r3, #2
 8011282:	4413      	add	r3, r2
 8011284:	009b      	lsls	r3, r3, #2
 8011286:	440b      	add	r3, r1
 8011288:	3318      	adds	r3, #24
 801128a:	681b      	ldr	r3, [r3, #0]
 801128c:	2b00      	cmp	r3, #0
 801128e:	d029      	beq.n	80112e4 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8011290:	78fa      	ldrb	r2, [r7, #3]
 8011292:	6879      	ldr	r1, [r7, #4]
 8011294:	4613      	mov	r3, r2
 8011296:	009b      	lsls	r3, r3, #2
 8011298:	4413      	add	r3, r2
 801129a:	009b      	lsls	r3, r3, #2
 801129c:	440b      	add	r3, r1
 801129e:	3318      	adds	r3, #24
 80112a0:	681a      	ldr	r2, [r3, #0]
 80112a2:	78f9      	ldrb	r1, [r7, #3]
 80112a4:	68f8      	ldr	r0, [r7, #12]
 80112a6:	460b      	mov	r3, r1
 80112a8:	00db      	lsls	r3, r3, #3
 80112aa:	1a5b      	subs	r3, r3, r1
 80112ac:	009b      	lsls	r3, r3, #2
 80112ae:	4403      	add	r3, r0
 80112b0:	3344      	adds	r3, #68	; 0x44
 80112b2:	681b      	ldr	r3, [r3, #0]
 80112b4:	fbb2 f1f3 	udiv	r1, r2, r3
 80112b8:	fb03 f301 	mul.w	r3, r3, r1
 80112bc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80112be:	2b00      	cmp	r3, #0
 80112c0:	d110      	bne.n	80112e4 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80112c2:	78fa      	ldrb	r2, [r7, #3]
 80112c4:	6879      	ldr	r1, [r7, #4]
 80112c6:	4613      	mov	r3, r2
 80112c8:	009b      	lsls	r3, r3, #2
 80112ca:	4413      	add	r3, r2
 80112cc:	009b      	lsls	r3, r3, #2
 80112ce:	440b      	add	r3, r1
 80112d0:	3318      	adds	r3, #24
 80112d2:	2200      	movs	r2, #0
 80112d4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80112d6:	78f9      	ldrb	r1, [r7, #3]
 80112d8:	2300      	movs	r3, #0
 80112da:	2200      	movs	r2, #0
 80112dc:	6878      	ldr	r0, [r7, #4]
 80112de:	f004 fd6a 	bl	8015db6 <USBD_LL_Transmit>
 80112e2:	e00f      	b.n	8011304 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 80112e4:	68bb      	ldr	r3, [r7, #8]
 80112e6:	2200      	movs	r2, #0
 80112e8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80112f2:	691b      	ldr	r3, [r3, #16]
 80112f4:	68ba      	ldr	r2, [r7, #8]
 80112f6:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80112fa:	68ba      	ldr	r2, [r7, #8]
 80112fc:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8011300:	78fa      	ldrb	r2, [r7, #3]
 8011302:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 8011304:	2300      	movs	r3, #0
}
 8011306:	4618      	mov	r0, r3
 8011308:	3710      	adds	r7, #16
 801130a:	46bd      	mov	sp, r7
 801130c:	bd80      	pop	{r7, pc}

0801130e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801130e:	b580      	push	{r7, lr}
 8011310:	b084      	sub	sp, #16
 8011312:	af00      	add	r7, sp, #0
 8011314:	6078      	str	r0, [r7, #4]
 8011316:	460b      	mov	r3, r1
 8011318:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801131a:	687b      	ldr	r3, [r7, #4]
 801131c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011320:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8011322:	687b      	ldr	r3, [r7, #4]
 8011324:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011328:	2b00      	cmp	r3, #0
 801132a:	d101      	bne.n	8011330 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 801132c:	2303      	movs	r3, #3
 801132e:	e015      	b.n	801135c <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8011330:	78fb      	ldrb	r3, [r7, #3]
 8011332:	4619      	mov	r1, r3
 8011334:	6878      	ldr	r0, [r7, #4]
 8011336:	f004 fd80 	bl	8015e3a <USBD_LL_GetRxDataSize>
 801133a:	4602      	mov	r2, r0
 801133c:	68fb      	ldr	r3, [r7, #12]
 801133e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8011342:	687b      	ldr	r3, [r7, #4]
 8011344:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011348:	68db      	ldr	r3, [r3, #12]
 801134a:	68fa      	ldr	r2, [r7, #12]
 801134c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8011350:	68fa      	ldr	r2, [r7, #12]
 8011352:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8011356:	4611      	mov	r1, r2
 8011358:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 801135a:	2300      	movs	r3, #0
}
 801135c:	4618      	mov	r0, r3
 801135e:	3710      	adds	r7, #16
 8011360:	46bd      	mov	sp, r7
 8011362:	bd80      	pop	{r7, pc}

08011364 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8011364:	b580      	push	{r7, lr}
 8011366:	b084      	sub	sp, #16
 8011368:	af00      	add	r7, sp, #0
 801136a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011372:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8011374:	687b      	ldr	r3, [r7, #4]
 8011376:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801137a:	2b00      	cmp	r3, #0
 801137c:	d015      	beq.n	80113aa <USBD_CDC_EP0_RxReady+0x46>
 801137e:	68fb      	ldr	r3, [r7, #12]
 8011380:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8011384:	2bff      	cmp	r3, #255	; 0xff
 8011386:	d010      	beq.n	80113aa <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8011388:	687b      	ldr	r3, [r7, #4]
 801138a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801138e:	689b      	ldr	r3, [r3, #8]
 8011390:	68fa      	ldr	r2, [r7, #12]
 8011392:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8011396:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8011398:	68fa      	ldr	r2, [r7, #12]
 801139a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 801139e:	b292      	uxth	r2, r2
 80113a0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80113a2:	68fb      	ldr	r3, [r7, #12]
 80113a4:	22ff      	movs	r2, #255	; 0xff
 80113a6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 80113aa:	2300      	movs	r3, #0
}
 80113ac:	4618      	mov	r0, r3
 80113ae:	3710      	adds	r7, #16
 80113b0:	46bd      	mov	sp, r7
 80113b2:	bd80      	pop	{r7, pc}

080113b4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80113b4:	b480      	push	{r7}
 80113b6:	b083      	sub	sp, #12
 80113b8:	af00      	add	r7, sp, #0
 80113ba:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 80113bc:	687b      	ldr	r3, [r7, #4]
 80113be:	2243      	movs	r2, #67	; 0x43
 80113c0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 80113c2:	4b03      	ldr	r3, [pc, #12]	; (80113d0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80113c4:	4618      	mov	r0, r3
 80113c6:	370c      	adds	r7, #12
 80113c8:	46bd      	mov	sp, r7
 80113ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ce:	4770      	bx	lr
 80113d0:	200008bc 	.word	0x200008bc

080113d4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80113d4:	b480      	push	{r7}
 80113d6:	b083      	sub	sp, #12
 80113d8:	af00      	add	r7, sp, #0
 80113da:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80113dc:	687b      	ldr	r3, [r7, #4]
 80113de:	2243      	movs	r2, #67	; 0x43
 80113e0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 80113e2:	4b03      	ldr	r3, [pc, #12]	; (80113f0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80113e4:	4618      	mov	r0, r3
 80113e6:	370c      	adds	r7, #12
 80113e8:	46bd      	mov	sp, r7
 80113ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ee:	4770      	bx	lr
 80113f0:	20000878 	.word	0x20000878

080113f4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80113f4:	b480      	push	{r7}
 80113f6:	b083      	sub	sp, #12
 80113f8:	af00      	add	r7, sp, #0
 80113fa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80113fc:	687b      	ldr	r3, [r7, #4]
 80113fe:	2243      	movs	r2, #67	; 0x43
 8011400:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8011402:	4b03      	ldr	r3, [pc, #12]	; (8011410 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8011404:	4618      	mov	r0, r3
 8011406:	370c      	adds	r7, #12
 8011408:	46bd      	mov	sp, r7
 801140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801140e:	4770      	bx	lr
 8011410:	20000900 	.word	0x20000900

08011414 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8011414:	b480      	push	{r7}
 8011416:	b083      	sub	sp, #12
 8011418:	af00      	add	r7, sp, #0
 801141a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 801141c:	687b      	ldr	r3, [r7, #4]
 801141e:	220a      	movs	r2, #10
 8011420:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8011422:	4b03      	ldr	r3, [pc, #12]	; (8011430 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8011424:	4618      	mov	r0, r3
 8011426:	370c      	adds	r7, #12
 8011428:	46bd      	mov	sp, r7
 801142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801142e:	4770      	bx	lr
 8011430:	20000834 	.word	0x20000834

08011434 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8011434:	b480      	push	{r7}
 8011436:	b083      	sub	sp, #12
 8011438:	af00      	add	r7, sp, #0
 801143a:	6078      	str	r0, [r7, #4]
 801143c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 801143e:	683b      	ldr	r3, [r7, #0]
 8011440:	2b00      	cmp	r3, #0
 8011442:	d101      	bne.n	8011448 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8011444:	2303      	movs	r3, #3
 8011446:	e004      	b.n	8011452 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	683a      	ldr	r2, [r7, #0]
 801144c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8011450:	2300      	movs	r3, #0
}
 8011452:	4618      	mov	r0, r3
 8011454:	370c      	adds	r7, #12
 8011456:	46bd      	mov	sp, r7
 8011458:	f85d 7b04 	ldr.w	r7, [sp], #4
 801145c:	4770      	bx	lr

0801145e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 801145e:	b480      	push	{r7}
 8011460:	b087      	sub	sp, #28
 8011462:	af00      	add	r7, sp, #0
 8011464:	60f8      	str	r0, [r7, #12]
 8011466:	60b9      	str	r1, [r7, #8]
 8011468:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801146a:	68fb      	ldr	r3, [r7, #12]
 801146c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011470:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8011472:	697b      	ldr	r3, [r7, #20]
 8011474:	68ba      	ldr	r2, [r7, #8]
 8011476:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 801147a:	697b      	ldr	r3, [r7, #20]
 801147c:	687a      	ldr	r2, [r7, #4]
 801147e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8011482:	2300      	movs	r3, #0
}
 8011484:	4618      	mov	r0, r3
 8011486:	371c      	adds	r7, #28
 8011488:	46bd      	mov	sp, r7
 801148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801148e:	4770      	bx	lr

08011490 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8011490:	b480      	push	{r7}
 8011492:	b085      	sub	sp, #20
 8011494:	af00      	add	r7, sp, #0
 8011496:	6078      	str	r0, [r7, #4]
 8011498:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801149a:	687b      	ldr	r3, [r7, #4]
 801149c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80114a0:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80114a2:	68fb      	ldr	r3, [r7, #12]
 80114a4:	683a      	ldr	r2, [r7, #0]
 80114a6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80114aa:	2300      	movs	r3, #0
}
 80114ac:	4618      	mov	r0, r3
 80114ae:	3714      	adds	r7, #20
 80114b0:	46bd      	mov	sp, r7
 80114b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114b6:	4770      	bx	lr

080114b8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80114b8:	b580      	push	{r7, lr}
 80114ba:	b084      	sub	sp, #16
 80114bc:	af00      	add	r7, sp, #0
 80114be:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80114c0:	687b      	ldr	r3, [r7, #4]
 80114c2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80114c6:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 80114c8:	2301      	movs	r3, #1
 80114ca:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80114d2:	2b00      	cmp	r3, #0
 80114d4:	d101      	bne.n	80114da <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80114d6:	2303      	movs	r3, #3
 80114d8:	e01a      	b.n	8011510 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 80114da:	68bb      	ldr	r3, [r7, #8]
 80114dc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80114e0:	2b00      	cmp	r3, #0
 80114e2:	d114      	bne.n	801150e <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80114e4:	68bb      	ldr	r3, [r7, #8]
 80114e6:	2201      	movs	r2, #1
 80114e8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80114ec:	68bb      	ldr	r3, [r7, #8]
 80114ee:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80114f2:	687b      	ldr	r3, [r7, #4]
 80114f4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 80114f6:	68bb      	ldr	r3, [r7, #8]
 80114f8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80114fc:	68bb      	ldr	r3, [r7, #8]
 80114fe:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8011502:	2181      	movs	r1, #129	; 0x81
 8011504:	6878      	ldr	r0, [r7, #4]
 8011506:	f004 fc56 	bl	8015db6 <USBD_LL_Transmit>

    ret = USBD_OK;
 801150a:	2300      	movs	r3, #0
 801150c:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 801150e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011510:	4618      	mov	r0, r3
 8011512:	3710      	adds	r7, #16
 8011514:	46bd      	mov	sp, r7
 8011516:	bd80      	pop	{r7, pc}

08011518 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8011518:	b580      	push	{r7, lr}
 801151a:	b084      	sub	sp, #16
 801151c:	af00      	add	r7, sp, #0
 801151e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011520:	687b      	ldr	r3, [r7, #4]
 8011522:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011526:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8011528:	687b      	ldr	r3, [r7, #4]
 801152a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801152e:	2b00      	cmp	r3, #0
 8011530:	d101      	bne.n	8011536 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8011532:	2303      	movs	r3, #3
 8011534:	e016      	b.n	8011564 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011536:	687b      	ldr	r3, [r7, #4]
 8011538:	7c1b      	ldrb	r3, [r3, #16]
 801153a:	2b00      	cmp	r3, #0
 801153c:	d109      	bne.n	8011552 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801153e:	68fb      	ldr	r3, [r7, #12]
 8011540:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011544:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011548:	2101      	movs	r1, #1
 801154a:	6878      	ldr	r0, [r7, #4]
 801154c:	f004 fc54 	bl	8015df8 <USBD_LL_PrepareReceive>
 8011550:	e007      	b.n	8011562 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8011552:	68fb      	ldr	r3, [r7, #12]
 8011554:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011558:	2340      	movs	r3, #64	; 0x40
 801155a:	2101      	movs	r1, #1
 801155c:	6878      	ldr	r0, [r7, #4]
 801155e:	f004 fc4b 	bl	8015df8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8011562:	2300      	movs	r3, #0
}
 8011564:	4618      	mov	r0, r3
 8011566:	3710      	adds	r7, #16
 8011568:	46bd      	mov	sp, r7
 801156a:	bd80      	pop	{r7, pc}

0801156c <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 801156c:	b580      	push	{r7, lr}
 801156e:	b086      	sub	sp, #24
 8011570:	af00      	add	r7, sp, #0
 8011572:	60f8      	str	r0, [r7, #12]
 8011574:	60b9      	str	r1, [r7, #8]
 8011576:	4613      	mov	r3, r2
 8011578:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801157a:	68fb      	ldr	r3, [r7, #12]
 801157c:	2b00      	cmp	r3, #0
 801157e:	d101      	bne.n	8011584 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8011580:	2303      	movs	r3, #3
 8011582:	e025      	b.n	80115d0 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 8011584:	68fb      	ldr	r3, [r7, #12]
 8011586:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801158a:	2b00      	cmp	r3, #0
 801158c:	d003      	beq.n	8011596 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 801158e:	68fb      	ldr	r3, [r7, #12]
 8011590:	2200      	movs	r2, #0
 8011592:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 8011596:	68fb      	ldr	r3, [r7, #12]
 8011598:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 801159c:	2b00      	cmp	r3, #0
 801159e:	d003      	beq.n	80115a8 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 80115a0:	68fb      	ldr	r3, [r7, #12]
 80115a2:	2200      	movs	r2, #0
 80115a4:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80115a8:	68bb      	ldr	r3, [r7, #8]
 80115aa:	2b00      	cmp	r3, #0
 80115ac:	d003      	beq.n	80115b6 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 80115ae:	68fb      	ldr	r3, [r7, #12]
 80115b0:	68ba      	ldr	r2, [r7, #8]
 80115b2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80115b6:	68fb      	ldr	r3, [r7, #12]
 80115b8:	2201      	movs	r2, #1
 80115ba:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80115be:	68fb      	ldr	r3, [r7, #12]
 80115c0:	79fa      	ldrb	r2, [r7, #7]
 80115c2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80115c4:	68f8      	ldr	r0, [r7, #12]
 80115c6:	f004 fac1 	bl	8015b4c <USBD_LL_Init>
 80115ca:	4603      	mov	r3, r0
 80115cc:	75fb      	strb	r3, [r7, #23]

  return ret;
 80115ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80115d0:	4618      	mov	r0, r3
 80115d2:	3718      	adds	r7, #24
 80115d4:	46bd      	mov	sp, r7
 80115d6:	bd80      	pop	{r7, pc}

080115d8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80115d8:	b580      	push	{r7, lr}
 80115da:	b084      	sub	sp, #16
 80115dc:	af00      	add	r7, sp, #0
 80115de:	6078      	str	r0, [r7, #4]
 80115e0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80115e2:	2300      	movs	r3, #0
 80115e4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80115e6:	683b      	ldr	r3, [r7, #0]
 80115e8:	2b00      	cmp	r3, #0
 80115ea:	d101      	bne.n	80115f0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 80115ec:	2303      	movs	r3, #3
 80115ee:	e010      	b.n	8011612 <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 80115f0:	687b      	ldr	r3, [r7, #4]
 80115f2:	683a      	ldr	r2, [r7, #0]
 80115f4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 80115f8:	687b      	ldr	r3, [r7, #4]
 80115fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80115fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011600:	f107 020e 	add.w	r2, r7, #14
 8011604:	4610      	mov	r0, r2
 8011606:	4798      	blx	r3
 8011608:	4602      	mov	r2, r0
 801160a:	687b      	ldr	r3, [r7, #4]
 801160c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 8011610:	2300      	movs	r3, #0
}
 8011612:	4618      	mov	r0, r3
 8011614:	3710      	adds	r7, #16
 8011616:	46bd      	mov	sp, r7
 8011618:	bd80      	pop	{r7, pc}

0801161a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 801161a:	b580      	push	{r7, lr}
 801161c:	b082      	sub	sp, #8
 801161e:	af00      	add	r7, sp, #0
 8011620:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8011622:	6878      	ldr	r0, [r7, #4]
 8011624:	f004 fade 	bl	8015be4 <USBD_LL_Start>
 8011628:	4603      	mov	r3, r0
}
 801162a:	4618      	mov	r0, r3
 801162c:	3708      	adds	r7, #8
 801162e:	46bd      	mov	sp, r7
 8011630:	bd80      	pop	{r7, pc}

08011632 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8011632:	b480      	push	{r7}
 8011634:	b083      	sub	sp, #12
 8011636:	af00      	add	r7, sp, #0
 8011638:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801163a:	2300      	movs	r3, #0
}
 801163c:	4618      	mov	r0, r3
 801163e:	370c      	adds	r7, #12
 8011640:	46bd      	mov	sp, r7
 8011642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011646:	4770      	bx	lr

08011648 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011648:	b580      	push	{r7, lr}
 801164a:	b084      	sub	sp, #16
 801164c:	af00      	add	r7, sp, #0
 801164e:	6078      	str	r0, [r7, #4]
 8011650:	460b      	mov	r3, r1
 8011652:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8011654:	2303      	movs	r3, #3
 8011656:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8011658:	687b      	ldr	r3, [r7, #4]
 801165a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801165e:	2b00      	cmp	r3, #0
 8011660:	d009      	beq.n	8011676 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011668:	681b      	ldr	r3, [r3, #0]
 801166a:	78fa      	ldrb	r2, [r7, #3]
 801166c:	4611      	mov	r1, r2
 801166e:	6878      	ldr	r0, [r7, #4]
 8011670:	4798      	blx	r3
 8011672:	4603      	mov	r3, r0
 8011674:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8011676:	7bfb      	ldrb	r3, [r7, #15]
}
 8011678:	4618      	mov	r0, r3
 801167a:	3710      	adds	r7, #16
 801167c:	46bd      	mov	sp, r7
 801167e:	bd80      	pop	{r7, pc}

08011680 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011680:	b580      	push	{r7, lr}
 8011682:	b082      	sub	sp, #8
 8011684:	af00      	add	r7, sp, #0
 8011686:	6078      	str	r0, [r7, #4]
 8011688:	460b      	mov	r3, r1
 801168a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 801168c:	687b      	ldr	r3, [r7, #4]
 801168e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011692:	2b00      	cmp	r3, #0
 8011694:	d007      	beq.n	80116a6 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8011696:	687b      	ldr	r3, [r7, #4]
 8011698:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801169c:	685b      	ldr	r3, [r3, #4]
 801169e:	78fa      	ldrb	r2, [r7, #3]
 80116a0:	4611      	mov	r1, r2
 80116a2:	6878      	ldr	r0, [r7, #4]
 80116a4:	4798      	blx	r3
  }

  return USBD_OK;
 80116a6:	2300      	movs	r3, #0
}
 80116a8:	4618      	mov	r0, r3
 80116aa:	3708      	adds	r7, #8
 80116ac:	46bd      	mov	sp, r7
 80116ae:	bd80      	pop	{r7, pc}

080116b0 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80116b0:	b580      	push	{r7, lr}
 80116b2:	b084      	sub	sp, #16
 80116b4:	af00      	add	r7, sp, #0
 80116b6:	6078      	str	r0, [r7, #4]
 80116b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80116c0:	6839      	ldr	r1, [r7, #0]
 80116c2:	4618      	mov	r0, r3
 80116c4:	f000 ff2c 	bl	8012520 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80116c8:	687b      	ldr	r3, [r7, #4]
 80116ca:	2201      	movs	r2, #1
 80116cc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80116d0:	687b      	ldr	r3, [r7, #4]
 80116d2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80116d6:	461a      	mov	r2, r3
 80116d8:	687b      	ldr	r3, [r7, #4]
 80116da:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80116e4:	f003 031f 	and.w	r3, r3, #31
 80116e8:	2b01      	cmp	r3, #1
 80116ea:	d00e      	beq.n	801170a <USBD_LL_SetupStage+0x5a>
 80116ec:	2b01      	cmp	r3, #1
 80116ee:	d302      	bcc.n	80116f6 <USBD_LL_SetupStage+0x46>
 80116f0:	2b02      	cmp	r3, #2
 80116f2:	d014      	beq.n	801171e <USBD_LL_SetupStage+0x6e>
 80116f4:	e01d      	b.n	8011732 <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80116f6:	687b      	ldr	r3, [r7, #4]
 80116f8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80116fc:	4619      	mov	r1, r3
 80116fe:	6878      	ldr	r0, [r7, #4]
 8011700:	f000 fa18 	bl	8011b34 <USBD_StdDevReq>
 8011704:	4603      	mov	r3, r0
 8011706:	73fb      	strb	r3, [r7, #15]
      break;
 8011708:	e020      	b.n	801174c <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011710:	4619      	mov	r1, r3
 8011712:	6878      	ldr	r0, [r7, #4]
 8011714:	f000 fa7c 	bl	8011c10 <USBD_StdItfReq>
 8011718:	4603      	mov	r3, r0
 801171a:	73fb      	strb	r3, [r7, #15]
      break;
 801171c:	e016      	b.n	801174c <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 801171e:	687b      	ldr	r3, [r7, #4]
 8011720:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011724:	4619      	mov	r1, r3
 8011726:	6878      	ldr	r0, [r7, #4]
 8011728:	f000 fab8 	bl	8011c9c <USBD_StdEPReq>
 801172c:	4603      	mov	r3, r0
 801172e:	73fb      	strb	r3, [r7, #15]
      break;
 8011730:	e00c      	b.n	801174c <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8011738:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 801173c:	b2db      	uxtb	r3, r3
 801173e:	4619      	mov	r1, r3
 8011740:	6878      	ldr	r0, [r7, #4]
 8011742:	f004 faaf 	bl	8015ca4 <USBD_LL_StallEP>
 8011746:	4603      	mov	r3, r0
 8011748:	73fb      	strb	r3, [r7, #15]
      break;
 801174a:	bf00      	nop
  }

  return ret;
 801174c:	7bfb      	ldrb	r3, [r7, #15]
}
 801174e:	4618      	mov	r0, r3
 8011750:	3710      	adds	r7, #16
 8011752:	46bd      	mov	sp, r7
 8011754:	bd80      	pop	{r7, pc}

08011756 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8011756:	b580      	push	{r7, lr}
 8011758:	b086      	sub	sp, #24
 801175a:	af00      	add	r7, sp, #0
 801175c:	60f8      	str	r0, [r7, #12]
 801175e:	460b      	mov	r3, r1
 8011760:	607a      	str	r2, [r7, #4]
 8011762:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8011764:	7afb      	ldrb	r3, [r7, #11]
 8011766:	2b00      	cmp	r3, #0
 8011768:	d137      	bne.n	80117da <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 801176a:	68fb      	ldr	r3, [r7, #12]
 801176c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8011770:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8011772:	68fb      	ldr	r3, [r7, #12]
 8011774:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8011778:	2b03      	cmp	r3, #3
 801177a:	d14a      	bne.n	8011812 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 801177c:	693b      	ldr	r3, [r7, #16]
 801177e:	689a      	ldr	r2, [r3, #8]
 8011780:	693b      	ldr	r3, [r7, #16]
 8011782:	68db      	ldr	r3, [r3, #12]
 8011784:	429a      	cmp	r2, r3
 8011786:	d913      	bls.n	80117b0 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8011788:	693b      	ldr	r3, [r7, #16]
 801178a:	689a      	ldr	r2, [r3, #8]
 801178c:	693b      	ldr	r3, [r7, #16]
 801178e:	68db      	ldr	r3, [r3, #12]
 8011790:	1ad2      	subs	r2, r2, r3
 8011792:	693b      	ldr	r3, [r7, #16]
 8011794:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8011796:	693b      	ldr	r3, [r7, #16]
 8011798:	68da      	ldr	r2, [r3, #12]
 801179a:	693b      	ldr	r3, [r7, #16]
 801179c:	689b      	ldr	r3, [r3, #8]
 801179e:	4293      	cmp	r3, r2
 80117a0:	bf28      	it	cs
 80117a2:	4613      	movcs	r3, r2
 80117a4:	461a      	mov	r2, r3
 80117a6:	6879      	ldr	r1, [r7, #4]
 80117a8:	68f8      	ldr	r0, [r7, #12]
 80117aa:	f000 ffad 	bl	8012708 <USBD_CtlContinueRx>
 80117ae:	e030      	b.n	8011812 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80117b0:	68fb      	ldr	r3, [r7, #12]
 80117b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80117b6:	691b      	ldr	r3, [r3, #16]
 80117b8:	2b00      	cmp	r3, #0
 80117ba:	d00a      	beq.n	80117d2 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80117bc:	68fb      	ldr	r3, [r7, #12]
 80117be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80117c2:	2b03      	cmp	r3, #3
 80117c4:	d105      	bne.n	80117d2 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80117c6:	68fb      	ldr	r3, [r7, #12]
 80117c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80117cc:	691b      	ldr	r3, [r3, #16]
 80117ce:	68f8      	ldr	r0, [r7, #12]
 80117d0:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 80117d2:	68f8      	ldr	r0, [r7, #12]
 80117d4:	f000 ffa9 	bl	801272a <USBD_CtlSendStatus>
 80117d8:	e01b      	b.n	8011812 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80117da:	68fb      	ldr	r3, [r7, #12]
 80117dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80117e0:	699b      	ldr	r3, [r3, #24]
 80117e2:	2b00      	cmp	r3, #0
 80117e4:	d013      	beq.n	801180e <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80117e6:	68fb      	ldr	r3, [r7, #12]
 80117e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80117ec:	2b03      	cmp	r3, #3
 80117ee:	d10e      	bne.n	801180e <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80117f0:	68fb      	ldr	r3, [r7, #12]
 80117f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80117f6:	699b      	ldr	r3, [r3, #24]
 80117f8:	7afa      	ldrb	r2, [r7, #11]
 80117fa:	4611      	mov	r1, r2
 80117fc:	68f8      	ldr	r0, [r7, #12]
 80117fe:	4798      	blx	r3
 8011800:	4603      	mov	r3, r0
 8011802:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8011804:	7dfb      	ldrb	r3, [r7, #23]
 8011806:	2b00      	cmp	r3, #0
 8011808:	d003      	beq.n	8011812 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 801180a:	7dfb      	ldrb	r3, [r7, #23]
 801180c:	e002      	b.n	8011814 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 801180e:	2303      	movs	r3, #3
 8011810:	e000      	b.n	8011814 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 8011812:	2300      	movs	r3, #0
}
 8011814:	4618      	mov	r0, r3
 8011816:	3718      	adds	r7, #24
 8011818:	46bd      	mov	sp, r7
 801181a:	bd80      	pop	{r7, pc}

0801181c <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 801181c:	b580      	push	{r7, lr}
 801181e:	b086      	sub	sp, #24
 8011820:	af00      	add	r7, sp, #0
 8011822:	60f8      	str	r0, [r7, #12]
 8011824:	460b      	mov	r3, r1
 8011826:	607a      	str	r2, [r7, #4]
 8011828:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 801182a:	7afb      	ldrb	r3, [r7, #11]
 801182c:	2b00      	cmp	r3, #0
 801182e:	d16a      	bne.n	8011906 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 8011830:	68fb      	ldr	r3, [r7, #12]
 8011832:	3314      	adds	r3, #20
 8011834:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8011836:	68fb      	ldr	r3, [r7, #12]
 8011838:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 801183c:	2b02      	cmp	r3, #2
 801183e:	d155      	bne.n	80118ec <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 8011840:	693b      	ldr	r3, [r7, #16]
 8011842:	689a      	ldr	r2, [r3, #8]
 8011844:	693b      	ldr	r3, [r7, #16]
 8011846:	68db      	ldr	r3, [r3, #12]
 8011848:	429a      	cmp	r2, r3
 801184a:	d914      	bls.n	8011876 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 801184c:	693b      	ldr	r3, [r7, #16]
 801184e:	689a      	ldr	r2, [r3, #8]
 8011850:	693b      	ldr	r3, [r7, #16]
 8011852:	68db      	ldr	r3, [r3, #12]
 8011854:	1ad2      	subs	r2, r2, r3
 8011856:	693b      	ldr	r3, [r7, #16]
 8011858:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 801185a:	693b      	ldr	r3, [r7, #16]
 801185c:	689b      	ldr	r3, [r3, #8]
 801185e:	461a      	mov	r2, r3
 8011860:	6879      	ldr	r1, [r7, #4]
 8011862:	68f8      	ldr	r0, [r7, #12]
 8011864:	f000 ff22 	bl	80126ac <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011868:	2300      	movs	r3, #0
 801186a:	2200      	movs	r2, #0
 801186c:	2100      	movs	r1, #0
 801186e:	68f8      	ldr	r0, [r7, #12]
 8011870:	f004 fac2 	bl	8015df8 <USBD_LL_PrepareReceive>
 8011874:	e03a      	b.n	80118ec <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8011876:	693b      	ldr	r3, [r7, #16]
 8011878:	68da      	ldr	r2, [r3, #12]
 801187a:	693b      	ldr	r3, [r7, #16]
 801187c:	689b      	ldr	r3, [r3, #8]
 801187e:	429a      	cmp	r2, r3
 8011880:	d11c      	bne.n	80118bc <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8011882:	693b      	ldr	r3, [r7, #16]
 8011884:	685a      	ldr	r2, [r3, #4]
 8011886:	693b      	ldr	r3, [r7, #16]
 8011888:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 801188a:	429a      	cmp	r2, r3
 801188c:	d316      	bcc.n	80118bc <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 801188e:	693b      	ldr	r3, [r7, #16]
 8011890:	685a      	ldr	r2, [r3, #4]
 8011892:	68fb      	ldr	r3, [r7, #12]
 8011894:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8011898:	429a      	cmp	r2, r3
 801189a:	d20f      	bcs.n	80118bc <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801189c:	2200      	movs	r2, #0
 801189e:	2100      	movs	r1, #0
 80118a0:	68f8      	ldr	r0, [r7, #12]
 80118a2:	f000 ff03 	bl	80126ac <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80118a6:	68fb      	ldr	r3, [r7, #12]
 80118a8:	2200      	movs	r2, #0
 80118aa:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80118ae:	2300      	movs	r3, #0
 80118b0:	2200      	movs	r2, #0
 80118b2:	2100      	movs	r1, #0
 80118b4:	68f8      	ldr	r0, [r7, #12]
 80118b6:	f004 fa9f 	bl	8015df8 <USBD_LL_PrepareReceive>
 80118ba:	e017      	b.n	80118ec <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80118bc:	68fb      	ldr	r3, [r7, #12]
 80118be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80118c2:	68db      	ldr	r3, [r3, #12]
 80118c4:	2b00      	cmp	r3, #0
 80118c6:	d00a      	beq.n	80118de <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80118c8:	68fb      	ldr	r3, [r7, #12]
 80118ca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80118ce:	2b03      	cmp	r3, #3
 80118d0:	d105      	bne.n	80118de <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80118d2:	68fb      	ldr	r3, [r7, #12]
 80118d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80118d8:	68db      	ldr	r3, [r3, #12]
 80118da:	68f8      	ldr	r0, [r7, #12]
 80118dc:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80118de:	2180      	movs	r1, #128	; 0x80
 80118e0:	68f8      	ldr	r0, [r7, #12]
 80118e2:	f004 f9df 	bl	8015ca4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80118e6:	68f8      	ldr	r0, [r7, #12]
 80118e8:	f000 ff32 	bl	8012750 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80118ec:	68fb      	ldr	r3, [r7, #12]
 80118ee:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80118f2:	2b01      	cmp	r3, #1
 80118f4:	d123      	bne.n	801193e <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80118f6:	68f8      	ldr	r0, [r7, #12]
 80118f8:	f7ff fe9b 	bl	8011632 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80118fc:	68fb      	ldr	r3, [r7, #12]
 80118fe:	2200      	movs	r2, #0
 8011900:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8011904:	e01b      	b.n	801193e <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8011906:	68fb      	ldr	r3, [r7, #12]
 8011908:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801190c:	695b      	ldr	r3, [r3, #20]
 801190e:	2b00      	cmp	r3, #0
 8011910:	d013      	beq.n	801193a <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8011912:	68fb      	ldr	r3, [r7, #12]
 8011914:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8011918:	2b03      	cmp	r3, #3
 801191a:	d10e      	bne.n	801193a <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 801191c:	68fb      	ldr	r3, [r7, #12]
 801191e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011922:	695b      	ldr	r3, [r3, #20]
 8011924:	7afa      	ldrb	r2, [r7, #11]
 8011926:	4611      	mov	r1, r2
 8011928:	68f8      	ldr	r0, [r7, #12]
 801192a:	4798      	blx	r3
 801192c:	4603      	mov	r3, r0
 801192e:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8011930:	7dfb      	ldrb	r3, [r7, #23]
 8011932:	2b00      	cmp	r3, #0
 8011934:	d003      	beq.n	801193e <USBD_LL_DataInStage+0x122>
    {
      return ret;
 8011936:	7dfb      	ldrb	r3, [r7, #23]
 8011938:	e002      	b.n	8011940 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 801193a:	2303      	movs	r3, #3
 801193c:	e000      	b.n	8011940 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 801193e:	2300      	movs	r3, #0
}
 8011940:	4618      	mov	r0, r3
 8011942:	3718      	adds	r7, #24
 8011944:	46bd      	mov	sp, r7
 8011946:	bd80      	pop	{r7, pc}

08011948 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8011948:	b580      	push	{r7, lr}
 801194a:	b082      	sub	sp, #8
 801194c:	af00      	add	r7, sp, #0
 801194e:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011950:	687b      	ldr	r3, [r7, #4]
 8011952:	2201      	movs	r2, #1
 8011954:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	2200      	movs	r2, #0
 801195c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	2200      	movs	r2, #0
 8011964:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8011966:	687b      	ldr	r3, [r7, #4]
 8011968:	2200      	movs	r2, #0
 801196a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 801196e:	687b      	ldr	r3, [r7, #4]
 8011970:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011974:	2b00      	cmp	r3, #0
 8011976:	d009      	beq.n	801198c <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8011978:	687b      	ldr	r3, [r7, #4]
 801197a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801197e:	685b      	ldr	r3, [r3, #4]
 8011980:	687a      	ldr	r2, [r7, #4]
 8011982:	6852      	ldr	r2, [r2, #4]
 8011984:	b2d2      	uxtb	r2, r2
 8011986:	4611      	mov	r1, r2
 8011988:	6878      	ldr	r0, [r7, #4]
 801198a:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801198c:	2340      	movs	r3, #64	; 0x40
 801198e:	2200      	movs	r2, #0
 8011990:	2100      	movs	r1, #0
 8011992:	6878      	ldr	r0, [r7, #4]
 8011994:	f004 f941 	bl	8015c1a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8011998:	687b      	ldr	r3, [r7, #4]
 801199a:	2201      	movs	r2, #1
 801199c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80119a0:	687b      	ldr	r3, [r7, #4]
 80119a2:	2240      	movs	r2, #64	; 0x40
 80119a4:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80119a8:	2340      	movs	r3, #64	; 0x40
 80119aa:	2200      	movs	r2, #0
 80119ac:	2180      	movs	r1, #128	; 0x80
 80119ae:	6878      	ldr	r0, [r7, #4]
 80119b0:	f004 f933 	bl	8015c1a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80119b4:	687b      	ldr	r3, [r7, #4]
 80119b6:	2201      	movs	r2, #1
 80119b8:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80119ba:	687b      	ldr	r3, [r7, #4]
 80119bc:	2240      	movs	r2, #64	; 0x40
 80119be:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80119c0:	2300      	movs	r3, #0
}
 80119c2:	4618      	mov	r0, r3
 80119c4:	3708      	adds	r7, #8
 80119c6:	46bd      	mov	sp, r7
 80119c8:	bd80      	pop	{r7, pc}

080119ca <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80119ca:	b480      	push	{r7}
 80119cc:	b083      	sub	sp, #12
 80119ce:	af00      	add	r7, sp, #0
 80119d0:	6078      	str	r0, [r7, #4]
 80119d2:	460b      	mov	r3, r1
 80119d4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80119d6:	687b      	ldr	r3, [r7, #4]
 80119d8:	78fa      	ldrb	r2, [r7, #3]
 80119da:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80119dc:	2300      	movs	r3, #0
}
 80119de:	4618      	mov	r0, r3
 80119e0:	370c      	adds	r7, #12
 80119e2:	46bd      	mov	sp, r7
 80119e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119e8:	4770      	bx	lr

080119ea <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80119ea:	b480      	push	{r7}
 80119ec:	b083      	sub	sp, #12
 80119ee:	af00      	add	r7, sp, #0
 80119f0:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80119f8:	687b      	ldr	r3, [r7, #4]
 80119fa:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	2204      	movs	r2, #4
 8011a02:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8011a06:	2300      	movs	r3, #0
}
 8011a08:	4618      	mov	r0, r3
 8011a0a:	370c      	adds	r7, #12
 8011a0c:	46bd      	mov	sp, r7
 8011a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a12:	4770      	bx	lr

08011a14 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8011a14:	b480      	push	{r7}
 8011a16:	b083      	sub	sp, #12
 8011a18:	af00      	add	r7, sp, #0
 8011a1a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8011a1c:	687b      	ldr	r3, [r7, #4]
 8011a1e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011a22:	2b04      	cmp	r3, #4
 8011a24:	d105      	bne.n	8011a32 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8011a2c:	687b      	ldr	r3, [r7, #4]
 8011a2e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8011a32:	2300      	movs	r3, #0
}
 8011a34:	4618      	mov	r0, r3
 8011a36:	370c      	adds	r7, #12
 8011a38:	46bd      	mov	sp, r7
 8011a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a3e:	4770      	bx	lr

08011a40 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8011a40:	b580      	push	{r7, lr}
 8011a42:	b082      	sub	sp, #8
 8011a44:	af00      	add	r7, sp, #0
 8011a46:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011a4e:	2b03      	cmp	r3, #3
 8011a50:	d10b      	bne.n	8011a6a <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8011a52:	687b      	ldr	r3, [r7, #4]
 8011a54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011a58:	69db      	ldr	r3, [r3, #28]
 8011a5a:	2b00      	cmp	r3, #0
 8011a5c:	d005      	beq.n	8011a6a <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8011a5e:	687b      	ldr	r3, [r7, #4]
 8011a60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011a64:	69db      	ldr	r3, [r3, #28]
 8011a66:	6878      	ldr	r0, [r7, #4]
 8011a68:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8011a6a:	2300      	movs	r3, #0
}
 8011a6c:	4618      	mov	r0, r3
 8011a6e:	3708      	adds	r7, #8
 8011a70:	46bd      	mov	sp, r7
 8011a72:	bd80      	pop	{r7, pc}

08011a74 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8011a74:	b480      	push	{r7}
 8011a76:	b083      	sub	sp, #12
 8011a78:	af00      	add	r7, sp, #0
 8011a7a:	6078      	str	r0, [r7, #4]
 8011a7c:	460b      	mov	r3, r1
 8011a7e:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8011a80:	2300      	movs	r3, #0
}
 8011a82:	4618      	mov	r0, r3
 8011a84:	370c      	adds	r7, #12
 8011a86:	46bd      	mov	sp, r7
 8011a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a8c:	4770      	bx	lr

08011a8e <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8011a8e:	b480      	push	{r7}
 8011a90:	b083      	sub	sp, #12
 8011a92:	af00      	add	r7, sp, #0
 8011a94:	6078      	str	r0, [r7, #4]
 8011a96:	460b      	mov	r3, r1
 8011a98:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8011a9a:	2300      	movs	r3, #0
}
 8011a9c:	4618      	mov	r0, r3
 8011a9e:	370c      	adds	r7, #12
 8011aa0:	46bd      	mov	sp, r7
 8011aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aa6:	4770      	bx	lr

08011aa8 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8011aa8:	b480      	push	{r7}
 8011aaa:	b083      	sub	sp, #12
 8011aac:	af00      	add	r7, sp, #0
 8011aae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8011ab0:	2300      	movs	r3, #0
}
 8011ab2:	4618      	mov	r0, r3
 8011ab4:	370c      	adds	r7, #12
 8011ab6:	46bd      	mov	sp, r7
 8011ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011abc:	4770      	bx	lr

08011abe <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8011abe:	b580      	push	{r7, lr}
 8011ac0:	b082      	sub	sp, #8
 8011ac2:	af00      	add	r7, sp, #0
 8011ac4:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011ac6:	687b      	ldr	r3, [r7, #4]
 8011ac8:	2201      	movs	r2, #1
 8011aca:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8011ace:	687b      	ldr	r3, [r7, #4]
 8011ad0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011ad4:	2b00      	cmp	r3, #0
 8011ad6:	d009      	beq.n	8011aec <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8011ad8:	687b      	ldr	r3, [r7, #4]
 8011ada:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011ade:	685b      	ldr	r3, [r3, #4]
 8011ae0:	687a      	ldr	r2, [r7, #4]
 8011ae2:	6852      	ldr	r2, [r2, #4]
 8011ae4:	b2d2      	uxtb	r2, r2
 8011ae6:	4611      	mov	r1, r2
 8011ae8:	6878      	ldr	r0, [r7, #4]
 8011aea:	4798      	blx	r3
  }

  return USBD_OK;
 8011aec:	2300      	movs	r3, #0
}
 8011aee:	4618      	mov	r0, r3
 8011af0:	3708      	adds	r7, #8
 8011af2:	46bd      	mov	sp, r7
 8011af4:	bd80      	pop	{r7, pc}

08011af6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8011af6:	b480      	push	{r7}
 8011af8:	b087      	sub	sp, #28
 8011afa:	af00      	add	r7, sp, #0
 8011afc:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8011afe:	687b      	ldr	r3, [r7, #4]
 8011b00:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8011b02:	697b      	ldr	r3, [r7, #20]
 8011b04:	781b      	ldrb	r3, [r3, #0]
 8011b06:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8011b08:	697b      	ldr	r3, [r7, #20]
 8011b0a:	3301      	adds	r3, #1
 8011b0c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8011b0e:	697b      	ldr	r3, [r7, #20]
 8011b10:	781b      	ldrb	r3, [r3, #0]
 8011b12:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8011b14:	8a3b      	ldrh	r3, [r7, #16]
 8011b16:	021b      	lsls	r3, r3, #8
 8011b18:	b21a      	sxth	r2, r3
 8011b1a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8011b1e:	4313      	orrs	r3, r2
 8011b20:	b21b      	sxth	r3, r3
 8011b22:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8011b24:	89fb      	ldrh	r3, [r7, #14]
}
 8011b26:	4618      	mov	r0, r3
 8011b28:	371c      	adds	r7, #28
 8011b2a:	46bd      	mov	sp, r7
 8011b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b30:	4770      	bx	lr
	...

08011b34 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011b34:	b580      	push	{r7, lr}
 8011b36:	b084      	sub	sp, #16
 8011b38:	af00      	add	r7, sp, #0
 8011b3a:	6078      	str	r0, [r7, #4]
 8011b3c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011b3e:	2300      	movs	r3, #0
 8011b40:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011b42:	683b      	ldr	r3, [r7, #0]
 8011b44:	781b      	ldrb	r3, [r3, #0]
 8011b46:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011b4a:	2b20      	cmp	r3, #32
 8011b4c:	d004      	beq.n	8011b58 <USBD_StdDevReq+0x24>
 8011b4e:	2b40      	cmp	r3, #64	; 0x40
 8011b50:	d002      	beq.n	8011b58 <USBD_StdDevReq+0x24>
 8011b52:	2b00      	cmp	r3, #0
 8011b54:	d00a      	beq.n	8011b6c <USBD_StdDevReq+0x38>
 8011b56:	e050      	b.n	8011bfa <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011b58:	687b      	ldr	r3, [r7, #4]
 8011b5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011b5e:	689b      	ldr	r3, [r3, #8]
 8011b60:	6839      	ldr	r1, [r7, #0]
 8011b62:	6878      	ldr	r0, [r7, #4]
 8011b64:	4798      	blx	r3
 8011b66:	4603      	mov	r3, r0
 8011b68:	73fb      	strb	r3, [r7, #15]
    break;
 8011b6a:	e04b      	b.n	8011c04 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8011b6c:	683b      	ldr	r3, [r7, #0]
 8011b6e:	785b      	ldrb	r3, [r3, #1]
 8011b70:	2b09      	cmp	r3, #9
 8011b72:	d83c      	bhi.n	8011bee <USBD_StdDevReq+0xba>
 8011b74:	a201      	add	r2, pc, #4	; (adr r2, 8011b7c <USBD_StdDevReq+0x48>)
 8011b76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011b7a:	bf00      	nop
 8011b7c:	08011bd1 	.word	0x08011bd1
 8011b80:	08011be5 	.word	0x08011be5
 8011b84:	08011bef 	.word	0x08011bef
 8011b88:	08011bdb 	.word	0x08011bdb
 8011b8c:	08011bef 	.word	0x08011bef
 8011b90:	08011baf 	.word	0x08011baf
 8011b94:	08011ba5 	.word	0x08011ba5
 8011b98:	08011bef 	.word	0x08011bef
 8011b9c:	08011bc7 	.word	0x08011bc7
 8011ba0:	08011bb9 	.word	0x08011bb9
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 8011ba4:	6839      	ldr	r1, [r7, #0]
 8011ba6:	6878      	ldr	r0, [r7, #4]
 8011ba8:	f000 f9ce 	bl	8011f48 <USBD_GetDescriptor>
      break;
 8011bac:	e024      	b.n	8011bf8 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 8011bae:	6839      	ldr	r1, [r7, #0]
 8011bb0:	6878      	ldr	r0, [r7, #4]
 8011bb2:	f000 fb33 	bl	801221c <USBD_SetAddress>
      break;
 8011bb6:	e01f      	b.n	8011bf8 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 8011bb8:	6839      	ldr	r1, [r7, #0]
 8011bba:	6878      	ldr	r0, [r7, #4]
 8011bbc:	f000 fb70 	bl	80122a0 <USBD_SetConfig>
 8011bc0:	4603      	mov	r3, r0
 8011bc2:	73fb      	strb	r3, [r7, #15]
      break;
 8011bc4:	e018      	b.n	8011bf8 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 8011bc6:	6839      	ldr	r1, [r7, #0]
 8011bc8:	6878      	ldr	r0, [r7, #4]
 8011bca:	f000 fc0d 	bl	80123e8 <USBD_GetConfig>
      break;
 8011bce:	e013      	b.n	8011bf8 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 8011bd0:	6839      	ldr	r1, [r7, #0]
 8011bd2:	6878      	ldr	r0, [r7, #4]
 8011bd4:	f000 fc3c 	bl	8012450 <USBD_GetStatus>
      break;
 8011bd8:	e00e      	b.n	8011bf8 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 8011bda:	6839      	ldr	r1, [r7, #0]
 8011bdc:	6878      	ldr	r0, [r7, #4]
 8011bde:	f000 fc6a 	bl	80124b6 <USBD_SetFeature>
      break;
 8011be2:	e009      	b.n	8011bf8 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 8011be4:	6839      	ldr	r1, [r7, #0]
 8011be6:	6878      	ldr	r0, [r7, #4]
 8011be8:	f000 fc79 	bl	80124de <USBD_ClrFeature>
      break;
 8011bec:	e004      	b.n	8011bf8 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 8011bee:	6839      	ldr	r1, [r7, #0]
 8011bf0:	6878      	ldr	r0, [r7, #4]
 8011bf2:	f000 fccf 	bl	8012594 <USBD_CtlError>
      break;
 8011bf6:	bf00      	nop
    }
    break;
 8011bf8:	e004      	b.n	8011c04 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 8011bfa:	6839      	ldr	r1, [r7, #0]
 8011bfc:	6878      	ldr	r0, [r7, #4]
 8011bfe:	f000 fcc9 	bl	8012594 <USBD_CtlError>
    break;
 8011c02:	bf00      	nop
  }

  return ret;
 8011c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8011c06:	4618      	mov	r0, r3
 8011c08:	3710      	adds	r7, #16
 8011c0a:	46bd      	mov	sp, r7
 8011c0c:	bd80      	pop	{r7, pc}
 8011c0e:	bf00      	nop

08011c10 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011c10:	b580      	push	{r7, lr}
 8011c12:	b084      	sub	sp, #16
 8011c14:	af00      	add	r7, sp, #0
 8011c16:	6078      	str	r0, [r7, #4]
 8011c18:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011c1a:	2300      	movs	r3, #0
 8011c1c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011c1e:	683b      	ldr	r3, [r7, #0]
 8011c20:	781b      	ldrb	r3, [r3, #0]
 8011c22:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011c26:	2b20      	cmp	r3, #32
 8011c28:	d003      	beq.n	8011c32 <USBD_StdItfReq+0x22>
 8011c2a:	2b40      	cmp	r3, #64	; 0x40
 8011c2c:	d001      	beq.n	8011c32 <USBD_StdItfReq+0x22>
 8011c2e:	2b00      	cmp	r3, #0
 8011c30:	d12a      	bne.n	8011c88 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 8011c32:	687b      	ldr	r3, [r7, #4]
 8011c34:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011c38:	3b01      	subs	r3, #1
 8011c3a:	2b02      	cmp	r3, #2
 8011c3c:	d81d      	bhi.n	8011c7a <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8011c3e:	683b      	ldr	r3, [r7, #0]
 8011c40:	889b      	ldrh	r3, [r3, #4]
 8011c42:	b2db      	uxtb	r3, r3
 8011c44:	2b01      	cmp	r3, #1
 8011c46:	d813      	bhi.n	8011c70 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011c48:	687b      	ldr	r3, [r7, #4]
 8011c4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011c4e:	689b      	ldr	r3, [r3, #8]
 8011c50:	6839      	ldr	r1, [r7, #0]
 8011c52:	6878      	ldr	r0, [r7, #4]
 8011c54:	4798      	blx	r3
 8011c56:	4603      	mov	r3, r0
 8011c58:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 8011c5a:	683b      	ldr	r3, [r7, #0]
 8011c5c:	88db      	ldrh	r3, [r3, #6]
 8011c5e:	2b00      	cmp	r3, #0
 8011c60:	d110      	bne.n	8011c84 <USBD_StdItfReq+0x74>
 8011c62:	7bfb      	ldrb	r3, [r7, #15]
 8011c64:	2b00      	cmp	r3, #0
 8011c66:	d10d      	bne.n	8011c84 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 8011c68:	6878      	ldr	r0, [r7, #4]
 8011c6a:	f000 fd5e 	bl	801272a <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 8011c6e:	e009      	b.n	8011c84 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 8011c70:	6839      	ldr	r1, [r7, #0]
 8011c72:	6878      	ldr	r0, [r7, #4]
 8011c74:	f000 fc8e 	bl	8012594 <USBD_CtlError>
      break;
 8011c78:	e004      	b.n	8011c84 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 8011c7a:	6839      	ldr	r1, [r7, #0]
 8011c7c:	6878      	ldr	r0, [r7, #4]
 8011c7e:	f000 fc89 	bl	8012594 <USBD_CtlError>
      break;
 8011c82:	e000      	b.n	8011c86 <USBD_StdItfReq+0x76>
      break;
 8011c84:	bf00      	nop
    }
    break;
 8011c86:	e004      	b.n	8011c92 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 8011c88:	6839      	ldr	r1, [r7, #0]
 8011c8a:	6878      	ldr	r0, [r7, #4]
 8011c8c:	f000 fc82 	bl	8012594 <USBD_CtlError>
    break;
 8011c90:	bf00      	nop
  }

  return ret;
 8011c92:	7bfb      	ldrb	r3, [r7, #15]
}
 8011c94:	4618      	mov	r0, r3
 8011c96:	3710      	adds	r7, #16
 8011c98:	46bd      	mov	sp, r7
 8011c9a:	bd80      	pop	{r7, pc}

08011c9c <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011c9c:	b580      	push	{r7, lr}
 8011c9e:	b084      	sub	sp, #16
 8011ca0:	af00      	add	r7, sp, #0
 8011ca2:	6078      	str	r0, [r7, #4]
 8011ca4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8011ca6:	2300      	movs	r3, #0
 8011ca8:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8011caa:	683b      	ldr	r3, [r7, #0]
 8011cac:	889b      	ldrh	r3, [r3, #4]
 8011cae:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011cb0:	683b      	ldr	r3, [r7, #0]
 8011cb2:	781b      	ldrb	r3, [r3, #0]
 8011cb4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011cb8:	2b20      	cmp	r3, #32
 8011cba:	d004      	beq.n	8011cc6 <USBD_StdEPReq+0x2a>
 8011cbc:	2b40      	cmp	r3, #64	; 0x40
 8011cbe:	d002      	beq.n	8011cc6 <USBD_StdEPReq+0x2a>
 8011cc0:	2b00      	cmp	r3, #0
 8011cc2:	d00a      	beq.n	8011cda <USBD_StdEPReq+0x3e>
 8011cc4:	e135      	b.n	8011f32 <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011ccc:	689b      	ldr	r3, [r3, #8]
 8011cce:	6839      	ldr	r1, [r7, #0]
 8011cd0:	6878      	ldr	r0, [r7, #4]
 8011cd2:	4798      	blx	r3
 8011cd4:	4603      	mov	r3, r0
 8011cd6:	73fb      	strb	r3, [r7, #15]
    break;
 8011cd8:	e130      	b.n	8011f3c <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8011cda:	683b      	ldr	r3, [r7, #0]
 8011cdc:	785b      	ldrb	r3, [r3, #1]
 8011cde:	2b01      	cmp	r3, #1
 8011ce0:	d03e      	beq.n	8011d60 <USBD_StdEPReq+0xc4>
 8011ce2:	2b03      	cmp	r3, #3
 8011ce4:	d002      	beq.n	8011cec <USBD_StdEPReq+0x50>
 8011ce6:	2b00      	cmp	r3, #0
 8011ce8:	d077      	beq.n	8011dda <USBD_StdEPReq+0x13e>
 8011cea:	e11c      	b.n	8011f26 <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 8011cec:	687b      	ldr	r3, [r7, #4]
 8011cee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011cf2:	2b02      	cmp	r3, #2
 8011cf4:	d002      	beq.n	8011cfc <USBD_StdEPReq+0x60>
 8011cf6:	2b03      	cmp	r3, #3
 8011cf8:	d015      	beq.n	8011d26 <USBD_StdEPReq+0x8a>
 8011cfa:	e02b      	b.n	8011d54 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011cfc:	7bbb      	ldrb	r3, [r7, #14]
 8011cfe:	2b00      	cmp	r3, #0
 8011d00:	d00c      	beq.n	8011d1c <USBD_StdEPReq+0x80>
 8011d02:	7bbb      	ldrb	r3, [r7, #14]
 8011d04:	2b80      	cmp	r3, #128	; 0x80
 8011d06:	d009      	beq.n	8011d1c <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8011d08:	7bbb      	ldrb	r3, [r7, #14]
 8011d0a:	4619      	mov	r1, r3
 8011d0c:	6878      	ldr	r0, [r7, #4]
 8011d0e:	f003 ffc9 	bl	8015ca4 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8011d12:	2180      	movs	r1, #128	; 0x80
 8011d14:	6878      	ldr	r0, [r7, #4]
 8011d16:	f003 ffc5 	bl	8015ca4 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8011d1a:	e020      	b.n	8011d5e <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 8011d1c:	6839      	ldr	r1, [r7, #0]
 8011d1e:	6878      	ldr	r0, [r7, #4]
 8011d20:	f000 fc38 	bl	8012594 <USBD_CtlError>
        break;
 8011d24:	e01b      	b.n	8011d5e <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8011d26:	683b      	ldr	r3, [r7, #0]
 8011d28:	885b      	ldrh	r3, [r3, #2]
 8011d2a:	2b00      	cmp	r3, #0
 8011d2c:	d10e      	bne.n	8011d4c <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8011d2e:	7bbb      	ldrb	r3, [r7, #14]
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	d00b      	beq.n	8011d4c <USBD_StdEPReq+0xb0>
 8011d34:	7bbb      	ldrb	r3, [r7, #14]
 8011d36:	2b80      	cmp	r3, #128	; 0x80
 8011d38:	d008      	beq.n	8011d4c <USBD_StdEPReq+0xb0>
 8011d3a:	683b      	ldr	r3, [r7, #0]
 8011d3c:	88db      	ldrh	r3, [r3, #6]
 8011d3e:	2b00      	cmp	r3, #0
 8011d40:	d104      	bne.n	8011d4c <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 8011d42:	7bbb      	ldrb	r3, [r7, #14]
 8011d44:	4619      	mov	r1, r3
 8011d46:	6878      	ldr	r0, [r7, #4]
 8011d48:	f003 ffac 	bl	8015ca4 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 8011d4c:	6878      	ldr	r0, [r7, #4]
 8011d4e:	f000 fcec 	bl	801272a <USBD_CtlSendStatus>

        break;
 8011d52:	e004      	b.n	8011d5e <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 8011d54:	6839      	ldr	r1, [r7, #0]
 8011d56:	6878      	ldr	r0, [r7, #4]
 8011d58:	f000 fc1c 	bl	8012594 <USBD_CtlError>
        break;
 8011d5c:	bf00      	nop
      }
      break;
 8011d5e:	e0e7      	b.n	8011f30 <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 8011d60:	687b      	ldr	r3, [r7, #4]
 8011d62:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011d66:	2b02      	cmp	r3, #2
 8011d68:	d002      	beq.n	8011d70 <USBD_StdEPReq+0xd4>
 8011d6a:	2b03      	cmp	r3, #3
 8011d6c:	d015      	beq.n	8011d9a <USBD_StdEPReq+0xfe>
 8011d6e:	e02d      	b.n	8011dcc <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011d70:	7bbb      	ldrb	r3, [r7, #14]
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	d00c      	beq.n	8011d90 <USBD_StdEPReq+0xf4>
 8011d76:	7bbb      	ldrb	r3, [r7, #14]
 8011d78:	2b80      	cmp	r3, #128	; 0x80
 8011d7a:	d009      	beq.n	8011d90 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8011d7c:	7bbb      	ldrb	r3, [r7, #14]
 8011d7e:	4619      	mov	r1, r3
 8011d80:	6878      	ldr	r0, [r7, #4]
 8011d82:	f003 ff8f 	bl	8015ca4 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8011d86:	2180      	movs	r1, #128	; 0x80
 8011d88:	6878      	ldr	r0, [r7, #4]
 8011d8a:	f003 ff8b 	bl	8015ca4 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8011d8e:	e023      	b.n	8011dd8 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 8011d90:	6839      	ldr	r1, [r7, #0]
 8011d92:	6878      	ldr	r0, [r7, #4]
 8011d94:	f000 fbfe 	bl	8012594 <USBD_CtlError>
        break;
 8011d98:	e01e      	b.n	8011dd8 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8011d9a:	683b      	ldr	r3, [r7, #0]
 8011d9c:	885b      	ldrh	r3, [r3, #2]
 8011d9e:	2b00      	cmp	r3, #0
 8011da0:	d119      	bne.n	8011dd6 <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8011da2:	7bbb      	ldrb	r3, [r7, #14]
 8011da4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011da8:	2b00      	cmp	r3, #0
 8011daa:	d004      	beq.n	8011db6 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8011dac:	7bbb      	ldrb	r3, [r7, #14]
 8011dae:	4619      	mov	r1, r3
 8011db0:	6878      	ldr	r0, [r7, #4]
 8011db2:	f003 ff96 	bl	8015ce2 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 8011db6:	6878      	ldr	r0, [r7, #4]
 8011db8:	f000 fcb7 	bl	801272a <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011dbc:	687b      	ldr	r3, [r7, #4]
 8011dbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011dc2:	689b      	ldr	r3, [r3, #8]
 8011dc4:	6839      	ldr	r1, [r7, #0]
 8011dc6:	6878      	ldr	r0, [r7, #4]
 8011dc8:	4798      	blx	r3
        }
        break;
 8011dca:	e004      	b.n	8011dd6 <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 8011dcc:	6839      	ldr	r1, [r7, #0]
 8011dce:	6878      	ldr	r0, [r7, #4]
 8011dd0:	f000 fbe0 	bl	8012594 <USBD_CtlError>
        break;
 8011dd4:	e000      	b.n	8011dd8 <USBD_StdEPReq+0x13c>
        break;
 8011dd6:	bf00      	nop
      }
      break;
 8011dd8:	e0aa      	b.n	8011f30 <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 8011dda:	687b      	ldr	r3, [r7, #4]
 8011ddc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011de0:	2b02      	cmp	r3, #2
 8011de2:	d002      	beq.n	8011dea <USBD_StdEPReq+0x14e>
 8011de4:	2b03      	cmp	r3, #3
 8011de6:	d032      	beq.n	8011e4e <USBD_StdEPReq+0x1b2>
 8011de8:	e097      	b.n	8011f1a <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011dea:	7bbb      	ldrb	r3, [r7, #14]
 8011dec:	2b00      	cmp	r3, #0
 8011dee:	d007      	beq.n	8011e00 <USBD_StdEPReq+0x164>
 8011df0:	7bbb      	ldrb	r3, [r7, #14]
 8011df2:	2b80      	cmp	r3, #128	; 0x80
 8011df4:	d004      	beq.n	8011e00 <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 8011df6:	6839      	ldr	r1, [r7, #0]
 8011df8:	6878      	ldr	r0, [r7, #4]
 8011dfa:	f000 fbcb 	bl	8012594 <USBD_CtlError>
          break;
 8011dfe:	e091      	b.n	8011f24 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011e00:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011e04:	2b00      	cmp	r3, #0
 8011e06:	da0b      	bge.n	8011e20 <USBD_StdEPReq+0x184>
 8011e08:	7bbb      	ldrb	r3, [r7, #14]
 8011e0a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011e0e:	4613      	mov	r3, r2
 8011e10:	009b      	lsls	r3, r3, #2
 8011e12:	4413      	add	r3, r2
 8011e14:	009b      	lsls	r3, r3, #2
 8011e16:	3310      	adds	r3, #16
 8011e18:	687a      	ldr	r2, [r7, #4]
 8011e1a:	4413      	add	r3, r2
 8011e1c:	3304      	adds	r3, #4
 8011e1e:	e00b      	b.n	8011e38 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8011e20:	7bbb      	ldrb	r3, [r7, #14]
 8011e22:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011e26:	4613      	mov	r3, r2
 8011e28:	009b      	lsls	r3, r3, #2
 8011e2a:	4413      	add	r3, r2
 8011e2c:	009b      	lsls	r3, r3, #2
 8011e2e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8011e32:	687a      	ldr	r2, [r7, #4]
 8011e34:	4413      	add	r3, r2
 8011e36:	3304      	adds	r3, #4
 8011e38:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 8011e3a:	68bb      	ldr	r3, [r7, #8]
 8011e3c:	2200      	movs	r2, #0
 8011e3e:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8011e40:	68bb      	ldr	r3, [r7, #8]
 8011e42:	2202      	movs	r2, #2
 8011e44:	4619      	mov	r1, r3
 8011e46:	6878      	ldr	r0, [r7, #4]
 8011e48:	f000 fc15 	bl	8012676 <USBD_CtlSendData>
        break;
 8011e4c:	e06a      	b.n	8011f24 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 8011e4e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011e52:	2b00      	cmp	r3, #0
 8011e54:	da11      	bge.n	8011e7a <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8011e56:	7bbb      	ldrb	r3, [r7, #14]
 8011e58:	f003 020f 	and.w	r2, r3, #15
 8011e5c:	6879      	ldr	r1, [r7, #4]
 8011e5e:	4613      	mov	r3, r2
 8011e60:	009b      	lsls	r3, r3, #2
 8011e62:	4413      	add	r3, r2
 8011e64:	009b      	lsls	r3, r3, #2
 8011e66:	440b      	add	r3, r1
 8011e68:	3324      	adds	r3, #36	; 0x24
 8011e6a:	881b      	ldrh	r3, [r3, #0]
 8011e6c:	2b00      	cmp	r3, #0
 8011e6e:	d117      	bne.n	8011ea0 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8011e70:	6839      	ldr	r1, [r7, #0]
 8011e72:	6878      	ldr	r0, [r7, #4]
 8011e74:	f000 fb8e 	bl	8012594 <USBD_CtlError>
            break;
 8011e78:	e054      	b.n	8011f24 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8011e7a:	7bbb      	ldrb	r3, [r7, #14]
 8011e7c:	f003 020f 	and.w	r2, r3, #15
 8011e80:	6879      	ldr	r1, [r7, #4]
 8011e82:	4613      	mov	r3, r2
 8011e84:	009b      	lsls	r3, r3, #2
 8011e86:	4413      	add	r3, r2
 8011e88:	009b      	lsls	r3, r3, #2
 8011e8a:	440b      	add	r3, r1
 8011e8c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8011e90:	881b      	ldrh	r3, [r3, #0]
 8011e92:	2b00      	cmp	r3, #0
 8011e94:	d104      	bne.n	8011ea0 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8011e96:	6839      	ldr	r1, [r7, #0]
 8011e98:	6878      	ldr	r0, [r7, #4]
 8011e9a:	f000 fb7b 	bl	8012594 <USBD_CtlError>
            break;
 8011e9e:	e041      	b.n	8011f24 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011ea0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011ea4:	2b00      	cmp	r3, #0
 8011ea6:	da0b      	bge.n	8011ec0 <USBD_StdEPReq+0x224>
 8011ea8:	7bbb      	ldrb	r3, [r7, #14]
 8011eaa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011eae:	4613      	mov	r3, r2
 8011eb0:	009b      	lsls	r3, r3, #2
 8011eb2:	4413      	add	r3, r2
 8011eb4:	009b      	lsls	r3, r3, #2
 8011eb6:	3310      	adds	r3, #16
 8011eb8:	687a      	ldr	r2, [r7, #4]
 8011eba:	4413      	add	r3, r2
 8011ebc:	3304      	adds	r3, #4
 8011ebe:	e00b      	b.n	8011ed8 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8011ec0:	7bbb      	ldrb	r3, [r7, #14]
 8011ec2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011ec6:	4613      	mov	r3, r2
 8011ec8:	009b      	lsls	r3, r3, #2
 8011eca:	4413      	add	r3, r2
 8011ecc:	009b      	lsls	r3, r3, #2
 8011ece:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8011ed2:	687a      	ldr	r2, [r7, #4]
 8011ed4:	4413      	add	r3, r2
 8011ed6:	3304      	adds	r3, #4
 8011ed8:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8011eda:	7bbb      	ldrb	r3, [r7, #14]
 8011edc:	2b00      	cmp	r3, #0
 8011ede:	d002      	beq.n	8011ee6 <USBD_StdEPReq+0x24a>
 8011ee0:	7bbb      	ldrb	r3, [r7, #14]
 8011ee2:	2b80      	cmp	r3, #128	; 0x80
 8011ee4:	d103      	bne.n	8011eee <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 8011ee6:	68bb      	ldr	r3, [r7, #8]
 8011ee8:	2200      	movs	r2, #0
 8011eea:	601a      	str	r2, [r3, #0]
 8011eec:	e00e      	b.n	8011f0c <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8011eee:	7bbb      	ldrb	r3, [r7, #14]
 8011ef0:	4619      	mov	r1, r3
 8011ef2:	6878      	ldr	r0, [r7, #4]
 8011ef4:	f003 ff14 	bl	8015d20 <USBD_LL_IsStallEP>
 8011ef8:	4603      	mov	r3, r0
 8011efa:	2b00      	cmp	r3, #0
 8011efc:	d003      	beq.n	8011f06 <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 8011efe:	68bb      	ldr	r3, [r7, #8]
 8011f00:	2201      	movs	r2, #1
 8011f02:	601a      	str	r2, [r3, #0]
 8011f04:	e002      	b.n	8011f0c <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 8011f06:	68bb      	ldr	r3, [r7, #8]
 8011f08:	2200      	movs	r2, #0
 8011f0a:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8011f0c:	68bb      	ldr	r3, [r7, #8]
 8011f0e:	2202      	movs	r2, #2
 8011f10:	4619      	mov	r1, r3
 8011f12:	6878      	ldr	r0, [r7, #4]
 8011f14:	f000 fbaf 	bl	8012676 <USBD_CtlSendData>
          break;
 8011f18:	e004      	b.n	8011f24 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 8011f1a:	6839      	ldr	r1, [r7, #0]
 8011f1c:	6878      	ldr	r0, [r7, #4]
 8011f1e:	f000 fb39 	bl	8012594 <USBD_CtlError>
        break;
 8011f22:	bf00      	nop
      }
      break;
 8011f24:	e004      	b.n	8011f30 <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 8011f26:	6839      	ldr	r1, [r7, #0]
 8011f28:	6878      	ldr	r0, [r7, #4]
 8011f2a:	f000 fb33 	bl	8012594 <USBD_CtlError>
      break;
 8011f2e:	bf00      	nop
    }
    break;
 8011f30:	e004      	b.n	8011f3c <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 8011f32:	6839      	ldr	r1, [r7, #0]
 8011f34:	6878      	ldr	r0, [r7, #4]
 8011f36:	f000 fb2d 	bl	8012594 <USBD_CtlError>
    break;
 8011f3a:	bf00      	nop
  }

  return ret;
 8011f3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8011f3e:	4618      	mov	r0, r3
 8011f40:	3710      	adds	r7, #16
 8011f42:	46bd      	mov	sp, r7
 8011f44:	bd80      	pop	{r7, pc}
	...

08011f48 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011f48:	b580      	push	{r7, lr}
 8011f4a:	b084      	sub	sp, #16
 8011f4c:	af00      	add	r7, sp, #0
 8011f4e:	6078      	str	r0, [r7, #4]
 8011f50:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8011f52:	2300      	movs	r3, #0
 8011f54:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8011f56:	2300      	movs	r3, #0
 8011f58:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8011f5a:	2300      	movs	r3, #0
 8011f5c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8011f5e:	683b      	ldr	r3, [r7, #0]
 8011f60:	885b      	ldrh	r3, [r3, #2]
 8011f62:	0a1b      	lsrs	r3, r3, #8
 8011f64:	b29b      	uxth	r3, r3
 8011f66:	3b01      	subs	r3, #1
 8011f68:	2b06      	cmp	r3, #6
 8011f6a:	f200 8128 	bhi.w	80121be <USBD_GetDescriptor+0x276>
 8011f6e:	a201      	add	r2, pc, #4	; (adr r2, 8011f74 <USBD_GetDescriptor+0x2c>)
 8011f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011f74:	08011f91 	.word	0x08011f91
 8011f78:	08011fa9 	.word	0x08011fa9
 8011f7c:	08011fe9 	.word	0x08011fe9
 8011f80:	080121bf 	.word	0x080121bf
 8011f84:	080121bf 	.word	0x080121bf
 8011f88:	0801215f 	.word	0x0801215f
 8011f8c:	0801218b 	.word	0x0801218b
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8011f90:	687b      	ldr	r3, [r7, #4]
 8011f92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011f96:	681b      	ldr	r3, [r3, #0]
 8011f98:	687a      	ldr	r2, [r7, #4]
 8011f9a:	7c12      	ldrb	r2, [r2, #16]
 8011f9c:	f107 0108 	add.w	r1, r7, #8
 8011fa0:	4610      	mov	r0, r2
 8011fa2:	4798      	blx	r3
 8011fa4:	60f8      	str	r0, [r7, #12]
    break;
 8011fa6:	e112      	b.n	80121ce <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	7c1b      	ldrb	r3, [r3, #16]
 8011fac:	2b00      	cmp	r3, #0
 8011fae:	d10d      	bne.n	8011fcc <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8011fb0:	687b      	ldr	r3, [r7, #4]
 8011fb2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011fb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011fb8:	f107 0208 	add.w	r2, r7, #8
 8011fbc:	4610      	mov	r0, r2
 8011fbe:	4798      	blx	r3
 8011fc0:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8011fc2:	68fb      	ldr	r3, [r7, #12]
 8011fc4:	3301      	adds	r3, #1
 8011fc6:	2202      	movs	r2, #2
 8011fc8:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8011fca:	e100      	b.n	80121ce <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8011fcc:	687b      	ldr	r3, [r7, #4]
 8011fce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011fd4:	f107 0208 	add.w	r2, r7, #8
 8011fd8:	4610      	mov	r0, r2
 8011fda:	4798      	blx	r3
 8011fdc:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8011fde:	68fb      	ldr	r3, [r7, #12]
 8011fe0:	3301      	adds	r3, #1
 8011fe2:	2202      	movs	r2, #2
 8011fe4:	701a      	strb	r2, [r3, #0]
    break;
 8011fe6:	e0f2      	b.n	80121ce <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8011fe8:	683b      	ldr	r3, [r7, #0]
 8011fea:	885b      	ldrh	r3, [r3, #2]
 8011fec:	b2db      	uxtb	r3, r3
 8011fee:	2b05      	cmp	r3, #5
 8011ff0:	f200 80ac 	bhi.w	801214c <USBD_GetDescriptor+0x204>
 8011ff4:	a201      	add	r2, pc, #4	; (adr r2, 8011ffc <USBD_GetDescriptor+0xb4>)
 8011ff6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011ffa:	bf00      	nop
 8011ffc:	08012015 	.word	0x08012015
 8012000:	08012049 	.word	0x08012049
 8012004:	0801207d 	.word	0x0801207d
 8012008:	080120b1 	.word	0x080120b1
 801200c:	080120e5 	.word	0x080120e5
 8012010:	08012119 	.word	0x08012119
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8012014:	687b      	ldr	r3, [r7, #4]
 8012016:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801201a:	685b      	ldr	r3, [r3, #4]
 801201c:	2b00      	cmp	r3, #0
 801201e:	d00b      	beq.n	8012038 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8012020:	687b      	ldr	r3, [r7, #4]
 8012022:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012026:	685b      	ldr	r3, [r3, #4]
 8012028:	687a      	ldr	r2, [r7, #4]
 801202a:	7c12      	ldrb	r2, [r2, #16]
 801202c:	f107 0108 	add.w	r1, r7, #8
 8012030:	4610      	mov	r0, r2
 8012032:	4798      	blx	r3
 8012034:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012036:	e091      	b.n	801215c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8012038:	6839      	ldr	r1, [r7, #0]
 801203a:	6878      	ldr	r0, [r7, #4]
 801203c:	f000 faaa 	bl	8012594 <USBD_CtlError>
        err++;
 8012040:	7afb      	ldrb	r3, [r7, #11]
 8012042:	3301      	adds	r3, #1
 8012044:	72fb      	strb	r3, [r7, #11]
      break;
 8012046:	e089      	b.n	801215c <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8012048:	687b      	ldr	r3, [r7, #4]
 801204a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801204e:	689b      	ldr	r3, [r3, #8]
 8012050:	2b00      	cmp	r3, #0
 8012052:	d00b      	beq.n	801206c <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8012054:	687b      	ldr	r3, [r7, #4]
 8012056:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801205a:	689b      	ldr	r3, [r3, #8]
 801205c:	687a      	ldr	r2, [r7, #4]
 801205e:	7c12      	ldrb	r2, [r2, #16]
 8012060:	f107 0108 	add.w	r1, r7, #8
 8012064:	4610      	mov	r0, r2
 8012066:	4798      	blx	r3
 8012068:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801206a:	e077      	b.n	801215c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 801206c:	6839      	ldr	r1, [r7, #0]
 801206e:	6878      	ldr	r0, [r7, #4]
 8012070:	f000 fa90 	bl	8012594 <USBD_CtlError>
        err++;
 8012074:	7afb      	ldrb	r3, [r7, #11]
 8012076:	3301      	adds	r3, #1
 8012078:	72fb      	strb	r3, [r7, #11]
      break;
 801207a:	e06f      	b.n	801215c <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 801207c:	687b      	ldr	r3, [r7, #4]
 801207e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012082:	68db      	ldr	r3, [r3, #12]
 8012084:	2b00      	cmp	r3, #0
 8012086:	d00b      	beq.n	80120a0 <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8012088:	687b      	ldr	r3, [r7, #4]
 801208a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801208e:	68db      	ldr	r3, [r3, #12]
 8012090:	687a      	ldr	r2, [r7, #4]
 8012092:	7c12      	ldrb	r2, [r2, #16]
 8012094:	f107 0108 	add.w	r1, r7, #8
 8012098:	4610      	mov	r0, r2
 801209a:	4798      	blx	r3
 801209c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801209e:	e05d      	b.n	801215c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80120a0:	6839      	ldr	r1, [r7, #0]
 80120a2:	6878      	ldr	r0, [r7, #4]
 80120a4:	f000 fa76 	bl	8012594 <USBD_CtlError>
        err++;
 80120a8:	7afb      	ldrb	r3, [r7, #11]
 80120aa:	3301      	adds	r3, #1
 80120ac:	72fb      	strb	r3, [r7, #11]
      break;
 80120ae:	e055      	b.n	801215c <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80120b0:	687b      	ldr	r3, [r7, #4]
 80120b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80120b6:	691b      	ldr	r3, [r3, #16]
 80120b8:	2b00      	cmp	r3, #0
 80120ba:	d00b      	beq.n	80120d4 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80120bc:	687b      	ldr	r3, [r7, #4]
 80120be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80120c2:	691b      	ldr	r3, [r3, #16]
 80120c4:	687a      	ldr	r2, [r7, #4]
 80120c6:	7c12      	ldrb	r2, [r2, #16]
 80120c8:	f107 0108 	add.w	r1, r7, #8
 80120cc:	4610      	mov	r0, r2
 80120ce:	4798      	blx	r3
 80120d0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80120d2:	e043      	b.n	801215c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80120d4:	6839      	ldr	r1, [r7, #0]
 80120d6:	6878      	ldr	r0, [r7, #4]
 80120d8:	f000 fa5c 	bl	8012594 <USBD_CtlError>
        err++;
 80120dc:	7afb      	ldrb	r3, [r7, #11]
 80120de:	3301      	adds	r3, #1
 80120e0:	72fb      	strb	r3, [r7, #11]
      break;
 80120e2:	e03b      	b.n	801215c <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80120e4:	687b      	ldr	r3, [r7, #4]
 80120e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80120ea:	695b      	ldr	r3, [r3, #20]
 80120ec:	2b00      	cmp	r3, #0
 80120ee:	d00b      	beq.n	8012108 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80120f0:	687b      	ldr	r3, [r7, #4]
 80120f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80120f6:	695b      	ldr	r3, [r3, #20]
 80120f8:	687a      	ldr	r2, [r7, #4]
 80120fa:	7c12      	ldrb	r2, [r2, #16]
 80120fc:	f107 0108 	add.w	r1, r7, #8
 8012100:	4610      	mov	r0, r2
 8012102:	4798      	blx	r3
 8012104:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012106:	e029      	b.n	801215c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8012108:	6839      	ldr	r1, [r7, #0]
 801210a:	6878      	ldr	r0, [r7, #4]
 801210c:	f000 fa42 	bl	8012594 <USBD_CtlError>
        err++;
 8012110:	7afb      	ldrb	r3, [r7, #11]
 8012112:	3301      	adds	r3, #1
 8012114:	72fb      	strb	r3, [r7, #11]
      break;
 8012116:	e021      	b.n	801215c <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8012118:	687b      	ldr	r3, [r7, #4]
 801211a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801211e:	699b      	ldr	r3, [r3, #24]
 8012120:	2b00      	cmp	r3, #0
 8012122:	d00b      	beq.n	801213c <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801212a:	699b      	ldr	r3, [r3, #24]
 801212c:	687a      	ldr	r2, [r7, #4]
 801212e:	7c12      	ldrb	r2, [r2, #16]
 8012130:	f107 0108 	add.w	r1, r7, #8
 8012134:	4610      	mov	r0, r2
 8012136:	4798      	blx	r3
 8012138:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801213a:	e00f      	b.n	801215c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 801213c:	6839      	ldr	r1, [r7, #0]
 801213e:	6878      	ldr	r0, [r7, #4]
 8012140:	f000 fa28 	bl	8012594 <USBD_CtlError>
        err++;
 8012144:	7afb      	ldrb	r3, [r7, #11]
 8012146:	3301      	adds	r3, #1
 8012148:	72fb      	strb	r3, [r7, #11]
      break;
 801214a:	e007      	b.n	801215c <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 801214c:	6839      	ldr	r1, [r7, #0]
 801214e:	6878      	ldr	r0, [r7, #4]
 8012150:	f000 fa20 	bl	8012594 <USBD_CtlError>
      err++;
 8012154:	7afb      	ldrb	r3, [r7, #11]
 8012156:	3301      	adds	r3, #1
 8012158:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 801215a:	bf00      	nop
    }
    break;
 801215c:	e037      	b.n	80121ce <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 801215e:	687b      	ldr	r3, [r7, #4]
 8012160:	7c1b      	ldrb	r3, [r3, #16]
 8012162:	2b00      	cmp	r3, #0
 8012164:	d109      	bne.n	801217a <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8012166:	687b      	ldr	r3, [r7, #4]
 8012168:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801216c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801216e:	f107 0208 	add.w	r2, r7, #8
 8012172:	4610      	mov	r0, r2
 8012174:	4798      	blx	r3
 8012176:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8012178:	e029      	b.n	80121ce <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 801217a:	6839      	ldr	r1, [r7, #0]
 801217c:	6878      	ldr	r0, [r7, #4]
 801217e:	f000 fa09 	bl	8012594 <USBD_CtlError>
      err++;
 8012182:	7afb      	ldrb	r3, [r7, #11]
 8012184:	3301      	adds	r3, #1
 8012186:	72fb      	strb	r3, [r7, #11]
    break;
 8012188:	e021      	b.n	80121ce <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 801218a:	687b      	ldr	r3, [r7, #4]
 801218c:	7c1b      	ldrb	r3, [r3, #16]
 801218e:	2b00      	cmp	r3, #0
 8012190:	d10d      	bne.n	80121ae <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8012192:	687b      	ldr	r3, [r7, #4]
 8012194:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801219a:	f107 0208 	add.w	r2, r7, #8
 801219e:	4610      	mov	r0, r2
 80121a0:	4798      	blx	r3
 80121a2:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80121a4:	68fb      	ldr	r3, [r7, #12]
 80121a6:	3301      	adds	r3, #1
 80121a8:	2207      	movs	r2, #7
 80121aa:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 80121ac:	e00f      	b.n	80121ce <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 80121ae:	6839      	ldr	r1, [r7, #0]
 80121b0:	6878      	ldr	r0, [r7, #4]
 80121b2:	f000 f9ef 	bl	8012594 <USBD_CtlError>
      err++;
 80121b6:	7afb      	ldrb	r3, [r7, #11]
 80121b8:	3301      	adds	r3, #1
 80121ba:	72fb      	strb	r3, [r7, #11]
    break;
 80121bc:	e007      	b.n	80121ce <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 80121be:	6839      	ldr	r1, [r7, #0]
 80121c0:	6878      	ldr	r0, [r7, #4]
 80121c2:	f000 f9e7 	bl	8012594 <USBD_CtlError>
    err++;
 80121c6:	7afb      	ldrb	r3, [r7, #11]
 80121c8:	3301      	adds	r3, #1
 80121ca:	72fb      	strb	r3, [r7, #11]
    break;
 80121cc:	bf00      	nop
  }

  if (err != 0U)
 80121ce:	7afb      	ldrb	r3, [r7, #11]
 80121d0:	2b00      	cmp	r3, #0
 80121d2:	d11e      	bne.n	8012212 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 80121d4:	683b      	ldr	r3, [r7, #0]
 80121d6:	88db      	ldrh	r3, [r3, #6]
 80121d8:	2b00      	cmp	r3, #0
 80121da:	d016      	beq.n	801220a <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 80121dc:	893b      	ldrh	r3, [r7, #8]
 80121de:	2b00      	cmp	r3, #0
 80121e0:	d00e      	beq.n	8012200 <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 80121e2:	683b      	ldr	r3, [r7, #0]
 80121e4:	88da      	ldrh	r2, [r3, #6]
 80121e6:	893b      	ldrh	r3, [r7, #8]
 80121e8:	4293      	cmp	r3, r2
 80121ea:	bf28      	it	cs
 80121ec:	4613      	movcs	r3, r2
 80121ee:	b29b      	uxth	r3, r3
 80121f0:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 80121f2:	893b      	ldrh	r3, [r7, #8]
 80121f4:	461a      	mov	r2, r3
 80121f6:	68f9      	ldr	r1, [r7, #12]
 80121f8:	6878      	ldr	r0, [r7, #4]
 80121fa:	f000 fa3c 	bl	8012676 <USBD_CtlSendData>
 80121fe:	e009      	b.n	8012214 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 8012200:	6839      	ldr	r1, [r7, #0]
 8012202:	6878      	ldr	r0, [r7, #4]
 8012204:	f000 f9c6 	bl	8012594 <USBD_CtlError>
 8012208:	e004      	b.n	8012214 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 801220a:	6878      	ldr	r0, [r7, #4]
 801220c:	f000 fa8d 	bl	801272a <USBD_CtlSendStatus>
 8012210:	e000      	b.n	8012214 <USBD_GetDescriptor+0x2cc>
    return;
 8012212:	bf00      	nop
    }
  }
}
 8012214:	3710      	adds	r7, #16
 8012216:	46bd      	mov	sp, r7
 8012218:	bd80      	pop	{r7, pc}
 801221a:	bf00      	nop

0801221c <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801221c:	b580      	push	{r7, lr}
 801221e:	b084      	sub	sp, #16
 8012220:	af00      	add	r7, sp, #0
 8012222:	6078      	str	r0, [r7, #4]
 8012224:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8012226:	683b      	ldr	r3, [r7, #0]
 8012228:	889b      	ldrh	r3, [r3, #4]
 801222a:	2b00      	cmp	r3, #0
 801222c:	d130      	bne.n	8012290 <USBD_SetAddress+0x74>
 801222e:	683b      	ldr	r3, [r7, #0]
 8012230:	88db      	ldrh	r3, [r3, #6]
 8012232:	2b00      	cmp	r3, #0
 8012234:	d12c      	bne.n	8012290 <USBD_SetAddress+0x74>
 8012236:	683b      	ldr	r3, [r7, #0]
 8012238:	885b      	ldrh	r3, [r3, #2]
 801223a:	2b7f      	cmp	r3, #127	; 0x7f
 801223c:	d828      	bhi.n	8012290 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801223e:	683b      	ldr	r3, [r7, #0]
 8012240:	885b      	ldrh	r3, [r3, #2]
 8012242:	b2db      	uxtb	r3, r3
 8012244:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012248:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801224a:	687b      	ldr	r3, [r7, #4]
 801224c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012250:	2b03      	cmp	r3, #3
 8012252:	d104      	bne.n	801225e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8012254:	6839      	ldr	r1, [r7, #0]
 8012256:	6878      	ldr	r0, [r7, #4]
 8012258:	f000 f99c 	bl	8012594 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801225c:	e01c      	b.n	8012298 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801225e:	687b      	ldr	r3, [r7, #4]
 8012260:	7bfa      	ldrb	r2, [r7, #15]
 8012262:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8012266:	7bfb      	ldrb	r3, [r7, #15]
 8012268:	4619      	mov	r1, r3
 801226a:	6878      	ldr	r0, [r7, #4]
 801226c:	f003 fd84 	bl	8015d78 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8012270:	6878      	ldr	r0, [r7, #4]
 8012272:	f000 fa5a 	bl	801272a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8012276:	7bfb      	ldrb	r3, [r7, #15]
 8012278:	2b00      	cmp	r3, #0
 801227a:	d004      	beq.n	8012286 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801227c:	687b      	ldr	r3, [r7, #4]
 801227e:	2202      	movs	r2, #2
 8012280:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012284:	e008      	b.n	8012298 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	2201      	movs	r2, #1
 801228a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801228e:	e003      	b.n	8012298 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8012290:	6839      	ldr	r1, [r7, #0]
 8012292:	6878      	ldr	r0, [r7, #4]
 8012294:	f000 f97e 	bl	8012594 <USBD_CtlError>
  }
}
 8012298:	bf00      	nop
 801229a:	3710      	adds	r7, #16
 801229c:	46bd      	mov	sp, r7
 801229e:	bd80      	pop	{r7, pc}

080122a0 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80122a0:	b580      	push	{r7, lr}
 80122a2:	b084      	sub	sp, #16
 80122a4:	af00      	add	r7, sp, #0
 80122a6:	6078      	str	r0, [r7, #4]
 80122a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80122aa:	2300      	movs	r3, #0
 80122ac:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80122ae:	683b      	ldr	r3, [r7, #0]
 80122b0:	885b      	ldrh	r3, [r3, #2]
 80122b2:	b2da      	uxtb	r2, r3
 80122b4:	4b4b      	ldr	r3, [pc, #300]	; (80123e4 <USBD_SetConfig+0x144>)
 80122b6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80122b8:	4b4a      	ldr	r3, [pc, #296]	; (80123e4 <USBD_SetConfig+0x144>)
 80122ba:	781b      	ldrb	r3, [r3, #0]
 80122bc:	2b01      	cmp	r3, #1
 80122be:	d905      	bls.n	80122cc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80122c0:	6839      	ldr	r1, [r7, #0]
 80122c2:	6878      	ldr	r0, [r7, #4]
 80122c4:	f000 f966 	bl	8012594 <USBD_CtlError>
    return USBD_FAIL;
 80122c8:	2303      	movs	r3, #3
 80122ca:	e087      	b.n	80123dc <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 80122cc:	687b      	ldr	r3, [r7, #4]
 80122ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80122d2:	2b02      	cmp	r3, #2
 80122d4:	d002      	beq.n	80122dc <USBD_SetConfig+0x3c>
 80122d6:	2b03      	cmp	r3, #3
 80122d8:	d025      	beq.n	8012326 <USBD_SetConfig+0x86>
 80122da:	e071      	b.n	80123c0 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 80122dc:	4b41      	ldr	r3, [pc, #260]	; (80123e4 <USBD_SetConfig+0x144>)
 80122de:	781b      	ldrb	r3, [r3, #0]
 80122e0:	2b00      	cmp	r3, #0
 80122e2:	d01c      	beq.n	801231e <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 80122e4:	4b3f      	ldr	r3, [pc, #252]	; (80123e4 <USBD_SetConfig+0x144>)
 80122e6:	781b      	ldrb	r3, [r3, #0]
 80122e8:	461a      	mov	r2, r3
 80122ea:	687b      	ldr	r3, [r7, #4]
 80122ec:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 80122ee:	4b3d      	ldr	r3, [pc, #244]	; (80123e4 <USBD_SetConfig+0x144>)
 80122f0:	781b      	ldrb	r3, [r3, #0]
 80122f2:	4619      	mov	r1, r3
 80122f4:	6878      	ldr	r0, [r7, #4]
 80122f6:	f7ff f9a7 	bl	8011648 <USBD_SetClassConfig>
 80122fa:	4603      	mov	r3, r0
 80122fc:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 80122fe:	7bfb      	ldrb	r3, [r7, #15]
 8012300:	2b00      	cmp	r3, #0
 8012302:	d004      	beq.n	801230e <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 8012304:	6839      	ldr	r1, [r7, #0]
 8012306:	6878      	ldr	r0, [r7, #4]
 8012308:	f000 f944 	bl	8012594 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 801230c:	e065      	b.n	80123da <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 801230e:	6878      	ldr	r0, [r7, #4]
 8012310:	f000 fa0b 	bl	801272a <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8012314:	687b      	ldr	r3, [r7, #4]
 8012316:	2203      	movs	r2, #3
 8012318:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 801231c:	e05d      	b.n	80123da <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 801231e:	6878      	ldr	r0, [r7, #4]
 8012320:	f000 fa03 	bl	801272a <USBD_CtlSendStatus>
    break;
 8012324:	e059      	b.n	80123da <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 8012326:	4b2f      	ldr	r3, [pc, #188]	; (80123e4 <USBD_SetConfig+0x144>)
 8012328:	781b      	ldrb	r3, [r3, #0]
 801232a:	2b00      	cmp	r3, #0
 801232c:	d112      	bne.n	8012354 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 801232e:	687b      	ldr	r3, [r7, #4]
 8012330:	2202      	movs	r2, #2
 8012332:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 8012336:	4b2b      	ldr	r3, [pc, #172]	; (80123e4 <USBD_SetConfig+0x144>)
 8012338:	781b      	ldrb	r3, [r3, #0]
 801233a:	461a      	mov	r2, r3
 801233c:	687b      	ldr	r3, [r7, #4]
 801233e:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8012340:	4b28      	ldr	r3, [pc, #160]	; (80123e4 <USBD_SetConfig+0x144>)
 8012342:	781b      	ldrb	r3, [r3, #0]
 8012344:	4619      	mov	r1, r3
 8012346:	6878      	ldr	r0, [r7, #4]
 8012348:	f7ff f99a 	bl	8011680 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 801234c:	6878      	ldr	r0, [r7, #4]
 801234e:	f000 f9ec 	bl	801272a <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8012352:	e042      	b.n	80123da <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 8012354:	4b23      	ldr	r3, [pc, #140]	; (80123e4 <USBD_SetConfig+0x144>)
 8012356:	781b      	ldrb	r3, [r3, #0]
 8012358:	461a      	mov	r2, r3
 801235a:	687b      	ldr	r3, [r7, #4]
 801235c:	685b      	ldr	r3, [r3, #4]
 801235e:	429a      	cmp	r2, r3
 8012360:	d02a      	beq.n	80123b8 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012362:	687b      	ldr	r3, [r7, #4]
 8012364:	685b      	ldr	r3, [r3, #4]
 8012366:	b2db      	uxtb	r3, r3
 8012368:	4619      	mov	r1, r3
 801236a:	6878      	ldr	r0, [r7, #4]
 801236c:	f7ff f988 	bl	8011680 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 8012370:	4b1c      	ldr	r3, [pc, #112]	; (80123e4 <USBD_SetConfig+0x144>)
 8012372:	781b      	ldrb	r3, [r3, #0]
 8012374:	461a      	mov	r2, r3
 8012376:	687b      	ldr	r3, [r7, #4]
 8012378:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 801237a:	4b1a      	ldr	r3, [pc, #104]	; (80123e4 <USBD_SetConfig+0x144>)
 801237c:	781b      	ldrb	r3, [r3, #0]
 801237e:	4619      	mov	r1, r3
 8012380:	6878      	ldr	r0, [r7, #4]
 8012382:	f7ff f961 	bl	8011648 <USBD_SetClassConfig>
 8012386:	4603      	mov	r3, r0
 8012388:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 801238a:	7bfb      	ldrb	r3, [r7, #15]
 801238c:	2b00      	cmp	r3, #0
 801238e:	d00f      	beq.n	80123b0 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 8012390:	6839      	ldr	r1, [r7, #0]
 8012392:	6878      	ldr	r0, [r7, #4]
 8012394:	f000 f8fe 	bl	8012594 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012398:	687b      	ldr	r3, [r7, #4]
 801239a:	685b      	ldr	r3, [r3, #4]
 801239c:	b2db      	uxtb	r3, r3
 801239e:	4619      	mov	r1, r3
 80123a0:	6878      	ldr	r0, [r7, #4]
 80123a2:	f7ff f96d 	bl	8011680 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80123a6:	687b      	ldr	r3, [r7, #4]
 80123a8:	2202      	movs	r2, #2
 80123aa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 80123ae:	e014      	b.n	80123da <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 80123b0:	6878      	ldr	r0, [r7, #4]
 80123b2:	f000 f9ba 	bl	801272a <USBD_CtlSendStatus>
    break;
 80123b6:	e010      	b.n	80123da <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 80123b8:	6878      	ldr	r0, [r7, #4]
 80123ba:	f000 f9b6 	bl	801272a <USBD_CtlSendStatus>
    break;
 80123be:	e00c      	b.n	80123da <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 80123c0:	6839      	ldr	r1, [r7, #0]
 80123c2:	6878      	ldr	r0, [r7, #4]
 80123c4:	f000 f8e6 	bl	8012594 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 80123c8:	4b06      	ldr	r3, [pc, #24]	; (80123e4 <USBD_SetConfig+0x144>)
 80123ca:	781b      	ldrb	r3, [r3, #0]
 80123cc:	4619      	mov	r1, r3
 80123ce:	6878      	ldr	r0, [r7, #4]
 80123d0:	f7ff f956 	bl	8011680 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 80123d4:	2303      	movs	r3, #3
 80123d6:	73fb      	strb	r3, [r7, #15]
    break;
 80123d8:	bf00      	nop
  }

  return ret;
 80123da:	7bfb      	ldrb	r3, [r7, #15]
}
 80123dc:	4618      	mov	r0, r3
 80123de:	3710      	adds	r7, #16
 80123e0:	46bd      	mov	sp, r7
 80123e2:	bd80      	pop	{r7, pc}
 80123e4:	20001008 	.word	0x20001008

080123e8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80123e8:	b580      	push	{r7, lr}
 80123ea:	b082      	sub	sp, #8
 80123ec:	af00      	add	r7, sp, #0
 80123ee:	6078      	str	r0, [r7, #4]
 80123f0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80123f2:	683b      	ldr	r3, [r7, #0]
 80123f4:	88db      	ldrh	r3, [r3, #6]
 80123f6:	2b01      	cmp	r3, #1
 80123f8:	d004      	beq.n	8012404 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80123fa:	6839      	ldr	r1, [r7, #0]
 80123fc:	6878      	ldr	r0, [r7, #4]
 80123fe:	f000 f8c9 	bl	8012594 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 8012402:	e021      	b.n	8012448 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8012404:	687b      	ldr	r3, [r7, #4]
 8012406:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801240a:	2b01      	cmp	r3, #1
 801240c:	db17      	blt.n	801243e <USBD_GetConfig+0x56>
 801240e:	2b02      	cmp	r3, #2
 8012410:	dd02      	ble.n	8012418 <USBD_GetConfig+0x30>
 8012412:	2b03      	cmp	r3, #3
 8012414:	d00b      	beq.n	801242e <USBD_GetConfig+0x46>
 8012416:	e012      	b.n	801243e <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 8012418:	687b      	ldr	r3, [r7, #4]
 801241a:	2200      	movs	r2, #0
 801241c:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801241e:	687b      	ldr	r3, [r7, #4]
 8012420:	3308      	adds	r3, #8
 8012422:	2201      	movs	r2, #1
 8012424:	4619      	mov	r1, r3
 8012426:	6878      	ldr	r0, [r7, #4]
 8012428:	f000 f925 	bl	8012676 <USBD_CtlSendData>
      break;
 801242c:	e00c      	b.n	8012448 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801242e:	687b      	ldr	r3, [r7, #4]
 8012430:	3304      	adds	r3, #4
 8012432:	2201      	movs	r2, #1
 8012434:	4619      	mov	r1, r3
 8012436:	6878      	ldr	r0, [r7, #4]
 8012438:	f000 f91d 	bl	8012676 <USBD_CtlSendData>
      break;
 801243c:	e004      	b.n	8012448 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 801243e:	6839      	ldr	r1, [r7, #0]
 8012440:	6878      	ldr	r0, [r7, #4]
 8012442:	f000 f8a7 	bl	8012594 <USBD_CtlError>
      break;
 8012446:	bf00      	nop
}
 8012448:	bf00      	nop
 801244a:	3708      	adds	r7, #8
 801244c:	46bd      	mov	sp, r7
 801244e:	bd80      	pop	{r7, pc}

08012450 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012450:	b580      	push	{r7, lr}
 8012452:	b082      	sub	sp, #8
 8012454:	af00      	add	r7, sp, #0
 8012456:	6078      	str	r0, [r7, #4]
 8012458:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801245a:	687b      	ldr	r3, [r7, #4]
 801245c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012460:	3b01      	subs	r3, #1
 8012462:	2b02      	cmp	r3, #2
 8012464:	d81e      	bhi.n	80124a4 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 8012466:	683b      	ldr	r3, [r7, #0]
 8012468:	88db      	ldrh	r3, [r3, #6]
 801246a:	2b02      	cmp	r3, #2
 801246c:	d004      	beq.n	8012478 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 801246e:	6839      	ldr	r1, [r7, #0]
 8012470:	6878      	ldr	r0, [r7, #4]
 8012472:	f000 f88f 	bl	8012594 <USBD_CtlError>
      break;
 8012476:	e01a      	b.n	80124ae <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8012478:	687b      	ldr	r3, [r7, #4]
 801247a:	2201      	movs	r2, #1
 801247c:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 801247e:	687b      	ldr	r3, [r7, #4]
 8012480:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8012484:	2b00      	cmp	r3, #0
 8012486:	d005      	beq.n	8012494 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8012488:	687b      	ldr	r3, [r7, #4]
 801248a:	68db      	ldr	r3, [r3, #12]
 801248c:	f043 0202 	orr.w	r2, r3, #2
 8012490:	687b      	ldr	r3, [r7, #4]
 8012492:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8012494:	687b      	ldr	r3, [r7, #4]
 8012496:	330c      	adds	r3, #12
 8012498:	2202      	movs	r2, #2
 801249a:	4619      	mov	r1, r3
 801249c:	6878      	ldr	r0, [r7, #4]
 801249e:	f000 f8ea 	bl	8012676 <USBD_CtlSendData>
    break;
 80124a2:	e004      	b.n	80124ae <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 80124a4:	6839      	ldr	r1, [r7, #0]
 80124a6:	6878      	ldr	r0, [r7, #4]
 80124a8:	f000 f874 	bl	8012594 <USBD_CtlError>
    break;
 80124ac:	bf00      	nop
  }
}
 80124ae:	bf00      	nop
 80124b0:	3708      	adds	r7, #8
 80124b2:	46bd      	mov	sp, r7
 80124b4:	bd80      	pop	{r7, pc}

080124b6 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80124b6:	b580      	push	{r7, lr}
 80124b8:	b082      	sub	sp, #8
 80124ba:	af00      	add	r7, sp, #0
 80124bc:	6078      	str	r0, [r7, #4]
 80124be:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80124c0:	683b      	ldr	r3, [r7, #0]
 80124c2:	885b      	ldrh	r3, [r3, #2]
 80124c4:	2b01      	cmp	r3, #1
 80124c6:	d106      	bne.n	80124d6 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80124c8:	687b      	ldr	r3, [r7, #4]
 80124ca:	2201      	movs	r2, #1
 80124cc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80124d0:	6878      	ldr	r0, [r7, #4]
 80124d2:	f000 f92a 	bl	801272a <USBD_CtlSendStatus>
  }
}
 80124d6:	bf00      	nop
 80124d8:	3708      	adds	r7, #8
 80124da:	46bd      	mov	sp, r7
 80124dc:	bd80      	pop	{r7, pc}

080124de <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80124de:	b580      	push	{r7, lr}
 80124e0:	b082      	sub	sp, #8
 80124e2:	af00      	add	r7, sp, #0
 80124e4:	6078      	str	r0, [r7, #4]
 80124e6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80124e8:	687b      	ldr	r3, [r7, #4]
 80124ea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80124ee:	3b01      	subs	r3, #1
 80124f0:	2b02      	cmp	r3, #2
 80124f2:	d80b      	bhi.n	801250c <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80124f4:	683b      	ldr	r3, [r7, #0]
 80124f6:	885b      	ldrh	r3, [r3, #2]
 80124f8:	2b01      	cmp	r3, #1
 80124fa:	d10c      	bne.n	8012516 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80124fc:	687b      	ldr	r3, [r7, #4]
 80124fe:	2200      	movs	r2, #0
 8012500:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8012504:	6878      	ldr	r0, [r7, #4]
 8012506:	f000 f910 	bl	801272a <USBD_CtlSendStatus>
      }
      break;
 801250a:	e004      	b.n	8012516 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 801250c:	6839      	ldr	r1, [r7, #0]
 801250e:	6878      	ldr	r0, [r7, #4]
 8012510:	f000 f840 	bl	8012594 <USBD_CtlError>
      break;
 8012514:	e000      	b.n	8012518 <USBD_ClrFeature+0x3a>
      break;
 8012516:	bf00      	nop
  }
}
 8012518:	bf00      	nop
 801251a:	3708      	adds	r7, #8
 801251c:	46bd      	mov	sp, r7
 801251e:	bd80      	pop	{r7, pc}

08012520 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8012520:	b580      	push	{r7, lr}
 8012522:	b084      	sub	sp, #16
 8012524:	af00      	add	r7, sp, #0
 8012526:	6078      	str	r0, [r7, #4]
 8012528:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 801252a:	683b      	ldr	r3, [r7, #0]
 801252c:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 801252e:	68fb      	ldr	r3, [r7, #12]
 8012530:	781a      	ldrb	r2, [r3, #0]
 8012532:	687b      	ldr	r3, [r7, #4]
 8012534:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8012536:	68fb      	ldr	r3, [r7, #12]
 8012538:	3301      	adds	r3, #1
 801253a:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 801253c:	68fb      	ldr	r3, [r7, #12]
 801253e:	781a      	ldrb	r2, [r3, #0]
 8012540:	687b      	ldr	r3, [r7, #4]
 8012542:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8012544:	68fb      	ldr	r3, [r7, #12]
 8012546:	3301      	adds	r3, #1
 8012548:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 801254a:	68f8      	ldr	r0, [r7, #12]
 801254c:	f7ff fad3 	bl	8011af6 <SWAPBYTE>
 8012550:	4603      	mov	r3, r0
 8012552:	461a      	mov	r2, r3
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8012558:	68fb      	ldr	r3, [r7, #12]
 801255a:	3301      	adds	r3, #1
 801255c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801255e:	68fb      	ldr	r3, [r7, #12]
 8012560:	3301      	adds	r3, #1
 8012562:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8012564:	68f8      	ldr	r0, [r7, #12]
 8012566:	f7ff fac6 	bl	8011af6 <SWAPBYTE>
 801256a:	4603      	mov	r3, r0
 801256c:	461a      	mov	r2, r3
 801256e:	687b      	ldr	r3, [r7, #4]
 8012570:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8012572:	68fb      	ldr	r3, [r7, #12]
 8012574:	3301      	adds	r3, #1
 8012576:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012578:	68fb      	ldr	r3, [r7, #12]
 801257a:	3301      	adds	r3, #1
 801257c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 801257e:	68f8      	ldr	r0, [r7, #12]
 8012580:	f7ff fab9 	bl	8011af6 <SWAPBYTE>
 8012584:	4603      	mov	r3, r0
 8012586:	461a      	mov	r2, r3
 8012588:	687b      	ldr	r3, [r7, #4]
 801258a:	80da      	strh	r2, [r3, #6]
}
 801258c:	bf00      	nop
 801258e:	3710      	adds	r7, #16
 8012590:	46bd      	mov	sp, r7
 8012592:	bd80      	pop	{r7, pc}

08012594 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012594:	b580      	push	{r7, lr}
 8012596:	b082      	sub	sp, #8
 8012598:	af00      	add	r7, sp, #0
 801259a:	6078      	str	r0, [r7, #4]
 801259c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801259e:	2180      	movs	r1, #128	; 0x80
 80125a0:	6878      	ldr	r0, [r7, #4]
 80125a2:	f003 fb7f 	bl	8015ca4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80125a6:	2100      	movs	r1, #0
 80125a8:	6878      	ldr	r0, [r7, #4]
 80125aa:	f003 fb7b 	bl	8015ca4 <USBD_LL_StallEP>
}
 80125ae:	bf00      	nop
 80125b0:	3708      	adds	r7, #8
 80125b2:	46bd      	mov	sp, r7
 80125b4:	bd80      	pop	{r7, pc}

080125b6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80125b6:	b580      	push	{r7, lr}
 80125b8:	b086      	sub	sp, #24
 80125ba:	af00      	add	r7, sp, #0
 80125bc:	60f8      	str	r0, [r7, #12]
 80125be:	60b9      	str	r1, [r7, #8]
 80125c0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80125c2:	2300      	movs	r3, #0
 80125c4:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80125c6:	68fb      	ldr	r3, [r7, #12]
 80125c8:	2b00      	cmp	r3, #0
 80125ca:	d036      	beq.n	801263a <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80125cc:	68fb      	ldr	r3, [r7, #12]
 80125ce:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80125d0:	6938      	ldr	r0, [r7, #16]
 80125d2:	f000 f836 	bl	8012642 <USBD_GetLen>
 80125d6:	4603      	mov	r3, r0
 80125d8:	3301      	adds	r3, #1
 80125da:	b29b      	uxth	r3, r3
 80125dc:	005b      	lsls	r3, r3, #1
 80125de:	b29a      	uxth	r2, r3
 80125e0:	687b      	ldr	r3, [r7, #4]
 80125e2:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80125e4:	7dfb      	ldrb	r3, [r7, #23]
 80125e6:	68ba      	ldr	r2, [r7, #8]
 80125e8:	4413      	add	r3, r2
 80125ea:	687a      	ldr	r2, [r7, #4]
 80125ec:	7812      	ldrb	r2, [r2, #0]
 80125ee:	701a      	strb	r2, [r3, #0]
  idx++;
 80125f0:	7dfb      	ldrb	r3, [r7, #23]
 80125f2:	3301      	adds	r3, #1
 80125f4:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80125f6:	7dfb      	ldrb	r3, [r7, #23]
 80125f8:	68ba      	ldr	r2, [r7, #8]
 80125fa:	4413      	add	r3, r2
 80125fc:	2203      	movs	r2, #3
 80125fe:	701a      	strb	r2, [r3, #0]
  idx++;
 8012600:	7dfb      	ldrb	r3, [r7, #23]
 8012602:	3301      	adds	r3, #1
 8012604:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8012606:	e013      	b.n	8012630 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8012608:	7dfb      	ldrb	r3, [r7, #23]
 801260a:	68ba      	ldr	r2, [r7, #8]
 801260c:	4413      	add	r3, r2
 801260e:	693a      	ldr	r2, [r7, #16]
 8012610:	7812      	ldrb	r2, [r2, #0]
 8012612:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8012614:	693b      	ldr	r3, [r7, #16]
 8012616:	3301      	adds	r3, #1
 8012618:	613b      	str	r3, [r7, #16]
    idx++;
 801261a:	7dfb      	ldrb	r3, [r7, #23]
 801261c:	3301      	adds	r3, #1
 801261e:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8012620:	7dfb      	ldrb	r3, [r7, #23]
 8012622:	68ba      	ldr	r2, [r7, #8]
 8012624:	4413      	add	r3, r2
 8012626:	2200      	movs	r2, #0
 8012628:	701a      	strb	r2, [r3, #0]
    idx++;
 801262a:	7dfb      	ldrb	r3, [r7, #23]
 801262c:	3301      	adds	r3, #1
 801262e:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8012630:	693b      	ldr	r3, [r7, #16]
 8012632:	781b      	ldrb	r3, [r3, #0]
 8012634:	2b00      	cmp	r3, #0
 8012636:	d1e7      	bne.n	8012608 <USBD_GetString+0x52>
 8012638:	e000      	b.n	801263c <USBD_GetString+0x86>
    return;
 801263a:	bf00      	nop
  }
}
 801263c:	3718      	adds	r7, #24
 801263e:	46bd      	mov	sp, r7
 8012640:	bd80      	pop	{r7, pc}

08012642 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8012642:	b480      	push	{r7}
 8012644:	b085      	sub	sp, #20
 8012646:	af00      	add	r7, sp, #0
 8012648:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 801264a:	2300      	movs	r3, #0
 801264c:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 801264e:	687b      	ldr	r3, [r7, #4]
 8012650:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8012652:	e005      	b.n	8012660 <USBD_GetLen+0x1e>
  {
    len++;
 8012654:	7bfb      	ldrb	r3, [r7, #15]
 8012656:	3301      	adds	r3, #1
 8012658:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 801265a:	68bb      	ldr	r3, [r7, #8]
 801265c:	3301      	adds	r3, #1
 801265e:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8012660:	68bb      	ldr	r3, [r7, #8]
 8012662:	781b      	ldrb	r3, [r3, #0]
 8012664:	2b00      	cmp	r3, #0
 8012666:	d1f5      	bne.n	8012654 <USBD_GetLen+0x12>
  }

  return len;
 8012668:	7bfb      	ldrb	r3, [r7, #15]
}
 801266a:	4618      	mov	r0, r3
 801266c:	3714      	adds	r7, #20
 801266e:	46bd      	mov	sp, r7
 8012670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012674:	4770      	bx	lr

08012676 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8012676:	b580      	push	{r7, lr}
 8012678:	b084      	sub	sp, #16
 801267a:	af00      	add	r7, sp, #0
 801267c:	60f8      	str	r0, [r7, #12]
 801267e:	60b9      	str	r1, [r7, #8]
 8012680:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8012682:	68fb      	ldr	r3, [r7, #12]
 8012684:	2202      	movs	r2, #2
 8012686:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 801268a:	68fb      	ldr	r3, [r7, #12]
 801268c:	687a      	ldr	r2, [r7, #4]
 801268e:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 8012690:	68fb      	ldr	r3, [r7, #12]
 8012692:	687a      	ldr	r2, [r7, #4]
 8012694:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012696:	687b      	ldr	r3, [r7, #4]
 8012698:	68ba      	ldr	r2, [r7, #8]
 801269a:	2100      	movs	r1, #0
 801269c:	68f8      	ldr	r0, [r7, #12]
 801269e:	f003 fb8a 	bl	8015db6 <USBD_LL_Transmit>

  return USBD_OK;
 80126a2:	2300      	movs	r3, #0
}
 80126a4:	4618      	mov	r0, r3
 80126a6:	3710      	adds	r7, #16
 80126a8:	46bd      	mov	sp, r7
 80126aa:	bd80      	pop	{r7, pc}

080126ac <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80126ac:	b580      	push	{r7, lr}
 80126ae:	b084      	sub	sp, #16
 80126b0:	af00      	add	r7, sp, #0
 80126b2:	60f8      	str	r0, [r7, #12]
 80126b4:	60b9      	str	r1, [r7, #8]
 80126b6:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	68ba      	ldr	r2, [r7, #8]
 80126bc:	2100      	movs	r1, #0
 80126be:	68f8      	ldr	r0, [r7, #12]
 80126c0:	f003 fb79 	bl	8015db6 <USBD_LL_Transmit>

  return USBD_OK;
 80126c4:	2300      	movs	r3, #0
}
 80126c6:	4618      	mov	r0, r3
 80126c8:	3710      	adds	r7, #16
 80126ca:	46bd      	mov	sp, r7
 80126cc:	bd80      	pop	{r7, pc}

080126ce <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80126ce:	b580      	push	{r7, lr}
 80126d0:	b084      	sub	sp, #16
 80126d2:	af00      	add	r7, sp, #0
 80126d4:	60f8      	str	r0, [r7, #12]
 80126d6:	60b9      	str	r1, [r7, #8]
 80126d8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80126da:	68fb      	ldr	r3, [r7, #12]
 80126dc:	2203      	movs	r2, #3
 80126de:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80126e2:	68fb      	ldr	r3, [r7, #12]
 80126e4:	687a      	ldr	r2, [r7, #4]
 80126e6:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 80126ea:	68fb      	ldr	r3, [r7, #12]
 80126ec:	687a      	ldr	r2, [r7, #4]
 80126ee:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80126f2:	687b      	ldr	r3, [r7, #4]
 80126f4:	68ba      	ldr	r2, [r7, #8]
 80126f6:	2100      	movs	r1, #0
 80126f8:	68f8      	ldr	r0, [r7, #12]
 80126fa:	f003 fb7d 	bl	8015df8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80126fe:	2300      	movs	r3, #0
}
 8012700:	4618      	mov	r0, r3
 8012702:	3710      	adds	r7, #16
 8012704:	46bd      	mov	sp, r7
 8012706:	bd80      	pop	{r7, pc}

08012708 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8012708:	b580      	push	{r7, lr}
 801270a:	b084      	sub	sp, #16
 801270c:	af00      	add	r7, sp, #0
 801270e:	60f8      	str	r0, [r7, #12]
 8012710:	60b9      	str	r1, [r7, #8]
 8012712:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8012714:	687b      	ldr	r3, [r7, #4]
 8012716:	68ba      	ldr	r2, [r7, #8]
 8012718:	2100      	movs	r1, #0
 801271a:	68f8      	ldr	r0, [r7, #12]
 801271c:	f003 fb6c 	bl	8015df8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012720:	2300      	movs	r3, #0
}
 8012722:	4618      	mov	r0, r3
 8012724:	3710      	adds	r7, #16
 8012726:	46bd      	mov	sp, r7
 8012728:	bd80      	pop	{r7, pc}

0801272a <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 801272a:	b580      	push	{r7, lr}
 801272c:	b082      	sub	sp, #8
 801272e:	af00      	add	r7, sp, #0
 8012730:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8012732:	687b      	ldr	r3, [r7, #4]
 8012734:	2204      	movs	r2, #4
 8012736:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 801273a:	2300      	movs	r3, #0
 801273c:	2200      	movs	r2, #0
 801273e:	2100      	movs	r1, #0
 8012740:	6878      	ldr	r0, [r7, #4]
 8012742:	f003 fb38 	bl	8015db6 <USBD_LL_Transmit>

  return USBD_OK;
 8012746:	2300      	movs	r3, #0
}
 8012748:	4618      	mov	r0, r3
 801274a:	3708      	adds	r7, #8
 801274c:	46bd      	mov	sp, r7
 801274e:	bd80      	pop	{r7, pc}

08012750 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8012750:	b580      	push	{r7, lr}
 8012752:	b082      	sub	sp, #8
 8012754:	af00      	add	r7, sp, #0
 8012756:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8012758:	687b      	ldr	r3, [r7, #4]
 801275a:	2205      	movs	r2, #5
 801275c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012760:	2300      	movs	r3, #0
 8012762:	2200      	movs	r2, #0
 8012764:	2100      	movs	r1, #0
 8012766:	6878      	ldr	r0, [r7, #4]
 8012768:	f003 fb46 	bl	8015df8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801276c:	2300      	movs	r3, #0
}
 801276e:	4618      	mov	r0, r3
 8012770:	3708      	adds	r7, #8
 8012772:	46bd      	mov	sp, r7
 8012774:	bd80      	pop	{r7, pc}

08012776 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8012776:	b480      	push	{r7}
 8012778:	b085      	sub	sp, #20
 801277a:	af00      	add	r7, sp, #0
 801277c:	4603      	mov	r3, r0
 801277e:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8012780:	2300      	movs	r3, #0
 8012782:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8012784:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8012788:	2b84      	cmp	r3, #132	; 0x84
 801278a:	d005      	beq.n	8012798 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 801278c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8012790:	68fb      	ldr	r3, [r7, #12]
 8012792:	4413      	add	r3, r2
 8012794:	3303      	adds	r3, #3
 8012796:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8012798:	68fb      	ldr	r3, [r7, #12]
}
 801279a:	4618      	mov	r0, r3
 801279c:	3714      	adds	r7, #20
 801279e:	46bd      	mov	sp, r7
 80127a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127a4:	4770      	bx	lr

080127a6 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80127a6:	b480      	push	{r7}
 80127a8:	b083      	sub	sp, #12
 80127aa:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80127ac:	f3ef 8305 	mrs	r3, IPSR
 80127b0:	607b      	str	r3, [r7, #4]
  return(result);
 80127b2:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80127b4:	2b00      	cmp	r3, #0
 80127b6:	bf14      	ite	ne
 80127b8:	2301      	movne	r3, #1
 80127ba:	2300      	moveq	r3, #0
 80127bc:	b2db      	uxtb	r3, r3
}
 80127be:	4618      	mov	r0, r3
 80127c0:	370c      	adds	r7, #12
 80127c2:	46bd      	mov	sp, r7
 80127c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127c8:	4770      	bx	lr

080127ca <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80127ca:	b580      	push	{r7, lr}
 80127cc:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80127ce:	f001 fb31 	bl	8013e34 <vTaskStartScheduler>
  
  return osOK;
 80127d2:	2300      	movs	r3, #0
}
 80127d4:	4618      	mov	r0, r3
 80127d6:	bd80      	pop	{r7, pc}

080127d8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80127d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80127da:	b089      	sub	sp, #36	; 0x24
 80127dc:	af04      	add	r7, sp, #16
 80127de:	6078      	str	r0, [r7, #4]
 80127e0:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80127e2:	687b      	ldr	r3, [r7, #4]
 80127e4:	695b      	ldr	r3, [r3, #20]
 80127e6:	2b00      	cmp	r3, #0
 80127e8:	d020      	beq.n	801282c <osThreadCreate+0x54>
 80127ea:	687b      	ldr	r3, [r7, #4]
 80127ec:	699b      	ldr	r3, [r3, #24]
 80127ee:	2b00      	cmp	r3, #0
 80127f0:	d01c      	beq.n	801282c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80127f2:	687b      	ldr	r3, [r7, #4]
 80127f4:	685c      	ldr	r4, [r3, #4]
 80127f6:	687b      	ldr	r3, [r7, #4]
 80127f8:	681d      	ldr	r5, [r3, #0]
 80127fa:	687b      	ldr	r3, [r7, #4]
 80127fc:	691e      	ldr	r6, [r3, #16]
 80127fe:	687b      	ldr	r3, [r7, #4]
 8012800:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8012804:	4618      	mov	r0, r3
 8012806:	f7ff ffb6 	bl	8012776 <makeFreeRtosPriority>
 801280a:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 801280c:	687b      	ldr	r3, [r7, #4]
 801280e:	695b      	ldr	r3, [r3, #20]
 8012810:	687a      	ldr	r2, [r7, #4]
 8012812:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8012814:	9202      	str	r2, [sp, #8]
 8012816:	9301      	str	r3, [sp, #4]
 8012818:	9100      	str	r1, [sp, #0]
 801281a:	683b      	ldr	r3, [r7, #0]
 801281c:	4632      	mov	r2, r6
 801281e:	4629      	mov	r1, r5
 8012820:	4620      	mov	r0, r4
 8012822:	f001 f944 	bl	8013aae <xTaskCreateStatic>
 8012826:	4603      	mov	r3, r0
 8012828:	60fb      	str	r3, [r7, #12]
 801282a:	e01c      	b.n	8012866 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801282c:	687b      	ldr	r3, [r7, #4]
 801282e:	685c      	ldr	r4, [r3, #4]
 8012830:	687b      	ldr	r3, [r7, #4]
 8012832:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8012834:	687b      	ldr	r3, [r7, #4]
 8012836:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8012838:	b29e      	uxth	r6, r3
 801283a:	687b      	ldr	r3, [r7, #4]
 801283c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8012840:	4618      	mov	r0, r3
 8012842:	f7ff ff98 	bl	8012776 <makeFreeRtosPriority>
 8012846:	4602      	mov	r2, r0
 8012848:	f107 030c 	add.w	r3, r7, #12
 801284c:	9301      	str	r3, [sp, #4]
 801284e:	9200      	str	r2, [sp, #0]
 8012850:	683b      	ldr	r3, [r7, #0]
 8012852:	4632      	mov	r2, r6
 8012854:	4629      	mov	r1, r5
 8012856:	4620      	mov	r0, r4
 8012858:	f001 f983 	bl	8013b62 <xTaskCreate>
 801285c:	4603      	mov	r3, r0
 801285e:	2b01      	cmp	r3, #1
 8012860:	d001      	beq.n	8012866 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8012862:	2300      	movs	r3, #0
 8012864:	e000      	b.n	8012868 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8012866:	68fb      	ldr	r3, [r7, #12]
}
 8012868:	4618      	mov	r0, r3
 801286a:	3714      	adds	r7, #20
 801286c:	46bd      	mov	sp, r7
 801286e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08012870 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8012870:	b580      	push	{r7, lr}
 8012872:	b084      	sub	sp, #16
 8012874:	af00      	add	r7, sp, #0
 8012876:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8012878:	687b      	ldr	r3, [r7, #4]
 801287a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 801287c:	68fb      	ldr	r3, [r7, #12]
 801287e:	2b00      	cmp	r3, #0
 8012880:	d001      	beq.n	8012886 <osDelay+0x16>
 8012882:	68fb      	ldr	r3, [r7, #12]
 8012884:	e000      	b.n	8012888 <osDelay+0x18>
 8012886:	2301      	movs	r3, #1
 8012888:	4618      	mov	r0, r3
 801288a:	f001 fa9f 	bl	8013dcc <vTaskDelay>
  
  return osOK;
 801288e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8012890:	4618      	mov	r0, r3
 8012892:	3710      	adds	r7, #16
 8012894:	46bd      	mov	sp, r7
 8012896:	bd80      	pop	{r7, pc}

08012898 <osSignalSet>:
* @param  signals       specifies the signal flags of the thread that should be set.
* @retval previous signal flags of the specified thread or 0x80000000 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSignalSet shall be consistent in every CMSIS-RTOS.
*/
int32_t osSignalSet (osThreadId thread_id, int32_t signal)
{
 8012898:	b580      	push	{r7, lr}
 801289a:	b086      	sub	sp, #24
 801289c:	af02      	add	r7, sp, #8
 801289e:	6078      	str	r0, [r7, #4]
 80128a0:	6039      	str	r1, [r7, #0]
#if( configUSE_TASK_NOTIFICATIONS == 1 )	
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80128a2:	2300      	movs	r3, #0
 80128a4:	60fb      	str	r3, [r7, #12]
  uint32_t ulPreviousNotificationValue = 0;
 80128a6:	2300      	movs	r3, #0
 80128a8:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode())
 80128aa:	f7ff ff7c 	bl	80127a6 <inHandlerMode>
 80128ae:	4603      	mov	r3, r0
 80128b0:	2b00      	cmp	r3, #0
 80128b2:	d01c      	beq.n	80128ee <osSignalSet+0x56>
  {
    if(xTaskGenericNotifyFromISR( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue, &xHigherPriorityTaskWoken ) != pdPASS )
 80128b4:	6839      	ldr	r1, [r7, #0]
 80128b6:	f107 0208 	add.w	r2, r7, #8
 80128ba:	f107 030c 	add.w	r3, r7, #12
 80128be:	9300      	str	r3, [sp, #0]
 80128c0:	4613      	mov	r3, r2
 80128c2:	2201      	movs	r2, #1
 80128c4:	6878      	ldr	r0, [r7, #4]
 80128c6:	f002 f857 	bl	8014978 <xTaskGenericNotifyFromISR>
 80128ca:	4603      	mov	r3, r0
 80128cc:	2b01      	cmp	r3, #1
 80128ce:	d002      	beq.n	80128d6 <osSignalSet+0x3e>
      return 0x80000000;
 80128d0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80128d4:	e019      	b.n	801290a <osSignalSet+0x72>
    
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80128d6:	68fb      	ldr	r3, [r7, #12]
 80128d8:	2b00      	cmp	r3, #0
 80128da:	d015      	beq.n	8012908 <osSignalSet+0x70>
 80128dc:	4b0d      	ldr	r3, [pc, #52]	; (8012914 <osSignalSet+0x7c>)
 80128de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80128e2:	601a      	str	r2, [r3, #0]
 80128e4:	f3bf 8f4f 	dsb	sy
 80128e8:	f3bf 8f6f 	isb	sy
 80128ec:	e00c      	b.n	8012908 <osSignalSet+0x70>
  }  
  else if(xTaskGenericNotify( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue) != pdPASS )
 80128ee:	6839      	ldr	r1, [r7, #0]
 80128f0:	f107 0308 	add.w	r3, r7, #8
 80128f4:	2201      	movs	r2, #1
 80128f6:	6878      	ldr	r0, [r7, #4]
 80128f8:	f001 ff8c 	bl	8014814 <xTaskGenericNotify>
 80128fc:	4603      	mov	r3, r0
 80128fe:	2b01      	cmp	r3, #1
 8012900:	d002      	beq.n	8012908 <osSignalSet+0x70>
    return 0x80000000;
 8012902:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012906:	e000      	b.n	801290a <osSignalSet+0x72>
  
  return ulPreviousNotificationValue;
 8012908:	68bb      	ldr	r3, [r7, #8]
  (void) thread_id;
  (void) signal;

  return 0x80000000; /* Task Notification not supported */ 	
#endif
}
 801290a:	4618      	mov	r0, r3
 801290c:	3710      	adds	r7, #16
 801290e:	46bd      	mov	sp, r7
 8012910:	bd80      	pop	{r7, pc}
 8012912:	bf00      	nop
 8012914:	e000ed04 	.word	0xe000ed04

08012918 <osSignalWait>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval  event flag information or error code.
* @note   MUST REMAIN UNCHANGED: \b osSignalWait shall be consistent in every CMSIS-RTOS.
*/
osEvent osSignalWait (int32_t signals, uint32_t millisec)
{
 8012918:	b590      	push	{r4, r7, lr}
 801291a:	b089      	sub	sp, #36	; 0x24
 801291c:	af00      	add	r7, sp, #0
 801291e:	60f8      	str	r0, [r7, #12]
 8012920:	60b9      	str	r1, [r7, #8]
 8012922:	607a      	str	r2, [r7, #4]

#if( configUSE_TASK_NOTIFICATIONS == 1 )
	
  TickType_t ticks;

  ret.value.signals = 0;  
 8012924:	2300      	movs	r3, #0
 8012926:	617b      	str	r3, [r7, #20]
  ticks = 0;
 8012928:	2300      	movs	r3, #0
 801292a:	61fb      	str	r3, [r7, #28]
  if (millisec == osWaitForever) {
 801292c:	687b      	ldr	r3, [r7, #4]
 801292e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012932:	d103      	bne.n	801293c <osSignalWait+0x24>
    ticks = portMAX_DELAY;
 8012934:	f04f 33ff 	mov.w	r3, #4294967295
 8012938:	61fb      	str	r3, [r7, #28]
 801293a:	e009      	b.n	8012950 <osSignalWait+0x38>
  }
  else if (millisec != 0) {
 801293c:	687b      	ldr	r3, [r7, #4]
 801293e:	2b00      	cmp	r3, #0
 8012940:	d006      	beq.n	8012950 <osSignalWait+0x38>
    ticks = millisec / portTICK_PERIOD_MS;
 8012942:	687b      	ldr	r3, [r7, #4]
 8012944:	61fb      	str	r3, [r7, #28]
    if (ticks == 0) {
 8012946:	69fb      	ldr	r3, [r7, #28]
 8012948:	2b00      	cmp	r3, #0
 801294a:	d101      	bne.n	8012950 <osSignalWait+0x38>
      ticks = 1;
 801294c:	2301      	movs	r3, #1
 801294e:	61fb      	str	r3, [r7, #28]
    }
  }  
  
  if (inHandlerMode())
 8012950:	f7ff ff29 	bl	80127a6 <inHandlerMode>
 8012954:	4603      	mov	r3, r0
 8012956:	2b00      	cmp	r3, #0
 8012958:	d002      	beq.n	8012960 <osSignalWait+0x48>
  {
    ret.status = osErrorISR;  /*Not allowed in ISR*/
 801295a:	2382      	movs	r3, #130	; 0x82
 801295c:	613b      	str	r3, [r7, #16]
 801295e:	e01b      	b.n	8012998 <osSignalWait+0x80>
  }
  else
  {
    if(xTaskNotifyWait( 0,(uint32_t) signals, (uint32_t *)&ret.value.signals, ticks) != pdTRUE)
 8012960:	68b9      	ldr	r1, [r7, #8]
 8012962:	f107 0310 	add.w	r3, r7, #16
 8012966:	1d1a      	adds	r2, r3, #4
 8012968:	69fb      	ldr	r3, [r7, #28]
 801296a:	2000      	movs	r0, #0
 801296c:	f001 fef8 	bl	8014760 <xTaskNotifyWait>
 8012970:	4603      	mov	r3, r0
 8012972:	2b01      	cmp	r3, #1
 8012974:	d008      	beq.n	8012988 <osSignalWait+0x70>
    {
      if(ticks == 0)  ret.status = osOK;
 8012976:	69fb      	ldr	r3, [r7, #28]
 8012978:	2b00      	cmp	r3, #0
 801297a:	d102      	bne.n	8012982 <osSignalWait+0x6a>
 801297c:	2300      	movs	r3, #0
 801297e:	613b      	str	r3, [r7, #16]
 8012980:	e00a      	b.n	8012998 <osSignalWait+0x80>
      else  ret.status = osEventTimeout;
 8012982:	2340      	movs	r3, #64	; 0x40
 8012984:	613b      	str	r3, [r7, #16]
 8012986:	e007      	b.n	8012998 <osSignalWait+0x80>
    }
    else if(ret.value.signals < 0)
 8012988:	697b      	ldr	r3, [r7, #20]
 801298a:	2b00      	cmp	r3, #0
 801298c:	da02      	bge.n	8012994 <osSignalWait+0x7c>
    {
      ret.status =  osErrorValue;     
 801298e:	2386      	movs	r3, #134	; 0x86
 8012990:	613b      	str	r3, [r7, #16]
 8012992:	e001      	b.n	8012998 <osSignalWait+0x80>
    }
    else  ret.status =  osEventSignal;
 8012994:	2308      	movs	r3, #8
 8012996:	613b      	str	r3, [r7, #16]
  (void) millisec;
	
  ret.status =  osErrorOS;	/* Task Notification not supported */
#endif
  
  return ret;
 8012998:	68fb      	ldr	r3, [r7, #12]
 801299a:	461c      	mov	r4, r3
 801299c:	f107 0310 	add.w	r3, r7, #16
 80129a0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80129a4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80129a8:	68f8      	ldr	r0, [r7, #12]
 80129aa:	3724      	adds	r7, #36	; 0x24
 80129ac:	46bd      	mov	sp, r7
 80129ae:	bd90      	pop	{r4, r7, pc}

080129b0 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 80129b0:	b580      	push	{r7, lr}
 80129b2:	b082      	sub	sp, #8
 80129b4:	af00      	add	r7, sp, #0
 80129b6:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	685b      	ldr	r3, [r3, #4]
 80129bc:	2b00      	cmp	r3, #0
 80129be:	d007      	beq.n	80129d0 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	685b      	ldr	r3, [r3, #4]
 80129c4:	4619      	mov	r1, r3
 80129c6:	2001      	movs	r0, #1
 80129c8:	f000 fc5f 	bl	801328a <xQueueCreateMutexStatic>
 80129cc:	4603      	mov	r3, r0
 80129ce:	e003      	b.n	80129d8 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 80129d0:	2001      	movs	r0, #1
 80129d2:	f000 fc42 	bl	801325a <xQueueCreateMutex>
 80129d6:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 80129d8:	4618      	mov	r0, r3
 80129da:	3708      	adds	r7, #8
 80129dc:	46bd      	mov	sp, r7
 80129de:	bd80      	pop	{r7, pc}

080129e0 <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 80129e0:	b580      	push	{r7, lr}
 80129e2:	b086      	sub	sp, #24
 80129e4:	af00      	add	r7, sp, #0
 80129e6:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	685b      	ldr	r3, [r3, #4]
 80129ec:	3303      	adds	r3, #3
 80129ee:	f023 0303 	bic.w	r3, r3, #3
 80129f2:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 80129f4:	2014      	movs	r0, #20
 80129f6:	f002 fb3b 	bl	8015070 <pvPortMalloc>
 80129fa:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 80129fc:	697b      	ldr	r3, [r7, #20]
 80129fe:	2b00      	cmp	r3, #0
 8012a00:	d046      	beq.n	8012a90 <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 8012a02:	687b      	ldr	r3, [r7, #4]
 8012a04:	681a      	ldr	r2, [r3, #0]
 8012a06:	697b      	ldr	r3, [r7, #20]
 8012a08:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 8012a0a:	68fa      	ldr	r2, [r7, #12]
 8012a0c:	697b      	ldr	r3, [r7, #20]
 8012a0e:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 8012a10:	697b      	ldr	r3, [r7, #20]
 8012a12:	2200      	movs	r2, #0
 8012a14:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 8012a16:	687b      	ldr	r3, [r7, #4]
 8012a18:	681b      	ldr	r3, [r3, #0]
 8012a1a:	4618      	mov	r0, r3
 8012a1c:	f002 fb28 	bl	8015070 <pvPortMalloc>
 8012a20:	4602      	mov	r2, r0
 8012a22:	697b      	ldr	r3, [r7, #20]
 8012a24:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 8012a26:	697b      	ldr	r3, [r7, #20]
 8012a28:	685b      	ldr	r3, [r3, #4]
 8012a2a:	2b00      	cmp	r3, #0
 8012a2c:	d02b      	beq.n	8012a86 <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 8012a2e:	687b      	ldr	r3, [r7, #4]
 8012a30:	681b      	ldr	r3, [r3, #0]
 8012a32:	68fa      	ldr	r2, [r7, #12]
 8012a34:	fb02 f303 	mul.w	r3, r2, r3
 8012a38:	4618      	mov	r0, r3
 8012a3a:	f002 fb19 	bl	8015070 <pvPortMalloc>
 8012a3e:	4602      	mov	r2, r0
 8012a40:	697b      	ldr	r3, [r7, #20]
 8012a42:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 8012a44:	697b      	ldr	r3, [r7, #20]
 8012a46:	681b      	ldr	r3, [r3, #0]
 8012a48:	2b00      	cmp	r3, #0
 8012a4a:	d011      	beq.n	8012a70 <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 8012a4c:	2300      	movs	r3, #0
 8012a4e:	613b      	str	r3, [r7, #16]
 8012a50:	e008      	b.n	8012a64 <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 8012a52:	697b      	ldr	r3, [r7, #20]
 8012a54:	685a      	ldr	r2, [r3, #4]
 8012a56:	693b      	ldr	r3, [r7, #16]
 8012a58:	4413      	add	r3, r2
 8012a5a:	2200      	movs	r2, #0
 8012a5c:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 8012a5e:	693b      	ldr	r3, [r7, #16]
 8012a60:	3301      	adds	r3, #1
 8012a62:	613b      	str	r3, [r7, #16]
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	681b      	ldr	r3, [r3, #0]
 8012a68:	693a      	ldr	r2, [r7, #16]
 8012a6a:	429a      	cmp	r2, r3
 8012a6c:	d3f1      	bcc.n	8012a52 <osPoolCreate+0x72>
 8012a6e:	e00f      	b.n	8012a90 <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 8012a70:	697b      	ldr	r3, [r7, #20]
 8012a72:	685b      	ldr	r3, [r3, #4]
 8012a74:	4618      	mov	r0, r3
 8012a76:	f002 fbbd 	bl	80151f4 <vPortFree>
        vPortFree(thePool);
 8012a7a:	6978      	ldr	r0, [r7, #20]
 8012a7c:	f002 fbba 	bl	80151f4 <vPortFree>
        thePool = NULL;
 8012a80:	2300      	movs	r3, #0
 8012a82:	617b      	str	r3, [r7, #20]
 8012a84:	e004      	b.n	8012a90 <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 8012a86:	6978      	ldr	r0, [r7, #20]
 8012a88:	f002 fbb4 	bl	80151f4 <vPortFree>
      thePool = NULL;
 8012a8c:	2300      	movs	r3, #0
 8012a8e:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 8012a90:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 8012a92:	4618      	mov	r0, r3
 8012a94:	3718      	adds	r7, #24
 8012a96:	46bd      	mov	sp, r7
 8012a98:	bd80      	pop	{r7, pc}

08012a9a <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 8012a9a:	b580      	push	{r7, lr}
 8012a9c:	b08a      	sub	sp, #40	; 0x28
 8012a9e:	af00      	add	r7, sp, #0
 8012aa0:	6078      	str	r0, [r7, #4]
  int dummy = 0;
 8012aa2:	2300      	movs	r3, #0
 8012aa4:	627b      	str	r3, [r7, #36]	; 0x24
  void *p = NULL;
 8012aa6:	2300      	movs	r3, #0
 8012aa8:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 8012aaa:	f7ff fe7c 	bl	80127a6 <inHandlerMode>
 8012aae:	4603      	mov	r3, r0
 8012ab0:	2b00      	cmp	r3, #0
 8012ab2:	d00e      	beq.n	8012ad2 <osPoolAlloc+0x38>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8012ab4:	f3ef 8211 	mrs	r2, BASEPRI
 8012ab8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012abc:	f383 8811 	msr	BASEPRI, r3
 8012ac0:	f3bf 8f6f 	isb	sy
 8012ac4:	f3bf 8f4f 	dsb	sy
 8012ac8:	617a      	str	r2, [r7, #20]
 8012aca:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8012acc:	697b      	ldr	r3, [r7, #20]
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 8012ace:	627b      	str	r3, [r7, #36]	; 0x24
 8012ad0:	e001      	b.n	8012ad6 <osPoolAlloc+0x3c>
  }
  else {
    vPortEnterCritical();
 8012ad2:	f002 f9b3 	bl	8014e3c <vPortEnterCritical>
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 8012ad6:	2300      	movs	r3, #0
 8012ad8:	61fb      	str	r3, [r7, #28]
 8012ada:	e029      	b.n	8012b30 <osPoolAlloc+0x96>
    index = (pool_id->currentIndex + i) % pool_id->pool_sz;
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	691a      	ldr	r2, [r3, #16]
 8012ae0:	69fb      	ldr	r3, [r7, #28]
 8012ae2:	4413      	add	r3, r2
 8012ae4:	687a      	ldr	r2, [r7, #4]
 8012ae6:	6892      	ldr	r2, [r2, #8]
 8012ae8:	fbb3 f1f2 	udiv	r1, r3, r2
 8012aec:	fb02 f201 	mul.w	r2, r2, r1
 8012af0:	1a9b      	subs	r3, r3, r2
 8012af2:	61bb      	str	r3, [r7, #24]
    
    if (pool_id->markers[index] == 0) {
 8012af4:	687b      	ldr	r3, [r7, #4]
 8012af6:	685a      	ldr	r2, [r3, #4]
 8012af8:	69bb      	ldr	r3, [r7, #24]
 8012afa:	4413      	add	r3, r2
 8012afc:	781b      	ldrb	r3, [r3, #0]
 8012afe:	2b00      	cmp	r3, #0
 8012b00:	d113      	bne.n	8012b2a <osPoolAlloc+0x90>
      pool_id->markers[index] = 1;
 8012b02:	687b      	ldr	r3, [r7, #4]
 8012b04:	685a      	ldr	r2, [r3, #4]
 8012b06:	69bb      	ldr	r3, [r7, #24]
 8012b08:	4413      	add	r3, r2
 8012b0a:	2201      	movs	r2, #1
 8012b0c:	701a      	strb	r2, [r3, #0]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 8012b0e:	687b      	ldr	r3, [r7, #4]
 8012b10:	681b      	ldr	r3, [r3, #0]
 8012b12:	4619      	mov	r1, r3
 8012b14:	687b      	ldr	r3, [r7, #4]
 8012b16:	68db      	ldr	r3, [r3, #12]
 8012b18:	69ba      	ldr	r2, [r7, #24]
 8012b1a:	fb02 f303 	mul.w	r3, r2, r3
 8012b1e:	440b      	add	r3, r1
 8012b20:	623b      	str	r3, [r7, #32]
      pool_id->currentIndex = index;
 8012b22:	687b      	ldr	r3, [r7, #4]
 8012b24:	69ba      	ldr	r2, [r7, #24]
 8012b26:	611a      	str	r2, [r3, #16]
      break;
 8012b28:	e007      	b.n	8012b3a <osPoolAlloc+0xa0>
  for (i = 0; i < pool_id->pool_sz; i++) {
 8012b2a:	69fb      	ldr	r3, [r7, #28]
 8012b2c:	3301      	adds	r3, #1
 8012b2e:	61fb      	str	r3, [r7, #28]
 8012b30:	687b      	ldr	r3, [r7, #4]
 8012b32:	689b      	ldr	r3, [r3, #8]
 8012b34:	69fa      	ldr	r2, [r7, #28]
 8012b36:	429a      	cmp	r2, r3
 8012b38:	d3d0      	bcc.n	8012adc <osPoolAlloc+0x42>
    }
  }
  
  if (inHandlerMode()) {
 8012b3a:	f7ff fe34 	bl	80127a6 <inHandlerMode>
 8012b3e:	4603      	mov	r3, r0
 8012b40:	2b00      	cmp	r3, #0
 8012b42:	d005      	beq.n	8012b50 <osPoolAlloc+0xb6>
    portCLEAR_INTERRUPT_MASK_FROM_ISR(dummy);
 8012b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b46:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8012b48:	68fb      	ldr	r3, [r7, #12]
 8012b4a:	f383 8811 	msr	BASEPRI, r3
 8012b4e:	e001      	b.n	8012b54 <osPoolAlloc+0xba>
  }
  else {
    vPortExitCritical();
 8012b50:	f002 f9a2 	bl	8014e98 <vPortExitCritical>
  }
  
  return p;
 8012b54:	6a3b      	ldr	r3, [r7, #32]
}
 8012b56:	4618      	mov	r0, r3
 8012b58:	3728      	adds	r7, #40	; 0x28
 8012b5a:	46bd      	mov	sp, r7
 8012b5c:	bd80      	pop	{r7, pc}

08012b5e <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 8012b5e:	b480      	push	{r7}
 8012b60:	b085      	sub	sp, #20
 8012b62:	af00      	add	r7, sp, #0
 8012b64:	6078      	str	r0, [r7, #4]
 8012b66:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 8012b68:	687b      	ldr	r3, [r7, #4]
 8012b6a:	2b00      	cmp	r3, #0
 8012b6c:	d101      	bne.n	8012b72 <osPoolFree+0x14>
    return osErrorParameter;
 8012b6e:	2380      	movs	r3, #128	; 0x80
 8012b70:	e030      	b.n	8012bd4 <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 8012b72:	683b      	ldr	r3, [r7, #0]
 8012b74:	2b00      	cmp	r3, #0
 8012b76:	d101      	bne.n	8012b7c <osPoolFree+0x1e>
    return osErrorParameter;
 8012b78:	2380      	movs	r3, #128	; 0x80
 8012b7a:	e02b      	b.n	8012bd4 <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 8012b7c:	687b      	ldr	r3, [r7, #4]
 8012b7e:	681b      	ldr	r3, [r3, #0]
 8012b80:	683a      	ldr	r2, [r7, #0]
 8012b82:	429a      	cmp	r2, r3
 8012b84:	d201      	bcs.n	8012b8a <osPoolFree+0x2c>
    return osErrorParameter;
 8012b86:	2380      	movs	r3, #128	; 0x80
 8012b88:	e024      	b.n	8012bd4 <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 8012b8a:	683b      	ldr	r3, [r7, #0]
 8012b8c:	687a      	ldr	r2, [r7, #4]
 8012b8e:	6812      	ldr	r2, [r2, #0]
 8012b90:	1a9b      	subs	r3, r3, r2
 8012b92:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 8012b94:	687b      	ldr	r3, [r7, #4]
 8012b96:	68da      	ldr	r2, [r3, #12]
 8012b98:	68fb      	ldr	r3, [r7, #12]
 8012b9a:	fbb3 f1f2 	udiv	r1, r3, r2
 8012b9e:	fb02 f201 	mul.w	r2, r2, r1
 8012ba2:	1a9b      	subs	r3, r3, r2
 8012ba4:	2b00      	cmp	r3, #0
 8012ba6:	d001      	beq.n	8012bac <osPoolFree+0x4e>
    return osErrorParameter;
 8012ba8:	2380      	movs	r3, #128	; 0x80
 8012baa:	e013      	b.n	8012bd4 <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 8012bac:	687b      	ldr	r3, [r7, #4]
 8012bae:	68db      	ldr	r3, [r3, #12]
 8012bb0:	68fa      	ldr	r2, [r7, #12]
 8012bb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8012bb6:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 8012bb8:	687b      	ldr	r3, [r7, #4]
 8012bba:	689b      	ldr	r3, [r3, #8]
 8012bbc:	68fa      	ldr	r2, [r7, #12]
 8012bbe:	429a      	cmp	r2, r3
 8012bc0:	d301      	bcc.n	8012bc6 <osPoolFree+0x68>
    return osErrorParameter;
 8012bc2:	2380      	movs	r3, #128	; 0x80
 8012bc4:	e006      	b.n	8012bd4 <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 8012bc6:	687b      	ldr	r3, [r7, #4]
 8012bc8:	685a      	ldr	r2, [r3, #4]
 8012bca:	68fb      	ldr	r3, [r7, #12]
 8012bcc:	4413      	add	r3, r2
 8012bce:	2200      	movs	r2, #0
 8012bd0:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 8012bd2:	2300      	movs	r3, #0
}
 8012bd4:	4618      	mov	r0, r3
 8012bd6:	3714      	adds	r7, #20
 8012bd8:	46bd      	mov	sp, r7
 8012bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bde:	4770      	bx	lr

08012be0 <osMailCreate>:
* @param   thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval mail queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMailCreate shall be consistent in every CMSIS-RTOS.
*/
osMailQId osMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id)
{
 8012be0:	b590      	push	{r4, r7, lr}
 8012be2:	b087      	sub	sp, #28
 8012be4:	af00      	add	r7, sp, #0
 8012be6:	6078      	str	r0, [r7, #4]
 8012be8:	6039      	str	r1, [r7, #0]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  (void) thread_id;
  
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 8012bea:	687b      	ldr	r3, [r7, #4]
 8012bec:	681b      	ldr	r3, [r3, #0]
 8012bee:	60fb      	str	r3, [r7, #12]
 8012bf0:	687b      	ldr	r3, [r7, #4]
 8012bf2:	685b      	ldr	r3, [r3, #4]
 8012bf4:	613b      	str	r3, [r7, #16]
 8012bf6:	2300      	movs	r3, #0
 8012bf8:	617b      	str	r3, [r7, #20]
  
  /* Create a mail queue control block */

  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 8012bfa:	687b      	ldr	r3, [r7, #4]
 8012bfc:	689c      	ldr	r4, [r3, #8]
 8012bfe:	200c      	movs	r0, #12
 8012c00:	f002 fa36 	bl	8015070 <pvPortMalloc>
 8012c04:	4603      	mov	r3, r0
 8012c06:	6023      	str	r3, [r4, #0]

  if (*(queue_def->cb) == NULL) {
 8012c08:	687b      	ldr	r3, [r7, #4]
 8012c0a:	689b      	ldr	r3, [r3, #8]
 8012c0c:	681b      	ldr	r3, [r3, #0]
 8012c0e:	2b00      	cmp	r3, #0
 8012c10:	d101      	bne.n	8012c16 <osMailCreate+0x36>
    return NULL;
 8012c12:	2300      	movs	r3, #0
 8012c14:	e038      	b.n	8012c88 <osMailCreate+0xa8>
  }
  (*(queue_def->cb))->queue_def = queue_def;
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	689b      	ldr	r3, [r3, #8]
 8012c1a:	681b      	ldr	r3, [r3, #0]
 8012c1c:	687a      	ldr	r2, [r7, #4]
 8012c1e:	601a      	str	r2, [r3, #0]
  
  /* Create a queue in FreeRTOS */
  (*(queue_def->cb))->handle = xQueueCreate(queue_def->queue_sz, sizeof(void *));
 8012c20:	687b      	ldr	r3, [r7, #4]
 8012c22:	6818      	ldr	r0, [r3, #0]
 8012c24:	687b      	ldr	r3, [r7, #4]
 8012c26:	689b      	ldr	r3, [r3, #8]
 8012c28:	681c      	ldr	r4, [r3, #0]
 8012c2a:	2200      	movs	r2, #0
 8012c2c:	2104      	movs	r1, #4
 8012c2e:	f000 fa9c 	bl	801316a <xQueueGenericCreate>
 8012c32:	4603      	mov	r3, r0
 8012c34:	6063      	str	r3, [r4, #4]


  if ((*(queue_def->cb))->handle == NULL) {
 8012c36:	687b      	ldr	r3, [r7, #4]
 8012c38:	689b      	ldr	r3, [r3, #8]
 8012c3a:	681b      	ldr	r3, [r3, #0]
 8012c3c:	685b      	ldr	r3, [r3, #4]
 8012c3e:	2b00      	cmp	r3, #0
 8012c40:	d107      	bne.n	8012c52 <osMailCreate+0x72>
    vPortFree(*(queue_def->cb));
 8012c42:	687b      	ldr	r3, [r7, #4]
 8012c44:	689b      	ldr	r3, [r3, #8]
 8012c46:	681b      	ldr	r3, [r3, #0]
 8012c48:	4618      	mov	r0, r3
 8012c4a:	f002 fad3 	bl	80151f4 <vPortFree>
    return NULL;
 8012c4e:	2300      	movs	r3, #0
 8012c50:	e01a      	b.n	8012c88 <osMailCreate+0xa8>
  }
  
  /* Create a mail pool */
  (*(queue_def->cb))->pool = osPoolCreate(&pool_def);
 8012c52:	687b      	ldr	r3, [r7, #4]
 8012c54:	689b      	ldr	r3, [r3, #8]
 8012c56:	681c      	ldr	r4, [r3, #0]
 8012c58:	f107 030c 	add.w	r3, r7, #12
 8012c5c:	4618      	mov	r0, r3
 8012c5e:	f7ff febf 	bl	80129e0 <osPoolCreate>
 8012c62:	4603      	mov	r3, r0
 8012c64:	60a3      	str	r3, [r4, #8]
  if ((*(queue_def->cb))->pool == NULL) {
 8012c66:	687b      	ldr	r3, [r7, #4]
 8012c68:	689b      	ldr	r3, [r3, #8]
 8012c6a:	681b      	ldr	r3, [r3, #0]
 8012c6c:	689b      	ldr	r3, [r3, #8]
 8012c6e:	2b00      	cmp	r3, #0
 8012c70:	d107      	bne.n	8012c82 <osMailCreate+0xa2>
    //TODO: Delete queue. How to do it in FreeRTOS?
    vPortFree(*(queue_def->cb));
 8012c72:	687b      	ldr	r3, [r7, #4]
 8012c74:	689b      	ldr	r3, [r3, #8]
 8012c76:	681b      	ldr	r3, [r3, #0]
 8012c78:	4618      	mov	r0, r3
 8012c7a:	f002 fabb 	bl	80151f4 <vPortFree>
    return NULL;
 8012c7e:	2300      	movs	r3, #0
 8012c80:	e002      	b.n	8012c88 <osMailCreate+0xa8>
  }
  
  return *(queue_def->cb);
 8012c82:	687b      	ldr	r3, [r7, #4]
 8012c84:	689b      	ldr	r3, [r3, #8]
 8012c86:	681b      	ldr	r3, [r3, #0]
#else
  return NULL;
#endif
}
 8012c88:	4618      	mov	r0, r3
 8012c8a:	371c      	adds	r7, #28
 8012c8c:	46bd      	mov	sp, r7
 8012c8e:	bd90      	pop	{r4, r7, pc}

08012c90 <osMailAlloc>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval pointer to memory block that can be filled with mail or NULL in case error.
* @note   MUST REMAIN UNCHANGED: \b osMailAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osMailAlloc (osMailQId queue_id, uint32_t millisec)
{
 8012c90:	b580      	push	{r7, lr}
 8012c92:	b084      	sub	sp, #16
 8012c94:	af00      	add	r7, sp, #0
 8012c96:	6078      	str	r0, [r7, #4]
 8012c98:	6039      	str	r1, [r7, #0]
  (void) millisec;
  void *p;
  
  
  if (queue_id == NULL) {
 8012c9a:	687b      	ldr	r3, [r7, #4]
 8012c9c:	2b00      	cmp	r3, #0
 8012c9e:	d101      	bne.n	8012ca4 <osMailAlloc+0x14>
    return NULL;
 8012ca0:	2300      	movs	r3, #0
 8012ca2:	e006      	b.n	8012cb2 <osMailAlloc+0x22>
  }
  
  p = osPoolAlloc(queue_id->pool);
 8012ca4:	687b      	ldr	r3, [r7, #4]
 8012ca6:	689b      	ldr	r3, [r3, #8]
 8012ca8:	4618      	mov	r0, r3
 8012caa:	f7ff fef6 	bl	8012a9a <osPoolAlloc>
 8012cae:	60f8      	str	r0, [r7, #12]
  
  return p;
 8012cb0:	68fb      	ldr	r3, [r7, #12]
}
 8012cb2:	4618      	mov	r0, r3
 8012cb4:	3710      	adds	r7, #16
 8012cb6:	46bd      	mov	sp, r7
 8012cb8:	bd80      	pop	{r7, pc}
	...

08012cbc <osMailPut>:
* @param  mail          memory block previously allocated with \ref osMailAlloc or \ref osMailCAlloc.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailPut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailPut (osMailQId queue_id, void *mail)
{
 8012cbc:	b580      	push	{r7, lr}
 8012cbe:	b084      	sub	sp, #16
 8012cc0:	af00      	add	r7, sp, #0
 8012cc2:	6078      	str	r0, [r7, #4]
 8012cc4:	6039      	str	r1, [r7, #0]
  portBASE_TYPE taskWoken;
  
  
  if (queue_id == NULL) {
 8012cc6:	687b      	ldr	r3, [r7, #4]
 8012cc8:	2b00      	cmp	r3, #0
 8012cca:	d101      	bne.n	8012cd0 <osMailPut+0x14>
    return osErrorParameter;
 8012ccc:	2380      	movs	r3, #128	; 0x80
 8012cce:	e02c      	b.n	8012d2a <osMailPut+0x6e>
  }
  
  taskWoken = pdFALSE;
 8012cd0:	2300      	movs	r3, #0
 8012cd2:	60fb      	str	r3, [r7, #12]
  
  if (inHandlerMode()) {
 8012cd4:	f7ff fd67 	bl	80127a6 <inHandlerMode>
 8012cd8:	4603      	mov	r3, r0
 8012cda:	2b00      	cmp	r3, #0
 8012cdc:	d018      	beq.n	8012d10 <osMailPut+0x54>
    if (xQueueSendFromISR(queue_id->handle, &mail, &taskWoken) != pdTRUE) {
 8012cde:	687b      	ldr	r3, [r7, #4]
 8012ce0:	6858      	ldr	r0, [r3, #4]
 8012ce2:	f107 020c 	add.w	r2, r7, #12
 8012ce6:	4639      	mov	r1, r7
 8012ce8:	2300      	movs	r3, #0
 8012cea:	f000 fbe3 	bl	80134b4 <xQueueGenericSendFromISR>
 8012cee:	4603      	mov	r3, r0
 8012cf0:	2b01      	cmp	r3, #1
 8012cf2:	d001      	beq.n	8012cf8 <osMailPut+0x3c>
      return osErrorOS;
 8012cf4:	23ff      	movs	r3, #255	; 0xff
 8012cf6:	e018      	b.n	8012d2a <osMailPut+0x6e>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8012cf8:	68fb      	ldr	r3, [r7, #12]
 8012cfa:	2b00      	cmp	r3, #0
 8012cfc:	d014      	beq.n	8012d28 <osMailPut+0x6c>
 8012cfe:	4b0d      	ldr	r3, [pc, #52]	; (8012d34 <osMailPut+0x78>)
 8012d00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012d04:	601a      	str	r2, [r3, #0]
 8012d06:	f3bf 8f4f 	dsb	sy
 8012d0a:	f3bf 8f6f 	isb	sy
 8012d0e:	e00b      	b.n	8012d28 <osMailPut+0x6c>
  }
  else {
    if (xQueueSend(queue_id->handle, &mail, 0) != pdTRUE) { 
 8012d10:	687b      	ldr	r3, [r7, #4]
 8012d12:	6858      	ldr	r0, [r3, #4]
 8012d14:	4639      	mov	r1, r7
 8012d16:	2300      	movs	r3, #0
 8012d18:	2200      	movs	r2, #0
 8012d1a:	f000 fad1 	bl	80132c0 <xQueueGenericSend>
 8012d1e:	4603      	mov	r3, r0
 8012d20:	2b01      	cmp	r3, #1
 8012d22:	d001      	beq.n	8012d28 <osMailPut+0x6c>
      return osErrorOS;
 8012d24:	23ff      	movs	r3, #255	; 0xff
 8012d26:	e000      	b.n	8012d2a <osMailPut+0x6e>
    }
  }
  
  return osOK;
 8012d28:	2300      	movs	r3, #0
}
 8012d2a:	4618      	mov	r0, r3
 8012d2c:	3710      	adds	r7, #16
 8012d2e:	46bd      	mov	sp, r7
 8012d30:	bd80      	pop	{r7, pc}
 8012d32:	bf00      	nop
 8012d34:	e000ed04 	.word	0xe000ed04

08012d38 <osMailGet>:
* @param millisec    timeout value or 0 in case of no time-out
* @retval event that contains mail information or error code.
* @note   MUST REMAIN UNCHANGED: \b osMailGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMailGet (osMailQId queue_id, uint32_t millisec)
{
 8012d38:	b590      	push	{r4, r7, lr}
 8012d3a:	b08b      	sub	sp, #44	; 0x2c
 8012d3c:	af00      	add	r7, sp, #0
 8012d3e:	60f8      	str	r0, [r7, #12]
 8012d40:	60b9      	str	r1, [r7, #8]
 8012d42:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.mail_id = queue_id;
 8012d44:	68bb      	ldr	r3, [r7, #8]
 8012d46:	61fb      	str	r3, [r7, #28]
  
  if (queue_id == NULL) {
 8012d48:	68bb      	ldr	r3, [r7, #8]
 8012d4a:	2b00      	cmp	r3, #0
 8012d4c:	d10a      	bne.n	8012d64 <osMailGet+0x2c>
    event.status = osErrorParameter;
 8012d4e:	2380      	movs	r3, #128	; 0x80
 8012d50:	617b      	str	r3, [r7, #20]
    return event;
 8012d52:	68fb      	ldr	r3, [r7, #12]
 8012d54:	461c      	mov	r4, r3
 8012d56:	f107 0314 	add.w	r3, r7, #20
 8012d5a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8012d5e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8012d62:	e056      	b.n	8012e12 <osMailGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8012d64:	2300      	movs	r3, #0
 8012d66:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8012d68:	2300      	movs	r3, #0
 8012d6a:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 8012d6c:	687b      	ldr	r3, [r7, #4]
 8012d6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012d72:	d103      	bne.n	8012d7c <osMailGet+0x44>
    ticks = portMAX_DELAY;
 8012d74:	f04f 33ff 	mov.w	r3, #4294967295
 8012d78:	627b      	str	r3, [r7, #36]	; 0x24
 8012d7a:	e009      	b.n	8012d90 <osMailGet+0x58>
  }
  else if (millisec != 0) {
 8012d7c:	687b      	ldr	r3, [r7, #4]
 8012d7e:	2b00      	cmp	r3, #0
 8012d80:	d006      	beq.n	8012d90 <osMailGet+0x58>
    ticks = millisec / portTICK_PERIOD_MS;
 8012d82:	687b      	ldr	r3, [r7, #4]
 8012d84:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 8012d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012d88:	2b00      	cmp	r3, #0
 8012d8a:	d101      	bne.n	8012d90 <osMailGet+0x58>
      ticks = 1;
 8012d8c:	2301      	movs	r3, #1
 8012d8e:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8012d90:	f7ff fd09 	bl	80127a6 <inHandlerMode>
 8012d94:	4603      	mov	r3, r0
 8012d96:	2b00      	cmp	r3, #0
 8012d98:	d01d      	beq.n	8012dd6 <osMailGet+0x9e>
    if (xQueueReceiveFromISR(queue_id->handle, &event.value.p, &taskWoken) == pdTRUE) {
 8012d9a:	68bb      	ldr	r3, [r7, #8]
 8012d9c:	6858      	ldr	r0, [r3, #4]
 8012d9e:	f107 0220 	add.w	r2, r7, #32
 8012da2:	f107 0314 	add.w	r3, r7, #20
 8012da6:	3304      	adds	r3, #4
 8012da8:	4619      	mov	r1, r3
 8012daa:	f000 fcf3 	bl	8013794 <xQueueReceiveFromISR>
 8012dae:	4603      	mov	r3, r0
 8012db0:	2b01      	cmp	r3, #1
 8012db2:	d102      	bne.n	8012dba <osMailGet+0x82>
      /* We have mail */
      event.status = osEventMail;
 8012db4:	2320      	movs	r3, #32
 8012db6:	617b      	str	r3, [r7, #20]
 8012db8:	e001      	b.n	8012dbe <osMailGet+0x86>
    }
    else {
      event.status = osOK;
 8012dba:	2300      	movs	r3, #0
 8012dbc:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8012dbe:	6a3b      	ldr	r3, [r7, #32]
 8012dc0:	2b00      	cmp	r3, #0
 8012dc2:	d01e      	beq.n	8012e02 <osMailGet+0xca>
 8012dc4:	4b15      	ldr	r3, [pc, #84]	; (8012e1c <osMailGet+0xe4>)
 8012dc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012dca:	601a      	str	r2, [r3, #0]
 8012dcc:	f3bf 8f4f 	dsb	sy
 8012dd0:	f3bf 8f6f 	isb	sy
 8012dd4:	e015      	b.n	8012e02 <osMailGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id->handle, &event.value.p, ticks) == pdTRUE) {
 8012dd6:	68bb      	ldr	r3, [r7, #8]
 8012dd8:	6858      	ldr	r0, [r3, #4]
 8012dda:	f107 0314 	add.w	r3, r7, #20
 8012dde:	3304      	adds	r3, #4
 8012de0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012de2:	4619      	mov	r1, r3
 8012de4:	f000 fbfa 	bl	80135dc <xQueueReceive>
 8012de8:	4603      	mov	r3, r0
 8012dea:	2b01      	cmp	r3, #1
 8012dec:	d102      	bne.n	8012df4 <osMailGet+0xbc>
      /* We have mail */
      event.status = osEventMail;
 8012dee:	2320      	movs	r3, #32
 8012df0:	617b      	str	r3, [r7, #20]
 8012df2:	e006      	b.n	8012e02 <osMailGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8012df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012df6:	2b00      	cmp	r3, #0
 8012df8:	d101      	bne.n	8012dfe <osMailGet+0xc6>
 8012dfa:	2300      	movs	r3, #0
 8012dfc:	e000      	b.n	8012e00 <osMailGet+0xc8>
 8012dfe:	2340      	movs	r3, #64	; 0x40
 8012e00:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8012e02:	68fb      	ldr	r3, [r7, #12]
 8012e04:	461c      	mov	r4, r3
 8012e06:	f107 0314 	add.w	r3, r7, #20
 8012e0a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8012e0e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8012e12:	68f8      	ldr	r0, [r7, #12]
 8012e14:	372c      	adds	r7, #44	; 0x2c
 8012e16:	46bd      	mov	sp, r7
 8012e18:	bd90      	pop	{r4, r7, pc}
 8012e1a:	bf00      	nop
 8012e1c:	e000ed04 	.word	0xe000ed04

08012e20 <osMailFree>:
* @param  mail     pointer to the memory block that was obtained with \ref osMailGet.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailFree (osMailQId queue_id, void *mail)
{
 8012e20:	b580      	push	{r7, lr}
 8012e22:	b082      	sub	sp, #8
 8012e24:	af00      	add	r7, sp, #0
 8012e26:	6078      	str	r0, [r7, #4]
 8012e28:	6039      	str	r1, [r7, #0]
  if (queue_id == NULL) {
 8012e2a:	687b      	ldr	r3, [r7, #4]
 8012e2c:	2b00      	cmp	r3, #0
 8012e2e:	d101      	bne.n	8012e34 <osMailFree+0x14>
    return osErrorParameter;
 8012e30:	2380      	movs	r3, #128	; 0x80
 8012e32:	e006      	b.n	8012e42 <osMailFree+0x22>
  }
  
  return osPoolFree(queue_id->pool, mail);
 8012e34:	687b      	ldr	r3, [r7, #4]
 8012e36:	689b      	ldr	r3, [r3, #8]
 8012e38:	6839      	ldr	r1, [r7, #0]
 8012e3a:	4618      	mov	r0, r3
 8012e3c:	f7ff fe8f 	bl	8012b5e <osPoolFree>
 8012e40:	4603      	mov	r3, r0
}
 8012e42:	4618      	mov	r0, r3
 8012e44:	3708      	adds	r7, #8
 8012e46:	46bd      	mov	sp, r7
 8012e48:	bd80      	pop	{r7, pc}

08012e4a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8012e4a:	b480      	push	{r7}
 8012e4c:	b083      	sub	sp, #12
 8012e4e:	af00      	add	r7, sp, #0
 8012e50:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012e52:	687b      	ldr	r3, [r7, #4]
 8012e54:	f103 0208 	add.w	r2, r3, #8
 8012e58:	687b      	ldr	r3, [r7, #4]
 8012e5a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8012e5c:	687b      	ldr	r3, [r7, #4]
 8012e5e:	f04f 32ff 	mov.w	r2, #4294967295
 8012e62:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012e64:	687b      	ldr	r3, [r7, #4]
 8012e66:	f103 0208 	add.w	r2, r3, #8
 8012e6a:	687b      	ldr	r3, [r7, #4]
 8012e6c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012e6e:	687b      	ldr	r3, [r7, #4]
 8012e70:	f103 0208 	add.w	r2, r3, #8
 8012e74:	687b      	ldr	r3, [r7, #4]
 8012e76:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8012e78:	687b      	ldr	r3, [r7, #4]
 8012e7a:	2200      	movs	r2, #0
 8012e7c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8012e7e:	bf00      	nop
 8012e80:	370c      	adds	r7, #12
 8012e82:	46bd      	mov	sp, r7
 8012e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e88:	4770      	bx	lr

08012e8a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8012e8a:	b480      	push	{r7}
 8012e8c:	b083      	sub	sp, #12
 8012e8e:	af00      	add	r7, sp, #0
 8012e90:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8012e92:	687b      	ldr	r3, [r7, #4]
 8012e94:	2200      	movs	r2, #0
 8012e96:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8012e98:	bf00      	nop
 8012e9a:	370c      	adds	r7, #12
 8012e9c:	46bd      	mov	sp, r7
 8012e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ea2:	4770      	bx	lr

08012ea4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8012ea4:	b480      	push	{r7}
 8012ea6:	b085      	sub	sp, #20
 8012ea8:	af00      	add	r7, sp, #0
 8012eaa:	6078      	str	r0, [r7, #4]
 8012eac:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8012eae:	687b      	ldr	r3, [r7, #4]
 8012eb0:	685b      	ldr	r3, [r3, #4]
 8012eb2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8012eb4:	683b      	ldr	r3, [r7, #0]
 8012eb6:	68fa      	ldr	r2, [r7, #12]
 8012eb8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8012eba:	68fb      	ldr	r3, [r7, #12]
 8012ebc:	689a      	ldr	r2, [r3, #8]
 8012ebe:	683b      	ldr	r3, [r7, #0]
 8012ec0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8012ec2:	68fb      	ldr	r3, [r7, #12]
 8012ec4:	689b      	ldr	r3, [r3, #8]
 8012ec6:	683a      	ldr	r2, [r7, #0]
 8012ec8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8012eca:	68fb      	ldr	r3, [r7, #12]
 8012ecc:	683a      	ldr	r2, [r7, #0]
 8012ece:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8012ed0:	683b      	ldr	r3, [r7, #0]
 8012ed2:	687a      	ldr	r2, [r7, #4]
 8012ed4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8012ed6:	687b      	ldr	r3, [r7, #4]
 8012ed8:	681b      	ldr	r3, [r3, #0]
 8012eda:	1c5a      	adds	r2, r3, #1
 8012edc:	687b      	ldr	r3, [r7, #4]
 8012ede:	601a      	str	r2, [r3, #0]
}
 8012ee0:	bf00      	nop
 8012ee2:	3714      	adds	r7, #20
 8012ee4:	46bd      	mov	sp, r7
 8012ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012eea:	4770      	bx	lr

08012eec <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8012eec:	b480      	push	{r7}
 8012eee:	b085      	sub	sp, #20
 8012ef0:	af00      	add	r7, sp, #0
 8012ef2:	6078      	str	r0, [r7, #4]
 8012ef4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8012ef6:	683b      	ldr	r3, [r7, #0]
 8012ef8:	681b      	ldr	r3, [r3, #0]
 8012efa:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8012efc:	68bb      	ldr	r3, [r7, #8]
 8012efe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f02:	d103      	bne.n	8012f0c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8012f04:	687b      	ldr	r3, [r7, #4]
 8012f06:	691b      	ldr	r3, [r3, #16]
 8012f08:	60fb      	str	r3, [r7, #12]
 8012f0a:	e00c      	b.n	8012f26 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8012f0c:	687b      	ldr	r3, [r7, #4]
 8012f0e:	3308      	adds	r3, #8
 8012f10:	60fb      	str	r3, [r7, #12]
 8012f12:	e002      	b.n	8012f1a <vListInsert+0x2e>
 8012f14:	68fb      	ldr	r3, [r7, #12]
 8012f16:	685b      	ldr	r3, [r3, #4]
 8012f18:	60fb      	str	r3, [r7, #12]
 8012f1a:	68fb      	ldr	r3, [r7, #12]
 8012f1c:	685b      	ldr	r3, [r3, #4]
 8012f1e:	681b      	ldr	r3, [r3, #0]
 8012f20:	68ba      	ldr	r2, [r7, #8]
 8012f22:	429a      	cmp	r2, r3
 8012f24:	d2f6      	bcs.n	8012f14 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8012f26:	68fb      	ldr	r3, [r7, #12]
 8012f28:	685a      	ldr	r2, [r3, #4]
 8012f2a:	683b      	ldr	r3, [r7, #0]
 8012f2c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8012f2e:	683b      	ldr	r3, [r7, #0]
 8012f30:	685b      	ldr	r3, [r3, #4]
 8012f32:	683a      	ldr	r2, [r7, #0]
 8012f34:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8012f36:	683b      	ldr	r3, [r7, #0]
 8012f38:	68fa      	ldr	r2, [r7, #12]
 8012f3a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8012f3c:	68fb      	ldr	r3, [r7, #12]
 8012f3e:	683a      	ldr	r2, [r7, #0]
 8012f40:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8012f42:	683b      	ldr	r3, [r7, #0]
 8012f44:	687a      	ldr	r2, [r7, #4]
 8012f46:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8012f48:	687b      	ldr	r3, [r7, #4]
 8012f4a:	681b      	ldr	r3, [r3, #0]
 8012f4c:	1c5a      	adds	r2, r3, #1
 8012f4e:	687b      	ldr	r3, [r7, #4]
 8012f50:	601a      	str	r2, [r3, #0]
}
 8012f52:	bf00      	nop
 8012f54:	3714      	adds	r7, #20
 8012f56:	46bd      	mov	sp, r7
 8012f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f5c:	4770      	bx	lr

08012f5e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8012f5e:	b480      	push	{r7}
 8012f60:	b085      	sub	sp, #20
 8012f62:	af00      	add	r7, sp, #0
 8012f64:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8012f66:	687b      	ldr	r3, [r7, #4]
 8012f68:	691b      	ldr	r3, [r3, #16]
 8012f6a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8012f6c:	687b      	ldr	r3, [r7, #4]
 8012f6e:	685b      	ldr	r3, [r3, #4]
 8012f70:	687a      	ldr	r2, [r7, #4]
 8012f72:	6892      	ldr	r2, [r2, #8]
 8012f74:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8012f76:	687b      	ldr	r3, [r7, #4]
 8012f78:	689b      	ldr	r3, [r3, #8]
 8012f7a:	687a      	ldr	r2, [r7, #4]
 8012f7c:	6852      	ldr	r2, [r2, #4]
 8012f7e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8012f80:	68fb      	ldr	r3, [r7, #12]
 8012f82:	685b      	ldr	r3, [r3, #4]
 8012f84:	687a      	ldr	r2, [r7, #4]
 8012f86:	429a      	cmp	r2, r3
 8012f88:	d103      	bne.n	8012f92 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8012f8a:	687b      	ldr	r3, [r7, #4]
 8012f8c:	689a      	ldr	r2, [r3, #8]
 8012f8e:	68fb      	ldr	r3, [r7, #12]
 8012f90:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8012f92:	687b      	ldr	r3, [r7, #4]
 8012f94:	2200      	movs	r2, #0
 8012f96:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8012f98:	68fb      	ldr	r3, [r7, #12]
 8012f9a:	681b      	ldr	r3, [r3, #0]
 8012f9c:	1e5a      	subs	r2, r3, #1
 8012f9e:	68fb      	ldr	r3, [r7, #12]
 8012fa0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8012fa2:	68fb      	ldr	r3, [r7, #12]
 8012fa4:	681b      	ldr	r3, [r3, #0]
}
 8012fa6:	4618      	mov	r0, r3
 8012fa8:	3714      	adds	r7, #20
 8012faa:	46bd      	mov	sp, r7
 8012fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fb0:	4770      	bx	lr
	...

08012fb4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8012fb4:	b580      	push	{r7, lr}
 8012fb6:	b084      	sub	sp, #16
 8012fb8:	af00      	add	r7, sp, #0
 8012fba:	6078      	str	r0, [r7, #4]
 8012fbc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8012fbe:	687b      	ldr	r3, [r7, #4]
 8012fc0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8012fc2:	68fb      	ldr	r3, [r7, #12]
 8012fc4:	2b00      	cmp	r3, #0
 8012fc6:	d109      	bne.n	8012fdc <xQueueGenericReset+0x28>
	__asm volatile
 8012fc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012fcc:	f383 8811 	msr	BASEPRI, r3
 8012fd0:	f3bf 8f6f 	isb	sy
 8012fd4:	f3bf 8f4f 	dsb	sy
 8012fd8:	60bb      	str	r3, [r7, #8]
 8012fda:	e7fe      	b.n	8012fda <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8012fdc:	f001 ff2e 	bl	8014e3c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012fe0:	68fb      	ldr	r3, [r7, #12]
 8012fe2:	681a      	ldr	r2, [r3, #0]
 8012fe4:	68fb      	ldr	r3, [r7, #12]
 8012fe6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012fe8:	68f9      	ldr	r1, [r7, #12]
 8012fea:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8012fec:	fb01 f303 	mul.w	r3, r1, r3
 8012ff0:	441a      	add	r2, r3
 8012ff2:	68fb      	ldr	r3, [r7, #12]
 8012ff4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8012ff6:	68fb      	ldr	r3, [r7, #12]
 8012ff8:	2200      	movs	r2, #0
 8012ffa:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8012ffc:	68fb      	ldr	r3, [r7, #12]
 8012ffe:	681a      	ldr	r2, [r3, #0]
 8013000:	68fb      	ldr	r3, [r7, #12]
 8013002:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013004:	68fb      	ldr	r3, [r7, #12]
 8013006:	681a      	ldr	r2, [r3, #0]
 8013008:	68fb      	ldr	r3, [r7, #12]
 801300a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801300c:	3b01      	subs	r3, #1
 801300e:	68f9      	ldr	r1, [r7, #12]
 8013010:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8013012:	fb01 f303 	mul.w	r3, r1, r3
 8013016:	441a      	add	r2, r3
 8013018:	68fb      	ldr	r3, [r7, #12]
 801301a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 801301c:	68fb      	ldr	r3, [r7, #12]
 801301e:	22ff      	movs	r2, #255	; 0xff
 8013020:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8013024:	68fb      	ldr	r3, [r7, #12]
 8013026:	22ff      	movs	r2, #255	; 0xff
 8013028:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 801302c:	683b      	ldr	r3, [r7, #0]
 801302e:	2b00      	cmp	r3, #0
 8013030:	d114      	bne.n	801305c <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013032:	68fb      	ldr	r3, [r7, #12]
 8013034:	691b      	ldr	r3, [r3, #16]
 8013036:	2b00      	cmp	r3, #0
 8013038:	d01a      	beq.n	8013070 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801303a:	68fb      	ldr	r3, [r7, #12]
 801303c:	3310      	adds	r3, #16
 801303e:	4618      	mov	r0, r3
 8013040:	f001 f936 	bl	80142b0 <xTaskRemoveFromEventList>
 8013044:	4603      	mov	r3, r0
 8013046:	2b00      	cmp	r3, #0
 8013048:	d012      	beq.n	8013070 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 801304a:	4b0d      	ldr	r3, [pc, #52]	; (8013080 <xQueueGenericReset+0xcc>)
 801304c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013050:	601a      	str	r2, [r3, #0]
 8013052:	f3bf 8f4f 	dsb	sy
 8013056:	f3bf 8f6f 	isb	sy
 801305a:	e009      	b.n	8013070 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 801305c:	68fb      	ldr	r3, [r7, #12]
 801305e:	3310      	adds	r3, #16
 8013060:	4618      	mov	r0, r3
 8013062:	f7ff fef2 	bl	8012e4a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8013066:	68fb      	ldr	r3, [r7, #12]
 8013068:	3324      	adds	r3, #36	; 0x24
 801306a:	4618      	mov	r0, r3
 801306c:	f7ff feed 	bl	8012e4a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8013070:	f001 ff12 	bl	8014e98 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8013074:	2301      	movs	r3, #1
}
 8013076:	4618      	mov	r0, r3
 8013078:	3710      	adds	r7, #16
 801307a:	46bd      	mov	sp, r7
 801307c:	bd80      	pop	{r7, pc}
 801307e:	bf00      	nop
 8013080:	e000ed04 	.word	0xe000ed04

08013084 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8013084:	b580      	push	{r7, lr}
 8013086:	b08e      	sub	sp, #56	; 0x38
 8013088:	af02      	add	r7, sp, #8
 801308a:	60f8      	str	r0, [r7, #12]
 801308c:	60b9      	str	r1, [r7, #8]
 801308e:	607a      	str	r2, [r7, #4]
 8013090:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8013092:	68fb      	ldr	r3, [r7, #12]
 8013094:	2b00      	cmp	r3, #0
 8013096:	d109      	bne.n	80130ac <xQueueGenericCreateStatic+0x28>
 8013098:	f04f 0350 	mov.w	r3, #80	; 0x50
 801309c:	f383 8811 	msr	BASEPRI, r3
 80130a0:	f3bf 8f6f 	isb	sy
 80130a4:	f3bf 8f4f 	dsb	sy
 80130a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80130aa:	e7fe      	b.n	80130aa <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80130ac:	683b      	ldr	r3, [r7, #0]
 80130ae:	2b00      	cmp	r3, #0
 80130b0:	d109      	bne.n	80130c6 <xQueueGenericCreateStatic+0x42>
 80130b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80130b6:	f383 8811 	msr	BASEPRI, r3
 80130ba:	f3bf 8f6f 	isb	sy
 80130be:	f3bf 8f4f 	dsb	sy
 80130c2:	627b      	str	r3, [r7, #36]	; 0x24
 80130c4:	e7fe      	b.n	80130c4 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80130c6:	687b      	ldr	r3, [r7, #4]
 80130c8:	2b00      	cmp	r3, #0
 80130ca:	d002      	beq.n	80130d2 <xQueueGenericCreateStatic+0x4e>
 80130cc:	68bb      	ldr	r3, [r7, #8]
 80130ce:	2b00      	cmp	r3, #0
 80130d0:	d001      	beq.n	80130d6 <xQueueGenericCreateStatic+0x52>
 80130d2:	2301      	movs	r3, #1
 80130d4:	e000      	b.n	80130d8 <xQueueGenericCreateStatic+0x54>
 80130d6:	2300      	movs	r3, #0
 80130d8:	2b00      	cmp	r3, #0
 80130da:	d109      	bne.n	80130f0 <xQueueGenericCreateStatic+0x6c>
 80130dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80130e0:	f383 8811 	msr	BASEPRI, r3
 80130e4:	f3bf 8f6f 	isb	sy
 80130e8:	f3bf 8f4f 	dsb	sy
 80130ec:	623b      	str	r3, [r7, #32]
 80130ee:	e7fe      	b.n	80130ee <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80130f0:	687b      	ldr	r3, [r7, #4]
 80130f2:	2b00      	cmp	r3, #0
 80130f4:	d102      	bne.n	80130fc <xQueueGenericCreateStatic+0x78>
 80130f6:	68bb      	ldr	r3, [r7, #8]
 80130f8:	2b00      	cmp	r3, #0
 80130fa:	d101      	bne.n	8013100 <xQueueGenericCreateStatic+0x7c>
 80130fc:	2301      	movs	r3, #1
 80130fe:	e000      	b.n	8013102 <xQueueGenericCreateStatic+0x7e>
 8013100:	2300      	movs	r3, #0
 8013102:	2b00      	cmp	r3, #0
 8013104:	d109      	bne.n	801311a <xQueueGenericCreateStatic+0x96>
 8013106:	f04f 0350 	mov.w	r3, #80	; 0x50
 801310a:	f383 8811 	msr	BASEPRI, r3
 801310e:	f3bf 8f6f 	isb	sy
 8013112:	f3bf 8f4f 	dsb	sy
 8013116:	61fb      	str	r3, [r7, #28]
 8013118:	e7fe      	b.n	8013118 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 801311a:	2348      	movs	r3, #72	; 0x48
 801311c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 801311e:	697b      	ldr	r3, [r7, #20]
 8013120:	2b48      	cmp	r3, #72	; 0x48
 8013122:	d009      	beq.n	8013138 <xQueueGenericCreateStatic+0xb4>
 8013124:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013128:	f383 8811 	msr	BASEPRI, r3
 801312c:	f3bf 8f6f 	isb	sy
 8013130:	f3bf 8f4f 	dsb	sy
 8013134:	61bb      	str	r3, [r7, #24]
 8013136:	e7fe      	b.n	8013136 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8013138:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801313a:	683b      	ldr	r3, [r7, #0]
 801313c:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 801313e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013140:	2b00      	cmp	r3, #0
 8013142:	d00d      	beq.n	8013160 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8013144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013146:	2201      	movs	r2, #1
 8013148:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801314c:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8013150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013152:	9300      	str	r3, [sp, #0]
 8013154:	4613      	mov	r3, r2
 8013156:	687a      	ldr	r2, [r7, #4]
 8013158:	68b9      	ldr	r1, [r7, #8]
 801315a:	68f8      	ldr	r0, [r7, #12]
 801315c:	f000 f844 	bl	80131e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8013160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8013162:	4618      	mov	r0, r3
 8013164:	3730      	adds	r7, #48	; 0x30
 8013166:	46bd      	mov	sp, r7
 8013168:	bd80      	pop	{r7, pc}

0801316a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 801316a:	b580      	push	{r7, lr}
 801316c:	b08a      	sub	sp, #40	; 0x28
 801316e:	af02      	add	r7, sp, #8
 8013170:	60f8      	str	r0, [r7, #12]
 8013172:	60b9      	str	r1, [r7, #8]
 8013174:	4613      	mov	r3, r2
 8013176:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8013178:	68fb      	ldr	r3, [r7, #12]
 801317a:	2b00      	cmp	r3, #0
 801317c:	d109      	bne.n	8013192 <xQueueGenericCreate+0x28>
 801317e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013182:	f383 8811 	msr	BASEPRI, r3
 8013186:	f3bf 8f6f 	isb	sy
 801318a:	f3bf 8f4f 	dsb	sy
 801318e:	613b      	str	r3, [r7, #16]
 8013190:	e7fe      	b.n	8013190 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8013192:	68bb      	ldr	r3, [r7, #8]
 8013194:	2b00      	cmp	r3, #0
 8013196:	d102      	bne.n	801319e <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8013198:	2300      	movs	r3, #0
 801319a:	61fb      	str	r3, [r7, #28]
 801319c:	e004      	b.n	80131a8 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801319e:	68fb      	ldr	r3, [r7, #12]
 80131a0:	68ba      	ldr	r2, [r7, #8]
 80131a2:	fb02 f303 	mul.w	r3, r2, r3
 80131a6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80131a8:	69fb      	ldr	r3, [r7, #28]
 80131aa:	3348      	adds	r3, #72	; 0x48
 80131ac:	4618      	mov	r0, r3
 80131ae:	f001 ff5f 	bl	8015070 <pvPortMalloc>
 80131b2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80131b4:	69bb      	ldr	r3, [r7, #24]
 80131b6:	2b00      	cmp	r3, #0
 80131b8:	d011      	beq.n	80131de <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80131ba:	69bb      	ldr	r3, [r7, #24]
 80131bc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80131be:	697b      	ldr	r3, [r7, #20]
 80131c0:	3348      	adds	r3, #72	; 0x48
 80131c2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80131c4:	69bb      	ldr	r3, [r7, #24]
 80131c6:	2200      	movs	r2, #0
 80131c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80131cc:	79fa      	ldrb	r2, [r7, #7]
 80131ce:	69bb      	ldr	r3, [r7, #24]
 80131d0:	9300      	str	r3, [sp, #0]
 80131d2:	4613      	mov	r3, r2
 80131d4:	697a      	ldr	r2, [r7, #20]
 80131d6:	68b9      	ldr	r1, [r7, #8]
 80131d8:	68f8      	ldr	r0, [r7, #12]
 80131da:	f000 f805 	bl	80131e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80131de:	69bb      	ldr	r3, [r7, #24]
	}
 80131e0:	4618      	mov	r0, r3
 80131e2:	3720      	adds	r7, #32
 80131e4:	46bd      	mov	sp, r7
 80131e6:	bd80      	pop	{r7, pc}

080131e8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80131e8:	b580      	push	{r7, lr}
 80131ea:	b084      	sub	sp, #16
 80131ec:	af00      	add	r7, sp, #0
 80131ee:	60f8      	str	r0, [r7, #12]
 80131f0:	60b9      	str	r1, [r7, #8]
 80131f2:	607a      	str	r2, [r7, #4]
 80131f4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80131f6:	68bb      	ldr	r3, [r7, #8]
 80131f8:	2b00      	cmp	r3, #0
 80131fa:	d103      	bne.n	8013204 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80131fc:	69bb      	ldr	r3, [r7, #24]
 80131fe:	69ba      	ldr	r2, [r7, #24]
 8013200:	601a      	str	r2, [r3, #0]
 8013202:	e002      	b.n	801320a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8013204:	69bb      	ldr	r3, [r7, #24]
 8013206:	687a      	ldr	r2, [r7, #4]
 8013208:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 801320a:	69bb      	ldr	r3, [r7, #24]
 801320c:	68fa      	ldr	r2, [r7, #12]
 801320e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8013210:	69bb      	ldr	r3, [r7, #24]
 8013212:	68ba      	ldr	r2, [r7, #8]
 8013214:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8013216:	2101      	movs	r1, #1
 8013218:	69b8      	ldr	r0, [r7, #24]
 801321a:	f7ff fecb 	bl	8012fb4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 801321e:	bf00      	nop
 8013220:	3710      	adds	r7, #16
 8013222:	46bd      	mov	sp, r7
 8013224:	bd80      	pop	{r7, pc}

08013226 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8013226:	b580      	push	{r7, lr}
 8013228:	b082      	sub	sp, #8
 801322a:	af00      	add	r7, sp, #0
 801322c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 801322e:	687b      	ldr	r3, [r7, #4]
 8013230:	2b00      	cmp	r3, #0
 8013232:	d00e      	beq.n	8013252 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8013234:	687b      	ldr	r3, [r7, #4]
 8013236:	2200      	movs	r2, #0
 8013238:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 801323a:	687b      	ldr	r3, [r7, #4]
 801323c:	2200      	movs	r2, #0
 801323e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8013240:	687b      	ldr	r3, [r7, #4]
 8013242:	2200      	movs	r2, #0
 8013244:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8013246:	2300      	movs	r3, #0
 8013248:	2200      	movs	r2, #0
 801324a:	2100      	movs	r1, #0
 801324c:	6878      	ldr	r0, [r7, #4]
 801324e:	f000 f837 	bl	80132c0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8013252:	bf00      	nop
 8013254:	3708      	adds	r7, #8
 8013256:	46bd      	mov	sp, r7
 8013258:	bd80      	pop	{r7, pc}

0801325a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 801325a:	b580      	push	{r7, lr}
 801325c:	b086      	sub	sp, #24
 801325e:	af00      	add	r7, sp, #0
 8013260:	4603      	mov	r3, r0
 8013262:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8013264:	2301      	movs	r3, #1
 8013266:	617b      	str	r3, [r7, #20]
 8013268:	2300      	movs	r3, #0
 801326a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 801326c:	79fb      	ldrb	r3, [r7, #7]
 801326e:	461a      	mov	r2, r3
 8013270:	6939      	ldr	r1, [r7, #16]
 8013272:	6978      	ldr	r0, [r7, #20]
 8013274:	f7ff ff79 	bl	801316a <xQueueGenericCreate>
 8013278:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 801327a:	68f8      	ldr	r0, [r7, #12]
 801327c:	f7ff ffd3 	bl	8013226 <prvInitialiseMutex>

		return xNewQueue;
 8013280:	68fb      	ldr	r3, [r7, #12]
	}
 8013282:	4618      	mov	r0, r3
 8013284:	3718      	adds	r7, #24
 8013286:	46bd      	mov	sp, r7
 8013288:	bd80      	pop	{r7, pc}

0801328a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 801328a:	b580      	push	{r7, lr}
 801328c:	b088      	sub	sp, #32
 801328e:	af02      	add	r7, sp, #8
 8013290:	4603      	mov	r3, r0
 8013292:	6039      	str	r1, [r7, #0]
 8013294:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8013296:	2301      	movs	r3, #1
 8013298:	617b      	str	r3, [r7, #20]
 801329a:	2300      	movs	r3, #0
 801329c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 801329e:	79fb      	ldrb	r3, [r7, #7]
 80132a0:	9300      	str	r3, [sp, #0]
 80132a2:	683b      	ldr	r3, [r7, #0]
 80132a4:	2200      	movs	r2, #0
 80132a6:	6939      	ldr	r1, [r7, #16]
 80132a8:	6978      	ldr	r0, [r7, #20]
 80132aa:	f7ff feeb 	bl	8013084 <xQueueGenericCreateStatic>
 80132ae:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80132b0:	68f8      	ldr	r0, [r7, #12]
 80132b2:	f7ff ffb8 	bl	8013226 <prvInitialiseMutex>

		return xNewQueue;
 80132b6:	68fb      	ldr	r3, [r7, #12]
	}
 80132b8:	4618      	mov	r0, r3
 80132ba:	3718      	adds	r7, #24
 80132bc:	46bd      	mov	sp, r7
 80132be:	bd80      	pop	{r7, pc}

080132c0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80132c0:	b580      	push	{r7, lr}
 80132c2:	b08e      	sub	sp, #56	; 0x38
 80132c4:	af00      	add	r7, sp, #0
 80132c6:	60f8      	str	r0, [r7, #12]
 80132c8:	60b9      	str	r1, [r7, #8]
 80132ca:	607a      	str	r2, [r7, #4]
 80132cc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80132ce:	2300      	movs	r3, #0
 80132d0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80132d2:	68fb      	ldr	r3, [r7, #12]
 80132d4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80132d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80132d8:	2b00      	cmp	r3, #0
 80132da:	d109      	bne.n	80132f0 <xQueueGenericSend+0x30>
 80132dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80132e0:	f383 8811 	msr	BASEPRI, r3
 80132e4:	f3bf 8f6f 	isb	sy
 80132e8:	f3bf 8f4f 	dsb	sy
 80132ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80132ee:	e7fe      	b.n	80132ee <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80132f0:	68bb      	ldr	r3, [r7, #8]
 80132f2:	2b00      	cmp	r3, #0
 80132f4:	d103      	bne.n	80132fe <xQueueGenericSend+0x3e>
 80132f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80132f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80132fa:	2b00      	cmp	r3, #0
 80132fc:	d101      	bne.n	8013302 <xQueueGenericSend+0x42>
 80132fe:	2301      	movs	r3, #1
 8013300:	e000      	b.n	8013304 <xQueueGenericSend+0x44>
 8013302:	2300      	movs	r3, #0
 8013304:	2b00      	cmp	r3, #0
 8013306:	d109      	bne.n	801331c <xQueueGenericSend+0x5c>
 8013308:	f04f 0350 	mov.w	r3, #80	; 0x50
 801330c:	f383 8811 	msr	BASEPRI, r3
 8013310:	f3bf 8f6f 	isb	sy
 8013314:	f3bf 8f4f 	dsb	sy
 8013318:	627b      	str	r3, [r7, #36]	; 0x24
 801331a:	e7fe      	b.n	801331a <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 801331c:	683b      	ldr	r3, [r7, #0]
 801331e:	2b02      	cmp	r3, #2
 8013320:	d103      	bne.n	801332a <xQueueGenericSend+0x6a>
 8013322:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013324:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013326:	2b01      	cmp	r3, #1
 8013328:	d101      	bne.n	801332e <xQueueGenericSend+0x6e>
 801332a:	2301      	movs	r3, #1
 801332c:	e000      	b.n	8013330 <xQueueGenericSend+0x70>
 801332e:	2300      	movs	r3, #0
 8013330:	2b00      	cmp	r3, #0
 8013332:	d109      	bne.n	8013348 <xQueueGenericSend+0x88>
 8013334:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013338:	f383 8811 	msr	BASEPRI, r3
 801333c:	f3bf 8f6f 	isb	sy
 8013340:	f3bf 8f4f 	dsb	sy
 8013344:	623b      	str	r3, [r7, #32]
 8013346:	e7fe      	b.n	8013346 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013348:	f001 f968 	bl	801461c <xTaskGetSchedulerState>
 801334c:	4603      	mov	r3, r0
 801334e:	2b00      	cmp	r3, #0
 8013350:	d102      	bne.n	8013358 <xQueueGenericSend+0x98>
 8013352:	687b      	ldr	r3, [r7, #4]
 8013354:	2b00      	cmp	r3, #0
 8013356:	d101      	bne.n	801335c <xQueueGenericSend+0x9c>
 8013358:	2301      	movs	r3, #1
 801335a:	e000      	b.n	801335e <xQueueGenericSend+0x9e>
 801335c:	2300      	movs	r3, #0
 801335e:	2b00      	cmp	r3, #0
 8013360:	d109      	bne.n	8013376 <xQueueGenericSend+0xb6>
 8013362:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013366:	f383 8811 	msr	BASEPRI, r3
 801336a:	f3bf 8f6f 	isb	sy
 801336e:	f3bf 8f4f 	dsb	sy
 8013372:	61fb      	str	r3, [r7, #28]
 8013374:	e7fe      	b.n	8013374 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8013376:	f001 fd61 	bl	8014e3c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801337a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801337c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801337e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013380:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013382:	429a      	cmp	r2, r3
 8013384:	d302      	bcc.n	801338c <xQueueGenericSend+0xcc>
 8013386:	683b      	ldr	r3, [r7, #0]
 8013388:	2b02      	cmp	r3, #2
 801338a:	d129      	bne.n	80133e0 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801338c:	683a      	ldr	r2, [r7, #0]
 801338e:	68b9      	ldr	r1, [r7, #8]
 8013390:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013392:	f000 fa7c 	bl	801388e <prvCopyDataToQueue>
 8013396:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801339a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801339c:	2b00      	cmp	r3, #0
 801339e:	d010      	beq.n	80133c2 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80133a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133a2:	3324      	adds	r3, #36	; 0x24
 80133a4:	4618      	mov	r0, r3
 80133a6:	f000 ff83 	bl	80142b0 <xTaskRemoveFromEventList>
 80133aa:	4603      	mov	r3, r0
 80133ac:	2b00      	cmp	r3, #0
 80133ae:	d013      	beq.n	80133d8 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80133b0:	4b3f      	ldr	r3, [pc, #252]	; (80134b0 <xQueueGenericSend+0x1f0>)
 80133b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80133b6:	601a      	str	r2, [r3, #0]
 80133b8:	f3bf 8f4f 	dsb	sy
 80133bc:	f3bf 8f6f 	isb	sy
 80133c0:	e00a      	b.n	80133d8 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80133c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80133c4:	2b00      	cmp	r3, #0
 80133c6:	d007      	beq.n	80133d8 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80133c8:	4b39      	ldr	r3, [pc, #228]	; (80134b0 <xQueueGenericSend+0x1f0>)
 80133ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80133ce:	601a      	str	r2, [r3, #0]
 80133d0:	f3bf 8f4f 	dsb	sy
 80133d4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80133d8:	f001 fd5e 	bl	8014e98 <vPortExitCritical>
				return pdPASS;
 80133dc:	2301      	movs	r3, #1
 80133de:	e063      	b.n	80134a8 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80133e0:	687b      	ldr	r3, [r7, #4]
 80133e2:	2b00      	cmp	r3, #0
 80133e4:	d103      	bne.n	80133ee <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80133e6:	f001 fd57 	bl	8014e98 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80133ea:	2300      	movs	r3, #0
 80133ec:	e05c      	b.n	80134a8 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80133ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80133f0:	2b00      	cmp	r3, #0
 80133f2:	d106      	bne.n	8013402 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80133f4:	f107 0314 	add.w	r3, r7, #20
 80133f8:	4618      	mov	r0, r3
 80133fa:	f000 ffbb 	bl	8014374 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80133fe:	2301      	movs	r3, #1
 8013400:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013402:	f001 fd49 	bl	8014e98 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013406:	f000 fd73 	bl	8013ef0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801340a:	f001 fd17 	bl	8014e3c <vPortEnterCritical>
 801340e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013410:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013414:	b25b      	sxtb	r3, r3
 8013416:	f1b3 3fff 	cmp.w	r3, #4294967295
 801341a:	d103      	bne.n	8013424 <xQueueGenericSend+0x164>
 801341c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801341e:	2200      	movs	r2, #0
 8013420:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8013424:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013426:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801342a:	b25b      	sxtb	r3, r3
 801342c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013430:	d103      	bne.n	801343a <xQueueGenericSend+0x17a>
 8013432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013434:	2200      	movs	r2, #0
 8013436:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801343a:	f001 fd2d 	bl	8014e98 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801343e:	1d3a      	adds	r2, r7, #4
 8013440:	f107 0314 	add.w	r3, r7, #20
 8013444:	4611      	mov	r1, r2
 8013446:	4618      	mov	r0, r3
 8013448:	f000 ffaa 	bl	80143a0 <xTaskCheckForTimeOut>
 801344c:	4603      	mov	r3, r0
 801344e:	2b00      	cmp	r3, #0
 8013450:	d124      	bne.n	801349c <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8013452:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013454:	f000 fb13 	bl	8013a7e <prvIsQueueFull>
 8013458:	4603      	mov	r3, r0
 801345a:	2b00      	cmp	r3, #0
 801345c:	d018      	beq.n	8013490 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801345e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013460:	3310      	adds	r3, #16
 8013462:	687a      	ldr	r2, [r7, #4]
 8013464:	4611      	mov	r1, r2
 8013466:	4618      	mov	r0, r3
 8013468:	f000 fefe 	bl	8014268 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 801346c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801346e:	f000 fa9e 	bl	80139ae <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8013472:	f000 fd4b 	bl	8013f0c <xTaskResumeAll>
 8013476:	4603      	mov	r3, r0
 8013478:	2b00      	cmp	r3, #0
 801347a:	f47f af7c 	bne.w	8013376 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 801347e:	4b0c      	ldr	r3, [pc, #48]	; (80134b0 <xQueueGenericSend+0x1f0>)
 8013480:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013484:	601a      	str	r2, [r3, #0]
 8013486:	f3bf 8f4f 	dsb	sy
 801348a:	f3bf 8f6f 	isb	sy
 801348e:	e772      	b.n	8013376 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8013490:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013492:	f000 fa8c 	bl	80139ae <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8013496:	f000 fd39 	bl	8013f0c <xTaskResumeAll>
 801349a:	e76c      	b.n	8013376 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 801349c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801349e:	f000 fa86 	bl	80139ae <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80134a2:	f000 fd33 	bl	8013f0c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80134a6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80134a8:	4618      	mov	r0, r3
 80134aa:	3738      	adds	r7, #56	; 0x38
 80134ac:	46bd      	mov	sp, r7
 80134ae:	bd80      	pop	{r7, pc}
 80134b0:	e000ed04 	.word	0xe000ed04

080134b4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80134b4:	b580      	push	{r7, lr}
 80134b6:	b08e      	sub	sp, #56	; 0x38
 80134b8:	af00      	add	r7, sp, #0
 80134ba:	60f8      	str	r0, [r7, #12]
 80134bc:	60b9      	str	r1, [r7, #8]
 80134be:	607a      	str	r2, [r7, #4]
 80134c0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80134c2:	68fb      	ldr	r3, [r7, #12]
 80134c4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80134c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80134c8:	2b00      	cmp	r3, #0
 80134ca:	d109      	bne.n	80134e0 <xQueueGenericSendFromISR+0x2c>
 80134cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80134d0:	f383 8811 	msr	BASEPRI, r3
 80134d4:	f3bf 8f6f 	isb	sy
 80134d8:	f3bf 8f4f 	dsb	sy
 80134dc:	627b      	str	r3, [r7, #36]	; 0x24
 80134de:	e7fe      	b.n	80134de <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80134e0:	68bb      	ldr	r3, [r7, #8]
 80134e2:	2b00      	cmp	r3, #0
 80134e4:	d103      	bne.n	80134ee <xQueueGenericSendFromISR+0x3a>
 80134e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80134e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80134ea:	2b00      	cmp	r3, #0
 80134ec:	d101      	bne.n	80134f2 <xQueueGenericSendFromISR+0x3e>
 80134ee:	2301      	movs	r3, #1
 80134f0:	e000      	b.n	80134f4 <xQueueGenericSendFromISR+0x40>
 80134f2:	2300      	movs	r3, #0
 80134f4:	2b00      	cmp	r3, #0
 80134f6:	d109      	bne.n	801350c <xQueueGenericSendFromISR+0x58>
 80134f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80134fc:	f383 8811 	msr	BASEPRI, r3
 8013500:	f3bf 8f6f 	isb	sy
 8013504:	f3bf 8f4f 	dsb	sy
 8013508:	623b      	str	r3, [r7, #32]
 801350a:	e7fe      	b.n	801350a <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 801350c:	683b      	ldr	r3, [r7, #0]
 801350e:	2b02      	cmp	r3, #2
 8013510:	d103      	bne.n	801351a <xQueueGenericSendFromISR+0x66>
 8013512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013514:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013516:	2b01      	cmp	r3, #1
 8013518:	d101      	bne.n	801351e <xQueueGenericSendFromISR+0x6a>
 801351a:	2301      	movs	r3, #1
 801351c:	e000      	b.n	8013520 <xQueueGenericSendFromISR+0x6c>
 801351e:	2300      	movs	r3, #0
 8013520:	2b00      	cmp	r3, #0
 8013522:	d109      	bne.n	8013538 <xQueueGenericSendFromISR+0x84>
 8013524:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013528:	f383 8811 	msr	BASEPRI, r3
 801352c:	f3bf 8f6f 	isb	sy
 8013530:	f3bf 8f4f 	dsb	sy
 8013534:	61fb      	str	r3, [r7, #28]
 8013536:	e7fe      	b.n	8013536 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013538:	f001 fd5c 	bl	8014ff4 <vPortValidateInterruptPriority>
	__asm volatile
 801353c:	f3ef 8211 	mrs	r2, BASEPRI
 8013540:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013544:	f383 8811 	msr	BASEPRI, r3
 8013548:	f3bf 8f6f 	isb	sy
 801354c:	f3bf 8f4f 	dsb	sy
 8013550:	61ba      	str	r2, [r7, #24]
 8013552:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8013554:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013556:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8013558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801355a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801355c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801355e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013560:	429a      	cmp	r2, r3
 8013562:	d302      	bcc.n	801356a <xQueueGenericSendFromISR+0xb6>
 8013564:	683b      	ldr	r3, [r7, #0]
 8013566:	2b02      	cmp	r3, #2
 8013568:	d12c      	bne.n	80135c4 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801356a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801356c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013570:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8013574:	683a      	ldr	r2, [r7, #0]
 8013576:	68b9      	ldr	r1, [r7, #8]
 8013578:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801357a:	f000 f988 	bl	801388e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801357e:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8013582:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013586:	d112      	bne.n	80135ae <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013588:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801358a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801358c:	2b00      	cmp	r3, #0
 801358e:	d016      	beq.n	80135be <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013592:	3324      	adds	r3, #36	; 0x24
 8013594:	4618      	mov	r0, r3
 8013596:	f000 fe8b 	bl	80142b0 <xTaskRemoveFromEventList>
 801359a:	4603      	mov	r3, r0
 801359c:	2b00      	cmp	r3, #0
 801359e:	d00e      	beq.n	80135be <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80135a0:	687b      	ldr	r3, [r7, #4]
 80135a2:	2b00      	cmp	r3, #0
 80135a4:	d00b      	beq.n	80135be <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80135a6:	687b      	ldr	r3, [r7, #4]
 80135a8:	2201      	movs	r2, #1
 80135aa:	601a      	str	r2, [r3, #0]
 80135ac:	e007      	b.n	80135be <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80135ae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80135b2:	3301      	adds	r3, #1
 80135b4:	b2db      	uxtb	r3, r3
 80135b6:	b25a      	sxtb	r2, r3
 80135b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80135be:	2301      	movs	r3, #1
 80135c0:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80135c2:	e001      	b.n	80135c8 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80135c4:	2300      	movs	r3, #0
 80135c6:	637b      	str	r3, [r7, #52]	; 0x34
 80135c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80135ca:	613b      	str	r3, [r7, #16]
	__asm volatile
 80135cc:	693b      	ldr	r3, [r7, #16]
 80135ce:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80135d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80135d4:	4618      	mov	r0, r3
 80135d6:	3738      	adds	r7, #56	; 0x38
 80135d8:	46bd      	mov	sp, r7
 80135da:	bd80      	pop	{r7, pc}

080135dc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80135dc:	b580      	push	{r7, lr}
 80135de:	b08c      	sub	sp, #48	; 0x30
 80135e0:	af00      	add	r7, sp, #0
 80135e2:	60f8      	str	r0, [r7, #12]
 80135e4:	60b9      	str	r1, [r7, #8]
 80135e6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80135e8:	2300      	movs	r3, #0
 80135ea:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80135ec:	68fb      	ldr	r3, [r7, #12]
 80135ee:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80135f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80135f2:	2b00      	cmp	r3, #0
 80135f4:	d109      	bne.n	801360a <xQueueReceive+0x2e>
	__asm volatile
 80135f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80135fa:	f383 8811 	msr	BASEPRI, r3
 80135fe:	f3bf 8f6f 	isb	sy
 8013602:	f3bf 8f4f 	dsb	sy
 8013606:	623b      	str	r3, [r7, #32]
 8013608:	e7fe      	b.n	8013608 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801360a:	68bb      	ldr	r3, [r7, #8]
 801360c:	2b00      	cmp	r3, #0
 801360e:	d103      	bne.n	8013618 <xQueueReceive+0x3c>
 8013610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013614:	2b00      	cmp	r3, #0
 8013616:	d101      	bne.n	801361c <xQueueReceive+0x40>
 8013618:	2301      	movs	r3, #1
 801361a:	e000      	b.n	801361e <xQueueReceive+0x42>
 801361c:	2300      	movs	r3, #0
 801361e:	2b00      	cmp	r3, #0
 8013620:	d109      	bne.n	8013636 <xQueueReceive+0x5a>
 8013622:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013626:	f383 8811 	msr	BASEPRI, r3
 801362a:	f3bf 8f6f 	isb	sy
 801362e:	f3bf 8f4f 	dsb	sy
 8013632:	61fb      	str	r3, [r7, #28]
 8013634:	e7fe      	b.n	8013634 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013636:	f000 fff1 	bl	801461c <xTaskGetSchedulerState>
 801363a:	4603      	mov	r3, r0
 801363c:	2b00      	cmp	r3, #0
 801363e:	d102      	bne.n	8013646 <xQueueReceive+0x6a>
 8013640:	687b      	ldr	r3, [r7, #4]
 8013642:	2b00      	cmp	r3, #0
 8013644:	d101      	bne.n	801364a <xQueueReceive+0x6e>
 8013646:	2301      	movs	r3, #1
 8013648:	e000      	b.n	801364c <xQueueReceive+0x70>
 801364a:	2300      	movs	r3, #0
 801364c:	2b00      	cmp	r3, #0
 801364e:	d109      	bne.n	8013664 <xQueueReceive+0x88>
 8013650:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013654:	f383 8811 	msr	BASEPRI, r3
 8013658:	f3bf 8f6f 	isb	sy
 801365c:	f3bf 8f4f 	dsb	sy
 8013660:	61bb      	str	r3, [r7, #24]
 8013662:	e7fe      	b.n	8013662 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8013664:	f001 fbea 	bl	8014e3c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801366a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801366c:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801366e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013670:	2b00      	cmp	r3, #0
 8013672:	d01f      	beq.n	80136b4 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8013674:	68b9      	ldr	r1, [r7, #8]
 8013676:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013678:	f000 f973 	bl	8013962 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801367c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801367e:	1e5a      	subs	r2, r3, #1
 8013680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013682:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013686:	691b      	ldr	r3, [r3, #16]
 8013688:	2b00      	cmp	r3, #0
 801368a:	d00f      	beq.n	80136ac <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801368c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801368e:	3310      	adds	r3, #16
 8013690:	4618      	mov	r0, r3
 8013692:	f000 fe0d 	bl	80142b0 <xTaskRemoveFromEventList>
 8013696:	4603      	mov	r3, r0
 8013698:	2b00      	cmp	r3, #0
 801369a:	d007      	beq.n	80136ac <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801369c:	4b3c      	ldr	r3, [pc, #240]	; (8013790 <xQueueReceive+0x1b4>)
 801369e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80136a2:	601a      	str	r2, [r3, #0]
 80136a4:	f3bf 8f4f 	dsb	sy
 80136a8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80136ac:	f001 fbf4 	bl	8014e98 <vPortExitCritical>
				return pdPASS;
 80136b0:	2301      	movs	r3, #1
 80136b2:	e069      	b.n	8013788 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80136b4:	687b      	ldr	r3, [r7, #4]
 80136b6:	2b00      	cmp	r3, #0
 80136b8:	d103      	bne.n	80136c2 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80136ba:	f001 fbed 	bl	8014e98 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80136be:	2300      	movs	r3, #0
 80136c0:	e062      	b.n	8013788 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 80136c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80136c4:	2b00      	cmp	r3, #0
 80136c6:	d106      	bne.n	80136d6 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80136c8:	f107 0310 	add.w	r3, r7, #16
 80136cc:	4618      	mov	r0, r3
 80136ce:	f000 fe51 	bl	8014374 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80136d2:	2301      	movs	r3, #1
 80136d4:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80136d6:	f001 fbdf 	bl	8014e98 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80136da:	f000 fc09 	bl	8013ef0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80136de:	f001 fbad 	bl	8014e3c <vPortEnterCritical>
 80136e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80136e4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80136e8:	b25b      	sxtb	r3, r3
 80136ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80136ee:	d103      	bne.n	80136f8 <xQueueReceive+0x11c>
 80136f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80136f2:	2200      	movs	r2, #0
 80136f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80136f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80136fa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80136fe:	b25b      	sxtb	r3, r3
 8013700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013704:	d103      	bne.n	801370e <xQueueReceive+0x132>
 8013706:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013708:	2200      	movs	r2, #0
 801370a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801370e:	f001 fbc3 	bl	8014e98 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013712:	1d3a      	adds	r2, r7, #4
 8013714:	f107 0310 	add.w	r3, r7, #16
 8013718:	4611      	mov	r1, r2
 801371a:	4618      	mov	r0, r3
 801371c:	f000 fe40 	bl	80143a0 <xTaskCheckForTimeOut>
 8013720:	4603      	mov	r3, r0
 8013722:	2b00      	cmp	r3, #0
 8013724:	d123      	bne.n	801376e <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013726:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013728:	f000 f993 	bl	8013a52 <prvIsQueueEmpty>
 801372c:	4603      	mov	r3, r0
 801372e:	2b00      	cmp	r3, #0
 8013730:	d017      	beq.n	8013762 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8013732:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013734:	3324      	adds	r3, #36	; 0x24
 8013736:	687a      	ldr	r2, [r7, #4]
 8013738:	4611      	mov	r1, r2
 801373a:	4618      	mov	r0, r3
 801373c:	f000 fd94 	bl	8014268 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8013740:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013742:	f000 f934 	bl	80139ae <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8013746:	f000 fbe1 	bl	8013f0c <xTaskResumeAll>
 801374a:	4603      	mov	r3, r0
 801374c:	2b00      	cmp	r3, #0
 801374e:	d189      	bne.n	8013664 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8013750:	4b0f      	ldr	r3, [pc, #60]	; (8013790 <xQueueReceive+0x1b4>)
 8013752:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013756:	601a      	str	r2, [r3, #0]
 8013758:	f3bf 8f4f 	dsb	sy
 801375c:	f3bf 8f6f 	isb	sy
 8013760:	e780      	b.n	8013664 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8013762:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013764:	f000 f923 	bl	80139ae <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8013768:	f000 fbd0 	bl	8013f0c <xTaskResumeAll>
 801376c:	e77a      	b.n	8013664 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801376e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013770:	f000 f91d 	bl	80139ae <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8013774:	f000 fbca 	bl	8013f0c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013778:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801377a:	f000 f96a 	bl	8013a52 <prvIsQueueEmpty>
 801377e:	4603      	mov	r3, r0
 8013780:	2b00      	cmp	r3, #0
 8013782:	f43f af6f 	beq.w	8013664 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8013786:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8013788:	4618      	mov	r0, r3
 801378a:	3730      	adds	r7, #48	; 0x30
 801378c:	46bd      	mov	sp, r7
 801378e:	bd80      	pop	{r7, pc}
 8013790:	e000ed04 	.word	0xe000ed04

08013794 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8013794:	b580      	push	{r7, lr}
 8013796:	b08e      	sub	sp, #56	; 0x38
 8013798:	af00      	add	r7, sp, #0
 801379a:	60f8      	str	r0, [r7, #12]
 801379c:	60b9      	str	r1, [r7, #8]
 801379e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80137a0:	68fb      	ldr	r3, [r7, #12]
 80137a2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80137a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80137a6:	2b00      	cmp	r3, #0
 80137a8:	d109      	bne.n	80137be <xQueueReceiveFromISR+0x2a>
 80137aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80137ae:	f383 8811 	msr	BASEPRI, r3
 80137b2:	f3bf 8f6f 	isb	sy
 80137b6:	f3bf 8f4f 	dsb	sy
 80137ba:	623b      	str	r3, [r7, #32]
 80137bc:	e7fe      	b.n	80137bc <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80137be:	68bb      	ldr	r3, [r7, #8]
 80137c0:	2b00      	cmp	r3, #0
 80137c2:	d103      	bne.n	80137cc <xQueueReceiveFromISR+0x38>
 80137c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80137c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80137c8:	2b00      	cmp	r3, #0
 80137ca:	d101      	bne.n	80137d0 <xQueueReceiveFromISR+0x3c>
 80137cc:	2301      	movs	r3, #1
 80137ce:	e000      	b.n	80137d2 <xQueueReceiveFromISR+0x3e>
 80137d0:	2300      	movs	r3, #0
 80137d2:	2b00      	cmp	r3, #0
 80137d4:	d109      	bne.n	80137ea <xQueueReceiveFromISR+0x56>
 80137d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80137da:	f383 8811 	msr	BASEPRI, r3
 80137de:	f3bf 8f6f 	isb	sy
 80137e2:	f3bf 8f4f 	dsb	sy
 80137e6:	61fb      	str	r3, [r7, #28]
 80137e8:	e7fe      	b.n	80137e8 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80137ea:	f001 fc03 	bl	8014ff4 <vPortValidateInterruptPriority>
	__asm volatile
 80137ee:	f3ef 8211 	mrs	r2, BASEPRI
 80137f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80137f6:	f383 8811 	msr	BASEPRI, r3
 80137fa:	f3bf 8f6f 	isb	sy
 80137fe:	f3bf 8f4f 	dsb	sy
 8013802:	61ba      	str	r2, [r7, #24]
 8013804:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8013806:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013808:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801380a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801380c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801380e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013810:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013812:	2b00      	cmp	r3, #0
 8013814:	d02f      	beq.n	8013876 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8013816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013818:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801381c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8013820:	68b9      	ldr	r1, [r7, #8]
 8013822:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013824:	f000 f89d 	bl	8013962 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8013828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801382a:	1e5a      	subs	r2, r3, #1
 801382c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801382e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8013830:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8013834:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013838:	d112      	bne.n	8013860 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801383a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801383c:	691b      	ldr	r3, [r3, #16]
 801383e:	2b00      	cmp	r3, #0
 8013840:	d016      	beq.n	8013870 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013844:	3310      	adds	r3, #16
 8013846:	4618      	mov	r0, r3
 8013848:	f000 fd32 	bl	80142b0 <xTaskRemoveFromEventList>
 801384c:	4603      	mov	r3, r0
 801384e:	2b00      	cmp	r3, #0
 8013850:	d00e      	beq.n	8013870 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8013852:	687b      	ldr	r3, [r7, #4]
 8013854:	2b00      	cmp	r3, #0
 8013856:	d00b      	beq.n	8013870 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8013858:	687b      	ldr	r3, [r7, #4]
 801385a:	2201      	movs	r2, #1
 801385c:	601a      	str	r2, [r3, #0]
 801385e:	e007      	b.n	8013870 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8013860:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013864:	3301      	adds	r3, #1
 8013866:	b2db      	uxtb	r3, r3
 8013868:	b25a      	sxtb	r2, r3
 801386a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801386c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8013870:	2301      	movs	r3, #1
 8013872:	637b      	str	r3, [r7, #52]	; 0x34
 8013874:	e001      	b.n	801387a <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 8013876:	2300      	movs	r3, #0
 8013878:	637b      	str	r3, [r7, #52]	; 0x34
 801387a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801387c:	613b      	str	r3, [r7, #16]
	__asm volatile
 801387e:	693b      	ldr	r3, [r7, #16]
 8013880:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013884:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8013886:	4618      	mov	r0, r3
 8013888:	3738      	adds	r7, #56	; 0x38
 801388a:	46bd      	mov	sp, r7
 801388c:	bd80      	pop	{r7, pc}

0801388e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 801388e:	b580      	push	{r7, lr}
 8013890:	b086      	sub	sp, #24
 8013892:	af00      	add	r7, sp, #0
 8013894:	60f8      	str	r0, [r7, #12]
 8013896:	60b9      	str	r1, [r7, #8]
 8013898:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 801389a:	2300      	movs	r3, #0
 801389c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801389e:	68fb      	ldr	r3, [r7, #12]
 80138a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80138a2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80138a4:	68fb      	ldr	r3, [r7, #12]
 80138a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80138a8:	2b00      	cmp	r3, #0
 80138aa:	d10d      	bne.n	80138c8 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80138ac:	68fb      	ldr	r3, [r7, #12]
 80138ae:	681b      	ldr	r3, [r3, #0]
 80138b0:	2b00      	cmp	r3, #0
 80138b2:	d14d      	bne.n	8013950 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80138b4:	68fb      	ldr	r3, [r7, #12]
 80138b6:	689b      	ldr	r3, [r3, #8]
 80138b8:	4618      	mov	r0, r3
 80138ba:	f000 fecd 	bl	8014658 <xTaskPriorityDisinherit>
 80138be:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80138c0:	68fb      	ldr	r3, [r7, #12]
 80138c2:	2200      	movs	r2, #0
 80138c4:	609a      	str	r2, [r3, #8]
 80138c6:	e043      	b.n	8013950 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80138c8:	687b      	ldr	r3, [r7, #4]
 80138ca:	2b00      	cmp	r3, #0
 80138cc:	d119      	bne.n	8013902 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80138ce:	68fb      	ldr	r3, [r7, #12]
 80138d0:	6858      	ldr	r0, [r3, #4]
 80138d2:	68fb      	ldr	r3, [r7, #12]
 80138d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80138d6:	461a      	mov	r2, r3
 80138d8:	68b9      	ldr	r1, [r7, #8]
 80138da:	f002 fb27 	bl	8015f2c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80138de:	68fb      	ldr	r3, [r7, #12]
 80138e0:	685a      	ldr	r2, [r3, #4]
 80138e2:	68fb      	ldr	r3, [r7, #12]
 80138e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80138e6:	441a      	add	r2, r3
 80138e8:	68fb      	ldr	r3, [r7, #12]
 80138ea:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80138ec:	68fb      	ldr	r3, [r7, #12]
 80138ee:	685a      	ldr	r2, [r3, #4]
 80138f0:	68fb      	ldr	r3, [r7, #12]
 80138f2:	689b      	ldr	r3, [r3, #8]
 80138f4:	429a      	cmp	r2, r3
 80138f6:	d32b      	bcc.n	8013950 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80138f8:	68fb      	ldr	r3, [r7, #12]
 80138fa:	681a      	ldr	r2, [r3, #0]
 80138fc:	68fb      	ldr	r3, [r7, #12]
 80138fe:	605a      	str	r2, [r3, #4]
 8013900:	e026      	b.n	8013950 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8013902:	68fb      	ldr	r3, [r7, #12]
 8013904:	68d8      	ldr	r0, [r3, #12]
 8013906:	68fb      	ldr	r3, [r7, #12]
 8013908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801390a:	461a      	mov	r2, r3
 801390c:	68b9      	ldr	r1, [r7, #8]
 801390e:	f002 fb0d 	bl	8015f2c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8013912:	68fb      	ldr	r3, [r7, #12]
 8013914:	68da      	ldr	r2, [r3, #12]
 8013916:	68fb      	ldr	r3, [r7, #12]
 8013918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801391a:	425b      	negs	r3, r3
 801391c:	441a      	add	r2, r3
 801391e:	68fb      	ldr	r3, [r7, #12]
 8013920:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013922:	68fb      	ldr	r3, [r7, #12]
 8013924:	68da      	ldr	r2, [r3, #12]
 8013926:	68fb      	ldr	r3, [r7, #12]
 8013928:	681b      	ldr	r3, [r3, #0]
 801392a:	429a      	cmp	r2, r3
 801392c:	d207      	bcs.n	801393e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 801392e:	68fb      	ldr	r3, [r7, #12]
 8013930:	689a      	ldr	r2, [r3, #8]
 8013932:	68fb      	ldr	r3, [r7, #12]
 8013934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013936:	425b      	negs	r3, r3
 8013938:	441a      	add	r2, r3
 801393a:	68fb      	ldr	r3, [r7, #12]
 801393c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 801393e:	687b      	ldr	r3, [r7, #4]
 8013940:	2b02      	cmp	r3, #2
 8013942:	d105      	bne.n	8013950 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013944:	693b      	ldr	r3, [r7, #16]
 8013946:	2b00      	cmp	r3, #0
 8013948:	d002      	beq.n	8013950 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 801394a:	693b      	ldr	r3, [r7, #16]
 801394c:	3b01      	subs	r3, #1
 801394e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8013950:	693b      	ldr	r3, [r7, #16]
 8013952:	1c5a      	adds	r2, r3, #1
 8013954:	68fb      	ldr	r3, [r7, #12]
 8013956:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8013958:	697b      	ldr	r3, [r7, #20]
}
 801395a:	4618      	mov	r0, r3
 801395c:	3718      	adds	r7, #24
 801395e:	46bd      	mov	sp, r7
 8013960:	bd80      	pop	{r7, pc}

08013962 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8013962:	b580      	push	{r7, lr}
 8013964:	b082      	sub	sp, #8
 8013966:	af00      	add	r7, sp, #0
 8013968:	6078      	str	r0, [r7, #4]
 801396a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801396c:	687b      	ldr	r3, [r7, #4]
 801396e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013970:	2b00      	cmp	r3, #0
 8013972:	d018      	beq.n	80139a6 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013974:	687b      	ldr	r3, [r7, #4]
 8013976:	68da      	ldr	r2, [r3, #12]
 8013978:	687b      	ldr	r3, [r7, #4]
 801397a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801397c:	441a      	add	r2, r3
 801397e:	687b      	ldr	r3, [r7, #4]
 8013980:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8013982:	687b      	ldr	r3, [r7, #4]
 8013984:	68da      	ldr	r2, [r3, #12]
 8013986:	687b      	ldr	r3, [r7, #4]
 8013988:	689b      	ldr	r3, [r3, #8]
 801398a:	429a      	cmp	r2, r3
 801398c:	d303      	bcc.n	8013996 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 801398e:	687b      	ldr	r3, [r7, #4]
 8013990:	681a      	ldr	r2, [r3, #0]
 8013992:	687b      	ldr	r3, [r7, #4]
 8013994:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8013996:	687b      	ldr	r3, [r7, #4]
 8013998:	68d9      	ldr	r1, [r3, #12]
 801399a:	687b      	ldr	r3, [r7, #4]
 801399c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801399e:	461a      	mov	r2, r3
 80139a0:	6838      	ldr	r0, [r7, #0]
 80139a2:	f002 fac3 	bl	8015f2c <memcpy>
	}
}
 80139a6:	bf00      	nop
 80139a8:	3708      	adds	r7, #8
 80139aa:	46bd      	mov	sp, r7
 80139ac:	bd80      	pop	{r7, pc}

080139ae <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80139ae:	b580      	push	{r7, lr}
 80139b0:	b084      	sub	sp, #16
 80139b2:	af00      	add	r7, sp, #0
 80139b4:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80139b6:	f001 fa41 	bl	8014e3c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80139ba:	687b      	ldr	r3, [r7, #4]
 80139bc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80139c0:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80139c2:	e011      	b.n	80139e8 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80139c4:	687b      	ldr	r3, [r7, #4]
 80139c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80139c8:	2b00      	cmp	r3, #0
 80139ca:	d012      	beq.n	80139f2 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80139cc:	687b      	ldr	r3, [r7, #4]
 80139ce:	3324      	adds	r3, #36	; 0x24
 80139d0:	4618      	mov	r0, r3
 80139d2:	f000 fc6d 	bl	80142b0 <xTaskRemoveFromEventList>
 80139d6:	4603      	mov	r3, r0
 80139d8:	2b00      	cmp	r3, #0
 80139da:	d001      	beq.n	80139e0 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80139dc:	f000 fd40 	bl	8014460 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80139e0:	7bfb      	ldrb	r3, [r7, #15]
 80139e2:	3b01      	subs	r3, #1
 80139e4:	b2db      	uxtb	r3, r3
 80139e6:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80139e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80139ec:	2b00      	cmp	r3, #0
 80139ee:	dce9      	bgt.n	80139c4 <prvUnlockQueue+0x16>
 80139f0:	e000      	b.n	80139f4 <prvUnlockQueue+0x46>
					break;
 80139f2:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80139f4:	687b      	ldr	r3, [r7, #4]
 80139f6:	22ff      	movs	r2, #255	; 0xff
 80139f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80139fc:	f001 fa4c 	bl	8014e98 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8013a00:	f001 fa1c 	bl	8014e3c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8013a04:	687b      	ldr	r3, [r7, #4]
 8013a06:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013a0a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013a0c:	e011      	b.n	8013a32 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013a0e:	687b      	ldr	r3, [r7, #4]
 8013a10:	691b      	ldr	r3, [r3, #16]
 8013a12:	2b00      	cmp	r3, #0
 8013a14:	d012      	beq.n	8013a3c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013a16:	687b      	ldr	r3, [r7, #4]
 8013a18:	3310      	adds	r3, #16
 8013a1a:	4618      	mov	r0, r3
 8013a1c:	f000 fc48 	bl	80142b0 <xTaskRemoveFromEventList>
 8013a20:	4603      	mov	r3, r0
 8013a22:	2b00      	cmp	r3, #0
 8013a24:	d001      	beq.n	8013a2a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8013a26:	f000 fd1b 	bl	8014460 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8013a2a:	7bbb      	ldrb	r3, [r7, #14]
 8013a2c:	3b01      	subs	r3, #1
 8013a2e:	b2db      	uxtb	r3, r3
 8013a30:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013a32:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013a36:	2b00      	cmp	r3, #0
 8013a38:	dce9      	bgt.n	8013a0e <prvUnlockQueue+0x60>
 8013a3a:	e000      	b.n	8013a3e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8013a3c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8013a3e:	687b      	ldr	r3, [r7, #4]
 8013a40:	22ff      	movs	r2, #255	; 0xff
 8013a42:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8013a46:	f001 fa27 	bl	8014e98 <vPortExitCritical>
}
 8013a4a:	bf00      	nop
 8013a4c:	3710      	adds	r7, #16
 8013a4e:	46bd      	mov	sp, r7
 8013a50:	bd80      	pop	{r7, pc}

08013a52 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8013a52:	b580      	push	{r7, lr}
 8013a54:	b084      	sub	sp, #16
 8013a56:	af00      	add	r7, sp, #0
 8013a58:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8013a5a:	f001 f9ef 	bl	8014e3c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8013a5e:	687b      	ldr	r3, [r7, #4]
 8013a60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013a62:	2b00      	cmp	r3, #0
 8013a64:	d102      	bne.n	8013a6c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8013a66:	2301      	movs	r3, #1
 8013a68:	60fb      	str	r3, [r7, #12]
 8013a6a:	e001      	b.n	8013a70 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8013a6c:	2300      	movs	r3, #0
 8013a6e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8013a70:	f001 fa12 	bl	8014e98 <vPortExitCritical>

	return xReturn;
 8013a74:	68fb      	ldr	r3, [r7, #12]
}
 8013a76:	4618      	mov	r0, r3
 8013a78:	3710      	adds	r7, #16
 8013a7a:	46bd      	mov	sp, r7
 8013a7c:	bd80      	pop	{r7, pc}

08013a7e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8013a7e:	b580      	push	{r7, lr}
 8013a80:	b084      	sub	sp, #16
 8013a82:	af00      	add	r7, sp, #0
 8013a84:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8013a86:	f001 f9d9 	bl	8014e3c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8013a8a:	687b      	ldr	r3, [r7, #4]
 8013a8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013a8e:	687b      	ldr	r3, [r7, #4]
 8013a90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013a92:	429a      	cmp	r2, r3
 8013a94:	d102      	bne.n	8013a9c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8013a96:	2301      	movs	r3, #1
 8013a98:	60fb      	str	r3, [r7, #12]
 8013a9a:	e001      	b.n	8013aa0 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8013a9c:	2300      	movs	r3, #0
 8013a9e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8013aa0:	f001 f9fa 	bl	8014e98 <vPortExitCritical>

	return xReturn;
 8013aa4:	68fb      	ldr	r3, [r7, #12]
}
 8013aa6:	4618      	mov	r0, r3
 8013aa8:	3710      	adds	r7, #16
 8013aaa:	46bd      	mov	sp, r7
 8013aac:	bd80      	pop	{r7, pc}

08013aae <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8013aae:	b580      	push	{r7, lr}
 8013ab0:	b08e      	sub	sp, #56	; 0x38
 8013ab2:	af04      	add	r7, sp, #16
 8013ab4:	60f8      	str	r0, [r7, #12]
 8013ab6:	60b9      	str	r1, [r7, #8]
 8013ab8:	607a      	str	r2, [r7, #4]
 8013aba:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8013abc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013abe:	2b00      	cmp	r3, #0
 8013ac0:	d109      	bne.n	8013ad6 <xTaskCreateStatic+0x28>
	__asm volatile
 8013ac2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013ac6:	f383 8811 	msr	BASEPRI, r3
 8013aca:	f3bf 8f6f 	isb	sy
 8013ace:	f3bf 8f4f 	dsb	sy
 8013ad2:	623b      	str	r3, [r7, #32]
 8013ad4:	e7fe      	b.n	8013ad4 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8013ad6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013ad8:	2b00      	cmp	r3, #0
 8013ada:	d109      	bne.n	8013af0 <xTaskCreateStatic+0x42>
 8013adc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013ae0:	f383 8811 	msr	BASEPRI, r3
 8013ae4:	f3bf 8f6f 	isb	sy
 8013ae8:	f3bf 8f4f 	dsb	sy
 8013aec:	61fb      	str	r3, [r7, #28]
 8013aee:	e7fe      	b.n	8013aee <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8013af0:	2354      	movs	r3, #84	; 0x54
 8013af2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8013af4:	693b      	ldr	r3, [r7, #16]
 8013af6:	2b54      	cmp	r3, #84	; 0x54
 8013af8:	d009      	beq.n	8013b0e <xTaskCreateStatic+0x60>
 8013afa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013afe:	f383 8811 	msr	BASEPRI, r3
 8013b02:	f3bf 8f6f 	isb	sy
 8013b06:	f3bf 8f4f 	dsb	sy
 8013b0a:	61bb      	str	r3, [r7, #24]
 8013b0c:	e7fe      	b.n	8013b0c <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8013b0e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8013b10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013b12:	2b00      	cmp	r3, #0
 8013b14:	d01e      	beq.n	8013b54 <xTaskCreateStatic+0xa6>
 8013b16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013b18:	2b00      	cmp	r3, #0
 8013b1a:	d01b      	beq.n	8013b54 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8013b1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013b1e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8013b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b22:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013b24:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8013b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b28:	2202      	movs	r2, #2
 8013b2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8013b2e:	2300      	movs	r3, #0
 8013b30:	9303      	str	r3, [sp, #12]
 8013b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b34:	9302      	str	r3, [sp, #8]
 8013b36:	f107 0314 	add.w	r3, r7, #20
 8013b3a:	9301      	str	r3, [sp, #4]
 8013b3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013b3e:	9300      	str	r3, [sp, #0]
 8013b40:	683b      	ldr	r3, [r7, #0]
 8013b42:	687a      	ldr	r2, [r7, #4]
 8013b44:	68b9      	ldr	r1, [r7, #8]
 8013b46:	68f8      	ldr	r0, [r7, #12]
 8013b48:	f000 f850 	bl	8013bec <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8013b4c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013b4e:	f000 f8d3 	bl	8013cf8 <prvAddNewTaskToReadyList>
 8013b52:	e001      	b.n	8013b58 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8013b54:	2300      	movs	r3, #0
 8013b56:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8013b58:	697b      	ldr	r3, [r7, #20]
	}
 8013b5a:	4618      	mov	r0, r3
 8013b5c:	3728      	adds	r7, #40	; 0x28
 8013b5e:	46bd      	mov	sp, r7
 8013b60:	bd80      	pop	{r7, pc}

08013b62 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8013b62:	b580      	push	{r7, lr}
 8013b64:	b08c      	sub	sp, #48	; 0x30
 8013b66:	af04      	add	r7, sp, #16
 8013b68:	60f8      	str	r0, [r7, #12]
 8013b6a:	60b9      	str	r1, [r7, #8]
 8013b6c:	603b      	str	r3, [r7, #0]
 8013b6e:	4613      	mov	r3, r2
 8013b70:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8013b72:	88fb      	ldrh	r3, [r7, #6]
 8013b74:	009b      	lsls	r3, r3, #2
 8013b76:	4618      	mov	r0, r3
 8013b78:	f001 fa7a 	bl	8015070 <pvPortMalloc>
 8013b7c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8013b7e:	697b      	ldr	r3, [r7, #20]
 8013b80:	2b00      	cmp	r3, #0
 8013b82:	d00e      	beq.n	8013ba2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8013b84:	2054      	movs	r0, #84	; 0x54
 8013b86:	f001 fa73 	bl	8015070 <pvPortMalloc>
 8013b8a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8013b8c:	69fb      	ldr	r3, [r7, #28]
 8013b8e:	2b00      	cmp	r3, #0
 8013b90:	d003      	beq.n	8013b9a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8013b92:	69fb      	ldr	r3, [r7, #28]
 8013b94:	697a      	ldr	r2, [r7, #20]
 8013b96:	631a      	str	r2, [r3, #48]	; 0x30
 8013b98:	e005      	b.n	8013ba6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8013b9a:	6978      	ldr	r0, [r7, #20]
 8013b9c:	f001 fb2a 	bl	80151f4 <vPortFree>
 8013ba0:	e001      	b.n	8013ba6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8013ba2:	2300      	movs	r3, #0
 8013ba4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8013ba6:	69fb      	ldr	r3, [r7, #28]
 8013ba8:	2b00      	cmp	r3, #0
 8013baa:	d017      	beq.n	8013bdc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8013bac:	69fb      	ldr	r3, [r7, #28]
 8013bae:	2200      	movs	r2, #0
 8013bb0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8013bb4:	88fa      	ldrh	r2, [r7, #6]
 8013bb6:	2300      	movs	r3, #0
 8013bb8:	9303      	str	r3, [sp, #12]
 8013bba:	69fb      	ldr	r3, [r7, #28]
 8013bbc:	9302      	str	r3, [sp, #8]
 8013bbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013bc0:	9301      	str	r3, [sp, #4]
 8013bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013bc4:	9300      	str	r3, [sp, #0]
 8013bc6:	683b      	ldr	r3, [r7, #0]
 8013bc8:	68b9      	ldr	r1, [r7, #8]
 8013bca:	68f8      	ldr	r0, [r7, #12]
 8013bcc:	f000 f80e 	bl	8013bec <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8013bd0:	69f8      	ldr	r0, [r7, #28]
 8013bd2:	f000 f891 	bl	8013cf8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8013bd6:	2301      	movs	r3, #1
 8013bd8:	61bb      	str	r3, [r7, #24]
 8013bda:	e002      	b.n	8013be2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8013bdc:	f04f 33ff 	mov.w	r3, #4294967295
 8013be0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8013be2:	69bb      	ldr	r3, [r7, #24]
	}
 8013be4:	4618      	mov	r0, r3
 8013be6:	3720      	adds	r7, #32
 8013be8:	46bd      	mov	sp, r7
 8013bea:	bd80      	pop	{r7, pc}

08013bec <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8013bec:	b580      	push	{r7, lr}
 8013bee:	b088      	sub	sp, #32
 8013bf0:	af00      	add	r7, sp, #0
 8013bf2:	60f8      	str	r0, [r7, #12]
 8013bf4:	60b9      	str	r1, [r7, #8]
 8013bf6:	607a      	str	r2, [r7, #4]
 8013bf8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8013bfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013bfc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8013bfe:	687b      	ldr	r3, [r7, #4]
 8013c00:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8013c04:	3b01      	subs	r3, #1
 8013c06:	009b      	lsls	r3, r3, #2
 8013c08:	4413      	add	r3, r2
 8013c0a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8013c0c:	69bb      	ldr	r3, [r7, #24]
 8013c0e:	f023 0307 	bic.w	r3, r3, #7
 8013c12:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8013c14:	69bb      	ldr	r3, [r7, #24]
 8013c16:	f003 0307 	and.w	r3, r3, #7
 8013c1a:	2b00      	cmp	r3, #0
 8013c1c:	d009      	beq.n	8013c32 <prvInitialiseNewTask+0x46>
 8013c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013c22:	f383 8811 	msr	BASEPRI, r3
 8013c26:	f3bf 8f6f 	isb	sy
 8013c2a:	f3bf 8f4f 	dsb	sy
 8013c2e:	617b      	str	r3, [r7, #20]
 8013c30:	e7fe      	b.n	8013c30 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8013c32:	68bb      	ldr	r3, [r7, #8]
 8013c34:	2b00      	cmp	r3, #0
 8013c36:	d01f      	beq.n	8013c78 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8013c38:	2300      	movs	r3, #0
 8013c3a:	61fb      	str	r3, [r7, #28]
 8013c3c:	e012      	b.n	8013c64 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8013c3e:	68ba      	ldr	r2, [r7, #8]
 8013c40:	69fb      	ldr	r3, [r7, #28]
 8013c42:	4413      	add	r3, r2
 8013c44:	7819      	ldrb	r1, [r3, #0]
 8013c46:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013c48:	69fb      	ldr	r3, [r7, #28]
 8013c4a:	4413      	add	r3, r2
 8013c4c:	3334      	adds	r3, #52	; 0x34
 8013c4e:	460a      	mov	r2, r1
 8013c50:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8013c52:	68ba      	ldr	r2, [r7, #8]
 8013c54:	69fb      	ldr	r3, [r7, #28]
 8013c56:	4413      	add	r3, r2
 8013c58:	781b      	ldrb	r3, [r3, #0]
 8013c5a:	2b00      	cmp	r3, #0
 8013c5c:	d006      	beq.n	8013c6c <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8013c5e:	69fb      	ldr	r3, [r7, #28]
 8013c60:	3301      	adds	r3, #1
 8013c62:	61fb      	str	r3, [r7, #28]
 8013c64:	69fb      	ldr	r3, [r7, #28]
 8013c66:	2b0f      	cmp	r3, #15
 8013c68:	d9e9      	bls.n	8013c3e <prvInitialiseNewTask+0x52>
 8013c6a:	e000      	b.n	8013c6e <prvInitialiseNewTask+0x82>
			{
				break;
 8013c6c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8013c6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013c70:	2200      	movs	r2, #0
 8013c72:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8013c76:	e003      	b.n	8013c80 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8013c78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013c7a:	2200      	movs	r2, #0
 8013c7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8013c80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c82:	2b06      	cmp	r3, #6
 8013c84:	d901      	bls.n	8013c8a <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8013c86:	2306      	movs	r3, #6
 8013c88:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8013c8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013c8c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013c8e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8013c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013c92:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013c94:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8013c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013c98:	2200      	movs	r2, #0
 8013c9a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8013c9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013c9e:	3304      	adds	r3, #4
 8013ca0:	4618      	mov	r0, r3
 8013ca2:	f7ff f8f2 	bl	8012e8a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8013ca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013ca8:	3318      	adds	r3, #24
 8013caa:	4618      	mov	r0, r3
 8013cac:	f7ff f8ed 	bl	8012e8a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8013cb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013cb2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013cb4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013cb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013cb8:	f1c3 0207 	rsb	r2, r3, #7
 8013cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013cbe:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8013cc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013cc2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013cc4:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8013cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013cc8:	2200      	movs	r2, #0
 8013cca:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8013ccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013cce:	2200      	movs	r2, #0
 8013cd0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8013cd4:	683a      	ldr	r2, [r7, #0]
 8013cd6:	68f9      	ldr	r1, [r7, #12]
 8013cd8:	69b8      	ldr	r0, [r7, #24]
 8013cda:	f000 ff8b 	bl	8014bf4 <pxPortInitialiseStack>
 8013cde:	4602      	mov	r2, r0
 8013ce0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013ce2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8013ce4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ce6:	2b00      	cmp	r3, #0
 8013ce8:	d002      	beq.n	8013cf0 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8013cea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013cec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013cee:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013cf0:	bf00      	nop
 8013cf2:	3720      	adds	r7, #32
 8013cf4:	46bd      	mov	sp, r7
 8013cf6:	bd80      	pop	{r7, pc}

08013cf8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8013cf8:	b580      	push	{r7, lr}
 8013cfa:	b082      	sub	sp, #8
 8013cfc:	af00      	add	r7, sp, #0
 8013cfe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8013d00:	f001 f89c 	bl	8014e3c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8013d04:	4b2a      	ldr	r3, [pc, #168]	; (8013db0 <prvAddNewTaskToReadyList+0xb8>)
 8013d06:	681b      	ldr	r3, [r3, #0]
 8013d08:	3301      	adds	r3, #1
 8013d0a:	4a29      	ldr	r2, [pc, #164]	; (8013db0 <prvAddNewTaskToReadyList+0xb8>)
 8013d0c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8013d0e:	4b29      	ldr	r3, [pc, #164]	; (8013db4 <prvAddNewTaskToReadyList+0xbc>)
 8013d10:	681b      	ldr	r3, [r3, #0]
 8013d12:	2b00      	cmp	r3, #0
 8013d14:	d109      	bne.n	8013d2a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8013d16:	4a27      	ldr	r2, [pc, #156]	; (8013db4 <prvAddNewTaskToReadyList+0xbc>)
 8013d18:	687b      	ldr	r3, [r7, #4]
 8013d1a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8013d1c:	4b24      	ldr	r3, [pc, #144]	; (8013db0 <prvAddNewTaskToReadyList+0xb8>)
 8013d1e:	681b      	ldr	r3, [r3, #0]
 8013d20:	2b01      	cmp	r3, #1
 8013d22:	d110      	bne.n	8013d46 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8013d24:	f000 fbc0 	bl	80144a8 <prvInitialiseTaskLists>
 8013d28:	e00d      	b.n	8013d46 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8013d2a:	4b23      	ldr	r3, [pc, #140]	; (8013db8 <prvAddNewTaskToReadyList+0xc0>)
 8013d2c:	681b      	ldr	r3, [r3, #0]
 8013d2e:	2b00      	cmp	r3, #0
 8013d30:	d109      	bne.n	8013d46 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8013d32:	4b20      	ldr	r3, [pc, #128]	; (8013db4 <prvAddNewTaskToReadyList+0xbc>)
 8013d34:	681b      	ldr	r3, [r3, #0]
 8013d36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013d38:	687b      	ldr	r3, [r7, #4]
 8013d3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013d3c:	429a      	cmp	r2, r3
 8013d3e:	d802      	bhi.n	8013d46 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8013d40:	4a1c      	ldr	r2, [pc, #112]	; (8013db4 <prvAddNewTaskToReadyList+0xbc>)
 8013d42:	687b      	ldr	r3, [r7, #4]
 8013d44:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8013d46:	4b1d      	ldr	r3, [pc, #116]	; (8013dbc <prvAddNewTaskToReadyList+0xc4>)
 8013d48:	681b      	ldr	r3, [r3, #0]
 8013d4a:	3301      	adds	r3, #1
 8013d4c:	4a1b      	ldr	r2, [pc, #108]	; (8013dbc <prvAddNewTaskToReadyList+0xc4>)
 8013d4e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8013d50:	687b      	ldr	r3, [r7, #4]
 8013d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013d54:	2201      	movs	r2, #1
 8013d56:	409a      	lsls	r2, r3
 8013d58:	4b19      	ldr	r3, [pc, #100]	; (8013dc0 <prvAddNewTaskToReadyList+0xc8>)
 8013d5a:	681b      	ldr	r3, [r3, #0]
 8013d5c:	4313      	orrs	r3, r2
 8013d5e:	4a18      	ldr	r2, [pc, #96]	; (8013dc0 <prvAddNewTaskToReadyList+0xc8>)
 8013d60:	6013      	str	r3, [r2, #0]
 8013d62:	687b      	ldr	r3, [r7, #4]
 8013d64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013d66:	4613      	mov	r3, r2
 8013d68:	009b      	lsls	r3, r3, #2
 8013d6a:	4413      	add	r3, r2
 8013d6c:	009b      	lsls	r3, r3, #2
 8013d6e:	4a15      	ldr	r2, [pc, #84]	; (8013dc4 <prvAddNewTaskToReadyList+0xcc>)
 8013d70:	441a      	add	r2, r3
 8013d72:	687b      	ldr	r3, [r7, #4]
 8013d74:	3304      	adds	r3, #4
 8013d76:	4619      	mov	r1, r3
 8013d78:	4610      	mov	r0, r2
 8013d7a:	f7ff f893 	bl	8012ea4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8013d7e:	f001 f88b 	bl	8014e98 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8013d82:	4b0d      	ldr	r3, [pc, #52]	; (8013db8 <prvAddNewTaskToReadyList+0xc0>)
 8013d84:	681b      	ldr	r3, [r3, #0]
 8013d86:	2b00      	cmp	r3, #0
 8013d88:	d00e      	beq.n	8013da8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8013d8a:	4b0a      	ldr	r3, [pc, #40]	; (8013db4 <prvAddNewTaskToReadyList+0xbc>)
 8013d8c:	681b      	ldr	r3, [r3, #0]
 8013d8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013d90:	687b      	ldr	r3, [r7, #4]
 8013d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013d94:	429a      	cmp	r2, r3
 8013d96:	d207      	bcs.n	8013da8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8013d98:	4b0b      	ldr	r3, [pc, #44]	; (8013dc8 <prvAddNewTaskToReadyList+0xd0>)
 8013d9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013d9e:	601a      	str	r2, [r3, #0]
 8013da0:	f3bf 8f4f 	dsb	sy
 8013da4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013da8:	bf00      	nop
 8013daa:	3708      	adds	r7, #8
 8013dac:	46bd      	mov	sp, r7
 8013dae:	bd80      	pop	{r7, pc}
 8013db0:	2000110c 	.word	0x2000110c
 8013db4:	2000100c 	.word	0x2000100c
 8013db8:	20001118 	.word	0x20001118
 8013dbc:	20001128 	.word	0x20001128
 8013dc0:	20001114 	.word	0x20001114
 8013dc4:	20001010 	.word	0x20001010
 8013dc8:	e000ed04 	.word	0xe000ed04

08013dcc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8013dcc:	b580      	push	{r7, lr}
 8013dce:	b084      	sub	sp, #16
 8013dd0:	af00      	add	r7, sp, #0
 8013dd2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8013dd4:	2300      	movs	r3, #0
 8013dd6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8013dd8:	687b      	ldr	r3, [r7, #4]
 8013dda:	2b00      	cmp	r3, #0
 8013ddc:	d016      	beq.n	8013e0c <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8013dde:	4b13      	ldr	r3, [pc, #76]	; (8013e2c <vTaskDelay+0x60>)
 8013de0:	681b      	ldr	r3, [r3, #0]
 8013de2:	2b00      	cmp	r3, #0
 8013de4:	d009      	beq.n	8013dfa <vTaskDelay+0x2e>
 8013de6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013dea:	f383 8811 	msr	BASEPRI, r3
 8013dee:	f3bf 8f6f 	isb	sy
 8013df2:	f3bf 8f4f 	dsb	sy
 8013df6:	60bb      	str	r3, [r7, #8]
 8013df8:	e7fe      	b.n	8013df8 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8013dfa:	f000 f879 	bl	8013ef0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8013dfe:	2100      	movs	r1, #0
 8013e00:	6878      	ldr	r0, [r7, #4]
 8013e02:	f000 fe91 	bl	8014b28 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8013e06:	f000 f881 	bl	8013f0c <xTaskResumeAll>
 8013e0a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8013e0c:	68fb      	ldr	r3, [r7, #12]
 8013e0e:	2b00      	cmp	r3, #0
 8013e10:	d107      	bne.n	8013e22 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8013e12:	4b07      	ldr	r3, [pc, #28]	; (8013e30 <vTaskDelay+0x64>)
 8013e14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013e18:	601a      	str	r2, [r3, #0]
 8013e1a:	f3bf 8f4f 	dsb	sy
 8013e1e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8013e22:	bf00      	nop
 8013e24:	3710      	adds	r7, #16
 8013e26:	46bd      	mov	sp, r7
 8013e28:	bd80      	pop	{r7, pc}
 8013e2a:	bf00      	nop
 8013e2c:	20001134 	.word	0x20001134
 8013e30:	e000ed04 	.word	0xe000ed04

08013e34 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8013e34:	b580      	push	{r7, lr}
 8013e36:	b08a      	sub	sp, #40	; 0x28
 8013e38:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8013e3a:	2300      	movs	r3, #0
 8013e3c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8013e3e:	2300      	movs	r3, #0
 8013e40:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8013e42:	463a      	mov	r2, r7
 8013e44:	1d39      	adds	r1, r7, #4
 8013e46:	f107 0308 	add.w	r3, r7, #8
 8013e4a:	4618      	mov	r0, r3
 8013e4c:	f7ee f8fa 	bl	8002044 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8013e50:	6839      	ldr	r1, [r7, #0]
 8013e52:	687b      	ldr	r3, [r7, #4]
 8013e54:	68ba      	ldr	r2, [r7, #8]
 8013e56:	9202      	str	r2, [sp, #8]
 8013e58:	9301      	str	r3, [sp, #4]
 8013e5a:	2300      	movs	r3, #0
 8013e5c:	9300      	str	r3, [sp, #0]
 8013e5e:	2300      	movs	r3, #0
 8013e60:	460a      	mov	r2, r1
 8013e62:	491d      	ldr	r1, [pc, #116]	; (8013ed8 <vTaskStartScheduler+0xa4>)
 8013e64:	481d      	ldr	r0, [pc, #116]	; (8013edc <vTaskStartScheduler+0xa8>)
 8013e66:	f7ff fe22 	bl	8013aae <xTaskCreateStatic>
 8013e6a:	4602      	mov	r2, r0
 8013e6c:	4b1c      	ldr	r3, [pc, #112]	; (8013ee0 <vTaskStartScheduler+0xac>)
 8013e6e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8013e70:	4b1b      	ldr	r3, [pc, #108]	; (8013ee0 <vTaskStartScheduler+0xac>)
 8013e72:	681b      	ldr	r3, [r3, #0]
 8013e74:	2b00      	cmp	r3, #0
 8013e76:	d002      	beq.n	8013e7e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8013e78:	2301      	movs	r3, #1
 8013e7a:	617b      	str	r3, [r7, #20]
 8013e7c:	e001      	b.n	8013e82 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8013e7e:	2300      	movs	r3, #0
 8013e80:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8013e82:	697b      	ldr	r3, [r7, #20]
 8013e84:	2b01      	cmp	r3, #1
 8013e86:	d115      	bne.n	8013eb4 <vTaskStartScheduler+0x80>
 8013e88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013e8c:	f383 8811 	msr	BASEPRI, r3
 8013e90:	f3bf 8f6f 	isb	sy
 8013e94:	f3bf 8f4f 	dsb	sy
 8013e98:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8013e9a:	4b12      	ldr	r3, [pc, #72]	; (8013ee4 <vTaskStartScheduler+0xb0>)
 8013e9c:	f04f 32ff 	mov.w	r2, #4294967295
 8013ea0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8013ea2:	4b11      	ldr	r3, [pc, #68]	; (8013ee8 <vTaskStartScheduler+0xb4>)
 8013ea4:	2201      	movs	r2, #1
 8013ea6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8013ea8:	4b10      	ldr	r3, [pc, #64]	; (8013eec <vTaskStartScheduler+0xb8>)
 8013eaa:	2200      	movs	r2, #0
 8013eac:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8013eae:	f000 ff27 	bl	8014d00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8013eb2:	e00d      	b.n	8013ed0 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8013eb4:	697b      	ldr	r3, [r7, #20]
 8013eb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013eba:	d109      	bne.n	8013ed0 <vTaskStartScheduler+0x9c>
 8013ebc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013ec0:	f383 8811 	msr	BASEPRI, r3
 8013ec4:	f3bf 8f6f 	isb	sy
 8013ec8:	f3bf 8f4f 	dsb	sy
 8013ecc:	60fb      	str	r3, [r7, #12]
 8013ece:	e7fe      	b.n	8013ece <vTaskStartScheduler+0x9a>
}
 8013ed0:	bf00      	nop
 8013ed2:	3718      	adds	r7, #24
 8013ed4:	46bd      	mov	sp, r7
 8013ed6:	bd80      	pop	{r7, pc}
 8013ed8:	0801b674 	.word	0x0801b674
 8013edc:	08014479 	.word	0x08014479
 8013ee0:	20001130 	.word	0x20001130
 8013ee4:	2000112c 	.word	0x2000112c
 8013ee8:	20001118 	.word	0x20001118
 8013eec:	20001110 	.word	0x20001110

08013ef0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8013ef0:	b480      	push	{r7}
 8013ef2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8013ef4:	4b04      	ldr	r3, [pc, #16]	; (8013f08 <vTaskSuspendAll+0x18>)
 8013ef6:	681b      	ldr	r3, [r3, #0]
 8013ef8:	3301      	adds	r3, #1
 8013efa:	4a03      	ldr	r2, [pc, #12]	; (8013f08 <vTaskSuspendAll+0x18>)
 8013efc:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8013efe:	bf00      	nop
 8013f00:	46bd      	mov	sp, r7
 8013f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f06:	4770      	bx	lr
 8013f08:	20001134 	.word	0x20001134

08013f0c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8013f0c:	b580      	push	{r7, lr}
 8013f0e:	b084      	sub	sp, #16
 8013f10:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8013f12:	2300      	movs	r3, #0
 8013f14:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8013f16:	2300      	movs	r3, #0
 8013f18:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8013f1a:	4b41      	ldr	r3, [pc, #260]	; (8014020 <xTaskResumeAll+0x114>)
 8013f1c:	681b      	ldr	r3, [r3, #0]
 8013f1e:	2b00      	cmp	r3, #0
 8013f20:	d109      	bne.n	8013f36 <xTaskResumeAll+0x2a>
 8013f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013f26:	f383 8811 	msr	BASEPRI, r3
 8013f2a:	f3bf 8f6f 	isb	sy
 8013f2e:	f3bf 8f4f 	dsb	sy
 8013f32:	603b      	str	r3, [r7, #0]
 8013f34:	e7fe      	b.n	8013f34 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8013f36:	f000 ff81 	bl	8014e3c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8013f3a:	4b39      	ldr	r3, [pc, #228]	; (8014020 <xTaskResumeAll+0x114>)
 8013f3c:	681b      	ldr	r3, [r3, #0]
 8013f3e:	3b01      	subs	r3, #1
 8013f40:	4a37      	ldr	r2, [pc, #220]	; (8014020 <xTaskResumeAll+0x114>)
 8013f42:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013f44:	4b36      	ldr	r3, [pc, #216]	; (8014020 <xTaskResumeAll+0x114>)
 8013f46:	681b      	ldr	r3, [r3, #0]
 8013f48:	2b00      	cmp	r3, #0
 8013f4a:	d161      	bne.n	8014010 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8013f4c:	4b35      	ldr	r3, [pc, #212]	; (8014024 <xTaskResumeAll+0x118>)
 8013f4e:	681b      	ldr	r3, [r3, #0]
 8013f50:	2b00      	cmp	r3, #0
 8013f52:	d05d      	beq.n	8014010 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8013f54:	e02e      	b.n	8013fb4 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013f56:	4b34      	ldr	r3, [pc, #208]	; (8014028 <xTaskResumeAll+0x11c>)
 8013f58:	68db      	ldr	r3, [r3, #12]
 8013f5a:	68db      	ldr	r3, [r3, #12]
 8013f5c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013f5e:	68fb      	ldr	r3, [r7, #12]
 8013f60:	3318      	adds	r3, #24
 8013f62:	4618      	mov	r0, r3
 8013f64:	f7fe fffb 	bl	8012f5e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013f68:	68fb      	ldr	r3, [r7, #12]
 8013f6a:	3304      	adds	r3, #4
 8013f6c:	4618      	mov	r0, r3
 8013f6e:	f7fe fff6 	bl	8012f5e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8013f72:	68fb      	ldr	r3, [r7, #12]
 8013f74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013f76:	2201      	movs	r2, #1
 8013f78:	409a      	lsls	r2, r3
 8013f7a:	4b2c      	ldr	r3, [pc, #176]	; (801402c <xTaskResumeAll+0x120>)
 8013f7c:	681b      	ldr	r3, [r3, #0]
 8013f7e:	4313      	orrs	r3, r2
 8013f80:	4a2a      	ldr	r2, [pc, #168]	; (801402c <xTaskResumeAll+0x120>)
 8013f82:	6013      	str	r3, [r2, #0]
 8013f84:	68fb      	ldr	r3, [r7, #12]
 8013f86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013f88:	4613      	mov	r3, r2
 8013f8a:	009b      	lsls	r3, r3, #2
 8013f8c:	4413      	add	r3, r2
 8013f8e:	009b      	lsls	r3, r3, #2
 8013f90:	4a27      	ldr	r2, [pc, #156]	; (8014030 <xTaskResumeAll+0x124>)
 8013f92:	441a      	add	r2, r3
 8013f94:	68fb      	ldr	r3, [r7, #12]
 8013f96:	3304      	adds	r3, #4
 8013f98:	4619      	mov	r1, r3
 8013f9a:	4610      	mov	r0, r2
 8013f9c:	f7fe ff82 	bl	8012ea4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013fa0:	68fb      	ldr	r3, [r7, #12]
 8013fa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013fa4:	4b23      	ldr	r3, [pc, #140]	; (8014034 <xTaskResumeAll+0x128>)
 8013fa6:	681b      	ldr	r3, [r3, #0]
 8013fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013faa:	429a      	cmp	r2, r3
 8013fac:	d302      	bcc.n	8013fb4 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8013fae:	4b22      	ldr	r3, [pc, #136]	; (8014038 <xTaskResumeAll+0x12c>)
 8013fb0:	2201      	movs	r2, #1
 8013fb2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8013fb4:	4b1c      	ldr	r3, [pc, #112]	; (8014028 <xTaskResumeAll+0x11c>)
 8013fb6:	681b      	ldr	r3, [r3, #0]
 8013fb8:	2b00      	cmp	r3, #0
 8013fba:	d1cc      	bne.n	8013f56 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8013fbc:	68fb      	ldr	r3, [r7, #12]
 8013fbe:	2b00      	cmp	r3, #0
 8013fc0:	d001      	beq.n	8013fc6 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8013fc2:	f000 fb0b 	bl	80145dc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8013fc6:	4b1d      	ldr	r3, [pc, #116]	; (801403c <xTaskResumeAll+0x130>)
 8013fc8:	681b      	ldr	r3, [r3, #0]
 8013fca:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8013fcc:	687b      	ldr	r3, [r7, #4]
 8013fce:	2b00      	cmp	r3, #0
 8013fd0:	d010      	beq.n	8013ff4 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8013fd2:	f000 f837 	bl	8014044 <xTaskIncrementTick>
 8013fd6:	4603      	mov	r3, r0
 8013fd8:	2b00      	cmp	r3, #0
 8013fda:	d002      	beq.n	8013fe2 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8013fdc:	4b16      	ldr	r3, [pc, #88]	; (8014038 <xTaskResumeAll+0x12c>)
 8013fde:	2201      	movs	r2, #1
 8013fe0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8013fe2:	687b      	ldr	r3, [r7, #4]
 8013fe4:	3b01      	subs	r3, #1
 8013fe6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8013fe8:	687b      	ldr	r3, [r7, #4]
 8013fea:	2b00      	cmp	r3, #0
 8013fec:	d1f1      	bne.n	8013fd2 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8013fee:	4b13      	ldr	r3, [pc, #76]	; (801403c <xTaskResumeAll+0x130>)
 8013ff0:	2200      	movs	r2, #0
 8013ff2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8013ff4:	4b10      	ldr	r3, [pc, #64]	; (8014038 <xTaskResumeAll+0x12c>)
 8013ff6:	681b      	ldr	r3, [r3, #0]
 8013ff8:	2b00      	cmp	r3, #0
 8013ffa:	d009      	beq.n	8014010 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8013ffc:	2301      	movs	r3, #1
 8013ffe:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8014000:	4b0f      	ldr	r3, [pc, #60]	; (8014040 <xTaskResumeAll+0x134>)
 8014002:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014006:	601a      	str	r2, [r3, #0]
 8014008:	f3bf 8f4f 	dsb	sy
 801400c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8014010:	f000 ff42 	bl	8014e98 <vPortExitCritical>

	return xAlreadyYielded;
 8014014:	68bb      	ldr	r3, [r7, #8]
}
 8014016:	4618      	mov	r0, r3
 8014018:	3710      	adds	r7, #16
 801401a:	46bd      	mov	sp, r7
 801401c:	bd80      	pop	{r7, pc}
 801401e:	bf00      	nop
 8014020:	20001134 	.word	0x20001134
 8014024:	2000110c 	.word	0x2000110c
 8014028:	200010cc 	.word	0x200010cc
 801402c:	20001114 	.word	0x20001114
 8014030:	20001010 	.word	0x20001010
 8014034:	2000100c 	.word	0x2000100c
 8014038:	20001120 	.word	0x20001120
 801403c:	2000111c 	.word	0x2000111c
 8014040:	e000ed04 	.word	0xe000ed04

08014044 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8014044:	b580      	push	{r7, lr}
 8014046:	b086      	sub	sp, #24
 8014048:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801404a:	2300      	movs	r3, #0
 801404c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801404e:	4b4e      	ldr	r3, [pc, #312]	; (8014188 <xTaskIncrementTick+0x144>)
 8014050:	681b      	ldr	r3, [r3, #0]
 8014052:	2b00      	cmp	r3, #0
 8014054:	f040 8087 	bne.w	8014166 <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8014058:	4b4c      	ldr	r3, [pc, #304]	; (801418c <xTaskIncrementTick+0x148>)
 801405a:	681b      	ldr	r3, [r3, #0]
 801405c:	3301      	adds	r3, #1
 801405e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8014060:	4a4a      	ldr	r2, [pc, #296]	; (801418c <xTaskIncrementTick+0x148>)
 8014062:	693b      	ldr	r3, [r7, #16]
 8014064:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8014066:	693b      	ldr	r3, [r7, #16]
 8014068:	2b00      	cmp	r3, #0
 801406a:	d11f      	bne.n	80140ac <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 801406c:	4b48      	ldr	r3, [pc, #288]	; (8014190 <xTaskIncrementTick+0x14c>)
 801406e:	681b      	ldr	r3, [r3, #0]
 8014070:	681b      	ldr	r3, [r3, #0]
 8014072:	2b00      	cmp	r3, #0
 8014074:	d009      	beq.n	801408a <xTaskIncrementTick+0x46>
 8014076:	f04f 0350 	mov.w	r3, #80	; 0x50
 801407a:	f383 8811 	msr	BASEPRI, r3
 801407e:	f3bf 8f6f 	isb	sy
 8014082:	f3bf 8f4f 	dsb	sy
 8014086:	603b      	str	r3, [r7, #0]
 8014088:	e7fe      	b.n	8014088 <xTaskIncrementTick+0x44>
 801408a:	4b41      	ldr	r3, [pc, #260]	; (8014190 <xTaskIncrementTick+0x14c>)
 801408c:	681b      	ldr	r3, [r3, #0]
 801408e:	60fb      	str	r3, [r7, #12]
 8014090:	4b40      	ldr	r3, [pc, #256]	; (8014194 <xTaskIncrementTick+0x150>)
 8014092:	681b      	ldr	r3, [r3, #0]
 8014094:	4a3e      	ldr	r2, [pc, #248]	; (8014190 <xTaskIncrementTick+0x14c>)
 8014096:	6013      	str	r3, [r2, #0]
 8014098:	4a3e      	ldr	r2, [pc, #248]	; (8014194 <xTaskIncrementTick+0x150>)
 801409a:	68fb      	ldr	r3, [r7, #12]
 801409c:	6013      	str	r3, [r2, #0]
 801409e:	4b3e      	ldr	r3, [pc, #248]	; (8014198 <xTaskIncrementTick+0x154>)
 80140a0:	681b      	ldr	r3, [r3, #0]
 80140a2:	3301      	adds	r3, #1
 80140a4:	4a3c      	ldr	r2, [pc, #240]	; (8014198 <xTaskIncrementTick+0x154>)
 80140a6:	6013      	str	r3, [r2, #0]
 80140a8:	f000 fa98 	bl	80145dc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80140ac:	4b3b      	ldr	r3, [pc, #236]	; (801419c <xTaskIncrementTick+0x158>)
 80140ae:	681b      	ldr	r3, [r3, #0]
 80140b0:	693a      	ldr	r2, [r7, #16]
 80140b2:	429a      	cmp	r2, r3
 80140b4:	d348      	bcc.n	8014148 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80140b6:	4b36      	ldr	r3, [pc, #216]	; (8014190 <xTaskIncrementTick+0x14c>)
 80140b8:	681b      	ldr	r3, [r3, #0]
 80140ba:	681b      	ldr	r3, [r3, #0]
 80140bc:	2b00      	cmp	r3, #0
 80140be:	d104      	bne.n	80140ca <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80140c0:	4b36      	ldr	r3, [pc, #216]	; (801419c <xTaskIncrementTick+0x158>)
 80140c2:	f04f 32ff 	mov.w	r2, #4294967295
 80140c6:	601a      	str	r2, [r3, #0]
					break;
 80140c8:	e03e      	b.n	8014148 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80140ca:	4b31      	ldr	r3, [pc, #196]	; (8014190 <xTaskIncrementTick+0x14c>)
 80140cc:	681b      	ldr	r3, [r3, #0]
 80140ce:	68db      	ldr	r3, [r3, #12]
 80140d0:	68db      	ldr	r3, [r3, #12]
 80140d2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80140d4:	68bb      	ldr	r3, [r7, #8]
 80140d6:	685b      	ldr	r3, [r3, #4]
 80140d8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80140da:	693a      	ldr	r2, [r7, #16]
 80140dc:	687b      	ldr	r3, [r7, #4]
 80140de:	429a      	cmp	r2, r3
 80140e0:	d203      	bcs.n	80140ea <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80140e2:	4a2e      	ldr	r2, [pc, #184]	; (801419c <xTaskIncrementTick+0x158>)
 80140e4:	687b      	ldr	r3, [r7, #4]
 80140e6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80140e8:	e02e      	b.n	8014148 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80140ea:	68bb      	ldr	r3, [r7, #8]
 80140ec:	3304      	adds	r3, #4
 80140ee:	4618      	mov	r0, r3
 80140f0:	f7fe ff35 	bl	8012f5e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80140f4:	68bb      	ldr	r3, [r7, #8]
 80140f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80140f8:	2b00      	cmp	r3, #0
 80140fa:	d004      	beq.n	8014106 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80140fc:	68bb      	ldr	r3, [r7, #8]
 80140fe:	3318      	adds	r3, #24
 8014100:	4618      	mov	r0, r3
 8014102:	f7fe ff2c 	bl	8012f5e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8014106:	68bb      	ldr	r3, [r7, #8]
 8014108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801410a:	2201      	movs	r2, #1
 801410c:	409a      	lsls	r2, r3
 801410e:	4b24      	ldr	r3, [pc, #144]	; (80141a0 <xTaskIncrementTick+0x15c>)
 8014110:	681b      	ldr	r3, [r3, #0]
 8014112:	4313      	orrs	r3, r2
 8014114:	4a22      	ldr	r2, [pc, #136]	; (80141a0 <xTaskIncrementTick+0x15c>)
 8014116:	6013      	str	r3, [r2, #0]
 8014118:	68bb      	ldr	r3, [r7, #8]
 801411a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801411c:	4613      	mov	r3, r2
 801411e:	009b      	lsls	r3, r3, #2
 8014120:	4413      	add	r3, r2
 8014122:	009b      	lsls	r3, r3, #2
 8014124:	4a1f      	ldr	r2, [pc, #124]	; (80141a4 <xTaskIncrementTick+0x160>)
 8014126:	441a      	add	r2, r3
 8014128:	68bb      	ldr	r3, [r7, #8]
 801412a:	3304      	adds	r3, #4
 801412c:	4619      	mov	r1, r3
 801412e:	4610      	mov	r0, r2
 8014130:	f7fe feb8 	bl	8012ea4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8014134:	68bb      	ldr	r3, [r7, #8]
 8014136:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014138:	4b1b      	ldr	r3, [pc, #108]	; (80141a8 <xTaskIncrementTick+0x164>)
 801413a:	681b      	ldr	r3, [r3, #0]
 801413c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801413e:	429a      	cmp	r2, r3
 8014140:	d3b9      	bcc.n	80140b6 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8014142:	2301      	movs	r3, #1
 8014144:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014146:	e7b6      	b.n	80140b6 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8014148:	4b17      	ldr	r3, [pc, #92]	; (80141a8 <xTaskIncrementTick+0x164>)
 801414a:	681b      	ldr	r3, [r3, #0]
 801414c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801414e:	4915      	ldr	r1, [pc, #84]	; (80141a4 <xTaskIncrementTick+0x160>)
 8014150:	4613      	mov	r3, r2
 8014152:	009b      	lsls	r3, r3, #2
 8014154:	4413      	add	r3, r2
 8014156:	009b      	lsls	r3, r3, #2
 8014158:	440b      	add	r3, r1
 801415a:	681b      	ldr	r3, [r3, #0]
 801415c:	2b01      	cmp	r3, #1
 801415e:	d907      	bls.n	8014170 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8014160:	2301      	movs	r3, #1
 8014162:	617b      	str	r3, [r7, #20]
 8014164:	e004      	b.n	8014170 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8014166:	4b11      	ldr	r3, [pc, #68]	; (80141ac <xTaskIncrementTick+0x168>)
 8014168:	681b      	ldr	r3, [r3, #0]
 801416a:	3301      	adds	r3, #1
 801416c:	4a0f      	ldr	r2, [pc, #60]	; (80141ac <xTaskIncrementTick+0x168>)
 801416e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8014170:	4b0f      	ldr	r3, [pc, #60]	; (80141b0 <xTaskIncrementTick+0x16c>)
 8014172:	681b      	ldr	r3, [r3, #0]
 8014174:	2b00      	cmp	r3, #0
 8014176:	d001      	beq.n	801417c <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 8014178:	2301      	movs	r3, #1
 801417a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 801417c:	697b      	ldr	r3, [r7, #20]
}
 801417e:	4618      	mov	r0, r3
 8014180:	3718      	adds	r7, #24
 8014182:	46bd      	mov	sp, r7
 8014184:	bd80      	pop	{r7, pc}
 8014186:	bf00      	nop
 8014188:	20001134 	.word	0x20001134
 801418c:	20001110 	.word	0x20001110
 8014190:	200010c4 	.word	0x200010c4
 8014194:	200010c8 	.word	0x200010c8
 8014198:	20001124 	.word	0x20001124
 801419c:	2000112c 	.word	0x2000112c
 80141a0:	20001114 	.word	0x20001114
 80141a4:	20001010 	.word	0x20001010
 80141a8:	2000100c 	.word	0x2000100c
 80141ac:	2000111c 	.word	0x2000111c
 80141b0:	20001120 	.word	0x20001120

080141b4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80141b4:	b480      	push	{r7}
 80141b6:	b087      	sub	sp, #28
 80141b8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80141ba:	4b26      	ldr	r3, [pc, #152]	; (8014254 <vTaskSwitchContext+0xa0>)
 80141bc:	681b      	ldr	r3, [r3, #0]
 80141be:	2b00      	cmp	r3, #0
 80141c0:	d003      	beq.n	80141ca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80141c2:	4b25      	ldr	r3, [pc, #148]	; (8014258 <vTaskSwitchContext+0xa4>)
 80141c4:	2201      	movs	r2, #1
 80141c6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80141c8:	e03e      	b.n	8014248 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 80141ca:	4b23      	ldr	r3, [pc, #140]	; (8014258 <vTaskSwitchContext+0xa4>)
 80141cc:	2200      	movs	r2, #0
 80141ce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80141d0:	4b22      	ldr	r3, [pc, #136]	; (801425c <vTaskSwitchContext+0xa8>)
 80141d2:	681b      	ldr	r3, [r3, #0]
 80141d4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80141d6:	68fb      	ldr	r3, [r7, #12]
 80141d8:	fab3 f383 	clz	r3, r3
 80141dc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80141de:	7afb      	ldrb	r3, [r7, #11]
 80141e0:	f1c3 031f 	rsb	r3, r3, #31
 80141e4:	617b      	str	r3, [r7, #20]
 80141e6:	491e      	ldr	r1, [pc, #120]	; (8014260 <vTaskSwitchContext+0xac>)
 80141e8:	697a      	ldr	r2, [r7, #20]
 80141ea:	4613      	mov	r3, r2
 80141ec:	009b      	lsls	r3, r3, #2
 80141ee:	4413      	add	r3, r2
 80141f0:	009b      	lsls	r3, r3, #2
 80141f2:	440b      	add	r3, r1
 80141f4:	681b      	ldr	r3, [r3, #0]
 80141f6:	2b00      	cmp	r3, #0
 80141f8:	d109      	bne.n	801420e <vTaskSwitchContext+0x5a>
	__asm volatile
 80141fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80141fe:	f383 8811 	msr	BASEPRI, r3
 8014202:	f3bf 8f6f 	isb	sy
 8014206:	f3bf 8f4f 	dsb	sy
 801420a:	607b      	str	r3, [r7, #4]
 801420c:	e7fe      	b.n	801420c <vTaskSwitchContext+0x58>
 801420e:	697a      	ldr	r2, [r7, #20]
 8014210:	4613      	mov	r3, r2
 8014212:	009b      	lsls	r3, r3, #2
 8014214:	4413      	add	r3, r2
 8014216:	009b      	lsls	r3, r3, #2
 8014218:	4a11      	ldr	r2, [pc, #68]	; (8014260 <vTaskSwitchContext+0xac>)
 801421a:	4413      	add	r3, r2
 801421c:	613b      	str	r3, [r7, #16]
 801421e:	693b      	ldr	r3, [r7, #16]
 8014220:	685b      	ldr	r3, [r3, #4]
 8014222:	685a      	ldr	r2, [r3, #4]
 8014224:	693b      	ldr	r3, [r7, #16]
 8014226:	605a      	str	r2, [r3, #4]
 8014228:	693b      	ldr	r3, [r7, #16]
 801422a:	685a      	ldr	r2, [r3, #4]
 801422c:	693b      	ldr	r3, [r7, #16]
 801422e:	3308      	adds	r3, #8
 8014230:	429a      	cmp	r2, r3
 8014232:	d104      	bne.n	801423e <vTaskSwitchContext+0x8a>
 8014234:	693b      	ldr	r3, [r7, #16]
 8014236:	685b      	ldr	r3, [r3, #4]
 8014238:	685a      	ldr	r2, [r3, #4]
 801423a:	693b      	ldr	r3, [r7, #16]
 801423c:	605a      	str	r2, [r3, #4]
 801423e:	693b      	ldr	r3, [r7, #16]
 8014240:	685b      	ldr	r3, [r3, #4]
 8014242:	68db      	ldr	r3, [r3, #12]
 8014244:	4a07      	ldr	r2, [pc, #28]	; (8014264 <vTaskSwitchContext+0xb0>)
 8014246:	6013      	str	r3, [r2, #0]
}
 8014248:	bf00      	nop
 801424a:	371c      	adds	r7, #28
 801424c:	46bd      	mov	sp, r7
 801424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014252:	4770      	bx	lr
 8014254:	20001134 	.word	0x20001134
 8014258:	20001120 	.word	0x20001120
 801425c:	20001114 	.word	0x20001114
 8014260:	20001010 	.word	0x20001010
 8014264:	2000100c 	.word	0x2000100c

08014268 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8014268:	b580      	push	{r7, lr}
 801426a:	b084      	sub	sp, #16
 801426c:	af00      	add	r7, sp, #0
 801426e:	6078      	str	r0, [r7, #4]
 8014270:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8014272:	687b      	ldr	r3, [r7, #4]
 8014274:	2b00      	cmp	r3, #0
 8014276:	d109      	bne.n	801428c <vTaskPlaceOnEventList+0x24>
 8014278:	f04f 0350 	mov.w	r3, #80	; 0x50
 801427c:	f383 8811 	msr	BASEPRI, r3
 8014280:	f3bf 8f6f 	isb	sy
 8014284:	f3bf 8f4f 	dsb	sy
 8014288:	60fb      	str	r3, [r7, #12]
 801428a:	e7fe      	b.n	801428a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801428c:	4b07      	ldr	r3, [pc, #28]	; (80142ac <vTaskPlaceOnEventList+0x44>)
 801428e:	681b      	ldr	r3, [r3, #0]
 8014290:	3318      	adds	r3, #24
 8014292:	4619      	mov	r1, r3
 8014294:	6878      	ldr	r0, [r7, #4]
 8014296:	f7fe fe29 	bl	8012eec <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801429a:	2101      	movs	r1, #1
 801429c:	6838      	ldr	r0, [r7, #0]
 801429e:	f000 fc43 	bl	8014b28 <prvAddCurrentTaskToDelayedList>
}
 80142a2:	bf00      	nop
 80142a4:	3710      	adds	r7, #16
 80142a6:	46bd      	mov	sp, r7
 80142a8:	bd80      	pop	{r7, pc}
 80142aa:	bf00      	nop
 80142ac:	2000100c 	.word	0x2000100c

080142b0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80142b0:	b580      	push	{r7, lr}
 80142b2:	b086      	sub	sp, #24
 80142b4:	af00      	add	r7, sp, #0
 80142b6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80142b8:	687b      	ldr	r3, [r7, #4]
 80142ba:	68db      	ldr	r3, [r3, #12]
 80142bc:	68db      	ldr	r3, [r3, #12]
 80142be:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80142c0:	693b      	ldr	r3, [r7, #16]
 80142c2:	2b00      	cmp	r3, #0
 80142c4:	d109      	bne.n	80142da <xTaskRemoveFromEventList+0x2a>
 80142c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80142ca:	f383 8811 	msr	BASEPRI, r3
 80142ce:	f3bf 8f6f 	isb	sy
 80142d2:	f3bf 8f4f 	dsb	sy
 80142d6:	60fb      	str	r3, [r7, #12]
 80142d8:	e7fe      	b.n	80142d8 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80142da:	693b      	ldr	r3, [r7, #16]
 80142dc:	3318      	adds	r3, #24
 80142de:	4618      	mov	r0, r3
 80142e0:	f7fe fe3d 	bl	8012f5e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80142e4:	4b1d      	ldr	r3, [pc, #116]	; (801435c <xTaskRemoveFromEventList+0xac>)
 80142e6:	681b      	ldr	r3, [r3, #0]
 80142e8:	2b00      	cmp	r3, #0
 80142ea:	d11c      	bne.n	8014326 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80142ec:	693b      	ldr	r3, [r7, #16]
 80142ee:	3304      	adds	r3, #4
 80142f0:	4618      	mov	r0, r3
 80142f2:	f7fe fe34 	bl	8012f5e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80142f6:	693b      	ldr	r3, [r7, #16]
 80142f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80142fa:	2201      	movs	r2, #1
 80142fc:	409a      	lsls	r2, r3
 80142fe:	4b18      	ldr	r3, [pc, #96]	; (8014360 <xTaskRemoveFromEventList+0xb0>)
 8014300:	681b      	ldr	r3, [r3, #0]
 8014302:	4313      	orrs	r3, r2
 8014304:	4a16      	ldr	r2, [pc, #88]	; (8014360 <xTaskRemoveFromEventList+0xb0>)
 8014306:	6013      	str	r3, [r2, #0]
 8014308:	693b      	ldr	r3, [r7, #16]
 801430a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801430c:	4613      	mov	r3, r2
 801430e:	009b      	lsls	r3, r3, #2
 8014310:	4413      	add	r3, r2
 8014312:	009b      	lsls	r3, r3, #2
 8014314:	4a13      	ldr	r2, [pc, #76]	; (8014364 <xTaskRemoveFromEventList+0xb4>)
 8014316:	441a      	add	r2, r3
 8014318:	693b      	ldr	r3, [r7, #16]
 801431a:	3304      	adds	r3, #4
 801431c:	4619      	mov	r1, r3
 801431e:	4610      	mov	r0, r2
 8014320:	f7fe fdc0 	bl	8012ea4 <vListInsertEnd>
 8014324:	e005      	b.n	8014332 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8014326:	693b      	ldr	r3, [r7, #16]
 8014328:	3318      	adds	r3, #24
 801432a:	4619      	mov	r1, r3
 801432c:	480e      	ldr	r0, [pc, #56]	; (8014368 <xTaskRemoveFromEventList+0xb8>)
 801432e:	f7fe fdb9 	bl	8012ea4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8014332:	693b      	ldr	r3, [r7, #16]
 8014334:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014336:	4b0d      	ldr	r3, [pc, #52]	; (801436c <xTaskRemoveFromEventList+0xbc>)
 8014338:	681b      	ldr	r3, [r3, #0]
 801433a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801433c:	429a      	cmp	r2, r3
 801433e:	d905      	bls.n	801434c <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8014340:	2301      	movs	r3, #1
 8014342:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8014344:	4b0a      	ldr	r3, [pc, #40]	; (8014370 <xTaskRemoveFromEventList+0xc0>)
 8014346:	2201      	movs	r2, #1
 8014348:	601a      	str	r2, [r3, #0]
 801434a:	e001      	b.n	8014350 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 801434c:	2300      	movs	r3, #0
 801434e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8014350:	697b      	ldr	r3, [r7, #20]
}
 8014352:	4618      	mov	r0, r3
 8014354:	3718      	adds	r7, #24
 8014356:	46bd      	mov	sp, r7
 8014358:	bd80      	pop	{r7, pc}
 801435a:	bf00      	nop
 801435c:	20001134 	.word	0x20001134
 8014360:	20001114 	.word	0x20001114
 8014364:	20001010 	.word	0x20001010
 8014368:	200010cc 	.word	0x200010cc
 801436c:	2000100c 	.word	0x2000100c
 8014370:	20001120 	.word	0x20001120

08014374 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8014374:	b480      	push	{r7}
 8014376:	b083      	sub	sp, #12
 8014378:	af00      	add	r7, sp, #0
 801437a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 801437c:	4b06      	ldr	r3, [pc, #24]	; (8014398 <vTaskInternalSetTimeOutState+0x24>)
 801437e:	681a      	ldr	r2, [r3, #0]
 8014380:	687b      	ldr	r3, [r7, #4]
 8014382:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8014384:	4b05      	ldr	r3, [pc, #20]	; (801439c <vTaskInternalSetTimeOutState+0x28>)
 8014386:	681a      	ldr	r2, [r3, #0]
 8014388:	687b      	ldr	r3, [r7, #4]
 801438a:	605a      	str	r2, [r3, #4]
}
 801438c:	bf00      	nop
 801438e:	370c      	adds	r7, #12
 8014390:	46bd      	mov	sp, r7
 8014392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014396:	4770      	bx	lr
 8014398:	20001124 	.word	0x20001124
 801439c:	20001110 	.word	0x20001110

080143a0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80143a0:	b580      	push	{r7, lr}
 80143a2:	b088      	sub	sp, #32
 80143a4:	af00      	add	r7, sp, #0
 80143a6:	6078      	str	r0, [r7, #4]
 80143a8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80143aa:	687b      	ldr	r3, [r7, #4]
 80143ac:	2b00      	cmp	r3, #0
 80143ae:	d109      	bne.n	80143c4 <xTaskCheckForTimeOut+0x24>
 80143b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80143b4:	f383 8811 	msr	BASEPRI, r3
 80143b8:	f3bf 8f6f 	isb	sy
 80143bc:	f3bf 8f4f 	dsb	sy
 80143c0:	613b      	str	r3, [r7, #16]
 80143c2:	e7fe      	b.n	80143c2 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80143c4:	683b      	ldr	r3, [r7, #0]
 80143c6:	2b00      	cmp	r3, #0
 80143c8:	d109      	bne.n	80143de <xTaskCheckForTimeOut+0x3e>
 80143ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80143ce:	f383 8811 	msr	BASEPRI, r3
 80143d2:	f3bf 8f6f 	isb	sy
 80143d6:	f3bf 8f4f 	dsb	sy
 80143da:	60fb      	str	r3, [r7, #12]
 80143dc:	e7fe      	b.n	80143dc <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80143de:	f000 fd2d 	bl	8014e3c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80143e2:	4b1d      	ldr	r3, [pc, #116]	; (8014458 <xTaskCheckForTimeOut+0xb8>)
 80143e4:	681b      	ldr	r3, [r3, #0]
 80143e6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80143e8:	687b      	ldr	r3, [r7, #4]
 80143ea:	685b      	ldr	r3, [r3, #4]
 80143ec:	69ba      	ldr	r2, [r7, #24]
 80143ee:	1ad3      	subs	r3, r2, r3
 80143f0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80143f2:	683b      	ldr	r3, [r7, #0]
 80143f4:	681b      	ldr	r3, [r3, #0]
 80143f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80143fa:	d102      	bne.n	8014402 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80143fc:	2300      	movs	r3, #0
 80143fe:	61fb      	str	r3, [r7, #28]
 8014400:	e023      	b.n	801444a <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8014402:	687b      	ldr	r3, [r7, #4]
 8014404:	681a      	ldr	r2, [r3, #0]
 8014406:	4b15      	ldr	r3, [pc, #84]	; (801445c <xTaskCheckForTimeOut+0xbc>)
 8014408:	681b      	ldr	r3, [r3, #0]
 801440a:	429a      	cmp	r2, r3
 801440c:	d007      	beq.n	801441e <xTaskCheckForTimeOut+0x7e>
 801440e:	687b      	ldr	r3, [r7, #4]
 8014410:	685b      	ldr	r3, [r3, #4]
 8014412:	69ba      	ldr	r2, [r7, #24]
 8014414:	429a      	cmp	r2, r3
 8014416:	d302      	bcc.n	801441e <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8014418:	2301      	movs	r3, #1
 801441a:	61fb      	str	r3, [r7, #28]
 801441c:	e015      	b.n	801444a <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801441e:	683b      	ldr	r3, [r7, #0]
 8014420:	681b      	ldr	r3, [r3, #0]
 8014422:	697a      	ldr	r2, [r7, #20]
 8014424:	429a      	cmp	r2, r3
 8014426:	d20b      	bcs.n	8014440 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8014428:	683b      	ldr	r3, [r7, #0]
 801442a:	681a      	ldr	r2, [r3, #0]
 801442c:	697b      	ldr	r3, [r7, #20]
 801442e:	1ad2      	subs	r2, r2, r3
 8014430:	683b      	ldr	r3, [r7, #0]
 8014432:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8014434:	6878      	ldr	r0, [r7, #4]
 8014436:	f7ff ff9d 	bl	8014374 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801443a:	2300      	movs	r3, #0
 801443c:	61fb      	str	r3, [r7, #28]
 801443e:	e004      	b.n	801444a <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8014440:	683b      	ldr	r3, [r7, #0]
 8014442:	2200      	movs	r2, #0
 8014444:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8014446:	2301      	movs	r3, #1
 8014448:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801444a:	f000 fd25 	bl	8014e98 <vPortExitCritical>

	return xReturn;
 801444e:	69fb      	ldr	r3, [r7, #28]
}
 8014450:	4618      	mov	r0, r3
 8014452:	3720      	adds	r7, #32
 8014454:	46bd      	mov	sp, r7
 8014456:	bd80      	pop	{r7, pc}
 8014458:	20001110 	.word	0x20001110
 801445c:	20001124 	.word	0x20001124

08014460 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8014460:	b480      	push	{r7}
 8014462:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8014464:	4b03      	ldr	r3, [pc, #12]	; (8014474 <vTaskMissedYield+0x14>)
 8014466:	2201      	movs	r2, #1
 8014468:	601a      	str	r2, [r3, #0]
}
 801446a:	bf00      	nop
 801446c:	46bd      	mov	sp, r7
 801446e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014472:	4770      	bx	lr
 8014474:	20001120 	.word	0x20001120

08014478 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8014478:	b580      	push	{r7, lr}
 801447a:	b082      	sub	sp, #8
 801447c:	af00      	add	r7, sp, #0
 801447e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8014480:	f000 f852 	bl	8014528 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8014484:	4b06      	ldr	r3, [pc, #24]	; (80144a0 <prvIdleTask+0x28>)
 8014486:	681b      	ldr	r3, [r3, #0]
 8014488:	2b01      	cmp	r3, #1
 801448a:	d9f9      	bls.n	8014480 <prvIdleTask+0x8>
			{
				taskYIELD();
 801448c:	4b05      	ldr	r3, [pc, #20]	; (80144a4 <prvIdleTask+0x2c>)
 801448e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014492:	601a      	str	r2, [r3, #0]
 8014494:	f3bf 8f4f 	dsb	sy
 8014498:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 801449c:	e7f0      	b.n	8014480 <prvIdleTask+0x8>
 801449e:	bf00      	nop
 80144a0:	20001010 	.word	0x20001010
 80144a4:	e000ed04 	.word	0xe000ed04

080144a8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80144a8:	b580      	push	{r7, lr}
 80144aa:	b082      	sub	sp, #8
 80144ac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80144ae:	2300      	movs	r3, #0
 80144b0:	607b      	str	r3, [r7, #4]
 80144b2:	e00c      	b.n	80144ce <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80144b4:	687a      	ldr	r2, [r7, #4]
 80144b6:	4613      	mov	r3, r2
 80144b8:	009b      	lsls	r3, r3, #2
 80144ba:	4413      	add	r3, r2
 80144bc:	009b      	lsls	r3, r3, #2
 80144be:	4a12      	ldr	r2, [pc, #72]	; (8014508 <prvInitialiseTaskLists+0x60>)
 80144c0:	4413      	add	r3, r2
 80144c2:	4618      	mov	r0, r3
 80144c4:	f7fe fcc1 	bl	8012e4a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80144c8:	687b      	ldr	r3, [r7, #4]
 80144ca:	3301      	adds	r3, #1
 80144cc:	607b      	str	r3, [r7, #4]
 80144ce:	687b      	ldr	r3, [r7, #4]
 80144d0:	2b06      	cmp	r3, #6
 80144d2:	d9ef      	bls.n	80144b4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80144d4:	480d      	ldr	r0, [pc, #52]	; (801450c <prvInitialiseTaskLists+0x64>)
 80144d6:	f7fe fcb8 	bl	8012e4a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80144da:	480d      	ldr	r0, [pc, #52]	; (8014510 <prvInitialiseTaskLists+0x68>)
 80144dc:	f7fe fcb5 	bl	8012e4a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80144e0:	480c      	ldr	r0, [pc, #48]	; (8014514 <prvInitialiseTaskLists+0x6c>)
 80144e2:	f7fe fcb2 	bl	8012e4a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80144e6:	480c      	ldr	r0, [pc, #48]	; (8014518 <prvInitialiseTaskLists+0x70>)
 80144e8:	f7fe fcaf 	bl	8012e4a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80144ec:	480b      	ldr	r0, [pc, #44]	; (801451c <prvInitialiseTaskLists+0x74>)
 80144ee:	f7fe fcac 	bl	8012e4a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80144f2:	4b0b      	ldr	r3, [pc, #44]	; (8014520 <prvInitialiseTaskLists+0x78>)
 80144f4:	4a05      	ldr	r2, [pc, #20]	; (801450c <prvInitialiseTaskLists+0x64>)
 80144f6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80144f8:	4b0a      	ldr	r3, [pc, #40]	; (8014524 <prvInitialiseTaskLists+0x7c>)
 80144fa:	4a05      	ldr	r2, [pc, #20]	; (8014510 <prvInitialiseTaskLists+0x68>)
 80144fc:	601a      	str	r2, [r3, #0]
}
 80144fe:	bf00      	nop
 8014500:	3708      	adds	r7, #8
 8014502:	46bd      	mov	sp, r7
 8014504:	bd80      	pop	{r7, pc}
 8014506:	bf00      	nop
 8014508:	20001010 	.word	0x20001010
 801450c:	2000109c 	.word	0x2000109c
 8014510:	200010b0 	.word	0x200010b0
 8014514:	200010cc 	.word	0x200010cc
 8014518:	200010e0 	.word	0x200010e0
 801451c:	200010f8 	.word	0x200010f8
 8014520:	200010c4 	.word	0x200010c4
 8014524:	200010c8 	.word	0x200010c8

08014528 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8014528:	b580      	push	{r7, lr}
 801452a:	b082      	sub	sp, #8
 801452c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801452e:	e019      	b.n	8014564 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8014530:	f000 fc84 	bl	8014e3c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014534:	4b0f      	ldr	r3, [pc, #60]	; (8014574 <prvCheckTasksWaitingTermination+0x4c>)
 8014536:	68db      	ldr	r3, [r3, #12]
 8014538:	68db      	ldr	r3, [r3, #12]
 801453a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801453c:	687b      	ldr	r3, [r7, #4]
 801453e:	3304      	adds	r3, #4
 8014540:	4618      	mov	r0, r3
 8014542:	f7fe fd0c 	bl	8012f5e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8014546:	4b0c      	ldr	r3, [pc, #48]	; (8014578 <prvCheckTasksWaitingTermination+0x50>)
 8014548:	681b      	ldr	r3, [r3, #0]
 801454a:	3b01      	subs	r3, #1
 801454c:	4a0a      	ldr	r2, [pc, #40]	; (8014578 <prvCheckTasksWaitingTermination+0x50>)
 801454e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8014550:	4b0a      	ldr	r3, [pc, #40]	; (801457c <prvCheckTasksWaitingTermination+0x54>)
 8014552:	681b      	ldr	r3, [r3, #0]
 8014554:	3b01      	subs	r3, #1
 8014556:	4a09      	ldr	r2, [pc, #36]	; (801457c <prvCheckTasksWaitingTermination+0x54>)
 8014558:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801455a:	f000 fc9d 	bl	8014e98 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801455e:	6878      	ldr	r0, [r7, #4]
 8014560:	f000 f80e 	bl	8014580 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8014564:	4b05      	ldr	r3, [pc, #20]	; (801457c <prvCheckTasksWaitingTermination+0x54>)
 8014566:	681b      	ldr	r3, [r3, #0]
 8014568:	2b00      	cmp	r3, #0
 801456a:	d1e1      	bne.n	8014530 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801456c:	bf00      	nop
 801456e:	3708      	adds	r7, #8
 8014570:	46bd      	mov	sp, r7
 8014572:	bd80      	pop	{r7, pc}
 8014574:	200010e0 	.word	0x200010e0
 8014578:	2000110c 	.word	0x2000110c
 801457c:	200010f4 	.word	0x200010f4

08014580 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8014580:	b580      	push	{r7, lr}
 8014582:	b084      	sub	sp, #16
 8014584:	af00      	add	r7, sp, #0
 8014586:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8014588:	687b      	ldr	r3, [r7, #4]
 801458a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801458e:	2b00      	cmp	r3, #0
 8014590:	d108      	bne.n	80145a4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8014592:	687b      	ldr	r3, [r7, #4]
 8014594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014596:	4618      	mov	r0, r3
 8014598:	f000 fe2c 	bl	80151f4 <vPortFree>
				vPortFree( pxTCB );
 801459c:	6878      	ldr	r0, [r7, #4]
 801459e:	f000 fe29 	bl	80151f4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80145a2:	e017      	b.n	80145d4 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80145a4:	687b      	ldr	r3, [r7, #4]
 80145a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80145aa:	2b01      	cmp	r3, #1
 80145ac:	d103      	bne.n	80145b6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80145ae:	6878      	ldr	r0, [r7, #4]
 80145b0:	f000 fe20 	bl	80151f4 <vPortFree>
	}
 80145b4:	e00e      	b.n	80145d4 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80145b6:	687b      	ldr	r3, [r7, #4]
 80145b8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80145bc:	2b02      	cmp	r3, #2
 80145be:	d009      	beq.n	80145d4 <prvDeleteTCB+0x54>
 80145c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80145c4:	f383 8811 	msr	BASEPRI, r3
 80145c8:	f3bf 8f6f 	isb	sy
 80145cc:	f3bf 8f4f 	dsb	sy
 80145d0:	60fb      	str	r3, [r7, #12]
 80145d2:	e7fe      	b.n	80145d2 <prvDeleteTCB+0x52>
	}
 80145d4:	bf00      	nop
 80145d6:	3710      	adds	r7, #16
 80145d8:	46bd      	mov	sp, r7
 80145da:	bd80      	pop	{r7, pc}

080145dc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80145dc:	b480      	push	{r7}
 80145de:	b083      	sub	sp, #12
 80145e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80145e2:	4b0c      	ldr	r3, [pc, #48]	; (8014614 <prvResetNextTaskUnblockTime+0x38>)
 80145e4:	681b      	ldr	r3, [r3, #0]
 80145e6:	681b      	ldr	r3, [r3, #0]
 80145e8:	2b00      	cmp	r3, #0
 80145ea:	d104      	bne.n	80145f6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80145ec:	4b0a      	ldr	r3, [pc, #40]	; (8014618 <prvResetNextTaskUnblockTime+0x3c>)
 80145ee:	f04f 32ff 	mov.w	r2, #4294967295
 80145f2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80145f4:	e008      	b.n	8014608 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80145f6:	4b07      	ldr	r3, [pc, #28]	; (8014614 <prvResetNextTaskUnblockTime+0x38>)
 80145f8:	681b      	ldr	r3, [r3, #0]
 80145fa:	68db      	ldr	r3, [r3, #12]
 80145fc:	68db      	ldr	r3, [r3, #12]
 80145fe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8014600:	687b      	ldr	r3, [r7, #4]
 8014602:	685b      	ldr	r3, [r3, #4]
 8014604:	4a04      	ldr	r2, [pc, #16]	; (8014618 <prvResetNextTaskUnblockTime+0x3c>)
 8014606:	6013      	str	r3, [r2, #0]
}
 8014608:	bf00      	nop
 801460a:	370c      	adds	r7, #12
 801460c:	46bd      	mov	sp, r7
 801460e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014612:	4770      	bx	lr
 8014614:	200010c4 	.word	0x200010c4
 8014618:	2000112c 	.word	0x2000112c

0801461c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 801461c:	b480      	push	{r7}
 801461e:	b083      	sub	sp, #12
 8014620:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8014622:	4b0b      	ldr	r3, [pc, #44]	; (8014650 <xTaskGetSchedulerState+0x34>)
 8014624:	681b      	ldr	r3, [r3, #0]
 8014626:	2b00      	cmp	r3, #0
 8014628:	d102      	bne.n	8014630 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801462a:	2301      	movs	r3, #1
 801462c:	607b      	str	r3, [r7, #4]
 801462e:	e008      	b.n	8014642 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014630:	4b08      	ldr	r3, [pc, #32]	; (8014654 <xTaskGetSchedulerState+0x38>)
 8014632:	681b      	ldr	r3, [r3, #0]
 8014634:	2b00      	cmp	r3, #0
 8014636:	d102      	bne.n	801463e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8014638:	2302      	movs	r3, #2
 801463a:	607b      	str	r3, [r7, #4]
 801463c:	e001      	b.n	8014642 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801463e:	2300      	movs	r3, #0
 8014640:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8014642:	687b      	ldr	r3, [r7, #4]
	}
 8014644:	4618      	mov	r0, r3
 8014646:	370c      	adds	r7, #12
 8014648:	46bd      	mov	sp, r7
 801464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801464e:	4770      	bx	lr
 8014650:	20001118 	.word	0x20001118
 8014654:	20001134 	.word	0x20001134

08014658 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8014658:	b580      	push	{r7, lr}
 801465a:	b086      	sub	sp, #24
 801465c:	af00      	add	r7, sp, #0
 801465e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8014660:	687b      	ldr	r3, [r7, #4]
 8014662:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8014664:	2300      	movs	r3, #0
 8014666:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8014668:	687b      	ldr	r3, [r7, #4]
 801466a:	2b00      	cmp	r3, #0
 801466c:	d06c      	beq.n	8014748 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801466e:	4b39      	ldr	r3, [pc, #228]	; (8014754 <xTaskPriorityDisinherit+0xfc>)
 8014670:	681b      	ldr	r3, [r3, #0]
 8014672:	693a      	ldr	r2, [r7, #16]
 8014674:	429a      	cmp	r2, r3
 8014676:	d009      	beq.n	801468c <xTaskPriorityDisinherit+0x34>
 8014678:	f04f 0350 	mov.w	r3, #80	; 0x50
 801467c:	f383 8811 	msr	BASEPRI, r3
 8014680:	f3bf 8f6f 	isb	sy
 8014684:	f3bf 8f4f 	dsb	sy
 8014688:	60fb      	str	r3, [r7, #12]
 801468a:	e7fe      	b.n	801468a <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 801468c:	693b      	ldr	r3, [r7, #16]
 801468e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8014690:	2b00      	cmp	r3, #0
 8014692:	d109      	bne.n	80146a8 <xTaskPriorityDisinherit+0x50>
 8014694:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014698:	f383 8811 	msr	BASEPRI, r3
 801469c:	f3bf 8f6f 	isb	sy
 80146a0:	f3bf 8f4f 	dsb	sy
 80146a4:	60bb      	str	r3, [r7, #8]
 80146a6:	e7fe      	b.n	80146a6 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 80146a8:	693b      	ldr	r3, [r7, #16]
 80146aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80146ac:	1e5a      	subs	r2, r3, #1
 80146ae:	693b      	ldr	r3, [r7, #16]
 80146b0:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80146b2:	693b      	ldr	r3, [r7, #16]
 80146b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80146b6:	693b      	ldr	r3, [r7, #16]
 80146b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80146ba:	429a      	cmp	r2, r3
 80146bc:	d044      	beq.n	8014748 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80146be:	693b      	ldr	r3, [r7, #16]
 80146c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80146c2:	2b00      	cmp	r3, #0
 80146c4:	d140      	bne.n	8014748 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80146c6:	693b      	ldr	r3, [r7, #16]
 80146c8:	3304      	adds	r3, #4
 80146ca:	4618      	mov	r0, r3
 80146cc:	f7fe fc47 	bl	8012f5e <uxListRemove>
 80146d0:	4603      	mov	r3, r0
 80146d2:	2b00      	cmp	r3, #0
 80146d4:	d115      	bne.n	8014702 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80146d6:	693b      	ldr	r3, [r7, #16]
 80146d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80146da:	491f      	ldr	r1, [pc, #124]	; (8014758 <xTaskPriorityDisinherit+0x100>)
 80146dc:	4613      	mov	r3, r2
 80146de:	009b      	lsls	r3, r3, #2
 80146e0:	4413      	add	r3, r2
 80146e2:	009b      	lsls	r3, r3, #2
 80146e4:	440b      	add	r3, r1
 80146e6:	681b      	ldr	r3, [r3, #0]
 80146e8:	2b00      	cmp	r3, #0
 80146ea:	d10a      	bne.n	8014702 <xTaskPriorityDisinherit+0xaa>
 80146ec:	693b      	ldr	r3, [r7, #16]
 80146ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80146f0:	2201      	movs	r2, #1
 80146f2:	fa02 f303 	lsl.w	r3, r2, r3
 80146f6:	43da      	mvns	r2, r3
 80146f8:	4b18      	ldr	r3, [pc, #96]	; (801475c <xTaskPriorityDisinherit+0x104>)
 80146fa:	681b      	ldr	r3, [r3, #0]
 80146fc:	4013      	ands	r3, r2
 80146fe:	4a17      	ldr	r2, [pc, #92]	; (801475c <xTaskPriorityDisinherit+0x104>)
 8014700:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8014702:	693b      	ldr	r3, [r7, #16]
 8014704:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8014706:	693b      	ldr	r3, [r7, #16]
 8014708:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801470a:	693b      	ldr	r3, [r7, #16]
 801470c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801470e:	f1c3 0207 	rsb	r2, r3, #7
 8014712:	693b      	ldr	r3, [r7, #16]
 8014714:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8014716:	693b      	ldr	r3, [r7, #16]
 8014718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801471a:	2201      	movs	r2, #1
 801471c:	409a      	lsls	r2, r3
 801471e:	4b0f      	ldr	r3, [pc, #60]	; (801475c <xTaskPriorityDisinherit+0x104>)
 8014720:	681b      	ldr	r3, [r3, #0]
 8014722:	4313      	orrs	r3, r2
 8014724:	4a0d      	ldr	r2, [pc, #52]	; (801475c <xTaskPriorityDisinherit+0x104>)
 8014726:	6013      	str	r3, [r2, #0]
 8014728:	693b      	ldr	r3, [r7, #16]
 801472a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801472c:	4613      	mov	r3, r2
 801472e:	009b      	lsls	r3, r3, #2
 8014730:	4413      	add	r3, r2
 8014732:	009b      	lsls	r3, r3, #2
 8014734:	4a08      	ldr	r2, [pc, #32]	; (8014758 <xTaskPriorityDisinherit+0x100>)
 8014736:	441a      	add	r2, r3
 8014738:	693b      	ldr	r3, [r7, #16]
 801473a:	3304      	adds	r3, #4
 801473c:	4619      	mov	r1, r3
 801473e:	4610      	mov	r0, r2
 8014740:	f7fe fbb0 	bl	8012ea4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8014744:	2301      	movs	r3, #1
 8014746:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8014748:	697b      	ldr	r3, [r7, #20]
	}
 801474a:	4618      	mov	r0, r3
 801474c:	3718      	adds	r7, #24
 801474e:	46bd      	mov	sp, r7
 8014750:	bd80      	pop	{r7, pc}
 8014752:	bf00      	nop
 8014754:	2000100c 	.word	0x2000100c
 8014758:	20001010 	.word	0x20001010
 801475c:	20001114 	.word	0x20001114

08014760 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8014760:	b580      	push	{r7, lr}
 8014762:	b086      	sub	sp, #24
 8014764:	af00      	add	r7, sp, #0
 8014766:	60f8      	str	r0, [r7, #12]
 8014768:	60b9      	str	r1, [r7, #8]
 801476a:	607a      	str	r2, [r7, #4]
 801476c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 801476e:	f000 fb65 	bl	8014e3c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8014772:	4b26      	ldr	r3, [pc, #152]	; (801480c <xTaskNotifyWait+0xac>)
 8014774:	681b      	ldr	r3, [r3, #0]
 8014776:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801477a:	b2db      	uxtb	r3, r3
 801477c:	2b02      	cmp	r3, #2
 801477e:	d01a      	beq.n	80147b6 <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8014780:	4b22      	ldr	r3, [pc, #136]	; (801480c <xTaskNotifyWait+0xac>)
 8014782:	681b      	ldr	r3, [r3, #0]
 8014784:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8014786:	68fa      	ldr	r2, [r7, #12]
 8014788:	43d2      	mvns	r2, r2
 801478a:	400a      	ands	r2, r1
 801478c:	64da      	str	r2, [r3, #76]	; 0x4c

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 801478e:	4b1f      	ldr	r3, [pc, #124]	; (801480c <xTaskNotifyWait+0xac>)
 8014790:	681b      	ldr	r3, [r3, #0]
 8014792:	2201      	movs	r2, #1
 8014794:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 8014798:	683b      	ldr	r3, [r7, #0]
 801479a:	2b00      	cmp	r3, #0
 801479c:	d00b      	beq.n	80147b6 <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801479e:	2101      	movs	r1, #1
 80147a0:	6838      	ldr	r0, [r7, #0]
 80147a2:	f000 f9c1 	bl	8014b28 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80147a6:	4b1a      	ldr	r3, [pc, #104]	; (8014810 <xTaskNotifyWait+0xb0>)
 80147a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80147ac:	601a      	str	r2, [r3, #0]
 80147ae:	f3bf 8f4f 	dsb	sy
 80147b2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80147b6:	f000 fb6f 	bl	8014e98 <vPortExitCritical>

		taskENTER_CRITICAL();
 80147ba:	f000 fb3f 	bl	8014e3c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80147be:	687b      	ldr	r3, [r7, #4]
 80147c0:	2b00      	cmp	r3, #0
 80147c2:	d004      	beq.n	80147ce <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80147c4:	4b11      	ldr	r3, [pc, #68]	; (801480c <xTaskNotifyWait+0xac>)
 80147c6:	681b      	ldr	r3, [r3, #0]
 80147c8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80147ca:	687b      	ldr	r3, [r7, #4]
 80147cc:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80147ce:	4b0f      	ldr	r3, [pc, #60]	; (801480c <xTaskNotifyWait+0xac>)
 80147d0:	681b      	ldr	r3, [r3, #0]
 80147d2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80147d6:	b2db      	uxtb	r3, r3
 80147d8:	2b02      	cmp	r3, #2
 80147da:	d002      	beq.n	80147e2 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80147dc:	2300      	movs	r3, #0
 80147de:	617b      	str	r3, [r7, #20]
 80147e0:	e008      	b.n	80147f4 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80147e2:	4b0a      	ldr	r3, [pc, #40]	; (801480c <xTaskNotifyWait+0xac>)
 80147e4:	681b      	ldr	r3, [r3, #0]
 80147e6:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80147e8:	68ba      	ldr	r2, [r7, #8]
 80147ea:	43d2      	mvns	r2, r2
 80147ec:	400a      	ands	r2, r1
 80147ee:	64da      	str	r2, [r3, #76]	; 0x4c
				xReturn = pdTRUE;
 80147f0:	2301      	movs	r3, #1
 80147f2:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80147f4:	4b05      	ldr	r3, [pc, #20]	; (801480c <xTaskNotifyWait+0xac>)
 80147f6:	681b      	ldr	r3, [r3, #0]
 80147f8:	2200      	movs	r2, #0
 80147fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		}
		taskEXIT_CRITICAL();
 80147fe:	f000 fb4b 	bl	8014e98 <vPortExitCritical>

		return xReturn;
 8014802:	697b      	ldr	r3, [r7, #20]
	}
 8014804:	4618      	mov	r0, r3
 8014806:	3718      	adds	r7, #24
 8014808:	46bd      	mov	sp, r7
 801480a:	bd80      	pop	{r7, pc}
 801480c:	2000100c 	.word	0x2000100c
 8014810:	e000ed04 	.word	0xe000ed04

08014814 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8014814:	b580      	push	{r7, lr}
 8014816:	b08a      	sub	sp, #40	; 0x28
 8014818:	af00      	add	r7, sp, #0
 801481a:	60f8      	str	r0, [r7, #12]
 801481c:	60b9      	str	r1, [r7, #8]
 801481e:	603b      	str	r3, [r7, #0]
 8014820:	4613      	mov	r3, r2
 8014822:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8014824:	2301      	movs	r3, #1
 8014826:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8014828:	68fb      	ldr	r3, [r7, #12]
 801482a:	2b00      	cmp	r3, #0
 801482c:	d109      	bne.n	8014842 <xTaskGenericNotify+0x2e>
 801482e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014832:	f383 8811 	msr	BASEPRI, r3
 8014836:	f3bf 8f6f 	isb	sy
 801483a:	f3bf 8f4f 	dsb	sy
 801483e:	61bb      	str	r3, [r7, #24]
 8014840:	e7fe      	b.n	8014840 <xTaskGenericNotify+0x2c>
		pxTCB = xTaskToNotify;
 8014842:	68fb      	ldr	r3, [r7, #12]
 8014844:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8014846:	f000 faf9 	bl	8014e3c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 801484a:	683b      	ldr	r3, [r7, #0]
 801484c:	2b00      	cmp	r3, #0
 801484e:	d003      	beq.n	8014858 <xTaskGenericNotify+0x44>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8014850:	6a3b      	ldr	r3, [r7, #32]
 8014852:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8014854:	683b      	ldr	r3, [r7, #0]
 8014856:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8014858:	6a3b      	ldr	r3, [r7, #32]
 801485a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801485e:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8014860:	6a3b      	ldr	r3, [r7, #32]
 8014862:	2202      	movs	r2, #2
 8014864:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
 8014868:	79fb      	ldrb	r3, [r7, #7]
 801486a:	2b04      	cmp	r3, #4
 801486c:	d827      	bhi.n	80148be <xTaskGenericNotify+0xaa>
 801486e:	a201      	add	r2, pc, #4	; (adr r2, 8014874 <xTaskGenericNotify+0x60>)
 8014870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014874:	080148dd 	.word	0x080148dd
 8014878:	08014889 	.word	0x08014889
 801487c:	08014897 	.word	0x08014897
 8014880:	080148a3 	.word	0x080148a3
 8014884:	080148ab 	.word	0x080148ab
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8014888:	6a3b      	ldr	r3, [r7, #32]
 801488a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801488c:	68bb      	ldr	r3, [r7, #8]
 801488e:	431a      	orrs	r2, r3
 8014890:	6a3b      	ldr	r3, [r7, #32]
 8014892:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8014894:	e025      	b.n	80148e2 <xTaskGenericNotify+0xce>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8014896:	6a3b      	ldr	r3, [r7, #32]
 8014898:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801489a:	1c5a      	adds	r2, r3, #1
 801489c:	6a3b      	ldr	r3, [r7, #32]
 801489e:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 80148a0:	e01f      	b.n	80148e2 <xTaskGenericNotify+0xce>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80148a2:	6a3b      	ldr	r3, [r7, #32]
 80148a4:	68ba      	ldr	r2, [r7, #8]
 80148a6:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 80148a8:	e01b      	b.n	80148e2 <xTaskGenericNotify+0xce>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80148aa:	7ffb      	ldrb	r3, [r7, #31]
 80148ac:	2b02      	cmp	r3, #2
 80148ae:	d003      	beq.n	80148b8 <xTaskGenericNotify+0xa4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80148b0:	6a3b      	ldr	r3, [r7, #32]
 80148b2:	68ba      	ldr	r2, [r7, #8]
 80148b4:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80148b6:	e014      	b.n	80148e2 <xTaskGenericNotify+0xce>
						xReturn = pdFAIL;
 80148b8:	2300      	movs	r3, #0
 80148ba:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 80148bc:	e011      	b.n	80148e2 <xTaskGenericNotify+0xce>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80148be:	6a3b      	ldr	r3, [r7, #32]
 80148c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80148c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80148c6:	d00b      	beq.n	80148e0 <xTaskGenericNotify+0xcc>
 80148c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80148cc:	f383 8811 	msr	BASEPRI, r3
 80148d0:	f3bf 8f6f 	isb	sy
 80148d4:	f3bf 8f4f 	dsb	sy
 80148d8:	617b      	str	r3, [r7, #20]
 80148da:	e7fe      	b.n	80148da <xTaskGenericNotify+0xc6>
					break;
 80148dc:	bf00      	nop
 80148de:	e000      	b.n	80148e2 <xTaskGenericNotify+0xce>

					break;
 80148e0:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80148e2:	7ffb      	ldrb	r3, [r7, #31]
 80148e4:	2b01      	cmp	r3, #1
 80148e6:	d138      	bne.n	801495a <xTaskGenericNotify+0x146>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80148e8:	6a3b      	ldr	r3, [r7, #32]
 80148ea:	3304      	adds	r3, #4
 80148ec:	4618      	mov	r0, r3
 80148ee:	f7fe fb36 	bl	8012f5e <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80148f2:	6a3b      	ldr	r3, [r7, #32]
 80148f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80148f6:	2201      	movs	r2, #1
 80148f8:	409a      	lsls	r2, r3
 80148fa:	4b1b      	ldr	r3, [pc, #108]	; (8014968 <xTaskGenericNotify+0x154>)
 80148fc:	681b      	ldr	r3, [r3, #0]
 80148fe:	4313      	orrs	r3, r2
 8014900:	4a19      	ldr	r2, [pc, #100]	; (8014968 <xTaskGenericNotify+0x154>)
 8014902:	6013      	str	r3, [r2, #0]
 8014904:	6a3b      	ldr	r3, [r7, #32]
 8014906:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014908:	4613      	mov	r3, r2
 801490a:	009b      	lsls	r3, r3, #2
 801490c:	4413      	add	r3, r2
 801490e:	009b      	lsls	r3, r3, #2
 8014910:	4a16      	ldr	r2, [pc, #88]	; (801496c <xTaskGenericNotify+0x158>)
 8014912:	441a      	add	r2, r3
 8014914:	6a3b      	ldr	r3, [r7, #32]
 8014916:	3304      	adds	r3, #4
 8014918:	4619      	mov	r1, r3
 801491a:	4610      	mov	r0, r2
 801491c:	f7fe fac2 	bl	8012ea4 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8014920:	6a3b      	ldr	r3, [r7, #32]
 8014922:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014924:	2b00      	cmp	r3, #0
 8014926:	d009      	beq.n	801493c <xTaskGenericNotify+0x128>
 8014928:	f04f 0350 	mov.w	r3, #80	; 0x50
 801492c:	f383 8811 	msr	BASEPRI, r3
 8014930:	f3bf 8f6f 	isb	sy
 8014934:	f3bf 8f4f 	dsb	sy
 8014938:	613b      	str	r3, [r7, #16]
 801493a:	e7fe      	b.n	801493a <xTaskGenericNotify+0x126>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 801493c:	6a3b      	ldr	r3, [r7, #32]
 801493e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014940:	4b0b      	ldr	r3, [pc, #44]	; (8014970 <xTaskGenericNotify+0x15c>)
 8014942:	681b      	ldr	r3, [r3, #0]
 8014944:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014946:	429a      	cmp	r2, r3
 8014948:	d907      	bls.n	801495a <xTaskGenericNotify+0x146>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 801494a:	4b0a      	ldr	r3, [pc, #40]	; (8014974 <xTaskGenericNotify+0x160>)
 801494c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014950:	601a      	str	r2, [r3, #0]
 8014952:	f3bf 8f4f 	dsb	sy
 8014956:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801495a:	f000 fa9d 	bl	8014e98 <vPortExitCritical>

		return xReturn;
 801495e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8014960:	4618      	mov	r0, r3
 8014962:	3728      	adds	r7, #40	; 0x28
 8014964:	46bd      	mov	sp, r7
 8014966:	bd80      	pop	{r7, pc}
 8014968:	20001114 	.word	0x20001114
 801496c:	20001010 	.word	0x20001010
 8014970:	2000100c 	.word	0x2000100c
 8014974:	e000ed04 	.word	0xe000ed04

08014978 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8014978:	b580      	push	{r7, lr}
 801497a:	b08e      	sub	sp, #56	; 0x38
 801497c:	af00      	add	r7, sp, #0
 801497e:	60f8      	str	r0, [r7, #12]
 8014980:	60b9      	str	r1, [r7, #8]
 8014982:	603b      	str	r3, [r7, #0]
 8014984:	4613      	mov	r3, r2
 8014986:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8014988:	2301      	movs	r3, #1
 801498a:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 801498c:	68fb      	ldr	r3, [r7, #12]
 801498e:	2b00      	cmp	r3, #0
 8014990:	d109      	bne.n	80149a6 <xTaskGenericNotifyFromISR+0x2e>
 8014992:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014996:	f383 8811 	msr	BASEPRI, r3
 801499a:	f3bf 8f6f 	isb	sy
 801499e:	f3bf 8f4f 	dsb	sy
 80149a2:	627b      	str	r3, [r7, #36]	; 0x24
 80149a4:	e7fe      	b.n	80149a4 <xTaskGenericNotifyFromISR+0x2c>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80149a6:	f000 fb25 	bl	8014ff4 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80149aa:	68fb      	ldr	r3, [r7, #12]
 80149ac:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 80149ae:	f3ef 8211 	mrs	r2, BASEPRI
 80149b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80149b6:	f383 8811 	msr	BASEPRI, r3
 80149ba:	f3bf 8f6f 	isb	sy
 80149be:	f3bf 8f4f 	dsb	sy
 80149c2:	623a      	str	r2, [r7, #32]
 80149c4:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80149c6:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80149c8:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80149ca:	683b      	ldr	r3, [r7, #0]
 80149cc:	2b00      	cmp	r3, #0
 80149ce:	d003      	beq.n	80149d8 <xTaskGenericNotifyFromISR+0x60>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80149d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80149d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80149d4:	683b      	ldr	r3, [r7, #0]
 80149d6:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80149d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80149da:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80149de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80149e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80149e4:	2202      	movs	r2, #2
 80149e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
 80149ea:	79fb      	ldrb	r3, [r7, #7]
 80149ec:	2b04      	cmp	r3, #4
 80149ee:	d829      	bhi.n	8014a44 <xTaskGenericNotifyFromISR+0xcc>
 80149f0:	a201      	add	r2, pc, #4	; (adr r2, 80149f8 <xTaskGenericNotifyFromISR+0x80>)
 80149f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80149f6:	bf00      	nop
 80149f8:	08014a63 	.word	0x08014a63
 80149fc:	08014a0d 	.word	0x08014a0d
 8014a00:	08014a1b 	.word	0x08014a1b
 8014a04:	08014a27 	.word	0x08014a27
 8014a08:	08014a2f 	.word	0x08014a2f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8014a0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014a0e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8014a10:	68bb      	ldr	r3, [r7, #8]
 8014a12:	431a      	orrs	r2, r3
 8014a14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014a16:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8014a18:	e026      	b.n	8014a68 <xTaskGenericNotifyFromISR+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8014a1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014a1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014a1e:	1c5a      	adds	r2, r3, #1
 8014a20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014a22:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8014a24:	e020      	b.n	8014a68 <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8014a26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014a28:	68ba      	ldr	r2, [r7, #8]
 8014a2a:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8014a2c:	e01c      	b.n	8014a68 <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8014a2e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8014a32:	2b02      	cmp	r3, #2
 8014a34:	d003      	beq.n	8014a3e <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8014a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014a38:	68ba      	ldr	r2, [r7, #8]
 8014a3a:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8014a3c:	e014      	b.n	8014a68 <xTaskGenericNotifyFromISR+0xf0>
						xReturn = pdFAIL;
 8014a3e:	2300      	movs	r3, #0
 8014a40:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 8014a42:	e011      	b.n	8014a68 <xTaskGenericNotifyFromISR+0xf0>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8014a44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014a46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014a4c:	d00b      	beq.n	8014a66 <xTaskGenericNotifyFromISR+0xee>
	__asm volatile
 8014a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a52:	f383 8811 	msr	BASEPRI, r3
 8014a56:	f3bf 8f6f 	isb	sy
 8014a5a:	f3bf 8f4f 	dsb	sy
 8014a5e:	61bb      	str	r3, [r7, #24]
 8014a60:	e7fe      	b.n	8014a60 <xTaskGenericNotifyFromISR+0xe8>
					break;
 8014a62:	bf00      	nop
 8014a64:	e000      	b.n	8014a68 <xTaskGenericNotifyFromISR+0xf0>
					break;
 8014a66:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8014a68:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8014a6c:	2b01      	cmp	r3, #1
 8014a6e:	d144      	bne.n	8014afa <xTaskGenericNotifyFromISR+0x182>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8014a70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014a72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014a74:	2b00      	cmp	r3, #0
 8014a76:	d009      	beq.n	8014a8c <xTaskGenericNotifyFromISR+0x114>
 8014a78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a7c:	f383 8811 	msr	BASEPRI, r3
 8014a80:	f3bf 8f6f 	isb	sy
 8014a84:	f3bf 8f4f 	dsb	sy
 8014a88:	617b      	str	r3, [r7, #20]
 8014a8a:	e7fe      	b.n	8014a8a <xTaskGenericNotifyFromISR+0x112>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014a8c:	4b20      	ldr	r3, [pc, #128]	; (8014b10 <xTaskGenericNotifyFromISR+0x198>)
 8014a8e:	681b      	ldr	r3, [r3, #0]
 8014a90:	2b00      	cmp	r3, #0
 8014a92:	d11c      	bne.n	8014ace <xTaskGenericNotifyFromISR+0x156>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014a94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014a96:	3304      	adds	r3, #4
 8014a98:	4618      	mov	r0, r3
 8014a9a:	f7fe fa60 	bl	8012f5e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8014a9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014aa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014aa2:	2201      	movs	r2, #1
 8014aa4:	409a      	lsls	r2, r3
 8014aa6:	4b1b      	ldr	r3, [pc, #108]	; (8014b14 <xTaskGenericNotifyFromISR+0x19c>)
 8014aa8:	681b      	ldr	r3, [r3, #0]
 8014aaa:	4313      	orrs	r3, r2
 8014aac:	4a19      	ldr	r2, [pc, #100]	; (8014b14 <xTaskGenericNotifyFromISR+0x19c>)
 8014aae:	6013      	str	r3, [r2, #0]
 8014ab0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ab2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014ab4:	4613      	mov	r3, r2
 8014ab6:	009b      	lsls	r3, r3, #2
 8014ab8:	4413      	add	r3, r2
 8014aba:	009b      	lsls	r3, r3, #2
 8014abc:	4a16      	ldr	r2, [pc, #88]	; (8014b18 <xTaskGenericNotifyFromISR+0x1a0>)
 8014abe:	441a      	add	r2, r3
 8014ac0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ac2:	3304      	adds	r3, #4
 8014ac4:	4619      	mov	r1, r3
 8014ac6:	4610      	mov	r0, r2
 8014ac8:	f7fe f9ec 	bl	8012ea4 <vListInsertEnd>
 8014acc:	e005      	b.n	8014ada <xTaskGenericNotifyFromISR+0x162>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8014ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ad0:	3318      	adds	r3, #24
 8014ad2:	4619      	mov	r1, r3
 8014ad4:	4811      	ldr	r0, [pc, #68]	; (8014b1c <xTaskGenericNotifyFromISR+0x1a4>)
 8014ad6:	f7fe f9e5 	bl	8012ea4 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8014ada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014adc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014ade:	4b10      	ldr	r3, [pc, #64]	; (8014b20 <xTaskGenericNotifyFromISR+0x1a8>)
 8014ae0:	681b      	ldr	r3, [r3, #0]
 8014ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014ae4:	429a      	cmp	r2, r3
 8014ae6:	d908      	bls.n	8014afa <xTaskGenericNotifyFromISR+0x182>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8014ae8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014aea:	2b00      	cmp	r3, #0
 8014aec:	d002      	beq.n	8014af4 <xTaskGenericNotifyFromISR+0x17c>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8014aee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014af0:	2201      	movs	r2, #1
 8014af2:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8014af4:	4b0b      	ldr	r3, [pc, #44]	; (8014b24 <xTaskGenericNotifyFromISR+0x1ac>)
 8014af6:	2201      	movs	r2, #1
 8014af8:	601a      	str	r2, [r3, #0]
 8014afa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014afc:	613b      	str	r3, [r7, #16]
	__asm volatile
 8014afe:	693b      	ldr	r3, [r7, #16]
 8014b00:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8014b04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 8014b06:	4618      	mov	r0, r3
 8014b08:	3738      	adds	r7, #56	; 0x38
 8014b0a:	46bd      	mov	sp, r7
 8014b0c:	bd80      	pop	{r7, pc}
 8014b0e:	bf00      	nop
 8014b10:	20001134 	.word	0x20001134
 8014b14:	20001114 	.word	0x20001114
 8014b18:	20001010 	.word	0x20001010
 8014b1c:	200010cc 	.word	0x200010cc
 8014b20:	2000100c 	.word	0x2000100c
 8014b24:	20001120 	.word	0x20001120

08014b28 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8014b28:	b580      	push	{r7, lr}
 8014b2a:	b084      	sub	sp, #16
 8014b2c:	af00      	add	r7, sp, #0
 8014b2e:	6078      	str	r0, [r7, #4]
 8014b30:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8014b32:	4b29      	ldr	r3, [pc, #164]	; (8014bd8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8014b34:	681b      	ldr	r3, [r3, #0]
 8014b36:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014b38:	4b28      	ldr	r3, [pc, #160]	; (8014bdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8014b3a:	681b      	ldr	r3, [r3, #0]
 8014b3c:	3304      	adds	r3, #4
 8014b3e:	4618      	mov	r0, r3
 8014b40:	f7fe fa0d 	bl	8012f5e <uxListRemove>
 8014b44:	4603      	mov	r3, r0
 8014b46:	2b00      	cmp	r3, #0
 8014b48:	d10b      	bne.n	8014b62 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8014b4a:	4b24      	ldr	r3, [pc, #144]	; (8014bdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8014b4c:	681b      	ldr	r3, [r3, #0]
 8014b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014b50:	2201      	movs	r2, #1
 8014b52:	fa02 f303 	lsl.w	r3, r2, r3
 8014b56:	43da      	mvns	r2, r3
 8014b58:	4b21      	ldr	r3, [pc, #132]	; (8014be0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8014b5a:	681b      	ldr	r3, [r3, #0]
 8014b5c:	4013      	ands	r3, r2
 8014b5e:	4a20      	ldr	r2, [pc, #128]	; (8014be0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8014b60:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8014b62:	687b      	ldr	r3, [r7, #4]
 8014b64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014b68:	d10a      	bne.n	8014b80 <prvAddCurrentTaskToDelayedList+0x58>
 8014b6a:	683b      	ldr	r3, [r7, #0]
 8014b6c:	2b00      	cmp	r3, #0
 8014b6e:	d007      	beq.n	8014b80 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014b70:	4b1a      	ldr	r3, [pc, #104]	; (8014bdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8014b72:	681b      	ldr	r3, [r3, #0]
 8014b74:	3304      	adds	r3, #4
 8014b76:	4619      	mov	r1, r3
 8014b78:	481a      	ldr	r0, [pc, #104]	; (8014be4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8014b7a:	f7fe f993 	bl	8012ea4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8014b7e:	e026      	b.n	8014bce <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8014b80:	68fa      	ldr	r2, [r7, #12]
 8014b82:	687b      	ldr	r3, [r7, #4]
 8014b84:	4413      	add	r3, r2
 8014b86:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8014b88:	4b14      	ldr	r3, [pc, #80]	; (8014bdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8014b8a:	681b      	ldr	r3, [r3, #0]
 8014b8c:	68ba      	ldr	r2, [r7, #8]
 8014b8e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8014b90:	68ba      	ldr	r2, [r7, #8]
 8014b92:	68fb      	ldr	r3, [r7, #12]
 8014b94:	429a      	cmp	r2, r3
 8014b96:	d209      	bcs.n	8014bac <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014b98:	4b13      	ldr	r3, [pc, #76]	; (8014be8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8014b9a:	681a      	ldr	r2, [r3, #0]
 8014b9c:	4b0f      	ldr	r3, [pc, #60]	; (8014bdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8014b9e:	681b      	ldr	r3, [r3, #0]
 8014ba0:	3304      	adds	r3, #4
 8014ba2:	4619      	mov	r1, r3
 8014ba4:	4610      	mov	r0, r2
 8014ba6:	f7fe f9a1 	bl	8012eec <vListInsert>
}
 8014baa:	e010      	b.n	8014bce <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014bac:	4b0f      	ldr	r3, [pc, #60]	; (8014bec <prvAddCurrentTaskToDelayedList+0xc4>)
 8014bae:	681a      	ldr	r2, [r3, #0]
 8014bb0:	4b0a      	ldr	r3, [pc, #40]	; (8014bdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8014bb2:	681b      	ldr	r3, [r3, #0]
 8014bb4:	3304      	adds	r3, #4
 8014bb6:	4619      	mov	r1, r3
 8014bb8:	4610      	mov	r0, r2
 8014bba:	f7fe f997 	bl	8012eec <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8014bbe:	4b0c      	ldr	r3, [pc, #48]	; (8014bf0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8014bc0:	681b      	ldr	r3, [r3, #0]
 8014bc2:	68ba      	ldr	r2, [r7, #8]
 8014bc4:	429a      	cmp	r2, r3
 8014bc6:	d202      	bcs.n	8014bce <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8014bc8:	4a09      	ldr	r2, [pc, #36]	; (8014bf0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8014bca:	68bb      	ldr	r3, [r7, #8]
 8014bcc:	6013      	str	r3, [r2, #0]
}
 8014bce:	bf00      	nop
 8014bd0:	3710      	adds	r7, #16
 8014bd2:	46bd      	mov	sp, r7
 8014bd4:	bd80      	pop	{r7, pc}
 8014bd6:	bf00      	nop
 8014bd8:	20001110 	.word	0x20001110
 8014bdc:	2000100c 	.word	0x2000100c
 8014be0:	20001114 	.word	0x20001114
 8014be4:	200010f8 	.word	0x200010f8
 8014be8:	200010c8 	.word	0x200010c8
 8014bec:	200010c4 	.word	0x200010c4
 8014bf0:	2000112c 	.word	0x2000112c

08014bf4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8014bf4:	b480      	push	{r7}
 8014bf6:	b085      	sub	sp, #20
 8014bf8:	af00      	add	r7, sp, #0
 8014bfa:	60f8      	str	r0, [r7, #12]
 8014bfc:	60b9      	str	r1, [r7, #8]
 8014bfe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8014c00:	68fb      	ldr	r3, [r7, #12]
 8014c02:	3b04      	subs	r3, #4
 8014c04:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8014c06:	68fb      	ldr	r3, [r7, #12]
 8014c08:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8014c0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8014c0e:	68fb      	ldr	r3, [r7, #12]
 8014c10:	3b04      	subs	r3, #4
 8014c12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8014c14:	68bb      	ldr	r3, [r7, #8]
 8014c16:	f023 0201 	bic.w	r2, r3, #1
 8014c1a:	68fb      	ldr	r3, [r7, #12]
 8014c1c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8014c1e:	68fb      	ldr	r3, [r7, #12]
 8014c20:	3b04      	subs	r3, #4
 8014c22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8014c24:	4a0c      	ldr	r2, [pc, #48]	; (8014c58 <pxPortInitialiseStack+0x64>)
 8014c26:	68fb      	ldr	r3, [r7, #12]
 8014c28:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8014c2a:	68fb      	ldr	r3, [r7, #12]
 8014c2c:	3b14      	subs	r3, #20
 8014c2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8014c30:	687a      	ldr	r2, [r7, #4]
 8014c32:	68fb      	ldr	r3, [r7, #12]
 8014c34:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8014c36:	68fb      	ldr	r3, [r7, #12]
 8014c38:	3b04      	subs	r3, #4
 8014c3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8014c3c:	68fb      	ldr	r3, [r7, #12]
 8014c3e:	f06f 0202 	mvn.w	r2, #2
 8014c42:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8014c44:	68fb      	ldr	r3, [r7, #12]
 8014c46:	3b20      	subs	r3, #32
 8014c48:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8014c4a:	68fb      	ldr	r3, [r7, #12]
}
 8014c4c:	4618      	mov	r0, r3
 8014c4e:	3714      	adds	r7, #20
 8014c50:	46bd      	mov	sp, r7
 8014c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c56:	4770      	bx	lr
 8014c58:	08014c5d 	.word	0x08014c5d

08014c5c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8014c5c:	b480      	push	{r7}
 8014c5e:	b085      	sub	sp, #20
 8014c60:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8014c62:	2300      	movs	r3, #0
 8014c64:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8014c66:	4b11      	ldr	r3, [pc, #68]	; (8014cac <prvTaskExitError+0x50>)
 8014c68:	681b      	ldr	r3, [r3, #0]
 8014c6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014c6e:	d009      	beq.n	8014c84 <prvTaskExitError+0x28>
	__asm volatile
 8014c70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014c74:	f383 8811 	msr	BASEPRI, r3
 8014c78:	f3bf 8f6f 	isb	sy
 8014c7c:	f3bf 8f4f 	dsb	sy
 8014c80:	60fb      	str	r3, [r7, #12]
 8014c82:	e7fe      	b.n	8014c82 <prvTaskExitError+0x26>
 8014c84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014c88:	f383 8811 	msr	BASEPRI, r3
 8014c8c:	f3bf 8f6f 	isb	sy
 8014c90:	f3bf 8f4f 	dsb	sy
 8014c94:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8014c96:	bf00      	nop
 8014c98:	687b      	ldr	r3, [r7, #4]
 8014c9a:	2b00      	cmp	r3, #0
 8014c9c:	d0fc      	beq.n	8014c98 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8014c9e:	bf00      	nop
 8014ca0:	3714      	adds	r7, #20
 8014ca2:	46bd      	mov	sp, r7
 8014ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ca8:	4770      	bx	lr
 8014caa:	bf00      	nop
 8014cac:	20000944 	.word	0x20000944

08014cb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8014cb0:	4b07      	ldr	r3, [pc, #28]	; (8014cd0 <pxCurrentTCBConst2>)
 8014cb2:	6819      	ldr	r1, [r3, #0]
 8014cb4:	6808      	ldr	r0, [r1, #0]
 8014cb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014cba:	f380 8809 	msr	PSP, r0
 8014cbe:	f3bf 8f6f 	isb	sy
 8014cc2:	f04f 0000 	mov.w	r0, #0
 8014cc6:	f380 8811 	msr	BASEPRI, r0
 8014cca:	4770      	bx	lr
 8014ccc:	f3af 8000 	nop.w

08014cd0 <pxCurrentTCBConst2>:
 8014cd0:	2000100c 	.word	0x2000100c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8014cd4:	bf00      	nop
 8014cd6:	bf00      	nop

08014cd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8014cd8:	4808      	ldr	r0, [pc, #32]	; (8014cfc <prvPortStartFirstTask+0x24>)
 8014cda:	6800      	ldr	r0, [r0, #0]
 8014cdc:	6800      	ldr	r0, [r0, #0]
 8014cde:	f380 8808 	msr	MSP, r0
 8014ce2:	f04f 0000 	mov.w	r0, #0
 8014ce6:	f380 8814 	msr	CONTROL, r0
 8014cea:	b662      	cpsie	i
 8014cec:	b661      	cpsie	f
 8014cee:	f3bf 8f4f 	dsb	sy
 8014cf2:	f3bf 8f6f 	isb	sy
 8014cf6:	df00      	svc	0
 8014cf8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8014cfa:	bf00      	nop
 8014cfc:	e000ed08 	.word	0xe000ed08

08014d00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8014d00:	b580      	push	{r7, lr}
 8014d02:	b086      	sub	sp, #24
 8014d04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8014d06:	4b44      	ldr	r3, [pc, #272]	; (8014e18 <xPortStartScheduler+0x118>)
 8014d08:	681b      	ldr	r3, [r3, #0]
 8014d0a:	4a44      	ldr	r2, [pc, #272]	; (8014e1c <xPortStartScheduler+0x11c>)
 8014d0c:	4293      	cmp	r3, r2
 8014d0e:	d109      	bne.n	8014d24 <xPortStartScheduler+0x24>
 8014d10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014d14:	f383 8811 	msr	BASEPRI, r3
 8014d18:	f3bf 8f6f 	isb	sy
 8014d1c:	f3bf 8f4f 	dsb	sy
 8014d20:	613b      	str	r3, [r7, #16]
 8014d22:	e7fe      	b.n	8014d22 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8014d24:	4b3c      	ldr	r3, [pc, #240]	; (8014e18 <xPortStartScheduler+0x118>)
 8014d26:	681b      	ldr	r3, [r3, #0]
 8014d28:	4a3d      	ldr	r2, [pc, #244]	; (8014e20 <xPortStartScheduler+0x120>)
 8014d2a:	4293      	cmp	r3, r2
 8014d2c:	d109      	bne.n	8014d42 <xPortStartScheduler+0x42>
 8014d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014d32:	f383 8811 	msr	BASEPRI, r3
 8014d36:	f3bf 8f6f 	isb	sy
 8014d3a:	f3bf 8f4f 	dsb	sy
 8014d3e:	60fb      	str	r3, [r7, #12]
 8014d40:	e7fe      	b.n	8014d40 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8014d42:	4b38      	ldr	r3, [pc, #224]	; (8014e24 <xPortStartScheduler+0x124>)
 8014d44:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8014d46:	697b      	ldr	r3, [r7, #20]
 8014d48:	781b      	ldrb	r3, [r3, #0]
 8014d4a:	b2db      	uxtb	r3, r3
 8014d4c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8014d4e:	697b      	ldr	r3, [r7, #20]
 8014d50:	22ff      	movs	r2, #255	; 0xff
 8014d52:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8014d54:	697b      	ldr	r3, [r7, #20]
 8014d56:	781b      	ldrb	r3, [r3, #0]
 8014d58:	b2db      	uxtb	r3, r3
 8014d5a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8014d5c:	78fb      	ldrb	r3, [r7, #3]
 8014d5e:	b2db      	uxtb	r3, r3
 8014d60:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8014d64:	b2da      	uxtb	r2, r3
 8014d66:	4b30      	ldr	r3, [pc, #192]	; (8014e28 <xPortStartScheduler+0x128>)
 8014d68:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8014d6a:	4b30      	ldr	r3, [pc, #192]	; (8014e2c <xPortStartScheduler+0x12c>)
 8014d6c:	2207      	movs	r2, #7
 8014d6e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014d70:	e009      	b.n	8014d86 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8014d72:	4b2e      	ldr	r3, [pc, #184]	; (8014e2c <xPortStartScheduler+0x12c>)
 8014d74:	681b      	ldr	r3, [r3, #0]
 8014d76:	3b01      	subs	r3, #1
 8014d78:	4a2c      	ldr	r2, [pc, #176]	; (8014e2c <xPortStartScheduler+0x12c>)
 8014d7a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8014d7c:	78fb      	ldrb	r3, [r7, #3]
 8014d7e:	b2db      	uxtb	r3, r3
 8014d80:	005b      	lsls	r3, r3, #1
 8014d82:	b2db      	uxtb	r3, r3
 8014d84:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014d86:	78fb      	ldrb	r3, [r7, #3]
 8014d88:	b2db      	uxtb	r3, r3
 8014d8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014d8e:	2b80      	cmp	r3, #128	; 0x80
 8014d90:	d0ef      	beq.n	8014d72 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8014d92:	4b26      	ldr	r3, [pc, #152]	; (8014e2c <xPortStartScheduler+0x12c>)
 8014d94:	681b      	ldr	r3, [r3, #0]
 8014d96:	f1c3 0307 	rsb	r3, r3, #7
 8014d9a:	2b04      	cmp	r3, #4
 8014d9c:	d009      	beq.n	8014db2 <xPortStartScheduler+0xb2>
 8014d9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014da2:	f383 8811 	msr	BASEPRI, r3
 8014da6:	f3bf 8f6f 	isb	sy
 8014daa:	f3bf 8f4f 	dsb	sy
 8014dae:	60bb      	str	r3, [r7, #8]
 8014db0:	e7fe      	b.n	8014db0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8014db2:	4b1e      	ldr	r3, [pc, #120]	; (8014e2c <xPortStartScheduler+0x12c>)
 8014db4:	681b      	ldr	r3, [r3, #0]
 8014db6:	021b      	lsls	r3, r3, #8
 8014db8:	4a1c      	ldr	r2, [pc, #112]	; (8014e2c <xPortStartScheduler+0x12c>)
 8014dba:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8014dbc:	4b1b      	ldr	r3, [pc, #108]	; (8014e2c <xPortStartScheduler+0x12c>)
 8014dbe:	681b      	ldr	r3, [r3, #0]
 8014dc0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8014dc4:	4a19      	ldr	r2, [pc, #100]	; (8014e2c <xPortStartScheduler+0x12c>)
 8014dc6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8014dc8:	687b      	ldr	r3, [r7, #4]
 8014dca:	b2da      	uxtb	r2, r3
 8014dcc:	697b      	ldr	r3, [r7, #20]
 8014dce:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8014dd0:	4b17      	ldr	r3, [pc, #92]	; (8014e30 <xPortStartScheduler+0x130>)
 8014dd2:	681b      	ldr	r3, [r3, #0]
 8014dd4:	4a16      	ldr	r2, [pc, #88]	; (8014e30 <xPortStartScheduler+0x130>)
 8014dd6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8014dda:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8014ddc:	4b14      	ldr	r3, [pc, #80]	; (8014e30 <xPortStartScheduler+0x130>)
 8014dde:	681b      	ldr	r3, [r3, #0]
 8014de0:	4a13      	ldr	r2, [pc, #76]	; (8014e30 <xPortStartScheduler+0x130>)
 8014de2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8014de6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8014de8:	f000 f8d6 	bl	8014f98 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8014dec:	4b11      	ldr	r3, [pc, #68]	; (8014e34 <xPortStartScheduler+0x134>)
 8014dee:	2200      	movs	r2, #0
 8014df0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8014df2:	f000 f8f5 	bl	8014fe0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8014df6:	4b10      	ldr	r3, [pc, #64]	; (8014e38 <xPortStartScheduler+0x138>)
 8014df8:	681b      	ldr	r3, [r3, #0]
 8014dfa:	4a0f      	ldr	r2, [pc, #60]	; (8014e38 <xPortStartScheduler+0x138>)
 8014dfc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8014e00:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8014e02:	f7ff ff69 	bl	8014cd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8014e06:	f7ff f9d5 	bl	80141b4 <vTaskSwitchContext>
	prvTaskExitError();
 8014e0a:	f7ff ff27 	bl	8014c5c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8014e0e:	2300      	movs	r3, #0
}
 8014e10:	4618      	mov	r0, r3
 8014e12:	3718      	adds	r7, #24
 8014e14:	46bd      	mov	sp, r7
 8014e16:	bd80      	pop	{r7, pc}
 8014e18:	e000ed00 	.word	0xe000ed00
 8014e1c:	410fc271 	.word	0x410fc271
 8014e20:	410fc270 	.word	0x410fc270
 8014e24:	e000e400 	.word	0xe000e400
 8014e28:	20001138 	.word	0x20001138
 8014e2c:	2000113c 	.word	0x2000113c
 8014e30:	e000ed20 	.word	0xe000ed20
 8014e34:	20000944 	.word	0x20000944
 8014e38:	e000ef34 	.word	0xe000ef34

08014e3c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8014e3c:	b480      	push	{r7}
 8014e3e:	b083      	sub	sp, #12
 8014e40:	af00      	add	r7, sp, #0
 8014e42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014e46:	f383 8811 	msr	BASEPRI, r3
 8014e4a:	f3bf 8f6f 	isb	sy
 8014e4e:	f3bf 8f4f 	dsb	sy
 8014e52:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8014e54:	4b0e      	ldr	r3, [pc, #56]	; (8014e90 <vPortEnterCritical+0x54>)
 8014e56:	681b      	ldr	r3, [r3, #0]
 8014e58:	3301      	adds	r3, #1
 8014e5a:	4a0d      	ldr	r2, [pc, #52]	; (8014e90 <vPortEnterCritical+0x54>)
 8014e5c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8014e5e:	4b0c      	ldr	r3, [pc, #48]	; (8014e90 <vPortEnterCritical+0x54>)
 8014e60:	681b      	ldr	r3, [r3, #0]
 8014e62:	2b01      	cmp	r3, #1
 8014e64:	d10e      	bne.n	8014e84 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8014e66:	4b0b      	ldr	r3, [pc, #44]	; (8014e94 <vPortEnterCritical+0x58>)
 8014e68:	681b      	ldr	r3, [r3, #0]
 8014e6a:	b2db      	uxtb	r3, r3
 8014e6c:	2b00      	cmp	r3, #0
 8014e6e:	d009      	beq.n	8014e84 <vPortEnterCritical+0x48>
 8014e70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014e74:	f383 8811 	msr	BASEPRI, r3
 8014e78:	f3bf 8f6f 	isb	sy
 8014e7c:	f3bf 8f4f 	dsb	sy
 8014e80:	603b      	str	r3, [r7, #0]
 8014e82:	e7fe      	b.n	8014e82 <vPortEnterCritical+0x46>
	}
}
 8014e84:	bf00      	nop
 8014e86:	370c      	adds	r7, #12
 8014e88:	46bd      	mov	sp, r7
 8014e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e8e:	4770      	bx	lr
 8014e90:	20000944 	.word	0x20000944
 8014e94:	e000ed04 	.word	0xe000ed04

08014e98 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8014e98:	b480      	push	{r7}
 8014e9a:	b083      	sub	sp, #12
 8014e9c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8014e9e:	4b11      	ldr	r3, [pc, #68]	; (8014ee4 <vPortExitCritical+0x4c>)
 8014ea0:	681b      	ldr	r3, [r3, #0]
 8014ea2:	2b00      	cmp	r3, #0
 8014ea4:	d109      	bne.n	8014eba <vPortExitCritical+0x22>
 8014ea6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014eaa:	f383 8811 	msr	BASEPRI, r3
 8014eae:	f3bf 8f6f 	isb	sy
 8014eb2:	f3bf 8f4f 	dsb	sy
 8014eb6:	607b      	str	r3, [r7, #4]
 8014eb8:	e7fe      	b.n	8014eb8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8014eba:	4b0a      	ldr	r3, [pc, #40]	; (8014ee4 <vPortExitCritical+0x4c>)
 8014ebc:	681b      	ldr	r3, [r3, #0]
 8014ebe:	3b01      	subs	r3, #1
 8014ec0:	4a08      	ldr	r2, [pc, #32]	; (8014ee4 <vPortExitCritical+0x4c>)
 8014ec2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8014ec4:	4b07      	ldr	r3, [pc, #28]	; (8014ee4 <vPortExitCritical+0x4c>)
 8014ec6:	681b      	ldr	r3, [r3, #0]
 8014ec8:	2b00      	cmp	r3, #0
 8014eca:	d104      	bne.n	8014ed6 <vPortExitCritical+0x3e>
 8014ecc:	2300      	movs	r3, #0
 8014ece:	603b      	str	r3, [r7, #0]
	__asm volatile
 8014ed0:	683b      	ldr	r3, [r7, #0]
 8014ed2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8014ed6:	bf00      	nop
 8014ed8:	370c      	adds	r7, #12
 8014eda:	46bd      	mov	sp, r7
 8014edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ee0:	4770      	bx	lr
 8014ee2:	bf00      	nop
 8014ee4:	20000944 	.word	0x20000944
	...

08014ef0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8014ef0:	f3ef 8009 	mrs	r0, PSP
 8014ef4:	f3bf 8f6f 	isb	sy
 8014ef8:	4b15      	ldr	r3, [pc, #84]	; (8014f50 <pxCurrentTCBConst>)
 8014efa:	681a      	ldr	r2, [r3, #0]
 8014efc:	f01e 0f10 	tst.w	lr, #16
 8014f00:	bf08      	it	eq
 8014f02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8014f06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014f0a:	6010      	str	r0, [r2, #0]
 8014f0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8014f10:	f04f 0050 	mov.w	r0, #80	; 0x50
 8014f14:	f380 8811 	msr	BASEPRI, r0
 8014f18:	f3bf 8f4f 	dsb	sy
 8014f1c:	f3bf 8f6f 	isb	sy
 8014f20:	f7ff f948 	bl	80141b4 <vTaskSwitchContext>
 8014f24:	f04f 0000 	mov.w	r0, #0
 8014f28:	f380 8811 	msr	BASEPRI, r0
 8014f2c:	bc09      	pop	{r0, r3}
 8014f2e:	6819      	ldr	r1, [r3, #0]
 8014f30:	6808      	ldr	r0, [r1, #0]
 8014f32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014f36:	f01e 0f10 	tst.w	lr, #16
 8014f3a:	bf08      	it	eq
 8014f3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8014f40:	f380 8809 	msr	PSP, r0
 8014f44:	f3bf 8f6f 	isb	sy
 8014f48:	4770      	bx	lr
 8014f4a:	bf00      	nop
 8014f4c:	f3af 8000 	nop.w

08014f50 <pxCurrentTCBConst>:
 8014f50:	2000100c 	.word	0x2000100c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8014f54:	bf00      	nop
 8014f56:	bf00      	nop

08014f58 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8014f58:	b580      	push	{r7, lr}
 8014f5a:	b082      	sub	sp, #8
 8014f5c:	af00      	add	r7, sp, #0
	__asm volatile
 8014f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014f62:	f383 8811 	msr	BASEPRI, r3
 8014f66:	f3bf 8f6f 	isb	sy
 8014f6a:	f3bf 8f4f 	dsb	sy
 8014f6e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8014f70:	f7ff f868 	bl	8014044 <xTaskIncrementTick>
 8014f74:	4603      	mov	r3, r0
 8014f76:	2b00      	cmp	r3, #0
 8014f78:	d003      	beq.n	8014f82 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8014f7a:	4b06      	ldr	r3, [pc, #24]	; (8014f94 <SysTick_Handler+0x3c>)
 8014f7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014f80:	601a      	str	r2, [r3, #0]
 8014f82:	2300      	movs	r3, #0
 8014f84:	603b      	str	r3, [r7, #0]
	__asm volatile
 8014f86:	683b      	ldr	r3, [r7, #0]
 8014f88:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8014f8c:	bf00      	nop
 8014f8e:	3708      	adds	r7, #8
 8014f90:	46bd      	mov	sp, r7
 8014f92:	bd80      	pop	{r7, pc}
 8014f94:	e000ed04 	.word	0xe000ed04

08014f98 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8014f98:	b480      	push	{r7}
 8014f9a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8014f9c:	4b0b      	ldr	r3, [pc, #44]	; (8014fcc <vPortSetupTimerInterrupt+0x34>)
 8014f9e:	2200      	movs	r2, #0
 8014fa0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8014fa2:	4b0b      	ldr	r3, [pc, #44]	; (8014fd0 <vPortSetupTimerInterrupt+0x38>)
 8014fa4:	2200      	movs	r2, #0
 8014fa6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8014fa8:	4b0a      	ldr	r3, [pc, #40]	; (8014fd4 <vPortSetupTimerInterrupt+0x3c>)
 8014faa:	681b      	ldr	r3, [r3, #0]
 8014fac:	4a0a      	ldr	r2, [pc, #40]	; (8014fd8 <vPortSetupTimerInterrupt+0x40>)
 8014fae:	fba2 2303 	umull	r2, r3, r2, r3
 8014fb2:	099b      	lsrs	r3, r3, #6
 8014fb4:	4a09      	ldr	r2, [pc, #36]	; (8014fdc <vPortSetupTimerInterrupt+0x44>)
 8014fb6:	3b01      	subs	r3, #1
 8014fb8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8014fba:	4b04      	ldr	r3, [pc, #16]	; (8014fcc <vPortSetupTimerInterrupt+0x34>)
 8014fbc:	2207      	movs	r2, #7
 8014fbe:	601a      	str	r2, [r3, #0]
}
 8014fc0:	bf00      	nop
 8014fc2:	46bd      	mov	sp, r7
 8014fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fc8:	4770      	bx	lr
 8014fca:	bf00      	nop
 8014fcc:	e000e010 	.word	0xe000e010
 8014fd0:	e000e018 	.word	0xe000e018
 8014fd4:	20000828 	.word	0x20000828
 8014fd8:	10624dd3 	.word	0x10624dd3
 8014fdc:	e000e014 	.word	0xe000e014

08014fe0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8014fe0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8014ff0 <vPortEnableVFP+0x10>
 8014fe4:	6801      	ldr	r1, [r0, #0]
 8014fe6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8014fea:	6001      	str	r1, [r0, #0]
 8014fec:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8014fee:	bf00      	nop
 8014ff0:	e000ed88 	.word	0xe000ed88

08014ff4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8014ff4:	b480      	push	{r7}
 8014ff6:	b085      	sub	sp, #20
 8014ff8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8014ffa:	f3ef 8305 	mrs	r3, IPSR
 8014ffe:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8015000:	68fb      	ldr	r3, [r7, #12]
 8015002:	2b0f      	cmp	r3, #15
 8015004:	d913      	bls.n	801502e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8015006:	4a16      	ldr	r2, [pc, #88]	; (8015060 <vPortValidateInterruptPriority+0x6c>)
 8015008:	68fb      	ldr	r3, [r7, #12]
 801500a:	4413      	add	r3, r2
 801500c:	781b      	ldrb	r3, [r3, #0]
 801500e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8015010:	4b14      	ldr	r3, [pc, #80]	; (8015064 <vPortValidateInterruptPriority+0x70>)
 8015012:	781b      	ldrb	r3, [r3, #0]
 8015014:	7afa      	ldrb	r2, [r7, #11]
 8015016:	429a      	cmp	r2, r3
 8015018:	d209      	bcs.n	801502e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 801501a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801501e:	f383 8811 	msr	BASEPRI, r3
 8015022:	f3bf 8f6f 	isb	sy
 8015026:	f3bf 8f4f 	dsb	sy
 801502a:	607b      	str	r3, [r7, #4]
 801502c:	e7fe      	b.n	801502c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 801502e:	4b0e      	ldr	r3, [pc, #56]	; (8015068 <vPortValidateInterruptPriority+0x74>)
 8015030:	681b      	ldr	r3, [r3, #0]
 8015032:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8015036:	4b0d      	ldr	r3, [pc, #52]	; (801506c <vPortValidateInterruptPriority+0x78>)
 8015038:	681b      	ldr	r3, [r3, #0]
 801503a:	429a      	cmp	r2, r3
 801503c:	d909      	bls.n	8015052 <vPortValidateInterruptPriority+0x5e>
 801503e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015042:	f383 8811 	msr	BASEPRI, r3
 8015046:	f3bf 8f6f 	isb	sy
 801504a:	f3bf 8f4f 	dsb	sy
 801504e:	603b      	str	r3, [r7, #0]
 8015050:	e7fe      	b.n	8015050 <vPortValidateInterruptPriority+0x5c>
	}
 8015052:	bf00      	nop
 8015054:	3714      	adds	r7, #20
 8015056:	46bd      	mov	sp, r7
 8015058:	f85d 7b04 	ldr.w	r7, [sp], #4
 801505c:	4770      	bx	lr
 801505e:	bf00      	nop
 8015060:	e000e3f0 	.word	0xe000e3f0
 8015064:	20001138 	.word	0x20001138
 8015068:	e000ed0c 	.word	0xe000ed0c
 801506c:	2000113c 	.word	0x2000113c

08015070 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8015070:	b580      	push	{r7, lr}
 8015072:	b08a      	sub	sp, #40	; 0x28
 8015074:	af00      	add	r7, sp, #0
 8015076:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8015078:	2300      	movs	r3, #0
 801507a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 801507c:	f7fe ff38 	bl	8013ef0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8015080:	4b57      	ldr	r3, [pc, #348]	; (80151e0 <pvPortMalloc+0x170>)
 8015082:	681b      	ldr	r3, [r3, #0]
 8015084:	2b00      	cmp	r3, #0
 8015086:	d101      	bne.n	801508c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8015088:	f000 f90c 	bl	80152a4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 801508c:	4b55      	ldr	r3, [pc, #340]	; (80151e4 <pvPortMalloc+0x174>)
 801508e:	681a      	ldr	r2, [r3, #0]
 8015090:	687b      	ldr	r3, [r7, #4]
 8015092:	4013      	ands	r3, r2
 8015094:	2b00      	cmp	r3, #0
 8015096:	f040 808c 	bne.w	80151b2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 801509a:	687b      	ldr	r3, [r7, #4]
 801509c:	2b00      	cmp	r3, #0
 801509e:	d01c      	beq.n	80150da <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80150a0:	2208      	movs	r2, #8
 80150a2:	687b      	ldr	r3, [r7, #4]
 80150a4:	4413      	add	r3, r2
 80150a6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80150a8:	687b      	ldr	r3, [r7, #4]
 80150aa:	f003 0307 	and.w	r3, r3, #7
 80150ae:	2b00      	cmp	r3, #0
 80150b0:	d013      	beq.n	80150da <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80150b2:	687b      	ldr	r3, [r7, #4]
 80150b4:	f023 0307 	bic.w	r3, r3, #7
 80150b8:	3308      	adds	r3, #8
 80150ba:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80150bc:	687b      	ldr	r3, [r7, #4]
 80150be:	f003 0307 	and.w	r3, r3, #7
 80150c2:	2b00      	cmp	r3, #0
 80150c4:	d009      	beq.n	80150da <pvPortMalloc+0x6a>
 80150c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80150ca:	f383 8811 	msr	BASEPRI, r3
 80150ce:	f3bf 8f6f 	isb	sy
 80150d2:	f3bf 8f4f 	dsb	sy
 80150d6:	617b      	str	r3, [r7, #20]
 80150d8:	e7fe      	b.n	80150d8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80150da:	687b      	ldr	r3, [r7, #4]
 80150dc:	2b00      	cmp	r3, #0
 80150de:	d068      	beq.n	80151b2 <pvPortMalloc+0x142>
 80150e0:	4b41      	ldr	r3, [pc, #260]	; (80151e8 <pvPortMalloc+0x178>)
 80150e2:	681b      	ldr	r3, [r3, #0]
 80150e4:	687a      	ldr	r2, [r7, #4]
 80150e6:	429a      	cmp	r2, r3
 80150e8:	d863      	bhi.n	80151b2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80150ea:	4b40      	ldr	r3, [pc, #256]	; (80151ec <pvPortMalloc+0x17c>)
 80150ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80150ee:	4b3f      	ldr	r3, [pc, #252]	; (80151ec <pvPortMalloc+0x17c>)
 80150f0:	681b      	ldr	r3, [r3, #0]
 80150f2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80150f4:	e004      	b.n	8015100 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80150f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80150f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80150fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80150fc:	681b      	ldr	r3, [r3, #0]
 80150fe:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015102:	685b      	ldr	r3, [r3, #4]
 8015104:	687a      	ldr	r2, [r7, #4]
 8015106:	429a      	cmp	r2, r3
 8015108:	d903      	bls.n	8015112 <pvPortMalloc+0xa2>
 801510a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801510c:	681b      	ldr	r3, [r3, #0]
 801510e:	2b00      	cmp	r3, #0
 8015110:	d1f1      	bne.n	80150f6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8015112:	4b33      	ldr	r3, [pc, #204]	; (80151e0 <pvPortMalloc+0x170>)
 8015114:	681b      	ldr	r3, [r3, #0]
 8015116:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015118:	429a      	cmp	r2, r3
 801511a:	d04a      	beq.n	80151b2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801511c:	6a3b      	ldr	r3, [r7, #32]
 801511e:	681b      	ldr	r3, [r3, #0]
 8015120:	2208      	movs	r2, #8
 8015122:	4413      	add	r3, r2
 8015124:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8015126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015128:	681a      	ldr	r2, [r3, #0]
 801512a:	6a3b      	ldr	r3, [r7, #32]
 801512c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801512e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015130:	685a      	ldr	r2, [r3, #4]
 8015132:	687b      	ldr	r3, [r7, #4]
 8015134:	1ad2      	subs	r2, r2, r3
 8015136:	2308      	movs	r3, #8
 8015138:	005b      	lsls	r3, r3, #1
 801513a:	429a      	cmp	r2, r3
 801513c:	d91e      	bls.n	801517c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801513e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015140:	687b      	ldr	r3, [r7, #4]
 8015142:	4413      	add	r3, r2
 8015144:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8015146:	69bb      	ldr	r3, [r7, #24]
 8015148:	f003 0307 	and.w	r3, r3, #7
 801514c:	2b00      	cmp	r3, #0
 801514e:	d009      	beq.n	8015164 <pvPortMalloc+0xf4>
 8015150:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015154:	f383 8811 	msr	BASEPRI, r3
 8015158:	f3bf 8f6f 	isb	sy
 801515c:	f3bf 8f4f 	dsb	sy
 8015160:	613b      	str	r3, [r7, #16]
 8015162:	e7fe      	b.n	8015162 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8015164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015166:	685a      	ldr	r2, [r3, #4]
 8015168:	687b      	ldr	r3, [r7, #4]
 801516a:	1ad2      	subs	r2, r2, r3
 801516c:	69bb      	ldr	r3, [r7, #24]
 801516e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8015170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015172:	687a      	ldr	r2, [r7, #4]
 8015174:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8015176:	69b8      	ldr	r0, [r7, #24]
 8015178:	f000 f8f6 	bl	8015368 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 801517c:	4b1a      	ldr	r3, [pc, #104]	; (80151e8 <pvPortMalloc+0x178>)
 801517e:	681a      	ldr	r2, [r3, #0]
 8015180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015182:	685b      	ldr	r3, [r3, #4]
 8015184:	1ad3      	subs	r3, r2, r3
 8015186:	4a18      	ldr	r2, [pc, #96]	; (80151e8 <pvPortMalloc+0x178>)
 8015188:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801518a:	4b17      	ldr	r3, [pc, #92]	; (80151e8 <pvPortMalloc+0x178>)
 801518c:	681a      	ldr	r2, [r3, #0]
 801518e:	4b18      	ldr	r3, [pc, #96]	; (80151f0 <pvPortMalloc+0x180>)
 8015190:	681b      	ldr	r3, [r3, #0]
 8015192:	429a      	cmp	r2, r3
 8015194:	d203      	bcs.n	801519e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8015196:	4b14      	ldr	r3, [pc, #80]	; (80151e8 <pvPortMalloc+0x178>)
 8015198:	681b      	ldr	r3, [r3, #0]
 801519a:	4a15      	ldr	r2, [pc, #84]	; (80151f0 <pvPortMalloc+0x180>)
 801519c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801519e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80151a0:	685a      	ldr	r2, [r3, #4]
 80151a2:	4b10      	ldr	r3, [pc, #64]	; (80151e4 <pvPortMalloc+0x174>)
 80151a4:	681b      	ldr	r3, [r3, #0]
 80151a6:	431a      	orrs	r2, r3
 80151a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80151aa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80151ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80151ae:	2200      	movs	r2, #0
 80151b0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80151b2:	f7fe feab 	bl	8013f0c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80151b6:	69fb      	ldr	r3, [r7, #28]
 80151b8:	f003 0307 	and.w	r3, r3, #7
 80151bc:	2b00      	cmp	r3, #0
 80151be:	d009      	beq.n	80151d4 <pvPortMalloc+0x164>
 80151c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80151c4:	f383 8811 	msr	BASEPRI, r3
 80151c8:	f3bf 8f6f 	isb	sy
 80151cc:	f3bf 8f4f 	dsb	sy
 80151d0:	60fb      	str	r3, [r7, #12]
 80151d2:	e7fe      	b.n	80151d2 <pvPortMalloc+0x162>
	return pvReturn;
 80151d4:	69fb      	ldr	r3, [r7, #28]
}
 80151d6:	4618      	mov	r0, r3
 80151d8:	3728      	adds	r7, #40	; 0x28
 80151da:	46bd      	mov	sp, r7
 80151dc:	bd80      	pop	{r7, pc}
 80151de:	bf00      	nop
 80151e0:	20004d48 	.word	0x20004d48
 80151e4:	20004d54 	.word	0x20004d54
 80151e8:	20004d4c 	.word	0x20004d4c
 80151ec:	20004d40 	.word	0x20004d40
 80151f0:	20004d50 	.word	0x20004d50

080151f4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80151f4:	b580      	push	{r7, lr}
 80151f6:	b086      	sub	sp, #24
 80151f8:	af00      	add	r7, sp, #0
 80151fa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80151fc:	687b      	ldr	r3, [r7, #4]
 80151fe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8015200:	687b      	ldr	r3, [r7, #4]
 8015202:	2b00      	cmp	r3, #0
 8015204:	d046      	beq.n	8015294 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8015206:	2308      	movs	r3, #8
 8015208:	425b      	negs	r3, r3
 801520a:	697a      	ldr	r2, [r7, #20]
 801520c:	4413      	add	r3, r2
 801520e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8015210:	697b      	ldr	r3, [r7, #20]
 8015212:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8015214:	693b      	ldr	r3, [r7, #16]
 8015216:	685a      	ldr	r2, [r3, #4]
 8015218:	4b20      	ldr	r3, [pc, #128]	; (801529c <vPortFree+0xa8>)
 801521a:	681b      	ldr	r3, [r3, #0]
 801521c:	4013      	ands	r3, r2
 801521e:	2b00      	cmp	r3, #0
 8015220:	d109      	bne.n	8015236 <vPortFree+0x42>
 8015222:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015226:	f383 8811 	msr	BASEPRI, r3
 801522a:	f3bf 8f6f 	isb	sy
 801522e:	f3bf 8f4f 	dsb	sy
 8015232:	60fb      	str	r3, [r7, #12]
 8015234:	e7fe      	b.n	8015234 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8015236:	693b      	ldr	r3, [r7, #16]
 8015238:	681b      	ldr	r3, [r3, #0]
 801523a:	2b00      	cmp	r3, #0
 801523c:	d009      	beq.n	8015252 <vPortFree+0x5e>
 801523e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015242:	f383 8811 	msr	BASEPRI, r3
 8015246:	f3bf 8f6f 	isb	sy
 801524a:	f3bf 8f4f 	dsb	sy
 801524e:	60bb      	str	r3, [r7, #8]
 8015250:	e7fe      	b.n	8015250 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8015252:	693b      	ldr	r3, [r7, #16]
 8015254:	685a      	ldr	r2, [r3, #4]
 8015256:	4b11      	ldr	r3, [pc, #68]	; (801529c <vPortFree+0xa8>)
 8015258:	681b      	ldr	r3, [r3, #0]
 801525a:	4013      	ands	r3, r2
 801525c:	2b00      	cmp	r3, #0
 801525e:	d019      	beq.n	8015294 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8015260:	693b      	ldr	r3, [r7, #16]
 8015262:	681b      	ldr	r3, [r3, #0]
 8015264:	2b00      	cmp	r3, #0
 8015266:	d115      	bne.n	8015294 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8015268:	693b      	ldr	r3, [r7, #16]
 801526a:	685a      	ldr	r2, [r3, #4]
 801526c:	4b0b      	ldr	r3, [pc, #44]	; (801529c <vPortFree+0xa8>)
 801526e:	681b      	ldr	r3, [r3, #0]
 8015270:	43db      	mvns	r3, r3
 8015272:	401a      	ands	r2, r3
 8015274:	693b      	ldr	r3, [r7, #16]
 8015276:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8015278:	f7fe fe3a 	bl	8013ef0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801527c:	693b      	ldr	r3, [r7, #16]
 801527e:	685a      	ldr	r2, [r3, #4]
 8015280:	4b07      	ldr	r3, [pc, #28]	; (80152a0 <vPortFree+0xac>)
 8015282:	681b      	ldr	r3, [r3, #0]
 8015284:	4413      	add	r3, r2
 8015286:	4a06      	ldr	r2, [pc, #24]	; (80152a0 <vPortFree+0xac>)
 8015288:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801528a:	6938      	ldr	r0, [r7, #16]
 801528c:	f000 f86c 	bl	8015368 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8015290:	f7fe fe3c 	bl	8013f0c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8015294:	bf00      	nop
 8015296:	3718      	adds	r7, #24
 8015298:	46bd      	mov	sp, r7
 801529a:	bd80      	pop	{r7, pc}
 801529c:	20004d54 	.word	0x20004d54
 80152a0:	20004d4c 	.word	0x20004d4c

080152a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80152a4:	b480      	push	{r7}
 80152a6:	b085      	sub	sp, #20
 80152a8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80152aa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80152ae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80152b0:	4b27      	ldr	r3, [pc, #156]	; (8015350 <prvHeapInit+0xac>)
 80152b2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80152b4:	68fb      	ldr	r3, [r7, #12]
 80152b6:	f003 0307 	and.w	r3, r3, #7
 80152ba:	2b00      	cmp	r3, #0
 80152bc:	d00c      	beq.n	80152d8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80152be:	68fb      	ldr	r3, [r7, #12]
 80152c0:	3307      	adds	r3, #7
 80152c2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80152c4:	68fb      	ldr	r3, [r7, #12]
 80152c6:	f023 0307 	bic.w	r3, r3, #7
 80152ca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80152cc:	68ba      	ldr	r2, [r7, #8]
 80152ce:	68fb      	ldr	r3, [r7, #12]
 80152d0:	1ad3      	subs	r3, r2, r3
 80152d2:	4a1f      	ldr	r2, [pc, #124]	; (8015350 <prvHeapInit+0xac>)
 80152d4:	4413      	add	r3, r2
 80152d6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80152d8:	68fb      	ldr	r3, [r7, #12]
 80152da:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80152dc:	4a1d      	ldr	r2, [pc, #116]	; (8015354 <prvHeapInit+0xb0>)
 80152de:	687b      	ldr	r3, [r7, #4]
 80152e0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80152e2:	4b1c      	ldr	r3, [pc, #112]	; (8015354 <prvHeapInit+0xb0>)
 80152e4:	2200      	movs	r2, #0
 80152e6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80152e8:	687b      	ldr	r3, [r7, #4]
 80152ea:	68ba      	ldr	r2, [r7, #8]
 80152ec:	4413      	add	r3, r2
 80152ee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80152f0:	2208      	movs	r2, #8
 80152f2:	68fb      	ldr	r3, [r7, #12]
 80152f4:	1a9b      	subs	r3, r3, r2
 80152f6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80152f8:	68fb      	ldr	r3, [r7, #12]
 80152fa:	f023 0307 	bic.w	r3, r3, #7
 80152fe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8015300:	68fb      	ldr	r3, [r7, #12]
 8015302:	4a15      	ldr	r2, [pc, #84]	; (8015358 <prvHeapInit+0xb4>)
 8015304:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8015306:	4b14      	ldr	r3, [pc, #80]	; (8015358 <prvHeapInit+0xb4>)
 8015308:	681b      	ldr	r3, [r3, #0]
 801530a:	2200      	movs	r2, #0
 801530c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801530e:	4b12      	ldr	r3, [pc, #72]	; (8015358 <prvHeapInit+0xb4>)
 8015310:	681b      	ldr	r3, [r3, #0]
 8015312:	2200      	movs	r2, #0
 8015314:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8015316:	687b      	ldr	r3, [r7, #4]
 8015318:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801531a:	683b      	ldr	r3, [r7, #0]
 801531c:	68fa      	ldr	r2, [r7, #12]
 801531e:	1ad2      	subs	r2, r2, r3
 8015320:	683b      	ldr	r3, [r7, #0]
 8015322:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8015324:	4b0c      	ldr	r3, [pc, #48]	; (8015358 <prvHeapInit+0xb4>)
 8015326:	681a      	ldr	r2, [r3, #0]
 8015328:	683b      	ldr	r3, [r7, #0]
 801532a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801532c:	683b      	ldr	r3, [r7, #0]
 801532e:	685b      	ldr	r3, [r3, #4]
 8015330:	4a0a      	ldr	r2, [pc, #40]	; (801535c <prvHeapInit+0xb8>)
 8015332:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8015334:	683b      	ldr	r3, [r7, #0]
 8015336:	685b      	ldr	r3, [r3, #4]
 8015338:	4a09      	ldr	r2, [pc, #36]	; (8015360 <prvHeapInit+0xbc>)
 801533a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801533c:	4b09      	ldr	r3, [pc, #36]	; (8015364 <prvHeapInit+0xc0>)
 801533e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8015342:	601a      	str	r2, [r3, #0]
}
 8015344:	bf00      	nop
 8015346:	3714      	adds	r7, #20
 8015348:	46bd      	mov	sp, r7
 801534a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801534e:	4770      	bx	lr
 8015350:	20001140 	.word	0x20001140
 8015354:	20004d40 	.word	0x20004d40
 8015358:	20004d48 	.word	0x20004d48
 801535c:	20004d50 	.word	0x20004d50
 8015360:	20004d4c 	.word	0x20004d4c
 8015364:	20004d54 	.word	0x20004d54

08015368 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8015368:	b480      	push	{r7}
 801536a:	b085      	sub	sp, #20
 801536c:	af00      	add	r7, sp, #0
 801536e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8015370:	4b28      	ldr	r3, [pc, #160]	; (8015414 <prvInsertBlockIntoFreeList+0xac>)
 8015372:	60fb      	str	r3, [r7, #12]
 8015374:	e002      	b.n	801537c <prvInsertBlockIntoFreeList+0x14>
 8015376:	68fb      	ldr	r3, [r7, #12]
 8015378:	681b      	ldr	r3, [r3, #0]
 801537a:	60fb      	str	r3, [r7, #12]
 801537c:	68fb      	ldr	r3, [r7, #12]
 801537e:	681b      	ldr	r3, [r3, #0]
 8015380:	687a      	ldr	r2, [r7, #4]
 8015382:	429a      	cmp	r2, r3
 8015384:	d8f7      	bhi.n	8015376 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8015386:	68fb      	ldr	r3, [r7, #12]
 8015388:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801538a:	68fb      	ldr	r3, [r7, #12]
 801538c:	685b      	ldr	r3, [r3, #4]
 801538e:	68ba      	ldr	r2, [r7, #8]
 8015390:	4413      	add	r3, r2
 8015392:	687a      	ldr	r2, [r7, #4]
 8015394:	429a      	cmp	r2, r3
 8015396:	d108      	bne.n	80153aa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8015398:	68fb      	ldr	r3, [r7, #12]
 801539a:	685a      	ldr	r2, [r3, #4]
 801539c:	687b      	ldr	r3, [r7, #4]
 801539e:	685b      	ldr	r3, [r3, #4]
 80153a0:	441a      	add	r2, r3
 80153a2:	68fb      	ldr	r3, [r7, #12]
 80153a4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80153a6:	68fb      	ldr	r3, [r7, #12]
 80153a8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80153aa:	687b      	ldr	r3, [r7, #4]
 80153ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80153ae:	687b      	ldr	r3, [r7, #4]
 80153b0:	685b      	ldr	r3, [r3, #4]
 80153b2:	68ba      	ldr	r2, [r7, #8]
 80153b4:	441a      	add	r2, r3
 80153b6:	68fb      	ldr	r3, [r7, #12]
 80153b8:	681b      	ldr	r3, [r3, #0]
 80153ba:	429a      	cmp	r2, r3
 80153bc:	d118      	bne.n	80153f0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80153be:	68fb      	ldr	r3, [r7, #12]
 80153c0:	681a      	ldr	r2, [r3, #0]
 80153c2:	4b15      	ldr	r3, [pc, #84]	; (8015418 <prvInsertBlockIntoFreeList+0xb0>)
 80153c4:	681b      	ldr	r3, [r3, #0]
 80153c6:	429a      	cmp	r2, r3
 80153c8:	d00d      	beq.n	80153e6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80153ca:	687b      	ldr	r3, [r7, #4]
 80153cc:	685a      	ldr	r2, [r3, #4]
 80153ce:	68fb      	ldr	r3, [r7, #12]
 80153d0:	681b      	ldr	r3, [r3, #0]
 80153d2:	685b      	ldr	r3, [r3, #4]
 80153d4:	441a      	add	r2, r3
 80153d6:	687b      	ldr	r3, [r7, #4]
 80153d8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80153da:	68fb      	ldr	r3, [r7, #12]
 80153dc:	681b      	ldr	r3, [r3, #0]
 80153de:	681a      	ldr	r2, [r3, #0]
 80153e0:	687b      	ldr	r3, [r7, #4]
 80153e2:	601a      	str	r2, [r3, #0]
 80153e4:	e008      	b.n	80153f8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80153e6:	4b0c      	ldr	r3, [pc, #48]	; (8015418 <prvInsertBlockIntoFreeList+0xb0>)
 80153e8:	681a      	ldr	r2, [r3, #0]
 80153ea:	687b      	ldr	r3, [r7, #4]
 80153ec:	601a      	str	r2, [r3, #0]
 80153ee:	e003      	b.n	80153f8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80153f0:	68fb      	ldr	r3, [r7, #12]
 80153f2:	681a      	ldr	r2, [r3, #0]
 80153f4:	687b      	ldr	r3, [r7, #4]
 80153f6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80153f8:	68fa      	ldr	r2, [r7, #12]
 80153fa:	687b      	ldr	r3, [r7, #4]
 80153fc:	429a      	cmp	r2, r3
 80153fe:	d002      	beq.n	8015406 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8015400:	68fb      	ldr	r3, [r7, #12]
 8015402:	687a      	ldr	r2, [r7, #4]
 8015404:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015406:	bf00      	nop
 8015408:	3714      	adds	r7, #20
 801540a:	46bd      	mov	sp, r7
 801540c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015410:	4770      	bx	lr
 8015412:	bf00      	nop
 8015414:	20004d40 	.word	0x20004d40
 8015418:	20004d48 	.word	0x20004d48

0801541c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801541c:	b580      	push	{r7, lr}
 801541e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8015420:	2200      	movs	r2, #0
 8015422:	4912      	ldr	r1, [pc, #72]	; (801546c <MX_USB_DEVICE_Init+0x50>)
 8015424:	4812      	ldr	r0, [pc, #72]	; (8015470 <MX_USB_DEVICE_Init+0x54>)
 8015426:	f7fc f8a1 	bl	801156c <USBD_Init>
 801542a:	4603      	mov	r3, r0
 801542c:	2b00      	cmp	r3, #0
 801542e:	d001      	beq.n	8015434 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8015430:	f7ef f8f4 	bl	800461c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8015434:	490f      	ldr	r1, [pc, #60]	; (8015474 <MX_USB_DEVICE_Init+0x58>)
 8015436:	480e      	ldr	r0, [pc, #56]	; (8015470 <MX_USB_DEVICE_Init+0x54>)
 8015438:	f7fc f8ce 	bl	80115d8 <USBD_RegisterClass>
 801543c:	4603      	mov	r3, r0
 801543e:	2b00      	cmp	r3, #0
 8015440:	d001      	beq.n	8015446 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8015442:	f7ef f8eb 	bl	800461c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8015446:	490c      	ldr	r1, [pc, #48]	; (8015478 <MX_USB_DEVICE_Init+0x5c>)
 8015448:	4809      	ldr	r0, [pc, #36]	; (8015470 <MX_USB_DEVICE_Init+0x54>)
 801544a:	f7fb fff3 	bl	8011434 <USBD_CDC_RegisterInterface>
 801544e:	4603      	mov	r3, r0
 8015450:	2b00      	cmp	r3, #0
 8015452:	d001      	beq.n	8015458 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8015454:	f7ef f8e2 	bl	800461c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8015458:	4805      	ldr	r0, [pc, #20]	; (8015470 <MX_USB_DEVICE_Init+0x54>)
 801545a:	f7fc f8de 	bl	801161a <USBD_Start>
 801545e:	4603      	mov	r3, r0
 8015460:	2b00      	cmp	r3, #0
 8015462:	d001      	beq.n	8015468 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8015464:	f7ef f8da 	bl	800461c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8015468:	bf00      	nop
 801546a:	bd80      	pop	{r7, pc}
 801546c:	2000095c 	.word	0x2000095c
 8015470:	2000bc8c 	.word	0x2000bc8c
 8015474:	20000840 	.word	0x20000840
 8015478:	20000948 	.word	0x20000948

0801547c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 801547c:	b580      	push	{r7, lr}
 801547e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8015480:	2200      	movs	r2, #0
 8015482:	4905      	ldr	r1, [pc, #20]	; (8015498 <CDC_Init_FS+0x1c>)
 8015484:	4805      	ldr	r0, [pc, #20]	; (801549c <CDC_Init_FS+0x20>)
 8015486:	f7fb ffea 	bl	801145e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801548a:	4905      	ldr	r1, [pc, #20]	; (80154a0 <CDC_Init_FS+0x24>)
 801548c:	4803      	ldr	r0, [pc, #12]	; (801549c <CDC_Init_FS+0x20>)
 801548e:	f7fb ffff 	bl	8011490 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8015492:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8015494:	4618      	mov	r0, r3
 8015496:	bd80      	pop	{r7, pc}
 8015498:	2000c15c 	.word	0x2000c15c
 801549c:	2000bc8c 	.word	0x2000bc8c
 80154a0:	2000bf5c 	.word	0x2000bf5c

080154a4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80154a4:	b480      	push	{r7}
 80154a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80154a8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80154aa:	4618      	mov	r0, r3
 80154ac:	46bd      	mov	sp, r7
 80154ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154b2:	4770      	bx	lr

080154b4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80154b4:	b480      	push	{r7}
 80154b6:	b083      	sub	sp, #12
 80154b8:	af00      	add	r7, sp, #0
 80154ba:	4603      	mov	r3, r0
 80154bc:	6039      	str	r1, [r7, #0]
 80154be:	71fb      	strb	r3, [r7, #7]
 80154c0:	4613      	mov	r3, r2
 80154c2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80154c4:	79fb      	ldrb	r3, [r7, #7]
 80154c6:	2b23      	cmp	r3, #35	; 0x23
 80154c8:	f200 808c 	bhi.w	80155e4 <CDC_Control_FS+0x130>
 80154cc:	a201      	add	r2, pc, #4	; (adr r2, 80154d4 <CDC_Control_FS+0x20>)
 80154ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80154d2:	bf00      	nop
 80154d4:	080155e5 	.word	0x080155e5
 80154d8:	080155e5 	.word	0x080155e5
 80154dc:	080155e5 	.word	0x080155e5
 80154e0:	080155e5 	.word	0x080155e5
 80154e4:	080155e5 	.word	0x080155e5
 80154e8:	080155e5 	.word	0x080155e5
 80154ec:	080155e5 	.word	0x080155e5
 80154f0:	080155e5 	.word	0x080155e5
 80154f4:	080155e5 	.word	0x080155e5
 80154f8:	080155e5 	.word	0x080155e5
 80154fc:	080155e5 	.word	0x080155e5
 8015500:	080155e5 	.word	0x080155e5
 8015504:	080155e5 	.word	0x080155e5
 8015508:	080155e5 	.word	0x080155e5
 801550c:	080155e5 	.word	0x080155e5
 8015510:	080155e5 	.word	0x080155e5
 8015514:	080155e5 	.word	0x080155e5
 8015518:	080155e5 	.word	0x080155e5
 801551c:	080155e5 	.word	0x080155e5
 8015520:	080155e5 	.word	0x080155e5
 8015524:	080155e5 	.word	0x080155e5
 8015528:	080155e5 	.word	0x080155e5
 801552c:	080155e5 	.word	0x080155e5
 8015530:	080155e5 	.word	0x080155e5
 8015534:	080155e5 	.word	0x080155e5
 8015538:	080155e5 	.word	0x080155e5
 801553c:	080155e5 	.word	0x080155e5
 8015540:	080155e5 	.word	0x080155e5
 8015544:	080155e5 	.word	0x080155e5
 8015548:	080155e5 	.word	0x080155e5
 801554c:	080155e5 	.word	0x080155e5
 8015550:	080155e5 	.word	0x080155e5
 8015554:	08015565 	.word	0x08015565
 8015558:	0801559f 	.word	0x0801559f
 801555c:	080155e5 	.word	0x080155e5
 8015560:	080155e5 	.word	0x080155e5
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	TempBuf_USB[0]=pbuf[0];
 8015564:	683b      	ldr	r3, [r7, #0]
 8015566:	781a      	ldrb	r2, [r3, #0]
 8015568:	4b22      	ldr	r3, [pc, #136]	; (80155f4 <CDC_Control_FS+0x140>)
 801556a:	701a      	strb	r2, [r3, #0]
    	TempBuf_USB[1]=pbuf[1];
 801556c:	683b      	ldr	r3, [r7, #0]
 801556e:	785a      	ldrb	r2, [r3, #1]
 8015570:	4b20      	ldr	r3, [pc, #128]	; (80155f4 <CDC_Control_FS+0x140>)
 8015572:	705a      	strb	r2, [r3, #1]
    	TempBuf_USB[2]=pbuf[2];
 8015574:	683b      	ldr	r3, [r7, #0]
 8015576:	789a      	ldrb	r2, [r3, #2]
 8015578:	4b1e      	ldr	r3, [pc, #120]	; (80155f4 <CDC_Control_FS+0x140>)
 801557a:	709a      	strb	r2, [r3, #2]
    	TempBuf_USB[3]=pbuf[3];
 801557c:	683b      	ldr	r3, [r7, #0]
 801557e:	78da      	ldrb	r2, [r3, #3]
 8015580:	4b1c      	ldr	r3, [pc, #112]	; (80155f4 <CDC_Control_FS+0x140>)
 8015582:	70da      	strb	r2, [r3, #3]
    	TempBuf_USB[4]=pbuf[4];
 8015584:	683b      	ldr	r3, [r7, #0]
 8015586:	791a      	ldrb	r2, [r3, #4]
 8015588:	4b1a      	ldr	r3, [pc, #104]	; (80155f4 <CDC_Control_FS+0x140>)
 801558a:	711a      	strb	r2, [r3, #4]
    	TempBuf_USB[5]=pbuf[5];
 801558c:	683b      	ldr	r3, [r7, #0]
 801558e:	795a      	ldrb	r2, [r3, #5]
 8015590:	4b18      	ldr	r3, [pc, #96]	; (80155f4 <CDC_Control_FS+0x140>)
 8015592:	715a      	strb	r2, [r3, #5]
    	TempBuf_USB[6]=pbuf[6];
 8015594:	683b      	ldr	r3, [r7, #0]
 8015596:	799a      	ldrb	r2, [r3, #6]
 8015598:	4b16      	ldr	r3, [pc, #88]	; (80155f4 <CDC_Control_FS+0x140>)
 801559a:	719a      	strb	r2, [r3, #6]
    	break;
 801559c:	e023      	b.n	80155e6 <CDC_Control_FS+0x132>


    case CDC_GET_LINE_CODING:
        pbuf[0]=TempBuf_USB[0];
 801559e:	4b15      	ldr	r3, [pc, #84]	; (80155f4 <CDC_Control_FS+0x140>)
 80155a0:	781a      	ldrb	r2, [r3, #0]
 80155a2:	683b      	ldr	r3, [r7, #0]
 80155a4:	701a      	strb	r2, [r3, #0]
        pbuf[1]=TempBuf_USB[1];
 80155a6:	683b      	ldr	r3, [r7, #0]
 80155a8:	3301      	adds	r3, #1
 80155aa:	4a12      	ldr	r2, [pc, #72]	; (80155f4 <CDC_Control_FS+0x140>)
 80155ac:	7852      	ldrb	r2, [r2, #1]
 80155ae:	701a      	strb	r2, [r3, #0]
        pbuf[2]=TempBuf_USB[2];
 80155b0:	683b      	ldr	r3, [r7, #0]
 80155b2:	3302      	adds	r3, #2
 80155b4:	4a0f      	ldr	r2, [pc, #60]	; (80155f4 <CDC_Control_FS+0x140>)
 80155b6:	7892      	ldrb	r2, [r2, #2]
 80155b8:	701a      	strb	r2, [r3, #0]
        pbuf[3]=TempBuf_USB[3];
 80155ba:	683b      	ldr	r3, [r7, #0]
 80155bc:	3303      	adds	r3, #3
 80155be:	4a0d      	ldr	r2, [pc, #52]	; (80155f4 <CDC_Control_FS+0x140>)
 80155c0:	78d2      	ldrb	r2, [r2, #3]
 80155c2:	701a      	strb	r2, [r3, #0]
        pbuf[4]=TempBuf_USB[4];
 80155c4:	683b      	ldr	r3, [r7, #0]
 80155c6:	3304      	adds	r3, #4
 80155c8:	4a0a      	ldr	r2, [pc, #40]	; (80155f4 <CDC_Control_FS+0x140>)
 80155ca:	7912      	ldrb	r2, [r2, #4]
 80155cc:	701a      	strb	r2, [r3, #0]
        pbuf[5]=TempBuf_USB[5];
 80155ce:	683b      	ldr	r3, [r7, #0]
 80155d0:	3305      	adds	r3, #5
 80155d2:	4a08      	ldr	r2, [pc, #32]	; (80155f4 <CDC_Control_FS+0x140>)
 80155d4:	7952      	ldrb	r2, [r2, #5]
 80155d6:	701a      	strb	r2, [r3, #0]
        pbuf[6]=TempBuf_USB[6];
 80155d8:	683b      	ldr	r3, [r7, #0]
 80155da:	3306      	adds	r3, #6
 80155dc:	4a05      	ldr	r2, [pc, #20]	; (80155f4 <CDC_Control_FS+0x140>)
 80155de:	7992      	ldrb	r2, [r2, #6]
 80155e0:	701a      	strb	r2, [r3, #0]
    break;
 80155e2:	e000      	b.n	80155e6 <CDC_Control_FS+0x132>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80155e4:	bf00      	nop
  }

  return (USBD_OK);
 80155e6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80155e8:	4618      	mov	r0, r3
 80155ea:	370c      	adds	r7, #12
 80155ec:	46bd      	mov	sp, r7
 80155ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155f2:	4770      	bx	lr
 80155f4:	2000c35c 	.word	0x2000c35c

080155f8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80155f8:	b580      	push	{r7, lr}
 80155fa:	b082      	sub	sp, #8
 80155fc:	af00      	add	r7, sp, #0
 80155fe:	6078      	str	r0, [r7, #4]
 8015600:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	ringBuff_PushArray(&usb_rx_ringbuff, Buf, (uint16_t)*Len);
 8015602:	683b      	ldr	r3, [r7, #0]
 8015604:	681b      	ldr	r3, [r3, #0]
 8015606:	b29b      	uxth	r3, r3
 8015608:	461a      	mov	r2, r3
 801560a:	6879      	ldr	r1, [r7, #4]
 801560c:	4807      	ldr	r0, [pc, #28]	; (801562c <CDC_Receive_FS+0x34>)
 801560e:	f7ef f87c 	bl	800470a <ringBuff_PushArray>
//	if ( END_CHAR == Buf[*Len - 1]) {
//		osSignalSet(USB_RX_Check_Handle, 0x01);
//	}
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8015612:	6879      	ldr	r1, [r7, #4]
 8015614:	4806      	ldr	r0, [pc, #24]	; (8015630 <CDC_Receive_FS+0x38>)
 8015616:	f7fb ff3b 	bl	8011490 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801561a:	4805      	ldr	r0, [pc, #20]	; (8015630 <CDC_Receive_FS+0x38>)
 801561c:	f7fb ff7c 	bl	8011518 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8015620:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8015622:	4618      	mov	r0, r3
 8015624:	3708      	adds	r7, #8
 8015626:	46bd      	mov	sp, r7
 8015628:	bd80      	pop	{r7, pc}
 801562a:	bf00      	nop
 801562c:	20000004 	.word	0x20000004
 8015630:	2000bc8c 	.word	0x2000bc8c

08015634 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8015634:	b580      	push	{r7, lr}
 8015636:	b084      	sub	sp, #16
 8015638:	af00      	add	r7, sp, #0
 801563a:	6078      	str	r0, [r7, #4]
 801563c:	460b      	mov	r3, r1
 801563e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8015640:	2300      	movs	r3, #0
 8015642:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8015644:	4b0d      	ldr	r3, [pc, #52]	; (801567c <CDC_Transmit_FS+0x48>)
 8015646:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801564a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 801564c:	68bb      	ldr	r3, [r7, #8]
 801564e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8015652:	2b00      	cmp	r3, #0
 8015654:	d001      	beq.n	801565a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8015656:	2301      	movs	r3, #1
 8015658:	e00b      	b.n	8015672 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801565a:	887b      	ldrh	r3, [r7, #2]
 801565c:	461a      	mov	r2, r3
 801565e:	6879      	ldr	r1, [r7, #4]
 8015660:	4806      	ldr	r0, [pc, #24]	; (801567c <CDC_Transmit_FS+0x48>)
 8015662:	f7fb fefc 	bl	801145e <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8015666:	4805      	ldr	r0, [pc, #20]	; (801567c <CDC_Transmit_FS+0x48>)
 8015668:	f7fb ff26 	bl	80114b8 <USBD_CDC_TransmitPacket>
 801566c:	4603      	mov	r3, r0
 801566e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8015670:	7bfb      	ldrb	r3, [r7, #15]
}
 8015672:	4618      	mov	r0, r3
 8015674:	3710      	adds	r7, #16
 8015676:	46bd      	mov	sp, r7
 8015678:	bd80      	pop	{r7, pc}
 801567a:	bf00      	nop
 801567c:	2000bc8c 	.word	0x2000bc8c

08015680 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8015680:	b480      	push	{r7}
 8015682:	b087      	sub	sp, #28
 8015684:	af00      	add	r7, sp, #0
 8015686:	60f8      	str	r0, [r7, #12]
 8015688:	60b9      	str	r1, [r7, #8]
 801568a:	4613      	mov	r3, r2
 801568c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801568e:	2300      	movs	r3, #0
 8015690:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8015692:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8015696:	4618      	mov	r0, r3
 8015698:	371c      	adds	r7, #28
 801569a:	46bd      	mov	sp, r7
 801569c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156a0:	4770      	bx	lr
	...

080156a4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80156a4:	b480      	push	{r7}
 80156a6:	b083      	sub	sp, #12
 80156a8:	af00      	add	r7, sp, #0
 80156aa:	4603      	mov	r3, r0
 80156ac:	6039      	str	r1, [r7, #0]
 80156ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80156b0:	683b      	ldr	r3, [r7, #0]
 80156b2:	2212      	movs	r2, #18
 80156b4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80156b6:	4b03      	ldr	r3, [pc, #12]	; (80156c4 <USBD_FS_DeviceDescriptor+0x20>)
}
 80156b8:	4618      	mov	r0, r3
 80156ba:	370c      	adds	r7, #12
 80156bc:	46bd      	mov	sp, r7
 80156be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156c2:	4770      	bx	lr
 80156c4:	20000978 	.word	0x20000978

080156c8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80156c8:	b480      	push	{r7}
 80156ca:	b083      	sub	sp, #12
 80156cc:	af00      	add	r7, sp, #0
 80156ce:	4603      	mov	r3, r0
 80156d0:	6039      	str	r1, [r7, #0]
 80156d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80156d4:	683b      	ldr	r3, [r7, #0]
 80156d6:	2204      	movs	r2, #4
 80156d8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80156da:	4b03      	ldr	r3, [pc, #12]	; (80156e8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80156dc:	4618      	mov	r0, r3
 80156de:	370c      	adds	r7, #12
 80156e0:	46bd      	mov	sp, r7
 80156e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156e6:	4770      	bx	lr
 80156e8:	2000098c 	.word	0x2000098c

080156ec <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80156ec:	b580      	push	{r7, lr}
 80156ee:	b082      	sub	sp, #8
 80156f0:	af00      	add	r7, sp, #0
 80156f2:	4603      	mov	r3, r0
 80156f4:	6039      	str	r1, [r7, #0]
 80156f6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80156f8:	79fb      	ldrb	r3, [r7, #7]
 80156fa:	2b00      	cmp	r3, #0
 80156fc:	d105      	bne.n	801570a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80156fe:	683a      	ldr	r2, [r7, #0]
 8015700:	4907      	ldr	r1, [pc, #28]	; (8015720 <USBD_FS_ProductStrDescriptor+0x34>)
 8015702:	4808      	ldr	r0, [pc, #32]	; (8015724 <USBD_FS_ProductStrDescriptor+0x38>)
 8015704:	f7fc ff57 	bl	80125b6 <USBD_GetString>
 8015708:	e004      	b.n	8015714 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801570a:	683a      	ldr	r2, [r7, #0]
 801570c:	4904      	ldr	r1, [pc, #16]	; (8015720 <USBD_FS_ProductStrDescriptor+0x34>)
 801570e:	4805      	ldr	r0, [pc, #20]	; (8015724 <USBD_FS_ProductStrDescriptor+0x38>)
 8015710:	f7fc ff51 	bl	80125b6 <USBD_GetString>
  }
  return USBD_StrDesc;
 8015714:	4b02      	ldr	r3, [pc, #8]	; (8015720 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8015716:	4618      	mov	r0, r3
 8015718:	3708      	adds	r7, #8
 801571a:	46bd      	mov	sp, r7
 801571c:	bd80      	pop	{r7, pc}
 801571e:	bf00      	nop
 8015720:	2000c364 	.word	0x2000c364
 8015724:	0801b67c 	.word	0x0801b67c

08015728 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015728:	b580      	push	{r7, lr}
 801572a:	b082      	sub	sp, #8
 801572c:	af00      	add	r7, sp, #0
 801572e:	4603      	mov	r3, r0
 8015730:	6039      	str	r1, [r7, #0]
 8015732:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8015734:	683a      	ldr	r2, [r7, #0]
 8015736:	4904      	ldr	r1, [pc, #16]	; (8015748 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8015738:	4804      	ldr	r0, [pc, #16]	; (801574c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801573a:	f7fc ff3c 	bl	80125b6 <USBD_GetString>
  return USBD_StrDesc;
 801573e:	4b02      	ldr	r3, [pc, #8]	; (8015748 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8015740:	4618      	mov	r0, r3
 8015742:	3708      	adds	r7, #8
 8015744:	46bd      	mov	sp, r7
 8015746:	bd80      	pop	{r7, pc}
 8015748:	2000c364 	.word	0x2000c364
 801574c:	0801b694 	.word	0x0801b694

08015750 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015750:	b580      	push	{r7, lr}
 8015752:	b082      	sub	sp, #8
 8015754:	af00      	add	r7, sp, #0
 8015756:	4603      	mov	r3, r0
 8015758:	6039      	str	r1, [r7, #0]
 801575a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801575c:	683b      	ldr	r3, [r7, #0]
 801575e:	221a      	movs	r2, #26
 8015760:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8015762:	f000 f843 	bl	80157ec <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8015766:	4b02      	ldr	r3, [pc, #8]	; (8015770 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8015768:	4618      	mov	r0, r3
 801576a:	3708      	adds	r7, #8
 801576c:	46bd      	mov	sp, r7
 801576e:	bd80      	pop	{r7, pc}
 8015770:	20000990 	.word	0x20000990

08015774 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015774:	b580      	push	{r7, lr}
 8015776:	b082      	sub	sp, #8
 8015778:	af00      	add	r7, sp, #0
 801577a:	4603      	mov	r3, r0
 801577c:	6039      	str	r1, [r7, #0]
 801577e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8015780:	79fb      	ldrb	r3, [r7, #7]
 8015782:	2b00      	cmp	r3, #0
 8015784:	d105      	bne.n	8015792 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8015786:	683a      	ldr	r2, [r7, #0]
 8015788:	4907      	ldr	r1, [pc, #28]	; (80157a8 <USBD_FS_ConfigStrDescriptor+0x34>)
 801578a:	4808      	ldr	r0, [pc, #32]	; (80157ac <USBD_FS_ConfigStrDescriptor+0x38>)
 801578c:	f7fc ff13 	bl	80125b6 <USBD_GetString>
 8015790:	e004      	b.n	801579c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8015792:	683a      	ldr	r2, [r7, #0]
 8015794:	4904      	ldr	r1, [pc, #16]	; (80157a8 <USBD_FS_ConfigStrDescriptor+0x34>)
 8015796:	4805      	ldr	r0, [pc, #20]	; (80157ac <USBD_FS_ConfigStrDescriptor+0x38>)
 8015798:	f7fc ff0d 	bl	80125b6 <USBD_GetString>
  }
  return USBD_StrDesc;
 801579c:	4b02      	ldr	r3, [pc, #8]	; (80157a8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801579e:	4618      	mov	r0, r3
 80157a0:	3708      	adds	r7, #8
 80157a2:	46bd      	mov	sp, r7
 80157a4:	bd80      	pop	{r7, pc}
 80157a6:	bf00      	nop
 80157a8:	2000c364 	.word	0x2000c364
 80157ac:	0801b6a8 	.word	0x0801b6a8

080157b0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80157b0:	b580      	push	{r7, lr}
 80157b2:	b082      	sub	sp, #8
 80157b4:	af00      	add	r7, sp, #0
 80157b6:	4603      	mov	r3, r0
 80157b8:	6039      	str	r1, [r7, #0]
 80157ba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80157bc:	79fb      	ldrb	r3, [r7, #7]
 80157be:	2b00      	cmp	r3, #0
 80157c0:	d105      	bne.n	80157ce <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80157c2:	683a      	ldr	r2, [r7, #0]
 80157c4:	4907      	ldr	r1, [pc, #28]	; (80157e4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80157c6:	4808      	ldr	r0, [pc, #32]	; (80157e8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80157c8:	f7fc fef5 	bl	80125b6 <USBD_GetString>
 80157cc:	e004      	b.n	80157d8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80157ce:	683a      	ldr	r2, [r7, #0]
 80157d0:	4904      	ldr	r1, [pc, #16]	; (80157e4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80157d2:	4805      	ldr	r0, [pc, #20]	; (80157e8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80157d4:	f7fc feef 	bl	80125b6 <USBD_GetString>
  }
  return USBD_StrDesc;
 80157d8:	4b02      	ldr	r3, [pc, #8]	; (80157e4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80157da:	4618      	mov	r0, r3
 80157dc:	3708      	adds	r7, #8
 80157de:	46bd      	mov	sp, r7
 80157e0:	bd80      	pop	{r7, pc}
 80157e2:	bf00      	nop
 80157e4:	2000c364 	.word	0x2000c364
 80157e8:	0801b6b4 	.word	0x0801b6b4

080157ec <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80157ec:	b580      	push	{r7, lr}
 80157ee:	b084      	sub	sp, #16
 80157f0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80157f2:	4b0f      	ldr	r3, [pc, #60]	; (8015830 <Get_SerialNum+0x44>)
 80157f4:	681b      	ldr	r3, [r3, #0]
 80157f6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80157f8:	4b0e      	ldr	r3, [pc, #56]	; (8015834 <Get_SerialNum+0x48>)
 80157fa:	681b      	ldr	r3, [r3, #0]
 80157fc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80157fe:	4b0e      	ldr	r3, [pc, #56]	; (8015838 <Get_SerialNum+0x4c>)
 8015800:	681b      	ldr	r3, [r3, #0]
 8015802:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8015804:	68fa      	ldr	r2, [r7, #12]
 8015806:	687b      	ldr	r3, [r7, #4]
 8015808:	4413      	add	r3, r2
 801580a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801580c:	68fb      	ldr	r3, [r7, #12]
 801580e:	2b00      	cmp	r3, #0
 8015810:	d009      	beq.n	8015826 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8015812:	2208      	movs	r2, #8
 8015814:	4909      	ldr	r1, [pc, #36]	; (801583c <Get_SerialNum+0x50>)
 8015816:	68f8      	ldr	r0, [r7, #12]
 8015818:	f000 f814 	bl	8015844 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801581c:	2204      	movs	r2, #4
 801581e:	4908      	ldr	r1, [pc, #32]	; (8015840 <Get_SerialNum+0x54>)
 8015820:	68b8      	ldr	r0, [r7, #8]
 8015822:	f000 f80f 	bl	8015844 <IntToUnicode>
  }
}
 8015826:	bf00      	nop
 8015828:	3710      	adds	r7, #16
 801582a:	46bd      	mov	sp, r7
 801582c:	bd80      	pop	{r7, pc}
 801582e:	bf00      	nop
 8015830:	1fff7a10 	.word	0x1fff7a10
 8015834:	1fff7a14 	.word	0x1fff7a14
 8015838:	1fff7a18 	.word	0x1fff7a18
 801583c:	20000992 	.word	0x20000992
 8015840:	200009a2 	.word	0x200009a2

08015844 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8015844:	b480      	push	{r7}
 8015846:	b087      	sub	sp, #28
 8015848:	af00      	add	r7, sp, #0
 801584a:	60f8      	str	r0, [r7, #12]
 801584c:	60b9      	str	r1, [r7, #8]
 801584e:	4613      	mov	r3, r2
 8015850:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8015852:	2300      	movs	r3, #0
 8015854:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8015856:	2300      	movs	r3, #0
 8015858:	75fb      	strb	r3, [r7, #23]
 801585a:	e027      	b.n	80158ac <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801585c:	68fb      	ldr	r3, [r7, #12]
 801585e:	0f1b      	lsrs	r3, r3, #28
 8015860:	2b09      	cmp	r3, #9
 8015862:	d80b      	bhi.n	801587c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8015864:	68fb      	ldr	r3, [r7, #12]
 8015866:	0f1b      	lsrs	r3, r3, #28
 8015868:	b2da      	uxtb	r2, r3
 801586a:	7dfb      	ldrb	r3, [r7, #23]
 801586c:	005b      	lsls	r3, r3, #1
 801586e:	4619      	mov	r1, r3
 8015870:	68bb      	ldr	r3, [r7, #8]
 8015872:	440b      	add	r3, r1
 8015874:	3230      	adds	r2, #48	; 0x30
 8015876:	b2d2      	uxtb	r2, r2
 8015878:	701a      	strb	r2, [r3, #0]
 801587a:	e00a      	b.n	8015892 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801587c:	68fb      	ldr	r3, [r7, #12]
 801587e:	0f1b      	lsrs	r3, r3, #28
 8015880:	b2da      	uxtb	r2, r3
 8015882:	7dfb      	ldrb	r3, [r7, #23]
 8015884:	005b      	lsls	r3, r3, #1
 8015886:	4619      	mov	r1, r3
 8015888:	68bb      	ldr	r3, [r7, #8]
 801588a:	440b      	add	r3, r1
 801588c:	3237      	adds	r2, #55	; 0x37
 801588e:	b2d2      	uxtb	r2, r2
 8015890:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8015892:	68fb      	ldr	r3, [r7, #12]
 8015894:	011b      	lsls	r3, r3, #4
 8015896:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8015898:	7dfb      	ldrb	r3, [r7, #23]
 801589a:	005b      	lsls	r3, r3, #1
 801589c:	3301      	adds	r3, #1
 801589e:	68ba      	ldr	r2, [r7, #8]
 80158a0:	4413      	add	r3, r2
 80158a2:	2200      	movs	r2, #0
 80158a4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80158a6:	7dfb      	ldrb	r3, [r7, #23]
 80158a8:	3301      	adds	r3, #1
 80158aa:	75fb      	strb	r3, [r7, #23]
 80158ac:	7dfa      	ldrb	r2, [r7, #23]
 80158ae:	79fb      	ldrb	r3, [r7, #7]
 80158b0:	429a      	cmp	r2, r3
 80158b2:	d3d3      	bcc.n	801585c <IntToUnicode+0x18>
  }
}
 80158b4:	bf00      	nop
 80158b6:	371c      	adds	r7, #28
 80158b8:	46bd      	mov	sp, r7
 80158ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80158be:	4770      	bx	lr

080158c0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80158c0:	b580      	push	{r7, lr}
 80158c2:	b08a      	sub	sp, #40	; 0x28
 80158c4:	af00      	add	r7, sp, #0
 80158c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80158c8:	f107 0314 	add.w	r3, r7, #20
 80158cc:	2200      	movs	r2, #0
 80158ce:	601a      	str	r2, [r3, #0]
 80158d0:	605a      	str	r2, [r3, #4]
 80158d2:	609a      	str	r2, [r3, #8]
 80158d4:	60da      	str	r2, [r3, #12]
 80158d6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80158d8:	687b      	ldr	r3, [r7, #4]
 80158da:	681b      	ldr	r3, [r3, #0]
 80158dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80158e0:	d13a      	bne.n	8015958 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80158e2:	2300      	movs	r3, #0
 80158e4:	613b      	str	r3, [r7, #16]
 80158e6:	4b1e      	ldr	r3, [pc, #120]	; (8015960 <HAL_PCD_MspInit+0xa0>)
 80158e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80158ea:	4a1d      	ldr	r2, [pc, #116]	; (8015960 <HAL_PCD_MspInit+0xa0>)
 80158ec:	f043 0301 	orr.w	r3, r3, #1
 80158f0:	6313      	str	r3, [r2, #48]	; 0x30
 80158f2:	4b1b      	ldr	r3, [pc, #108]	; (8015960 <HAL_PCD_MspInit+0xa0>)
 80158f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80158f6:	f003 0301 	and.w	r3, r3, #1
 80158fa:	613b      	str	r3, [r7, #16]
 80158fc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80158fe:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8015902:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015904:	2302      	movs	r3, #2
 8015906:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015908:	2300      	movs	r3, #0
 801590a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801590c:	2303      	movs	r3, #3
 801590e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8015910:	230a      	movs	r3, #10
 8015912:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8015914:	f107 0314 	add.w	r3, r7, #20
 8015918:	4619      	mov	r1, r3
 801591a:	4812      	ldr	r0, [pc, #72]	; (8015964 <HAL_PCD_MspInit+0xa4>)
 801591c:	f7f6 fbd8 	bl	800c0d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8015920:	4b0f      	ldr	r3, [pc, #60]	; (8015960 <HAL_PCD_MspInit+0xa0>)
 8015922:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015924:	4a0e      	ldr	r2, [pc, #56]	; (8015960 <HAL_PCD_MspInit+0xa0>)
 8015926:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801592a:	6353      	str	r3, [r2, #52]	; 0x34
 801592c:	2300      	movs	r3, #0
 801592e:	60fb      	str	r3, [r7, #12]
 8015930:	4b0b      	ldr	r3, [pc, #44]	; (8015960 <HAL_PCD_MspInit+0xa0>)
 8015932:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015934:	4a0a      	ldr	r2, [pc, #40]	; (8015960 <HAL_PCD_MspInit+0xa0>)
 8015936:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 801593a:	6453      	str	r3, [r2, #68]	; 0x44
 801593c:	4b08      	ldr	r3, [pc, #32]	; (8015960 <HAL_PCD_MspInit+0xa0>)
 801593e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015940:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8015944:	60fb      	str	r3, [r7, #12]
 8015946:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8015948:	2200      	movs	r2, #0
 801594a:	2105      	movs	r1, #5
 801594c:	2043      	movs	r0, #67	; 0x43
 801594e:	f7f5 fff7 	bl	800b940 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8015952:	2043      	movs	r0, #67	; 0x43
 8015954:	f7f6 f810 	bl	800b978 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8015958:	bf00      	nop
 801595a:	3728      	adds	r7, #40	; 0x28
 801595c:	46bd      	mov	sp, r7
 801595e:	bd80      	pop	{r7, pc}
 8015960:	40023800 	.word	0x40023800
 8015964:	40020000 	.word	0x40020000

08015968 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015968:	b580      	push	{r7, lr}
 801596a:	b082      	sub	sp, #8
 801596c:	af00      	add	r7, sp, #0
 801596e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8015970:	687b      	ldr	r3, [r7, #4]
 8015972:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8015976:	687b      	ldr	r3, [r7, #4]
 8015978:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 801597c:	4619      	mov	r1, r3
 801597e:	4610      	mov	r0, r2
 8015980:	f7fb fe96 	bl	80116b0 <USBD_LL_SetupStage>
}
 8015984:	bf00      	nop
 8015986:	3708      	adds	r7, #8
 8015988:	46bd      	mov	sp, r7
 801598a:	bd80      	pop	{r7, pc}

0801598c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801598c:	b580      	push	{r7, lr}
 801598e:	b082      	sub	sp, #8
 8015990:	af00      	add	r7, sp, #0
 8015992:	6078      	str	r0, [r7, #4]
 8015994:	460b      	mov	r3, r1
 8015996:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8015998:	687b      	ldr	r3, [r7, #4]
 801599a:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 801599e:	78fa      	ldrb	r2, [r7, #3]
 80159a0:	6879      	ldr	r1, [r7, #4]
 80159a2:	4613      	mov	r3, r2
 80159a4:	00db      	lsls	r3, r3, #3
 80159a6:	1a9b      	subs	r3, r3, r2
 80159a8:	009b      	lsls	r3, r3, #2
 80159aa:	440b      	add	r3, r1
 80159ac:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80159b0:	681a      	ldr	r2, [r3, #0]
 80159b2:	78fb      	ldrb	r3, [r7, #3]
 80159b4:	4619      	mov	r1, r3
 80159b6:	f7fb fece 	bl	8011756 <USBD_LL_DataOutStage>
}
 80159ba:	bf00      	nop
 80159bc:	3708      	adds	r7, #8
 80159be:	46bd      	mov	sp, r7
 80159c0:	bd80      	pop	{r7, pc}

080159c2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80159c2:	b580      	push	{r7, lr}
 80159c4:	b082      	sub	sp, #8
 80159c6:	af00      	add	r7, sp, #0
 80159c8:	6078      	str	r0, [r7, #4]
 80159ca:	460b      	mov	r3, r1
 80159cc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80159ce:	687b      	ldr	r3, [r7, #4]
 80159d0:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 80159d4:	78fa      	ldrb	r2, [r7, #3]
 80159d6:	6879      	ldr	r1, [r7, #4]
 80159d8:	4613      	mov	r3, r2
 80159da:	00db      	lsls	r3, r3, #3
 80159dc:	1a9b      	subs	r3, r3, r2
 80159de:	009b      	lsls	r3, r3, #2
 80159e0:	440b      	add	r3, r1
 80159e2:	3348      	adds	r3, #72	; 0x48
 80159e4:	681a      	ldr	r2, [r3, #0]
 80159e6:	78fb      	ldrb	r3, [r7, #3]
 80159e8:	4619      	mov	r1, r3
 80159ea:	f7fb ff17 	bl	801181c <USBD_LL_DataInStage>
}
 80159ee:	bf00      	nop
 80159f0:	3708      	adds	r7, #8
 80159f2:	46bd      	mov	sp, r7
 80159f4:	bd80      	pop	{r7, pc}

080159f6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80159f6:	b580      	push	{r7, lr}
 80159f8:	b082      	sub	sp, #8
 80159fa:	af00      	add	r7, sp, #0
 80159fc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80159fe:	687b      	ldr	r3, [r7, #4]
 8015a00:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8015a04:	4618      	mov	r0, r3
 8015a06:	f7fc f81b 	bl	8011a40 <USBD_LL_SOF>
}
 8015a0a:	bf00      	nop
 8015a0c:	3708      	adds	r7, #8
 8015a0e:	46bd      	mov	sp, r7
 8015a10:	bd80      	pop	{r7, pc}

08015a12 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015a12:	b580      	push	{r7, lr}
 8015a14:	b084      	sub	sp, #16
 8015a16:	af00      	add	r7, sp, #0
 8015a18:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8015a1a:	2301      	movs	r3, #1
 8015a1c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8015a1e:	687b      	ldr	r3, [r7, #4]
 8015a20:	68db      	ldr	r3, [r3, #12]
 8015a22:	2b00      	cmp	r3, #0
 8015a24:	d102      	bne.n	8015a2c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8015a26:	2300      	movs	r3, #0
 8015a28:	73fb      	strb	r3, [r7, #15]
 8015a2a:	e008      	b.n	8015a3e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8015a2c:	687b      	ldr	r3, [r7, #4]
 8015a2e:	68db      	ldr	r3, [r3, #12]
 8015a30:	2b02      	cmp	r3, #2
 8015a32:	d102      	bne.n	8015a3a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8015a34:	2301      	movs	r3, #1
 8015a36:	73fb      	strb	r3, [r7, #15]
 8015a38:	e001      	b.n	8015a3e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8015a3a:	f7ee fdef 	bl	800461c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8015a3e:	687b      	ldr	r3, [r7, #4]
 8015a40:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8015a44:	7bfa      	ldrb	r2, [r7, #15]
 8015a46:	4611      	mov	r1, r2
 8015a48:	4618      	mov	r0, r3
 8015a4a:	f7fb ffbe 	bl	80119ca <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8015a4e:	687b      	ldr	r3, [r7, #4]
 8015a50:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8015a54:	4618      	mov	r0, r3
 8015a56:	f7fb ff77 	bl	8011948 <USBD_LL_Reset>
}
 8015a5a:	bf00      	nop
 8015a5c:	3710      	adds	r7, #16
 8015a5e:	46bd      	mov	sp, r7
 8015a60:	bd80      	pop	{r7, pc}
	...

08015a64 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015a64:	b580      	push	{r7, lr}
 8015a66:	b082      	sub	sp, #8
 8015a68:	af00      	add	r7, sp, #0
 8015a6a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8015a6c:	687b      	ldr	r3, [r7, #4]
 8015a6e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8015a72:	4618      	mov	r0, r3
 8015a74:	f7fb ffb9 	bl	80119ea <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8015a78:	687b      	ldr	r3, [r7, #4]
 8015a7a:	681b      	ldr	r3, [r3, #0]
 8015a7c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8015a80:	681b      	ldr	r3, [r3, #0]
 8015a82:	687a      	ldr	r2, [r7, #4]
 8015a84:	6812      	ldr	r2, [r2, #0]
 8015a86:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8015a8a:	f043 0301 	orr.w	r3, r3, #1
 8015a8e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8015a90:	687b      	ldr	r3, [r7, #4]
 8015a92:	6a1b      	ldr	r3, [r3, #32]
 8015a94:	2b00      	cmp	r3, #0
 8015a96:	d005      	beq.n	8015aa4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8015a98:	4b04      	ldr	r3, [pc, #16]	; (8015aac <HAL_PCD_SuspendCallback+0x48>)
 8015a9a:	691b      	ldr	r3, [r3, #16]
 8015a9c:	4a03      	ldr	r2, [pc, #12]	; (8015aac <HAL_PCD_SuspendCallback+0x48>)
 8015a9e:	f043 0306 	orr.w	r3, r3, #6
 8015aa2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8015aa4:	bf00      	nop
 8015aa6:	3708      	adds	r7, #8
 8015aa8:	46bd      	mov	sp, r7
 8015aaa:	bd80      	pop	{r7, pc}
 8015aac:	e000ed00 	.word	0xe000ed00

08015ab0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015ab0:	b580      	push	{r7, lr}
 8015ab2:	b082      	sub	sp, #8
 8015ab4:	af00      	add	r7, sp, #0
 8015ab6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8015ab8:	687b      	ldr	r3, [r7, #4]
 8015aba:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8015abe:	4618      	mov	r0, r3
 8015ac0:	f7fb ffa8 	bl	8011a14 <USBD_LL_Resume>
}
 8015ac4:	bf00      	nop
 8015ac6:	3708      	adds	r7, #8
 8015ac8:	46bd      	mov	sp, r7
 8015aca:	bd80      	pop	{r7, pc}

08015acc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015acc:	b580      	push	{r7, lr}
 8015ace:	b082      	sub	sp, #8
 8015ad0:	af00      	add	r7, sp, #0
 8015ad2:	6078      	str	r0, [r7, #4]
 8015ad4:	460b      	mov	r3, r1
 8015ad6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8015ad8:	687b      	ldr	r3, [r7, #4]
 8015ada:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8015ade:	78fa      	ldrb	r2, [r7, #3]
 8015ae0:	4611      	mov	r1, r2
 8015ae2:	4618      	mov	r0, r3
 8015ae4:	f7fb ffd3 	bl	8011a8e <USBD_LL_IsoOUTIncomplete>
}
 8015ae8:	bf00      	nop
 8015aea:	3708      	adds	r7, #8
 8015aec:	46bd      	mov	sp, r7
 8015aee:	bd80      	pop	{r7, pc}

08015af0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015af0:	b580      	push	{r7, lr}
 8015af2:	b082      	sub	sp, #8
 8015af4:	af00      	add	r7, sp, #0
 8015af6:	6078      	str	r0, [r7, #4]
 8015af8:	460b      	mov	r3, r1
 8015afa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8015afc:	687b      	ldr	r3, [r7, #4]
 8015afe:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8015b02:	78fa      	ldrb	r2, [r7, #3]
 8015b04:	4611      	mov	r1, r2
 8015b06:	4618      	mov	r0, r3
 8015b08:	f7fb ffb4 	bl	8011a74 <USBD_LL_IsoINIncomplete>
}
 8015b0c:	bf00      	nop
 8015b0e:	3708      	adds	r7, #8
 8015b10:	46bd      	mov	sp, r7
 8015b12:	bd80      	pop	{r7, pc}

08015b14 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015b14:	b580      	push	{r7, lr}
 8015b16:	b082      	sub	sp, #8
 8015b18:	af00      	add	r7, sp, #0
 8015b1a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8015b1c:	687b      	ldr	r3, [r7, #4]
 8015b1e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8015b22:	4618      	mov	r0, r3
 8015b24:	f7fb ffc0 	bl	8011aa8 <USBD_LL_DevConnected>
}
 8015b28:	bf00      	nop
 8015b2a:	3708      	adds	r7, #8
 8015b2c:	46bd      	mov	sp, r7
 8015b2e:	bd80      	pop	{r7, pc}

08015b30 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015b30:	b580      	push	{r7, lr}
 8015b32:	b082      	sub	sp, #8
 8015b34:	af00      	add	r7, sp, #0
 8015b36:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8015b38:	687b      	ldr	r3, [r7, #4]
 8015b3a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8015b3e:	4618      	mov	r0, r3
 8015b40:	f7fb ffbd 	bl	8011abe <USBD_LL_DevDisconnected>
}
 8015b44:	bf00      	nop
 8015b46:	3708      	adds	r7, #8
 8015b48:	46bd      	mov	sp, r7
 8015b4a:	bd80      	pop	{r7, pc}

08015b4c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8015b4c:	b580      	push	{r7, lr}
 8015b4e:	b082      	sub	sp, #8
 8015b50:	af00      	add	r7, sp, #0
 8015b52:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8015b54:	687b      	ldr	r3, [r7, #4]
 8015b56:	781b      	ldrb	r3, [r3, #0]
 8015b58:	2b00      	cmp	r3, #0
 8015b5a:	d13c      	bne.n	8015bd6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8015b5c:	4a20      	ldr	r2, [pc, #128]	; (8015be0 <USBD_LL_Init+0x94>)
 8015b5e:	687b      	ldr	r3, [r7, #4]
 8015b60:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8015b64:	687b      	ldr	r3, [r7, #4]
 8015b66:	4a1e      	ldr	r2, [pc, #120]	; (8015be0 <USBD_LL_Init+0x94>)
 8015b68:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8015b6c:	4b1c      	ldr	r3, [pc, #112]	; (8015be0 <USBD_LL_Init+0x94>)
 8015b6e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8015b72:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8015b74:	4b1a      	ldr	r3, [pc, #104]	; (8015be0 <USBD_LL_Init+0x94>)
 8015b76:	2204      	movs	r2, #4
 8015b78:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8015b7a:	4b19      	ldr	r3, [pc, #100]	; (8015be0 <USBD_LL_Init+0x94>)
 8015b7c:	2202      	movs	r2, #2
 8015b7e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8015b80:	4b17      	ldr	r3, [pc, #92]	; (8015be0 <USBD_LL_Init+0x94>)
 8015b82:	2200      	movs	r2, #0
 8015b84:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8015b86:	4b16      	ldr	r3, [pc, #88]	; (8015be0 <USBD_LL_Init+0x94>)
 8015b88:	2202      	movs	r2, #2
 8015b8a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8015b8c:	4b14      	ldr	r3, [pc, #80]	; (8015be0 <USBD_LL_Init+0x94>)
 8015b8e:	2200      	movs	r2, #0
 8015b90:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8015b92:	4b13      	ldr	r3, [pc, #76]	; (8015be0 <USBD_LL_Init+0x94>)
 8015b94:	2200      	movs	r2, #0
 8015b96:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8015b98:	4b11      	ldr	r3, [pc, #68]	; (8015be0 <USBD_LL_Init+0x94>)
 8015b9a:	2200      	movs	r2, #0
 8015b9c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8015b9e:	4b10      	ldr	r3, [pc, #64]	; (8015be0 <USBD_LL_Init+0x94>)
 8015ba0:	2200      	movs	r2, #0
 8015ba2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8015ba4:	4b0e      	ldr	r3, [pc, #56]	; (8015be0 <USBD_LL_Init+0x94>)
 8015ba6:	2200      	movs	r2, #0
 8015ba8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8015baa:	480d      	ldr	r0, [pc, #52]	; (8015be0 <USBD_LL_Init+0x94>)
 8015bac:	f7f6 fc9a 	bl	800c4e4 <HAL_PCD_Init>
 8015bb0:	4603      	mov	r3, r0
 8015bb2:	2b00      	cmp	r3, #0
 8015bb4:	d001      	beq.n	8015bba <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8015bb6:	f7ee fd31 	bl	800461c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8015bba:	2180      	movs	r1, #128	; 0x80
 8015bbc:	4808      	ldr	r0, [pc, #32]	; (8015be0 <USBD_LL_Init+0x94>)
 8015bbe:	f7f7 fdf8 	bl	800d7b2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8015bc2:	2240      	movs	r2, #64	; 0x40
 8015bc4:	2100      	movs	r1, #0
 8015bc6:	4806      	ldr	r0, [pc, #24]	; (8015be0 <USBD_LL_Init+0x94>)
 8015bc8:	f7f7 fdac 	bl	800d724 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8015bcc:	2280      	movs	r2, #128	; 0x80
 8015bce:	2101      	movs	r1, #1
 8015bd0:	4803      	ldr	r0, [pc, #12]	; (8015be0 <USBD_LL_Init+0x94>)
 8015bd2:	f7f7 fda7 	bl	800d724 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8015bd6:	2300      	movs	r3, #0
}
 8015bd8:	4618      	mov	r0, r3
 8015bda:	3708      	adds	r7, #8
 8015bdc:	46bd      	mov	sp, r7
 8015bde:	bd80      	pop	{r7, pc}
 8015be0:	2000c564 	.word	0x2000c564

08015be4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8015be4:	b580      	push	{r7, lr}
 8015be6:	b084      	sub	sp, #16
 8015be8:	af00      	add	r7, sp, #0
 8015bea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015bec:	2300      	movs	r3, #0
 8015bee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015bf0:	2300      	movs	r3, #0
 8015bf2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8015bf4:	687b      	ldr	r3, [r7, #4]
 8015bf6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8015bfa:	4618      	mov	r0, r3
 8015bfc:	f7f6 fd8f 	bl	800c71e <HAL_PCD_Start>
 8015c00:	4603      	mov	r3, r0
 8015c02:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015c04:	7bfb      	ldrb	r3, [r7, #15]
 8015c06:	4618      	mov	r0, r3
 8015c08:	f000 f92a 	bl	8015e60 <USBD_Get_USB_Status>
 8015c0c:	4603      	mov	r3, r0
 8015c0e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015c10:	7bbb      	ldrb	r3, [r7, #14]
}
 8015c12:	4618      	mov	r0, r3
 8015c14:	3710      	adds	r7, #16
 8015c16:	46bd      	mov	sp, r7
 8015c18:	bd80      	pop	{r7, pc}

08015c1a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8015c1a:	b580      	push	{r7, lr}
 8015c1c:	b084      	sub	sp, #16
 8015c1e:	af00      	add	r7, sp, #0
 8015c20:	6078      	str	r0, [r7, #4]
 8015c22:	4608      	mov	r0, r1
 8015c24:	4611      	mov	r1, r2
 8015c26:	461a      	mov	r2, r3
 8015c28:	4603      	mov	r3, r0
 8015c2a:	70fb      	strb	r3, [r7, #3]
 8015c2c:	460b      	mov	r3, r1
 8015c2e:	70bb      	strb	r3, [r7, #2]
 8015c30:	4613      	mov	r3, r2
 8015c32:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015c34:	2300      	movs	r3, #0
 8015c36:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015c38:	2300      	movs	r3, #0
 8015c3a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8015c3c:	687b      	ldr	r3, [r7, #4]
 8015c3e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8015c42:	78bb      	ldrb	r3, [r7, #2]
 8015c44:	883a      	ldrh	r2, [r7, #0]
 8015c46:	78f9      	ldrb	r1, [r7, #3]
 8015c48:	f7f7 f973 	bl	800cf32 <HAL_PCD_EP_Open>
 8015c4c:	4603      	mov	r3, r0
 8015c4e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015c50:	7bfb      	ldrb	r3, [r7, #15]
 8015c52:	4618      	mov	r0, r3
 8015c54:	f000 f904 	bl	8015e60 <USBD_Get_USB_Status>
 8015c58:	4603      	mov	r3, r0
 8015c5a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015c5c:	7bbb      	ldrb	r3, [r7, #14]
}
 8015c5e:	4618      	mov	r0, r3
 8015c60:	3710      	adds	r7, #16
 8015c62:	46bd      	mov	sp, r7
 8015c64:	bd80      	pop	{r7, pc}

08015c66 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015c66:	b580      	push	{r7, lr}
 8015c68:	b084      	sub	sp, #16
 8015c6a:	af00      	add	r7, sp, #0
 8015c6c:	6078      	str	r0, [r7, #4]
 8015c6e:	460b      	mov	r3, r1
 8015c70:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015c72:	2300      	movs	r3, #0
 8015c74:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015c76:	2300      	movs	r3, #0
 8015c78:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8015c7a:	687b      	ldr	r3, [r7, #4]
 8015c7c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8015c80:	78fa      	ldrb	r2, [r7, #3]
 8015c82:	4611      	mov	r1, r2
 8015c84:	4618      	mov	r0, r3
 8015c86:	f7f7 f9bc 	bl	800d002 <HAL_PCD_EP_Close>
 8015c8a:	4603      	mov	r3, r0
 8015c8c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015c8e:	7bfb      	ldrb	r3, [r7, #15]
 8015c90:	4618      	mov	r0, r3
 8015c92:	f000 f8e5 	bl	8015e60 <USBD_Get_USB_Status>
 8015c96:	4603      	mov	r3, r0
 8015c98:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015c9a:	7bbb      	ldrb	r3, [r7, #14]
}
 8015c9c:	4618      	mov	r0, r3
 8015c9e:	3710      	adds	r7, #16
 8015ca0:	46bd      	mov	sp, r7
 8015ca2:	bd80      	pop	{r7, pc}

08015ca4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015ca4:	b580      	push	{r7, lr}
 8015ca6:	b084      	sub	sp, #16
 8015ca8:	af00      	add	r7, sp, #0
 8015caa:	6078      	str	r0, [r7, #4]
 8015cac:	460b      	mov	r3, r1
 8015cae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015cb0:	2300      	movs	r3, #0
 8015cb2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015cb4:	2300      	movs	r3, #0
 8015cb6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8015cb8:	687b      	ldr	r3, [r7, #4]
 8015cba:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8015cbe:	78fa      	ldrb	r2, [r7, #3]
 8015cc0:	4611      	mov	r1, r2
 8015cc2:	4618      	mov	r0, r3
 8015cc4:	f7f7 fa94 	bl	800d1f0 <HAL_PCD_EP_SetStall>
 8015cc8:	4603      	mov	r3, r0
 8015cca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015ccc:	7bfb      	ldrb	r3, [r7, #15]
 8015cce:	4618      	mov	r0, r3
 8015cd0:	f000 f8c6 	bl	8015e60 <USBD_Get_USB_Status>
 8015cd4:	4603      	mov	r3, r0
 8015cd6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015cd8:	7bbb      	ldrb	r3, [r7, #14]
}
 8015cda:	4618      	mov	r0, r3
 8015cdc:	3710      	adds	r7, #16
 8015cde:	46bd      	mov	sp, r7
 8015ce0:	bd80      	pop	{r7, pc}

08015ce2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015ce2:	b580      	push	{r7, lr}
 8015ce4:	b084      	sub	sp, #16
 8015ce6:	af00      	add	r7, sp, #0
 8015ce8:	6078      	str	r0, [r7, #4]
 8015cea:	460b      	mov	r3, r1
 8015cec:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015cee:	2300      	movs	r3, #0
 8015cf0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015cf2:	2300      	movs	r3, #0
 8015cf4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8015cf6:	687b      	ldr	r3, [r7, #4]
 8015cf8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8015cfc:	78fa      	ldrb	r2, [r7, #3]
 8015cfe:	4611      	mov	r1, r2
 8015d00:	4618      	mov	r0, r3
 8015d02:	f7f7 fad9 	bl	800d2b8 <HAL_PCD_EP_ClrStall>
 8015d06:	4603      	mov	r3, r0
 8015d08:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015d0a:	7bfb      	ldrb	r3, [r7, #15]
 8015d0c:	4618      	mov	r0, r3
 8015d0e:	f000 f8a7 	bl	8015e60 <USBD_Get_USB_Status>
 8015d12:	4603      	mov	r3, r0
 8015d14:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015d16:	7bbb      	ldrb	r3, [r7, #14]
}
 8015d18:	4618      	mov	r0, r3
 8015d1a:	3710      	adds	r7, #16
 8015d1c:	46bd      	mov	sp, r7
 8015d1e:	bd80      	pop	{r7, pc}

08015d20 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015d20:	b480      	push	{r7}
 8015d22:	b085      	sub	sp, #20
 8015d24:	af00      	add	r7, sp, #0
 8015d26:	6078      	str	r0, [r7, #4]
 8015d28:	460b      	mov	r3, r1
 8015d2a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8015d2c:	687b      	ldr	r3, [r7, #4]
 8015d2e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8015d32:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8015d34:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8015d38:	2b00      	cmp	r3, #0
 8015d3a:	da0b      	bge.n	8015d54 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8015d3c:	78fb      	ldrb	r3, [r7, #3]
 8015d3e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8015d42:	68f9      	ldr	r1, [r7, #12]
 8015d44:	4613      	mov	r3, r2
 8015d46:	00db      	lsls	r3, r3, #3
 8015d48:	1a9b      	subs	r3, r3, r2
 8015d4a:	009b      	lsls	r3, r3, #2
 8015d4c:	440b      	add	r3, r1
 8015d4e:	333e      	adds	r3, #62	; 0x3e
 8015d50:	781b      	ldrb	r3, [r3, #0]
 8015d52:	e00b      	b.n	8015d6c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8015d54:	78fb      	ldrb	r3, [r7, #3]
 8015d56:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8015d5a:	68f9      	ldr	r1, [r7, #12]
 8015d5c:	4613      	mov	r3, r2
 8015d5e:	00db      	lsls	r3, r3, #3
 8015d60:	1a9b      	subs	r3, r3, r2
 8015d62:	009b      	lsls	r3, r3, #2
 8015d64:	440b      	add	r3, r1
 8015d66:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8015d6a:	781b      	ldrb	r3, [r3, #0]
  }
}
 8015d6c:	4618      	mov	r0, r3
 8015d6e:	3714      	adds	r7, #20
 8015d70:	46bd      	mov	sp, r7
 8015d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d76:	4770      	bx	lr

08015d78 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8015d78:	b580      	push	{r7, lr}
 8015d7a:	b084      	sub	sp, #16
 8015d7c:	af00      	add	r7, sp, #0
 8015d7e:	6078      	str	r0, [r7, #4]
 8015d80:	460b      	mov	r3, r1
 8015d82:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015d84:	2300      	movs	r3, #0
 8015d86:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015d88:	2300      	movs	r3, #0
 8015d8a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8015d8c:	687b      	ldr	r3, [r7, #4]
 8015d8e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8015d92:	78fa      	ldrb	r2, [r7, #3]
 8015d94:	4611      	mov	r1, r2
 8015d96:	4618      	mov	r0, r3
 8015d98:	f7f7 f8a6 	bl	800cee8 <HAL_PCD_SetAddress>
 8015d9c:	4603      	mov	r3, r0
 8015d9e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015da0:	7bfb      	ldrb	r3, [r7, #15]
 8015da2:	4618      	mov	r0, r3
 8015da4:	f000 f85c 	bl	8015e60 <USBD_Get_USB_Status>
 8015da8:	4603      	mov	r3, r0
 8015daa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015dac:	7bbb      	ldrb	r3, [r7, #14]
}
 8015dae:	4618      	mov	r0, r3
 8015db0:	3710      	adds	r7, #16
 8015db2:	46bd      	mov	sp, r7
 8015db4:	bd80      	pop	{r7, pc}

08015db6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8015db6:	b580      	push	{r7, lr}
 8015db8:	b086      	sub	sp, #24
 8015dba:	af00      	add	r7, sp, #0
 8015dbc:	60f8      	str	r0, [r7, #12]
 8015dbe:	607a      	str	r2, [r7, #4]
 8015dc0:	603b      	str	r3, [r7, #0]
 8015dc2:	460b      	mov	r3, r1
 8015dc4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015dc6:	2300      	movs	r3, #0
 8015dc8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015dca:	2300      	movs	r3, #0
 8015dcc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8015dce:	68fb      	ldr	r3, [r7, #12]
 8015dd0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8015dd4:	7af9      	ldrb	r1, [r7, #11]
 8015dd6:	683b      	ldr	r3, [r7, #0]
 8015dd8:	687a      	ldr	r2, [r7, #4]
 8015dda:	f7f7 f9bf 	bl	800d15c <HAL_PCD_EP_Transmit>
 8015dde:	4603      	mov	r3, r0
 8015de0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015de2:	7dfb      	ldrb	r3, [r7, #23]
 8015de4:	4618      	mov	r0, r3
 8015de6:	f000 f83b 	bl	8015e60 <USBD_Get_USB_Status>
 8015dea:	4603      	mov	r3, r0
 8015dec:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8015dee:	7dbb      	ldrb	r3, [r7, #22]
}
 8015df0:	4618      	mov	r0, r3
 8015df2:	3718      	adds	r7, #24
 8015df4:	46bd      	mov	sp, r7
 8015df6:	bd80      	pop	{r7, pc}

08015df8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8015df8:	b580      	push	{r7, lr}
 8015dfa:	b086      	sub	sp, #24
 8015dfc:	af00      	add	r7, sp, #0
 8015dfe:	60f8      	str	r0, [r7, #12]
 8015e00:	607a      	str	r2, [r7, #4]
 8015e02:	603b      	str	r3, [r7, #0]
 8015e04:	460b      	mov	r3, r1
 8015e06:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015e08:	2300      	movs	r3, #0
 8015e0a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015e0c:	2300      	movs	r3, #0
 8015e0e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8015e10:	68fb      	ldr	r3, [r7, #12]
 8015e12:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8015e16:	7af9      	ldrb	r1, [r7, #11]
 8015e18:	683b      	ldr	r3, [r7, #0]
 8015e1a:	687a      	ldr	r2, [r7, #4]
 8015e1c:	f7f7 f93b 	bl	800d096 <HAL_PCD_EP_Receive>
 8015e20:	4603      	mov	r3, r0
 8015e22:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015e24:	7dfb      	ldrb	r3, [r7, #23]
 8015e26:	4618      	mov	r0, r3
 8015e28:	f000 f81a 	bl	8015e60 <USBD_Get_USB_Status>
 8015e2c:	4603      	mov	r3, r0
 8015e2e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8015e30:	7dbb      	ldrb	r3, [r7, #22]
}
 8015e32:	4618      	mov	r0, r3
 8015e34:	3718      	adds	r7, #24
 8015e36:	46bd      	mov	sp, r7
 8015e38:	bd80      	pop	{r7, pc}

08015e3a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015e3a:	b580      	push	{r7, lr}
 8015e3c:	b082      	sub	sp, #8
 8015e3e:	af00      	add	r7, sp, #0
 8015e40:	6078      	str	r0, [r7, #4]
 8015e42:	460b      	mov	r3, r1
 8015e44:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8015e46:	687b      	ldr	r3, [r7, #4]
 8015e48:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8015e4c:	78fa      	ldrb	r2, [r7, #3]
 8015e4e:	4611      	mov	r1, r2
 8015e50:	4618      	mov	r0, r3
 8015e52:	f7f7 f96b 	bl	800d12c <HAL_PCD_EP_GetRxCount>
 8015e56:	4603      	mov	r3, r0
}
 8015e58:	4618      	mov	r0, r3
 8015e5a:	3708      	adds	r7, #8
 8015e5c:	46bd      	mov	sp, r7
 8015e5e:	bd80      	pop	{r7, pc}

08015e60 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8015e60:	b480      	push	{r7}
 8015e62:	b085      	sub	sp, #20
 8015e64:	af00      	add	r7, sp, #0
 8015e66:	4603      	mov	r3, r0
 8015e68:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015e6a:	2300      	movs	r3, #0
 8015e6c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8015e6e:	79fb      	ldrb	r3, [r7, #7]
 8015e70:	2b03      	cmp	r3, #3
 8015e72:	d817      	bhi.n	8015ea4 <USBD_Get_USB_Status+0x44>
 8015e74:	a201      	add	r2, pc, #4	; (adr r2, 8015e7c <USBD_Get_USB_Status+0x1c>)
 8015e76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015e7a:	bf00      	nop
 8015e7c:	08015e8d 	.word	0x08015e8d
 8015e80:	08015e93 	.word	0x08015e93
 8015e84:	08015e99 	.word	0x08015e99
 8015e88:	08015e9f 	.word	0x08015e9f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8015e8c:	2300      	movs	r3, #0
 8015e8e:	73fb      	strb	r3, [r7, #15]
    break;
 8015e90:	e00b      	b.n	8015eaa <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8015e92:	2303      	movs	r3, #3
 8015e94:	73fb      	strb	r3, [r7, #15]
    break;
 8015e96:	e008      	b.n	8015eaa <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8015e98:	2301      	movs	r3, #1
 8015e9a:	73fb      	strb	r3, [r7, #15]
    break;
 8015e9c:	e005      	b.n	8015eaa <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8015e9e:	2303      	movs	r3, #3
 8015ea0:	73fb      	strb	r3, [r7, #15]
    break;
 8015ea2:	e002      	b.n	8015eaa <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8015ea4:	2303      	movs	r3, #3
 8015ea6:	73fb      	strb	r3, [r7, #15]
    break;
 8015ea8:	bf00      	nop
  }
  return usb_status;
 8015eaa:	7bfb      	ldrb	r3, [r7, #15]
}
 8015eac:	4618      	mov	r0, r3
 8015eae:	3714      	adds	r7, #20
 8015eb0:	46bd      	mov	sp, r7
 8015eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015eb6:	4770      	bx	lr

08015eb8 <__errno>:
 8015eb8:	4b01      	ldr	r3, [pc, #4]	; (8015ec0 <__errno+0x8>)
 8015eba:	6818      	ldr	r0, [r3, #0]
 8015ebc:	4770      	bx	lr
 8015ebe:	bf00      	nop
 8015ec0:	200009ac 	.word	0x200009ac

08015ec4 <__libc_init_array>:
 8015ec4:	b570      	push	{r4, r5, r6, lr}
 8015ec6:	4e0d      	ldr	r6, [pc, #52]	; (8015efc <__libc_init_array+0x38>)
 8015ec8:	4c0d      	ldr	r4, [pc, #52]	; (8015f00 <__libc_init_array+0x3c>)
 8015eca:	1ba4      	subs	r4, r4, r6
 8015ecc:	10a4      	asrs	r4, r4, #2
 8015ece:	2500      	movs	r5, #0
 8015ed0:	42a5      	cmp	r5, r4
 8015ed2:	d109      	bne.n	8015ee8 <__libc_init_array+0x24>
 8015ed4:	4e0b      	ldr	r6, [pc, #44]	; (8015f04 <__libc_init_array+0x40>)
 8015ed6:	4c0c      	ldr	r4, [pc, #48]	; (8015f08 <__libc_init_array+0x44>)
 8015ed8:	f005 fa8c 	bl	801b3f4 <_init>
 8015edc:	1ba4      	subs	r4, r4, r6
 8015ede:	10a4      	asrs	r4, r4, #2
 8015ee0:	2500      	movs	r5, #0
 8015ee2:	42a5      	cmp	r5, r4
 8015ee4:	d105      	bne.n	8015ef2 <__libc_init_array+0x2e>
 8015ee6:	bd70      	pop	{r4, r5, r6, pc}
 8015ee8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8015eec:	4798      	blx	r3
 8015eee:	3501      	adds	r5, #1
 8015ef0:	e7ee      	b.n	8015ed0 <__libc_init_array+0xc>
 8015ef2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8015ef6:	4798      	blx	r3
 8015ef8:	3501      	adds	r5, #1
 8015efa:	e7f2      	b.n	8015ee2 <__libc_init_array+0x1e>
 8015efc:	0801bbc8 	.word	0x0801bbc8
 8015f00:	0801bbc8 	.word	0x0801bbc8
 8015f04:	0801bbc8 	.word	0x0801bbc8
 8015f08:	0801bbcc 	.word	0x0801bbcc

08015f0c <malloc>:
 8015f0c:	4b02      	ldr	r3, [pc, #8]	; (8015f18 <malloc+0xc>)
 8015f0e:	4601      	mov	r1, r0
 8015f10:	6818      	ldr	r0, [r3, #0]
 8015f12:	f000 b885 	b.w	8016020 <_malloc_r>
 8015f16:	bf00      	nop
 8015f18:	200009ac 	.word	0x200009ac

08015f1c <free>:
 8015f1c:	4b02      	ldr	r3, [pc, #8]	; (8015f28 <free+0xc>)
 8015f1e:	4601      	mov	r1, r0
 8015f20:	6818      	ldr	r0, [r3, #0]
 8015f22:	f000 b82f 	b.w	8015f84 <_free_r>
 8015f26:	bf00      	nop
 8015f28:	200009ac 	.word	0x200009ac

08015f2c <memcpy>:
 8015f2c:	b510      	push	{r4, lr}
 8015f2e:	1e43      	subs	r3, r0, #1
 8015f30:	440a      	add	r2, r1
 8015f32:	4291      	cmp	r1, r2
 8015f34:	d100      	bne.n	8015f38 <memcpy+0xc>
 8015f36:	bd10      	pop	{r4, pc}
 8015f38:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015f3c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015f40:	e7f7      	b.n	8015f32 <memcpy+0x6>

08015f42 <memmove>:
 8015f42:	4288      	cmp	r0, r1
 8015f44:	b510      	push	{r4, lr}
 8015f46:	eb01 0302 	add.w	r3, r1, r2
 8015f4a:	d807      	bhi.n	8015f5c <memmove+0x1a>
 8015f4c:	1e42      	subs	r2, r0, #1
 8015f4e:	4299      	cmp	r1, r3
 8015f50:	d00a      	beq.n	8015f68 <memmove+0x26>
 8015f52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015f56:	f802 4f01 	strb.w	r4, [r2, #1]!
 8015f5a:	e7f8      	b.n	8015f4e <memmove+0xc>
 8015f5c:	4283      	cmp	r3, r0
 8015f5e:	d9f5      	bls.n	8015f4c <memmove+0xa>
 8015f60:	1881      	adds	r1, r0, r2
 8015f62:	1ad2      	subs	r2, r2, r3
 8015f64:	42d3      	cmn	r3, r2
 8015f66:	d100      	bne.n	8015f6a <memmove+0x28>
 8015f68:	bd10      	pop	{r4, pc}
 8015f6a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015f6e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8015f72:	e7f7      	b.n	8015f64 <memmove+0x22>

08015f74 <memset>:
 8015f74:	4402      	add	r2, r0
 8015f76:	4603      	mov	r3, r0
 8015f78:	4293      	cmp	r3, r2
 8015f7a:	d100      	bne.n	8015f7e <memset+0xa>
 8015f7c:	4770      	bx	lr
 8015f7e:	f803 1b01 	strb.w	r1, [r3], #1
 8015f82:	e7f9      	b.n	8015f78 <memset+0x4>

08015f84 <_free_r>:
 8015f84:	b538      	push	{r3, r4, r5, lr}
 8015f86:	4605      	mov	r5, r0
 8015f88:	2900      	cmp	r1, #0
 8015f8a:	d045      	beq.n	8016018 <_free_r+0x94>
 8015f8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015f90:	1f0c      	subs	r4, r1, #4
 8015f92:	2b00      	cmp	r3, #0
 8015f94:	bfb8      	it	lt
 8015f96:	18e4      	addlt	r4, r4, r3
 8015f98:	f002 ff86 	bl	8018ea8 <__malloc_lock>
 8015f9c:	4a1f      	ldr	r2, [pc, #124]	; (801601c <_free_r+0x98>)
 8015f9e:	6813      	ldr	r3, [r2, #0]
 8015fa0:	4610      	mov	r0, r2
 8015fa2:	b933      	cbnz	r3, 8015fb2 <_free_r+0x2e>
 8015fa4:	6063      	str	r3, [r4, #4]
 8015fa6:	6014      	str	r4, [r2, #0]
 8015fa8:	4628      	mov	r0, r5
 8015faa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015fae:	f002 bf7c 	b.w	8018eaa <__malloc_unlock>
 8015fb2:	42a3      	cmp	r3, r4
 8015fb4:	d90c      	bls.n	8015fd0 <_free_r+0x4c>
 8015fb6:	6821      	ldr	r1, [r4, #0]
 8015fb8:	1862      	adds	r2, r4, r1
 8015fba:	4293      	cmp	r3, r2
 8015fbc:	bf04      	itt	eq
 8015fbe:	681a      	ldreq	r2, [r3, #0]
 8015fc0:	685b      	ldreq	r3, [r3, #4]
 8015fc2:	6063      	str	r3, [r4, #4]
 8015fc4:	bf04      	itt	eq
 8015fc6:	1852      	addeq	r2, r2, r1
 8015fc8:	6022      	streq	r2, [r4, #0]
 8015fca:	6004      	str	r4, [r0, #0]
 8015fcc:	e7ec      	b.n	8015fa8 <_free_r+0x24>
 8015fce:	4613      	mov	r3, r2
 8015fd0:	685a      	ldr	r2, [r3, #4]
 8015fd2:	b10a      	cbz	r2, 8015fd8 <_free_r+0x54>
 8015fd4:	42a2      	cmp	r2, r4
 8015fd6:	d9fa      	bls.n	8015fce <_free_r+0x4a>
 8015fd8:	6819      	ldr	r1, [r3, #0]
 8015fda:	1858      	adds	r0, r3, r1
 8015fdc:	42a0      	cmp	r0, r4
 8015fde:	d10b      	bne.n	8015ff8 <_free_r+0x74>
 8015fe0:	6820      	ldr	r0, [r4, #0]
 8015fe2:	4401      	add	r1, r0
 8015fe4:	1858      	adds	r0, r3, r1
 8015fe6:	4282      	cmp	r2, r0
 8015fe8:	6019      	str	r1, [r3, #0]
 8015fea:	d1dd      	bne.n	8015fa8 <_free_r+0x24>
 8015fec:	6810      	ldr	r0, [r2, #0]
 8015fee:	6852      	ldr	r2, [r2, #4]
 8015ff0:	605a      	str	r2, [r3, #4]
 8015ff2:	4401      	add	r1, r0
 8015ff4:	6019      	str	r1, [r3, #0]
 8015ff6:	e7d7      	b.n	8015fa8 <_free_r+0x24>
 8015ff8:	d902      	bls.n	8016000 <_free_r+0x7c>
 8015ffa:	230c      	movs	r3, #12
 8015ffc:	602b      	str	r3, [r5, #0]
 8015ffe:	e7d3      	b.n	8015fa8 <_free_r+0x24>
 8016000:	6820      	ldr	r0, [r4, #0]
 8016002:	1821      	adds	r1, r4, r0
 8016004:	428a      	cmp	r2, r1
 8016006:	bf04      	itt	eq
 8016008:	6811      	ldreq	r1, [r2, #0]
 801600a:	6852      	ldreq	r2, [r2, #4]
 801600c:	6062      	str	r2, [r4, #4]
 801600e:	bf04      	itt	eq
 8016010:	1809      	addeq	r1, r1, r0
 8016012:	6021      	streq	r1, [r4, #0]
 8016014:	605c      	str	r4, [r3, #4]
 8016016:	e7c7      	b.n	8015fa8 <_free_r+0x24>
 8016018:	bd38      	pop	{r3, r4, r5, pc}
 801601a:	bf00      	nop
 801601c:	20004d58 	.word	0x20004d58

08016020 <_malloc_r>:
 8016020:	b570      	push	{r4, r5, r6, lr}
 8016022:	1ccd      	adds	r5, r1, #3
 8016024:	f025 0503 	bic.w	r5, r5, #3
 8016028:	3508      	adds	r5, #8
 801602a:	2d0c      	cmp	r5, #12
 801602c:	bf38      	it	cc
 801602e:	250c      	movcc	r5, #12
 8016030:	2d00      	cmp	r5, #0
 8016032:	4606      	mov	r6, r0
 8016034:	db01      	blt.n	801603a <_malloc_r+0x1a>
 8016036:	42a9      	cmp	r1, r5
 8016038:	d903      	bls.n	8016042 <_malloc_r+0x22>
 801603a:	230c      	movs	r3, #12
 801603c:	6033      	str	r3, [r6, #0]
 801603e:	2000      	movs	r0, #0
 8016040:	bd70      	pop	{r4, r5, r6, pc}
 8016042:	f002 ff31 	bl	8018ea8 <__malloc_lock>
 8016046:	4a21      	ldr	r2, [pc, #132]	; (80160cc <_malloc_r+0xac>)
 8016048:	6814      	ldr	r4, [r2, #0]
 801604a:	4621      	mov	r1, r4
 801604c:	b991      	cbnz	r1, 8016074 <_malloc_r+0x54>
 801604e:	4c20      	ldr	r4, [pc, #128]	; (80160d0 <_malloc_r+0xb0>)
 8016050:	6823      	ldr	r3, [r4, #0]
 8016052:	b91b      	cbnz	r3, 801605c <_malloc_r+0x3c>
 8016054:	4630      	mov	r0, r6
 8016056:	f000 fe7b 	bl	8016d50 <_sbrk_r>
 801605a:	6020      	str	r0, [r4, #0]
 801605c:	4629      	mov	r1, r5
 801605e:	4630      	mov	r0, r6
 8016060:	f000 fe76 	bl	8016d50 <_sbrk_r>
 8016064:	1c43      	adds	r3, r0, #1
 8016066:	d124      	bne.n	80160b2 <_malloc_r+0x92>
 8016068:	230c      	movs	r3, #12
 801606a:	6033      	str	r3, [r6, #0]
 801606c:	4630      	mov	r0, r6
 801606e:	f002 ff1c 	bl	8018eaa <__malloc_unlock>
 8016072:	e7e4      	b.n	801603e <_malloc_r+0x1e>
 8016074:	680b      	ldr	r3, [r1, #0]
 8016076:	1b5b      	subs	r3, r3, r5
 8016078:	d418      	bmi.n	80160ac <_malloc_r+0x8c>
 801607a:	2b0b      	cmp	r3, #11
 801607c:	d90f      	bls.n	801609e <_malloc_r+0x7e>
 801607e:	600b      	str	r3, [r1, #0]
 8016080:	50cd      	str	r5, [r1, r3]
 8016082:	18cc      	adds	r4, r1, r3
 8016084:	4630      	mov	r0, r6
 8016086:	f002 ff10 	bl	8018eaa <__malloc_unlock>
 801608a:	f104 000b 	add.w	r0, r4, #11
 801608e:	1d23      	adds	r3, r4, #4
 8016090:	f020 0007 	bic.w	r0, r0, #7
 8016094:	1ac3      	subs	r3, r0, r3
 8016096:	d0d3      	beq.n	8016040 <_malloc_r+0x20>
 8016098:	425a      	negs	r2, r3
 801609a:	50e2      	str	r2, [r4, r3]
 801609c:	e7d0      	b.n	8016040 <_malloc_r+0x20>
 801609e:	428c      	cmp	r4, r1
 80160a0:	684b      	ldr	r3, [r1, #4]
 80160a2:	bf16      	itet	ne
 80160a4:	6063      	strne	r3, [r4, #4]
 80160a6:	6013      	streq	r3, [r2, #0]
 80160a8:	460c      	movne	r4, r1
 80160aa:	e7eb      	b.n	8016084 <_malloc_r+0x64>
 80160ac:	460c      	mov	r4, r1
 80160ae:	6849      	ldr	r1, [r1, #4]
 80160b0:	e7cc      	b.n	801604c <_malloc_r+0x2c>
 80160b2:	1cc4      	adds	r4, r0, #3
 80160b4:	f024 0403 	bic.w	r4, r4, #3
 80160b8:	42a0      	cmp	r0, r4
 80160ba:	d005      	beq.n	80160c8 <_malloc_r+0xa8>
 80160bc:	1a21      	subs	r1, r4, r0
 80160be:	4630      	mov	r0, r6
 80160c0:	f000 fe46 	bl	8016d50 <_sbrk_r>
 80160c4:	3001      	adds	r0, #1
 80160c6:	d0cf      	beq.n	8016068 <_malloc_r+0x48>
 80160c8:	6025      	str	r5, [r4, #0]
 80160ca:	e7db      	b.n	8016084 <_malloc_r+0x64>
 80160cc:	20004d58 	.word	0x20004d58
 80160d0:	20004d5c 	.word	0x20004d5c

080160d4 <__cvt>:
 80160d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80160d8:	ec55 4b10 	vmov	r4, r5, d0
 80160dc:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80160de:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80160e2:	2d00      	cmp	r5, #0
 80160e4:	460e      	mov	r6, r1
 80160e6:	4691      	mov	r9, r2
 80160e8:	4619      	mov	r1, r3
 80160ea:	bfb8      	it	lt
 80160ec:	4622      	movlt	r2, r4
 80160ee:	462b      	mov	r3, r5
 80160f0:	f027 0720 	bic.w	r7, r7, #32
 80160f4:	bfbb      	ittet	lt
 80160f6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80160fa:	461d      	movlt	r5, r3
 80160fc:	2300      	movge	r3, #0
 80160fe:	232d      	movlt	r3, #45	; 0x2d
 8016100:	bfb8      	it	lt
 8016102:	4614      	movlt	r4, r2
 8016104:	2f46      	cmp	r7, #70	; 0x46
 8016106:	700b      	strb	r3, [r1, #0]
 8016108:	d004      	beq.n	8016114 <__cvt+0x40>
 801610a:	2f45      	cmp	r7, #69	; 0x45
 801610c:	d100      	bne.n	8016110 <__cvt+0x3c>
 801610e:	3601      	adds	r6, #1
 8016110:	2102      	movs	r1, #2
 8016112:	e000      	b.n	8016116 <__cvt+0x42>
 8016114:	2103      	movs	r1, #3
 8016116:	ab03      	add	r3, sp, #12
 8016118:	9301      	str	r3, [sp, #4]
 801611a:	ab02      	add	r3, sp, #8
 801611c:	9300      	str	r3, [sp, #0]
 801611e:	4632      	mov	r2, r6
 8016120:	4653      	mov	r3, sl
 8016122:	ec45 4b10 	vmov	d0, r4, r5
 8016126:	f001 fdbb 	bl	8017ca0 <_dtoa_r>
 801612a:	2f47      	cmp	r7, #71	; 0x47
 801612c:	4680      	mov	r8, r0
 801612e:	d102      	bne.n	8016136 <__cvt+0x62>
 8016130:	f019 0f01 	tst.w	r9, #1
 8016134:	d026      	beq.n	8016184 <__cvt+0xb0>
 8016136:	2f46      	cmp	r7, #70	; 0x46
 8016138:	eb08 0906 	add.w	r9, r8, r6
 801613c:	d111      	bne.n	8016162 <__cvt+0x8e>
 801613e:	f898 3000 	ldrb.w	r3, [r8]
 8016142:	2b30      	cmp	r3, #48	; 0x30
 8016144:	d10a      	bne.n	801615c <__cvt+0x88>
 8016146:	2200      	movs	r2, #0
 8016148:	2300      	movs	r3, #0
 801614a:	4620      	mov	r0, r4
 801614c:	4629      	mov	r1, r5
 801614e:	f7ea fcbb 	bl	8000ac8 <__aeabi_dcmpeq>
 8016152:	b918      	cbnz	r0, 801615c <__cvt+0x88>
 8016154:	f1c6 0601 	rsb	r6, r6, #1
 8016158:	f8ca 6000 	str.w	r6, [sl]
 801615c:	f8da 3000 	ldr.w	r3, [sl]
 8016160:	4499      	add	r9, r3
 8016162:	2200      	movs	r2, #0
 8016164:	2300      	movs	r3, #0
 8016166:	4620      	mov	r0, r4
 8016168:	4629      	mov	r1, r5
 801616a:	f7ea fcad 	bl	8000ac8 <__aeabi_dcmpeq>
 801616e:	b938      	cbnz	r0, 8016180 <__cvt+0xac>
 8016170:	2230      	movs	r2, #48	; 0x30
 8016172:	9b03      	ldr	r3, [sp, #12]
 8016174:	454b      	cmp	r3, r9
 8016176:	d205      	bcs.n	8016184 <__cvt+0xb0>
 8016178:	1c59      	adds	r1, r3, #1
 801617a:	9103      	str	r1, [sp, #12]
 801617c:	701a      	strb	r2, [r3, #0]
 801617e:	e7f8      	b.n	8016172 <__cvt+0x9e>
 8016180:	f8cd 900c 	str.w	r9, [sp, #12]
 8016184:	9b03      	ldr	r3, [sp, #12]
 8016186:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8016188:	eba3 0308 	sub.w	r3, r3, r8
 801618c:	4640      	mov	r0, r8
 801618e:	6013      	str	r3, [r2, #0]
 8016190:	b004      	add	sp, #16
 8016192:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08016196 <__exponent>:
 8016196:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016198:	2900      	cmp	r1, #0
 801619a:	4604      	mov	r4, r0
 801619c:	bfba      	itte	lt
 801619e:	4249      	neglt	r1, r1
 80161a0:	232d      	movlt	r3, #45	; 0x2d
 80161a2:	232b      	movge	r3, #43	; 0x2b
 80161a4:	2909      	cmp	r1, #9
 80161a6:	f804 2b02 	strb.w	r2, [r4], #2
 80161aa:	7043      	strb	r3, [r0, #1]
 80161ac:	dd20      	ble.n	80161f0 <__exponent+0x5a>
 80161ae:	f10d 0307 	add.w	r3, sp, #7
 80161b2:	461f      	mov	r7, r3
 80161b4:	260a      	movs	r6, #10
 80161b6:	fb91 f5f6 	sdiv	r5, r1, r6
 80161ba:	fb06 1115 	mls	r1, r6, r5, r1
 80161be:	3130      	adds	r1, #48	; 0x30
 80161c0:	2d09      	cmp	r5, #9
 80161c2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80161c6:	f103 32ff 	add.w	r2, r3, #4294967295
 80161ca:	4629      	mov	r1, r5
 80161cc:	dc09      	bgt.n	80161e2 <__exponent+0x4c>
 80161ce:	3130      	adds	r1, #48	; 0x30
 80161d0:	3b02      	subs	r3, #2
 80161d2:	f802 1c01 	strb.w	r1, [r2, #-1]
 80161d6:	42bb      	cmp	r3, r7
 80161d8:	4622      	mov	r2, r4
 80161da:	d304      	bcc.n	80161e6 <__exponent+0x50>
 80161dc:	1a10      	subs	r0, r2, r0
 80161de:	b003      	add	sp, #12
 80161e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80161e2:	4613      	mov	r3, r2
 80161e4:	e7e7      	b.n	80161b6 <__exponent+0x20>
 80161e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80161ea:	f804 2b01 	strb.w	r2, [r4], #1
 80161ee:	e7f2      	b.n	80161d6 <__exponent+0x40>
 80161f0:	2330      	movs	r3, #48	; 0x30
 80161f2:	4419      	add	r1, r3
 80161f4:	7083      	strb	r3, [r0, #2]
 80161f6:	1d02      	adds	r2, r0, #4
 80161f8:	70c1      	strb	r1, [r0, #3]
 80161fa:	e7ef      	b.n	80161dc <__exponent+0x46>

080161fc <_printf_float>:
 80161fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016200:	b08d      	sub	sp, #52	; 0x34
 8016202:	460c      	mov	r4, r1
 8016204:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8016208:	4616      	mov	r6, r2
 801620a:	461f      	mov	r7, r3
 801620c:	4605      	mov	r5, r0
 801620e:	f002 fe2b 	bl	8018e68 <_localeconv_r>
 8016212:	6803      	ldr	r3, [r0, #0]
 8016214:	9304      	str	r3, [sp, #16]
 8016216:	4618      	mov	r0, r3
 8016218:	f7e9 ffda 	bl	80001d0 <strlen>
 801621c:	2300      	movs	r3, #0
 801621e:	930a      	str	r3, [sp, #40]	; 0x28
 8016220:	f8d8 3000 	ldr.w	r3, [r8]
 8016224:	9005      	str	r0, [sp, #20]
 8016226:	3307      	adds	r3, #7
 8016228:	f023 0307 	bic.w	r3, r3, #7
 801622c:	f103 0208 	add.w	r2, r3, #8
 8016230:	f894 a018 	ldrb.w	sl, [r4, #24]
 8016234:	f8d4 b000 	ldr.w	fp, [r4]
 8016238:	f8c8 2000 	str.w	r2, [r8]
 801623c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016240:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8016244:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8016248:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801624c:	9307      	str	r3, [sp, #28]
 801624e:	f8cd 8018 	str.w	r8, [sp, #24]
 8016252:	f04f 32ff 	mov.w	r2, #4294967295
 8016256:	4ba7      	ldr	r3, [pc, #668]	; (80164f4 <_printf_float+0x2f8>)
 8016258:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801625c:	f7ea fc66 	bl	8000b2c <__aeabi_dcmpun>
 8016260:	bb70      	cbnz	r0, 80162c0 <_printf_float+0xc4>
 8016262:	f04f 32ff 	mov.w	r2, #4294967295
 8016266:	4ba3      	ldr	r3, [pc, #652]	; (80164f4 <_printf_float+0x2f8>)
 8016268:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801626c:	f7ea fc40 	bl	8000af0 <__aeabi_dcmple>
 8016270:	bb30      	cbnz	r0, 80162c0 <_printf_float+0xc4>
 8016272:	2200      	movs	r2, #0
 8016274:	2300      	movs	r3, #0
 8016276:	4640      	mov	r0, r8
 8016278:	4649      	mov	r1, r9
 801627a:	f7ea fc2f 	bl	8000adc <__aeabi_dcmplt>
 801627e:	b110      	cbz	r0, 8016286 <_printf_float+0x8a>
 8016280:	232d      	movs	r3, #45	; 0x2d
 8016282:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016286:	4a9c      	ldr	r2, [pc, #624]	; (80164f8 <_printf_float+0x2fc>)
 8016288:	4b9c      	ldr	r3, [pc, #624]	; (80164fc <_printf_float+0x300>)
 801628a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801628e:	bf8c      	ite	hi
 8016290:	4690      	movhi	r8, r2
 8016292:	4698      	movls	r8, r3
 8016294:	2303      	movs	r3, #3
 8016296:	f02b 0204 	bic.w	r2, fp, #4
 801629a:	6123      	str	r3, [r4, #16]
 801629c:	6022      	str	r2, [r4, #0]
 801629e:	f04f 0900 	mov.w	r9, #0
 80162a2:	9700      	str	r7, [sp, #0]
 80162a4:	4633      	mov	r3, r6
 80162a6:	aa0b      	add	r2, sp, #44	; 0x2c
 80162a8:	4621      	mov	r1, r4
 80162aa:	4628      	mov	r0, r5
 80162ac:	f000 f9e6 	bl	801667c <_printf_common>
 80162b0:	3001      	adds	r0, #1
 80162b2:	f040 808d 	bne.w	80163d0 <_printf_float+0x1d4>
 80162b6:	f04f 30ff 	mov.w	r0, #4294967295
 80162ba:	b00d      	add	sp, #52	; 0x34
 80162bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80162c0:	4642      	mov	r2, r8
 80162c2:	464b      	mov	r3, r9
 80162c4:	4640      	mov	r0, r8
 80162c6:	4649      	mov	r1, r9
 80162c8:	f7ea fc30 	bl	8000b2c <__aeabi_dcmpun>
 80162cc:	b110      	cbz	r0, 80162d4 <_printf_float+0xd8>
 80162ce:	4a8c      	ldr	r2, [pc, #560]	; (8016500 <_printf_float+0x304>)
 80162d0:	4b8c      	ldr	r3, [pc, #560]	; (8016504 <_printf_float+0x308>)
 80162d2:	e7da      	b.n	801628a <_printf_float+0x8e>
 80162d4:	6861      	ldr	r1, [r4, #4]
 80162d6:	1c4b      	adds	r3, r1, #1
 80162d8:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80162dc:	a80a      	add	r0, sp, #40	; 0x28
 80162de:	d13e      	bne.n	801635e <_printf_float+0x162>
 80162e0:	2306      	movs	r3, #6
 80162e2:	6063      	str	r3, [r4, #4]
 80162e4:	2300      	movs	r3, #0
 80162e6:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80162ea:	ab09      	add	r3, sp, #36	; 0x24
 80162ec:	9300      	str	r3, [sp, #0]
 80162ee:	ec49 8b10 	vmov	d0, r8, r9
 80162f2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80162f6:	6022      	str	r2, [r4, #0]
 80162f8:	f8cd a004 	str.w	sl, [sp, #4]
 80162fc:	6861      	ldr	r1, [r4, #4]
 80162fe:	4628      	mov	r0, r5
 8016300:	f7ff fee8 	bl	80160d4 <__cvt>
 8016304:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8016308:	2b47      	cmp	r3, #71	; 0x47
 801630a:	4680      	mov	r8, r0
 801630c:	d109      	bne.n	8016322 <_printf_float+0x126>
 801630e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016310:	1cd8      	adds	r0, r3, #3
 8016312:	db02      	blt.n	801631a <_printf_float+0x11e>
 8016314:	6862      	ldr	r2, [r4, #4]
 8016316:	4293      	cmp	r3, r2
 8016318:	dd47      	ble.n	80163aa <_printf_float+0x1ae>
 801631a:	f1aa 0a02 	sub.w	sl, sl, #2
 801631e:	fa5f fa8a 	uxtb.w	sl, sl
 8016322:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8016326:	9909      	ldr	r1, [sp, #36]	; 0x24
 8016328:	d824      	bhi.n	8016374 <_printf_float+0x178>
 801632a:	3901      	subs	r1, #1
 801632c:	4652      	mov	r2, sl
 801632e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8016332:	9109      	str	r1, [sp, #36]	; 0x24
 8016334:	f7ff ff2f 	bl	8016196 <__exponent>
 8016338:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801633a:	1813      	adds	r3, r2, r0
 801633c:	2a01      	cmp	r2, #1
 801633e:	4681      	mov	r9, r0
 8016340:	6123      	str	r3, [r4, #16]
 8016342:	dc02      	bgt.n	801634a <_printf_float+0x14e>
 8016344:	6822      	ldr	r2, [r4, #0]
 8016346:	07d1      	lsls	r1, r2, #31
 8016348:	d501      	bpl.n	801634e <_printf_float+0x152>
 801634a:	3301      	adds	r3, #1
 801634c:	6123      	str	r3, [r4, #16]
 801634e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8016352:	2b00      	cmp	r3, #0
 8016354:	d0a5      	beq.n	80162a2 <_printf_float+0xa6>
 8016356:	232d      	movs	r3, #45	; 0x2d
 8016358:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801635c:	e7a1      	b.n	80162a2 <_printf_float+0xa6>
 801635e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8016362:	f000 8177 	beq.w	8016654 <_printf_float+0x458>
 8016366:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801636a:	d1bb      	bne.n	80162e4 <_printf_float+0xe8>
 801636c:	2900      	cmp	r1, #0
 801636e:	d1b9      	bne.n	80162e4 <_printf_float+0xe8>
 8016370:	2301      	movs	r3, #1
 8016372:	e7b6      	b.n	80162e2 <_printf_float+0xe6>
 8016374:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8016378:	d119      	bne.n	80163ae <_printf_float+0x1b2>
 801637a:	2900      	cmp	r1, #0
 801637c:	6863      	ldr	r3, [r4, #4]
 801637e:	dd0c      	ble.n	801639a <_printf_float+0x19e>
 8016380:	6121      	str	r1, [r4, #16]
 8016382:	b913      	cbnz	r3, 801638a <_printf_float+0x18e>
 8016384:	6822      	ldr	r2, [r4, #0]
 8016386:	07d2      	lsls	r2, r2, #31
 8016388:	d502      	bpl.n	8016390 <_printf_float+0x194>
 801638a:	3301      	adds	r3, #1
 801638c:	440b      	add	r3, r1
 801638e:	6123      	str	r3, [r4, #16]
 8016390:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016392:	65a3      	str	r3, [r4, #88]	; 0x58
 8016394:	f04f 0900 	mov.w	r9, #0
 8016398:	e7d9      	b.n	801634e <_printf_float+0x152>
 801639a:	b913      	cbnz	r3, 80163a2 <_printf_float+0x1a6>
 801639c:	6822      	ldr	r2, [r4, #0]
 801639e:	07d0      	lsls	r0, r2, #31
 80163a0:	d501      	bpl.n	80163a6 <_printf_float+0x1aa>
 80163a2:	3302      	adds	r3, #2
 80163a4:	e7f3      	b.n	801638e <_printf_float+0x192>
 80163a6:	2301      	movs	r3, #1
 80163a8:	e7f1      	b.n	801638e <_printf_float+0x192>
 80163aa:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80163ae:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80163b2:	4293      	cmp	r3, r2
 80163b4:	db05      	blt.n	80163c2 <_printf_float+0x1c6>
 80163b6:	6822      	ldr	r2, [r4, #0]
 80163b8:	6123      	str	r3, [r4, #16]
 80163ba:	07d1      	lsls	r1, r2, #31
 80163bc:	d5e8      	bpl.n	8016390 <_printf_float+0x194>
 80163be:	3301      	adds	r3, #1
 80163c0:	e7e5      	b.n	801638e <_printf_float+0x192>
 80163c2:	2b00      	cmp	r3, #0
 80163c4:	bfd4      	ite	le
 80163c6:	f1c3 0302 	rsble	r3, r3, #2
 80163ca:	2301      	movgt	r3, #1
 80163cc:	4413      	add	r3, r2
 80163ce:	e7de      	b.n	801638e <_printf_float+0x192>
 80163d0:	6823      	ldr	r3, [r4, #0]
 80163d2:	055a      	lsls	r2, r3, #21
 80163d4:	d407      	bmi.n	80163e6 <_printf_float+0x1ea>
 80163d6:	6923      	ldr	r3, [r4, #16]
 80163d8:	4642      	mov	r2, r8
 80163da:	4631      	mov	r1, r6
 80163dc:	4628      	mov	r0, r5
 80163de:	47b8      	blx	r7
 80163e0:	3001      	adds	r0, #1
 80163e2:	d12b      	bne.n	801643c <_printf_float+0x240>
 80163e4:	e767      	b.n	80162b6 <_printf_float+0xba>
 80163e6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80163ea:	f240 80dc 	bls.w	80165a6 <_printf_float+0x3aa>
 80163ee:	2200      	movs	r2, #0
 80163f0:	2300      	movs	r3, #0
 80163f2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80163f6:	f7ea fb67 	bl	8000ac8 <__aeabi_dcmpeq>
 80163fa:	2800      	cmp	r0, #0
 80163fc:	d033      	beq.n	8016466 <_printf_float+0x26a>
 80163fe:	2301      	movs	r3, #1
 8016400:	4a41      	ldr	r2, [pc, #260]	; (8016508 <_printf_float+0x30c>)
 8016402:	4631      	mov	r1, r6
 8016404:	4628      	mov	r0, r5
 8016406:	47b8      	blx	r7
 8016408:	3001      	adds	r0, #1
 801640a:	f43f af54 	beq.w	80162b6 <_printf_float+0xba>
 801640e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8016412:	429a      	cmp	r2, r3
 8016414:	db02      	blt.n	801641c <_printf_float+0x220>
 8016416:	6823      	ldr	r3, [r4, #0]
 8016418:	07d8      	lsls	r0, r3, #31
 801641a:	d50f      	bpl.n	801643c <_printf_float+0x240>
 801641c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016420:	4631      	mov	r1, r6
 8016422:	4628      	mov	r0, r5
 8016424:	47b8      	blx	r7
 8016426:	3001      	adds	r0, #1
 8016428:	f43f af45 	beq.w	80162b6 <_printf_float+0xba>
 801642c:	f04f 0800 	mov.w	r8, #0
 8016430:	f104 091a 	add.w	r9, r4, #26
 8016434:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016436:	3b01      	subs	r3, #1
 8016438:	4543      	cmp	r3, r8
 801643a:	dc09      	bgt.n	8016450 <_printf_float+0x254>
 801643c:	6823      	ldr	r3, [r4, #0]
 801643e:	079b      	lsls	r3, r3, #30
 8016440:	f100 8103 	bmi.w	801664a <_printf_float+0x44e>
 8016444:	68e0      	ldr	r0, [r4, #12]
 8016446:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016448:	4298      	cmp	r0, r3
 801644a:	bfb8      	it	lt
 801644c:	4618      	movlt	r0, r3
 801644e:	e734      	b.n	80162ba <_printf_float+0xbe>
 8016450:	2301      	movs	r3, #1
 8016452:	464a      	mov	r2, r9
 8016454:	4631      	mov	r1, r6
 8016456:	4628      	mov	r0, r5
 8016458:	47b8      	blx	r7
 801645a:	3001      	adds	r0, #1
 801645c:	f43f af2b 	beq.w	80162b6 <_printf_float+0xba>
 8016460:	f108 0801 	add.w	r8, r8, #1
 8016464:	e7e6      	b.n	8016434 <_printf_float+0x238>
 8016466:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016468:	2b00      	cmp	r3, #0
 801646a:	dc2b      	bgt.n	80164c4 <_printf_float+0x2c8>
 801646c:	2301      	movs	r3, #1
 801646e:	4a26      	ldr	r2, [pc, #152]	; (8016508 <_printf_float+0x30c>)
 8016470:	4631      	mov	r1, r6
 8016472:	4628      	mov	r0, r5
 8016474:	47b8      	blx	r7
 8016476:	3001      	adds	r0, #1
 8016478:	f43f af1d 	beq.w	80162b6 <_printf_float+0xba>
 801647c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801647e:	b923      	cbnz	r3, 801648a <_printf_float+0x28e>
 8016480:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016482:	b913      	cbnz	r3, 801648a <_printf_float+0x28e>
 8016484:	6823      	ldr	r3, [r4, #0]
 8016486:	07d9      	lsls	r1, r3, #31
 8016488:	d5d8      	bpl.n	801643c <_printf_float+0x240>
 801648a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801648e:	4631      	mov	r1, r6
 8016490:	4628      	mov	r0, r5
 8016492:	47b8      	blx	r7
 8016494:	3001      	adds	r0, #1
 8016496:	f43f af0e 	beq.w	80162b6 <_printf_float+0xba>
 801649a:	f04f 0900 	mov.w	r9, #0
 801649e:	f104 0a1a 	add.w	sl, r4, #26
 80164a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80164a4:	425b      	negs	r3, r3
 80164a6:	454b      	cmp	r3, r9
 80164a8:	dc01      	bgt.n	80164ae <_printf_float+0x2b2>
 80164aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80164ac:	e794      	b.n	80163d8 <_printf_float+0x1dc>
 80164ae:	2301      	movs	r3, #1
 80164b0:	4652      	mov	r2, sl
 80164b2:	4631      	mov	r1, r6
 80164b4:	4628      	mov	r0, r5
 80164b6:	47b8      	blx	r7
 80164b8:	3001      	adds	r0, #1
 80164ba:	f43f aefc 	beq.w	80162b6 <_printf_float+0xba>
 80164be:	f109 0901 	add.w	r9, r9, #1
 80164c2:	e7ee      	b.n	80164a2 <_printf_float+0x2a6>
 80164c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80164c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80164c8:	429a      	cmp	r2, r3
 80164ca:	bfa8      	it	ge
 80164cc:	461a      	movge	r2, r3
 80164ce:	2a00      	cmp	r2, #0
 80164d0:	4691      	mov	r9, r2
 80164d2:	dd07      	ble.n	80164e4 <_printf_float+0x2e8>
 80164d4:	4613      	mov	r3, r2
 80164d6:	4631      	mov	r1, r6
 80164d8:	4642      	mov	r2, r8
 80164da:	4628      	mov	r0, r5
 80164dc:	47b8      	blx	r7
 80164de:	3001      	adds	r0, #1
 80164e0:	f43f aee9 	beq.w	80162b6 <_printf_float+0xba>
 80164e4:	f104 031a 	add.w	r3, r4, #26
 80164e8:	f04f 0b00 	mov.w	fp, #0
 80164ec:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80164f0:	9306      	str	r3, [sp, #24]
 80164f2:	e015      	b.n	8016520 <_printf_float+0x324>
 80164f4:	7fefffff 	.word	0x7fefffff
 80164f8:	0801b6ec 	.word	0x0801b6ec
 80164fc:	0801b6e8 	.word	0x0801b6e8
 8016500:	0801b6f4 	.word	0x0801b6f4
 8016504:	0801b6f0 	.word	0x0801b6f0
 8016508:	0801b6f8 	.word	0x0801b6f8
 801650c:	2301      	movs	r3, #1
 801650e:	9a06      	ldr	r2, [sp, #24]
 8016510:	4631      	mov	r1, r6
 8016512:	4628      	mov	r0, r5
 8016514:	47b8      	blx	r7
 8016516:	3001      	adds	r0, #1
 8016518:	f43f aecd 	beq.w	80162b6 <_printf_float+0xba>
 801651c:	f10b 0b01 	add.w	fp, fp, #1
 8016520:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8016524:	ebaa 0309 	sub.w	r3, sl, r9
 8016528:	455b      	cmp	r3, fp
 801652a:	dcef      	bgt.n	801650c <_printf_float+0x310>
 801652c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8016530:	429a      	cmp	r2, r3
 8016532:	44d0      	add	r8, sl
 8016534:	db15      	blt.n	8016562 <_printf_float+0x366>
 8016536:	6823      	ldr	r3, [r4, #0]
 8016538:	07da      	lsls	r2, r3, #31
 801653a:	d412      	bmi.n	8016562 <_printf_float+0x366>
 801653c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801653e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8016540:	eba3 020a 	sub.w	r2, r3, sl
 8016544:	eba3 0a01 	sub.w	sl, r3, r1
 8016548:	4592      	cmp	sl, r2
 801654a:	bfa8      	it	ge
 801654c:	4692      	movge	sl, r2
 801654e:	f1ba 0f00 	cmp.w	sl, #0
 8016552:	dc0e      	bgt.n	8016572 <_printf_float+0x376>
 8016554:	f04f 0800 	mov.w	r8, #0
 8016558:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801655c:	f104 091a 	add.w	r9, r4, #26
 8016560:	e019      	b.n	8016596 <_printf_float+0x39a>
 8016562:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016566:	4631      	mov	r1, r6
 8016568:	4628      	mov	r0, r5
 801656a:	47b8      	blx	r7
 801656c:	3001      	adds	r0, #1
 801656e:	d1e5      	bne.n	801653c <_printf_float+0x340>
 8016570:	e6a1      	b.n	80162b6 <_printf_float+0xba>
 8016572:	4653      	mov	r3, sl
 8016574:	4642      	mov	r2, r8
 8016576:	4631      	mov	r1, r6
 8016578:	4628      	mov	r0, r5
 801657a:	47b8      	blx	r7
 801657c:	3001      	adds	r0, #1
 801657e:	d1e9      	bne.n	8016554 <_printf_float+0x358>
 8016580:	e699      	b.n	80162b6 <_printf_float+0xba>
 8016582:	2301      	movs	r3, #1
 8016584:	464a      	mov	r2, r9
 8016586:	4631      	mov	r1, r6
 8016588:	4628      	mov	r0, r5
 801658a:	47b8      	blx	r7
 801658c:	3001      	adds	r0, #1
 801658e:	f43f ae92 	beq.w	80162b6 <_printf_float+0xba>
 8016592:	f108 0801 	add.w	r8, r8, #1
 8016596:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801659a:	1a9b      	subs	r3, r3, r2
 801659c:	eba3 030a 	sub.w	r3, r3, sl
 80165a0:	4543      	cmp	r3, r8
 80165a2:	dcee      	bgt.n	8016582 <_printf_float+0x386>
 80165a4:	e74a      	b.n	801643c <_printf_float+0x240>
 80165a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80165a8:	2a01      	cmp	r2, #1
 80165aa:	dc01      	bgt.n	80165b0 <_printf_float+0x3b4>
 80165ac:	07db      	lsls	r3, r3, #31
 80165ae:	d53a      	bpl.n	8016626 <_printf_float+0x42a>
 80165b0:	2301      	movs	r3, #1
 80165b2:	4642      	mov	r2, r8
 80165b4:	4631      	mov	r1, r6
 80165b6:	4628      	mov	r0, r5
 80165b8:	47b8      	blx	r7
 80165ba:	3001      	adds	r0, #1
 80165bc:	f43f ae7b 	beq.w	80162b6 <_printf_float+0xba>
 80165c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80165c4:	4631      	mov	r1, r6
 80165c6:	4628      	mov	r0, r5
 80165c8:	47b8      	blx	r7
 80165ca:	3001      	adds	r0, #1
 80165cc:	f108 0801 	add.w	r8, r8, #1
 80165d0:	f43f ae71 	beq.w	80162b6 <_printf_float+0xba>
 80165d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80165d6:	2200      	movs	r2, #0
 80165d8:	f103 3aff 	add.w	sl, r3, #4294967295
 80165dc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80165e0:	2300      	movs	r3, #0
 80165e2:	f7ea fa71 	bl	8000ac8 <__aeabi_dcmpeq>
 80165e6:	b9c8      	cbnz	r0, 801661c <_printf_float+0x420>
 80165e8:	4653      	mov	r3, sl
 80165ea:	4642      	mov	r2, r8
 80165ec:	4631      	mov	r1, r6
 80165ee:	4628      	mov	r0, r5
 80165f0:	47b8      	blx	r7
 80165f2:	3001      	adds	r0, #1
 80165f4:	d10e      	bne.n	8016614 <_printf_float+0x418>
 80165f6:	e65e      	b.n	80162b6 <_printf_float+0xba>
 80165f8:	2301      	movs	r3, #1
 80165fa:	4652      	mov	r2, sl
 80165fc:	4631      	mov	r1, r6
 80165fe:	4628      	mov	r0, r5
 8016600:	47b8      	blx	r7
 8016602:	3001      	adds	r0, #1
 8016604:	f43f ae57 	beq.w	80162b6 <_printf_float+0xba>
 8016608:	f108 0801 	add.w	r8, r8, #1
 801660c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801660e:	3b01      	subs	r3, #1
 8016610:	4543      	cmp	r3, r8
 8016612:	dcf1      	bgt.n	80165f8 <_printf_float+0x3fc>
 8016614:	464b      	mov	r3, r9
 8016616:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801661a:	e6de      	b.n	80163da <_printf_float+0x1de>
 801661c:	f04f 0800 	mov.w	r8, #0
 8016620:	f104 0a1a 	add.w	sl, r4, #26
 8016624:	e7f2      	b.n	801660c <_printf_float+0x410>
 8016626:	2301      	movs	r3, #1
 8016628:	e7df      	b.n	80165ea <_printf_float+0x3ee>
 801662a:	2301      	movs	r3, #1
 801662c:	464a      	mov	r2, r9
 801662e:	4631      	mov	r1, r6
 8016630:	4628      	mov	r0, r5
 8016632:	47b8      	blx	r7
 8016634:	3001      	adds	r0, #1
 8016636:	f43f ae3e 	beq.w	80162b6 <_printf_float+0xba>
 801663a:	f108 0801 	add.w	r8, r8, #1
 801663e:	68e3      	ldr	r3, [r4, #12]
 8016640:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8016642:	1a9b      	subs	r3, r3, r2
 8016644:	4543      	cmp	r3, r8
 8016646:	dcf0      	bgt.n	801662a <_printf_float+0x42e>
 8016648:	e6fc      	b.n	8016444 <_printf_float+0x248>
 801664a:	f04f 0800 	mov.w	r8, #0
 801664e:	f104 0919 	add.w	r9, r4, #25
 8016652:	e7f4      	b.n	801663e <_printf_float+0x442>
 8016654:	2900      	cmp	r1, #0
 8016656:	f43f ae8b 	beq.w	8016370 <_printf_float+0x174>
 801665a:	2300      	movs	r3, #0
 801665c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8016660:	ab09      	add	r3, sp, #36	; 0x24
 8016662:	9300      	str	r3, [sp, #0]
 8016664:	ec49 8b10 	vmov	d0, r8, r9
 8016668:	6022      	str	r2, [r4, #0]
 801666a:	f8cd a004 	str.w	sl, [sp, #4]
 801666e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8016672:	4628      	mov	r0, r5
 8016674:	f7ff fd2e 	bl	80160d4 <__cvt>
 8016678:	4680      	mov	r8, r0
 801667a:	e648      	b.n	801630e <_printf_float+0x112>

0801667c <_printf_common>:
 801667c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016680:	4691      	mov	r9, r2
 8016682:	461f      	mov	r7, r3
 8016684:	688a      	ldr	r2, [r1, #8]
 8016686:	690b      	ldr	r3, [r1, #16]
 8016688:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801668c:	4293      	cmp	r3, r2
 801668e:	bfb8      	it	lt
 8016690:	4613      	movlt	r3, r2
 8016692:	f8c9 3000 	str.w	r3, [r9]
 8016696:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801669a:	4606      	mov	r6, r0
 801669c:	460c      	mov	r4, r1
 801669e:	b112      	cbz	r2, 80166a6 <_printf_common+0x2a>
 80166a0:	3301      	adds	r3, #1
 80166a2:	f8c9 3000 	str.w	r3, [r9]
 80166a6:	6823      	ldr	r3, [r4, #0]
 80166a8:	0699      	lsls	r1, r3, #26
 80166aa:	bf42      	ittt	mi
 80166ac:	f8d9 3000 	ldrmi.w	r3, [r9]
 80166b0:	3302      	addmi	r3, #2
 80166b2:	f8c9 3000 	strmi.w	r3, [r9]
 80166b6:	6825      	ldr	r5, [r4, #0]
 80166b8:	f015 0506 	ands.w	r5, r5, #6
 80166bc:	d107      	bne.n	80166ce <_printf_common+0x52>
 80166be:	f104 0a19 	add.w	sl, r4, #25
 80166c2:	68e3      	ldr	r3, [r4, #12]
 80166c4:	f8d9 2000 	ldr.w	r2, [r9]
 80166c8:	1a9b      	subs	r3, r3, r2
 80166ca:	42ab      	cmp	r3, r5
 80166cc:	dc28      	bgt.n	8016720 <_printf_common+0xa4>
 80166ce:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80166d2:	6822      	ldr	r2, [r4, #0]
 80166d4:	3300      	adds	r3, #0
 80166d6:	bf18      	it	ne
 80166d8:	2301      	movne	r3, #1
 80166da:	0692      	lsls	r2, r2, #26
 80166dc:	d42d      	bmi.n	801673a <_printf_common+0xbe>
 80166de:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80166e2:	4639      	mov	r1, r7
 80166e4:	4630      	mov	r0, r6
 80166e6:	47c0      	blx	r8
 80166e8:	3001      	adds	r0, #1
 80166ea:	d020      	beq.n	801672e <_printf_common+0xb2>
 80166ec:	6823      	ldr	r3, [r4, #0]
 80166ee:	68e5      	ldr	r5, [r4, #12]
 80166f0:	f8d9 2000 	ldr.w	r2, [r9]
 80166f4:	f003 0306 	and.w	r3, r3, #6
 80166f8:	2b04      	cmp	r3, #4
 80166fa:	bf08      	it	eq
 80166fc:	1aad      	subeq	r5, r5, r2
 80166fe:	68a3      	ldr	r3, [r4, #8]
 8016700:	6922      	ldr	r2, [r4, #16]
 8016702:	bf0c      	ite	eq
 8016704:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8016708:	2500      	movne	r5, #0
 801670a:	4293      	cmp	r3, r2
 801670c:	bfc4      	itt	gt
 801670e:	1a9b      	subgt	r3, r3, r2
 8016710:	18ed      	addgt	r5, r5, r3
 8016712:	f04f 0900 	mov.w	r9, #0
 8016716:	341a      	adds	r4, #26
 8016718:	454d      	cmp	r5, r9
 801671a:	d11a      	bne.n	8016752 <_printf_common+0xd6>
 801671c:	2000      	movs	r0, #0
 801671e:	e008      	b.n	8016732 <_printf_common+0xb6>
 8016720:	2301      	movs	r3, #1
 8016722:	4652      	mov	r2, sl
 8016724:	4639      	mov	r1, r7
 8016726:	4630      	mov	r0, r6
 8016728:	47c0      	blx	r8
 801672a:	3001      	adds	r0, #1
 801672c:	d103      	bne.n	8016736 <_printf_common+0xba>
 801672e:	f04f 30ff 	mov.w	r0, #4294967295
 8016732:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016736:	3501      	adds	r5, #1
 8016738:	e7c3      	b.n	80166c2 <_printf_common+0x46>
 801673a:	18e1      	adds	r1, r4, r3
 801673c:	1c5a      	adds	r2, r3, #1
 801673e:	2030      	movs	r0, #48	; 0x30
 8016740:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8016744:	4422      	add	r2, r4
 8016746:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801674a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801674e:	3302      	adds	r3, #2
 8016750:	e7c5      	b.n	80166de <_printf_common+0x62>
 8016752:	2301      	movs	r3, #1
 8016754:	4622      	mov	r2, r4
 8016756:	4639      	mov	r1, r7
 8016758:	4630      	mov	r0, r6
 801675a:	47c0      	blx	r8
 801675c:	3001      	adds	r0, #1
 801675e:	d0e6      	beq.n	801672e <_printf_common+0xb2>
 8016760:	f109 0901 	add.w	r9, r9, #1
 8016764:	e7d8      	b.n	8016718 <_printf_common+0x9c>
	...

08016768 <_printf_i>:
 8016768:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801676c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8016770:	460c      	mov	r4, r1
 8016772:	7e09      	ldrb	r1, [r1, #24]
 8016774:	b085      	sub	sp, #20
 8016776:	296e      	cmp	r1, #110	; 0x6e
 8016778:	4617      	mov	r7, r2
 801677a:	4606      	mov	r6, r0
 801677c:	4698      	mov	r8, r3
 801677e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8016780:	f000 80b3 	beq.w	80168ea <_printf_i+0x182>
 8016784:	d822      	bhi.n	80167cc <_printf_i+0x64>
 8016786:	2963      	cmp	r1, #99	; 0x63
 8016788:	d036      	beq.n	80167f8 <_printf_i+0x90>
 801678a:	d80a      	bhi.n	80167a2 <_printf_i+0x3a>
 801678c:	2900      	cmp	r1, #0
 801678e:	f000 80b9 	beq.w	8016904 <_printf_i+0x19c>
 8016792:	2958      	cmp	r1, #88	; 0x58
 8016794:	f000 8083 	beq.w	801689e <_printf_i+0x136>
 8016798:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801679c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80167a0:	e032      	b.n	8016808 <_printf_i+0xa0>
 80167a2:	2964      	cmp	r1, #100	; 0x64
 80167a4:	d001      	beq.n	80167aa <_printf_i+0x42>
 80167a6:	2969      	cmp	r1, #105	; 0x69
 80167a8:	d1f6      	bne.n	8016798 <_printf_i+0x30>
 80167aa:	6820      	ldr	r0, [r4, #0]
 80167ac:	6813      	ldr	r3, [r2, #0]
 80167ae:	0605      	lsls	r5, r0, #24
 80167b0:	f103 0104 	add.w	r1, r3, #4
 80167b4:	d52a      	bpl.n	801680c <_printf_i+0xa4>
 80167b6:	681b      	ldr	r3, [r3, #0]
 80167b8:	6011      	str	r1, [r2, #0]
 80167ba:	2b00      	cmp	r3, #0
 80167bc:	da03      	bge.n	80167c6 <_printf_i+0x5e>
 80167be:	222d      	movs	r2, #45	; 0x2d
 80167c0:	425b      	negs	r3, r3
 80167c2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80167c6:	486f      	ldr	r0, [pc, #444]	; (8016984 <_printf_i+0x21c>)
 80167c8:	220a      	movs	r2, #10
 80167ca:	e039      	b.n	8016840 <_printf_i+0xd8>
 80167cc:	2973      	cmp	r1, #115	; 0x73
 80167ce:	f000 809d 	beq.w	801690c <_printf_i+0x1a4>
 80167d2:	d808      	bhi.n	80167e6 <_printf_i+0x7e>
 80167d4:	296f      	cmp	r1, #111	; 0x6f
 80167d6:	d020      	beq.n	801681a <_printf_i+0xb2>
 80167d8:	2970      	cmp	r1, #112	; 0x70
 80167da:	d1dd      	bne.n	8016798 <_printf_i+0x30>
 80167dc:	6823      	ldr	r3, [r4, #0]
 80167de:	f043 0320 	orr.w	r3, r3, #32
 80167e2:	6023      	str	r3, [r4, #0]
 80167e4:	e003      	b.n	80167ee <_printf_i+0x86>
 80167e6:	2975      	cmp	r1, #117	; 0x75
 80167e8:	d017      	beq.n	801681a <_printf_i+0xb2>
 80167ea:	2978      	cmp	r1, #120	; 0x78
 80167ec:	d1d4      	bne.n	8016798 <_printf_i+0x30>
 80167ee:	2378      	movs	r3, #120	; 0x78
 80167f0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80167f4:	4864      	ldr	r0, [pc, #400]	; (8016988 <_printf_i+0x220>)
 80167f6:	e055      	b.n	80168a4 <_printf_i+0x13c>
 80167f8:	6813      	ldr	r3, [r2, #0]
 80167fa:	1d19      	adds	r1, r3, #4
 80167fc:	681b      	ldr	r3, [r3, #0]
 80167fe:	6011      	str	r1, [r2, #0]
 8016800:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8016804:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8016808:	2301      	movs	r3, #1
 801680a:	e08c      	b.n	8016926 <_printf_i+0x1be>
 801680c:	681b      	ldr	r3, [r3, #0]
 801680e:	6011      	str	r1, [r2, #0]
 8016810:	f010 0f40 	tst.w	r0, #64	; 0x40
 8016814:	bf18      	it	ne
 8016816:	b21b      	sxthne	r3, r3
 8016818:	e7cf      	b.n	80167ba <_printf_i+0x52>
 801681a:	6813      	ldr	r3, [r2, #0]
 801681c:	6825      	ldr	r5, [r4, #0]
 801681e:	1d18      	adds	r0, r3, #4
 8016820:	6010      	str	r0, [r2, #0]
 8016822:	0628      	lsls	r0, r5, #24
 8016824:	d501      	bpl.n	801682a <_printf_i+0xc2>
 8016826:	681b      	ldr	r3, [r3, #0]
 8016828:	e002      	b.n	8016830 <_printf_i+0xc8>
 801682a:	0668      	lsls	r0, r5, #25
 801682c:	d5fb      	bpl.n	8016826 <_printf_i+0xbe>
 801682e:	881b      	ldrh	r3, [r3, #0]
 8016830:	4854      	ldr	r0, [pc, #336]	; (8016984 <_printf_i+0x21c>)
 8016832:	296f      	cmp	r1, #111	; 0x6f
 8016834:	bf14      	ite	ne
 8016836:	220a      	movne	r2, #10
 8016838:	2208      	moveq	r2, #8
 801683a:	2100      	movs	r1, #0
 801683c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8016840:	6865      	ldr	r5, [r4, #4]
 8016842:	60a5      	str	r5, [r4, #8]
 8016844:	2d00      	cmp	r5, #0
 8016846:	f2c0 8095 	blt.w	8016974 <_printf_i+0x20c>
 801684a:	6821      	ldr	r1, [r4, #0]
 801684c:	f021 0104 	bic.w	r1, r1, #4
 8016850:	6021      	str	r1, [r4, #0]
 8016852:	2b00      	cmp	r3, #0
 8016854:	d13d      	bne.n	80168d2 <_printf_i+0x16a>
 8016856:	2d00      	cmp	r5, #0
 8016858:	f040 808e 	bne.w	8016978 <_printf_i+0x210>
 801685c:	4665      	mov	r5, ip
 801685e:	2a08      	cmp	r2, #8
 8016860:	d10b      	bne.n	801687a <_printf_i+0x112>
 8016862:	6823      	ldr	r3, [r4, #0]
 8016864:	07db      	lsls	r3, r3, #31
 8016866:	d508      	bpl.n	801687a <_printf_i+0x112>
 8016868:	6923      	ldr	r3, [r4, #16]
 801686a:	6862      	ldr	r2, [r4, #4]
 801686c:	429a      	cmp	r2, r3
 801686e:	bfde      	ittt	le
 8016870:	2330      	movle	r3, #48	; 0x30
 8016872:	f805 3c01 	strble.w	r3, [r5, #-1]
 8016876:	f105 35ff 	addle.w	r5, r5, #4294967295
 801687a:	ebac 0305 	sub.w	r3, ip, r5
 801687e:	6123      	str	r3, [r4, #16]
 8016880:	f8cd 8000 	str.w	r8, [sp]
 8016884:	463b      	mov	r3, r7
 8016886:	aa03      	add	r2, sp, #12
 8016888:	4621      	mov	r1, r4
 801688a:	4630      	mov	r0, r6
 801688c:	f7ff fef6 	bl	801667c <_printf_common>
 8016890:	3001      	adds	r0, #1
 8016892:	d14d      	bne.n	8016930 <_printf_i+0x1c8>
 8016894:	f04f 30ff 	mov.w	r0, #4294967295
 8016898:	b005      	add	sp, #20
 801689a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801689e:	4839      	ldr	r0, [pc, #228]	; (8016984 <_printf_i+0x21c>)
 80168a0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80168a4:	6813      	ldr	r3, [r2, #0]
 80168a6:	6821      	ldr	r1, [r4, #0]
 80168a8:	1d1d      	adds	r5, r3, #4
 80168aa:	681b      	ldr	r3, [r3, #0]
 80168ac:	6015      	str	r5, [r2, #0]
 80168ae:	060a      	lsls	r2, r1, #24
 80168b0:	d50b      	bpl.n	80168ca <_printf_i+0x162>
 80168b2:	07ca      	lsls	r2, r1, #31
 80168b4:	bf44      	itt	mi
 80168b6:	f041 0120 	orrmi.w	r1, r1, #32
 80168ba:	6021      	strmi	r1, [r4, #0]
 80168bc:	b91b      	cbnz	r3, 80168c6 <_printf_i+0x15e>
 80168be:	6822      	ldr	r2, [r4, #0]
 80168c0:	f022 0220 	bic.w	r2, r2, #32
 80168c4:	6022      	str	r2, [r4, #0]
 80168c6:	2210      	movs	r2, #16
 80168c8:	e7b7      	b.n	801683a <_printf_i+0xd2>
 80168ca:	064d      	lsls	r5, r1, #25
 80168cc:	bf48      	it	mi
 80168ce:	b29b      	uxthmi	r3, r3
 80168d0:	e7ef      	b.n	80168b2 <_printf_i+0x14a>
 80168d2:	4665      	mov	r5, ip
 80168d4:	fbb3 f1f2 	udiv	r1, r3, r2
 80168d8:	fb02 3311 	mls	r3, r2, r1, r3
 80168dc:	5cc3      	ldrb	r3, [r0, r3]
 80168de:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80168e2:	460b      	mov	r3, r1
 80168e4:	2900      	cmp	r1, #0
 80168e6:	d1f5      	bne.n	80168d4 <_printf_i+0x16c>
 80168e8:	e7b9      	b.n	801685e <_printf_i+0xf6>
 80168ea:	6813      	ldr	r3, [r2, #0]
 80168ec:	6825      	ldr	r5, [r4, #0]
 80168ee:	6961      	ldr	r1, [r4, #20]
 80168f0:	1d18      	adds	r0, r3, #4
 80168f2:	6010      	str	r0, [r2, #0]
 80168f4:	0628      	lsls	r0, r5, #24
 80168f6:	681b      	ldr	r3, [r3, #0]
 80168f8:	d501      	bpl.n	80168fe <_printf_i+0x196>
 80168fa:	6019      	str	r1, [r3, #0]
 80168fc:	e002      	b.n	8016904 <_printf_i+0x19c>
 80168fe:	066a      	lsls	r2, r5, #25
 8016900:	d5fb      	bpl.n	80168fa <_printf_i+0x192>
 8016902:	8019      	strh	r1, [r3, #0]
 8016904:	2300      	movs	r3, #0
 8016906:	6123      	str	r3, [r4, #16]
 8016908:	4665      	mov	r5, ip
 801690a:	e7b9      	b.n	8016880 <_printf_i+0x118>
 801690c:	6813      	ldr	r3, [r2, #0]
 801690e:	1d19      	adds	r1, r3, #4
 8016910:	6011      	str	r1, [r2, #0]
 8016912:	681d      	ldr	r5, [r3, #0]
 8016914:	6862      	ldr	r2, [r4, #4]
 8016916:	2100      	movs	r1, #0
 8016918:	4628      	mov	r0, r5
 801691a:	f7e9 fc61 	bl	80001e0 <memchr>
 801691e:	b108      	cbz	r0, 8016924 <_printf_i+0x1bc>
 8016920:	1b40      	subs	r0, r0, r5
 8016922:	6060      	str	r0, [r4, #4]
 8016924:	6863      	ldr	r3, [r4, #4]
 8016926:	6123      	str	r3, [r4, #16]
 8016928:	2300      	movs	r3, #0
 801692a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801692e:	e7a7      	b.n	8016880 <_printf_i+0x118>
 8016930:	6923      	ldr	r3, [r4, #16]
 8016932:	462a      	mov	r2, r5
 8016934:	4639      	mov	r1, r7
 8016936:	4630      	mov	r0, r6
 8016938:	47c0      	blx	r8
 801693a:	3001      	adds	r0, #1
 801693c:	d0aa      	beq.n	8016894 <_printf_i+0x12c>
 801693e:	6823      	ldr	r3, [r4, #0]
 8016940:	079b      	lsls	r3, r3, #30
 8016942:	d413      	bmi.n	801696c <_printf_i+0x204>
 8016944:	68e0      	ldr	r0, [r4, #12]
 8016946:	9b03      	ldr	r3, [sp, #12]
 8016948:	4298      	cmp	r0, r3
 801694a:	bfb8      	it	lt
 801694c:	4618      	movlt	r0, r3
 801694e:	e7a3      	b.n	8016898 <_printf_i+0x130>
 8016950:	2301      	movs	r3, #1
 8016952:	464a      	mov	r2, r9
 8016954:	4639      	mov	r1, r7
 8016956:	4630      	mov	r0, r6
 8016958:	47c0      	blx	r8
 801695a:	3001      	adds	r0, #1
 801695c:	d09a      	beq.n	8016894 <_printf_i+0x12c>
 801695e:	3501      	adds	r5, #1
 8016960:	68e3      	ldr	r3, [r4, #12]
 8016962:	9a03      	ldr	r2, [sp, #12]
 8016964:	1a9b      	subs	r3, r3, r2
 8016966:	42ab      	cmp	r3, r5
 8016968:	dcf2      	bgt.n	8016950 <_printf_i+0x1e8>
 801696a:	e7eb      	b.n	8016944 <_printf_i+0x1dc>
 801696c:	2500      	movs	r5, #0
 801696e:	f104 0919 	add.w	r9, r4, #25
 8016972:	e7f5      	b.n	8016960 <_printf_i+0x1f8>
 8016974:	2b00      	cmp	r3, #0
 8016976:	d1ac      	bne.n	80168d2 <_printf_i+0x16a>
 8016978:	7803      	ldrb	r3, [r0, #0]
 801697a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801697e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8016982:	e76c      	b.n	801685e <_printf_i+0xf6>
 8016984:	0801b6fa 	.word	0x0801b6fa
 8016988:	0801b70b 	.word	0x0801b70b

0801698c <_scanf_float>:
 801698c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016990:	469a      	mov	sl, r3
 8016992:	688b      	ldr	r3, [r1, #8]
 8016994:	4616      	mov	r6, r2
 8016996:	1e5a      	subs	r2, r3, #1
 8016998:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801699c:	b087      	sub	sp, #28
 801699e:	bf83      	ittte	hi
 80169a0:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 80169a4:	189b      	addhi	r3, r3, r2
 80169a6:	9301      	strhi	r3, [sp, #4]
 80169a8:	2300      	movls	r3, #0
 80169aa:	bf86      	itte	hi
 80169ac:	f240 135d 	movwhi	r3, #349	; 0x15d
 80169b0:	608b      	strhi	r3, [r1, #8]
 80169b2:	9301      	strls	r3, [sp, #4]
 80169b4:	680b      	ldr	r3, [r1, #0]
 80169b6:	4688      	mov	r8, r1
 80169b8:	f04f 0b00 	mov.w	fp, #0
 80169bc:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80169c0:	f848 3b1c 	str.w	r3, [r8], #28
 80169c4:	e9cd bb03 	strd	fp, fp, [sp, #12]
 80169c8:	4607      	mov	r7, r0
 80169ca:	460c      	mov	r4, r1
 80169cc:	4645      	mov	r5, r8
 80169ce:	465a      	mov	r2, fp
 80169d0:	46d9      	mov	r9, fp
 80169d2:	f8cd b008 	str.w	fp, [sp, #8]
 80169d6:	68a1      	ldr	r1, [r4, #8]
 80169d8:	b181      	cbz	r1, 80169fc <_scanf_float+0x70>
 80169da:	6833      	ldr	r3, [r6, #0]
 80169dc:	781b      	ldrb	r3, [r3, #0]
 80169de:	2b49      	cmp	r3, #73	; 0x49
 80169e0:	d071      	beq.n	8016ac6 <_scanf_float+0x13a>
 80169e2:	d84d      	bhi.n	8016a80 <_scanf_float+0xf4>
 80169e4:	2b39      	cmp	r3, #57	; 0x39
 80169e6:	d840      	bhi.n	8016a6a <_scanf_float+0xde>
 80169e8:	2b31      	cmp	r3, #49	; 0x31
 80169ea:	f080 8088 	bcs.w	8016afe <_scanf_float+0x172>
 80169ee:	2b2d      	cmp	r3, #45	; 0x2d
 80169f0:	f000 8090 	beq.w	8016b14 <_scanf_float+0x188>
 80169f4:	d815      	bhi.n	8016a22 <_scanf_float+0x96>
 80169f6:	2b2b      	cmp	r3, #43	; 0x2b
 80169f8:	f000 808c 	beq.w	8016b14 <_scanf_float+0x188>
 80169fc:	f1b9 0f00 	cmp.w	r9, #0
 8016a00:	d003      	beq.n	8016a0a <_scanf_float+0x7e>
 8016a02:	6823      	ldr	r3, [r4, #0]
 8016a04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8016a08:	6023      	str	r3, [r4, #0]
 8016a0a:	3a01      	subs	r2, #1
 8016a0c:	2a01      	cmp	r2, #1
 8016a0e:	f200 80ea 	bhi.w	8016be6 <_scanf_float+0x25a>
 8016a12:	4545      	cmp	r5, r8
 8016a14:	f200 80dc 	bhi.w	8016bd0 <_scanf_float+0x244>
 8016a18:	2601      	movs	r6, #1
 8016a1a:	4630      	mov	r0, r6
 8016a1c:	b007      	add	sp, #28
 8016a1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016a22:	2b2e      	cmp	r3, #46	; 0x2e
 8016a24:	f000 809f 	beq.w	8016b66 <_scanf_float+0x1da>
 8016a28:	2b30      	cmp	r3, #48	; 0x30
 8016a2a:	d1e7      	bne.n	80169fc <_scanf_float+0x70>
 8016a2c:	6820      	ldr	r0, [r4, #0]
 8016a2e:	f410 7f80 	tst.w	r0, #256	; 0x100
 8016a32:	d064      	beq.n	8016afe <_scanf_float+0x172>
 8016a34:	9b01      	ldr	r3, [sp, #4]
 8016a36:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8016a3a:	6020      	str	r0, [r4, #0]
 8016a3c:	f109 0901 	add.w	r9, r9, #1
 8016a40:	b11b      	cbz	r3, 8016a4a <_scanf_float+0xbe>
 8016a42:	3b01      	subs	r3, #1
 8016a44:	3101      	adds	r1, #1
 8016a46:	9301      	str	r3, [sp, #4]
 8016a48:	60a1      	str	r1, [r4, #8]
 8016a4a:	68a3      	ldr	r3, [r4, #8]
 8016a4c:	3b01      	subs	r3, #1
 8016a4e:	60a3      	str	r3, [r4, #8]
 8016a50:	6923      	ldr	r3, [r4, #16]
 8016a52:	3301      	adds	r3, #1
 8016a54:	6123      	str	r3, [r4, #16]
 8016a56:	6873      	ldr	r3, [r6, #4]
 8016a58:	3b01      	subs	r3, #1
 8016a5a:	2b00      	cmp	r3, #0
 8016a5c:	6073      	str	r3, [r6, #4]
 8016a5e:	f340 80ac 	ble.w	8016bba <_scanf_float+0x22e>
 8016a62:	6833      	ldr	r3, [r6, #0]
 8016a64:	3301      	adds	r3, #1
 8016a66:	6033      	str	r3, [r6, #0]
 8016a68:	e7b5      	b.n	80169d6 <_scanf_float+0x4a>
 8016a6a:	2b45      	cmp	r3, #69	; 0x45
 8016a6c:	f000 8085 	beq.w	8016b7a <_scanf_float+0x1ee>
 8016a70:	2b46      	cmp	r3, #70	; 0x46
 8016a72:	d06a      	beq.n	8016b4a <_scanf_float+0x1be>
 8016a74:	2b41      	cmp	r3, #65	; 0x41
 8016a76:	d1c1      	bne.n	80169fc <_scanf_float+0x70>
 8016a78:	2a01      	cmp	r2, #1
 8016a7a:	d1bf      	bne.n	80169fc <_scanf_float+0x70>
 8016a7c:	2202      	movs	r2, #2
 8016a7e:	e046      	b.n	8016b0e <_scanf_float+0x182>
 8016a80:	2b65      	cmp	r3, #101	; 0x65
 8016a82:	d07a      	beq.n	8016b7a <_scanf_float+0x1ee>
 8016a84:	d818      	bhi.n	8016ab8 <_scanf_float+0x12c>
 8016a86:	2b54      	cmp	r3, #84	; 0x54
 8016a88:	d066      	beq.n	8016b58 <_scanf_float+0x1cc>
 8016a8a:	d811      	bhi.n	8016ab0 <_scanf_float+0x124>
 8016a8c:	2b4e      	cmp	r3, #78	; 0x4e
 8016a8e:	d1b5      	bne.n	80169fc <_scanf_float+0x70>
 8016a90:	2a00      	cmp	r2, #0
 8016a92:	d146      	bne.n	8016b22 <_scanf_float+0x196>
 8016a94:	f1b9 0f00 	cmp.w	r9, #0
 8016a98:	d145      	bne.n	8016b26 <_scanf_float+0x19a>
 8016a9a:	6821      	ldr	r1, [r4, #0]
 8016a9c:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8016aa0:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8016aa4:	d13f      	bne.n	8016b26 <_scanf_float+0x19a>
 8016aa6:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8016aaa:	6021      	str	r1, [r4, #0]
 8016aac:	2201      	movs	r2, #1
 8016aae:	e02e      	b.n	8016b0e <_scanf_float+0x182>
 8016ab0:	2b59      	cmp	r3, #89	; 0x59
 8016ab2:	d01e      	beq.n	8016af2 <_scanf_float+0x166>
 8016ab4:	2b61      	cmp	r3, #97	; 0x61
 8016ab6:	e7de      	b.n	8016a76 <_scanf_float+0xea>
 8016ab8:	2b6e      	cmp	r3, #110	; 0x6e
 8016aba:	d0e9      	beq.n	8016a90 <_scanf_float+0x104>
 8016abc:	d815      	bhi.n	8016aea <_scanf_float+0x15e>
 8016abe:	2b66      	cmp	r3, #102	; 0x66
 8016ac0:	d043      	beq.n	8016b4a <_scanf_float+0x1be>
 8016ac2:	2b69      	cmp	r3, #105	; 0x69
 8016ac4:	d19a      	bne.n	80169fc <_scanf_float+0x70>
 8016ac6:	f1bb 0f00 	cmp.w	fp, #0
 8016aca:	d138      	bne.n	8016b3e <_scanf_float+0x1b2>
 8016acc:	f1b9 0f00 	cmp.w	r9, #0
 8016ad0:	d197      	bne.n	8016a02 <_scanf_float+0x76>
 8016ad2:	6821      	ldr	r1, [r4, #0]
 8016ad4:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8016ad8:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8016adc:	d195      	bne.n	8016a0a <_scanf_float+0x7e>
 8016ade:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8016ae2:	6021      	str	r1, [r4, #0]
 8016ae4:	f04f 0b01 	mov.w	fp, #1
 8016ae8:	e011      	b.n	8016b0e <_scanf_float+0x182>
 8016aea:	2b74      	cmp	r3, #116	; 0x74
 8016aec:	d034      	beq.n	8016b58 <_scanf_float+0x1cc>
 8016aee:	2b79      	cmp	r3, #121	; 0x79
 8016af0:	d184      	bne.n	80169fc <_scanf_float+0x70>
 8016af2:	f1bb 0f07 	cmp.w	fp, #7
 8016af6:	d181      	bne.n	80169fc <_scanf_float+0x70>
 8016af8:	f04f 0b08 	mov.w	fp, #8
 8016afc:	e007      	b.n	8016b0e <_scanf_float+0x182>
 8016afe:	eb12 0f0b 	cmn.w	r2, fp
 8016b02:	f47f af7b 	bne.w	80169fc <_scanf_float+0x70>
 8016b06:	6821      	ldr	r1, [r4, #0]
 8016b08:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8016b0c:	6021      	str	r1, [r4, #0]
 8016b0e:	702b      	strb	r3, [r5, #0]
 8016b10:	3501      	adds	r5, #1
 8016b12:	e79a      	b.n	8016a4a <_scanf_float+0xbe>
 8016b14:	6821      	ldr	r1, [r4, #0]
 8016b16:	0608      	lsls	r0, r1, #24
 8016b18:	f57f af70 	bpl.w	80169fc <_scanf_float+0x70>
 8016b1c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8016b20:	e7f4      	b.n	8016b0c <_scanf_float+0x180>
 8016b22:	2a02      	cmp	r2, #2
 8016b24:	d047      	beq.n	8016bb6 <_scanf_float+0x22a>
 8016b26:	f1bb 0f01 	cmp.w	fp, #1
 8016b2a:	d003      	beq.n	8016b34 <_scanf_float+0x1a8>
 8016b2c:	f1bb 0f04 	cmp.w	fp, #4
 8016b30:	f47f af64 	bne.w	80169fc <_scanf_float+0x70>
 8016b34:	f10b 0b01 	add.w	fp, fp, #1
 8016b38:	fa5f fb8b 	uxtb.w	fp, fp
 8016b3c:	e7e7      	b.n	8016b0e <_scanf_float+0x182>
 8016b3e:	f1bb 0f03 	cmp.w	fp, #3
 8016b42:	d0f7      	beq.n	8016b34 <_scanf_float+0x1a8>
 8016b44:	f1bb 0f05 	cmp.w	fp, #5
 8016b48:	e7f2      	b.n	8016b30 <_scanf_float+0x1a4>
 8016b4a:	f1bb 0f02 	cmp.w	fp, #2
 8016b4e:	f47f af55 	bne.w	80169fc <_scanf_float+0x70>
 8016b52:	f04f 0b03 	mov.w	fp, #3
 8016b56:	e7da      	b.n	8016b0e <_scanf_float+0x182>
 8016b58:	f1bb 0f06 	cmp.w	fp, #6
 8016b5c:	f47f af4e 	bne.w	80169fc <_scanf_float+0x70>
 8016b60:	f04f 0b07 	mov.w	fp, #7
 8016b64:	e7d3      	b.n	8016b0e <_scanf_float+0x182>
 8016b66:	6821      	ldr	r1, [r4, #0]
 8016b68:	0588      	lsls	r0, r1, #22
 8016b6a:	f57f af47 	bpl.w	80169fc <_scanf_float+0x70>
 8016b6e:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8016b72:	6021      	str	r1, [r4, #0]
 8016b74:	f8cd 9008 	str.w	r9, [sp, #8]
 8016b78:	e7c9      	b.n	8016b0e <_scanf_float+0x182>
 8016b7a:	6821      	ldr	r1, [r4, #0]
 8016b7c:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8016b80:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8016b84:	d006      	beq.n	8016b94 <_scanf_float+0x208>
 8016b86:	0548      	lsls	r0, r1, #21
 8016b88:	f57f af38 	bpl.w	80169fc <_scanf_float+0x70>
 8016b8c:	f1b9 0f00 	cmp.w	r9, #0
 8016b90:	f43f af3b 	beq.w	8016a0a <_scanf_float+0x7e>
 8016b94:	0588      	lsls	r0, r1, #22
 8016b96:	bf58      	it	pl
 8016b98:	9802      	ldrpl	r0, [sp, #8]
 8016b9a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8016b9e:	bf58      	it	pl
 8016ba0:	eba9 0000 	subpl.w	r0, r9, r0
 8016ba4:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8016ba8:	bf58      	it	pl
 8016baa:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8016bae:	6021      	str	r1, [r4, #0]
 8016bb0:	f04f 0900 	mov.w	r9, #0
 8016bb4:	e7ab      	b.n	8016b0e <_scanf_float+0x182>
 8016bb6:	2203      	movs	r2, #3
 8016bb8:	e7a9      	b.n	8016b0e <_scanf_float+0x182>
 8016bba:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8016bbe:	9205      	str	r2, [sp, #20]
 8016bc0:	4631      	mov	r1, r6
 8016bc2:	4638      	mov	r0, r7
 8016bc4:	4798      	blx	r3
 8016bc6:	9a05      	ldr	r2, [sp, #20]
 8016bc8:	2800      	cmp	r0, #0
 8016bca:	f43f af04 	beq.w	80169d6 <_scanf_float+0x4a>
 8016bce:	e715      	b.n	80169fc <_scanf_float+0x70>
 8016bd0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016bd4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8016bd8:	4632      	mov	r2, r6
 8016bda:	4638      	mov	r0, r7
 8016bdc:	4798      	blx	r3
 8016bde:	6923      	ldr	r3, [r4, #16]
 8016be0:	3b01      	subs	r3, #1
 8016be2:	6123      	str	r3, [r4, #16]
 8016be4:	e715      	b.n	8016a12 <_scanf_float+0x86>
 8016be6:	f10b 33ff 	add.w	r3, fp, #4294967295
 8016bea:	2b06      	cmp	r3, #6
 8016bec:	d80a      	bhi.n	8016c04 <_scanf_float+0x278>
 8016bee:	f1bb 0f02 	cmp.w	fp, #2
 8016bf2:	d968      	bls.n	8016cc6 <_scanf_float+0x33a>
 8016bf4:	f1ab 0b03 	sub.w	fp, fp, #3
 8016bf8:	fa5f fb8b 	uxtb.w	fp, fp
 8016bfc:	eba5 0b0b 	sub.w	fp, r5, fp
 8016c00:	455d      	cmp	r5, fp
 8016c02:	d14b      	bne.n	8016c9c <_scanf_float+0x310>
 8016c04:	6823      	ldr	r3, [r4, #0]
 8016c06:	05da      	lsls	r2, r3, #23
 8016c08:	d51f      	bpl.n	8016c4a <_scanf_float+0x2be>
 8016c0a:	055b      	lsls	r3, r3, #21
 8016c0c:	d468      	bmi.n	8016ce0 <_scanf_float+0x354>
 8016c0e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8016c12:	6923      	ldr	r3, [r4, #16]
 8016c14:	2965      	cmp	r1, #101	; 0x65
 8016c16:	f103 33ff 	add.w	r3, r3, #4294967295
 8016c1a:	f105 3bff 	add.w	fp, r5, #4294967295
 8016c1e:	6123      	str	r3, [r4, #16]
 8016c20:	d00d      	beq.n	8016c3e <_scanf_float+0x2b2>
 8016c22:	2945      	cmp	r1, #69	; 0x45
 8016c24:	d00b      	beq.n	8016c3e <_scanf_float+0x2b2>
 8016c26:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016c2a:	4632      	mov	r2, r6
 8016c2c:	4638      	mov	r0, r7
 8016c2e:	4798      	blx	r3
 8016c30:	6923      	ldr	r3, [r4, #16]
 8016c32:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8016c36:	3b01      	subs	r3, #1
 8016c38:	f1a5 0b02 	sub.w	fp, r5, #2
 8016c3c:	6123      	str	r3, [r4, #16]
 8016c3e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016c42:	4632      	mov	r2, r6
 8016c44:	4638      	mov	r0, r7
 8016c46:	4798      	blx	r3
 8016c48:	465d      	mov	r5, fp
 8016c4a:	6826      	ldr	r6, [r4, #0]
 8016c4c:	f016 0610 	ands.w	r6, r6, #16
 8016c50:	d17a      	bne.n	8016d48 <_scanf_float+0x3bc>
 8016c52:	702e      	strb	r6, [r5, #0]
 8016c54:	6823      	ldr	r3, [r4, #0]
 8016c56:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8016c5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8016c5e:	d142      	bne.n	8016ce6 <_scanf_float+0x35a>
 8016c60:	9b02      	ldr	r3, [sp, #8]
 8016c62:	eba9 0303 	sub.w	r3, r9, r3
 8016c66:	425a      	negs	r2, r3
 8016c68:	2b00      	cmp	r3, #0
 8016c6a:	d149      	bne.n	8016d00 <_scanf_float+0x374>
 8016c6c:	2200      	movs	r2, #0
 8016c6e:	4641      	mov	r1, r8
 8016c70:	4638      	mov	r0, r7
 8016c72:	f000 fee9 	bl	8017a48 <_strtod_r>
 8016c76:	6825      	ldr	r5, [r4, #0]
 8016c78:	f8da 3000 	ldr.w	r3, [sl]
 8016c7c:	f015 0f02 	tst.w	r5, #2
 8016c80:	f103 0204 	add.w	r2, r3, #4
 8016c84:	ec59 8b10 	vmov	r8, r9, d0
 8016c88:	f8ca 2000 	str.w	r2, [sl]
 8016c8c:	d043      	beq.n	8016d16 <_scanf_float+0x38a>
 8016c8e:	681b      	ldr	r3, [r3, #0]
 8016c90:	e9c3 8900 	strd	r8, r9, [r3]
 8016c94:	68e3      	ldr	r3, [r4, #12]
 8016c96:	3301      	adds	r3, #1
 8016c98:	60e3      	str	r3, [r4, #12]
 8016c9a:	e6be      	b.n	8016a1a <_scanf_float+0x8e>
 8016c9c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016ca0:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8016ca4:	4632      	mov	r2, r6
 8016ca6:	4638      	mov	r0, r7
 8016ca8:	4798      	blx	r3
 8016caa:	6923      	ldr	r3, [r4, #16]
 8016cac:	3b01      	subs	r3, #1
 8016cae:	6123      	str	r3, [r4, #16]
 8016cb0:	e7a6      	b.n	8016c00 <_scanf_float+0x274>
 8016cb2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016cb6:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8016cba:	4632      	mov	r2, r6
 8016cbc:	4638      	mov	r0, r7
 8016cbe:	4798      	blx	r3
 8016cc0:	6923      	ldr	r3, [r4, #16]
 8016cc2:	3b01      	subs	r3, #1
 8016cc4:	6123      	str	r3, [r4, #16]
 8016cc6:	4545      	cmp	r5, r8
 8016cc8:	d8f3      	bhi.n	8016cb2 <_scanf_float+0x326>
 8016cca:	e6a5      	b.n	8016a18 <_scanf_float+0x8c>
 8016ccc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016cd0:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8016cd4:	4632      	mov	r2, r6
 8016cd6:	4638      	mov	r0, r7
 8016cd8:	4798      	blx	r3
 8016cda:	6923      	ldr	r3, [r4, #16]
 8016cdc:	3b01      	subs	r3, #1
 8016cde:	6123      	str	r3, [r4, #16]
 8016ce0:	4545      	cmp	r5, r8
 8016ce2:	d8f3      	bhi.n	8016ccc <_scanf_float+0x340>
 8016ce4:	e698      	b.n	8016a18 <_scanf_float+0x8c>
 8016ce6:	9b03      	ldr	r3, [sp, #12]
 8016ce8:	2b00      	cmp	r3, #0
 8016cea:	d0bf      	beq.n	8016c6c <_scanf_float+0x2e0>
 8016cec:	9904      	ldr	r1, [sp, #16]
 8016cee:	230a      	movs	r3, #10
 8016cf0:	4632      	mov	r2, r6
 8016cf2:	3101      	adds	r1, #1
 8016cf4:	4638      	mov	r0, r7
 8016cf6:	f000 ff33 	bl	8017b60 <_strtol_r>
 8016cfa:	9b03      	ldr	r3, [sp, #12]
 8016cfc:	9d04      	ldr	r5, [sp, #16]
 8016cfe:	1ac2      	subs	r2, r0, r3
 8016d00:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8016d04:	429d      	cmp	r5, r3
 8016d06:	bf28      	it	cs
 8016d08:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8016d0c:	490f      	ldr	r1, [pc, #60]	; (8016d4c <_scanf_float+0x3c0>)
 8016d0e:	4628      	mov	r0, r5
 8016d10:	f000 f868 	bl	8016de4 <siprintf>
 8016d14:	e7aa      	b.n	8016c6c <_scanf_float+0x2e0>
 8016d16:	f015 0504 	ands.w	r5, r5, #4
 8016d1a:	d1b8      	bne.n	8016c8e <_scanf_float+0x302>
 8016d1c:	681f      	ldr	r7, [r3, #0]
 8016d1e:	ee10 2a10 	vmov	r2, s0
 8016d22:	464b      	mov	r3, r9
 8016d24:	ee10 0a10 	vmov	r0, s0
 8016d28:	4649      	mov	r1, r9
 8016d2a:	f7e9 feff 	bl	8000b2c <__aeabi_dcmpun>
 8016d2e:	b128      	cbz	r0, 8016d3c <_scanf_float+0x3b0>
 8016d30:	4628      	mov	r0, r5
 8016d32:	f000 f81d 	bl	8016d70 <nanf>
 8016d36:	ed87 0a00 	vstr	s0, [r7]
 8016d3a:	e7ab      	b.n	8016c94 <_scanf_float+0x308>
 8016d3c:	4640      	mov	r0, r8
 8016d3e:	4649      	mov	r1, r9
 8016d40:	f7e9 ff52 	bl	8000be8 <__aeabi_d2f>
 8016d44:	6038      	str	r0, [r7, #0]
 8016d46:	e7a5      	b.n	8016c94 <_scanf_float+0x308>
 8016d48:	2600      	movs	r6, #0
 8016d4a:	e666      	b.n	8016a1a <_scanf_float+0x8e>
 8016d4c:	0801b71c 	.word	0x0801b71c

08016d50 <_sbrk_r>:
 8016d50:	b538      	push	{r3, r4, r5, lr}
 8016d52:	4c06      	ldr	r4, [pc, #24]	; (8016d6c <_sbrk_r+0x1c>)
 8016d54:	2300      	movs	r3, #0
 8016d56:	4605      	mov	r5, r0
 8016d58:	4608      	mov	r0, r1
 8016d5a:	6023      	str	r3, [r4, #0]
 8016d5c:	f7f4 fad4 	bl	800b308 <_sbrk>
 8016d60:	1c43      	adds	r3, r0, #1
 8016d62:	d102      	bne.n	8016d6a <_sbrk_r+0x1a>
 8016d64:	6823      	ldr	r3, [r4, #0]
 8016d66:	b103      	cbz	r3, 8016d6a <_sbrk_r+0x1a>
 8016d68:	602b      	str	r3, [r5, #0]
 8016d6a:	bd38      	pop	{r3, r4, r5, pc}
 8016d6c:	2000c96c 	.word	0x2000c96c

08016d70 <nanf>:
 8016d70:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8016d78 <nanf+0x8>
 8016d74:	4770      	bx	lr
 8016d76:	bf00      	nop
 8016d78:	7fc00000 	.word	0x7fc00000

08016d7c <sniprintf>:
 8016d7c:	b40c      	push	{r2, r3}
 8016d7e:	b530      	push	{r4, r5, lr}
 8016d80:	4b17      	ldr	r3, [pc, #92]	; (8016de0 <sniprintf+0x64>)
 8016d82:	1e0c      	subs	r4, r1, #0
 8016d84:	b09d      	sub	sp, #116	; 0x74
 8016d86:	681d      	ldr	r5, [r3, #0]
 8016d88:	da08      	bge.n	8016d9c <sniprintf+0x20>
 8016d8a:	238b      	movs	r3, #139	; 0x8b
 8016d8c:	602b      	str	r3, [r5, #0]
 8016d8e:	f04f 30ff 	mov.w	r0, #4294967295
 8016d92:	b01d      	add	sp, #116	; 0x74
 8016d94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016d98:	b002      	add	sp, #8
 8016d9a:	4770      	bx	lr
 8016d9c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8016da0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8016da4:	bf14      	ite	ne
 8016da6:	f104 33ff 	addne.w	r3, r4, #4294967295
 8016daa:	4623      	moveq	r3, r4
 8016dac:	9304      	str	r3, [sp, #16]
 8016dae:	9307      	str	r3, [sp, #28]
 8016db0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8016db4:	9002      	str	r0, [sp, #8]
 8016db6:	9006      	str	r0, [sp, #24]
 8016db8:	f8ad 3016 	strh.w	r3, [sp, #22]
 8016dbc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8016dbe:	ab21      	add	r3, sp, #132	; 0x84
 8016dc0:	a902      	add	r1, sp, #8
 8016dc2:	4628      	mov	r0, r5
 8016dc4:	9301      	str	r3, [sp, #4]
 8016dc6:	f002 fcd9 	bl	801977c <_svfiprintf_r>
 8016dca:	1c43      	adds	r3, r0, #1
 8016dcc:	bfbc      	itt	lt
 8016dce:	238b      	movlt	r3, #139	; 0x8b
 8016dd0:	602b      	strlt	r3, [r5, #0]
 8016dd2:	2c00      	cmp	r4, #0
 8016dd4:	d0dd      	beq.n	8016d92 <sniprintf+0x16>
 8016dd6:	9b02      	ldr	r3, [sp, #8]
 8016dd8:	2200      	movs	r2, #0
 8016dda:	701a      	strb	r2, [r3, #0]
 8016ddc:	e7d9      	b.n	8016d92 <sniprintf+0x16>
 8016dde:	bf00      	nop
 8016de0:	200009ac 	.word	0x200009ac

08016de4 <siprintf>:
 8016de4:	b40e      	push	{r1, r2, r3}
 8016de6:	b500      	push	{lr}
 8016de8:	b09c      	sub	sp, #112	; 0x70
 8016dea:	ab1d      	add	r3, sp, #116	; 0x74
 8016dec:	9002      	str	r0, [sp, #8]
 8016dee:	9006      	str	r0, [sp, #24]
 8016df0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8016df4:	4809      	ldr	r0, [pc, #36]	; (8016e1c <siprintf+0x38>)
 8016df6:	9107      	str	r1, [sp, #28]
 8016df8:	9104      	str	r1, [sp, #16]
 8016dfa:	4909      	ldr	r1, [pc, #36]	; (8016e20 <siprintf+0x3c>)
 8016dfc:	f853 2b04 	ldr.w	r2, [r3], #4
 8016e00:	9105      	str	r1, [sp, #20]
 8016e02:	6800      	ldr	r0, [r0, #0]
 8016e04:	9301      	str	r3, [sp, #4]
 8016e06:	a902      	add	r1, sp, #8
 8016e08:	f002 fcb8 	bl	801977c <_svfiprintf_r>
 8016e0c:	9b02      	ldr	r3, [sp, #8]
 8016e0e:	2200      	movs	r2, #0
 8016e10:	701a      	strb	r2, [r3, #0]
 8016e12:	b01c      	add	sp, #112	; 0x70
 8016e14:	f85d eb04 	ldr.w	lr, [sp], #4
 8016e18:	b003      	add	sp, #12
 8016e1a:	4770      	bx	lr
 8016e1c:	200009ac 	.word	0x200009ac
 8016e20:	ffff0208 	.word	0xffff0208

08016e24 <sulp>:
 8016e24:	b570      	push	{r4, r5, r6, lr}
 8016e26:	4604      	mov	r4, r0
 8016e28:	460d      	mov	r5, r1
 8016e2a:	ec45 4b10 	vmov	d0, r4, r5
 8016e2e:	4616      	mov	r6, r2
 8016e30:	f002 fb08 	bl	8019444 <__ulp>
 8016e34:	ec51 0b10 	vmov	r0, r1, d0
 8016e38:	b17e      	cbz	r6, 8016e5a <sulp+0x36>
 8016e3a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8016e3e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8016e42:	2b00      	cmp	r3, #0
 8016e44:	dd09      	ble.n	8016e5a <sulp+0x36>
 8016e46:	051b      	lsls	r3, r3, #20
 8016e48:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8016e4c:	2400      	movs	r4, #0
 8016e4e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8016e52:	4622      	mov	r2, r4
 8016e54:	462b      	mov	r3, r5
 8016e56:	f7e9 fbcf 	bl	80005f8 <__aeabi_dmul>
 8016e5a:	bd70      	pop	{r4, r5, r6, pc}
 8016e5c:	0000      	movs	r0, r0
	...

08016e60 <_strtod_l>:
 8016e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016e64:	461f      	mov	r7, r3
 8016e66:	b0a1      	sub	sp, #132	; 0x84
 8016e68:	2300      	movs	r3, #0
 8016e6a:	4681      	mov	r9, r0
 8016e6c:	4638      	mov	r0, r7
 8016e6e:	460e      	mov	r6, r1
 8016e70:	9217      	str	r2, [sp, #92]	; 0x5c
 8016e72:	931c      	str	r3, [sp, #112]	; 0x70
 8016e74:	f001 fff5 	bl	8018e62 <__localeconv_l>
 8016e78:	4680      	mov	r8, r0
 8016e7a:	6800      	ldr	r0, [r0, #0]
 8016e7c:	f7e9 f9a8 	bl	80001d0 <strlen>
 8016e80:	f04f 0a00 	mov.w	sl, #0
 8016e84:	4604      	mov	r4, r0
 8016e86:	f04f 0b00 	mov.w	fp, #0
 8016e8a:	961b      	str	r6, [sp, #108]	; 0x6c
 8016e8c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016e8e:	781a      	ldrb	r2, [r3, #0]
 8016e90:	2a0d      	cmp	r2, #13
 8016e92:	d832      	bhi.n	8016efa <_strtod_l+0x9a>
 8016e94:	2a09      	cmp	r2, #9
 8016e96:	d236      	bcs.n	8016f06 <_strtod_l+0xa6>
 8016e98:	2a00      	cmp	r2, #0
 8016e9a:	d03e      	beq.n	8016f1a <_strtod_l+0xba>
 8016e9c:	2300      	movs	r3, #0
 8016e9e:	930d      	str	r3, [sp, #52]	; 0x34
 8016ea0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8016ea2:	782b      	ldrb	r3, [r5, #0]
 8016ea4:	2b30      	cmp	r3, #48	; 0x30
 8016ea6:	f040 80ac 	bne.w	8017002 <_strtod_l+0x1a2>
 8016eaa:	786b      	ldrb	r3, [r5, #1]
 8016eac:	2b58      	cmp	r3, #88	; 0x58
 8016eae:	d001      	beq.n	8016eb4 <_strtod_l+0x54>
 8016eb0:	2b78      	cmp	r3, #120	; 0x78
 8016eb2:	d167      	bne.n	8016f84 <_strtod_l+0x124>
 8016eb4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016eb6:	9301      	str	r3, [sp, #4]
 8016eb8:	ab1c      	add	r3, sp, #112	; 0x70
 8016eba:	9300      	str	r3, [sp, #0]
 8016ebc:	9702      	str	r7, [sp, #8]
 8016ebe:	ab1d      	add	r3, sp, #116	; 0x74
 8016ec0:	4a88      	ldr	r2, [pc, #544]	; (80170e4 <_strtod_l+0x284>)
 8016ec2:	a91b      	add	r1, sp, #108	; 0x6c
 8016ec4:	4648      	mov	r0, r9
 8016ec6:	f001 fcf2 	bl	80188ae <__gethex>
 8016eca:	f010 0407 	ands.w	r4, r0, #7
 8016ece:	4606      	mov	r6, r0
 8016ed0:	d005      	beq.n	8016ede <_strtod_l+0x7e>
 8016ed2:	2c06      	cmp	r4, #6
 8016ed4:	d12b      	bne.n	8016f2e <_strtod_l+0xce>
 8016ed6:	3501      	adds	r5, #1
 8016ed8:	2300      	movs	r3, #0
 8016eda:	951b      	str	r5, [sp, #108]	; 0x6c
 8016edc:	930d      	str	r3, [sp, #52]	; 0x34
 8016ede:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8016ee0:	2b00      	cmp	r3, #0
 8016ee2:	f040 859a 	bne.w	8017a1a <_strtod_l+0xbba>
 8016ee6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016ee8:	b1e3      	cbz	r3, 8016f24 <_strtod_l+0xc4>
 8016eea:	4652      	mov	r2, sl
 8016eec:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8016ef0:	ec43 2b10 	vmov	d0, r2, r3
 8016ef4:	b021      	add	sp, #132	; 0x84
 8016ef6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016efa:	2a2b      	cmp	r2, #43	; 0x2b
 8016efc:	d015      	beq.n	8016f2a <_strtod_l+0xca>
 8016efe:	2a2d      	cmp	r2, #45	; 0x2d
 8016f00:	d004      	beq.n	8016f0c <_strtod_l+0xac>
 8016f02:	2a20      	cmp	r2, #32
 8016f04:	d1ca      	bne.n	8016e9c <_strtod_l+0x3c>
 8016f06:	3301      	adds	r3, #1
 8016f08:	931b      	str	r3, [sp, #108]	; 0x6c
 8016f0a:	e7bf      	b.n	8016e8c <_strtod_l+0x2c>
 8016f0c:	2201      	movs	r2, #1
 8016f0e:	920d      	str	r2, [sp, #52]	; 0x34
 8016f10:	1c5a      	adds	r2, r3, #1
 8016f12:	921b      	str	r2, [sp, #108]	; 0x6c
 8016f14:	785b      	ldrb	r3, [r3, #1]
 8016f16:	2b00      	cmp	r3, #0
 8016f18:	d1c2      	bne.n	8016ea0 <_strtod_l+0x40>
 8016f1a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8016f1c:	961b      	str	r6, [sp, #108]	; 0x6c
 8016f1e:	2b00      	cmp	r3, #0
 8016f20:	f040 8579 	bne.w	8017a16 <_strtod_l+0xbb6>
 8016f24:	4652      	mov	r2, sl
 8016f26:	465b      	mov	r3, fp
 8016f28:	e7e2      	b.n	8016ef0 <_strtod_l+0x90>
 8016f2a:	2200      	movs	r2, #0
 8016f2c:	e7ef      	b.n	8016f0e <_strtod_l+0xae>
 8016f2e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8016f30:	b13a      	cbz	r2, 8016f42 <_strtod_l+0xe2>
 8016f32:	2135      	movs	r1, #53	; 0x35
 8016f34:	a81e      	add	r0, sp, #120	; 0x78
 8016f36:	f002 fb7d 	bl	8019634 <__copybits>
 8016f3a:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016f3c:	4648      	mov	r0, r9
 8016f3e:	f001 ffe9 	bl	8018f14 <_Bfree>
 8016f42:	3c01      	subs	r4, #1
 8016f44:	2c04      	cmp	r4, #4
 8016f46:	d806      	bhi.n	8016f56 <_strtod_l+0xf6>
 8016f48:	e8df f004 	tbb	[pc, r4]
 8016f4c:	1714030a 	.word	0x1714030a
 8016f50:	0a          	.byte	0x0a
 8016f51:	00          	.byte	0x00
 8016f52:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8016f56:	0730      	lsls	r0, r6, #28
 8016f58:	d5c1      	bpl.n	8016ede <_strtod_l+0x7e>
 8016f5a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8016f5e:	e7be      	b.n	8016ede <_strtod_l+0x7e>
 8016f60:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8016f64:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8016f66:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8016f6a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8016f6e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8016f72:	e7f0      	b.n	8016f56 <_strtod_l+0xf6>
 8016f74:	f8df b170 	ldr.w	fp, [pc, #368]	; 80170e8 <_strtod_l+0x288>
 8016f78:	e7ed      	b.n	8016f56 <_strtod_l+0xf6>
 8016f7a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8016f7e:	f04f 3aff 	mov.w	sl, #4294967295
 8016f82:	e7e8      	b.n	8016f56 <_strtod_l+0xf6>
 8016f84:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016f86:	1c5a      	adds	r2, r3, #1
 8016f88:	921b      	str	r2, [sp, #108]	; 0x6c
 8016f8a:	785b      	ldrb	r3, [r3, #1]
 8016f8c:	2b30      	cmp	r3, #48	; 0x30
 8016f8e:	d0f9      	beq.n	8016f84 <_strtod_l+0x124>
 8016f90:	2b00      	cmp	r3, #0
 8016f92:	d0a4      	beq.n	8016ede <_strtod_l+0x7e>
 8016f94:	2301      	movs	r3, #1
 8016f96:	2500      	movs	r5, #0
 8016f98:	9306      	str	r3, [sp, #24]
 8016f9a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016f9c:	9308      	str	r3, [sp, #32]
 8016f9e:	9507      	str	r5, [sp, #28]
 8016fa0:	9505      	str	r5, [sp, #20]
 8016fa2:	220a      	movs	r2, #10
 8016fa4:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8016fa6:	7807      	ldrb	r7, [r0, #0]
 8016fa8:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8016fac:	b2d9      	uxtb	r1, r3
 8016fae:	2909      	cmp	r1, #9
 8016fb0:	d929      	bls.n	8017006 <_strtod_l+0x1a6>
 8016fb2:	4622      	mov	r2, r4
 8016fb4:	f8d8 1000 	ldr.w	r1, [r8]
 8016fb8:	f002 fcd8 	bl	801996c <strncmp>
 8016fbc:	2800      	cmp	r0, #0
 8016fbe:	d031      	beq.n	8017024 <_strtod_l+0x1c4>
 8016fc0:	2000      	movs	r0, #0
 8016fc2:	9c05      	ldr	r4, [sp, #20]
 8016fc4:	9004      	str	r0, [sp, #16]
 8016fc6:	463b      	mov	r3, r7
 8016fc8:	4602      	mov	r2, r0
 8016fca:	2b65      	cmp	r3, #101	; 0x65
 8016fcc:	d001      	beq.n	8016fd2 <_strtod_l+0x172>
 8016fce:	2b45      	cmp	r3, #69	; 0x45
 8016fd0:	d114      	bne.n	8016ffc <_strtod_l+0x19c>
 8016fd2:	b924      	cbnz	r4, 8016fde <_strtod_l+0x17e>
 8016fd4:	b910      	cbnz	r0, 8016fdc <_strtod_l+0x17c>
 8016fd6:	9b06      	ldr	r3, [sp, #24]
 8016fd8:	2b00      	cmp	r3, #0
 8016fda:	d09e      	beq.n	8016f1a <_strtod_l+0xba>
 8016fdc:	2400      	movs	r4, #0
 8016fde:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8016fe0:	1c73      	adds	r3, r6, #1
 8016fe2:	931b      	str	r3, [sp, #108]	; 0x6c
 8016fe4:	7873      	ldrb	r3, [r6, #1]
 8016fe6:	2b2b      	cmp	r3, #43	; 0x2b
 8016fe8:	d078      	beq.n	80170dc <_strtod_l+0x27c>
 8016fea:	2b2d      	cmp	r3, #45	; 0x2d
 8016fec:	d070      	beq.n	80170d0 <_strtod_l+0x270>
 8016fee:	f04f 0c00 	mov.w	ip, #0
 8016ff2:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8016ff6:	2f09      	cmp	r7, #9
 8016ff8:	d97c      	bls.n	80170f4 <_strtod_l+0x294>
 8016ffa:	961b      	str	r6, [sp, #108]	; 0x6c
 8016ffc:	f04f 0e00 	mov.w	lr, #0
 8017000:	e09a      	b.n	8017138 <_strtod_l+0x2d8>
 8017002:	2300      	movs	r3, #0
 8017004:	e7c7      	b.n	8016f96 <_strtod_l+0x136>
 8017006:	9905      	ldr	r1, [sp, #20]
 8017008:	2908      	cmp	r1, #8
 801700a:	bfdd      	ittte	le
 801700c:	9907      	ldrle	r1, [sp, #28]
 801700e:	fb02 3301 	mlale	r3, r2, r1, r3
 8017012:	9307      	strle	r3, [sp, #28]
 8017014:	fb02 3505 	mlagt	r5, r2, r5, r3
 8017018:	9b05      	ldr	r3, [sp, #20]
 801701a:	3001      	adds	r0, #1
 801701c:	3301      	adds	r3, #1
 801701e:	9305      	str	r3, [sp, #20]
 8017020:	901b      	str	r0, [sp, #108]	; 0x6c
 8017022:	e7bf      	b.n	8016fa4 <_strtod_l+0x144>
 8017024:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8017026:	191a      	adds	r2, r3, r4
 8017028:	921b      	str	r2, [sp, #108]	; 0x6c
 801702a:	9a05      	ldr	r2, [sp, #20]
 801702c:	5d1b      	ldrb	r3, [r3, r4]
 801702e:	2a00      	cmp	r2, #0
 8017030:	d037      	beq.n	80170a2 <_strtod_l+0x242>
 8017032:	9c05      	ldr	r4, [sp, #20]
 8017034:	4602      	mov	r2, r0
 8017036:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 801703a:	2909      	cmp	r1, #9
 801703c:	d913      	bls.n	8017066 <_strtod_l+0x206>
 801703e:	2101      	movs	r1, #1
 8017040:	9104      	str	r1, [sp, #16]
 8017042:	e7c2      	b.n	8016fca <_strtod_l+0x16a>
 8017044:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8017046:	1c5a      	adds	r2, r3, #1
 8017048:	921b      	str	r2, [sp, #108]	; 0x6c
 801704a:	785b      	ldrb	r3, [r3, #1]
 801704c:	3001      	adds	r0, #1
 801704e:	2b30      	cmp	r3, #48	; 0x30
 8017050:	d0f8      	beq.n	8017044 <_strtod_l+0x1e4>
 8017052:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8017056:	2a08      	cmp	r2, #8
 8017058:	f200 84e4 	bhi.w	8017a24 <_strtod_l+0xbc4>
 801705c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 801705e:	9208      	str	r2, [sp, #32]
 8017060:	4602      	mov	r2, r0
 8017062:	2000      	movs	r0, #0
 8017064:	4604      	mov	r4, r0
 8017066:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 801706a:	f100 0101 	add.w	r1, r0, #1
 801706e:	d012      	beq.n	8017096 <_strtod_l+0x236>
 8017070:	440a      	add	r2, r1
 8017072:	eb00 0c04 	add.w	ip, r0, r4
 8017076:	4621      	mov	r1, r4
 8017078:	270a      	movs	r7, #10
 801707a:	458c      	cmp	ip, r1
 801707c:	d113      	bne.n	80170a6 <_strtod_l+0x246>
 801707e:	1821      	adds	r1, r4, r0
 8017080:	2908      	cmp	r1, #8
 8017082:	f104 0401 	add.w	r4, r4, #1
 8017086:	4404      	add	r4, r0
 8017088:	dc19      	bgt.n	80170be <_strtod_l+0x25e>
 801708a:	9b07      	ldr	r3, [sp, #28]
 801708c:	210a      	movs	r1, #10
 801708e:	fb01 e303 	mla	r3, r1, r3, lr
 8017092:	9307      	str	r3, [sp, #28]
 8017094:	2100      	movs	r1, #0
 8017096:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8017098:	1c58      	adds	r0, r3, #1
 801709a:	901b      	str	r0, [sp, #108]	; 0x6c
 801709c:	785b      	ldrb	r3, [r3, #1]
 801709e:	4608      	mov	r0, r1
 80170a0:	e7c9      	b.n	8017036 <_strtod_l+0x1d6>
 80170a2:	9805      	ldr	r0, [sp, #20]
 80170a4:	e7d3      	b.n	801704e <_strtod_l+0x1ee>
 80170a6:	2908      	cmp	r1, #8
 80170a8:	f101 0101 	add.w	r1, r1, #1
 80170ac:	dc03      	bgt.n	80170b6 <_strtod_l+0x256>
 80170ae:	9b07      	ldr	r3, [sp, #28]
 80170b0:	437b      	muls	r3, r7
 80170b2:	9307      	str	r3, [sp, #28]
 80170b4:	e7e1      	b.n	801707a <_strtod_l+0x21a>
 80170b6:	2910      	cmp	r1, #16
 80170b8:	bfd8      	it	le
 80170ba:	437d      	mulle	r5, r7
 80170bc:	e7dd      	b.n	801707a <_strtod_l+0x21a>
 80170be:	2c10      	cmp	r4, #16
 80170c0:	bfdc      	itt	le
 80170c2:	210a      	movle	r1, #10
 80170c4:	fb01 e505 	mlale	r5, r1, r5, lr
 80170c8:	e7e4      	b.n	8017094 <_strtod_l+0x234>
 80170ca:	2301      	movs	r3, #1
 80170cc:	9304      	str	r3, [sp, #16]
 80170ce:	e781      	b.n	8016fd4 <_strtod_l+0x174>
 80170d0:	f04f 0c01 	mov.w	ip, #1
 80170d4:	1cb3      	adds	r3, r6, #2
 80170d6:	931b      	str	r3, [sp, #108]	; 0x6c
 80170d8:	78b3      	ldrb	r3, [r6, #2]
 80170da:	e78a      	b.n	8016ff2 <_strtod_l+0x192>
 80170dc:	f04f 0c00 	mov.w	ip, #0
 80170e0:	e7f8      	b.n	80170d4 <_strtod_l+0x274>
 80170e2:	bf00      	nop
 80170e4:	0801b724 	.word	0x0801b724
 80170e8:	7ff00000 	.word	0x7ff00000
 80170ec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80170ee:	1c5f      	adds	r7, r3, #1
 80170f0:	971b      	str	r7, [sp, #108]	; 0x6c
 80170f2:	785b      	ldrb	r3, [r3, #1]
 80170f4:	2b30      	cmp	r3, #48	; 0x30
 80170f6:	d0f9      	beq.n	80170ec <_strtod_l+0x28c>
 80170f8:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 80170fc:	2f08      	cmp	r7, #8
 80170fe:	f63f af7d 	bhi.w	8016ffc <_strtod_l+0x19c>
 8017102:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8017106:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8017108:	930a      	str	r3, [sp, #40]	; 0x28
 801710a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801710c:	1c5f      	adds	r7, r3, #1
 801710e:	971b      	str	r7, [sp, #108]	; 0x6c
 8017110:	785b      	ldrb	r3, [r3, #1]
 8017112:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8017116:	f1b8 0f09 	cmp.w	r8, #9
 801711a:	d937      	bls.n	801718c <_strtod_l+0x32c>
 801711c:	990a      	ldr	r1, [sp, #40]	; 0x28
 801711e:	1a7f      	subs	r7, r7, r1
 8017120:	2f08      	cmp	r7, #8
 8017122:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8017126:	dc37      	bgt.n	8017198 <_strtod_l+0x338>
 8017128:	45be      	cmp	lr, r7
 801712a:	bfa8      	it	ge
 801712c:	46be      	movge	lr, r7
 801712e:	f1bc 0f00 	cmp.w	ip, #0
 8017132:	d001      	beq.n	8017138 <_strtod_l+0x2d8>
 8017134:	f1ce 0e00 	rsb	lr, lr, #0
 8017138:	2c00      	cmp	r4, #0
 801713a:	d151      	bne.n	80171e0 <_strtod_l+0x380>
 801713c:	2800      	cmp	r0, #0
 801713e:	f47f aece 	bne.w	8016ede <_strtod_l+0x7e>
 8017142:	9a06      	ldr	r2, [sp, #24]
 8017144:	2a00      	cmp	r2, #0
 8017146:	f47f aeca 	bne.w	8016ede <_strtod_l+0x7e>
 801714a:	9a04      	ldr	r2, [sp, #16]
 801714c:	2a00      	cmp	r2, #0
 801714e:	f47f aee4 	bne.w	8016f1a <_strtod_l+0xba>
 8017152:	2b4e      	cmp	r3, #78	; 0x4e
 8017154:	d027      	beq.n	80171a6 <_strtod_l+0x346>
 8017156:	dc21      	bgt.n	801719c <_strtod_l+0x33c>
 8017158:	2b49      	cmp	r3, #73	; 0x49
 801715a:	f47f aede 	bne.w	8016f1a <_strtod_l+0xba>
 801715e:	49a0      	ldr	r1, [pc, #640]	; (80173e0 <_strtod_l+0x580>)
 8017160:	a81b      	add	r0, sp, #108	; 0x6c
 8017162:	f001 fdd7 	bl	8018d14 <__match>
 8017166:	2800      	cmp	r0, #0
 8017168:	f43f aed7 	beq.w	8016f1a <_strtod_l+0xba>
 801716c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801716e:	499d      	ldr	r1, [pc, #628]	; (80173e4 <_strtod_l+0x584>)
 8017170:	3b01      	subs	r3, #1
 8017172:	a81b      	add	r0, sp, #108	; 0x6c
 8017174:	931b      	str	r3, [sp, #108]	; 0x6c
 8017176:	f001 fdcd 	bl	8018d14 <__match>
 801717a:	b910      	cbnz	r0, 8017182 <_strtod_l+0x322>
 801717c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801717e:	3301      	adds	r3, #1
 8017180:	931b      	str	r3, [sp, #108]	; 0x6c
 8017182:	f8df b274 	ldr.w	fp, [pc, #628]	; 80173f8 <_strtod_l+0x598>
 8017186:	f04f 0a00 	mov.w	sl, #0
 801718a:	e6a8      	b.n	8016ede <_strtod_l+0x7e>
 801718c:	210a      	movs	r1, #10
 801718e:	fb01 3e0e 	mla	lr, r1, lr, r3
 8017192:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8017196:	e7b8      	b.n	801710a <_strtod_l+0x2aa>
 8017198:	46be      	mov	lr, r7
 801719a:	e7c8      	b.n	801712e <_strtod_l+0x2ce>
 801719c:	2b69      	cmp	r3, #105	; 0x69
 801719e:	d0de      	beq.n	801715e <_strtod_l+0x2fe>
 80171a0:	2b6e      	cmp	r3, #110	; 0x6e
 80171a2:	f47f aeba 	bne.w	8016f1a <_strtod_l+0xba>
 80171a6:	4990      	ldr	r1, [pc, #576]	; (80173e8 <_strtod_l+0x588>)
 80171a8:	a81b      	add	r0, sp, #108	; 0x6c
 80171aa:	f001 fdb3 	bl	8018d14 <__match>
 80171ae:	2800      	cmp	r0, #0
 80171b0:	f43f aeb3 	beq.w	8016f1a <_strtod_l+0xba>
 80171b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80171b6:	781b      	ldrb	r3, [r3, #0]
 80171b8:	2b28      	cmp	r3, #40	; 0x28
 80171ba:	d10e      	bne.n	80171da <_strtod_l+0x37a>
 80171bc:	aa1e      	add	r2, sp, #120	; 0x78
 80171be:	498b      	ldr	r1, [pc, #556]	; (80173ec <_strtod_l+0x58c>)
 80171c0:	a81b      	add	r0, sp, #108	; 0x6c
 80171c2:	f001 fdbb 	bl	8018d3c <__hexnan>
 80171c6:	2805      	cmp	r0, #5
 80171c8:	d107      	bne.n	80171da <_strtod_l+0x37a>
 80171ca:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80171cc:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 80171d0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80171d4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80171d8:	e681      	b.n	8016ede <_strtod_l+0x7e>
 80171da:	f8df b224 	ldr.w	fp, [pc, #548]	; 8017400 <_strtod_l+0x5a0>
 80171de:	e7d2      	b.n	8017186 <_strtod_l+0x326>
 80171e0:	ebae 0302 	sub.w	r3, lr, r2
 80171e4:	9306      	str	r3, [sp, #24]
 80171e6:	9b05      	ldr	r3, [sp, #20]
 80171e8:	9807      	ldr	r0, [sp, #28]
 80171ea:	2b00      	cmp	r3, #0
 80171ec:	bf08      	it	eq
 80171ee:	4623      	moveq	r3, r4
 80171f0:	2c10      	cmp	r4, #16
 80171f2:	9305      	str	r3, [sp, #20]
 80171f4:	46a0      	mov	r8, r4
 80171f6:	bfa8      	it	ge
 80171f8:	f04f 0810 	movge.w	r8, #16
 80171fc:	f7e9 f982 	bl	8000504 <__aeabi_ui2d>
 8017200:	2c09      	cmp	r4, #9
 8017202:	4682      	mov	sl, r0
 8017204:	468b      	mov	fp, r1
 8017206:	dc13      	bgt.n	8017230 <_strtod_l+0x3d0>
 8017208:	9b06      	ldr	r3, [sp, #24]
 801720a:	2b00      	cmp	r3, #0
 801720c:	f43f ae67 	beq.w	8016ede <_strtod_l+0x7e>
 8017210:	9b06      	ldr	r3, [sp, #24]
 8017212:	dd7a      	ble.n	801730a <_strtod_l+0x4aa>
 8017214:	2b16      	cmp	r3, #22
 8017216:	dc61      	bgt.n	80172dc <_strtod_l+0x47c>
 8017218:	4a75      	ldr	r2, [pc, #468]	; (80173f0 <_strtod_l+0x590>)
 801721a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 801721e:	e9de 0100 	ldrd	r0, r1, [lr]
 8017222:	4652      	mov	r2, sl
 8017224:	465b      	mov	r3, fp
 8017226:	f7e9 f9e7 	bl	80005f8 <__aeabi_dmul>
 801722a:	4682      	mov	sl, r0
 801722c:	468b      	mov	fp, r1
 801722e:	e656      	b.n	8016ede <_strtod_l+0x7e>
 8017230:	4b6f      	ldr	r3, [pc, #444]	; (80173f0 <_strtod_l+0x590>)
 8017232:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8017236:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801723a:	f7e9 f9dd 	bl	80005f8 <__aeabi_dmul>
 801723e:	4606      	mov	r6, r0
 8017240:	4628      	mov	r0, r5
 8017242:	460f      	mov	r7, r1
 8017244:	f7e9 f95e 	bl	8000504 <__aeabi_ui2d>
 8017248:	4602      	mov	r2, r0
 801724a:	460b      	mov	r3, r1
 801724c:	4630      	mov	r0, r6
 801724e:	4639      	mov	r1, r7
 8017250:	f7e9 f81c 	bl	800028c <__adddf3>
 8017254:	2c0f      	cmp	r4, #15
 8017256:	4682      	mov	sl, r0
 8017258:	468b      	mov	fp, r1
 801725a:	ddd5      	ble.n	8017208 <_strtod_l+0x3a8>
 801725c:	9b06      	ldr	r3, [sp, #24]
 801725e:	eba4 0808 	sub.w	r8, r4, r8
 8017262:	4498      	add	r8, r3
 8017264:	f1b8 0f00 	cmp.w	r8, #0
 8017268:	f340 8096 	ble.w	8017398 <_strtod_l+0x538>
 801726c:	f018 030f 	ands.w	r3, r8, #15
 8017270:	d00a      	beq.n	8017288 <_strtod_l+0x428>
 8017272:	495f      	ldr	r1, [pc, #380]	; (80173f0 <_strtod_l+0x590>)
 8017274:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8017278:	4652      	mov	r2, sl
 801727a:	465b      	mov	r3, fp
 801727c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017280:	f7e9 f9ba 	bl	80005f8 <__aeabi_dmul>
 8017284:	4682      	mov	sl, r0
 8017286:	468b      	mov	fp, r1
 8017288:	f038 080f 	bics.w	r8, r8, #15
 801728c:	d073      	beq.n	8017376 <_strtod_l+0x516>
 801728e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8017292:	dd47      	ble.n	8017324 <_strtod_l+0x4c4>
 8017294:	2400      	movs	r4, #0
 8017296:	46a0      	mov	r8, r4
 8017298:	9407      	str	r4, [sp, #28]
 801729a:	9405      	str	r4, [sp, #20]
 801729c:	2322      	movs	r3, #34	; 0x22
 801729e:	f8df b158 	ldr.w	fp, [pc, #344]	; 80173f8 <_strtod_l+0x598>
 80172a2:	f8c9 3000 	str.w	r3, [r9]
 80172a6:	f04f 0a00 	mov.w	sl, #0
 80172aa:	9b07      	ldr	r3, [sp, #28]
 80172ac:	2b00      	cmp	r3, #0
 80172ae:	f43f ae16 	beq.w	8016ede <_strtod_l+0x7e>
 80172b2:	991c      	ldr	r1, [sp, #112]	; 0x70
 80172b4:	4648      	mov	r0, r9
 80172b6:	f001 fe2d 	bl	8018f14 <_Bfree>
 80172ba:	9905      	ldr	r1, [sp, #20]
 80172bc:	4648      	mov	r0, r9
 80172be:	f001 fe29 	bl	8018f14 <_Bfree>
 80172c2:	4641      	mov	r1, r8
 80172c4:	4648      	mov	r0, r9
 80172c6:	f001 fe25 	bl	8018f14 <_Bfree>
 80172ca:	9907      	ldr	r1, [sp, #28]
 80172cc:	4648      	mov	r0, r9
 80172ce:	f001 fe21 	bl	8018f14 <_Bfree>
 80172d2:	4621      	mov	r1, r4
 80172d4:	4648      	mov	r0, r9
 80172d6:	f001 fe1d 	bl	8018f14 <_Bfree>
 80172da:	e600      	b.n	8016ede <_strtod_l+0x7e>
 80172dc:	9a06      	ldr	r2, [sp, #24]
 80172de:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80172e2:	4293      	cmp	r3, r2
 80172e4:	dbba      	blt.n	801725c <_strtod_l+0x3fc>
 80172e6:	4d42      	ldr	r5, [pc, #264]	; (80173f0 <_strtod_l+0x590>)
 80172e8:	f1c4 040f 	rsb	r4, r4, #15
 80172ec:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80172f0:	4652      	mov	r2, sl
 80172f2:	465b      	mov	r3, fp
 80172f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80172f8:	f7e9 f97e 	bl	80005f8 <__aeabi_dmul>
 80172fc:	9b06      	ldr	r3, [sp, #24]
 80172fe:	1b1c      	subs	r4, r3, r4
 8017300:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8017304:	e9d5 2300 	ldrd	r2, r3, [r5]
 8017308:	e78d      	b.n	8017226 <_strtod_l+0x3c6>
 801730a:	f113 0f16 	cmn.w	r3, #22
 801730e:	dba5      	blt.n	801725c <_strtod_l+0x3fc>
 8017310:	4a37      	ldr	r2, [pc, #220]	; (80173f0 <_strtod_l+0x590>)
 8017312:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8017316:	e9d2 2300 	ldrd	r2, r3, [r2]
 801731a:	4650      	mov	r0, sl
 801731c:	4659      	mov	r1, fp
 801731e:	f7e9 fa95 	bl	800084c <__aeabi_ddiv>
 8017322:	e782      	b.n	801722a <_strtod_l+0x3ca>
 8017324:	2300      	movs	r3, #0
 8017326:	4e33      	ldr	r6, [pc, #204]	; (80173f4 <_strtod_l+0x594>)
 8017328:	ea4f 1828 	mov.w	r8, r8, asr #4
 801732c:	4650      	mov	r0, sl
 801732e:	4659      	mov	r1, fp
 8017330:	461d      	mov	r5, r3
 8017332:	f1b8 0f01 	cmp.w	r8, #1
 8017336:	dc21      	bgt.n	801737c <_strtod_l+0x51c>
 8017338:	b10b      	cbz	r3, 801733e <_strtod_l+0x4de>
 801733a:	4682      	mov	sl, r0
 801733c:	468b      	mov	fp, r1
 801733e:	4b2d      	ldr	r3, [pc, #180]	; (80173f4 <_strtod_l+0x594>)
 8017340:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8017344:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8017348:	4652      	mov	r2, sl
 801734a:	465b      	mov	r3, fp
 801734c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8017350:	f7e9 f952 	bl	80005f8 <__aeabi_dmul>
 8017354:	4b28      	ldr	r3, [pc, #160]	; (80173f8 <_strtod_l+0x598>)
 8017356:	460a      	mov	r2, r1
 8017358:	400b      	ands	r3, r1
 801735a:	4928      	ldr	r1, [pc, #160]	; (80173fc <_strtod_l+0x59c>)
 801735c:	428b      	cmp	r3, r1
 801735e:	4682      	mov	sl, r0
 8017360:	d898      	bhi.n	8017294 <_strtod_l+0x434>
 8017362:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8017366:	428b      	cmp	r3, r1
 8017368:	bf86      	itte	hi
 801736a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8017404 <_strtod_l+0x5a4>
 801736e:	f04f 3aff 	movhi.w	sl, #4294967295
 8017372:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8017376:	2300      	movs	r3, #0
 8017378:	9304      	str	r3, [sp, #16]
 801737a:	e077      	b.n	801746c <_strtod_l+0x60c>
 801737c:	f018 0f01 	tst.w	r8, #1
 8017380:	d006      	beq.n	8017390 <_strtod_l+0x530>
 8017382:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8017386:	e9d3 2300 	ldrd	r2, r3, [r3]
 801738a:	f7e9 f935 	bl	80005f8 <__aeabi_dmul>
 801738e:	2301      	movs	r3, #1
 8017390:	3501      	adds	r5, #1
 8017392:	ea4f 0868 	mov.w	r8, r8, asr #1
 8017396:	e7cc      	b.n	8017332 <_strtod_l+0x4d2>
 8017398:	d0ed      	beq.n	8017376 <_strtod_l+0x516>
 801739a:	f1c8 0800 	rsb	r8, r8, #0
 801739e:	f018 020f 	ands.w	r2, r8, #15
 80173a2:	d00a      	beq.n	80173ba <_strtod_l+0x55a>
 80173a4:	4b12      	ldr	r3, [pc, #72]	; (80173f0 <_strtod_l+0x590>)
 80173a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80173aa:	4650      	mov	r0, sl
 80173ac:	4659      	mov	r1, fp
 80173ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80173b2:	f7e9 fa4b 	bl	800084c <__aeabi_ddiv>
 80173b6:	4682      	mov	sl, r0
 80173b8:	468b      	mov	fp, r1
 80173ba:	ea5f 1828 	movs.w	r8, r8, asr #4
 80173be:	d0da      	beq.n	8017376 <_strtod_l+0x516>
 80173c0:	f1b8 0f1f 	cmp.w	r8, #31
 80173c4:	dd20      	ble.n	8017408 <_strtod_l+0x5a8>
 80173c6:	2400      	movs	r4, #0
 80173c8:	46a0      	mov	r8, r4
 80173ca:	9407      	str	r4, [sp, #28]
 80173cc:	9405      	str	r4, [sp, #20]
 80173ce:	2322      	movs	r3, #34	; 0x22
 80173d0:	f04f 0a00 	mov.w	sl, #0
 80173d4:	f04f 0b00 	mov.w	fp, #0
 80173d8:	f8c9 3000 	str.w	r3, [r9]
 80173dc:	e765      	b.n	80172aa <_strtod_l+0x44a>
 80173de:	bf00      	nop
 80173e0:	0801b6ed 	.word	0x0801b6ed
 80173e4:	0801b77b 	.word	0x0801b77b
 80173e8:	0801b6f5 	.word	0x0801b6f5
 80173ec:	0801b738 	.word	0x0801b738
 80173f0:	0801b7b8 	.word	0x0801b7b8
 80173f4:	0801b790 	.word	0x0801b790
 80173f8:	7ff00000 	.word	0x7ff00000
 80173fc:	7ca00000 	.word	0x7ca00000
 8017400:	fff80000 	.word	0xfff80000
 8017404:	7fefffff 	.word	0x7fefffff
 8017408:	f018 0310 	ands.w	r3, r8, #16
 801740c:	bf18      	it	ne
 801740e:	236a      	movne	r3, #106	; 0x6a
 8017410:	4da0      	ldr	r5, [pc, #640]	; (8017694 <_strtod_l+0x834>)
 8017412:	9304      	str	r3, [sp, #16]
 8017414:	4650      	mov	r0, sl
 8017416:	4659      	mov	r1, fp
 8017418:	2300      	movs	r3, #0
 801741a:	f1b8 0f00 	cmp.w	r8, #0
 801741e:	f300 810a 	bgt.w	8017636 <_strtod_l+0x7d6>
 8017422:	b10b      	cbz	r3, 8017428 <_strtod_l+0x5c8>
 8017424:	4682      	mov	sl, r0
 8017426:	468b      	mov	fp, r1
 8017428:	9b04      	ldr	r3, [sp, #16]
 801742a:	b1bb      	cbz	r3, 801745c <_strtod_l+0x5fc>
 801742c:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8017430:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8017434:	2b00      	cmp	r3, #0
 8017436:	4659      	mov	r1, fp
 8017438:	dd10      	ble.n	801745c <_strtod_l+0x5fc>
 801743a:	2b1f      	cmp	r3, #31
 801743c:	f340 8107 	ble.w	801764e <_strtod_l+0x7ee>
 8017440:	2b34      	cmp	r3, #52	; 0x34
 8017442:	bfde      	ittt	le
 8017444:	3b20      	suble	r3, #32
 8017446:	f04f 32ff 	movle.w	r2, #4294967295
 801744a:	fa02 f303 	lslle.w	r3, r2, r3
 801744e:	f04f 0a00 	mov.w	sl, #0
 8017452:	bfcc      	ite	gt
 8017454:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8017458:	ea03 0b01 	andle.w	fp, r3, r1
 801745c:	2200      	movs	r2, #0
 801745e:	2300      	movs	r3, #0
 8017460:	4650      	mov	r0, sl
 8017462:	4659      	mov	r1, fp
 8017464:	f7e9 fb30 	bl	8000ac8 <__aeabi_dcmpeq>
 8017468:	2800      	cmp	r0, #0
 801746a:	d1ac      	bne.n	80173c6 <_strtod_l+0x566>
 801746c:	9b07      	ldr	r3, [sp, #28]
 801746e:	9300      	str	r3, [sp, #0]
 8017470:	9a05      	ldr	r2, [sp, #20]
 8017472:	9908      	ldr	r1, [sp, #32]
 8017474:	4623      	mov	r3, r4
 8017476:	4648      	mov	r0, r9
 8017478:	f001 fd9e 	bl	8018fb8 <__s2b>
 801747c:	9007      	str	r0, [sp, #28]
 801747e:	2800      	cmp	r0, #0
 8017480:	f43f af08 	beq.w	8017294 <_strtod_l+0x434>
 8017484:	9a06      	ldr	r2, [sp, #24]
 8017486:	9b06      	ldr	r3, [sp, #24]
 8017488:	2a00      	cmp	r2, #0
 801748a:	f1c3 0300 	rsb	r3, r3, #0
 801748e:	bfa8      	it	ge
 8017490:	2300      	movge	r3, #0
 8017492:	930e      	str	r3, [sp, #56]	; 0x38
 8017494:	2400      	movs	r4, #0
 8017496:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801749a:	9316      	str	r3, [sp, #88]	; 0x58
 801749c:	46a0      	mov	r8, r4
 801749e:	9b07      	ldr	r3, [sp, #28]
 80174a0:	4648      	mov	r0, r9
 80174a2:	6859      	ldr	r1, [r3, #4]
 80174a4:	f001 fd02 	bl	8018eac <_Balloc>
 80174a8:	9005      	str	r0, [sp, #20]
 80174aa:	2800      	cmp	r0, #0
 80174ac:	f43f aef6 	beq.w	801729c <_strtod_l+0x43c>
 80174b0:	9b07      	ldr	r3, [sp, #28]
 80174b2:	691a      	ldr	r2, [r3, #16]
 80174b4:	3202      	adds	r2, #2
 80174b6:	f103 010c 	add.w	r1, r3, #12
 80174ba:	0092      	lsls	r2, r2, #2
 80174bc:	300c      	adds	r0, #12
 80174be:	f7fe fd35 	bl	8015f2c <memcpy>
 80174c2:	aa1e      	add	r2, sp, #120	; 0x78
 80174c4:	a91d      	add	r1, sp, #116	; 0x74
 80174c6:	ec4b ab10 	vmov	d0, sl, fp
 80174ca:	4648      	mov	r0, r9
 80174cc:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80174d0:	f002 f82e 	bl	8019530 <__d2b>
 80174d4:	901c      	str	r0, [sp, #112]	; 0x70
 80174d6:	2800      	cmp	r0, #0
 80174d8:	f43f aee0 	beq.w	801729c <_strtod_l+0x43c>
 80174dc:	2101      	movs	r1, #1
 80174de:	4648      	mov	r0, r9
 80174e0:	f001 fdf6 	bl	80190d0 <__i2b>
 80174e4:	4680      	mov	r8, r0
 80174e6:	2800      	cmp	r0, #0
 80174e8:	f43f aed8 	beq.w	801729c <_strtod_l+0x43c>
 80174ec:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80174ee:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80174f0:	2e00      	cmp	r6, #0
 80174f2:	bfab      	itete	ge
 80174f4:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80174f6:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80174f8:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 80174fa:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 80174fc:	bfac      	ite	ge
 80174fe:	18f7      	addge	r7, r6, r3
 8017500:	1b9d      	sublt	r5, r3, r6
 8017502:	9b04      	ldr	r3, [sp, #16]
 8017504:	1af6      	subs	r6, r6, r3
 8017506:	4416      	add	r6, r2
 8017508:	4b63      	ldr	r3, [pc, #396]	; (8017698 <_strtod_l+0x838>)
 801750a:	3e01      	subs	r6, #1
 801750c:	429e      	cmp	r6, r3
 801750e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8017512:	f280 80af 	bge.w	8017674 <_strtod_l+0x814>
 8017516:	1b9b      	subs	r3, r3, r6
 8017518:	2b1f      	cmp	r3, #31
 801751a:	eba2 0203 	sub.w	r2, r2, r3
 801751e:	f04f 0101 	mov.w	r1, #1
 8017522:	f300 809b 	bgt.w	801765c <_strtod_l+0x7fc>
 8017526:	fa01 f303 	lsl.w	r3, r1, r3
 801752a:	930f      	str	r3, [sp, #60]	; 0x3c
 801752c:	2300      	movs	r3, #0
 801752e:	930a      	str	r3, [sp, #40]	; 0x28
 8017530:	18be      	adds	r6, r7, r2
 8017532:	9b04      	ldr	r3, [sp, #16]
 8017534:	42b7      	cmp	r7, r6
 8017536:	4415      	add	r5, r2
 8017538:	441d      	add	r5, r3
 801753a:	463b      	mov	r3, r7
 801753c:	bfa8      	it	ge
 801753e:	4633      	movge	r3, r6
 8017540:	42ab      	cmp	r3, r5
 8017542:	bfa8      	it	ge
 8017544:	462b      	movge	r3, r5
 8017546:	2b00      	cmp	r3, #0
 8017548:	bfc2      	ittt	gt
 801754a:	1af6      	subgt	r6, r6, r3
 801754c:	1aed      	subgt	r5, r5, r3
 801754e:	1aff      	subgt	r7, r7, r3
 8017550:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017552:	b1bb      	cbz	r3, 8017584 <_strtod_l+0x724>
 8017554:	4641      	mov	r1, r8
 8017556:	461a      	mov	r2, r3
 8017558:	4648      	mov	r0, r9
 801755a:	f001 fe59 	bl	8019210 <__pow5mult>
 801755e:	4680      	mov	r8, r0
 8017560:	2800      	cmp	r0, #0
 8017562:	f43f ae9b 	beq.w	801729c <_strtod_l+0x43c>
 8017566:	4601      	mov	r1, r0
 8017568:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 801756a:	4648      	mov	r0, r9
 801756c:	f001 fdb9 	bl	80190e2 <__multiply>
 8017570:	900c      	str	r0, [sp, #48]	; 0x30
 8017572:	2800      	cmp	r0, #0
 8017574:	f43f ae92 	beq.w	801729c <_strtod_l+0x43c>
 8017578:	991c      	ldr	r1, [sp, #112]	; 0x70
 801757a:	4648      	mov	r0, r9
 801757c:	f001 fcca 	bl	8018f14 <_Bfree>
 8017580:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017582:	931c      	str	r3, [sp, #112]	; 0x70
 8017584:	2e00      	cmp	r6, #0
 8017586:	dc7a      	bgt.n	801767e <_strtod_l+0x81e>
 8017588:	9b06      	ldr	r3, [sp, #24]
 801758a:	2b00      	cmp	r3, #0
 801758c:	dd08      	ble.n	80175a0 <_strtod_l+0x740>
 801758e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8017590:	9905      	ldr	r1, [sp, #20]
 8017592:	4648      	mov	r0, r9
 8017594:	f001 fe3c 	bl	8019210 <__pow5mult>
 8017598:	9005      	str	r0, [sp, #20]
 801759a:	2800      	cmp	r0, #0
 801759c:	f43f ae7e 	beq.w	801729c <_strtod_l+0x43c>
 80175a0:	2d00      	cmp	r5, #0
 80175a2:	dd08      	ble.n	80175b6 <_strtod_l+0x756>
 80175a4:	462a      	mov	r2, r5
 80175a6:	9905      	ldr	r1, [sp, #20]
 80175a8:	4648      	mov	r0, r9
 80175aa:	f001 fe7f 	bl	80192ac <__lshift>
 80175ae:	9005      	str	r0, [sp, #20]
 80175b0:	2800      	cmp	r0, #0
 80175b2:	f43f ae73 	beq.w	801729c <_strtod_l+0x43c>
 80175b6:	2f00      	cmp	r7, #0
 80175b8:	dd08      	ble.n	80175cc <_strtod_l+0x76c>
 80175ba:	4641      	mov	r1, r8
 80175bc:	463a      	mov	r2, r7
 80175be:	4648      	mov	r0, r9
 80175c0:	f001 fe74 	bl	80192ac <__lshift>
 80175c4:	4680      	mov	r8, r0
 80175c6:	2800      	cmp	r0, #0
 80175c8:	f43f ae68 	beq.w	801729c <_strtod_l+0x43c>
 80175cc:	9a05      	ldr	r2, [sp, #20]
 80175ce:	991c      	ldr	r1, [sp, #112]	; 0x70
 80175d0:	4648      	mov	r0, r9
 80175d2:	f001 fed9 	bl	8019388 <__mdiff>
 80175d6:	4604      	mov	r4, r0
 80175d8:	2800      	cmp	r0, #0
 80175da:	f43f ae5f 	beq.w	801729c <_strtod_l+0x43c>
 80175de:	68c3      	ldr	r3, [r0, #12]
 80175e0:	930c      	str	r3, [sp, #48]	; 0x30
 80175e2:	2300      	movs	r3, #0
 80175e4:	60c3      	str	r3, [r0, #12]
 80175e6:	4641      	mov	r1, r8
 80175e8:	f001 feb4 	bl	8019354 <__mcmp>
 80175ec:	2800      	cmp	r0, #0
 80175ee:	da55      	bge.n	801769c <_strtod_l+0x83c>
 80175f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80175f2:	b9e3      	cbnz	r3, 801762e <_strtod_l+0x7ce>
 80175f4:	f1ba 0f00 	cmp.w	sl, #0
 80175f8:	d119      	bne.n	801762e <_strtod_l+0x7ce>
 80175fa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80175fe:	b9b3      	cbnz	r3, 801762e <_strtod_l+0x7ce>
 8017600:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8017604:	0d1b      	lsrs	r3, r3, #20
 8017606:	051b      	lsls	r3, r3, #20
 8017608:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801760c:	d90f      	bls.n	801762e <_strtod_l+0x7ce>
 801760e:	6963      	ldr	r3, [r4, #20]
 8017610:	b913      	cbnz	r3, 8017618 <_strtod_l+0x7b8>
 8017612:	6923      	ldr	r3, [r4, #16]
 8017614:	2b01      	cmp	r3, #1
 8017616:	dd0a      	ble.n	801762e <_strtod_l+0x7ce>
 8017618:	4621      	mov	r1, r4
 801761a:	2201      	movs	r2, #1
 801761c:	4648      	mov	r0, r9
 801761e:	f001 fe45 	bl	80192ac <__lshift>
 8017622:	4641      	mov	r1, r8
 8017624:	4604      	mov	r4, r0
 8017626:	f001 fe95 	bl	8019354 <__mcmp>
 801762a:	2800      	cmp	r0, #0
 801762c:	dc67      	bgt.n	80176fe <_strtod_l+0x89e>
 801762e:	9b04      	ldr	r3, [sp, #16]
 8017630:	2b00      	cmp	r3, #0
 8017632:	d171      	bne.n	8017718 <_strtod_l+0x8b8>
 8017634:	e63d      	b.n	80172b2 <_strtod_l+0x452>
 8017636:	f018 0f01 	tst.w	r8, #1
 801763a:	d004      	beq.n	8017646 <_strtod_l+0x7e6>
 801763c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8017640:	f7e8 ffda 	bl	80005f8 <__aeabi_dmul>
 8017644:	2301      	movs	r3, #1
 8017646:	ea4f 0868 	mov.w	r8, r8, asr #1
 801764a:	3508      	adds	r5, #8
 801764c:	e6e5      	b.n	801741a <_strtod_l+0x5ba>
 801764e:	f04f 32ff 	mov.w	r2, #4294967295
 8017652:	fa02 f303 	lsl.w	r3, r2, r3
 8017656:	ea03 0a0a 	and.w	sl, r3, sl
 801765a:	e6ff      	b.n	801745c <_strtod_l+0x5fc>
 801765c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8017660:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8017664:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8017668:	36e2      	adds	r6, #226	; 0xe2
 801766a:	fa01 f306 	lsl.w	r3, r1, r6
 801766e:	930a      	str	r3, [sp, #40]	; 0x28
 8017670:	910f      	str	r1, [sp, #60]	; 0x3c
 8017672:	e75d      	b.n	8017530 <_strtod_l+0x6d0>
 8017674:	2300      	movs	r3, #0
 8017676:	930a      	str	r3, [sp, #40]	; 0x28
 8017678:	2301      	movs	r3, #1
 801767a:	930f      	str	r3, [sp, #60]	; 0x3c
 801767c:	e758      	b.n	8017530 <_strtod_l+0x6d0>
 801767e:	4632      	mov	r2, r6
 8017680:	991c      	ldr	r1, [sp, #112]	; 0x70
 8017682:	4648      	mov	r0, r9
 8017684:	f001 fe12 	bl	80192ac <__lshift>
 8017688:	901c      	str	r0, [sp, #112]	; 0x70
 801768a:	2800      	cmp	r0, #0
 801768c:	f47f af7c 	bne.w	8017588 <_strtod_l+0x728>
 8017690:	e604      	b.n	801729c <_strtod_l+0x43c>
 8017692:	bf00      	nop
 8017694:	0801b750 	.word	0x0801b750
 8017698:	fffffc02 	.word	0xfffffc02
 801769c:	465d      	mov	r5, fp
 801769e:	f040 8086 	bne.w	80177ae <_strtod_l+0x94e>
 80176a2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80176a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80176a8:	b32a      	cbz	r2, 80176f6 <_strtod_l+0x896>
 80176aa:	4aaf      	ldr	r2, [pc, #700]	; (8017968 <_strtod_l+0xb08>)
 80176ac:	4293      	cmp	r3, r2
 80176ae:	d153      	bne.n	8017758 <_strtod_l+0x8f8>
 80176b0:	9b04      	ldr	r3, [sp, #16]
 80176b2:	4650      	mov	r0, sl
 80176b4:	b1d3      	cbz	r3, 80176ec <_strtod_l+0x88c>
 80176b6:	4aad      	ldr	r2, [pc, #692]	; (801796c <_strtod_l+0xb0c>)
 80176b8:	402a      	ands	r2, r5
 80176ba:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80176be:	f04f 31ff 	mov.w	r1, #4294967295
 80176c2:	d816      	bhi.n	80176f2 <_strtod_l+0x892>
 80176c4:	0d12      	lsrs	r2, r2, #20
 80176c6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80176ca:	fa01 f303 	lsl.w	r3, r1, r3
 80176ce:	4298      	cmp	r0, r3
 80176d0:	d142      	bne.n	8017758 <_strtod_l+0x8f8>
 80176d2:	4ba7      	ldr	r3, [pc, #668]	; (8017970 <_strtod_l+0xb10>)
 80176d4:	429d      	cmp	r5, r3
 80176d6:	d102      	bne.n	80176de <_strtod_l+0x87e>
 80176d8:	3001      	adds	r0, #1
 80176da:	f43f addf 	beq.w	801729c <_strtod_l+0x43c>
 80176de:	4ba3      	ldr	r3, [pc, #652]	; (801796c <_strtod_l+0xb0c>)
 80176e0:	402b      	ands	r3, r5
 80176e2:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80176e6:	f04f 0a00 	mov.w	sl, #0
 80176ea:	e7a0      	b.n	801762e <_strtod_l+0x7ce>
 80176ec:	f04f 33ff 	mov.w	r3, #4294967295
 80176f0:	e7ed      	b.n	80176ce <_strtod_l+0x86e>
 80176f2:	460b      	mov	r3, r1
 80176f4:	e7eb      	b.n	80176ce <_strtod_l+0x86e>
 80176f6:	bb7b      	cbnz	r3, 8017758 <_strtod_l+0x8f8>
 80176f8:	f1ba 0f00 	cmp.w	sl, #0
 80176fc:	d12c      	bne.n	8017758 <_strtod_l+0x8f8>
 80176fe:	9904      	ldr	r1, [sp, #16]
 8017700:	4a9a      	ldr	r2, [pc, #616]	; (801796c <_strtod_l+0xb0c>)
 8017702:	465b      	mov	r3, fp
 8017704:	b1f1      	cbz	r1, 8017744 <_strtod_l+0x8e4>
 8017706:	ea02 010b 	and.w	r1, r2, fp
 801770a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801770e:	dc19      	bgt.n	8017744 <_strtod_l+0x8e4>
 8017710:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8017714:	f77f ae5b 	ble.w	80173ce <_strtod_l+0x56e>
 8017718:	4a96      	ldr	r2, [pc, #600]	; (8017974 <_strtod_l+0xb14>)
 801771a:	2300      	movs	r3, #0
 801771c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8017720:	4650      	mov	r0, sl
 8017722:	4659      	mov	r1, fp
 8017724:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8017728:	f7e8 ff66 	bl	80005f8 <__aeabi_dmul>
 801772c:	4682      	mov	sl, r0
 801772e:	468b      	mov	fp, r1
 8017730:	2900      	cmp	r1, #0
 8017732:	f47f adbe 	bne.w	80172b2 <_strtod_l+0x452>
 8017736:	2800      	cmp	r0, #0
 8017738:	f47f adbb 	bne.w	80172b2 <_strtod_l+0x452>
 801773c:	2322      	movs	r3, #34	; 0x22
 801773e:	f8c9 3000 	str.w	r3, [r9]
 8017742:	e5b6      	b.n	80172b2 <_strtod_l+0x452>
 8017744:	4013      	ands	r3, r2
 8017746:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801774a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801774e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8017752:	f04f 3aff 	mov.w	sl, #4294967295
 8017756:	e76a      	b.n	801762e <_strtod_l+0x7ce>
 8017758:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801775a:	b193      	cbz	r3, 8017782 <_strtod_l+0x922>
 801775c:	422b      	tst	r3, r5
 801775e:	f43f af66 	beq.w	801762e <_strtod_l+0x7ce>
 8017762:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017764:	9a04      	ldr	r2, [sp, #16]
 8017766:	4650      	mov	r0, sl
 8017768:	4659      	mov	r1, fp
 801776a:	b173      	cbz	r3, 801778a <_strtod_l+0x92a>
 801776c:	f7ff fb5a 	bl	8016e24 <sulp>
 8017770:	4602      	mov	r2, r0
 8017772:	460b      	mov	r3, r1
 8017774:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8017778:	f7e8 fd88 	bl	800028c <__adddf3>
 801777c:	4682      	mov	sl, r0
 801777e:	468b      	mov	fp, r1
 8017780:	e755      	b.n	801762e <_strtod_l+0x7ce>
 8017782:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017784:	ea13 0f0a 	tst.w	r3, sl
 8017788:	e7e9      	b.n	801775e <_strtod_l+0x8fe>
 801778a:	f7ff fb4b 	bl	8016e24 <sulp>
 801778e:	4602      	mov	r2, r0
 8017790:	460b      	mov	r3, r1
 8017792:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8017796:	f7e8 fd77 	bl	8000288 <__aeabi_dsub>
 801779a:	2200      	movs	r2, #0
 801779c:	2300      	movs	r3, #0
 801779e:	4682      	mov	sl, r0
 80177a0:	468b      	mov	fp, r1
 80177a2:	f7e9 f991 	bl	8000ac8 <__aeabi_dcmpeq>
 80177a6:	2800      	cmp	r0, #0
 80177a8:	f47f ae11 	bne.w	80173ce <_strtod_l+0x56e>
 80177ac:	e73f      	b.n	801762e <_strtod_l+0x7ce>
 80177ae:	4641      	mov	r1, r8
 80177b0:	4620      	mov	r0, r4
 80177b2:	f001 ff0c 	bl	80195ce <__ratio>
 80177b6:	ec57 6b10 	vmov	r6, r7, d0
 80177ba:	2200      	movs	r2, #0
 80177bc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80177c0:	ee10 0a10 	vmov	r0, s0
 80177c4:	4639      	mov	r1, r7
 80177c6:	f7e9 f993 	bl	8000af0 <__aeabi_dcmple>
 80177ca:	2800      	cmp	r0, #0
 80177cc:	d077      	beq.n	80178be <_strtod_l+0xa5e>
 80177ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80177d0:	2b00      	cmp	r3, #0
 80177d2:	d04a      	beq.n	801786a <_strtod_l+0xa0a>
 80177d4:	4b68      	ldr	r3, [pc, #416]	; (8017978 <_strtod_l+0xb18>)
 80177d6:	2200      	movs	r2, #0
 80177d8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80177dc:	4f66      	ldr	r7, [pc, #408]	; (8017978 <_strtod_l+0xb18>)
 80177de:	2600      	movs	r6, #0
 80177e0:	4b62      	ldr	r3, [pc, #392]	; (801796c <_strtod_l+0xb0c>)
 80177e2:	402b      	ands	r3, r5
 80177e4:	930f      	str	r3, [sp, #60]	; 0x3c
 80177e6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80177e8:	4b64      	ldr	r3, [pc, #400]	; (801797c <_strtod_l+0xb1c>)
 80177ea:	429a      	cmp	r2, r3
 80177ec:	f040 80ce 	bne.w	801798c <_strtod_l+0xb2c>
 80177f0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80177f4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80177f8:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 80177fc:	ec4b ab10 	vmov	d0, sl, fp
 8017800:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8017804:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8017808:	f001 fe1c 	bl	8019444 <__ulp>
 801780c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017810:	ec53 2b10 	vmov	r2, r3, d0
 8017814:	f7e8 fef0 	bl	80005f8 <__aeabi_dmul>
 8017818:	4652      	mov	r2, sl
 801781a:	465b      	mov	r3, fp
 801781c:	f7e8 fd36 	bl	800028c <__adddf3>
 8017820:	460b      	mov	r3, r1
 8017822:	4952      	ldr	r1, [pc, #328]	; (801796c <_strtod_l+0xb0c>)
 8017824:	4a56      	ldr	r2, [pc, #344]	; (8017980 <_strtod_l+0xb20>)
 8017826:	4019      	ands	r1, r3
 8017828:	4291      	cmp	r1, r2
 801782a:	4682      	mov	sl, r0
 801782c:	d95b      	bls.n	80178e6 <_strtod_l+0xa86>
 801782e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017830:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8017834:	4293      	cmp	r3, r2
 8017836:	d103      	bne.n	8017840 <_strtod_l+0x9e0>
 8017838:	9b08      	ldr	r3, [sp, #32]
 801783a:	3301      	adds	r3, #1
 801783c:	f43f ad2e 	beq.w	801729c <_strtod_l+0x43c>
 8017840:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8017970 <_strtod_l+0xb10>
 8017844:	f04f 3aff 	mov.w	sl, #4294967295
 8017848:	991c      	ldr	r1, [sp, #112]	; 0x70
 801784a:	4648      	mov	r0, r9
 801784c:	f001 fb62 	bl	8018f14 <_Bfree>
 8017850:	9905      	ldr	r1, [sp, #20]
 8017852:	4648      	mov	r0, r9
 8017854:	f001 fb5e 	bl	8018f14 <_Bfree>
 8017858:	4641      	mov	r1, r8
 801785a:	4648      	mov	r0, r9
 801785c:	f001 fb5a 	bl	8018f14 <_Bfree>
 8017860:	4621      	mov	r1, r4
 8017862:	4648      	mov	r0, r9
 8017864:	f001 fb56 	bl	8018f14 <_Bfree>
 8017868:	e619      	b.n	801749e <_strtod_l+0x63e>
 801786a:	f1ba 0f00 	cmp.w	sl, #0
 801786e:	d11a      	bne.n	80178a6 <_strtod_l+0xa46>
 8017870:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8017874:	b9eb      	cbnz	r3, 80178b2 <_strtod_l+0xa52>
 8017876:	2200      	movs	r2, #0
 8017878:	4b3f      	ldr	r3, [pc, #252]	; (8017978 <_strtod_l+0xb18>)
 801787a:	4630      	mov	r0, r6
 801787c:	4639      	mov	r1, r7
 801787e:	f7e9 f92d 	bl	8000adc <__aeabi_dcmplt>
 8017882:	b9c8      	cbnz	r0, 80178b8 <_strtod_l+0xa58>
 8017884:	4630      	mov	r0, r6
 8017886:	4639      	mov	r1, r7
 8017888:	2200      	movs	r2, #0
 801788a:	4b3e      	ldr	r3, [pc, #248]	; (8017984 <_strtod_l+0xb24>)
 801788c:	f7e8 feb4 	bl	80005f8 <__aeabi_dmul>
 8017890:	4606      	mov	r6, r0
 8017892:	460f      	mov	r7, r1
 8017894:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8017898:	9618      	str	r6, [sp, #96]	; 0x60
 801789a:	9319      	str	r3, [sp, #100]	; 0x64
 801789c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 80178a0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80178a4:	e79c      	b.n	80177e0 <_strtod_l+0x980>
 80178a6:	f1ba 0f01 	cmp.w	sl, #1
 80178aa:	d102      	bne.n	80178b2 <_strtod_l+0xa52>
 80178ac:	2d00      	cmp	r5, #0
 80178ae:	f43f ad8e 	beq.w	80173ce <_strtod_l+0x56e>
 80178b2:	2200      	movs	r2, #0
 80178b4:	4b34      	ldr	r3, [pc, #208]	; (8017988 <_strtod_l+0xb28>)
 80178b6:	e78f      	b.n	80177d8 <_strtod_l+0x978>
 80178b8:	2600      	movs	r6, #0
 80178ba:	4f32      	ldr	r7, [pc, #200]	; (8017984 <_strtod_l+0xb24>)
 80178bc:	e7ea      	b.n	8017894 <_strtod_l+0xa34>
 80178be:	4b31      	ldr	r3, [pc, #196]	; (8017984 <_strtod_l+0xb24>)
 80178c0:	4630      	mov	r0, r6
 80178c2:	4639      	mov	r1, r7
 80178c4:	2200      	movs	r2, #0
 80178c6:	f7e8 fe97 	bl	80005f8 <__aeabi_dmul>
 80178ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80178cc:	4606      	mov	r6, r0
 80178ce:	460f      	mov	r7, r1
 80178d0:	b933      	cbnz	r3, 80178e0 <_strtod_l+0xa80>
 80178d2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80178d6:	9010      	str	r0, [sp, #64]	; 0x40
 80178d8:	9311      	str	r3, [sp, #68]	; 0x44
 80178da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80178de:	e7df      	b.n	80178a0 <_strtod_l+0xa40>
 80178e0:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80178e4:	e7f9      	b.n	80178da <_strtod_l+0xa7a>
 80178e6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80178ea:	9b04      	ldr	r3, [sp, #16]
 80178ec:	2b00      	cmp	r3, #0
 80178ee:	d1ab      	bne.n	8017848 <_strtod_l+0x9e8>
 80178f0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80178f4:	0d1b      	lsrs	r3, r3, #20
 80178f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80178f8:	051b      	lsls	r3, r3, #20
 80178fa:	429a      	cmp	r2, r3
 80178fc:	465d      	mov	r5, fp
 80178fe:	d1a3      	bne.n	8017848 <_strtod_l+0x9e8>
 8017900:	4639      	mov	r1, r7
 8017902:	4630      	mov	r0, r6
 8017904:	f7e9 f928 	bl	8000b58 <__aeabi_d2iz>
 8017908:	f7e8 fe0c 	bl	8000524 <__aeabi_i2d>
 801790c:	460b      	mov	r3, r1
 801790e:	4602      	mov	r2, r0
 8017910:	4639      	mov	r1, r7
 8017912:	4630      	mov	r0, r6
 8017914:	f7e8 fcb8 	bl	8000288 <__aeabi_dsub>
 8017918:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801791a:	4606      	mov	r6, r0
 801791c:	460f      	mov	r7, r1
 801791e:	b933      	cbnz	r3, 801792e <_strtod_l+0xace>
 8017920:	f1ba 0f00 	cmp.w	sl, #0
 8017924:	d103      	bne.n	801792e <_strtod_l+0xace>
 8017926:	f3cb 0513 	ubfx	r5, fp, #0, #20
 801792a:	2d00      	cmp	r5, #0
 801792c:	d06d      	beq.n	8017a0a <_strtod_l+0xbaa>
 801792e:	a30a      	add	r3, pc, #40	; (adr r3, 8017958 <_strtod_l+0xaf8>)
 8017930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017934:	4630      	mov	r0, r6
 8017936:	4639      	mov	r1, r7
 8017938:	f7e9 f8d0 	bl	8000adc <__aeabi_dcmplt>
 801793c:	2800      	cmp	r0, #0
 801793e:	f47f acb8 	bne.w	80172b2 <_strtod_l+0x452>
 8017942:	a307      	add	r3, pc, #28	; (adr r3, 8017960 <_strtod_l+0xb00>)
 8017944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017948:	4630      	mov	r0, r6
 801794a:	4639      	mov	r1, r7
 801794c:	f7e9 f8e4 	bl	8000b18 <__aeabi_dcmpgt>
 8017950:	2800      	cmp	r0, #0
 8017952:	f43f af79 	beq.w	8017848 <_strtod_l+0x9e8>
 8017956:	e4ac      	b.n	80172b2 <_strtod_l+0x452>
 8017958:	94a03595 	.word	0x94a03595
 801795c:	3fdfffff 	.word	0x3fdfffff
 8017960:	35afe535 	.word	0x35afe535
 8017964:	3fe00000 	.word	0x3fe00000
 8017968:	000fffff 	.word	0x000fffff
 801796c:	7ff00000 	.word	0x7ff00000
 8017970:	7fefffff 	.word	0x7fefffff
 8017974:	39500000 	.word	0x39500000
 8017978:	3ff00000 	.word	0x3ff00000
 801797c:	7fe00000 	.word	0x7fe00000
 8017980:	7c9fffff 	.word	0x7c9fffff
 8017984:	3fe00000 	.word	0x3fe00000
 8017988:	bff00000 	.word	0xbff00000
 801798c:	9b04      	ldr	r3, [sp, #16]
 801798e:	b333      	cbz	r3, 80179de <_strtod_l+0xb7e>
 8017990:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017992:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8017996:	d822      	bhi.n	80179de <_strtod_l+0xb7e>
 8017998:	a327      	add	r3, pc, #156	; (adr r3, 8017a38 <_strtod_l+0xbd8>)
 801799a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801799e:	4630      	mov	r0, r6
 80179a0:	4639      	mov	r1, r7
 80179a2:	f7e9 f8a5 	bl	8000af0 <__aeabi_dcmple>
 80179a6:	b1a0      	cbz	r0, 80179d2 <_strtod_l+0xb72>
 80179a8:	4639      	mov	r1, r7
 80179aa:	4630      	mov	r0, r6
 80179ac:	f7e9 f8fc 	bl	8000ba8 <__aeabi_d2uiz>
 80179b0:	2800      	cmp	r0, #0
 80179b2:	bf08      	it	eq
 80179b4:	2001      	moveq	r0, #1
 80179b6:	f7e8 fda5 	bl	8000504 <__aeabi_ui2d>
 80179ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80179bc:	4606      	mov	r6, r0
 80179be:	460f      	mov	r7, r1
 80179c0:	bb03      	cbnz	r3, 8017a04 <_strtod_l+0xba4>
 80179c2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80179c6:	9012      	str	r0, [sp, #72]	; 0x48
 80179c8:	9313      	str	r3, [sp, #76]	; 0x4c
 80179ca:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80179ce:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80179d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80179d4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80179d6:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80179da:	1a9b      	subs	r3, r3, r2
 80179dc:	930b      	str	r3, [sp, #44]	; 0x2c
 80179de:	ed9d 0b08 	vldr	d0, [sp, #32]
 80179e2:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 80179e6:	f001 fd2d 	bl	8019444 <__ulp>
 80179ea:	4650      	mov	r0, sl
 80179ec:	ec53 2b10 	vmov	r2, r3, d0
 80179f0:	4659      	mov	r1, fp
 80179f2:	f7e8 fe01 	bl	80005f8 <__aeabi_dmul>
 80179f6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80179fa:	f7e8 fc47 	bl	800028c <__adddf3>
 80179fe:	4682      	mov	sl, r0
 8017a00:	468b      	mov	fp, r1
 8017a02:	e772      	b.n	80178ea <_strtod_l+0xa8a>
 8017a04:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8017a08:	e7df      	b.n	80179ca <_strtod_l+0xb6a>
 8017a0a:	a30d      	add	r3, pc, #52	; (adr r3, 8017a40 <_strtod_l+0xbe0>)
 8017a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017a10:	f7e9 f864 	bl	8000adc <__aeabi_dcmplt>
 8017a14:	e79c      	b.n	8017950 <_strtod_l+0xaf0>
 8017a16:	2300      	movs	r3, #0
 8017a18:	930d      	str	r3, [sp, #52]	; 0x34
 8017a1a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8017a1c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8017a1e:	6013      	str	r3, [r2, #0]
 8017a20:	f7ff ba61 	b.w	8016ee6 <_strtod_l+0x86>
 8017a24:	2b65      	cmp	r3, #101	; 0x65
 8017a26:	f04f 0200 	mov.w	r2, #0
 8017a2a:	f43f ab4e 	beq.w	80170ca <_strtod_l+0x26a>
 8017a2e:	2101      	movs	r1, #1
 8017a30:	4614      	mov	r4, r2
 8017a32:	9104      	str	r1, [sp, #16]
 8017a34:	f7ff bacb 	b.w	8016fce <_strtod_l+0x16e>
 8017a38:	ffc00000 	.word	0xffc00000
 8017a3c:	41dfffff 	.word	0x41dfffff
 8017a40:	94a03595 	.word	0x94a03595
 8017a44:	3fcfffff 	.word	0x3fcfffff

08017a48 <_strtod_r>:
 8017a48:	4b05      	ldr	r3, [pc, #20]	; (8017a60 <_strtod_r+0x18>)
 8017a4a:	681b      	ldr	r3, [r3, #0]
 8017a4c:	b410      	push	{r4}
 8017a4e:	6a1b      	ldr	r3, [r3, #32]
 8017a50:	4c04      	ldr	r4, [pc, #16]	; (8017a64 <_strtod_r+0x1c>)
 8017a52:	2b00      	cmp	r3, #0
 8017a54:	bf08      	it	eq
 8017a56:	4623      	moveq	r3, r4
 8017a58:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017a5c:	f7ff ba00 	b.w	8016e60 <_strtod_l>
 8017a60:	200009ac 	.word	0x200009ac
 8017a64:	20000a10 	.word	0x20000a10

08017a68 <_strtol_l.isra.0>:
 8017a68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017a6c:	4680      	mov	r8, r0
 8017a6e:	4689      	mov	r9, r1
 8017a70:	4692      	mov	sl, r2
 8017a72:	461e      	mov	r6, r3
 8017a74:	460f      	mov	r7, r1
 8017a76:	463d      	mov	r5, r7
 8017a78:	9808      	ldr	r0, [sp, #32]
 8017a7a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017a7e:	f001 f9ed 	bl	8018e5c <__locale_ctype_ptr_l>
 8017a82:	4420      	add	r0, r4
 8017a84:	7843      	ldrb	r3, [r0, #1]
 8017a86:	f013 0308 	ands.w	r3, r3, #8
 8017a8a:	d132      	bne.n	8017af2 <_strtol_l.isra.0+0x8a>
 8017a8c:	2c2d      	cmp	r4, #45	; 0x2d
 8017a8e:	d132      	bne.n	8017af6 <_strtol_l.isra.0+0x8e>
 8017a90:	787c      	ldrb	r4, [r7, #1]
 8017a92:	1cbd      	adds	r5, r7, #2
 8017a94:	2201      	movs	r2, #1
 8017a96:	2e00      	cmp	r6, #0
 8017a98:	d05d      	beq.n	8017b56 <_strtol_l.isra.0+0xee>
 8017a9a:	2e10      	cmp	r6, #16
 8017a9c:	d109      	bne.n	8017ab2 <_strtol_l.isra.0+0x4a>
 8017a9e:	2c30      	cmp	r4, #48	; 0x30
 8017aa0:	d107      	bne.n	8017ab2 <_strtol_l.isra.0+0x4a>
 8017aa2:	782b      	ldrb	r3, [r5, #0]
 8017aa4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8017aa8:	2b58      	cmp	r3, #88	; 0x58
 8017aaa:	d14f      	bne.n	8017b4c <_strtol_l.isra.0+0xe4>
 8017aac:	786c      	ldrb	r4, [r5, #1]
 8017aae:	2610      	movs	r6, #16
 8017ab0:	3502      	adds	r5, #2
 8017ab2:	2a00      	cmp	r2, #0
 8017ab4:	bf14      	ite	ne
 8017ab6:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8017aba:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8017abe:	2700      	movs	r7, #0
 8017ac0:	fbb1 fcf6 	udiv	ip, r1, r6
 8017ac4:	4638      	mov	r0, r7
 8017ac6:	fb06 1e1c 	mls	lr, r6, ip, r1
 8017aca:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8017ace:	2b09      	cmp	r3, #9
 8017ad0:	d817      	bhi.n	8017b02 <_strtol_l.isra.0+0x9a>
 8017ad2:	461c      	mov	r4, r3
 8017ad4:	42a6      	cmp	r6, r4
 8017ad6:	dd23      	ble.n	8017b20 <_strtol_l.isra.0+0xb8>
 8017ad8:	1c7b      	adds	r3, r7, #1
 8017ada:	d007      	beq.n	8017aec <_strtol_l.isra.0+0x84>
 8017adc:	4584      	cmp	ip, r0
 8017ade:	d31c      	bcc.n	8017b1a <_strtol_l.isra.0+0xb2>
 8017ae0:	d101      	bne.n	8017ae6 <_strtol_l.isra.0+0x7e>
 8017ae2:	45a6      	cmp	lr, r4
 8017ae4:	db19      	blt.n	8017b1a <_strtol_l.isra.0+0xb2>
 8017ae6:	fb00 4006 	mla	r0, r0, r6, r4
 8017aea:	2701      	movs	r7, #1
 8017aec:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017af0:	e7eb      	b.n	8017aca <_strtol_l.isra.0+0x62>
 8017af2:	462f      	mov	r7, r5
 8017af4:	e7bf      	b.n	8017a76 <_strtol_l.isra.0+0xe>
 8017af6:	2c2b      	cmp	r4, #43	; 0x2b
 8017af8:	bf04      	itt	eq
 8017afa:	1cbd      	addeq	r5, r7, #2
 8017afc:	787c      	ldrbeq	r4, [r7, #1]
 8017afe:	461a      	mov	r2, r3
 8017b00:	e7c9      	b.n	8017a96 <_strtol_l.isra.0+0x2e>
 8017b02:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8017b06:	2b19      	cmp	r3, #25
 8017b08:	d801      	bhi.n	8017b0e <_strtol_l.isra.0+0xa6>
 8017b0a:	3c37      	subs	r4, #55	; 0x37
 8017b0c:	e7e2      	b.n	8017ad4 <_strtol_l.isra.0+0x6c>
 8017b0e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8017b12:	2b19      	cmp	r3, #25
 8017b14:	d804      	bhi.n	8017b20 <_strtol_l.isra.0+0xb8>
 8017b16:	3c57      	subs	r4, #87	; 0x57
 8017b18:	e7dc      	b.n	8017ad4 <_strtol_l.isra.0+0x6c>
 8017b1a:	f04f 37ff 	mov.w	r7, #4294967295
 8017b1e:	e7e5      	b.n	8017aec <_strtol_l.isra.0+0x84>
 8017b20:	1c7b      	adds	r3, r7, #1
 8017b22:	d108      	bne.n	8017b36 <_strtol_l.isra.0+0xce>
 8017b24:	2322      	movs	r3, #34	; 0x22
 8017b26:	f8c8 3000 	str.w	r3, [r8]
 8017b2a:	4608      	mov	r0, r1
 8017b2c:	f1ba 0f00 	cmp.w	sl, #0
 8017b30:	d107      	bne.n	8017b42 <_strtol_l.isra.0+0xda>
 8017b32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017b36:	b102      	cbz	r2, 8017b3a <_strtol_l.isra.0+0xd2>
 8017b38:	4240      	negs	r0, r0
 8017b3a:	f1ba 0f00 	cmp.w	sl, #0
 8017b3e:	d0f8      	beq.n	8017b32 <_strtol_l.isra.0+0xca>
 8017b40:	b10f      	cbz	r7, 8017b46 <_strtol_l.isra.0+0xde>
 8017b42:	f105 39ff 	add.w	r9, r5, #4294967295
 8017b46:	f8ca 9000 	str.w	r9, [sl]
 8017b4a:	e7f2      	b.n	8017b32 <_strtol_l.isra.0+0xca>
 8017b4c:	2430      	movs	r4, #48	; 0x30
 8017b4e:	2e00      	cmp	r6, #0
 8017b50:	d1af      	bne.n	8017ab2 <_strtol_l.isra.0+0x4a>
 8017b52:	2608      	movs	r6, #8
 8017b54:	e7ad      	b.n	8017ab2 <_strtol_l.isra.0+0x4a>
 8017b56:	2c30      	cmp	r4, #48	; 0x30
 8017b58:	d0a3      	beq.n	8017aa2 <_strtol_l.isra.0+0x3a>
 8017b5a:	260a      	movs	r6, #10
 8017b5c:	e7a9      	b.n	8017ab2 <_strtol_l.isra.0+0x4a>
	...

08017b60 <_strtol_r>:
 8017b60:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8017b62:	4c06      	ldr	r4, [pc, #24]	; (8017b7c <_strtol_r+0x1c>)
 8017b64:	4d06      	ldr	r5, [pc, #24]	; (8017b80 <_strtol_r+0x20>)
 8017b66:	6824      	ldr	r4, [r4, #0]
 8017b68:	6a24      	ldr	r4, [r4, #32]
 8017b6a:	2c00      	cmp	r4, #0
 8017b6c:	bf08      	it	eq
 8017b6e:	462c      	moveq	r4, r5
 8017b70:	9400      	str	r4, [sp, #0]
 8017b72:	f7ff ff79 	bl	8017a68 <_strtol_l.isra.0>
 8017b76:	b003      	add	sp, #12
 8017b78:	bd30      	pop	{r4, r5, pc}
 8017b7a:	bf00      	nop
 8017b7c:	200009ac 	.word	0x200009ac
 8017b80:	20000a10 	.word	0x20000a10

08017b84 <quorem>:
 8017b84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017b88:	6903      	ldr	r3, [r0, #16]
 8017b8a:	690c      	ldr	r4, [r1, #16]
 8017b8c:	42a3      	cmp	r3, r4
 8017b8e:	4680      	mov	r8, r0
 8017b90:	f2c0 8082 	blt.w	8017c98 <quorem+0x114>
 8017b94:	3c01      	subs	r4, #1
 8017b96:	f101 0714 	add.w	r7, r1, #20
 8017b9a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8017b9e:	f100 0614 	add.w	r6, r0, #20
 8017ba2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8017ba6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8017baa:	eb06 030c 	add.w	r3, r6, ip
 8017bae:	3501      	adds	r5, #1
 8017bb0:	eb07 090c 	add.w	r9, r7, ip
 8017bb4:	9301      	str	r3, [sp, #4]
 8017bb6:	fbb0 f5f5 	udiv	r5, r0, r5
 8017bba:	b395      	cbz	r5, 8017c22 <quorem+0x9e>
 8017bbc:	f04f 0a00 	mov.w	sl, #0
 8017bc0:	4638      	mov	r0, r7
 8017bc2:	46b6      	mov	lr, r6
 8017bc4:	46d3      	mov	fp, sl
 8017bc6:	f850 2b04 	ldr.w	r2, [r0], #4
 8017bca:	b293      	uxth	r3, r2
 8017bcc:	fb05 a303 	mla	r3, r5, r3, sl
 8017bd0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8017bd4:	b29b      	uxth	r3, r3
 8017bd6:	ebab 0303 	sub.w	r3, fp, r3
 8017bda:	0c12      	lsrs	r2, r2, #16
 8017bdc:	f8de b000 	ldr.w	fp, [lr]
 8017be0:	fb05 a202 	mla	r2, r5, r2, sl
 8017be4:	fa13 f38b 	uxtah	r3, r3, fp
 8017be8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8017bec:	fa1f fb82 	uxth.w	fp, r2
 8017bf0:	f8de 2000 	ldr.w	r2, [lr]
 8017bf4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8017bf8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8017bfc:	b29b      	uxth	r3, r3
 8017bfe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017c02:	4581      	cmp	r9, r0
 8017c04:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8017c08:	f84e 3b04 	str.w	r3, [lr], #4
 8017c0c:	d2db      	bcs.n	8017bc6 <quorem+0x42>
 8017c0e:	f856 300c 	ldr.w	r3, [r6, ip]
 8017c12:	b933      	cbnz	r3, 8017c22 <quorem+0x9e>
 8017c14:	9b01      	ldr	r3, [sp, #4]
 8017c16:	3b04      	subs	r3, #4
 8017c18:	429e      	cmp	r6, r3
 8017c1a:	461a      	mov	r2, r3
 8017c1c:	d330      	bcc.n	8017c80 <quorem+0xfc>
 8017c1e:	f8c8 4010 	str.w	r4, [r8, #16]
 8017c22:	4640      	mov	r0, r8
 8017c24:	f001 fb96 	bl	8019354 <__mcmp>
 8017c28:	2800      	cmp	r0, #0
 8017c2a:	db25      	blt.n	8017c78 <quorem+0xf4>
 8017c2c:	3501      	adds	r5, #1
 8017c2e:	4630      	mov	r0, r6
 8017c30:	f04f 0c00 	mov.w	ip, #0
 8017c34:	f857 2b04 	ldr.w	r2, [r7], #4
 8017c38:	f8d0 e000 	ldr.w	lr, [r0]
 8017c3c:	b293      	uxth	r3, r2
 8017c3e:	ebac 0303 	sub.w	r3, ip, r3
 8017c42:	0c12      	lsrs	r2, r2, #16
 8017c44:	fa13 f38e 	uxtah	r3, r3, lr
 8017c48:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8017c4c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8017c50:	b29b      	uxth	r3, r3
 8017c52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017c56:	45b9      	cmp	r9, r7
 8017c58:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8017c5c:	f840 3b04 	str.w	r3, [r0], #4
 8017c60:	d2e8      	bcs.n	8017c34 <quorem+0xb0>
 8017c62:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8017c66:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8017c6a:	b92a      	cbnz	r2, 8017c78 <quorem+0xf4>
 8017c6c:	3b04      	subs	r3, #4
 8017c6e:	429e      	cmp	r6, r3
 8017c70:	461a      	mov	r2, r3
 8017c72:	d30b      	bcc.n	8017c8c <quorem+0x108>
 8017c74:	f8c8 4010 	str.w	r4, [r8, #16]
 8017c78:	4628      	mov	r0, r5
 8017c7a:	b003      	add	sp, #12
 8017c7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017c80:	6812      	ldr	r2, [r2, #0]
 8017c82:	3b04      	subs	r3, #4
 8017c84:	2a00      	cmp	r2, #0
 8017c86:	d1ca      	bne.n	8017c1e <quorem+0x9a>
 8017c88:	3c01      	subs	r4, #1
 8017c8a:	e7c5      	b.n	8017c18 <quorem+0x94>
 8017c8c:	6812      	ldr	r2, [r2, #0]
 8017c8e:	3b04      	subs	r3, #4
 8017c90:	2a00      	cmp	r2, #0
 8017c92:	d1ef      	bne.n	8017c74 <quorem+0xf0>
 8017c94:	3c01      	subs	r4, #1
 8017c96:	e7ea      	b.n	8017c6e <quorem+0xea>
 8017c98:	2000      	movs	r0, #0
 8017c9a:	e7ee      	b.n	8017c7a <quorem+0xf6>
 8017c9c:	0000      	movs	r0, r0
	...

08017ca0 <_dtoa_r>:
 8017ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017ca4:	ec57 6b10 	vmov	r6, r7, d0
 8017ca8:	b097      	sub	sp, #92	; 0x5c
 8017caa:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8017cac:	9106      	str	r1, [sp, #24]
 8017cae:	4604      	mov	r4, r0
 8017cb0:	920b      	str	r2, [sp, #44]	; 0x2c
 8017cb2:	9312      	str	r3, [sp, #72]	; 0x48
 8017cb4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8017cb8:	e9cd 6700 	strd	r6, r7, [sp]
 8017cbc:	b93d      	cbnz	r5, 8017cce <_dtoa_r+0x2e>
 8017cbe:	2010      	movs	r0, #16
 8017cc0:	f7fe f924 	bl	8015f0c <malloc>
 8017cc4:	6260      	str	r0, [r4, #36]	; 0x24
 8017cc6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8017cca:	6005      	str	r5, [r0, #0]
 8017ccc:	60c5      	str	r5, [r0, #12]
 8017cce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017cd0:	6819      	ldr	r1, [r3, #0]
 8017cd2:	b151      	cbz	r1, 8017cea <_dtoa_r+0x4a>
 8017cd4:	685a      	ldr	r2, [r3, #4]
 8017cd6:	604a      	str	r2, [r1, #4]
 8017cd8:	2301      	movs	r3, #1
 8017cda:	4093      	lsls	r3, r2
 8017cdc:	608b      	str	r3, [r1, #8]
 8017cde:	4620      	mov	r0, r4
 8017ce0:	f001 f918 	bl	8018f14 <_Bfree>
 8017ce4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017ce6:	2200      	movs	r2, #0
 8017ce8:	601a      	str	r2, [r3, #0]
 8017cea:	1e3b      	subs	r3, r7, #0
 8017cec:	bfbb      	ittet	lt
 8017cee:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8017cf2:	9301      	strlt	r3, [sp, #4]
 8017cf4:	2300      	movge	r3, #0
 8017cf6:	2201      	movlt	r2, #1
 8017cf8:	bfac      	ite	ge
 8017cfa:	f8c8 3000 	strge.w	r3, [r8]
 8017cfe:	f8c8 2000 	strlt.w	r2, [r8]
 8017d02:	4baf      	ldr	r3, [pc, #700]	; (8017fc0 <_dtoa_r+0x320>)
 8017d04:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8017d08:	ea33 0308 	bics.w	r3, r3, r8
 8017d0c:	d114      	bne.n	8017d38 <_dtoa_r+0x98>
 8017d0e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8017d10:	f242 730f 	movw	r3, #9999	; 0x270f
 8017d14:	6013      	str	r3, [r2, #0]
 8017d16:	9b00      	ldr	r3, [sp, #0]
 8017d18:	b923      	cbnz	r3, 8017d24 <_dtoa_r+0x84>
 8017d1a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8017d1e:	2800      	cmp	r0, #0
 8017d20:	f000 8542 	beq.w	80187a8 <_dtoa_r+0xb08>
 8017d24:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017d26:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8017fd4 <_dtoa_r+0x334>
 8017d2a:	2b00      	cmp	r3, #0
 8017d2c:	f000 8544 	beq.w	80187b8 <_dtoa_r+0xb18>
 8017d30:	f10b 0303 	add.w	r3, fp, #3
 8017d34:	f000 bd3e 	b.w	80187b4 <_dtoa_r+0xb14>
 8017d38:	e9dd 6700 	ldrd	r6, r7, [sp]
 8017d3c:	2200      	movs	r2, #0
 8017d3e:	2300      	movs	r3, #0
 8017d40:	4630      	mov	r0, r6
 8017d42:	4639      	mov	r1, r7
 8017d44:	f7e8 fec0 	bl	8000ac8 <__aeabi_dcmpeq>
 8017d48:	4681      	mov	r9, r0
 8017d4a:	b168      	cbz	r0, 8017d68 <_dtoa_r+0xc8>
 8017d4c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8017d4e:	2301      	movs	r3, #1
 8017d50:	6013      	str	r3, [r2, #0]
 8017d52:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017d54:	2b00      	cmp	r3, #0
 8017d56:	f000 8524 	beq.w	80187a2 <_dtoa_r+0xb02>
 8017d5a:	4b9a      	ldr	r3, [pc, #616]	; (8017fc4 <_dtoa_r+0x324>)
 8017d5c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8017d5e:	f103 3bff 	add.w	fp, r3, #4294967295
 8017d62:	6013      	str	r3, [r2, #0]
 8017d64:	f000 bd28 	b.w	80187b8 <_dtoa_r+0xb18>
 8017d68:	aa14      	add	r2, sp, #80	; 0x50
 8017d6a:	a915      	add	r1, sp, #84	; 0x54
 8017d6c:	ec47 6b10 	vmov	d0, r6, r7
 8017d70:	4620      	mov	r0, r4
 8017d72:	f001 fbdd 	bl	8019530 <__d2b>
 8017d76:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8017d7a:	9004      	str	r0, [sp, #16]
 8017d7c:	2d00      	cmp	r5, #0
 8017d7e:	d07c      	beq.n	8017e7a <_dtoa_r+0x1da>
 8017d80:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8017d84:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8017d88:	46b2      	mov	sl, r6
 8017d8a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8017d8e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8017d92:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8017d96:	2200      	movs	r2, #0
 8017d98:	4b8b      	ldr	r3, [pc, #556]	; (8017fc8 <_dtoa_r+0x328>)
 8017d9a:	4650      	mov	r0, sl
 8017d9c:	4659      	mov	r1, fp
 8017d9e:	f7e8 fa73 	bl	8000288 <__aeabi_dsub>
 8017da2:	a381      	add	r3, pc, #516	; (adr r3, 8017fa8 <_dtoa_r+0x308>)
 8017da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017da8:	f7e8 fc26 	bl	80005f8 <__aeabi_dmul>
 8017dac:	a380      	add	r3, pc, #512	; (adr r3, 8017fb0 <_dtoa_r+0x310>)
 8017dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017db2:	f7e8 fa6b 	bl	800028c <__adddf3>
 8017db6:	4606      	mov	r6, r0
 8017db8:	4628      	mov	r0, r5
 8017dba:	460f      	mov	r7, r1
 8017dbc:	f7e8 fbb2 	bl	8000524 <__aeabi_i2d>
 8017dc0:	a37d      	add	r3, pc, #500	; (adr r3, 8017fb8 <_dtoa_r+0x318>)
 8017dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017dc6:	f7e8 fc17 	bl	80005f8 <__aeabi_dmul>
 8017dca:	4602      	mov	r2, r0
 8017dcc:	460b      	mov	r3, r1
 8017dce:	4630      	mov	r0, r6
 8017dd0:	4639      	mov	r1, r7
 8017dd2:	f7e8 fa5b 	bl	800028c <__adddf3>
 8017dd6:	4606      	mov	r6, r0
 8017dd8:	460f      	mov	r7, r1
 8017dda:	f7e8 febd 	bl	8000b58 <__aeabi_d2iz>
 8017dde:	2200      	movs	r2, #0
 8017de0:	4682      	mov	sl, r0
 8017de2:	2300      	movs	r3, #0
 8017de4:	4630      	mov	r0, r6
 8017de6:	4639      	mov	r1, r7
 8017de8:	f7e8 fe78 	bl	8000adc <__aeabi_dcmplt>
 8017dec:	b148      	cbz	r0, 8017e02 <_dtoa_r+0x162>
 8017dee:	4650      	mov	r0, sl
 8017df0:	f7e8 fb98 	bl	8000524 <__aeabi_i2d>
 8017df4:	4632      	mov	r2, r6
 8017df6:	463b      	mov	r3, r7
 8017df8:	f7e8 fe66 	bl	8000ac8 <__aeabi_dcmpeq>
 8017dfc:	b908      	cbnz	r0, 8017e02 <_dtoa_r+0x162>
 8017dfe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017e02:	f1ba 0f16 	cmp.w	sl, #22
 8017e06:	d859      	bhi.n	8017ebc <_dtoa_r+0x21c>
 8017e08:	4970      	ldr	r1, [pc, #448]	; (8017fcc <_dtoa_r+0x32c>)
 8017e0a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8017e0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017e12:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017e16:	f7e8 fe7f 	bl	8000b18 <__aeabi_dcmpgt>
 8017e1a:	2800      	cmp	r0, #0
 8017e1c:	d050      	beq.n	8017ec0 <_dtoa_r+0x220>
 8017e1e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017e22:	2300      	movs	r3, #0
 8017e24:	930f      	str	r3, [sp, #60]	; 0x3c
 8017e26:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8017e28:	1b5d      	subs	r5, r3, r5
 8017e2a:	f1b5 0801 	subs.w	r8, r5, #1
 8017e2e:	bf49      	itett	mi
 8017e30:	f1c5 0301 	rsbmi	r3, r5, #1
 8017e34:	2300      	movpl	r3, #0
 8017e36:	9305      	strmi	r3, [sp, #20]
 8017e38:	f04f 0800 	movmi.w	r8, #0
 8017e3c:	bf58      	it	pl
 8017e3e:	9305      	strpl	r3, [sp, #20]
 8017e40:	f1ba 0f00 	cmp.w	sl, #0
 8017e44:	db3e      	blt.n	8017ec4 <_dtoa_r+0x224>
 8017e46:	2300      	movs	r3, #0
 8017e48:	44d0      	add	r8, sl
 8017e4a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8017e4e:	9307      	str	r3, [sp, #28]
 8017e50:	9b06      	ldr	r3, [sp, #24]
 8017e52:	2b09      	cmp	r3, #9
 8017e54:	f200 8090 	bhi.w	8017f78 <_dtoa_r+0x2d8>
 8017e58:	2b05      	cmp	r3, #5
 8017e5a:	bfc4      	itt	gt
 8017e5c:	3b04      	subgt	r3, #4
 8017e5e:	9306      	strgt	r3, [sp, #24]
 8017e60:	9b06      	ldr	r3, [sp, #24]
 8017e62:	f1a3 0302 	sub.w	r3, r3, #2
 8017e66:	bfcc      	ite	gt
 8017e68:	2500      	movgt	r5, #0
 8017e6a:	2501      	movle	r5, #1
 8017e6c:	2b03      	cmp	r3, #3
 8017e6e:	f200 808f 	bhi.w	8017f90 <_dtoa_r+0x2f0>
 8017e72:	e8df f003 	tbb	[pc, r3]
 8017e76:	7f7d      	.short	0x7f7d
 8017e78:	7131      	.short	0x7131
 8017e7a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8017e7e:	441d      	add	r5, r3
 8017e80:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8017e84:	2820      	cmp	r0, #32
 8017e86:	dd13      	ble.n	8017eb0 <_dtoa_r+0x210>
 8017e88:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8017e8c:	9b00      	ldr	r3, [sp, #0]
 8017e8e:	fa08 f800 	lsl.w	r8, r8, r0
 8017e92:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8017e96:	fa23 f000 	lsr.w	r0, r3, r0
 8017e9a:	ea48 0000 	orr.w	r0, r8, r0
 8017e9e:	f7e8 fb31 	bl	8000504 <__aeabi_ui2d>
 8017ea2:	2301      	movs	r3, #1
 8017ea4:	4682      	mov	sl, r0
 8017ea6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8017eaa:	3d01      	subs	r5, #1
 8017eac:	9313      	str	r3, [sp, #76]	; 0x4c
 8017eae:	e772      	b.n	8017d96 <_dtoa_r+0xf6>
 8017eb0:	9b00      	ldr	r3, [sp, #0]
 8017eb2:	f1c0 0020 	rsb	r0, r0, #32
 8017eb6:	fa03 f000 	lsl.w	r0, r3, r0
 8017eba:	e7f0      	b.n	8017e9e <_dtoa_r+0x1fe>
 8017ebc:	2301      	movs	r3, #1
 8017ebe:	e7b1      	b.n	8017e24 <_dtoa_r+0x184>
 8017ec0:	900f      	str	r0, [sp, #60]	; 0x3c
 8017ec2:	e7b0      	b.n	8017e26 <_dtoa_r+0x186>
 8017ec4:	9b05      	ldr	r3, [sp, #20]
 8017ec6:	eba3 030a 	sub.w	r3, r3, sl
 8017eca:	9305      	str	r3, [sp, #20]
 8017ecc:	f1ca 0300 	rsb	r3, sl, #0
 8017ed0:	9307      	str	r3, [sp, #28]
 8017ed2:	2300      	movs	r3, #0
 8017ed4:	930e      	str	r3, [sp, #56]	; 0x38
 8017ed6:	e7bb      	b.n	8017e50 <_dtoa_r+0x1b0>
 8017ed8:	2301      	movs	r3, #1
 8017eda:	930a      	str	r3, [sp, #40]	; 0x28
 8017edc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017ede:	2b00      	cmp	r3, #0
 8017ee0:	dd59      	ble.n	8017f96 <_dtoa_r+0x2f6>
 8017ee2:	9302      	str	r3, [sp, #8]
 8017ee4:	4699      	mov	r9, r3
 8017ee6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8017ee8:	2200      	movs	r2, #0
 8017eea:	6072      	str	r2, [r6, #4]
 8017eec:	2204      	movs	r2, #4
 8017eee:	f102 0014 	add.w	r0, r2, #20
 8017ef2:	4298      	cmp	r0, r3
 8017ef4:	6871      	ldr	r1, [r6, #4]
 8017ef6:	d953      	bls.n	8017fa0 <_dtoa_r+0x300>
 8017ef8:	4620      	mov	r0, r4
 8017efa:	f000 ffd7 	bl	8018eac <_Balloc>
 8017efe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017f00:	6030      	str	r0, [r6, #0]
 8017f02:	f1b9 0f0e 	cmp.w	r9, #14
 8017f06:	f8d3 b000 	ldr.w	fp, [r3]
 8017f0a:	f200 80e6 	bhi.w	80180da <_dtoa_r+0x43a>
 8017f0e:	2d00      	cmp	r5, #0
 8017f10:	f000 80e3 	beq.w	80180da <_dtoa_r+0x43a>
 8017f14:	ed9d 7b00 	vldr	d7, [sp]
 8017f18:	f1ba 0f00 	cmp.w	sl, #0
 8017f1c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8017f20:	dd74      	ble.n	801800c <_dtoa_r+0x36c>
 8017f22:	4a2a      	ldr	r2, [pc, #168]	; (8017fcc <_dtoa_r+0x32c>)
 8017f24:	f00a 030f 	and.w	r3, sl, #15
 8017f28:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8017f2c:	ed93 7b00 	vldr	d7, [r3]
 8017f30:	ea4f 162a 	mov.w	r6, sl, asr #4
 8017f34:	06f0      	lsls	r0, r6, #27
 8017f36:	ed8d 7b08 	vstr	d7, [sp, #32]
 8017f3a:	d565      	bpl.n	8018008 <_dtoa_r+0x368>
 8017f3c:	4b24      	ldr	r3, [pc, #144]	; (8017fd0 <_dtoa_r+0x330>)
 8017f3e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8017f42:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8017f46:	f7e8 fc81 	bl	800084c <__aeabi_ddiv>
 8017f4a:	e9cd 0100 	strd	r0, r1, [sp]
 8017f4e:	f006 060f 	and.w	r6, r6, #15
 8017f52:	2503      	movs	r5, #3
 8017f54:	4f1e      	ldr	r7, [pc, #120]	; (8017fd0 <_dtoa_r+0x330>)
 8017f56:	e04c      	b.n	8017ff2 <_dtoa_r+0x352>
 8017f58:	2301      	movs	r3, #1
 8017f5a:	930a      	str	r3, [sp, #40]	; 0x28
 8017f5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017f5e:	4453      	add	r3, sl
 8017f60:	f103 0901 	add.w	r9, r3, #1
 8017f64:	9302      	str	r3, [sp, #8]
 8017f66:	464b      	mov	r3, r9
 8017f68:	2b01      	cmp	r3, #1
 8017f6a:	bfb8      	it	lt
 8017f6c:	2301      	movlt	r3, #1
 8017f6e:	e7ba      	b.n	8017ee6 <_dtoa_r+0x246>
 8017f70:	2300      	movs	r3, #0
 8017f72:	e7b2      	b.n	8017eda <_dtoa_r+0x23a>
 8017f74:	2300      	movs	r3, #0
 8017f76:	e7f0      	b.n	8017f5a <_dtoa_r+0x2ba>
 8017f78:	2501      	movs	r5, #1
 8017f7a:	2300      	movs	r3, #0
 8017f7c:	9306      	str	r3, [sp, #24]
 8017f7e:	950a      	str	r5, [sp, #40]	; 0x28
 8017f80:	f04f 33ff 	mov.w	r3, #4294967295
 8017f84:	9302      	str	r3, [sp, #8]
 8017f86:	4699      	mov	r9, r3
 8017f88:	2200      	movs	r2, #0
 8017f8a:	2312      	movs	r3, #18
 8017f8c:	920b      	str	r2, [sp, #44]	; 0x2c
 8017f8e:	e7aa      	b.n	8017ee6 <_dtoa_r+0x246>
 8017f90:	2301      	movs	r3, #1
 8017f92:	930a      	str	r3, [sp, #40]	; 0x28
 8017f94:	e7f4      	b.n	8017f80 <_dtoa_r+0x2e0>
 8017f96:	2301      	movs	r3, #1
 8017f98:	9302      	str	r3, [sp, #8]
 8017f9a:	4699      	mov	r9, r3
 8017f9c:	461a      	mov	r2, r3
 8017f9e:	e7f5      	b.n	8017f8c <_dtoa_r+0x2ec>
 8017fa0:	3101      	adds	r1, #1
 8017fa2:	6071      	str	r1, [r6, #4]
 8017fa4:	0052      	lsls	r2, r2, #1
 8017fa6:	e7a2      	b.n	8017eee <_dtoa_r+0x24e>
 8017fa8:	636f4361 	.word	0x636f4361
 8017fac:	3fd287a7 	.word	0x3fd287a7
 8017fb0:	8b60c8b3 	.word	0x8b60c8b3
 8017fb4:	3fc68a28 	.word	0x3fc68a28
 8017fb8:	509f79fb 	.word	0x509f79fb
 8017fbc:	3fd34413 	.word	0x3fd34413
 8017fc0:	7ff00000 	.word	0x7ff00000
 8017fc4:	0801b6f9 	.word	0x0801b6f9
 8017fc8:	3ff80000 	.word	0x3ff80000
 8017fcc:	0801b7b8 	.word	0x0801b7b8
 8017fd0:	0801b790 	.word	0x0801b790
 8017fd4:	0801b781 	.word	0x0801b781
 8017fd8:	07f1      	lsls	r1, r6, #31
 8017fda:	d508      	bpl.n	8017fee <_dtoa_r+0x34e>
 8017fdc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8017fe0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8017fe4:	f7e8 fb08 	bl	80005f8 <__aeabi_dmul>
 8017fe8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8017fec:	3501      	adds	r5, #1
 8017fee:	1076      	asrs	r6, r6, #1
 8017ff0:	3708      	adds	r7, #8
 8017ff2:	2e00      	cmp	r6, #0
 8017ff4:	d1f0      	bne.n	8017fd8 <_dtoa_r+0x338>
 8017ff6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8017ffa:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017ffe:	f7e8 fc25 	bl	800084c <__aeabi_ddiv>
 8018002:	e9cd 0100 	strd	r0, r1, [sp]
 8018006:	e01a      	b.n	801803e <_dtoa_r+0x39e>
 8018008:	2502      	movs	r5, #2
 801800a:	e7a3      	b.n	8017f54 <_dtoa_r+0x2b4>
 801800c:	f000 80a0 	beq.w	8018150 <_dtoa_r+0x4b0>
 8018010:	f1ca 0600 	rsb	r6, sl, #0
 8018014:	4b9f      	ldr	r3, [pc, #636]	; (8018294 <_dtoa_r+0x5f4>)
 8018016:	4fa0      	ldr	r7, [pc, #640]	; (8018298 <_dtoa_r+0x5f8>)
 8018018:	f006 020f 	and.w	r2, r6, #15
 801801c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018024:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8018028:	f7e8 fae6 	bl	80005f8 <__aeabi_dmul>
 801802c:	e9cd 0100 	strd	r0, r1, [sp]
 8018030:	1136      	asrs	r6, r6, #4
 8018032:	2300      	movs	r3, #0
 8018034:	2502      	movs	r5, #2
 8018036:	2e00      	cmp	r6, #0
 8018038:	d17f      	bne.n	801813a <_dtoa_r+0x49a>
 801803a:	2b00      	cmp	r3, #0
 801803c:	d1e1      	bne.n	8018002 <_dtoa_r+0x362>
 801803e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8018040:	2b00      	cmp	r3, #0
 8018042:	f000 8087 	beq.w	8018154 <_dtoa_r+0x4b4>
 8018046:	e9dd 6700 	ldrd	r6, r7, [sp]
 801804a:	2200      	movs	r2, #0
 801804c:	4b93      	ldr	r3, [pc, #588]	; (801829c <_dtoa_r+0x5fc>)
 801804e:	4630      	mov	r0, r6
 8018050:	4639      	mov	r1, r7
 8018052:	f7e8 fd43 	bl	8000adc <__aeabi_dcmplt>
 8018056:	2800      	cmp	r0, #0
 8018058:	d07c      	beq.n	8018154 <_dtoa_r+0x4b4>
 801805a:	f1b9 0f00 	cmp.w	r9, #0
 801805e:	d079      	beq.n	8018154 <_dtoa_r+0x4b4>
 8018060:	9b02      	ldr	r3, [sp, #8]
 8018062:	2b00      	cmp	r3, #0
 8018064:	dd35      	ble.n	80180d2 <_dtoa_r+0x432>
 8018066:	f10a 33ff 	add.w	r3, sl, #4294967295
 801806a:	9308      	str	r3, [sp, #32]
 801806c:	4639      	mov	r1, r7
 801806e:	2200      	movs	r2, #0
 8018070:	4b8b      	ldr	r3, [pc, #556]	; (80182a0 <_dtoa_r+0x600>)
 8018072:	4630      	mov	r0, r6
 8018074:	f7e8 fac0 	bl	80005f8 <__aeabi_dmul>
 8018078:	e9cd 0100 	strd	r0, r1, [sp]
 801807c:	9f02      	ldr	r7, [sp, #8]
 801807e:	3501      	adds	r5, #1
 8018080:	4628      	mov	r0, r5
 8018082:	f7e8 fa4f 	bl	8000524 <__aeabi_i2d>
 8018086:	e9dd 2300 	ldrd	r2, r3, [sp]
 801808a:	f7e8 fab5 	bl	80005f8 <__aeabi_dmul>
 801808e:	2200      	movs	r2, #0
 8018090:	4b84      	ldr	r3, [pc, #528]	; (80182a4 <_dtoa_r+0x604>)
 8018092:	f7e8 f8fb 	bl	800028c <__adddf3>
 8018096:	4605      	mov	r5, r0
 8018098:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 801809c:	2f00      	cmp	r7, #0
 801809e:	d15d      	bne.n	801815c <_dtoa_r+0x4bc>
 80180a0:	2200      	movs	r2, #0
 80180a2:	4b81      	ldr	r3, [pc, #516]	; (80182a8 <_dtoa_r+0x608>)
 80180a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80180a8:	f7e8 f8ee 	bl	8000288 <__aeabi_dsub>
 80180ac:	462a      	mov	r2, r5
 80180ae:	4633      	mov	r3, r6
 80180b0:	e9cd 0100 	strd	r0, r1, [sp]
 80180b4:	f7e8 fd30 	bl	8000b18 <__aeabi_dcmpgt>
 80180b8:	2800      	cmp	r0, #0
 80180ba:	f040 8288 	bne.w	80185ce <_dtoa_r+0x92e>
 80180be:	462a      	mov	r2, r5
 80180c0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80180c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80180c8:	f7e8 fd08 	bl	8000adc <__aeabi_dcmplt>
 80180cc:	2800      	cmp	r0, #0
 80180ce:	f040 827c 	bne.w	80185ca <_dtoa_r+0x92a>
 80180d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80180d6:	e9cd 2300 	strd	r2, r3, [sp]
 80180da:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80180dc:	2b00      	cmp	r3, #0
 80180de:	f2c0 8150 	blt.w	8018382 <_dtoa_r+0x6e2>
 80180e2:	f1ba 0f0e 	cmp.w	sl, #14
 80180e6:	f300 814c 	bgt.w	8018382 <_dtoa_r+0x6e2>
 80180ea:	4b6a      	ldr	r3, [pc, #424]	; (8018294 <_dtoa_r+0x5f4>)
 80180ec:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80180f0:	ed93 7b00 	vldr	d7, [r3]
 80180f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80180f6:	2b00      	cmp	r3, #0
 80180f8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80180fc:	f280 80d8 	bge.w	80182b0 <_dtoa_r+0x610>
 8018100:	f1b9 0f00 	cmp.w	r9, #0
 8018104:	f300 80d4 	bgt.w	80182b0 <_dtoa_r+0x610>
 8018108:	f040 825e 	bne.w	80185c8 <_dtoa_r+0x928>
 801810c:	2200      	movs	r2, #0
 801810e:	4b66      	ldr	r3, [pc, #408]	; (80182a8 <_dtoa_r+0x608>)
 8018110:	ec51 0b17 	vmov	r0, r1, d7
 8018114:	f7e8 fa70 	bl	80005f8 <__aeabi_dmul>
 8018118:	e9dd 2300 	ldrd	r2, r3, [sp]
 801811c:	f7e8 fcf2 	bl	8000b04 <__aeabi_dcmpge>
 8018120:	464f      	mov	r7, r9
 8018122:	464e      	mov	r6, r9
 8018124:	2800      	cmp	r0, #0
 8018126:	f040 8234 	bne.w	8018592 <_dtoa_r+0x8f2>
 801812a:	2331      	movs	r3, #49	; 0x31
 801812c:	f10b 0501 	add.w	r5, fp, #1
 8018130:	f88b 3000 	strb.w	r3, [fp]
 8018134:	f10a 0a01 	add.w	sl, sl, #1
 8018138:	e22f      	b.n	801859a <_dtoa_r+0x8fa>
 801813a:	07f2      	lsls	r2, r6, #31
 801813c:	d505      	bpl.n	801814a <_dtoa_r+0x4aa>
 801813e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8018142:	f7e8 fa59 	bl	80005f8 <__aeabi_dmul>
 8018146:	3501      	adds	r5, #1
 8018148:	2301      	movs	r3, #1
 801814a:	1076      	asrs	r6, r6, #1
 801814c:	3708      	adds	r7, #8
 801814e:	e772      	b.n	8018036 <_dtoa_r+0x396>
 8018150:	2502      	movs	r5, #2
 8018152:	e774      	b.n	801803e <_dtoa_r+0x39e>
 8018154:	f8cd a020 	str.w	sl, [sp, #32]
 8018158:	464f      	mov	r7, r9
 801815a:	e791      	b.n	8018080 <_dtoa_r+0x3e0>
 801815c:	4b4d      	ldr	r3, [pc, #308]	; (8018294 <_dtoa_r+0x5f4>)
 801815e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8018162:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8018166:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018168:	2b00      	cmp	r3, #0
 801816a:	d047      	beq.n	80181fc <_dtoa_r+0x55c>
 801816c:	4602      	mov	r2, r0
 801816e:	460b      	mov	r3, r1
 8018170:	2000      	movs	r0, #0
 8018172:	494e      	ldr	r1, [pc, #312]	; (80182ac <_dtoa_r+0x60c>)
 8018174:	f7e8 fb6a 	bl	800084c <__aeabi_ddiv>
 8018178:	462a      	mov	r2, r5
 801817a:	4633      	mov	r3, r6
 801817c:	f7e8 f884 	bl	8000288 <__aeabi_dsub>
 8018180:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8018184:	465d      	mov	r5, fp
 8018186:	e9dd 0100 	ldrd	r0, r1, [sp]
 801818a:	f7e8 fce5 	bl	8000b58 <__aeabi_d2iz>
 801818e:	4606      	mov	r6, r0
 8018190:	f7e8 f9c8 	bl	8000524 <__aeabi_i2d>
 8018194:	4602      	mov	r2, r0
 8018196:	460b      	mov	r3, r1
 8018198:	e9dd 0100 	ldrd	r0, r1, [sp]
 801819c:	f7e8 f874 	bl	8000288 <__aeabi_dsub>
 80181a0:	3630      	adds	r6, #48	; 0x30
 80181a2:	f805 6b01 	strb.w	r6, [r5], #1
 80181a6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80181aa:	e9cd 0100 	strd	r0, r1, [sp]
 80181ae:	f7e8 fc95 	bl	8000adc <__aeabi_dcmplt>
 80181b2:	2800      	cmp	r0, #0
 80181b4:	d163      	bne.n	801827e <_dtoa_r+0x5de>
 80181b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80181ba:	2000      	movs	r0, #0
 80181bc:	4937      	ldr	r1, [pc, #220]	; (801829c <_dtoa_r+0x5fc>)
 80181be:	f7e8 f863 	bl	8000288 <__aeabi_dsub>
 80181c2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80181c6:	f7e8 fc89 	bl	8000adc <__aeabi_dcmplt>
 80181ca:	2800      	cmp	r0, #0
 80181cc:	f040 80b7 	bne.w	801833e <_dtoa_r+0x69e>
 80181d0:	eba5 030b 	sub.w	r3, r5, fp
 80181d4:	429f      	cmp	r7, r3
 80181d6:	f77f af7c 	ble.w	80180d2 <_dtoa_r+0x432>
 80181da:	2200      	movs	r2, #0
 80181dc:	4b30      	ldr	r3, [pc, #192]	; (80182a0 <_dtoa_r+0x600>)
 80181de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80181e2:	f7e8 fa09 	bl	80005f8 <__aeabi_dmul>
 80181e6:	2200      	movs	r2, #0
 80181e8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80181ec:	4b2c      	ldr	r3, [pc, #176]	; (80182a0 <_dtoa_r+0x600>)
 80181ee:	e9dd 0100 	ldrd	r0, r1, [sp]
 80181f2:	f7e8 fa01 	bl	80005f8 <__aeabi_dmul>
 80181f6:	e9cd 0100 	strd	r0, r1, [sp]
 80181fa:	e7c4      	b.n	8018186 <_dtoa_r+0x4e6>
 80181fc:	462a      	mov	r2, r5
 80181fe:	4633      	mov	r3, r6
 8018200:	f7e8 f9fa 	bl	80005f8 <__aeabi_dmul>
 8018204:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8018208:	eb0b 0507 	add.w	r5, fp, r7
 801820c:	465e      	mov	r6, fp
 801820e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018212:	f7e8 fca1 	bl	8000b58 <__aeabi_d2iz>
 8018216:	4607      	mov	r7, r0
 8018218:	f7e8 f984 	bl	8000524 <__aeabi_i2d>
 801821c:	3730      	adds	r7, #48	; 0x30
 801821e:	4602      	mov	r2, r0
 8018220:	460b      	mov	r3, r1
 8018222:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018226:	f7e8 f82f 	bl	8000288 <__aeabi_dsub>
 801822a:	f806 7b01 	strb.w	r7, [r6], #1
 801822e:	42ae      	cmp	r6, r5
 8018230:	e9cd 0100 	strd	r0, r1, [sp]
 8018234:	f04f 0200 	mov.w	r2, #0
 8018238:	d126      	bne.n	8018288 <_dtoa_r+0x5e8>
 801823a:	4b1c      	ldr	r3, [pc, #112]	; (80182ac <_dtoa_r+0x60c>)
 801823c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8018240:	f7e8 f824 	bl	800028c <__adddf3>
 8018244:	4602      	mov	r2, r0
 8018246:	460b      	mov	r3, r1
 8018248:	e9dd 0100 	ldrd	r0, r1, [sp]
 801824c:	f7e8 fc64 	bl	8000b18 <__aeabi_dcmpgt>
 8018250:	2800      	cmp	r0, #0
 8018252:	d174      	bne.n	801833e <_dtoa_r+0x69e>
 8018254:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8018258:	2000      	movs	r0, #0
 801825a:	4914      	ldr	r1, [pc, #80]	; (80182ac <_dtoa_r+0x60c>)
 801825c:	f7e8 f814 	bl	8000288 <__aeabi_dsub>
 8018260:	4602      	mov	r2, r0
 8018262:	460b      	mov	r3, r1
 8018264:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018268:	f7e8 fc38 	bl	8000adc <__aeabi_dcmplt>
 801826c:	2800      	cmp	r0, #0
 801826e:	f43f af30 	beq.w	80180d2 <_dtoa_r+0x432>
 8018272:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8018276:	2b30      	cmp	r3, #48	; 0x30
 8018278:	f105 32ff 	add.w	r2, r5, #4294967295
 801827c:	d002      	beq.n	8018284 <_dtoa_r+0x5e4>
 801827e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8018282:	e04a      	b.n	801831a <_dtoa_r+0x67a>
 8018284:	4615      	mov	r5, r2
 8018286:	e7f4      	b.n	8018272 <_dtoa_r+0x5d2>
 8018288:	4b05      	ldr	r3, [pc, #20]	; (80182a0 <_dtoa_r+0x600>)
 801828a:	f7e8 f9b5 	bl	80005f8 <__aeabi_dmul>
 801828e:	e9cd 0100 	strd	r0, r1, [sp]
 8018292:	e7bc      	b.n	801820e <_dtoa_r+0x56e>
 8018294:	0801b7b8 	.word	0x0801b7b8
 8018298:	0801b790 	.word	0x0801b790
 801829c:	3ff00000 	.word	0x3ff00000
 80182a0:	40240000 	.word	0x40240000
 80182a4:	401c0000 	.word	0x401c0000
 80182a8:	40140000 	.word	0x40140000
 80182ac:	3fe00000 	.word	0x3fe00000
 80182b0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80182b4:	465d      	mov	r5, fp
 80182b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80182ba:	4630      	mov	r0, r6
 80182bc:	4639      	mov	r1, r7
 80182be:	f7e8 fac5 	bl	800084c <__aeabi_ddiv>
 80182c2:	f7e8 fc49 	bl	8000b58 <__aeabi_d2iz>
 80182c6:	4680      	mov	r8, r0
 80182c8:	f7e8 f92c 	bl	8000524 <__aeabi_i2d>
 80182cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80182d0:	f7e8 f992 	bl	80005f8 <__aeabi_dmul>
 80182d4:	4602      	mov	r2, r0
 80182d6:	460b      	mov	r3, r1
 80182d8:	4630      	mov	r0, r6
 80182da:	4639      	mov	r1, r7
 80182dc:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80182e0:	f7e7 ffd2 	bl	8000288 <__aeabi_dsub>
 80182e4:	f805 6b01 	strb.w	r6, [r5], #1
 80182e8:	eba5 060b 	sub.w	r6, r5, fp
 80182ec:	45b1      	cmp	r9, r6
 80182ee:	4602      	mov	r2, r0
 80182f0:	460b      	mov	r3, r1
 80182f2:	d139      	bne.n	8018368 <_dtoa_r+0x6c8>
 80182f4:	f7e7 ffca 	bl	800028c <__adddf3>
 80182f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80182fc:	4606      	mov	r6, r0
 80182fe:	460f      	mov	r7, r1
 8018300:	f7e8 fc0a 	bl	8000b18 <__aeabi_dcmpgt>
 8018304:	b9c8      	cbnz	r0, 801833a <_dtoa_r+0x69a>
 8018306:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801830a:	4630      	mov	r0, r6
 801830c:	4639      	mov	r1, r7
 801830e:	f7e8 fbdb 	bl	8000ac8 <__aeabi_dcmpeq>
 8018312:	b110      	cbz	r0, 801831a <_dtoa_r+0x67a>
 8018314:	f018 0f01 	tst.w	r8, #1
 8018318:	d10f      	bne.n	801833a <_dtoa_r+0x69a>
 801831a:	9904      	ldr	r1, [sp, #16]
 801831c:	4620      	mov	r0, r4
 801831e:	f000 fdf9 	bl	8018f14 <_Bfree>
 8018322:	2300      	movs	r3, #0
 8018324:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8018326:	702b      	strb	r3, [r5, #0]
 8018328:	f10a 0301 	add.w	r3, sl, #1
 801832c:	6013      	str	r3, [r2, #0]
 801832e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8018330:	2b00      	cmp	r3, #0
 8018332:	f000 8241 	beq.w	80187b8 <_dtoa_r+0xb18>
 8018336:	601d      	str	r5, [r3, #0]
 8018338:	e23e      	b.n	80187b8 <_dtoa_r+0xb18>
 801833a:	f8cd a020 	str.w	sl, [sp, #32]
 801833e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8018342:	2a39      	cmp	r2, #57	; 0x39
 8018344:	f105 33ff 	add.w	r3, r5, #4294967295
 8018348:	d108      	bne.n	801835c <_dtoa_r+0x6bc>
 801834a:	459b      	cmp	fp, r3
 801834c:	d10a      	bne.n	8018364 <_dtoa_r+0x6c4>
 801834e:	9b08      	ldr	r3, [sp, #32]
 8018350:	3301      	adds	r3, #1
 8018352:	9308      	str	r3, [sp, #32]
 8018354:	2330      	movs	r3, #48	; 0x30
 8018356:	f88b 3000 	strb.w	r3, [fp]
 801835a:	465b      	mov	r3, fp
 801835c:	781a      	ldrb	r2, [r3, #0]
 801835e:	3201      	adds	r2, #1
 8018360:	701a      	strb	r2, [r3, #0]
 8018362:	e78c      	b.n	801827e <_dtoa_r+0x5de>
 8018364:	461d      	mov	r5, r3
 8018366:	e7ea      	b.n	801833e <_dtoa_r+0x69e>
 8018368:	2200      	movs	r2, #0
 801836a:	4b9b      	ldr	r3, [pc, #620]	; (80185d8 <_dtoa_r+0x938>)
 801836c:	f7e8 f944 	bl	80005f8 <__aeabi_dmul>
 8018370:	2200      	movs	r2, #0
 8018372:	2300      	movs	r3, #0
 8018374:	4606      	mov	r6, r0
 8018376:	460f      	mov	r7, r1
 8018378:	f7e8 fba6 	bl	8000ac8 <__aeabi_dcmpeq>
 801837c:	2800      	cmp	r0, #0
 801837e:	d09a      	beq.n	80182b6 <_dtoa_r+0x616>
 8018380:	e7cb      	b.n	801831a <_dtoa_r+0x67a>
 8018382:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8018384:	2a00      	cmp	r2, #0
 8018386:	f000 808b 	beq.w	80184a0 <_dtoa_r+0x800>
 801838a:	9a06      	ldr	r2, [sp, #24]
 801838c:	2a01      	cmp	r2, #1
 801838e:	dc6e      	bgt.n	801846e <_dtoa_r+0x7ce>
 8018390:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8018392:	2a00      	cmp	r2, #0
 8018394:	d067      	beq.n	8018466 <_dtoa_r+0x7c6>
 8018396:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801839a:	9f07      	ldr	r7, [sp, #28]
 801839c:	9d05      	ldr	r5, [sp, #20]
 801839e:	9a05      	ldr	r2, [sp, #20]
 80183a0:	2101      	movs	r1, #1
 80183a2:	441a      	add	r2, r3
 80183a4:	4620      	mov	r0, r4
 80183a6:	9205      	str	r2, [sp, #20]
 80183a8:	4498      	add	r8, r3
 80183aa:	f000 fe91 	bl	80190d0 <__i2b>
 80183ae:	4606      	mov	r6, r0
 80183b0:	2d00      	cmp	r5, #0
 80183b2:	dd0c      	ble.n	80183ce <_dtoa_r+0x72e>
 80183b4:	f1b8 0f00 	cmp.w	r8, #0
 80183b8:	dd09      	ble.n	80183ce <_dtoa_r+0x72e>
 80183ba:	4545      	cmp	r5, r8
 80183bc:	9a05      	ldr	r2, [sp, #20]
 80183be:	462b      	mov	r3, r5
 80183c0:	bfa8      	it	ge
 80183c2:	4643      	movge	r3, r8
 80183c4:	1ad2      	subs	r2, r2, r3
 80183c6:	9205      	str	r2, [sp, #20]
 80183c8:	1aed      	subs	r5, r5, r3
 80183ca:	eba8 0803 	sub.w	r8, r8, r3
 80183ce:	9b07      	ldr	r3, [sp, #28]
 80183d0:	b1eb      	cbz	r3, 801840e <_dtoa_r+0x76e>
 80183d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80183d4:	2b00      	cmp	r3, #0
 80183d6:	d067      	beq.n	80184a8 <_dtoa_r+0x808>
 80183d8:	b18f      	cbz	r7, 80183fe <_dtoa_r+0x75e>
 80183da:	4631      	mov	r1, r6
 80183dc:	463a      	mov	r2, r7
 80183de:	4620      	mov	r0, r4
 80183e0:	f000 ff16 	bl	8019210 <__pow5mult>
 80183e4:	9a04      	ldr	r2, [sp, #16]
 80183e6:	4601      	mov	r1, r0
 80183e8:	4606      	mov	r6, r0
 80183ea:	4620      	mov	r0, r4
 80183ec:	f000 fe79 	bl	80190e2 <__multiply>
 80183f0:	9904      	ldr	r1, [sp, #16]
 80183f2:	9008      	str	r0, [sp, #32]
 80183f4:	4620      	mov	r0, r4
 80183f6:	f000 fd8d 	bl	8018f14 <_Bfree>
 80183fa:	9b08      	ldr	r3, [sp, #32]
 80183fc:	9304      	str	r3, [sp, #16]
 80183fe:	9b07      	ldr	r3, [sp, #28]
 8018400:	1bda      	subs	r2, r3, r7
 8018402:	d004      	beq.n	801840e <_dtoa_r+0x76e>
 8018404:	9904      	ldr	r1, [sp, #16]
 8018406:	4620      	mov	r0, r4
 8018408:	f000 ff02 	bl	8019210 <__pow5mult>
 801840c:	9004      	str	r0, [sp, #16]
 801840e:	2101      	movs	r1, #1
 8018410:	4620      	mov	r0, r4
 8018412:	f000 fe5d 	bl	80190d0 <__i2b>
 8018416:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8018418:	4607      	mov	r7, r0
 801841a:	2b00      	cmp	r3, #0
 801841c:	f000 81d0 	beq.w	80187c0 <_dtoa_r+0xb20>
 8018420:	461a      	mov	r2, r3
 8018422:	4601      	mov	r1, r0
 8018424:	4620      	mov	r0, r4
 8018426:	f000 fef3 	bl	8019210 <__pow5mult>
 801842a:	9b06      	ldr	r3, [sp, #24]
 801842c:	2b01      	cmp	r3, #1
 801842e:	4607      	mov	r7, r0
 8018430:	dc40      	bgt.n	80184b4 <_dtoa_r+0x814>
 8018432:	9b00      	ldr	r3, [sp, #0]
 8018434:	2b00      	cmp	r3, #0
 8018436:	d139      	bne.n	80184ac <_dtoa_r+0x80c>
 8018438:	9b01      	ldr	r3, [sp, #4]
 801843a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801843e:	2b00      	cmp	r3, #0
 8018440:	d136      	bne.n	80184b0 <_dtoa_r+0x810>
 8018442:	9b01      	ldr	r3, [sp, #4]
 8018444:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8018448:	0d1b      	lsrs	r3, r3, #20
 801844a:	051b      	lsls	r3, r3, #20
 801844c:	b12b      	cbz	r3, 801845a <_dtoa_r+0x7ba>
 801844e:	9b05      	ldr	r3, [sp, #20]
 8018450:	3301      	adds	r3, #1
 8018452:	9305      	str	r3, [sp, #20]
 8018454:	f108 0801 	add.w	r8, r8, #1
 8018458:	2301      	movs	r3, #1
 801845a:	9307      	str	r3, [sp, #28]
 801845c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801845e:	2b00      	cmp	r3, #0
 8018460:	d12a      	bne.n	80184b8 <_dtoa_r+0x818>
 8018462:	2001      	movs	r0, #1
 8018464:	e030      	b.n	80184c8 <_dtoa_r+0x828>
 8018466:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8018468:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801846c:	e795      	b.n	801839a <_dtoa_r+0x6fa>
 801846e:	9b07      	ldr	r3, [sp, #28]
 8018470:	f109 37ff 	add.w	r7, r9, #4294967295
 8018474:	42bb      	cmp	r3, r7
 8018476:	bfbf      	itttt	lt
 8018478:	9b07      	ldrlt	r3, [sp, #28]
 801847a:	9707      	strlt	r7, [sp, #28]
 801847c:	1afa      	sublt	r2, r7, r3
 801847e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8018480:	bfbb      	ittet	lt
 8018482:	189b      	addlt	r3, r3, r2
 8018484:	930e      	strlt	r3, [sp, #56]	; 0x38
 8018486:	1bdf      	subge	r7, r3, r7
 8018488:	2700      	movlt	r7, #0
 801848a:	f1b9 0f00 	cmp.w	r9, #0
 801848e:	bfb5      	itete	lt
 8018490:	9b05      	ldrlt	r3, [sp, #20]
 8018492:	9d05      	ldrge	r5, [sp, #20]
 8018494:	eba3 0509 	sublt.w	r5, r3, r9
 8018498:	464b      	movge	r3, r9
 801849a:	bfb8      	it	lt
 801849c:	2300      	movlt	r3, #0
 801849e:	e77e      	b.n	801839e <_dtoa_r+0x6fe>
 80184a0:	9f07      	ldr	r7, [sp, #28]
 80184a2:	9d05      	ldr	r5, [sp, #20]
 80184a4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80184a6:	e783      	b.n	80183b0 <_dtoa_r+0x710>
 80184a8:	9a07      	ldr	r2, [sp, #28]
 80184aa:	e7ab      	b.n	8018404 <_dtoa_r+0x764>
 80184ac:	2300      	movs	r3, #0
 80184ae:	e7d4      	b.n	801845a <_dtoa_r+0x7ba>
 80184b0:	9b00      	ldr	r3, [sp, #0]
 80184b2:	e7d2      	b.n	801845a <_dtoa_r+0x7ba>
 80184b4:	2300      	movs	r3, #0
 80184b6:	9307      	str	r3, [sp, #28]
 80184b8:	693b      	ldr	r3, [r7, #16]
 80184ba:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80184be:	6918      	ldr	r0, [r3, #16]
 80184c0:	f000 fdb8 	bl	8019034 <__hi0bits>
 80184c4:	f1c0 0020 	rsb	r0, r0, #32
 80184c8:	4440      	add	r0, r8
 80184ca:	f010 001f 	ands.w	r0, r0, #31
 80184ce:	d047      	beq.n	8018560 <_dtoa_r+0x8c0>
 80184d0:	f1c0 0320 	rsb	r3, r0, #32
 80184d4:	2b04      	cmp	r3, #4
 80184d6:	dd3b      	ble.n	8018550 <_dtoa_r+0x8b0>
 80184d8:	9b05      	ldr	r3, [sp, #20]
 80184da:	f1c0 001c 	rsb	r0, r0, #28
 80184de:	4403      	add	r3, r0
 80184e0:	9305      	str	r3, [sp, #20]
 80184e2:	4405      	add	r5, r0
 80184e4:	4480      	add	r8, r0
 80184e6:	9b05      	ldr	r3, [sp, #20]
 80184e8:	2b00      	cmp	r3, #0
 80184ea:	dd05      	ble.n	80184f8 <_dtoa_r+0x858>
 80184ec:	461a      	mov	r2, r3
 80184ee:	9904      	ldr	r1, [sp, #16]
 80184f0:	4620      	mov	r0, r4
 80184f2:	f000 fedb 	bl	80192ac <__lshift>
 80184f6:	9004      	str	r0, [sp, #16]
 80184f8:	f1b8 0f00 	cmp.w	r8, #0
 80184fc:	dd05      	ble.n	801850a <_dtoa_r+0x86a>
 80184fe:	4639      	mov	r1, r7
 8018500:	4642      	mov	r2, r8
 8018502:	4620      	mov	r0, r4
 8018504:	f000 fed2 	bl	80192ac <__lshift>
 8018508:	4607      	mov	r7, r0
 801850a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801850c:	b353      	cbz	r3, 8018564 <_dtoa_r+0x8c4>
 801850e:	4639      	mov	r1, r7
 8018510:	9804      	ldr	r0, [sp, #16]
 8018512:	f000 ff1f 	bl	8019354 <__mcmp>
 8018516:	2800      	cmp	r0, #0
 8018518:	da24      	bge.n	8018564 <_dtoa_r+0x8c4>
 801851a:	2300      	movs	r3, #0
 801851c:	220a      	movs	r2, #10
 801851e:	9904      	ldr	r1, [sp, #16]
 8018520:	4620      	mov	r0, r4
 8018522:	f000 fd0e 	bl	8018f42 <__multadd>
 8018526:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018528:	9004      	str	r0, [sp, #16]
 801852a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801852e:	2b00      	cmp	r3, #0
 8018530:	f000 814d 	beq.w	80187ce <_dtoa_r+0xb2e>
 8018534:	2300      	movs	r3, #0
 8018536:	4631      	mov	r1, r6
 8018538:	220a      	movs	r2, #10
 801853a:	4620      	mov	r0, r4
 801853c:	f000 fd01 	bl	8018f42 <__multadd>
 8018540:	9b02      	ldr	r3, [sp, #8]
 8018542:	2b00      	cmp	r3, #0
 8018544:	4606      	mov	r6, r0
 8018546:	dc4f      	bgt.n	80185e8 <_dtoa_r+0x948>
 8018548:	9b06      	ldr	r3, [sp, #24]
 801854a:	2b02      	cmp	r3, #2
 801854c:	dd4c      	ble.n	80185e8 <_dtoa_r+0x948>
 801854e:	e011      	b.n	8018574 <_dtoa_r+0x8d4>
 8018550:	d0c9      	beq.n	80184e6 <_dtoa_r+0x846>
 8018552:	9a05      	ldr	r2, [sp, #20]
 8018554:	331c      	adds	r3, #28
 8018556:	441a      	add	r2, r3
 8018558:	9205      	str	r2, [sp, #20]
 801855a:	441d      	add	r5, r3
 801855c:	4498      	add	r8, r3
 801855e:	e7c2      	b.n	80184e6 <_dtoa_r+0x846>
 8018560:	4603      	mov	r3, r0
 8018562:	e7f6      	b.n	8018552 <_dtoa_r+0x8b2>
 8018564:	f1b9 0f00 	cmp.w	r9, #0
 8018568:	dc38      	bgt.n	80185dc <_dtoa_r+0x93c>
 801856a:	9b06      	ldr	r3, [sp, #24]
 801856c:	2b02      	cmp	r3, #2
 801856e:	dd35      	ble.n	80185dc <_dtoa_r+0x93c>
 8018570:	f8cd 9008 	str.w	r9, [sp, #8]
 8018574:	9b02      	ldr	r3, [sp, #8]
 8018576:	b963      	cbnz	r3, 8018592 <_dtoa_r+0x8f2>
 8018578:	4639      	mov	r1, r7
 801857a:	2205      	movs	r2, #5
 801857c:	4620      	mov	r0, r4
 801857e:	f000 fce0 	bl	8018f42 <__multadd>
 8018582:	4601      	mov	r1, r0
 8018584:	4607      	mov	r7, r0
 8018586:	9804      	ldr	r0, [sp, #16]
 8018588:	f000 fee4 	bl	8019354 <__mcmp>
 801858c:	2800      	cmp	r0, #0
 801858e:	f73f adcc 	bgt.w	801812a <_dtoa_r+0x48a>
 8018592:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8018594:	465d      	mov	r5, fp
 8018596:	ea6f 0a03 	mvn.w	sl, r3
 801859a:	f04f 0900 	mov.w	r9, #0
 801859e:	4639      	mov	r1, r7
 80185a0:	4620      	mov	r0, r4
 80185a2:	f000 fcb7 	bl	8018f14 <_Bfree>
 80185a6:	2e00      	cmp	r6, #0
 80185a8:	f43f aeb7 	beq.w	801831a <_dtoa_r+0x67a>
 80185ac:	f1b9 0f00 	cmp.w	r9, #0
 80185b0:	d005      	beq.n	80185be <_dtoa_r+0x91e>
 80185b2:	45b1      	cmp	r9, r6
 80185b4:	d003      	beq.n	80185be <_dtoa_r+0x91e>
 80185b6:	4649      	mov	r1, r9
 80185b8:	4620      	mov	r0, r4
 80185ba:	f000 fcab 	bl	8018f14 <_Bfree>
 80185be:	4631      	mov	r1, r6
 80185c0:	4620      	mov	r0, r4
 80185c2:	f000 fca7 	bl	8018f14 <_Bfree>
 80185c6:	e6a8      	b.n	801831a <_dtoa_r+0x67a>
 80185c8:	2700      	movs	r7, #0
 80185ca:	463e      	mov	r6, r7
 80185cc:	e7e1      	b.n	8018592 <_dtoa_r+0x8f2>
 80185ce:	f8dd a020 	ldr.w	sl, [sp, #32]
 80185d2:	463e      	mov	r6, r7
 80185d4:	e5a9      	b.n	801812a <_dtoa_r+0x48a>
 80185d6:	bf00      	nop
 80185d8:	40240000 	.word	0x40240000
 80185dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80185de:	f8cd 9008 	str.w	r9, [sp, #8]
 80185e2:	2b00      	cmp	r3, #0
 80185e4:	f000 80fa 	beq.w	80187dc <_dtoa_r+0xb3c>
 80185e8:	2d00      	cmp	r5, #0
 80185ea:	dd05      	ble.n	80185f8 <_dtoa_r+0x958>
 80185ec:	4631      	mov	r1, r6
 80185ee:	462a      	mov	r2, r5
 80185f0:	4620      	mov	r0, r4
 80185f2:	f000 fe5b 	bl	80192ac <__lshift>
 80185f6:	4606      	mov	r6, r0
 80185f8:	9b07      	ldr	r3, [sp, #28]
 80185fa:	2b00      	cmp	r3, #0
 80185fc:	d04c      	beq.n	8018698 <_dtoa_r+0x9f8>
 80185fe:	6871      	ldr	r1, [r6, #4]
 8018600:	4620      	mov	r0, r4
 8018602:	f000 fc53 	bl	8018eac <_Balloc>
 8018606:	6932      	ldr	r2, [r6, #16]
 8018608:	3202      	adds	r2, #2
 801860a:	4605      	mov	r5, r0
 801860c:	0092      	lsls	r2, r2, #2
 801860e:	f106 010c 	add.w	r1, r6, #12
 8018612:	300c      	adds	r0, #12
 8018614:	f7fd fc8a 	bl	8015f2c <memcpy>
 8018618:	2201      	movs	r2, #1
 801861a:	4629      	mov	r1, r5
 801861c:	4620      	mov	r0, r4
 801861e:	f000 fe45 	bl	80192ac <__lshift>
 8018622:	9b00      	ldr	r3, [sp, #0]
 8018624:	f8cd b014 	str.w	fp, [sp, #20]
 8018628:	f003 0301 	and.w	r3, r3, #1
 801862c:	46b1      	mov	r9, r6
 801862e:	9307      	str	r3, [sp, #28]
 8018630:	4606      	mov	r6, r0
 8018632:	4639      	mov	r1, r7
 8018634:	9804      	ldr	r0, [sp, #16]
 8018636:	f7ff faa5 	bl	8017b84 <quorem>
 801863a:	4649      	mov	r1, r9
 801863c:	4605      	mov	r5, r0
 801863e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8018642:	9804      	ldr	r0, [sp, #16]
 8018644:	f000 fe86 	bl	8019354 <__mcmp>
 8018648:	4632      	mov	r2, r6
 801864a:	9000      	str	r0, [sp, #0]
 801864c:	4639      	mov	r1, r7
 801864e:	4620      	mov	r0, r4
 8018650:	f000 fe9a 	bl	8019388 <__mdiff>
 8018654:	68c3      	ldr	r3, [r0, #12]
 8018656:	4602      	mov	r2, r0
 8018658:	bb03      	cbnz	r3, 801869c <_dtoa_r+0x9fc>
 801865a:	4601      	mov	r1, r0
 801865c:	9008      	str	r0, [sp, #32]
 801865e:	9804      	ldr	r0, [sp, #16]
 8018660:	f000 fe78 	bl	8019354 <__mcmp>
 8018664:	9a08      	ldr	r2, [sp, #32]
 8018666:	4603      	mov	r3, r0
 8018668:	4611      	mov	r1, r2
 801866a:	4620      	mov	r0, r4
 801866c:	9308      	str	r3, [sp, #32]
 801866e:	f000 fc51 	bl	8018f14 <_Bfree>
 8018672:	9b08      	ldr	r3, [sp, #32]
 8018674:	b9a3      	cbnz	r3, 80186a0 <_dtoa_r+0xa00>
 8018676:	9a06      	ldr	r2, [sp, #24]
 8018678:	b992      	cbnz	r2, 80186a0 <_dtoa_r+0xa00>
 801867a:	9a07      	ldr	r2, [sp, #28]
 801867c:	b982      	cbnz	r2, 80186a0 <_dtoa_r+0xa00>
 801867e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8018682:	d029      	beq.n	80186d8 <_dtoa_r+0xa38>
 8018684:	9b00      	ldr	r3, [sp, #0]
 8018686:	2b00      	cmp	r3, #0
 8018688:	dd01      	ble.n	801868e <_dtoa_r+0x9ee>
 801868a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 801868e:	9b05      	ldr	r3, [sp, #20]
 8018690:	1c5d      	adds	r5, r3, #1
 8018692:	f883 8000 	strb.w	r8, [r3]
 8018696:	e782      	b.n	801859e <_dtoa_r+0x8fe>
 8018698:	4630      	mov	r0, r6
 801869a:	e7c2      	b.n	8018622 <_dtoa_r+0x982>
 801869c:	2301      	movs	r3, #1
 801869e:	e7e3      	b.n	8018668 <_dtoa_r+0x9c8>
 80186a0:	9a00      	ldr	r2, [sp, #0]
 80186a2:	2a00      	cmp	r2, #0
 80186a4:	db04      	blt.n	80186b0 <_dtoa_r+0xa10>
 80186a6:	d125      	bne.n	80186f4 <_dtoa_r+0xa54>
 80186a8:	9a06      	ldr	r2, [sp, #24]
 80186aa:	bb1a      	cbnz	r2, 80186f4 <_dtoa_r+0xa54>
 80186ac:	9a07      	ldr	r2, [sp, #28]
 80186ae:	bb0a      	cbnz	r2, 80186f4 <_dtoa_r+0xa54>
 80186b0:	2b00      	cmp	r3, #0
 80186b2:	ddec      	ble.n	801868e <_dtoa_r+0x9ee>
 80186b4:	2201      	movs	r2, #1
 80186b6:	9904      	ldr	r1, [sp, #16]
 80186b8:	4620      	mov	r0, r4
 80186ba:	f000 fdf7 	bl	80192ac <__lshift>
 80186be:	4639      	mov	r1, r7
 80186c0:	9004      	str	r0, [sp, #16]
 80186c2:	f000 fe47 	bl	8019354 <__mcmp>
 80186c6:	2800      	cmp	r0, #0
 80186c8:	dc03      	bgt.n	80186d2 <_dtoa_r+0xa32>
 80186ca:	d1e0      	bne.n	801868e <_dtoa_r+0x9ee>
 80186cc:	f018 0f01 	tst.w	r8, #1
 80186d0:	d0dd      	beq.n	801868e <_dtoa_r+0x9ee>
 80186d2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80186d6:	d1d8      	bne.n	801868a <_dtoa_r+0x9ea>
 80186d8:	9b05      	ldr	r3, [sp, #20]
 80186da:	9a05      	ldr	r2, [sp, #20]
 80186dc:	1c5d      	adds	r5, r3, #1
 80186de:	2339      	movs	r3, #57	; 0x39
 80186e0:	7013      	strb	r3, [r2, #0]
 80186e2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80186e6:	2b39      	cmp	r3, #57	; 0x39
 80186e8:	f105 32ff 	add.w	r2, r5, #4294967295
 80186ec:	d04f      	beq.n	801878e <_dtoa_r+0xaee>
 80186ee:	3301      	adds	r3, #1
 80186f0:	7013      	strb	r3, [r2, #0]
 80186f2:	e754      	b.n	801859e <_dtoa_r+0x8fe>
 80186f4:	9a05      	ldr	r2, [sp, #20]
 80186f6:	2b00      	cmp	r3, #0
 80186f8:	f102 0501 	add.w	r5, r2, #1
 80186fc:	dd06      	ble.n	801870c <_dtoa_r+0xa6c>
 80186fe:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8018702:	d0e9      	beq.n	80186d8 <_dtoa_r+0xa38>
 8018704:	f108 0801 	add.w	r8, r8, #1
 8018708:	9b05      	ldr	r3, [sp, #20]
 801870a:	e7c2      	b.n	8018692 <_dtoa_r+0x9f2>
 801870c:	9a02      	ldr	r2, [sp, #8]
 801870e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8018712:	eba5 030b 	sub.w	r3, r5, fp
 8018716:	4293      	cmp	r3, r2
 8018718:	d021      	beq.n	801875e <_dtoa_r+0xabe>
 801871a:	2300      	movs	r3, #0
 801871c:	220a      	movs	r2, #10
 801871e:	9904      	ldr	r1, [sp, #16]
 8018720:	4620      	mov	r0, r4
 8018722:	f000 fc0e 	bl	8018f42 <__multadd>
 8018726:	45b1      	cmp	r9, r6
 8018728:	9004      	str	r0, [sp, #16]
 801872a:	f04f 0300 	mov.w	r3, #0
 801872e:	f04f 020a 	mov.w	r2, #10
 8018732:	4649      	mov	r1, r9
 8018734:	4620      	mov	r0, r4
 8018736:	d105      	bne.n	8018744 <_dtoa_r+0xaa4>
 8018738:	f000 fc03 	bl	8018f42 <__multadd>
 801873c:	4681      	mov	r9, r0
 801873e:	4606      	mov	r6, r0
 8018740:	9505      	str	r5, [sp, #20]
 8018742:	e776      	b.n	8018632 <_dtoa_r+0x992>
 8018744:	f000 fbfd 	bl	8018f42 <__multadd>
 8018748:	4631      	mov	r1, r6
 801874a:	4681      	mov	r9, r0
 801874c:	2300      	movs	r3, #0
 801874e:	220a      	movs	r2, #10
 8018750:	4620      	mov	r0, r4
 8018752:	f000 fbf6 	bl	8018f42 <__multadd>
 8018756:	4606      	mov	r6, r0
 8018758:	e7f2      	b.n	8018740 <_dtoa_r+0xaa0>
 801875a:	f04f 0900 	mov.w	r9, #0
 801875e:	2201      	movs	r2, #1
 8018760:	9904      	ldr	r1, [sp, #16]
 8018762:	4620      	mov	r0, r4
 8018764:	f000 fda2 	bl	80192ac <__lshift>
 8018768:	4639      	mov	r1, r7
 801876a:	9004      	str	r0, [sp, #16]
 801876c:	f000 fdf2 	bl	8019354 <__mcmp>
 8018770:	2800      	cmp	r0, #0
 8018772:	dcb6      	bgt.n	80186e2 <_dtoa_r+0xa42>
 8018774:	d102      	bne.n	801877c <_dtoa_r+0xadc>
 8018776:	f018 0f01 	tst.w	r8, #1
 801877a:	d1b2      	bne.n	80186e2 <_dtoa_r+0xa42>
 801877c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8018780:	2b30      	cmp	r3, #48	; 0x30
 8018782:	f105 32ff 	add.w	r2, r5, #4294967295
 8018786:	f47f af0a 	bne.w	801859e <_dtoa_r+0x8fe>
 801878a:	4615      	mov	r5, r2
 801878c:	e7f6      	b.n	801877c <_dtoa_r+0xadc>
 801878e:	4593      	cmp	fp, r2
 8018790:	d105      	bne.n	801879e <_dtoa_r+0xafe>
 8018792:	2331      	movs	r3, #49	; 0x31
 8018794:	f10a 0a01 	add.w	sl, sl, #1
 8018798:	f88b 3000 	strb.w	r3, [fp]
 801879c:	e6ff      	b.n	801859e <_dtoa_r+0x8fe>
 801879e:	4615      	mov	r5, r2
 80187a0:	e79f      	b.n	80186e2 <_dtoa_r+0xa42>
 80187a2:	f8df b064 	ldr.w	fp, [pc, #100]	; 8018808 <_dtoa_r+0xb68>
 80187a6:	e007      	b.n	80187b8 <_dtoa_r+0xb18>
 80187a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80187aa:	f8df b060 	ldr.w	fp, [pc, #96]	; 801880c <_dtoa_r+0xb6c>
 80187ae:	b11b      	cbz	r3, 80187b8 <_dtoa_r+0xb18>
 80187b0:	f10b 0308 	add.w	r3, fp, #8
 80187b4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80187b6:	6013      	str	r3, [r2, #0]
 80187b8:	4658      	mov	r0, fp
 80187ba:	b017      	add	sp, #92	; 0x5c
 80187bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80187c0:	9b06      	ldr	r3, [sp, #24]
 80187c2:	2b01      	cmp	r3, #1
 80187c4:	f77f ae35 	ble.w	8018432 <_dtoa_r+0x792>
 80187c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80187ca:	9307      	str	r3, [sp, #28]
 80187cc:	e649      	b.n	8018462 <_dtoa_r+0x7c2>
 80187ce:	9b02      	ldr	r3, [sp, #8]
 80187d0:	2b00      	cmp	r3, #0
 80187d2:	dc03      	bgt.n	80187dc <_dtoa_r+0xb3c>
 80187d4:	9b06      	ldr	r3, [sp, #24]
 80187d6:	2b02      	cmp	r3, #2
 80187d8:	f73f aecc 	bgt.w	8018574 <_dtoa_r+0x8d4>
 80187dc:	465d      	mov	r5, fp
 80187de:	4639      	mov	r1, r7
 80187e0:	9804      	ldr	r0, [sp, #16]
 80187e2:	f7ff f9cf 	bl	8017b84 <quorem>
 80187e6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80187ea:	f805 8b01 	strb.w	r8, [r5], #1
 80187ee:	9a02      	ldr	r2, [sp, #8]
 80187f0:	eba5 030b 	sub.w	r3, r5, fp
 80187f4:	429a      	cmp	r2, r3
 80187f6:	ddb0      	ble.n	801875a <_dtoa_r+0xaba>
 80187f8:	2300      	movs	r3, #0
 80187fa:	220a      	movs	r2, #10
 80187fc:	9904      	ldr	r1, [sp, #16]
 80187fe:	4620      	mov	r0, r4
 8018800:	f000 fb9f 	bl	8018f42 <__multadd>
 8018804:	9004      	str	r0, [sp, #16]
 8018806:	e7ea      	b.n	80187de <_dtoa_r+0xb3e>
 8018808:	0801b6f8 	.word	0x0801b6f8
 801880c:	0801b778 	.word	0x0801b778

08018810 <rshift>:
 8018810:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018812:	6906      	ldr	r6, [r0, #16]
 8018814:	114b      	asrs	r3, r1, #5
 8018816:	429e      	cmp	r6, r3
 8018818:	f100 0414 	add.w	r4, r0, #20
 801881c:	dd30      	ble.n	8018880 <rshift+0x70>
 801881e:	f011 011f 	ands.w	r1, r1, #31
 8018822:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8018826:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 801882a:	d108      	bne.n	801883e <rshift+0x2e>
 801882c:	4621      	mov	r1, r4
 801882e:	42b2      	cmp	r2, r6
 8018830:	460b      	mov	r3, r1
 8018832:	d211      	bcs.n	8018858 <rshift+0x48>
 8018834:	f852 3b04 	ldr.w	r3, [r2], #4
 8018838:	f841 3b04 	str.w	r3, [r1], #4
 801883c:	e7f7      	b.n	801882e <rshift+0x1e>
 801883e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8018842:	f1c1 0c20 	rsb	ip, r1, #32
 8018846:	40cd      	lsrs	r5, r1
 8018848:	3204      	adds	r2, #4
 801884a:	4623      	mov	r3, r4
 801884c:	42b2      	cmp	r2, r6
 801884e:	4617      	mov	r7, r2
 8018850:	d30c      	bcc.n	801886c <rshift+0x5c>
 8018852:	601d      	str	r5, [r3, #0]
 8018854:	b105      	cbz	r5, 8018858 <rshift+0x48>
 8018856:	3304      	adds	r3, #4
 8018858:	1b1a      	subs	r2, r3, r4
 801885a:	42a3      	cmp	r3, r4
 801885c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8018860:	bf08      	it	eq
 8018862:	2300      	moveq	r3, #0
 8018864:	6102      	str	r2, [r0, #16]
 8018866:	bf08      	it	eq
 8018868:	6143      	streq	r3, [r0, #20]
 801886a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801886c:	683f      	ldr	r7, [r7, #0]
 801886e:	fa07 f70c 	lsl.w	r7, r7, ip
 8018872:	433d      	orrs	r5, r7
 8018874:	f843 5b04 	str.w	r5, [r3], #4
 8018878:	f852 5b04 	ldr.w	r5, [r2], #4
 801887c:	40cd      	lsrs	r5, r1
 801887e:	e7e5      	b.n	801884c <rshift+0x3c>
 8018880:	4623      	mov	r3, r4
 8018882:	e7e9      	b.n	8018858 <rshift+0x48>

08018884 <__hexdig_fun>:
 8018884:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8018888:	2b09      	cmp	r3, #9
 801888a:	d802      	bhi.n	8018892 <__hexdig_fun+0xe>
 801888c:	3820      	subs	r0, #32
 801888e:	b2c0      	uxtb	r0, r0
 8018890:	4770      	bx	lr
 8018892:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8018896:	2b05      	cmp	r3, #5
 8018898:	d801      	bhi.n	801889e <__hexdig_fun+0x1a>
 801889a:	3847      	subs	r0, #71	; 0x47
 801889c:	e7f7      	b.n	801888e <__hexdig_fun+0xa>
 801889e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80188a2:	2b05      	cmp	r3, #5
 80188a4:	d801      	bhi.n	80188aa <__hexdig_fun+0x26>
 80188a6:	3827      	subs	r0, #39	; 0x27
 80188a8:	e7f1      	b.n	801888e <__hexdig_fun+0xa>
 80188aa:	2000      	movs	r0, #0
 80188ac:	4770      	bx	lr

080188ae <__gethex>:
 80188ae:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80188b2:	b08b      	sub	sp, #44	; 0x2c
 80188b4:	468a      	mov	sl, r1
 80188b6:	9002      	str	r0, [sp, #8]
 80188b8:	9816      	ldr	r0, [sp, #88]	; 0x58
 80188ba:	9306      	str	r3, [sp, #24]
 80188bc:	4690      	mov	r8, r2
 80188be:	f000 fad0 	bl	8018e62 <__localeconv_l>
 80188c2:	6803      	ldr	r3, [r0, #0]
 80188c4:	9303      	str	r3, [sp, #12]
 80188c6:	4618      	mov	r0, r3
 80188c8:	f7e7 fc82 	bl	80001d0 <strlen>
 80188cc:	9b03      	ldr	r3, [sp, #12]
 80188ce:	9001      	str	r0, [sp, #4]
 80188d0:	4403      	add	r3, r0
 80188d2:	f04f 0b00 	mov.w	fp, #0
 80188d6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80188da:	9307      	str	r3, [sp, #28]
 80188dc:	f8da 3000 	ldr.w	r3, [sl]
 80188e0:	3302      	adds	r3, #2
 80188e2:	461f      	mov	r7, r3
 80188e4:	f813 0b01 	ldrb.w	r0, [r3], #1
 80188e8:	2830      	cmp	r0, #48	; 0x30
 80188ea:	d06c      	beq.n	80189c6 <__gethex+0x118>
 80188ec:	f7ff ffca 	bl	8018884 <__hexdig_fun>
 80188f0:	4604      	mov	r4, r0
 80188f2:	2800      	cmp	r0, #0
 80188f4:	d16a      	bne.n	80189cc <__gethex+0x11e>
 80188f6:	9a01      	ldr	r2, [sp, #4]
 80188f8:	9903      	ldr	r1, [sp, #12]
 80188fa:	4638      	mov	r0, r7
 80188fc:	f001 f836 	bl	801996c <strncmp>
 8018900:	2800      	cmp	r0, #0
 8018902:	d166      	bne.n	80189d2 <__gethex+0x124>
 8018904:	9b01      	ldr	r3, [sp, #4]
 8018906:	5cf8      	ldrb	r0, [r7, r3]
 8018908:	18fe      	adds	r6, r7, r3
 801890a:	f7ff ffbb 	bl	8018884 <__hexdig_fun>
 801890e:	2800      	cmp	r0, #0
 8018910:	d062      	beq.n	80189d8 <__gethex+0x12a>
 8018912:	4633      	mov	r3, r6
 8018914:	7818      	ldrb	r0, [r3, #0]
 8018916:	2830      	cmp	r0, #48	; 0x30
 8018918:	461f      	mov	r7, r3
 801891a:	f103 0301 	add.w	r3, r3, #1
 801891e:	d0f9      	beq.n	8018914 <__gethex+0x66>
 8018920:	f7ff ffb0 	bl	8018884 <__hexdig_fun>
 8018924:	fab0 f580 	clz	r5, r0
 8018928:	096d      	lsrs	r5, r5, #5
 801892a:	4634      	mov	r4, r6
 801892c:	f04f 0b01 	mov.w	fp, #1
 8018930:	463a      	mov	r2, r7
 8018932:	4616      	mov	r6, r2
 8018934:	3201      	adds	r2, #1
 8018936:	7830      	ldrb	r0, [r6, #0]
 8018938:	f7ff ffa4 	bl	8018884 <__hexdig_fun>
 801893c:	2800      	cmp	r0, #0
 801893e:	d1f8      	bne.n	8018932 <__gethex+0x84>
 8018940:	9a01      	ldr	r2, [sp, #4]
 8018942:	9903      	ldr	r1, [sp, #12]
 8018944:	4630      	mov	r0, r6
 8018946:	f001 f811 	bl	801996c <strncmp>
 801894a:	b950      	cbnz	r0, 8018962 <__gethex+0xb4>
 801894c:	b954      	cbnz	r4, 8018964 <__gethex+0xb6>
 801894e:	9b01      	ldr	r3, [sp, #4]
 8018950:	18f4      	adds	r4, r6, r3
 8018952:	4622      	mov	r2, r4
 8018954:	4616      	mov	r6, r2
 8018956:	3201      	adds	r2, #1
 8018958:	7830      	ldrb	r0, [r6, #0]
 801895a:	f7ff ff93 	bl	8018884 <__hexdig_fun>
 801895e:	2800      	cmp	r0, #0
 8018960:	d1f8      	bne.n	8018954 <__gethex+0xa6>
 8018962:	b10c      	cbz	r4, 8018968 <__gethex+0xba>
 8018964:	1ba4      	subs	r4, r4, r6
 8018966:	00a4      	lsls	r4, r4, #2
 8018968:	7833      	ldrb	r3, [r6, #0]
 801896a:	2b50      	cmp	r3, #80	; 0x50
 801896c:	d001      	beq.n	8018972 <__gethex+0xc4>
 801896e:	2b70      	cmp	r3, #112	; 0x70
 8018970:	d140      	bne.n	80189f4 <__gethex+0x146>
 8018972:	7873      	ldrb	r3, [r6, #1]
 8018974:	2b2b      	cmp	r3, #43	; 0x2b
 8018976:	d031      	beq.n	80189dc <__gethex+0x12e>
 8018978:	2b2d      	cmp	r3, #45	; 0x2d
 801897a:	d033      	beq.n	80189e4 <__gethex+0x136>
 801897c:	1c71      	adds	r1, r6, #1
 801897e:	f04f 0900 	mov.w	r9, #0
 8018982:	7808      	ldrb	r0, [r1, #0]
 8018984:	f7ff ff7e 	bl	8018884 <__hexdig_fun>
 8018988:	1e43      	subs	r3, r0, #1
 801898a:	b2db      	uxtb	r3, r3
 801898c:	2b18      	cmp	r3, #24
 801898e:	d831      	bhi.n	80189f4 <__gethex+0x146>
 8018990:	f1a0 0210 	sub.w	r2, r0, #16
 8018994:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8018998:	f7ff ff74 	bl	8018884 <__hexdig_fun>
 801899c:	1e43      	subs	r3, r0, #1
 801899e:	b2db      	uxtb	r3, r3
 80189a0:	2b18      	cmp	r3, #24
 80189a2:	d922      	bls.n	80189ea <__gethex+0x13c>
 80189a4:	f1b9 0f00 	cmp.w	r9, #0
 80189a8:	d000      	beq.n	80189ac <__gethex+0xfe>
 80189aa:	4252      	negs	r2, r2
 80189ac:	4414      	add	r4, r2
 80189ae:	f8ca 1000 	str.w	r1, [sl]
 80189b2:	b30d      	cbz	r5, 80189f8 <__gethex+0x14a>
 80189b4:	f1bb 0f00 	cmp.w	fp, #0
 80189b8:	bf0c      	ite	eq
 80189ba:	2706      	moveq	r7, #6
 80189bc:	2700      	movne	r7, #0
 80189be:	4638      	mov	r0, r7
 80189c0:	b00b      	add	sp, #44	; 0x2c
 80189c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80189c6:	f10b 0b01 	add.w	fp, fp, #1
 80189ca:	e78a      	b.n	80188e2 <__gethex+0x34>
 80189cc:	2500      	movs	r5, #0
 80189ce:	462c      	mov	r4, r5
 80189d0:	e7ae      	b.n	8018930 <__gethex+0x82>
 80189d2:	463e      	mov	r6, r7
 80189d4:	2501      	movs	r5, #1
 80189d6:	e7c7      	b.n	8018968 <__gethex+0xba>
 80189d8:	4604      	mov	r4, r0
 80189da:	e7fb      	b.n	80189d4 <__gethex+0x126>
 80189dc:	f04f 0900 	mov.w	r9, #0
 80189e0:	1cb1      	adds	r1, r6, #2
 80189e2:	e7ce      	b.n	8018982 <__gethex+0xd4>
 80189e4:	f04f 0901 	mov.w	r9, #1
 80189e8:	e7fa      	b.n	80189e0 <__gethex+0x132>
 80189ea:	230a      	movs	r3, #10
 80189ec:	fb03 0202 	mla	r2, r3, r2, r0
 80189f0:	3a10      	subs	r2, #16
 80189f2:	e7cf      	b.n	8018994 <__gethex+0xe6>
 80189f4:	4631      	mov	r1, r6
 80189f6:	e7da      	b.n	80189ae <__gethex+0x100>
 80189f8:	1bf3      	subs	r3, r6, r7
 80189fa:	3b01      	subs	r3, #1
 80189fc:	4629      	mov	r1, r5
 80189fe:	2b07      	cmp	r3, #7
 8018a00:	dc49      	bgt.n	8018a96 <__gethex+0x1e8>
 8018a02:	9802      	ldr	r0, [sp, #8]
 8018a04:	f000 fa52 	bl	8018eac <_Balloc>
 8018a08:	9b01      	ldr	r3, [sp, #4]
 8018a0a:	f100 0914 	add.w	r9, r0, #20
 8018a0e:	f04f 0b00 	mov.w	fp, #0
 8018a12:	f1c3 0301 	rsb	r3, r3, #1
 8018a16:	4605      	mov	r5, r0
 8018a18:	f8cd 9010 	str.w	r9, [sp, #16]
 8018a1c:	46da      	mov	sl, fp
 8018a1e:	9308      	str	r3, [sp, #32]
 8018a20:	42b7      	cmp	r7, r6
 8018a22:	d33b      	bcc.n	8018a9c <__gethex+0x1ee>
 8018a24:	9804      	ldr	r0, [sp, #16]
 8018a26:	f840 ab04 	str.w	sl, [r0], #4
 8018a2a:	eba0 0009 	sub.w	r0, r0, r9
 8018a2e:	1080      	asrs	r0, r0, #2
 8018a30:	6128      	str	r0, [r5, #16]
 8018a32:	0147      	lsls	r7, r0, #5
 8018a34:	4650      	mov	r0, sl
 8018a36:	f000 fafd 	bl	8019034 <__hi0bits>
 8018a3a:	f8d8 6000 	ldr.w	r6, [r8]
 8018a3e:	1a3f      	subs	r7, r7, r0
 8018a40:	42b7      	cmp	r7, r6
 8018a42:	dd64      	ble.n	8018b0e <__gethex+0x260>
 8018a44:	1bbf      	subs	r7, r7, r6
 8018a46:	4639      	mov	r1, r7
 8018a48:	4628      	mov	r0, r5
 8018a4a:	f000 fe0d 	bl	8019668 <__any_on>
 8018a4e:	4682      	mov	sl, r0
 8018a50:	b178      	cbz	r0, 8018a72 <__gethex+0x1c4>
 8018a52:	1e7b      	subs	r3, r7, #1
 8018a54:	1159      	asrs	r1, r3, #5
 8018a56:	f003 021f 	and.w	r2, r3, #31
 8018a5a:	f04f 0a01 	mov.w	sl, #1
 8018a5e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8018a62:	fa0a f202 	lsl.w	r2, sl, r2
 8018a66:	420a      	tst	r2, r1
 8018a68:	d003      	beq.n	8018a72 <__gethex+0x1c4>
 8018a6a:	4553      	cmp	r3, sl
 8018a6c:	dc46      	bgt.n	8018afc <__gethex+0x24e>
 8018a6e:	f04f 0a02 	mov.w	sl, #2
 8018a72:	4639      	mov	r1, r7
 8018a74:	4628      	mov	r0, r5
 8018a76:	f7ff fecb 	bl	8018810 <rshift>
 8018a7a:	443c      	add	r4, r7
 8018a7c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018a80:	42a3      	cmp	r3, r4
 8018a82:	da52      	bge.n	8018b2a <__gethex+0x27c>
 8018a84:	4629      	mov	r1, r5
 8018a86:	9802      	ldr	r0, [sp, #8]
 8018a88:	f000 fa44 	bl	8018f14 <_Bfree>
 8018a8c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8018a8e:	2300      	movs	r3, #0
 8018a90:	6013      	str	r3, [r2, #0]
 8018a92:	27a3      	movs	r7, #163	; 0xa3
 8018a94:	e793      	b.n	80189be <__gethex+0x110>
 8018a96:	3101      	adds	r1, #1
 8018a98:	105b      	asrs	r3, r3, #1
 8018a9a:	e7b0      	b.n	80189fe <__gethex+0x150>
 8018a9c:	1e73      	subs	r3, r6, #1
 8018a9e:	9305      	str	r3, [sp, #20]
 8018aa0:	9a07      	ldr	r2, [sp, #28]
 8018aa2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8018aa6:	4293      	cmp	r3, r2
 8018aa8:	d018      	beq.n	8018adc <__gethex+0x22e>
 8018aaa:	f1bb 0f20 	cmp.w	fp, #32
 8018aae:	d107      	bne.n	8018ac0 <__gethex+0x212>
 8018ab0:	9b04      	ldr	r3, [sp, #16]
 8018ab2:	f8c3 a000 	str.w	sl, [r3]
 8018ab6:	3304      	adds	r3, #4
 8018ab8:	f04f 0a00 	mov.w	sl, #0
 8018abc:	9304      	str	r3, [sp, #16]
 8018abe:	46d3      	mov	fp, sl
 8018ac0:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8018ac4:	f7ff fede 	bl	8018884 <__hexdig_fun>
 8018ac8:	f000 000f 	and.w	r0, r0, #15
 8018acc:	fa00 f00b 	lsl.w	r0, r0, fp
 8018ad0:	ea4a 0a00 	orr.w	sl, sl, r0
 8018ad4:	f10b 0b04 	add.w	fp, fp, #4
 8018ad8:	9b05      	ldr	r3, [sp, #20]
 8018ada:	e00d      	b.n	8018af8 <__gethex+0x24a>
 8018adc:	9b05      	ldr	r3, [sp, #20]
 8018ade:	9a08      	ldr	r2, [sp, #32]
 8018ae0:	4413      	add	r3, r2
 8018ae2:	42bb      	cmp	r3, r7
 8018ae4:	d3e1      	bcc.n	8018aaa <__gethex+0x1fc>
 8018ae6:	4618      	mov	r0, r3
 8018ae8:	9a01      	ldr	r2, [sp, #4]
 8018aea:	9903      	ldr	r1, [sp, #12]
 8018aec:	9309      	str	r3, [sp, #36]	; 0x24
 8018aee:	f000 ff3d 	bl	801996c <strncmp>
 8018af2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018af4:	2800      	cmp	r0, #0
 8018af6:	d1d8      	bne.n	8018aaa <__gethex+0x1fc>
 8018af8:	461e      	mov	r6, r3
 8018afa:	e791      	b.n	8018a20 <__gethex+0x172>
 8018afc:	1eb9      	subs	r1, r7, #2
 8018afe:	4628      	mov	r0, r5
 8018b00:	f000 fdb2 	bl	8019668 <__any_on>
 8018b04:	2800      	cmp	r0, #0
 8018b06:	d0b2      	beq.n	8018a6e <__gethex+0x1c0>
 8018b08:	f04f 0a03 	mov.w	sl, #3
 8018b0c:	e7b1      	b.n	8018a72 <__gethex+0x1c4>
 8018b0e:	da09      	bge.n	8018b24 <__gethex+0x276>
 8018b10:	1bf7      	subs	r7, r6, r7
 8018b12:	4629      	mov	r1, r5
 8018b14:	463a      	mov	r2, r7
 8018b16:	9802      	ldr	r0, [sp, #8]
 8018b18:	f000 fbc8 	bl	80192ac <__lshift>
 8018b1c:	1be4      	subs	r4, r4, r7
 8018b1e:	4605      	mov	r5, r0
 8018b20:	f100 0914 	add.w	r9, r0, #20
 8018b24:	f04f 0a00 	mov.w	sl, #0
 8018b28:	e7a8      	b.n	8018a7c <__gethex+0x1ce>
 8018b2a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8018b2e:	42a0      	cmp	r0, r4
 8018b30:	dd6a      	ble.n	8018c08 <__gethex+0x35a>
 8018b32:	1b04      	subs	r4, r0, r4
 8018b34:	42a6      	cmp	r6, r4
 8018b36:	dc2e      	bgt.n	8018b96 <__gethex+0x2e8>
 8018b38:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8018b3c:	2b02      	cmp	r3, #2
 8018b3e:	d022      	beq.n	8018b86 <__gethex+0x2d8>
 8018b40:	2b03      	cmp	r3, #3
 8018b42:	d024      	beq.n	8018b8e <__gethex+0x2e0>
 8018b44:	2b01      	cmp	r3, #1
 8018b46:	d115      	bne.n	8018b74 <__gethex+0x2c6>
 8018b48:	42a6      	cmp	r6, r4
 8018b4a:	d113      	bne.n	8018b74 <__gethex+0x2c6>
 8018b4c:	2e01      	cmp	r6, #1
 8018b4e:	dc0b      	bgt.n	8018b68 <__gethex+0x2ba>
 8018b50:	9a06      	ldr	r2, [sp, #24]
 8018b52:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8018b56:	6013      	str	r3, [r2, #0]
 8018b58:	2301      	movs	r3, #1
 8018b5a:	612b      	str	r3, [r5, #16]
 8018b5c:	f8c9 3000 	str.w	r3, [r9]
 8018b60:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8018b62:	2762      	movs	r7, #98	; 0x62
 8018b64:	601d      	str	r5, [r3, #0]
 8018b66:	e72a      	b.n	80189be <__gethex+0x110>
 8018b68:	1e71      	subs	r1, r6, #1
 8018b6a:	4628      	mov	r0, r5
 8018b6c:	f000 fd7c 	bl	8019668 <__any_on>
 8018b70:	2800      	cmp	r0, #0
 8018b72:	d1ed      	bne.n	8018b50 <__gethex+0x2a2>
 8018b74:	4629      	mov	r1, r5
 8018b76:	9802      	ldr	r0, [sp, #8]
 8018b78:	f000 f9cc 	bl	8018f14 <_Bfree>
 8018b7c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8018b7e:	2300      	movs	r3, #0
 8018b80:	6013      	str	r3, [r2, #0]
 8018b82:	2750      	movs	r7, #80	; 0x50
 8018b84:	e71b      	b.n	80189be <__gethex+0x110>
 8018b86:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018b88:	2b00      	cmp	r3, #0
 8018b8a:	d0e1      	beq.n	8018b50 <__gethex+0x2a2>
 8018b8c:	e7f2      	b.n	8018b74 <__gethex+0x2c6>
 8018b8e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018b90:	2b00      	cmp	r3, #0
 8018b92:	d1dd      	bne.n	8018b50 <__gethex+0x2a2>
 8018b94:	e7ee      	b.n	8018b74 <__gethex+0x2c6>
 8018b96:	1e67      	subs	r7, r4, #1
 8018b98:	f1ba 0f00 	cmp.w	sl, #0
 8018b9c:	d131      	bne.n	8018c02 <__gethex+0x354>
 8018b9e:	b127      	cbz	r7, 8018baa <__gethex+0x2fc>
 8018ba0:	4639      	mov	r1, r7
 8018ba2:	4628      	mov	r0, r5
 8018ba4:	f000 fd60 	bl	8019668 <__any_on>
 8018ba8:	4682      	mov	sl, r0
 8018baa:	117a      	asrs	r2, r7, #5
 8018bac:	2301      	movs	r3, #1
 8018bae:	f007 071f 	and.w	r7, r7, #31
 8018bb2:	fa03 f707 	lsl.w	r7, r3, r7
 8018bb6:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8018bba:	4621      	mov	r1, r4
 8018bbc:	421f      	tst	r7, r3
 8018bbe:	4628      	mov	r0, r5
 8018bc0:	bf18      	it	ne
 8018bc2:	f04a 0a02 	orrne.w	sl, sl, #2
 8018bc6:	1b36      	subs	r6, r6, r4
 8018bc8:	f7ff fe22 	bl	8018810 <rshift>
 8018bcc:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8018bd0:	2702      	movs	r7, #2
 8018bd2:	f1ba 0f00 	cmp.w	sl, #0
 8018bd6:	d048      	beq.n	8018c6a <__gethex+0x3bc>
 8018bd8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8018bdc:	2b02      	cmp	r3, #2
 8018bde:	d015      	beq.n	8018c0c <__gethex+0x35e>
 8018be0:	2b03      	cmp	r3, #3
 8018be2:	d017      	beq.n	8018c14 <__gethex+0x366>
 8018be4:	2b01      	cmp	r3, #1
 8018be6:	d109      	bne.n	8018bfc <__gethex+0x34e>
 8018be8:	f01a 0f02 	tst.w	sl, #2
 8018bec:	d006      	beq.n	8018bfc <__gethex+0x34e>
 8018bee:	f8d9 3000 	ldr.w	r3, [r9]
 8018bf2:	ea4a 0a03 	orr.w	sl, sl, r3
 8018bf6:	f01a 0f01 	tst.w	sl, #1
 8018bfa:	d10e      	bne.n	8018c1a <__gethex+0x36c>
 8018bfc:	f047 0710 	orr.w	r7, r7, #16
 8018c00:	e033      	b.n	8018c6a <__gethex+0x3bc>
 8018c02:	f04f 0a01 	mov.w	sl, #1
 8018c06:	e7d0      	b.n	8018baa <__gethex+0x2fc>
 8018c08:	2701      	movs	r7, #1
 8018c0a:	e7e2      	b.n	8018bd2 <__gethex+0x324>
 8018c0c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018c0e:	f1c3 0301 	rsb	r3, r3, #1
 8018c12:	9315      	str	r3, [sp, #84]	; 0x54
 8018c14:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018c16:	2b00      	cmp	r3, #0
 8018c18:	d0f0      	beq.n	8018bfc <__gethex+0x34e>
 8018c1a:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8018c1e:	f105 0314 	add.w	r3, r5, #20
 8018c22:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8018c26:	eb03 010a 	add.w	r1, r3, sl
 8018c2a:	f04f 0c00 	mov.w	ip, #0
 8018c2e:	4618      	mov	r0, r3
 8018c30:	f853 2b04 	ldr.w	r2, [r3], #4
 8018c34:	f1b2 3fff 	cmp.w	r2, #4294967295
 8018c38:	d01c      	beq.n	8018c74 <__gethex+0x3c6>
 8018c3a:	3201      	adds	r2, #1
 8018c3c:	6002      	str	r2, [r0, #0]
 8018c3e:	2f02      	cmp	r7, #2
 8018c40:	f105 0314 	add.w	r3, r5, #20
 8018c44:	d138      	bne.n	8018cb8 <__gethex+0x40a>
 8018c46:	f8d8 2000 	ldr.w	r2, [r8]
 8018c4a:	3a01      	subs	r2, #1
 8018c4c:	42b2      	cmp	r2, r6
 8018c4e:	d10a      	bne.n	8018c66 <__gethex+0x3b8>
 8018c50:	1171      	asrs	r1, r6, #5
 8018c52:	2201      	movs	r2, #1
 8018c54:	f006 061f 	and.w	r6, r6, #31
 8018c58:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8018c5c:	fa02 f606 	lsl.w	r6, r2, r6
 8018c60:	421e      	tst	r6, r3
 8018c62:	bf18      	it	ne
 8018c64:	4617      	movne	r7, r2
 8018c66:	f047 0720 	orr.w	r7, r7, #32
 8018c6a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8018c6c:	601d      	str	r5, [r3, #0]
 8018c6e:	9b06      	ldr	r3, [sp, #24]
 8018c70:	601c      	str	r4, [r3, #0]
 8018c72:	e6a4      	b.n	80189be <__gethex+0x110>
 8018c74:	4299      	cmp	r1, r3
 8018c76:	f843 cc04 	str.w	ip, [r3, #-4]
 8018c7a:	d8d8      	bhi.n	8018c2e <__gethex+0x380>
 8018c7c:	68ab      	ldr	r3, [r5, #8]
 8018c7e:	4599      	cmp	r9, r3
 8018c80:	db12      	blt.n	8018ca8 <__gethex+0x3fa>
 8018c82:	6869      	ldr	r1, [r5, #4]
 8018c84:	9802      	ldr	r0, [sp, #8]
 8018c86:	3101      	adds	r1, #1
 8018c88:	f000 f910 	bl	8018eac <_Balloc>
 8018c8c:	692a      	ldr	r2, [r5, #16]
 8018c8e:	3202      	adds	r2, #2
 8018c90:	f105 010c 	add.w	r1, r5, #12
 8018c94:	4683      	mov	fp, r0
 8018c96:	0092      	lsls	r2, r2, #2
 8018c98:	300c      	adds	r0, #12
 8018c9a:	f7fd f947 	bl	8015f2c <memcpy>
 8018c9e:	4629      	mov	r1, r5
 8018ca0:	9802      	ldr	r0, [sp, #8]
 8018ca2:	f000 f937 	bl	8018f14 <_Bfree>
 8018ca6:	465d      	mov	r5, fp
 8018ca8:	692b      	ldr	r3, [r5, #16]
 8018caa:	1c5a      	adds	r2, r3, #1
 8018cac:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8018cb0:	612a      	str	r2, [r5, #16]
 8018cb2:	2201      	movs	r2, #1
 8018cb4:	615a      	str	r2, [r3, #20]
 8018cb6:	e7c2      	b.n	8018c3e <__gethex+0x390>
 8018cb8:	692a      	ldr	r2, [r5, #16]
 8018cba:	454a      	cmp	r2, r9
 8018cbc:	dd0b      	ble.n	8018cd6 <__gethex+0x428>
 8018cbe:	2101      	movs	r1, #1
 8018cc0:	4628      	mov	r0, r5
 8018cc2:	f7ff fda5 	bl	8018810 <rshift>
 8018cc6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018cca:	3401      	adds	r4, #1
 8018ccc:	42a3      	cmp	r3, r4
 8018cce:	f6ff aed9 	blt.w	8018a84 <__gethex+0x1d6>
 8018cd2:	2701      	movs	r7, #1
 8018cd4:	e7c7      	b.n	8018c66 <__gethex+0x3b8>
 8018cd6:	f016 061f 	ands.w	r6, r6, #31
 8018cda:	d0fa      	beq.n	8018cd2 <__gethex+0x424>
 8018cdc:	449a      	add	sl, r3
 8018cde:	f1c6 0620 	rsb	r6, r6, #32
 8018ce2:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8018ce6:	f000 f9a5 	bl	8019034 <__hi0bits>
 8018cea:	42b0      	cmp	r0, r6
 8018cec:	dbe7      	blt.n	8018cbe <__gethex+0x410>
 8018cee:	e7f0      	b.n	8018cd2 <__gethex+0x424>

08018cf0 <L_shift>:
 8018cf0:	f1c2 0208 	rsb	r2, r2, #8
 8018cf4:	0092      	lsls	r2, r2, #2
 8018cf6:	b570      	push	{r4, r5, r6, lr}
 8018cf8:	f1c2 0620 	rsb	r6, r2, #32
 8018cfc:	6843      	ldr	r3, [r0, #4]
 8018cfe:	6804      	ldr	r4, [r0, #0]
 8018d00:	fa03 f506 	lsl.w	r5, r3, r6
 8018d04:	432c      	orrs	r4, r5
 8018d06:	40d3      	lsrs	r3, r2
 8018d08:	6004      	str	r4, [r0, #0]
 8018d0a:	f840 3f04 	str.w	r3, [r0, #4]!
 8018d0e:	4288      	cmp	r0, r1
 8018d10:	d3f4      	bcc.n	8018cfc <L_shift+0xc>
 8018d12:	bd70      	pop	{r4, r5, r6, pc}

08018d14 <__match>:
 8018d14:	b530      	push	{r4, r5, lr}
 8018d16:	6803      	ldr	r3, [r0, #0]
 8018d18:	3301      	adds	r3, #1
 8018d1a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018d1e:	b914      	cbnz	r4, 8018d26 <__match+0x12>
 8018d20:	6003      	str	r3, [r0, #0]
 8018d22:	2001      	movs	r0, #1
 8018d24:	bd30      	pop	{r4, r5, pc}
 8018d26:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018d2a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8018d2e:	2d19      	cmp	r5, #25
 8018d30:	bf98      	it	ls
 8018d32:	3220      	addls	r2, #32
 8018d34:	42a2      	cmp	r2, r4
 8018d36:	d0f0      	beq.n	8018d1a <__match+0x6>
 8018d38:	2000      	movs	r0, #0
 8018d3a:	e7f3      	b.n	8018d24 <__match+0x10>

08018d3c <__hexnan>:
 8018d3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018d40:	680b      	ldr	r3, [r1, #0]
 8018d42:	6801      	ldr	r1, [r0, #0]
 8018d44:	115f      	asrs	r7, r3, #5
 8018d46:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8018d4a:	f013 031f 	ands.w	r3, r3, #31
 8018d4e:	b087      	sub	sp, #28
 8018d50:	bf18      	it	ne
 8018d52:	3704      	addne	r7, #4
 8018d54:	2500      	movs	r5, #0
 8018d56:	1f3e      	subs	r6, r7, #4
 8018d58:	4682      	mov	sl, r0
 8018d5a:	4690      	mov	r8, r2
 8018d5c:	9301      	str	r3, [sp, #4]
 8018d5e:	f847 5c04 	str.w	r5, [r7, #-4]
 8018d62:	46b1      	mov	r9, r6
 8018d64:	4634      	mov	r4, r6
 8018d66:	9502      	str	r5, [sp, #8]
 8018d68:	46ab      	mov	fp, r5
 8018d6a:	784a      	ldrb	r2, [r1, #1]
 8018d6c:	1c4b      	adds	r3, r1, #1
 8018d6e:	9303      	str	r3, [sp, #12]
 8018d70:	b342      	cbz	r2, 8018dc4 <__hexnan+0x88>
 8018d72:	4610      	mov	r0, r2
 8018d74:	9105      	str	r1, [sp, #20]
 8018d76:	9204      	str	r2, [sp, #16]
 8018d78:	f7ff fd84 	bl	8018884 <__hexdig_fun>
 8018d7c:	2800      	cmp	r0, #0
 8018d7e:	d143      	bne.n	8018e08 <__hexnan+0xcc>
 8018d80:	9a04      	ldr	r2, [sp, #16]
 8018d82:	9905      	ldr	r1, [sp, #20]
 8018d84:	2a20      	cmp	r2, #32
 8018d86:	d818      	bhi.n	8018dba <__hexnan+0x7e>
 8018d88:	9b02      	ldr	r3, [sp, #8]
 8018d8a:	459b      	cmp	fp, r3
 8018d8c:	dd13      	ble.n	8018db6 <__hexnan+0x7a>
 8018d8e:	454c      	cmp	r4, r9
 8018d90:	d206      	bcs.n	8018da0 <__hexnan+0x64>
 8018d92:	2d07      	cmp	r5, #7
 8018d94:	dc04      	bgt.n	8018da0 <__hexnan+0x64>
 8018d96:	462a      	mov	r2, r5
 8018d98:	4649      	mov	r1, r9
 8018d9a:	4620      	mov	r0, r4
 8018d9c:	f7ff ffa8 	bl	8018cf0 <L_shift>
 8018da0:	4544      	cmp	r4, r8
 8018da2:	d944      	bls.n	8018e2e <__hexnan+0xf2>
 8018da4:	2300      	movs	r3, #0
 8018da6:	f1a4 0904 	sub.w	r9, r4, #4
 8018daa:	f844 3c04 	str.w	r3, [r4, #-4]
 8018dae:	f8cd b008 	str.w	fp, [sp, #8]
 8018db2:	464c      	mov	r4, r9
 8018db4:	461d      	mov	r5, r3
 8018db6:	9903      	ldr	r1, [sp, #12]
 8018db8:	e7d7      	b.n	8018d6a <__hexnan+0x2e>
 8018dba:	2a29      	cmp	r2, #41	; 0x29
 8018dbc:	d14a      	bne.n	8018e54 <__hexnan+0x118>
 8018dbe:	3102      	adds	r1, #2
 8018dc0:	f8ca 1000 	str.w	r1, [sl]
 8018dc4:	f1bb 0f00 	cmp.w	fp, #0
 8018dc8:	d044      	beq.n	8018e54 <__hexnan+0x118>
 8018dca:	454c      	cmp	r4, r9
 8018dcc:	d206      	bcs.n	8018ddc <__hexnan+0xa0>
 8018dce:	2d07      	cmp	r5, #7
 8018dd0:	dc04      	bgt.n	8018ddc <__hexnan+0xa0>
 8018dd2:	462a      	mov	r2, r5
 8018dd4:	4649      	mov	r1, r9
 8018dd6:	4620      	mov	r0, r4
 8018dd8:	f7ff ff8a 	bl	8018cf0 <L_shift>
 8018ddc:	4544      	cmp	r4, r8
 8018dde:	d928      	bls.n	8018e32 <__hexnan+0xf6>
 8018de0:	4643      	mov	r3, r8
 8018de2:	f854 2b04 	ldr.w	r2, [r4], #4
 8018de6:	f843 2b04 	str.w	r2, [r3], #4
 8018dea:	42a6      	cmp	r6, r4
 8018dec:	d2f9      	bcs.n	8018de2 <__hexnan+0xa6>
 8018dee:	2200      	movs	r2, #0
 8018df0:	f843 2b04 	str.w	r2, [r3], #4
 8018df4:	429e      	cmp	r6, r3
 8018df6:	d2fb      	bcs.n	8018df0 <__hexnan+0xb4>
 8018df8:	6833      	ldr	r3, [r6, #0]
 8018dfa:	b91b      	cbnz	r3, 8018e04 <__hexnan+0xc8>
 8018dfc:	4546      	cmp	r6, r8
 8018dfe:	d127      	bne.n	8018e50 <__hexnan+0x114>
 8018e00:	2301      	movs	r3, #1
 8018e02:	6033      	str	r3, [r6, #0]
 8018e04:	2005      	movs	r0, #5
 8018e06:	e026      	b.n	8018e56 <__hexnan+0x11a>
 8018e08:	3501      	adds	r5, #1
 8018e0a:	2d08      	cmp	r5, #8
 8018e0c:	f10b 0b01 	add.w	fp, fp, #1
 8018e10:	dd06      	ble.n	8018e20 <__hexnan+0xe4>
 8018e12:	4544      	cmp	r4, r8
 8018e14:	d9cf      	bls.n	8018db6 <__hexnan+0x7a>
 8018e16:	2300      	movs	r3, #0
 8018e18:	f844 3c04 	str.w	r3, [r4, #-4]
 8018e1c:	2501      	movs	r5, #1
 8018e1e:	3c04      	subs	r4, #4
 8018e20:	6822      	ldr	r2, [r4, #0]
 8018e22:	f000 000f 	and.w	r0, r0, #15
 8018e26:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8018e2a:	6020      	str	r0, [r4, #0]
 8018e2c:	e7c3      	b.n	8018db6 <__hexnan+0x7a>
 8018e2e:	2508      	movs	r5, #8
 8018e30:	e7c1      	b.n	8018db6 <__hexnan+0x7a>
 8018e32:	9b01      	ldr	r3, [sp, #4]
 8018e34:	2b00      	cmp	r3, #0
 8018e36:	d0df      	beq.n	8018df8 <__hexnan+0xbc>
 8018e38:	f04f 32ff 	mov.w	r2, #4294967295
 8018e3c:	f1c3 0320 	rsb	r3, r3, #32
 8018e40:	fa22 f303 	lsr.w	r3, r2, r3
 8018e44:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8018e48:	401a      	ands	r2, r3
 8018e4a:	f847 2c04 	str.w	r2, [r7, #-4]
 8018e4e:	e7d3      	b.n	8018df8 <__hexnan+0xbc>
 8018e50:	3e04      	subs	r6, #4
 8018e52:	e7d1      	b.n	8018df8 <__hexnan+0xbc>
 8018e54:	2004      	movs	r0, #4
 8018e56:	b007      	add	sp, #28
 8018e58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08018e5c <__locale_ctype_ptr_l>:
 8018e5c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8018e60:	4770      	bx	lr

08018e62 <__localeconv_l>:
 8018e62:	30f0      	adds	r0, #240	; 0xf0
 8018e64:	4770      	bx	lr
	...

08018e68 <_localeconv_r>:
 8018e68:	4b04      	ldr	r3, [pc, #16]	; (8018e7c <_localeconv_r+0x14>)
 8018e6a:	681b      	ldr	r3, [r3, #0]
 8018e6c:	6a18      	ldr	r0, [r3, #32]
 8018e6e:	4b04      	ldr	r3, [pc, #16]	; (8018e80 <_localeconv_r+0x18>)
 8018e70:	2800      	cmp	r0, #0
 8018e72:	bf08      	it	eq
 8018e74:	4618      	moveq	r0, r3
 8018e76:	30f0      	adds	r0, #240	; 0xf0
 8018e78:	4770      	bx	lr
 8018e7a:	bf00      	nop
 8018e7c:	200009ac 	.word	0x200009ac
 8018e80:	20000a10 	.word	0x20000a10

08018e84 <__ascii_mbtowc>:
 8018e84:	b082      	sub	sp, #8
 8018e86:	b901      	cbnz	r1, 8018e8a <__ascii_mbtowc+0x6>
 8018e88:	a901      	add	r1, sp, #4
 8018e8a:	b142      	cbz	r2, 8018e9e <__ascii_mbtowc+0x1a>
 8018e8c:	b14b      	cbz	r3, 8018ea2 <__ascii_mbtowc+0x1e>
 8018e8e:	7813      	ldrb	r3, [r2, #0]
 8018e90:	600b      	str	r3, [r1, #0]
 8018e92:	7812      	ldrb	r2, [r2, #0]
 8018e94:	1c10      	adds	r0, r2, #0
 8018e96:	bf18      	it	ne
 8018e98:	2001      	movne	r0, #1
 8018e9a:	b002      	add	sp, #8
 8018e9c:	4770      	bx	lr
 8018e9e:	4610      	mov	r0, r2
 8018ea0:	e7fb      	b.n	8018e9a <__ascii_mbtowc+0x16>
 8018ea2:	f06f 0001 	mvn.w	r0, #1
 8018ea6:	e7f8      	b.n	8018e9a <__ascii_mbtowc+0x16>

08018ea8 <__malloc_lock>:
 8018ea8:	4770      	bx	lr

08018eaa <__malloc_unlock>:
 8018eaa:	4770      	bx	lr

08018eac <_Balloc>:
 8018eac:	b570      	push	{r4, r5, r6, lr}
 8018eae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8018eb0:	4604      	mov	r4, r0
 8018eb2:	460e      	mov	r6, r1
 8018eb4:	b93d      	cbnz	r5, 8018ec6 <_Balloc+0x1a>
 8018eb6:	2010      	movs	r0, #16
 8018eb8:	f7fd f828 	bl	8015f0c <malloc>
 8018ebc:	6260      	str	r0, [r4, #36]	; 0x24
 8018ebe:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8018ec2:	6005      	str	r5, [r0, #0]
 8018ec4:	60c5      	str	r5, [r0, #12]
 8018ec6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8018ec8:	68eb      	ldr	r3, [r5, #12]
 8018eca:	b183      	cbz	r3, 8018eee <_Balloc+0x42>
 8018ecc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018ece:	68db      	ldr	r3, [r3, #12]
 8018ed0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8018ed4:	b9b8      	cbnz	r0, 8018f06 <_Balloc+0x5a>
 8018ed6:	2101      	movs	r1, #1
 8018ed8:	fa01 f506 	lsl.w	r5, r1, r6
 8018edc:	1d6a      	adds	r2, r5, #5
 8018ede:	0092      	lsls	r2, r2, #2
 8018ee0:	4620      	mov	r0, r4
 8018ee2:	f000 fbe2 	bl	80196aa <_calloc_r>
 8018ee6:	b160      	cbz	r0, 8018f02 <_Balloc+0x56>
 8018ee8:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8018eec:	e00e      	b.n	8018f0c <_Balloc+0x60>
 8018eee:	2221      	movs	r2, #33	; 0x21
 8018ef0:	2104      	movs	r1, #4
 8018ef2:	4620      	mov	r0, r4
 8018ef4:	f000 fbd9 	bl	80196aa <_calloc_r>
 8018ef8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018efa:	60e8      	str	r0, [r5, #12]
 8018efc:	68db      	ldr	r3, [r3, #12]
 8018efe:	2b00      	cmp	r3, #0
 8018f00:	d1e4      	bne.n	8018ecc <_Balloc+0x20>
 8018f02:	2000      	movs	r0, #0
 8018f04:	bd70      	pop	{r4, r5, r6, pc}
 8018f06:	6802      	ldr	r2, [r0, #0]
 8018f08:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8018f0c:	2300      	movs	r3, #0
 8018f0e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8018f12:	e7f7      	b.n	8018f04 <_Balloc+0x58>

08018f14 <_Bfree>:
 8018f14:	b570      	push	{r4, r5, r6, lr}
 8018f16:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8018f18:	4606      	mov	r6, r0
 8018f1a:	460d      	mov	r5, r1
 8018f1c:	b93c      	cbnz	r4, 8018f2e <_Bfree+0x1a>
 8018f1e:	2010      	movs	r0, #16
 8018f20:	f7fc fff4 	bl	8015f0c <malloc>
 8018f24:	6270      	str	r0, [r6, #36]	; 0x24
 8018f26:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8018f2a:	6004      	str	r4, [r0, #0]
 8018f2c:	60c4      	str	r4, [r0, #12]
 8018f2e:	b13d      	cbz	r5, 8018f40 <_Bfree+0x2c>
 8018f30:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8018f32:	686a      	ldr	r2, [r5, #4]
 8018f34:	68db      	ldr	r3, [r3, #12]
 8018f36:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8018f3a:	6029      	str	r1, [r5, #0]
 8018f3c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8018f40:	bd70      	pop	{r4, r5, r6, pc}

08018f42 <__multadd>:
 8018f42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018f46:	690d      	ldr	r5, [r1, #16]
 8018f48:	461f      	mov	r7, r3
 8018f4a:	4606      	mov	r6, r0
 8018f4c:	460c      	mov	r4, r1
 8018f4e:	f101 0c14 	add.w	ip, r1, #20
 8018f52:	2300      	movs	r3, #0
 8018f54:	f8dc 0000 	ldr.w	r0, [ip]
 8018f58:	b281      	uxth	r1, r0
 8018f5a:	fb02 7101 	mla	r1, r2, r1, r7
 8018f5e:	0c0f      	lsrs	r7, r1, #16
 8018f60:	0c00      	lsrs	r0, r0, #16
 8018f62:	fb02 7000 	mla	r0, r2, r0, r7
 8018f66:	b289      	uxth	r1, r1
 8018f68:	3301      	adds	r3, #1
 8018f6a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8018f6e:	429d      	cmp	r5, r3
 8018f70:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8018f74:	f84c 1b04 	str.w	r1, [ip], #4
 8018f78:	dcec      	bgt.n	8018f54 <__multadd+0x12>
 8018f7a:	b1d7      	cbz	r7, 8018fb2 <__multadd+0x70>
 8018f7c:	68a3      	ldr	r3, [r4, #8]
 8018f7e:	42ab      	cmp	r3, r5
 8018f80:	dc12      	bgt.n	8018fa8 <__multadd+0x66>
 8018f82:	6861      	ldr	r1, [r4, #4]
 8018f84:	4630      	mov	r0, r6
 8018f86:	3101      	adds	r1, #1
 8018f88:	f7ff ff90 	bl	8018eac <_Balloc>
 8018f8c:	6922      	ldr	r2, [r4, #16]
 8018f8e:	3202      	adds	r2, #2
 8018f90:	f104 010c 	add.w	r1, r4, #12
 8018f94:	4680      	mov	r8, r0
 8018f96:	0092      	lsls	r2, r2, #2
 8018f98:	300c      	adds	r0, #12
 8018f9a:	f7fc ffc7 	bl	8015f2c <memcpy>
 8018f9e:	4621      	mov	r1, r4
 8018fa0:	4630      	mov	r0, r6
 8018fa2:	f7ff ffb7 	bl	8018f14 <_Bfree>
 8018fa6:	4644      	mov	r4, r8
 8018fa8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8018fac:	3501      	adds	r5, #1
 8018fae:	615f      	str	r7, [r3, #20]
 8018fb0:	6125      	str	r5, [r4, #16]
 8018fb2:	4620      	mov	r0, r4
 8018fb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08018fb8 <__s2b>:
 8018fb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018fbc:	460c      	mov	r4, r1
 8018fbe:	4615      	mov	r5, r2
 8018fc0:	461f      	mov	r7, r3
 8018fc2:	2209      	movs	r2, #9
 8018fc4:	3308      	adds	r3, #8
 8018fc6:	4606      	mov	r6, r0
 8018fc8:	fb93 f3f2 	sdiv	r3, r3, r2
 8018fcc:	2100      	movs	r1, #0
 8018fce:	2201      	movs	r2, #1
 8018fd0:	429a      	cmp	r2, r3
 8018fd2:	db20      	blt.n	8019016 <__s2b+0x5e>
 8018fd4:	4630      	mov	r0, r6
 8018fd6:	f7ff ff69 	bl	8018eac <_Balloc>
 8018fda:	9b08      	ldr	r3, [sp, #32]
 8018fdc:	6143      	str	r3, [r0, #20]
 8018fde:	2d09      	cmp	r5, #9
 8018fe0:	f04f 0301 	mov.w	r3, #1
 8018fe4:	6103      	str	r3, [r0, #16]
 8018fe6:	dd19      	ble.n	801901c <__s2b+0x64>
 8018fe8:	f104 0809 	add.w	r8, r4, #9
 8018fec:	46c1      	mov	r9, r8
 8018fee:	442c      	add	r4, r5
 8018ff0:	f819 3b01 	ldrb.w	r3, [r9], #1
 8018ff4:	4601      	mov	r1, r0
 8018ff6:	3b30      	subs	r3, #48	; 0x30
 8018ff8:	220a      	movs	r2, #10
 8018ffa:	4630      	mov	r0, r6
 8018ffc:	f7ff ffa1 	bl	8018f42 <__multadd>
 8019000:	45a1      	cmp	r9, r4
 8019002:	d1f5      	bne.n	8018ff0 <__s2b+0x38>
 8019004:	eb08 0405 	add.w	r4, r8, r5
 8019008:	3c08      	subs	r4, #8
 801900a:	1b2d      	subs	r5, r5, r4
 801900c:	1963      	adds	r3, r4, r5
 801900e:	42bb      	cmp	r3, r7
 8019010:	db07      	blt.n	8019022 <__s2b+0x6a>
 8019012:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019016:	0052      	lsls	r2, r2, #1
 8019018:	3101      	adds	r1, #1
 801901a:	e7d9      	b.n	8018fd0 <__s2b+0x18>
 801901c:	340a      	adds	r4, #10
 801901e:	2509      	movs	r5, #9
 8019020:	e7f3      	b.n	801900a <__s2b+0x52>
 8019022:	f814 3b01 	ldrb.w	r3, [r4], #1
 8019026:	4601      	mov	r1, r0
 8019028:	3b30      	subs	r3, #48	; 0x30
 801902a:	220a      	movs	r2, #10
 801902c:	4630      	mov	r0, r6
 801902e:	f7ff ff88 	bl	8018f42 <__multadd>
 8019032:	e7eb      	b.n	801900c <__s2b+0x54>

08019034 <__hi0bits>:
 8019034:	0c02      	lsrs	r2, r0, #16
 8019036:	0412      	lsls	r2, r2, #16
 8019038:	4603      	mov	r3, r0
 801903a:	b9b2      	cbnz	r2, 801906a <__hi0bits+0x36>
 801903c:	0403      	lsls	r3, r0, #16
 801903e:	2010      	movs	r0, #16
 8019040:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8019044:	bf04      	itt	eq
 8019046:	021b      	lsleq	r3, r3, #8
 8019048:	3008      	addeq	r0, #8
 801904a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801904e:	bf04      	itt	eq
 8019050:	011b      	lsleq	r3, r3, #4
 8019052:	3004      	addeq	r0, #4
 8019054:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8019058:	bf04      	itt	eq
 801905a:	009b      	lsleq	r3, r3, #2
 801905c:	3002      	addeq	r0, #2
 801905e:	2b00      	cmp	r3, #0
 8019060:	db06      	blt.n	8019070 <__hi0bits+0x3c>
 8019062:	005b      	lsls	r3, r3, #1
 8019064:	d503      	bpl.n	801906e <__hi0bits+0x3a>
 8019066:	3001      	adds	r0, #1
 8019068:	4770      	bx	lr
 801906a:	2000      	movs	r0, #0
 801906c:	e7e8      	b.n	8019040 <__hi0bits+0xc>
 801906e:	2020      	movs	r0, #32
 8019070:	4770      	bx	lr

08019072 <__lo0bits>:
 8019072:	6803      	ldr	r3, [r0, #0]
 8019074:	f013 0207 	ands.w	r2, r3, #7
 8019078:	4601      	mov	r1, r0
 801907a:	d00b      	beq.n	8019094 <__lo0bits+0x22>
 801907c:	07da      	lsls	r2, r3, #31
 801907e:	d423      	bmi.n	80190c8 <__lo0bits+0x56>
 8019080:	0798      	lsls	r0, r3, #30
 8019082:	bf49      	itett	mi
 8019084:	085b      	lsrmi	r3, r3, #1
 8019086:	089b      	lsrpl	r3, r3, #2
 8019088:	2001      	movmi	r0, #1
 801908a:	600b      	strmi	r3, [r1, #0]
 801908c:	bf5c      	itt	pl
 801908e:	600b      	strpl	r3, [r1, #0]
 8019090:	2002      	movpl	r0, #2
 8019092:	4770      	bx	lr
 8019094:	b298      	uxth	r0, r3
 8019096:	b9a8      	cbnz	r0, 80190c4 <__lo0bits+0x52>
 8019098:	0c1b      	lsrs	r3, r3, #16
 801909a:	2010      	movs	r0, #16
 801909c:	f013 0fff 	tst.w	r3, #255	; 0xff
 80190a0:	bf04      	itt	eq
 80190a2:	0a1b      	lsreq	r3, r3, #8
 80190a4:	3008      	addeq	r0, #8
 80190a6:	071a      	lsls	r2, r3, #28
 80190a8:	bf04      	itt	eq
 80190aa:	091b      	lsreq	r3, r3, #4
 80190ac:	3004      	addeq	r0, #4
 80190ae:	079a      	lsls	r2, r3, #30
 80190b0:	bf04      	itt	eq
 80190b2:	089b      	lsreq	r3, r3, #2
 80190b4:	3002      	addeq	r0, #2
 80190b6:	07da      	lsls	r2, r3, #31
 80190b8:	d402      	bmi.n	80190c0 <__lo0bits+0x4e>
 80190ba:	085b      	lsrs	r3, r3, #1
 80190bc:	d006      	beq.n	80190cc <__lo0bits+0x5a>
 80190be:	3001      	adds	r0, #1
 80190c0:	600b      	str	r3, [r1, #0]
 80190c2:	4770      	bx	lr
 80190c4:	4610      	mov	r0, r2
 80190c6:	e7e9      	b.n	801909c <__lo0bits+0x2a>
 80190c8:	2000      	movs	r0, #0
 80190ca:	4770      	bx	lr
 80190cc:	2020      	movs	r0, #32
 80190ce:	4770      	bx	lr

080190d0 <__i2b>:
 80190d0:	b510      	push	{r4, lr}
 80190d2:	460c      	mov	r4, r1
 80190d4:	2101      	movs	r1, #1
 80190d6:	f7ff fee9 	bl	8018eac <_Balloc>
 80190da:	2201      	movs	r2, #1
 80190dc:	6144      	str	r4, [r0, #20]
 80190de:	6102      	str	r2, [r0, #16]
 80190e0:	bd10      	pop	{r4, pc}

080190e2 <__multiply>:
 80190e2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80190e6:	4614      	mov	r4, r2
 80190e8:	690a      	ldr	r2, [r1, #16]
 80190ea:	6923      	ldr	r3, [r4, #16]
 80190ec:	429a      	cmp	r2, r3
 80190ee:	bfb8      	it	lt
 80190f0:	460b      	movlt	r3, r1
 80190f2:	4688      	mov	r8, r1
 80190f4:	bfbc      	itt	lt
 80190f6:	46a0      	movlt	r8, r4
 80190f8:	461c      	movlt	r4, r3
 80190fa:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80190fe:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8019102:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8019106:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801910a:	eb07 0609 	add.w	r6, r7, r9
 801910e:	42b3      	cmp	r3, r6
 8019110:	bfb8      	it	lt
 8019112:	3101      	addlt	r1, #1
 8019114:	f7ff feca 	bl	8018eac <_Balloc>
 8019118:	f100 0514 	add.w	r5, r0, #20
 801911c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8019120:	462b      	mov	r3, r5
 8019122:	2200      	movs	r2, #0
 8019124:	4573      	cmp	r3, lr
 8019126:	d316      	bcc.n	8019156 <__multiply+0x74>
 8019128:	f104 0214 	add.w	r2, r4, #20
 801912c:	f108 0114 	add.w	r1, r8, #20
 8019130:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8019134:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8019138:	9300      	str	r3, [sp, #0]
 801913a:	9b00      	ldr	r3, [sp, #0]
 801913c:	9201      	str	r2, [sp, #4]
 801913e:	4293      	cmp	r3, r2
 8019140:	d80c      	bhi.n	801915c <__multiply+0x7a>
 8019142:	2e00      	cmp	r6, #0
 8019144:	dd03      	ble.n	801914e <__multiply+0x6c>
 8019146:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801914a:	2b00      	cmp	r3, #0
 801914c:	d05d      	beq.n	801920a <__multiply+0x128>
 801914e:	6106      	str	r6, [r0, #16]
 8019150:	b003      	add	sp, #12
 8019152:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019156:	f843 2b04 	str.w	r2, [r3], #4
 801915a:	e7e3      	b.n	8019124 <__multiply+0x42>
 801915c:	f8b2 b000 	ldrh.w	fp, [r2]
 8019160:	f1bb 0f00 	cmp.w	fp, #0
 8019164:	d023      	beq.n	80191ae <__multiply+0xcc>
 8019166:	4689      	mov	r9, r1
 8019168:	46ac      	mov	ip, r5
 801916a:	f04f 0800 	mov.w	r8, #0
 801916e:	f859 4b04 	ldr.w	r4, [r9], #4
 8019172:	f8dc a000 	ldr.w	sl, [ip]
 8019176:	b2a3      	uxth	r3, r4
 8019178:	fa1f fa8a 	uxth.w	sl, sl
 801917c:	fb0b a303 	mla	r3, fp, r3, sl
 8019180:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8019184:	f8dc 4000 	ldr.w	r4, [ip]
 8019188:	4443      	add	r3, r8
 801918a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801918e:	fb0b 840a 	mla	r4, fp, sl, r8
 8019192:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8019196:	46e2      	mov	sl, ip
 8019198:	b29b      	uxth	r3, r3
 801919a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801919e:	454f      	cmp	r7, r9
 80191a0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80191a4:	f84a 3b04 	str.w	r3, [sl], #4
 80191a8:	d82b      	bhi.n	8019202 <__multiply+0x120>
 80191aa:	f8cc 8004 	str.w	r8, [ip, #4]
 80191ae:	9b01      	ldr	r3, [sp, #4]
 80191b0:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80191b4:	3204      	adds	r2, #4
 80191b6:	f1ba 0f00 	cmp.w	sl, #0
 80191ba:	d020      	beq.n	80191fe <__multiply+0x11c>
 80191bc:	682b      	ldr	r3, [r5, #0]
 80191be:	4689      	mov	r9, r1
 80191c0:	46a8      	mov	r8, r5
 80191c2:	f04f 0b00 	mov.w	fp, #0
 80191c6:	f8b9 c000 	ldrh.w	ip, [r9]
 80191ca:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80191ce:	fb0a 440c 	mla	r4, sl, ip, r4
 80191d2:	445c      	add	r4, fp
 80191d4:	46c4      	mov	ip, r8
 80191d6:	b29b      	uxth	r3, r3
 80191d8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80191dc:	f84c 3b04 	str.w	r3, [ip], #4
 80191e0:	f859 3b04 	ldr.w	r3, [r9], #4
 80191e4:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80191e8:	0c1b      	lsrs	r3, r3, #16
 80191ea:	fb0a b303 	mla	r3, sl, r3, fp
 80191ee:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80191f2:	454f      	cmp	r7, r9
 80191f4:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80191f8:	d805      	bhi.n	8019206 <__multiply+0x124>
 80191fa:	f8c8 3004 	str.w	r3, [r8, #4]
 80191fe:	3504      	adds	r5, #4
 8019200:	e79b      	b.n	801913a <__multiply+0x58>
 8019202:	46d4      	mov	ip, sl
 8019204:	e7b3      	b.n	801916e <__multiply+0x8c>
 8019206:	46e0      	mov	r8, ip
 8019208:	e7dd      	b.n	80191c6 <__multiply+0xe4>
 801920a:	3e01      	subs	r6, #1
 801920c:	e799      	b.n	8019142 <__multiply+0x60>
	...

08019210 <__pow5mult>:
 8019210:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019214:	4615      	mov	r5, r2
 8019216:	f012 0203 	ands.w	r2, r2, #3
 801921a:	4606      	mov	r6, r0
 801921c:	460f      	mov	r7, r1
 801921e:	d007      	beq.n	8019230 <__pow5mult+0x20>
 8019220:	3a01      	subs	r2, #1
 8019222:	4c21      	ldr	r4, [pc, #132]	; (80192a8 <__pow5mult+0x98>)
 8019224:	2300      	movs	r3, #0
 8019226:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801922a:	f7ff fe8a 	bl	8018f42 <__multadd>
 801922e:	4607      	mov	r7, r0
 8019230:	10ad      	asrs	r5, r5, #2
 8019232:	d035      	beq.n	80192a0 <__pow5mult+0x90>
 8019234:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8019236:	b93c      	cbnz	r4, 8019248 <__pow5mult+0x38>
 8019238:	2010      	movs	r0, #16
 801923a:	f7fc fe67 	bl	8015f0c <malloc>
 801923e:	6270      	str	r0, [r6, #36]	; 0x24
 8019240:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8019244:	6004      	str	r4, [r0, #0]
 8019246:	60c4      	str	r4, [r0, #12]
 8019248:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801924c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8019250:	b94c      	cbnz	r4, 8019266 <__pow5mult+0x56>
 8019252:	f240 2171 	movw	r1, #625	; 0x271
 8019256:	4630      	mov	r0, r6
 8019258:	f7ff ff3a 	bl	80190d0 <__i2b>
 801925c:	2300      	movs	r3, #0
 801925e:	f8c8 0008 	str.w	r0, [r8, #8]
 8019262:	4604      	mov	r4, r0
 8019264:	6003      	str	r3, [r0, #0]
 8019266:	f04f 0800 	mov.w	r8, #0
 801926a:	07eb      	lsls	r3, r5, #31
 801926c:	d50a      	bpl.n	8019284 <__pow5mult+0x74>
 801926e:	4639      	mov	r1, r7
 8019270:	4622      	mov	r2, r4
 8019272:	4630      	mov	r0, r6
 8019274:	f7ff ff35 	bl	80190e2 <__multiply>
 8019278:	4639      	mov	r1, r7
 801927a:	4681      	mov	r9, r0
 801927c:	4630      	mov	r0, r6
 801927e:	f7ff fe49 	bl	8018f14 <_Bfree>
 8019282:	464f      	mov	r7, r9
 8019284:	106d      	asrs	r5, r5, #1
 8019286:	d00b      	beq.n	80192a0 <__pow5mult+0x90>
 8019288:	6820      	ldr	r0, [r4, #0]
 801928a:	b938      	cbnz	r0, 801929c <__pow5mult+0x8c>
 801928c:	4622      	mov	r2, r4
 801928e:	4621      	mov	r1, r4
 8019290:	4630      	mov	r0, r6
 8019292:	f7ff ff26 	bl	80190e2 <__multiply>
 8019296:	6020      	str	r0, [r4, #0]
 8019298:	f8c0 8000 	str.w	r8, [r0]
 801929c:	4604      	mov	r4, r0
 801929e:	e7e4      	b.n	801926a <__pow5mult+0x5a>
 80192a0:	4638      	mov	r0, r7
 80192a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80192a6:	bf00      	nop
 80192a8:	0801b880 	.word	0x0801b880

080192ac <__lshift>:
 80192ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80192b0:	460c      	mov	r4, r1
 80192b2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80192b6:	6923      	ldr	r3, [r4, #16]
 80192b8:	6849      	ldr	r1, [r1, #4]
 80192ba:	eb0a 0903 	add.w	r9, sl, r3
 80192be:	68a3      	ldr	r3, [r4, #8]
 80192c0:	4607      	mov	r7, r0
 80192c2:	4616      	mov	r6, r2
 80192c4:	f109 0501 	add.w	r5, r9, #1
 80192c8:	42ab      	cmp	r3, r5
 80192ca:	db32      	blt.n	8019332 <__lshift+0x86>
 80192cc:	4638      	mov	r0, r7
 80192ce:	f7ff fded 	bl	8018eac <_Balloc>
 80192d2:	2300      	movs	r3, #0
 80192d4:	4680      	mov	r8, r0
 80192d6:	f100 0114 	add.w	r1, r0, #20
 80192da:	461a      	mov	r2, r3
 80192dc:	4553      	cmp	r3, sl
 80192de:	db2b      	blt.n	8019338 <__lshift+0x8c>
 80192e0:	6920      	ldr	r0, [r4, #16]
 80192e2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80192e6:	f104 0314 	add.w	r3, r4, #20
 80192ea:	f016 021f 	ands.w	r2, r6, #31
 80192ee:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80192f2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80192f6:	d025      	beq.n	8019344 <__lshift+0x98>
 80192f8:	f1c2 0e20 	rsb	lr, r2, #32
 80192fc:	2000      	movs	r0, #0
 80192fe:	681e      	ldr	r6, [r3, #0]
 8019300:	468a      	mov	sl, r1
 8019302:	4096      	lsls	r6, r2
 8019304:	4330      	orrs	r0, r6
 8019306:	f84a 0b04 	str.w	r0, [sl], #4
 801930a:	f853 0b04 	ldr.w	r0, [r3], #4
 801930e:	459c      	cmp	ip, r3
 8019310:	fa20 f00e 	lsr.w	r0, r0, lr
 8019314:	d814      	bhi.n	8019340 <__lshift+0x94>
 8019316:	6048      	str	r0, [r1, #4]
 8019318:	b108      	cbz	r0, 801931e <__lshift+0x72>
 801931a:	f109 0502 	add.w	r5, r9, #2
 801931e:	3d01      	subs	r5, #1
 8019320:	4638      	mov	r0, r7
 8019322:	f8c8 5010 	str.w	r5, [r8, #16]
 8019326:	4621      	mov	r1, r4
 8019328:	f7ff fdf4 	bl	8018f14 <_Bfree>
 801932c:	4640      	mov	r0, r8
 801932e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019332:	3101      	adds	r1, #1
 8019334:	005b      	lsls	r3, r3, #1
 8019336:	e7c7      	b.n	80192c8 <__lshift+0x1c>
 8019338:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801933c:	3301      	adds	r3, #1
 801933e:	e7cd      	b.n	80192dc <__lshift+0x30>
 8019340:	4651      	mov	r1, sl
 8019342:	e7dc      	b.n	80192fe <__lshift+0x52>
 8019344:	3904      	subs	r1, #4
 8019346:	f853 2b04 	ldr.w	r2, [r3], #4
 801934a:	f841 2f04 	str.w	r2, [r1, #4]!
 801934e:	459c      	cmp	ip, r3
 8019350:	d8f9      	bhi.n	8019346 <__lshift+0x9a>
 8019352:	e7e4      	b.n	801931e <__lshift+0x72>

08019354 <__mcmp>:
 8019354:	6903      	ldr	r3, [r0, #16]
 8019356:	690a      	ldr	r2, [r1, #16]
 8019358:	1a9b      	subs	r3, r3, r2
 801935a:	b530      	push	{r4, r5, lr}
 801935c:	d10c      	bne.n	8019378 <__mcmp+0x24>
 801935e:	0092      	lsls	r2, r2, #2
 8019360:	3014      	adds	r0, #20
 8019362:	3114      	adds	r1, #20
 8019364:	1884      	adds	r4, r0, r2
 8019366:	4411      	add	r1, r2
 8019368:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801936c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8019370:	4295      	cmp	r5, r2
 8019372:	d003      	beq.n	801937c <__mcmp+0x28>
 8019374:	d305      	bcc.n	8019382 <__mcmp+0x2e>
 8019376:	2301      	movs	r3, #1
 8019378:	4618      	mov	r0, r3
 801937a:	bd30      	pop	{r4, r5, pc}
 801937c:	42a0      	cmp	r0, r4
 801937e:	d3f3      	bcc.n	8019368 <__mcmp+0x14>
 8019380:	e7fa      	b.n	8019378 <__mcmp+0x24>
 8019382:	f04f 33ff 	mov.w	r3, #4294967295
 8019386:	e7f7      	b.n	8019378 <__mcmp+0x24>

08019388 <__mdiff>:
 8019388:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801938c:	460d      	mov	r5, r1
 801938e:	4607      	mov	r7, r0
 8019390:	4611      	mov	r1, r2
 8019392:	4628      	mov	r0, r5
 8019394:	4614      	mov	r4, r2
 8019396:	f7ff ffdd 	bl	8019354 <__mcmp>
 801939a:	1e06      	subs	r6, r0, #0
 801939c:	d108      	bne.n	80193b0 <__mdiff+0x28>
 801939e:	4631      	mov	r1, r6
 80193a0:	4638      	mov	r0, r7
 80193a2:	f7ff fd83 	bl	8018eac <_Balloc>
 80193a6:	2301      	movs	r3, #1
 80193a8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80193ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80193b0:	bfa4      	itt	ge
 80193b2:	4623      	movge	r3, r4
 80193b4:	462c      	movge	r4, r5
 80193b6:	4638      	mov	r0, r7
 80193b8:	6861      	ldr	r1, [r4, #4]
 80193ba:	bfa6      	itte	ge
 80193bc:	461d      	movge	r5, r3
 80193be:	2600      	movge	r6, #0
 80193c0:	2601      	movlt	r6, #1
 80193c2:	f7ff fd73 	bl	8018eac <_Balloc>
 80193c6:	692b      	ldr	r3, [r5, #16]
 80193c8:	60c6      	str	r6, [r0, #12]
 80193ca:	6926      	ldr	r6, [r4, #16]
 80193cc:	f105 0914 	add.w	r9, r5, #20
 80193d0:	f104 0214 	add.w	r2, r4, #20
 80193d4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80193d8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80193dc:	f100 0514 	add.w	r5, r0, #20
 80193e0:	f04f 0e00 	mov.w	lr, #0
 80193e4:	f852 ab04 	ldr.w	sl, [r2], #4
 80193e8:	f859 4b04 	ldr.w	r4, [r9], #4
 80193ec:	fa1e f18a 	uxtah	r1, lr, sl
 80193f0:	b2a3      	uxth	r3, r4
 80193f2:	1ac9      	subs	r1, r1, r3
 80193f4:	0c23      	lsrs	r3, r4, #16
 80193f6:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80193fa:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80193fe:	b289      	uxth	r1, r1
 8019400:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8019404:	45c8      	cmp	r8, r9
 8019406:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801940a:	4694      	mov	ip, r2
 801940c:	f845 3b04 	str.w	r3, [r5], #4
 8019410:	d8e8      	bhi.n	80193e4 <__mdiff+0x5c>
 8019412:	45bc      	cmp	ip, r7
 8019414:	d304      	bcc.n	8019420 <__mdiff+0x98>
 8019416:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 801941a:	b183      	cbz	r3, 801943e <__mdiff+0xb6>
 801941c:	6106      	str	r6, [r0, #16]
 801941e:	e7c5      	b.n	80193ac <__mdiff+0x24>
 8019420:	f85c 1b04 	ldr.w	r1, [ip], #4
 8019424:	fa1e f381 	uxtah	r3, lr, r1
 8019428:	141a      	asrs	r2, r3, #16
 801942a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801942e:	b29b      	uxth	r3, r3
 8019430:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019434:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8019438:	f845 3b04 	str.w	r3, [r5], #4
 801943c:	e7e9      	b.n	8019412 <__mdiff+0x8a>
 801943e:	3e01      	subs	r6, #1
 8019440:	e7e9      	b.n	8019416 <__mdiff+0x8e>
	...

08019444 <__ulp>:
 8019444:	4b12      	ldr	r3, [pc, #72]	; (8019490 <__ulp+0x4c>)
 8019446:	ee10 2a90 	vmov	r2, s1
 801944a:	401a      	ands	r2, r3
 801944c:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8019450:	2b00      	cmp	r3, #0
 8019452:	dd04      	ble.n	801945e <__ulp+0x1a>
 8019454:	2000      	movs	r0, #0
 8019456:	4619      	mov	r1, r3
 8019458:	ec41 0b10 	vmov	d0, r0, r1
 801945c:	4770      	bx	lr
 801945e:	425b      	negs	r3, r3
 8019460:	151b      	asrs	r3, r3, #20
 8019462:	2b13      	cmp	r3, #19
 8019464:	f04f 0000 	mov.w	r0, #0
 8019468:	f04f 0100 	mov.w	r1, #0
 801946c:	dc04      	bgt.n	8019478 <__ulp+0x34>
 801946e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8019472:	fa42 f103 	asr.w	r1, r2, r3
 8019476:	e7ef      	b.n	8019458 <__ulp+0x14>
 8019478:	3b14      	subs	r3, #20
 801947a:	2b1e      	cmp	r3, #30
 801947c:	f04f 0201 	mov.w	r2, #1
 8019480:	bfda      	itte	le
 8019482:	f1c3 031f 	rsble	r3, r3, #31
 8019486:	fa02 f303 	lslle.w	r3, r2, r3
 801948a:	4613      	movgt	r3, r2
 801948c:	4618      	mov	r0, r3
 801948e:	e7e3      	b.n	8019458 <__ulp+0x14>
 8019490:	7ff00000 	.word	0x7ff00000

08019494 <__b2d>:
 8019494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019496:	6905      	ldr	r5, [r0, #16]
 8019498:	f100 0714 	add.w	r7, r0, #20
 801949c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80194a0:	1f2e      	subs	r6, r5, #4
 80194a2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80194a6:	4620      	mov	r0, r4
 80194a8:	f7ff fdc4 	bl	8019034 <__hi0bits>
 80194ac:	f1c0 0320 	rsb	r3, r0, #32
 80194b0:	280a      	cmp	r0, #10
 80194b2:	600b      	str	r3, [r1, #0]
 80194b4:	f8df c074 	ldr.w	ip, [pc, #116]	; 801952c <__b2d+0x98>
 80194b8:	dc14      	bgt.n	80194e4 <__b2d+0x50>
 80194ba:	f1c0 0e0b 	rsb	lr, r0, #11
 80194be:	fa24 f10e 	lsr.w	r1, r4, lr
 80194c2:	42b7      	cmp	r7, r6
 80194c4:	ea41 030c 	orr.w	r3, r1, ip
 80194c8:	bf34      	ite	cc
 80194ca:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80194ce:	2100      	movcs	r1, #0
 80194d0:	3015      	adds	r0, #21
 80194d2:	fa04 f000 	lsl.w	r0, r4, r0
 80194d6:	fa21 f10e 	lsr.w	r1, r1, lr
 80194da:	ea40 0201 	orr.w	r2, r0, r1
 80194de:	ec43 2b10 	vmov	d0, r2, r3
 80194e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80194e4:	42b7      	cmp	r7, r6
 80194e6:	bf3a      	itte	cc
 80194e8:	f1a5 0608 	subcc.w	r6, r5, #8
 80194ec:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80194f0:	2100      	movcs	r1, #0
 80194f2:	380b      	subs	r0, #11
 80194f4:	d015      	beq.n	8019522 <__b2d+0x8e>
 80194f6:	4084      	lsls	r4, r0
 80194f8:	f1c0 0520 	rsb	r5, r0, #32
 80194fc:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8019500:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8019504:	42be      	cmp	r6, r7
 8019506:	fa21 fc05 	lsr.w	ip, r1, r5
 801950a:	ea44 030c 	orr.w	r3, r4, ip
 801950e:	bf8c      	ite	hi
 8019510:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8019514:	2400      	movls	r4, #0
 8019516:	fa01 f000 	lsl.w	r0, r1, r0
 801951a:	40ec      	lsrs	r4, r5
 801951c:	ea40 0204 	orr.w	r2, r0, r4
 8019520:	e7dd      	b.n	80194de <__b2d+0x4a>
 8019522:	ea44 030c 	orr.w	r3, r4, ip
 8019526:	460a      	mov	r2, r1
 8019528:	e7d9      	b.n	80194de <__b2d+0x4a>
 801952a:	bf00      	nop
 801952c:	3ff00000 	.word	0x3ff00000

08019530 <__d2b>:
 8019530:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8019534:	460e      	mov	r6, r1
 8019536:	2101      	movs	r1, #1
 8019538:	ec59 8b10 	vmov	r8, r9, d0
 801953c:	4615      	mov	r5, r2
 801953e:	f7ff fcb5 	bl	8018eac <_Balloc>
 8019542:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8019546:	4607      	mov	r7, r0
 8019548:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801954c:	bb34      	cbnz	r4, 801959c <__d2b+0x6c>
 801954e:	9301      	str	r3, [sp, #4]
 8019550:	f1b8 0300 	subs.w	r3, r8, #0
 8019554:	d027      	beq.n	80195a6 <__d2b+0x76>
 8019556:	a802      	add	r0, sp, #8
 8019558:	f840 3d08 	str.w	r3, [r0, #-8]!
 801955c:	f7ff fd89 	bl	8019072 <__lo0bits>
 8019560:	9900      	ldr	r1, [sp, #0]
 8019562:	b1f0      	cbz	r0, 80195a2 <__d2b+0x72>
 8019564:	9a01      	ldr	r2, [sp, #4]
 8019566:	f1c0 0320 	rsb	r3, r0, #32
 801956a:	fa02 f303 	lsl.w	r3, r2, r3
 801956e:	430b      	orrs	r3, r1
 8019570:	40c2      	lsrs	r2, r0
 8019572:	617b      	str	r3, [r7, #20]
 8019574:	9201      	str	r2, [sp, #4]
 8019576:	9b01      	ldr	r3, [sp, #4]
 8019578:	61bb      	str	r3, [r7, #24]
 801957a:	2b00      	cmp	r3, #0
 801957c:	bf14      	ite	ne
 801957e:	2102      	movne	r1, #2
 8019580:	2101      	moveq	r1, #1
 8019582:	6139      	str	r1, [r7, #16]
 8019584:	b1c4      	cbz	r4, 80195b8 <__d2b+0x88>
 8019586:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801958a:	4404      	add	r4, r0
 801958c:	6034      	str	r4, [r6, #0]
 801958e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8019592:	6028      	str	r0, [r5, #0]
 8019594:	4638      	mov	r0, r7
 8019596:	b003      	add	sp, #12
 8019598:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801959c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80195a0:	e7d5      	b.n	801954e <__d2b+0x1e>
 80195a2:	6179      	str	r1, [r7, #20]
 80195a4:	e7e7      	b.n	8019576 <__d2b+0x46>
 80195a6:	a801      	add	r0, sp, #4
 80195a8:	f7ff fd63 	bl	8019072 <__lo0bits>
 80195ac:	9b01      	ldr	r3, [sp, #4]
 80195ae:	617b      	str	r3, [r7, #20]
 80195b0:	2101      	movs	r1, #1
 80195b2:	6139      	str	r1, [r7, #16]
 80195b4:	3020      	adds	r0, #32
 80195b6:	e7e5      	b.n	8019584 <__d2b+0x54>
 80195b8:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80195bc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80195c0:	6030      	str	r0, [r6, #0]
 80195c2:	6918      	ldr	r0, [r3, #16]
 80195c4:	f7ff fd36 	bl	8019034 <__hi0bits>
 80195c8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80195cc:	e7e1      	b.n	8019592 <__d2b+0x62>

080195ce <__ratio>:
 80195ce:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80195d2:	4688      	mov	r8, r1
 80195d4:	4669      	mov	r1, sp
 80195d6:	4681      	mov	r9, r0
 80195d8:	f7ff ff5c 	bl	8019494 <__b2d>
 80195dc:	a901      	add	r1, sp, #4
 80195de:	4640      	mov	r0, r8
 80195e0:	ec57 6b10 	vmov	r6, r7, d0
 80195e4:	f7ff ff56 	bl	8019494 <__b2d>
 80195e8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80195ec:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80195f0:	eba3 0c02 	sub.w	ip, r3, r2
 80195f4:	e9dd 3200 	ldrd	r3, r2, [sp]
 80195f8:	1a9b      	subs	r3, r3, r2
 80195fa:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80195fe:	ec5b ab10 	vmov	sl, fp, d0
 8019602:	2b00      	cmp	r3, #0
 8019604:	bfce      	itee	gt
 8019606:	463a      	movgt	r2, r7
 8019608:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801960c:	465a      	movle	r2, fp
 801960e:	4659      	mov	r1, fp
 8019610:	463d      	mov	r5, r7
 8019612:	bfd4      	ite	le
 8019614:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8019618:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 801961c:	4630      	mov	r0, r6
 801961e:	ee10 2a10 	vmov	r2, s0
 8019622:	460b      	mov	r3, r1
 8019624:	4629      	mov	r1, r5
 8019626:	f7e7 f911 	bl	800084c <__aeabi_ddiv>
 801962a:	ec41 0b10 	vmov	d0, r0, r1
 801962e:	b003      	add	sp, #12
 8019630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08019634 <__copybits>:
 8019634:	3901      	subs	r1, #1
 8019636:	b510      	push	{r4, lr}
 8019638:	1149      	asrs	r1, r1, #5
 801963a:	6914      	ldr	r4, [r2, #16]
 801963c:	3101      	adds	r1, #1
 801963e:	f102 0314 	add.w	r3, r2, #20
 8019642:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8019646:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801964a:	42a3      	cmp	r3, r4
 801964c:	4602      	mov	r2, r0
 801964e:	d303      	bcc.n	8019658 <__copybits+0x24>
 8019650:	2300      	movs	r3, #0
 8019652:	428a      	cmp	r2, r1
 8019654:	d305      	bcc.n	8019662 <__copybits+0x2e>
 8019656:	bd10      	pop	{r4, pc}
 8019658:	f853 2b04 	ldr.w	r2, [r3], #4
 801965c:	f840 2b04 	str.w	r2, [r0], #4
 8019660:	e7f3      	b.n	801964a <__copybits+0x16>
 8019662:	f842 3b04 	str.w	r3, [r2], #4
 8019666:	e7f4      	b.n	8019652 <__copybits+0x1e>

08019668 <__any_on>:
 8019668:	f100 0214 	add.w	r2, r0, #20
 801966c:	6900      	ldr	r0, [r0, #16]
 801966e:	114b      	asrs	r3, r1, #5
 8019670:	4298      	cmp	r0, r3
 8019672:	b510      	push	{r4, lr}
 8019674:	db11      	blt.n	801969a <__any_on+0x32>
 8019676:	dd0a      	ble.n	801968e <__any_on+0x26>
 8019678:	f011 011f 	ands.w	r1, r1, #31
 801967c:	d007      	beq.n	801968e <__any_on+0x26>
 801967e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8019682:	fa24 f001 	lsr.w	r0, r4, r1
 8019686:	fa00 f101 	lsl.w	r1, r0, r1
 801968a:	428c      	cmp	r4, r1
 801968c:	d10b      	bne.n	80196a6 <__any_on+0x3e>
 801968e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8019692:	4293      	cmp	r3, r2
 8019694:	d803      	bhi.n	801969e <__any_on+0x36>
 8019696:	2000      	movs	r0, #0
 8019698:	bd10      	pop	{r4, pc}
 801969a:	4603      	mov	r3, r0
 801969c:	e7f7      	b.n	801968e <__any_on+0x26>
 801969e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80196a2:	2900      	cmp	r1, #0
 80196a4:	d0f5      	beq.n	8019692 <__any_on+0x2a>
 80196a6:	2001      	movs	r0, #1
 80196a8:	e7f6      	b.n	8019698 <__any_on+0x30>

080196aa <_calloc_r>:
 80196aa:	b538      	push	{r3, r4, r5, lr}
 80196ac:	fb02 f401 	mul.w	r4, r2, r1
 80196b0:	4621      	mov	r1, r4
 80196b2:	f7fc fcb5 	bl	8016020 <_malloc_r>
 80196b6:	4605      	mov	r5, r0
 80196b8:	b118      	cbz	r0, 80196c2 <_calloc_r+0x18>
 80196ba:	4622      	mov	r2, r4
 80196bc:	2100      	movs	r1, #0
 80196be:	f7fc fc59 	bl	8015f74 <memset>
 80196c2:	4628      	mov	r0, r5
 80196c4:	bd38      	pop	{r3, r4, r5, pc}

080196c6 <__ssputs_r>:
 80196c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80196ca:	688e      	ldr	r6, [r1, #8]
 80196cc:	429e      	cmp	r6, r3
 80196ce:	4682      	mov	sl, r0
 80196d0:	460c      	mov	r4, r1
 80196d2:	4690      	mov	r8, r2
 80196d4:	4699      	mov	r9, r3
 80196d6:	d837      	bhi.n	8019748 <__ssputs_r+0x82>
 80196d8:	898a      	ldrh	r2, [r1, #12]
 80196da:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80196de:	d031      	beq.n	8019744 <__ssputs_r+0x7e>
 80196e0:	6825      	ldr	r5, [r4, #0]
 80196e2:	6909      	ldr	r1, [r1, #16]
 80196e4:	1a6f      	subs	r7, r5, r1
 80196e6:	6965      	ldr	r5, [r4, #20]
 80196e8:	2302      	movs	r3, #2
 80196ea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80196ee:	fb95 f5f3 	sdiv	r5, r5, r3
 80196f2:	f109 0301 	add.w	r3, r9, #1
 80196f6:	443b      	add	r3, r7
 80196f8:	429d      	cmp	r5, r3
 80196fa:	bf38      	it	cc
 80196fc:	461d      	movcc	r5, r3
 80196fe:	0553      	lsls	r3, r2, #21
 8019700:	d530      	bpl.n	8019764 <__ssputs_r+0x9e>
 8019702:	4629      	mov	r1, r5
 8019704:	f7fc fc8c 	bl	8016020 <_malloc_r>
 8019708:	4606      	mov	r6, r0
 801970a:	b950      	cbnz	r0, 8019722 <__ssputs_r+0x5c>
 801970c:	230c      	movs	r3, #12
 801970e:	f8ca 3000 	str.w	r3, [sl]
 8019712:	89a3      	ldrh	r3, [r4, #12]
 8019714:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019718:	81a3      	strh	r3, [r4, #12]
 801971a:	f04f 30ff 	mov.w	r0, #4294967295
 801971e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019722:	463a      	mov	r2, r7
 8019724:	6921      	ldr	r1, [r4, #16]
 8019726:	f7fc fc01 	bl	8015f2c <memcpy>
 801972a:	89a3      	ldrh	r3, [r4, #12]
 801972c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8019730:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8019734:	81a3      	strh	r3, [r4, #12]
 8019736:	6126      	str	r6, [r4, #16]
 8019738:	6165      	str	r5, [r4, #20]
 801973a:	443e      	add	r6, r7
 801973c:	1bed      	subs	r5, r5, r7
 801973e:	6026      	str	r6, [r4, #0]
 8019740:	60a5      	str	r5, [r4, #8]
 8019742:	464e      	mov	r6, r9
 8019744:	454e      	cmp	r6, r9
 8019746:	d900      	bls.n	801974a <__ssputs_r+0x84>
 8019748:	464e      	mov	r6, r9
 801974a:	4632      	mov	r2, r6
 801974c:	4641      	mov	r1, r8
 801974e:	6820      	ldr	r0, [r4, #0]
 8019750:	f7fc fbf7 	bl	8015f42 <memmove>
 8019754:	68a3      	ldr	r3, [r4, #8]
 8019756:	1b9b      	subs	r3, r3, r6
 8019758:	60a3      	str	r3, [r4, #8]
 801975a:	6823      	ldr	r3, [r4, #0]
 801975c:	441e      	add	r6, r3
 801975e:	6026      	str	r6, [r4, #0]
 8019760:	2000      	movs	r0, #0
 8019762:	e7dc      	b.n	801971e <__ssputs_r+0x58>
 8019764:	462a      	mov	r2, r5
 8019766:	f000 f920 	bl	80199aa <_realloc_r>
 801976a:	4606      	mov	r6, r0
 801976c:	2800      	cmp	r0, #0
 801976e:	d1e2      	bne.n	8019736 <__ssputs_r+0x70>
 8019770:	6921      	ldr	r1, [r4, #16]
 8019772:	4650      	mov	r0, sl
 8019774:	f7fc fc06 	bl	8015f84 <_free_r>
 8019778:	e7c8      	b.n	801970c <__ssputs_r+0x46>
	...

0801977c <_svfiprintf_r>:
 801977c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019780:	461d      	mov	r5, r3
 8019782:	898b      	ldrh	r3, [r1, #12]
 8019784:	061f      	lsls	r7, r3, #24
 8019786:	b09d      	sub	sp, #116	; 0x74
 8019788:	4680      	mov	r8, r0
 801978a:	460c      	mov	r4, r1
 801978c:	4616      	mov	r6, r2
 801978e:	d50f      	bpl.n	80197b0 <_svfiprintf_r+0x34>
 8019790:	690b      	ldr	r3, [r1, #16]
 8019792:	b96b      	cbnz	r3, 80197b0 <_svfiprintf_r+0x34>
 8019794:	2140      	movs	r1, #64	; 0x40
 8019796:	f7fc fc43 	bl	8016020 <_malloc_r>
 801979a:	6020      	str	r0, [r4, #0]
 801979c:	6120      	str	r0, [r4, #16]
 801979e:	b928      	cbnz	r0, 80197ac <_svfiprintf_r+0x30>
 80197a0:	230c      	movs	r3, #12
 80197a2:	f8c8 3000 	str.w	r3, [r8]
 80197a6:	f04f 30ff 	mov.w	r0, #4294967295
 80197aa:	e0c8      	b.n	801993e <_svfiprintf_r+0x1c2>
 80197ac:	2340      	movs	r3, #64	; 0x40
 80197ae:	6163      	str	r3, [r4, #20]
 80197b0:	2300      	movs	r3, #0
 80197b2:	9309      	str	r3, [sp, #36]	; 0x24
 80197b4:	2320      	movs	r3, #32
 80197b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80197ba:	2330      	movs	r3, #48	; 0x30
 80197bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80197c0:	9503      	str	r5, [sp, #12]
 80197c2:	f04f 0b01 	mov.w	fp, #1
 80197c6:	4637      	mov	r7, r6
 80197c8:	463d      	mov	r5, r7
 80197ca:	f815 3b01 	ldrb.w	r3, [r5], #1
 80197ce:	b10b      	cbz	r3, 80197d4 <_svfiprintf_r+0x58>
 80197d0:	2b25      	cmp	r3, #37	; 0x25
 80197d2:	d13e      	bne.n	8019852 <_svfiprintf_r+0xd6>
 80197d4:	ebb7 0a06 	subs.w	sl, r7, r6
 80197d8:	d00b      	beq.n	80197f2 <_svfiprintf_r+0x76>
 80197da:	4653      	mov	r3, sl
 80197dc:	4632      	mov	r2, r6
 80197de:	4621      	mov	r1, r4
 80197e0:	4640      	mov	r0, r8
 80197e2:	f7ff ff70 	bl	80196c6 <__ssputs_r>
 80197e6:	3001      	adds	r0, #1
 80197e8:	f000 80a4 	beq.w	8019934 <_svfiprintf_r+0x1b8>
 80197ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80197ee:	4453      	add	r3, sl
 80197f0:	9309      	str	r3, [sp, #36]	; 0x24
 80197f2:	783b      	ldrb	r3, [r7, #0]
 80197f4:	2b00      	cmp	r3, #0
 80197f6:	f000 809d 	beq.w	8019934 <_svfiprintf_r+0x1b8>
 80197fa:	2300      	movs	r3, #0
 80197fc:	f04f 32ff 	mov.w	r2, #4294967295
 8019800:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019804:	9304      	str	r3, [sp, #16]
 8019806:	9307      	str	r3, [sp, #28]
 8019808:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801980c:	931a      	str	r3, [sp, #104]	; 0x68
 801980e:	462f      	mov	r7, r5
 8019810:	2205      	movs	r2, #5
 8019812:	f817 1b01 	ldrb.w	r1, [r7], #1
 8019816:	4850      	ldr	r0, [pc, #320]	; (8019958 <_svfiprintf_r+0x1dc>)
 8019818:	f7e6 fce2 	bl	80001e0 <memchr>
 801981c:	9b04      	ldr	r3, [sp, #16]
 801981e:	b9d0      	cbnz	r0, 8019856 <_svfiprintf_r+0xda>
 8019820:	06d9      	lsls	r1, r3, #27
 8019822:	bf44      	itt	mi
 8019824:	2220      	movmi	r2, #32
 8019826:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801982a:	071a      	lsls	r2, r3, #28
 801982c:	bf44      	itt	mi
 801982e:	222b      	movmi	r2, #43	; 0x2b
 8019830:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8019834:	782a      	ldrb	r2, [r5, #0]
 8019836:	2a2a      	cmp	r2, #42	; 0x2a
 8019838:	d015      	beq.n	8019866 <_svfiprintf_r+0xea>
 801983a:	9a07      	ldr	r2, [sp, #28]
 801983c:	462f      	mov	r7, r5
 801983e:	2000      	movs	r0, #0
 8019840:	250a      	movs	r5, #10
 8019842:	4639      	mov	r1, r7
 8019844:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019848:	3b30      	subs	r3, #48	; 0x30
 801984a:	2b09      	cmp	r3, #9
 801984c:	d94d      	bls.n	80198ea <_svfiprintf_r+0x16e>
 801984e:	b1b8      	cbz	r0, 8019880 <_svfiprintf_r+0x104>
 8019850:	e00f      	b.n	8019872 <_svfiprintf_r+0xf6>
 8019852:	462f      	mov	r7, r5
 8019854:	e7b8      	b.n	80197c8 <_svfiprintf_r+0x4c>
 8019856:	4a40      	ldr	r2, [pc, #256]	; (8019958 <_svfiprintf_r+0x1dc>)
 8019858:	1a80      	subs	r0, r0, r2
 801985a:	fa0b f000 	lsl.w	r0, fp, r0
 801985e:	4318      	orrs	r0, r3
 8019860:	9004      	str	r0, [sp, #16]
 8019862:	463d      	mov	r5, r7
 8019864:	e7d3      	b.n	801980e <_svfiprintf_r+0x92>
 8019866:	9a03      	ldr	r2, [sp, #12]
 8019868:	1d11      	adds	r1, r2, #4
 801986a:	6812      	ldr	r2, [r2, #0]
 801986c:	9103      	str	r1, [sp, #12]
 801986e:	2a00      	cmp	r2, #0
 8019870:	db01      	blt.n	8019876 <_svfiprintf_r+0xfa>
 8019872:	9207      	str	r2, [sp, #28]
 8019874:	e004      	b.n	8019880 <_svfiprintf_r+0x104>
 8019876:	4252      	negs	r2, r2
 8019878:	f043 0302 	orr.w	r3, r3, #2
 801987c:	9207      	str	r2, [sp, #28]
 801987e:	9304      	str	r3, [sp, #16]
 8019880:	783b      	ldrb	r3, [r7, #0]
 8019882:	2b2e      	cmp	r3, #46	; 0x2e
 8019884:	d10c      	bne.n	80198a0 <_svfiprintf_r+0x124>
 8019886:	787b      	ldrb	r3, [r7, #1]
 8019888:	2b2a      	cmp	r3, #42	; 0x2a
 801988a:	d133      	bne.n	80198f4 <_svfiprintf_r+0x178>
 801988c:	9b03      	ldr	r3, [sp, #12]
 801988e:	1d1a      	adds	r2, r3, #4
 8019890:	681b      	ldr	r3, [r3, #0]
 8019892:	9203      	str	r2, [sp, #12]
 8019894:	2b00      	cmp	r3, #0
 8019896:	bfb8      	it	lt
 8019898:	f04f 33ff 	movlt.w	r3, #4294967295
 801989c:	3702      	adds	r7, #2
 801989e:	9305      	str	r3, [sp, #20]
 80198a0:	4d2e      	ldr	r5, [pc, #184]	; (801995c <_svfiprintf_r+0x1e0>)
 80198a2:	7839      	ldrb	r1, [r7, #0]
 80198a4:	2203      	movs	r2, #3
 80198a6:	4628      	mov	r0, r5
 80198a8:	f7e6 fc9a 	bl	80001e0 <memchr>
 80198ac:	b138      	cbz	r0, 80198be <_svfiprintf_r+0x142>
 80198ae:	2340      	movs	r3, #64	; 0x40
 80198b0:	1b40      	subs	r0, r0, r5
 80198b2:	fa03 f000 	lsl.w	r0, r3, r0
 80198b6:	9b04      	ldr	r3, [sp, #16]
 80198b8:	4303      	orrs	r3, r0
 80198ba:	3701      	adds	r7, #1
 80198bc:	9304      	str	r3, [sp, #16]
 80198be:	7839      	ldrb	r1, [r7, #0]
 80198c0:	4827      	ldr	r0, [pc, #156]	; (8019960 <_svfiprintf_r+0x1e4>)
 80198c2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80198c6:	2206      	movs	r2, #6
 80198c8:	1c7e      	adds	r6, r7, #1
 80198ca:	f7e6 fc89 	bl	80001e0 <memchr>
 80198ce:	2800      	cmp	r0, #0
 80198d0:	d038      	beq.n	8019944 <_svfiprintf_r+0x1c8>
 80198d2:	4b24      	ldr	r3, [pc, #144]	; (8019964 <_svfiprintf_r+0x1e8>)
 80198d4:	bb13      	cbnz	r3, 801991c <_svfiprintf_r+0x1a0>
 80198d6:	9b03      	ldr	r3, [sp, #12]
 80198d8:	3307      	adds	r3, #7
 80198da:	f023 0307 	bic.w	r3, r3, #7
 80198de:	3308      	adds	r3, #8
 80198e0:	9303      	str	r3, [sp, #12]
 80198e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80198e4:	444b      	add	r3, r9
 80198e6:	9309      	str	r3, [sp, #36]	; 0x24
 80198e8:	e76d      	b.n	80197c6 <_svfiprintf_r+0x4a>
 80198ea:	fb05 3202 	mla	r2, r5, r2, r3
 80198ee:	2001      	movs	r0, #1
 80198f0:	460f      	mov	r7, r1
 80198f2:	e7a6      	b.n	8019842 <_svfiprintf_r+0xc6>
 80198f4:	2300      	movs	r3, #0
 80198f6:	3701      	adds	r7, #1
 80198f8:	9305      	str	r3, [sp, #20]
 80198fa:	4619      	mov	r1, r3
 80198fc:	250a      	movs	r5, #10
 80198fe:	4638      	mov	r0, r7
 8019900:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019904:	3a30      	subs	r2, #48	; 0x30
 8019906:	2a09      	cmp	r2, #9
 8019908:	d903      	bls.n	8019912 <_svfiprintf_r+0x196>
 801990a:	2b00      	cmp	r3, #0
 801990c:	d0c8      	beq.n	80198a0 <_svfiprintf_r+0x124>
 801990e:	9105      	str	r1, [sp, #20]
 8019910:	e7c6      	b.n	80198a0 <_svfiprintf_r+0x124>
 8019912:	fb05 2101 	mla	r1, r5, r1, r2
 8019916:	2301      	movs	r3, #1
 8019918:	4607      	mov	r7, r0
 801991a:	e7f0      	b.n	80198fe <_svfiprintf_r+0x182>
 801991c:	ab03      	add	r3, sp, #12
 801991e:	9300      	str	r3, [sp, #0]
 8019920:	4622      	mov	r2, r4
 8019922:	4b11      	ldr	r3, [pc, #68]	; (8019968 <_svfiprintf_r+0x1ec>)
 8019924:	a904      	add	r1, sp, #16
 8019926:	4640      	mov	r0, r8
 8019928:	f7fc fc68 	bl	80161fc <_printf_float>
 801992c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8019930:	4681      	mov	r9, r0
 8019932:	d1d6      	bne.n	80198e2 <_svfiprintf_r+0x166>
 8019934:	89a3      	ldrh	r3, [r4, #12]
 8019936:	065b      	lsls	r3, r3, #25
 8019938:	f53f af35 	bmi.w	80197a6 <_svfiprintf_r+0x2a>
 801993c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801993e:	b01d      	add	sp, #116	; 0x74
 8019940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019944:	ab03      	add	r3, sp, #12
 8019946:	9300      	str	r3, [sp, #0]
 8019948:	4622      	mov	r2, r4
 801994a:	4b07      	ldr	r3, [pc, #28]	; (8019968 <_svfiprintf_r+0x1ec>)
 801994c:	a904      	add	r1, sp, #16
 801994e:	4640      	mov	r0, r8
 8019950:	f7fc ff0a 	bl	8016768 <_printf_i>
 8019954:	e7ea      	b.n	801992c <_svfiprintf_r+0x1b0>
 8019956:	bf00      	nop
 8019958:	0801b88c 	.word	0x0801b88c
 801995c:	0801b892 	.word	0x0801b892
 8019960:	0801b896 	.word	0x0801b896
 8019964:	080161fd 	.word	0x080161fd
 8019968:	080196c7 	.word	0x080196c7

0801996c <strncmp>:
 801996c:	b510      	push	{r4, lr}
 801996e:	b16a      	cbz	r2, 801998c <strncmp+0x20>
 8019970:	3901      	subs	r1, #1
 8019972:	1884      	adds	r4, r0, r2
 8019974:	f810 3b01 	ldrb.w	r3, [r0], #1
 8019978:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801997c:	4293      	cmp	r3, r2
 801997e:	d103      	bne.n	8019988 <strncmp+0x1c>
 8019980:	42a0      	cmp	r0, r4
 8019982:	d001      	beq.n	8019988 <strncmp+0x1c>
 8019984:	2b00      	cmp	r3, #0
 8019986:	d1f5      	bne.n	8019974 <strncmp+0x8>
 8019988:	1a98      	subs	r0, r3, r2
 801998a:	bd10      	pop	{r4, pc}
 801998c:	4610      	mov	r0, r2
 801998e:	e7fc      	b.n	801998a <strncmp+0x1e>

08019990 <__ascii_wctomb>:
 8019990:	b149      	cbz	r1, 80199a6 <__ascii_wctomb+0x16>
 8019992:	2aff      	cmp	r2, #255	; 0xff
 8019994:	bf85      	ittet	hi
 8019996:	238a      	movhi	r3, #138	; 0x8a
 8019998:	6003      	strhi	r3, [r0, #0]
 801999a:	700a      	strbls	r2, [r1, #0]
 801999c:	f04f 30ff 	movhi.w	r0, #4294967295
 80199a0:	bf98      	it	ls
 80199a2:	2001      	movls	r0, #1
 80199a4:	4770      	bx	lr
 80199a6:	4608      	mov	r0, r1
 80199a8:	4770      	bx	lr

080199aa <_realloc_r>:
 80199aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80199ac:	4607      	mov	r7, r0
 80199ae:	4614      	mov	r4, r2
 80199b0:	460e      	mov	r6, r1
 80199b2:	b921      	cbnz	r1, 80199be <_realloc_r+0x14>
 80199b4:	4611      	mov	r1, r2
 80199b6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80199ba:	f7fc bb31 	b.w	8016020 <_malloc_r>
 80199be:	b922      	cbnz	r2, 80199ca <_realloc_r+0x20>
 80199c0:	f7fc fae0 	bl	8015f84 <_free_r>
 80199c4:	4625      	mov	r5, r4
 80199c6:	4628      	mov	r0, r5
 80199c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80199ca:	f000 f814 	bl	80199f6 <_malloc_usable_size_r>
 80199ce:	42a0      	cmp	r0, r4
 80199d0:	d20f      	bcs.n	80199f2 <_realloc_r+0x48>
 80199d2:	4621      	mov	r1, r4
 80199d4:	4638      	mov	r0, r7
 80199d6:	f7fc fb23 	bl	8016020 <_malloc_r>
 80199da:	4605      	mov	r5, r0
 80199dc:	2800      	cmp	r0, #0
 80199de:	d0f2      	beq.n	80199c6 <_realloc_r+0x1c>
 80199e0:	4631      	mov	r1, r6
 80199e2:	4622      	mov	r2, r4
 80199e4:	f7fc faa2 	bl	8015f2c <memcpy>
 80199e8:	4631      	mov	r1, r6
 80199ea:	4638      	mov	r0, r7
 80199ec:	f7fc faca 	bl	8015f84 <_free_r>
 80199f0:	e7e9      	b.n	80199c6 <_realloc_r+0x1c>
 80199f2:	4635      	mov	r5, r6
 80199f4:	e7e7      	b.n	80199c6 <_realloc_r+0x1c>

080199f6 <_malloc_usable_size_r>:
 80199f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80199fa:	1f18      	subs	r0, r3, #4
 80199fc:	2b00      	cmp	r3, #0
 80199fe:	bfbc      	itt	lt
 8019a00:	580b      	ldrlt	r3, [r1, r0]
 8019a02:	18c0      	addlt	r0, r0, r3
 8019a04:	4770      	bx	lr
	...

08019a08 <ceil>:
 8019a08:	ec51 0b10 	vmov	r0, r1, d0
 8019a0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019a10:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8019a14:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8019a18:	2e13      	cmp	r6, #19
 8019a1a:	460c      	mov	r4, r1
 8019a1c:	ee10 5a10 	vmov	r5, s0
 8019a20:	4680      	mov	r8, r0
 8019a22:	dc30      	bgt.n	8019a86 <ceil+0x7e>
 8019a24:	2e00      	cmp	r6, #0
 8019a26:	da12      	bge.n	8019a4e <ceil+0x46>
 8019a28:	a333      	add	r3, pc, #204	; (adr r3, 8019af8 <ceil+0xf0>)
 8019a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019a2e:	f7e6 fc2d 	bl	800028c <__adddf3>
 8019a32:	2200      	movs	r2, #0
 8019a34:	2300      	movs	r3, #0
 8019a36:	f7e7 f86f 	bl	8000b18 <__aeabi_dcmpgt>
 8019a3a:	b128      	cbz	r0, 8019a48 <ceil+0x40>
 8019a3c:	2c00      	cmp	r4, #0
 8019a3e:	db55      	blt.n	8019aec <ceil+0xe4>
 8019a40:	432c      	orrs	r4, r5
 8019a42:	d057      	beq.n	8019af4 <ceil+0xec>
 8019a44:	4c2e      	ldr	r4, [pc, #184]	; (8019b00 <ceil+0xf8>)
 8019a46:	2500      	movs	r5, #0
 8019a48:	4621      	mov	r1, r4
 8019a4a:	4628      	mov	r0, r5
 8019a4c:	e025      	b.n	8019a9a <ceil+0x92>
 8019a4e:	4f2d      	ldr	r7, [pc, #180]	; (8019b04 <ceil+0xfc>)
 8019a50:	4137      	asrs	r7, r6
 8019a52:	ea01 0307 	and.w	r3, r1, r7
 8019a56:	4303      	orrs	r3, r0
 8019a58:	d01f      	beq.n	8019a9a <ceil+0x92>
 8019a5a:	a327      	add	r3, pc, #156	; (adr r3, 8019af8 <ceil+0xf0>)
 8019a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019a60:	f7e6 fc14 	bl	800028c <__adddf3>
 8019a64:	2200      	movs	r2, #0
 8019a66:	2300      	movs	r3, #0
 8019a68:	f7e7 f856 	bl	8000b18 <__aeabi_dcmpgt>
 8019a6c:	2800      	cmp	r0, #0
 8019a6e:	d0eb      	beq.n	8019a48 <ceil+0x40>
 8019a70:	2c00      	cmp	r4, #0
 8019a72:	bfc2      	ittt	gt
 8019a74:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 8019a78:	fa43 f606 	asrgt.w	r6, r3, r6
 8019a7c:	19a4      	addgt	r4, r4, r6
 8019a7e:	ea24 0407 	bic.w	r4, r4, r7
 8019a82:	2500      	movs	r5, #0
 8019a84:	e7e0      	b.n	8019a48 <ceil+0x40>
 8019a86:	2e33      	cmp	r6, #51	; 0x33
 8019a88:	dd0b      	ble.n	8019aa2 <ceil+0x9a>
 8019a8a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8019a8e:	d104      	bne.n	8019a9a <ceil+0x92>
 8019a90:	ee10 2a10 	vmov	r2, s0
 8019a94:	460b      	mov	r3, r1
 8019a96:	f7e6 fbf9 	bl	800028c <__adddf3>
 8019a9a:	ec41 0b10 	vmov	d0, r0, r1
 8019a9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019aa2:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8019aa6:	f04f 33ff 	mov.w	r3, #4294967295
 8019aaa:	fa23 f707 	lsr.w	r7, r3, r7
 8019aae:	4207      	tst	r7, r0
 8019ab0:	d0f3      	beq.n	8019a9a <ceil+0x92>
 8019ab2:	a311      	add	r3, pc, #68	; (adr r3, 8019af8 <ceil+0xf0>)
 8019ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019ab8:	f7e6 fbe8 	bl	800028c <__adddf3>
 8019abc:	2200      	movs	r2, #0
 8019abe:	2300      	movs	r3, #0
 8019ac0:	f7e7 f82a 	bl	8000b18 <__aeabi_dcmpgt>
 8019ac4:	2800      	cmp	r0, #0
 8019ac6:	d0bf      	beq.n	8019a48 <ceil+0x40>
 8019ac8:	2c00      	cmp	r4, #0
 8019aca:	dd02      	ble.n	8019ad2 <ceil+0xca>
 8019acc:	2e14      	cmp	r6, #20
 8019ace:	d103      	bne.n	8019ad8 <ceil+0xd0>
 8019ad0:	3401      	adds	r4, #1
 8019ad2:	ea25 0507 	bic.w	r5, r5, r7
 8019ad6:	e7b7      	b.n	8019a48 <ceil+0x40>
 8019ad8:	2301      	movs	r3, #1
 8019ada:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8019ade:	fa03 f606 	lsl.w	r6, r3, r6
 8019ae2:	4435      	add	r5, r6
 8019ae4:	4545      	cmp	r5, r8
 8019ae6:	bf38      	it	cc
 8019ae8:	18e4      	addcc	r4, r4, r3
 8019aea:	e7f2      	b.n	8019ad2 <ceil+0xca>
 8019aec:	2500      	movs	r5, #0
 8019aee:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8019af2:	e7a9      	b.n	8019a48 <ceil+0x40>
 8019af4:	4625      	mov	r5, r4
 8019af6:	e7a7      	b.n	8019a48 <ceil+0x40>
 8019af8:	8800759c 	.word	0x8800759c
 8019afc:	7e37e43c 	.word	0x7e37e43c
 8019b00:	3ff00000 	.word	0x3ff00000
 8019b04:	000fffff 	.word	0x000fffff

08019b08 <cos>:
 8019b08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8019b0a:	ec51 0b10 	vmov	r0, r1, d0
 8019b0e:	4a1e      	ldr	r2, [pc, #120]	; (8019b88 <cos+0x80>)
 8019b10:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8019b14:	4293      	cmp	r3, r2
 8019b16:	dc06      	bgt.n	8019b26 <cos+0x1e>
 8019b18:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8019b80 <cos+0x78>
 8019b1c:	f000 fcec 	bl	801a4f8 <__kernel_cos>
 8019b20:	ec51 0b10 	vmov	r0, r1, d0
 8019b24:	e007      	b.n	8019b36 <cos+0x2e>
 8019b26:	4a19      	ldr	r2, [pc, #100]	; (8019b8c <cos+0x84>)
 8019b28:	4293      	cmp	r3, r2
 8019b2a:	dd09      	ble.n	8019b40 <cos+0x38>
 8019b2c:	ee10 2a10 	vmov	r2, s0
 8019b30:	460b      	mov	r3, r1
 8019b32:	f7e6 fba9 	bl	8000288 <__aeabi_dsub>
 8019b36:	ec41 0b10 	vmov	d0, r0, r1
 8019b3a:	b005      	add	sp, #20
 8019b3c:	f85d fb04 	ldr.w	pc, [sp], #4
 8019b40:	4668      	mov	r0, sp
 8019b42:	f000 fa35 	bl	8019fb0 <__ieee754_rem_pio2>
 8019b46:	f000 0003 	and.w	r0, r0, #3
 8019b4a:	2801      	cmp	r0, #1
 8019b4c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8019b50:	ed9d 0b00 	vldr	d0, [sp]
 8019b54:	d007      	beq.n	8019b66 <cos+0x5e>
 8019b56:	2802      	cmp	r0, #2
 8019b58:	d00e      	beq.n	8019b78 <cos+0x70>
 8019b5a:	2800      	cmp	r0, #0
 8019b5c:	d0de      	beq.n	8019b1c <cos+0x14>
 8019b5e:	2001      	movs	r0, #1
 8019b60:	f001 f8d2 	bl	801ad08 <__kernel_sin>
 8019b64:	e7dc      	b.n	8019b20 <cos+0x18>
 8019b66:	f001 f8cf 	bl	801ad08 <__kernel_sin>
 8019b6a:	ec53 2b10 	vmov	r2, r3, d0
 8019b6e:	ee10 0a10 	vmov	r0, s0
 8019b72:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8019b76:	e7de      	b.n	8019b36 <cos+0x2e>
 8019b78:	f000 fcbe 	bl	801a4f8 <__kernel_cos>
 8019b7c:	e7f5      	b.n	8019b6a <cos+0x62>
 8019b7e:	bf00      	nop
	...
 8019b88:	3fe921fb 	.word	0x3fe921fb
 8019b8c:	7fefffff 	.word	0x7fefffff

08019b90 <round>:
 8019b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019b92:	ec57 6b10 	vmov	r6, r7, d0
 8019b96:	f3c7 500a 	ubfx	r0, r7, #20, #11
 8019b9a:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 8019b9e:	2c13      	cmp	r4, #19
 8019ba0:	463b      	mov	r3, r7
 8019ba2:	463d      	mov	r5, r7
 8019ba4:	dc17      	bgt.n	8019bd6 <round+0x46>
 8019ba6:	2c00      	cmp	r4, #0
 8019ba8:	da09      	bge.n	8019bbe <round+0x2e>
 8019baa:	3401      	adds	r4, #1
 8019bac:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8019bb0:	d103      	bne.n	8019bba <round+0x2a>
 8019bb2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8019bb6:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8019bba:	2100      	movs	r1, #0
 8019bbc:	e02c      	b.n	8019c18 <round+0x88>
 8019bbe:	4a18      	ldr	r2, [pc, #96]	; (8019c20 <round+0x90>)
 8019bc0:	4122      	asrs	r2, r4
 8019bc2:	4217      	tst	r7, r2
 8019bc4:	d100      	bne.n	8019bc8 <round+0x38>
 8019bc6:	b19e      	cbz	r6, 8019bf0 <round+0x60>
 8019bc8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8019bcc:	4123      	asrs	r3, r4
 8019bce:	442b      	add	r3, r5
 8019bd0:	ea23 0302 	bic.w	r3, r3, r2
 8019bd4:	e7f1      	b.n	8019bba <round+0x2a>
 8019bd6:	2c33      	cmp	r4, #51	; 0x33
 8019bd8:	dd0d      	ble.n	8019bf6 <round+0x66>
 8019bda:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8019bde:	d107      	bne.n	8019bf0 <round+0x60>
 8019be0:	4630      	mov	r0, r6
 8019be2:	4639      	mov	r1, r7
 8019be4:	ee10 2a10 	vmov	r2, s0
 8019be8:	f7e6 fb50 	bl	800028c <__adddf3>
 8019bec:	4606      	mov	r6, r0
 8019bee:	460f      	mov	r7, r1
 8019bf0:	ec47 6b10 	vmov	d0, r6, r7
 8019bf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019bf6:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8019bfa:	f04f 30ff 	mov.w	r0, #4294967295
 8019bfe:	40d0      	lsrs	r0, r2
 8019c00:	4206      	tst	r6, r0
 8019c02:	d0f5      	beq.n	8019bf0 <round+0x60>
 8019c04:	2201      	movs	r2, #1
 8019c06:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8019c0a:	fa02 f404 	lsl.w	r4, r2, r4
 8019c0e:	1931      	adds	r1, r6, r4
 8019c10:	bf28      	it	cs
 8019c12:	189b      	addcs	r3, r3, r2
 8019c14:	ea21 0100 	bic.w	r1, r1, r0
 8019c18:	461f      	mov	r7, r3
 8019c1a:	460e      	mov	r6, r1
 8019c1c:	e7e8      	b.n	8019bf0 <round+0x60>
 8019c1e:	bf00      	nop
 8019c20:	000fffff 	.word	0x000fffff
 8019c24:	00000000 	.word	0x00000000

08019c28 <sin>:
 8019c28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8019c2a:	ec51 0b10 	vmov	r0, r1, d0
 8019c2e:	4a20      	ldr	r2, [pc, #128]	; (8019cb0 <sin+0x88>)
 8019c30:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8019c34:	4293      	cmp	r3, r2
 8019c36:	dc07      	bgt.n	8019c48 <sin+0x20>
 8019c38:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8019ca8 <sin+0x80>
 8019c3c:	2000      	movs	r0, #0
 8019c3e:	f001 f863 	bl	801ad08 <__kernel_sin>
 8019c42:	ec51 0b10 	vmov	r0, r1, d0
 8019c46:	e007      	b.n	8019c58 <sin+0x30>
 8019c48:	4a1a      	ldr	r2, [pc, #104]	; (8019cb4 <sin+0x8c>)
 8019c4a:	4293      	cmp	r3, r2
 8019c4c:	dd09      	ble.n	8019c62 <sin+0x3a>
 8019c4e:	ee10 2a10 	vmov	r2, s0
 8019c52:	460b      	mov	r3, r1
 8019c54:	f7e6 fb18 	bl	8000288 <__aeabi_dsub>
 8019c58:	ec41 0b10 	vmov	d0, r0, r1
 8019c5c:	b005      	add	sp, #20
 8019c5e:	f85d fb04 	ldr.w	pc, [sp], #4
 8019c62:	4668      	mov	r0, sp
 8019c64:	f000 f9a4 	bl	8019fb0 <__ieee754_rem_pio2>
 8019c68:	f000 0003 	and.w	r0, r0, #3
 8019c6c:	2801      	cmp	r0, #1
 8019c6e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8019c72:	ed9d 0b00 	vldr	d0, [sp]
 8019c76:	d004      	beq.n	8019c82 <sin+0x5a>
 8019c78:	2802      	cmp	r0, #2
 8019c7a:	d005      	beq.n	8019c88 <sin+0x60>
 8019c7c:	b970      	cbnz	r0, 8019c9c <sin+0x74>
 8019c7e:	2001      	movs	r0, #1
 8019c80:	e7dd      	b.n	8019c3e <sin+0x16>
 8019c82:	f000 fc39 	bl	801a4f8 <__kernel_cos>
 8019c86:	e7dc      	b.n	8019c42 <sin+0x1a>
 8019c88:	2001      	movs	r0, #1
 8019c8a:	f001 f83d 	bl	801ad08 <__kernel_sin>
 8019c8e:	ec53 2b10 	vmov	r2, r3, d0
 8019c92:	ee10 0a10 	vmov	r0, s0
 8019c96:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8019c9a:	e7dd      	b.n	8019c58 <sin+0x30>
 8019c9c:	f000 fc2c 	bl	801a4f8 <__kernel_cos>
 8019ca0:	e7f5      	b.n	8019c8e <sin+0x66>
 8019ca2:	bf00      	nop
 8019ca4:	f3af 8000 	nop.w
	...
 8019cb0:	3fe921fb 	.word	0x3fe921fb
 8019cb4:	7fefffff 	.word	0x7fefffff

08019cb8 <ceilf>:
 8019cb8:	ee10 3a10 	vmov	r3, s0
 8019cbc:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8019cc0:	0dca      	lsrs	r2, r1, #23
 8019cc2:	3a7f      	subs	r2, #127	; 0x7f
 8019cc4:	2a16      	cmp	r2, #22
 8019cc6:	dc2a      	bgt.n	8019d1e <ceilf+0x66>
 8019cc8:	2a00      	cmp	r2, #0
 8019cca:	da11      	bge.n	8019cf0 <ceilf+0x38>
 8019ccc:	eddf 7a18 	vldr	s15, [pc, #96]	; 8019d30 <ceilf+0x78>
 8019cd0:	ee30 0a27 	vadd.f32	s0, s0, s15
 8019cd4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8019cd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019cdc:	dd05      	ble.n	8019cea <ceilf+0x32>
 8019cde:	2b00      	cmp	r3, #0
 8019ce0:	db23      	blt.n	8019d2a <ceilf+0x72>
 8019ce2:	2900      	cmp	r1, #0
 8019ce4:	bf18      	it	ne
 8019ce6:	f04f 537e 	movne.w	r3, #1065353216	; 0x3f800000
 8019cea:	ee00 3a10 	vmov	s0, r3
 8019cee:	4770      	bx	lr
 8019cf0:	4910      	ldr	r1, [pc, #64]	; (8019d34 <ceilf+0x7c>)
 8019cf2:	4111      	asrs	r1, r2
 8019cf4:	420b      	tst	r3, r1
 8019cf6:	d0fa      	beq.n	8019cee <ceilf+0x36>
 8019cf8:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8019d30 <ceilf+0x78>
 8019cfc:	ee30 0a27 	vadd.f32	s0, s0, s15
 8019d00:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8019d04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019d08:	ddef      	ble.n	8019cea <ceilf+0x32>
 8019d0a:	2b00      	cmp	r3, #0
 8019d0c:	bfc2      	ittt	gt
 8019d0e:	f44f 0000 	movgt.w	r0, #8388608	; 0x800000
 8019d12:	fa40 f202 	asrgt.w	r2, r0, r2
 8019d16:	189b      	addgt	r3, r3, r2
 8019d18:	ea23 0301 	bic.w	r3, r3, r1
 8019d1c:	e7e5      	b.n	8019cea <ceilf+0x32>
 8019d1e:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8019d22:	d3e4      	bcc.n	8019cee <ceilf+0x36>
 8019d24:	ee30 0a00 	vadd.f32	s0, s0, s0
 8019d28:	4770      	bx	lr
 8019d2a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8019d2e:	e7dc      	b.n	8019cea <ceilf+0x32>
 8019d30:	7149f2ca 	.word	0x7149f2ca
 8019d34:	007fffff 	.word	0x007fffff

08019d38 <atan2>:
 8019d38:	f000 b85a 	b.w	8019df0 <__ieee754_atan2>

08019d3c <sqrt>:
 8019d3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8019d40:	ed2d 8b02 	vpush	{d8}
 8019d44:	b08b      	sub	sp, #44	; 0x2c
 8019d46:	ec55 4b10 	vmov	r4, r5, d0
 8019d4a:	f000 fb23 	bl	801a394 <__ieee754_sqrt>
 8019d4e:	4b26      	ldr	r3, [pc, #152]	; (8019de8 <sqrt+0xac>)
 8019d50:	eeb0 8a40 	vmov.f32	s16, s0
 8019d54:	eef0 8a60 	vmov.f32	s17, s1
 8019d58:	f993 6000 	ldrsb.w	r6, [r3]
 8019d5c:	1c73      	adds	r3, r6, #1
 8019d5e:	d02a      	beq.n	8019db6 <sqrt+0x7a>
 8019d60:	4622      	mov	r2, r4
 8019d62:	462b      	mov	r3, r5
 8019d64:	4620      	mov	r0, r4
 8019d66:	4629      	mov	r1, r5
 8019d68:	f7e6 fee0 	bl	8000b2c <__aeabi_dcmpun>
 8019d6c:	4607      	mov	r7, r0
 8019d6e:	bb10      	cbnz	r0, 8019db6 <sqrt+0x7a>
 8019d70:	f04f 0800 	mov.w	r8, #0
 8019d74:	f04f 0900 	mov.w	r9, #0
 8019d78:	4642      	mov	r2, r8
 8019d7a:	464b      	mov	r3, r9
 8019d7c:	4620      	mov	r0, r4
 8019d7e:	4629      	mov	r1, r5
 8019d80:	f7e6 feac 	bl	8000adc <__aeabi_dcmplt>
 8019d84:	b1b8      	cbz	r0, 8019db6 <sqrt+0x7a>
 8019d86:	2301      	movs	r3, #1
 8019d88:	9300      	str	r3, [sp, #0]
 8019d8a:	4b18      	ldr	r3, [pc, #96]	; (8019dec <sqrt+0xb0>)
 8019d8c:	9301      	str	r3, [sp, #4]
 8019d8e:	9708      	str	r7, [sp, #32]
 8019d90:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8019d94:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8019d98:	b9b6      	cbnz	r6, 8019dc8 <sqrt+0x8c>
 8019d9a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8019d9e:	4668      	mov	r0, sp
 8019da0:	f001 fa9e 	bl	801b2e0 <matherr>
 8019da4:	b1d0      	cbz	r0, 8019ddc <sqrt+0xa0>
 8019da6:	9b08      	ldr	r3, [sp, #32]
 8019da8:	b11b      	cbz	r3, 8019db2 <sqrt+0x76>
 8019daa:	f7fc f885 	bl	8015eb8 <__errno>
 8019dae:	9b08      	ldr	r3, [sp, #32]
 8019db0:	6003      	str	r3, [r0, #0]
 8019db2:	ed9d 8b06 	vldr	d8, [sp, #24]
 8019db6:	eeb0 0a48 	vmov.f32	s0, s16
 8019dba:	eef0 0a68 	vmov.f32	s1, s17
 8019dbe:	b00b      	add	sp, #44	; 0x2c
 8019dc0:	ecbd 8b02 	vpop	{d8}
 8019dc4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019dc8:	4642      	mov	r2, r8
 8019dca:	464b      	mov	r3, r9
 8019dcc:	4640      	mov	r0, r8
 8019dce:	4649      	mov	r1, r9
 8019dd0:	f7e6 fd3c 	bl	800084c <__aeabi_ddiv>
 8019dd4:	2e02      	cmp	r6, #2
 8019dd6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8019dda:	d1e0      	bne.n	8019d9e <sqrt+0x62>
 8019ddc:	f7fc f86c 	bl	8015eb8 <__errno>
 8019de0:	2321      	movs	r3, #33	; 0x21
 8019de2:	6003      	str	r3, [r0, #0]
 8019de4:	e7df      	b.n	8019da6 <sqrt+0x6a>
 8019de6:	bf00      	nop
 8019de8:	20000b7c 	.word	0x20000b7c
 8019dec:	0801b99e 	.word	0x0801b99e

08019df0 <__ieee754_atan2>:
 8019df0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019df4:	ec57 6b11 	vmov	r6, r7, d1
 8019df8:	4273      	negs	r3, r6
 8019dfa:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8019dfe:	4333      	orrs	r3, r6
 8019e00:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8019fa8 <__ieee754_atan2+0x1b8>
 8019e04:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8019e08:	4573      	cmp	r3, lr
 8019e0a:	ec51 0b10 	vmov	r0, r1, d0
 8019e0e:	ee11 8a10 	vmov	r8, s2
 8019e12:	d80a      	bhi.n	8019e2a <__ieee754_atan2+0x3a>
 8019e14:	4244      	negs	r4, r0
 8019e16:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8019e1a:	4304      	orrs	r4, r0
 8019e1c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8019e20:	4574      	cmp	r4, lr
 8019e22:	468c      	mov	ip, r1
 8019e24:	ee10 9a10 	vmov	r9, s0
 8019e28:	d907      	bls.n	8019e3a <__ieee754_atan2+0x4a>
 8019e2a:	4632      	mov	r2, r6
 8019e2c:	463b      	mov	r3, r7
 8019e2e:	f7e6 fa2d 	bl	800028c <__adddf3>
 8019e32:	ec41 0b10 	vmov	d0, r0, r1
 8019e36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019e3a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8019e3e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8019e42:	4334      	orrs	r4, r6
 8019e44:	d103      	bne.n	8019e4e <__ieee754_atan2+0x5e>
 8019e46:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019e4a:	f001 b819 	b.w	801ae80 <atan>
 8019e4e:	17bc      	asrs	r4, r7, #30
 8019e50:	f004 0402 	and.w	r4, r4, #2
 8019e54:	ea53 0909 	orrs.w	r9, r3, r9
 8019e58:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8019e5c:	d107      	bne.n	8019e6e <__ieee754_atan2+0x7e>
 8019e5e:	2c02      	cmp	r4, #2
 8019e60:	d073      	beq.n	8019f4a <__ieee754_atan2+0x15a>
 8019e62:	2c03      	cmp	r4, #3
 8019e64:	d1e5      	bne.n	8019e32 <__ieee754_atan2+0x42>
 8019e66:	a13e      	add	r1, pc, #248	; (adr r1, 8019f60 <__ieee754_atan2+0x170>)
 8019e68:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019e6c:	e7e1      	b.n	8019e32 <__ieee754_atan2+0x42>
 8019e6e:	ea52 0808 	orrs.w	r8, r2, r8
 8019e72:	d106      	bne.n	8019e82 <__ieee754_atan2+0x92>
 8019e74:	f1bc 0f00 	cmp.w	ip, #0
 8019e78:	da6b      	bge.n	8019f52 <__ieee754_atan2+0x162>
 8019e7a:	a13b      	add	r1, pc, #236	; (adr r1, 8019f68 <__ieee754_atan2+0x178>)
 8019e7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019e80:	e7d7      	b.n	8019e32 <__ieee754_atan2+0x42>
 8019e82:	4572      	cmp	r2, lr
 8019e84:	d120      	bne.n	8019ec8 <__ieee754_atan2+0xd8>
 8019e86:	4293      	cmp	r3, r2
 8019e88:	d111      	bne.n	8019eae <__ieee754_atan2+0xbe>
 8019e8a:	2c02      	cmp	r4, #2
 8019e8c:	d007      	beq.n	8019e9e <__ieee754_atan2+0xae>
 8019e8e:	2c03      	cmp	r4, #3
 8019e90:	d009      	beq.n	8019ea6 <__ieee754_atan2+0xb6>
 8019e92:	2c01      	cmp	r4, #1
 8019e94:	d155      	bne.n	8019f42 <__ieee754_atan2+0x152>
 8019e96:	a136      	add	r1, pc, #216	; (adr r1, 8019f70 <__ieee754_atan2+0x180>)
 8019e98:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019e9c:	e7c9      	b.n	8019e32 <__ieee754_atan2+0x42>
 8019e9e:	a136      	add	r1, pc, #216	; (adr r1, 8019f78 <__ieee754_atan2+0x188>)
 8019ea0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019ea4:	e7c5      	b.n	8019e32 <__ieee754_atan2+0x42>
 8019ea6:	a136      	add	r1, pc, #216	; (adr r1, 8019f80 <__ieee754_atan2+0x190>)
 8019ea8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019eac:	e7c1      	b.n	8019e32 <__ieee754_atan2+0x42>
 8019eae:	2c02      	cmp	r4, #2
 8019eb0:	d04b      	beq.n	8019f4a <__ieee754_atan2+0x15a>
 8019eb2:	2c03      	cmp	r4, #3
 8019eb4:	d0d7      	beq.n	8019e66 <__ieee754_atan2+0x76>
 8019eb6:	2c01      	cmp	r4, #1
 8019eb8:	f04f 0000 	mov.w	r0, #0
 8019ebc:	d102      	bne.n	8019ec4 <__ieee754_atan2+0xd4>
 8019ebe:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8019ec2:	e7b6      	b.n	8019e32 <__ieee754_atan2+0x42>
 8019ec4:	2100      	movs	r1, #0
 8019ec6:	e7b4      	b.n	8019e32 <__ieee754_atan2+0x42>
 8019ec8:	4573      	cmp	r3, lr
 8019eca:	d0d3      	beq.n	8019e74 <__ieee754_atan2+0x84>
 8019ecc:	1a9b      	subs	r3, r3, r2
 8019ece:	151b      	asrs	r3, r3, #20
 8019ed0:	2b3c      	cmp	r3, #60	; 0x3c
 8019ed2:	dc1e      	bgt.n	8019f12 <__ieee754_atan2+0x122>
 8019ed4:	2f00      	cmp	r7, #0
 8019ed6:	da01      	bge.n	8019edc <__ieee754_atan2+0xec>
 8019ed8:	333c      	adds	r3, #60	; 0x3c
 8019eda:	db1e      	blt.n	8019f1a <__ieee754_atan2+0x12a>
 8019edc:	4632      	mov	r2, r6
 8019ede:	463b      	mov	r3, r7
 8019ee0:	f7e6 fcb4 	bl	800084c <__aeabi_ddiv>
 8019ee4:	ec41 0b10 	vmov	d0, r0, r1
 8019ee8:	f001 f96a 	bl	801b1c0 <fabs>
 8019eec:	f000 ffc8 	bl	801ae80 <atan>
 8019ef0:	ec51 0b10 	vmov	r0, r1, d0
 8019ef4:	2c01      	cmp	r4, #1
 8019ef6:	d013      	beq.n	8019f20 <__ieee754_atan2+0x130>
 8019ef8:	2c02      	cmp	r4, #2
 8019efa:	d015      	beq.n	8019f28 <__ieee754_atan2+0x138>
 8019efc:	2c00      	cmp	r4, #0
 8019efe:	d098      	beq.n	8019e32 <__ieee754_atan2+0x42>
 8019f00:	a321      	add	r3, pc, #132	; (adr r3, 8019f88 <__ieee754_atan2+0x198>)
 8019f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019f06:	f7e6 f9bf 	bl	8000288 <__aeabi_dsub>
 8019f0a:	a321      	add	r3, pc, #132	; (adr r3, 8019f90 <__ieee754_atan2+0x1a0>)
 8019f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019f10:	e014      	b.n	8019f3c <__ieee754_atan2+0x14c>
 8019f12:	a121      	add	r1, pc, #132	; (adr r1, 8019f98 <__ieee754_atan2+0x1a8>)
 8019f14:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019f18:	e7ec      	b.n	8019ef4 <__ieee754_atan2+0x104>
 8019f1a:	2000      	movs	r0, #0
 8019f1c:	2100      	movs	r1, #0
 8019f1e:	e7e9      	b.n	8019ef4 <__ieee754_atan2+0x104>
 8019f20:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8019f24:	4619      	mov	r1, r3
 8019f26:	e784      	b.n	8019e32 <__ieee754_atan2+0x42>
 8019f28:	a317      	add	r3, pc, #92	; (adr r3, 8019f88 <__ieee754_atan2+0x198>)
 8019f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019f2e:	f7e6 f9ab 	bl	8000288 <__aeabi_dsub>
 8019f32:	4602      	mov	r2, r0
 8019f34:	460b      	mov	r3, r1
 8019f36:	a116      	add	r1, pc, #88	; (adr r1, 8019f90 <__ieee754_atan2+0x1a0>)
 8019f38:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019f3c:	f7e6 f9a4 	bl	8000288 <__aeabi_dsub>
 8019f40:	e777      	b.n	8019e32 <__ieee754_atan2+0x42>
 8019f42:	a117      	add	r1, pc, #92	; (adr r1, 8019fa0 <__ieee754_atan2+0x1b0>)
 8019f44:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019f48:	e773      	b.n	8019e32 <__ieee754_atan2+0x42>
 8019f4a:	a111      	add	r1, pc, #68	; (adr r1, 8019f90 <__ieee754_atan2+0x1a0>)
 8019f4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019f50:	e76f      	b.n	8019e32 <__ieee754_atan2+0x42>
 8019f52:	a111      	add	r1, pc, #68	; (adr r1, 8019f98 <__ieee754_atan2+0x1a8>)
 8019f54:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019f58:	e76b      	b.n	8019e32 <__ieee754_atan2+0x42>
 8019f5a:	bf00      	nop
 8019f5c:	f3af 8000 	nop.w
 8019f60:	54442d18 	.word	0x54442d18
 8019f64:	c00921fb 	.word	0xc00921fb
 8019f68:	54442d18 	.word	0x54442d18
 8019f6c:	bff921fb 	.word	0xbff921fb
 8019f70:	54442d18 	.word	0x54442d18
 8019f74:	bfe921fb 	.word	0xbfe921fb
 8019f78:	7f3321d2 	.word	0x7f3321d2
 8019f7c:	4002d97c 	.word	0x4002d97c
 8019f80:	7f3321d2 	.word	0x7f3321d2
 8019f84:	c002d97c 	.word	0xc002d97c
 8019f88:	33145c07 	.word	0x33145c07
 8019f8c:	3ca1a626 	.word	0x3ca1a626
 8019f90:	54442d18 	.word	0x54442d18
 8019f94:	400921fb 	.word	0x400921fb
 8019f98:	54442d18 	.word	0x54442d18
 8019f9c:	3ff921fb 	.word	0x3ff921fb
 8019fa0:	54442d18 	.word	0x54442d18
 8019fa4:	3fe921fb 	.word	0x3fe921fb
 8019fa8:	7ff00000 	.word	0x7ff00000
 8019fac:	00000000 	.word	0x00000000

08019fb0 <__ieee754_rem_pio2>:
 8019fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019fb4:	ec57 6b10 	vmov	r6, r7, d0
 8019fb8:	4bc3      	ldr	r3, [pc, #780]	; (801a2c8 <__ieee754_rem_pio2+0x318>)
 8019fba:	b08d      	sub	sp, #52	; 0x34
 8019fbc:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8019fc0:	4598      	cmp	r8, r3
 8019fc2:	4604      	mov	r4, r0
 8019fc4:	9704      	str	r7, [sp, #16]
 8019fc6:	dc07      	bgt.n	8019fd8 <__ieee754_rem_pio2+0x28>
 8019fc8:	2200      	movs	r2, #0
 8019fca:	2300      	movs	r3, #0
 8019fcc:	ed84 0b00 	vstr	d0, [r4]
 8019fd0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8019fd4:	2500      	movs	r5, #0
 8019fd6:	e027      	b.n	801a028 <__ieee754_rem_pio2+0x78>
 8019fd8:	4bbc      	ldr	r3, [pc, #752]	; (801a2cc <__ieee754_rem_pio2+0x31c>)
 8019fda:	4598      	cmp	r8, r3
 8019fdc:	dc75      	bgt.n	801a0ca <__ieee754_rem_pio2+0x11a>
 8019fde:	9b04      	ldr	r3, [sp, #16]
 8019fe0:	4dbb      	ldr	r5, [pc, #748]	; (801a2d0 <__ieee754_rem_pio2+0x320>)
 8019fe2:	2b00      	cmp	r3, #0
 8019fe4:	ee10 0a10 	vmov	r0, s0
 8019fe8:	a3a9      	add	r3, pc, #676	; (adr r3, 801a290 <__ieee754_rem_pio2+0x2e0>)
 8019fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019fee:	4639      	mov	r1, r7
 8019ff0:	dd36      	ble.n	801a060 <__ieee754_rem_pio2+0xb0>
 8019ff2:	f7e6 f949 	bl	8000288 <__aeabi_dsub>
 8019ff6:	45a8      	cmp	r8, r5
 8019ff8:	4606      	mov	r6, r0
 8019ffa:	460f      	mov	r7, r1
 8019ffc:	d018      	beq.n	801a030 <__ieee754_rem_pio2+0x80>
 8019ffe:	a3a6      	add	r3, pc, #664	; (adr r3, 801a298 <__ieee754_rem_pio2+0x2e8>)
 801a000:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a004:	f7e6 f940 	bl	8000288 <__aeabi_dsub>
 801a008:	4602      	mov	r2, r0
 801a00a:	460b      	mov	r3, r1
 801a00c:	e9c4 2300 	strd	r2, r3, [r4]
 801a010:	4630      	mov	r0, r6
 801a012:	4639      	mov	r1, r7
 801a014:	f7e6 f938 	bl	8000288 <__aeabi_dsub>
 801a018:	a39f      	add	r3, pc, #636	; (adr r3, 801a298 <__ieee754_rem_pio2+0x2e8>)
 801a01a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a01e:	f7e6 f933 	bl	8000288 <__aeabi_dsub>
 801a022:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801a026:	2501      	movs	r5, #1
 801a028:	4628      	mov	r0, r5
 801a02a:	b00d      	add	sp, #52	; 0x34
 801a02c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a030:	a39b      	add	r3, pc, #620	; (adr r3, 801a2a0 <__ieee754_rem_pio2+0x2f0>)
 801a032:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a036:	f7e6 f927 	bl	8000288 <__aeabi_dsub>
 801a03a:	a39b      	add	r3, pc, #620	; (adr r3, 801a2a8 <__ieee754_rem_pio2+0x2f8>)
 801a03c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a040:	4606      	mov	r6, r0
 801a042:	460f      	mov	r7, r1
 801a044:	f7e6 f920 	bl	8000288 <__aeabi_dsub>
 801a048:	4602      	mov	r2, r0
 801a04a:	460b      	mov	r3, r1
 801a04c:	e9c4 2300 	strd	r2, r3, [r4]
 801a050:	4630      	mov	r0, r6
 801a052:	4639      	mov	r1, r7
 801a054:	f7e6 f918 	bl	8000288 <__aeabi_dsub>
 801a058:	a393      	add	r3, pc, #588	; (adr r3, 801a2a8 <__ieee754_rem_pio2+0x2f8>)
 801a05a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a05e:	e7de      	b.n	801a01e <__ieee754_rem_pio2+0x6e>
 801a060:	f7e6 f914 	bl	800028c <__adddf3>
 801a064:	45a8      	cmp	r8, r5
 801a066:	4606      	mov	r6, r0
 801a068:	460f      	mov	r7, r1
 801a06a:	d016      	beq.n	801a09a <__ieee754_rem_pio2+0xea>
 801a06c:	a38a      	add	r3, pc, #552	; (adr r3, 801a298 <__ieee754_rem_pio2+0x2e8>)
 801a06e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a072:	f7e6 f90b 	bl	800028c <__adddf3>
 801a076:	4602      	mov	r2, r0
 801a078:	460b      	mov	r3, r1
 801a07a:	e9c4 2300 	strd	r2, r3, [r4]
 801a07e:	4630      	mov	r0, r6
 801a080:	4639      	mov	r1, r7
 801a082:	f7e6 f901 	bl	8000288 <__aeabi_dsub>
 801a086:	a384      	add	r3, pc, #528	; (adr r3, 801a298 <__ieee754_rem_pio2+0x2e8>)
 801a088:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a08c:	f7e6 f8fe 	bl	800028c <__adddf3>
 801a090:	f04f 35ff 	mov.w	r5, #4294967295
 801a094:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801a098:	e7c6      	b.n	801a028 <__ieee754_rem_pio2+0x78>
 801a09a:	a381      	add	r3, pc, #516	; (adr r3, 801a2a0 <__ieee754_rem_pio2+0x2f0>)
 801a09c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a0a0:	f7e6 f8f4 	bl	800028c <__adddf3>
 801a0a4:	a380      	add	r3, pc, #512	; (adr r3, 801a2a8 <__ieee754_rem_pio2+0x2f8>)
 801a0a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a0aa:	4606      	mov	r6, r0
 801a0ac:	460f      	mov	r7, r1
 801a0ae:	f7e6 f8ed 	bl	800028c <__adddf3>
 801a0b2:	4602      	mov	r2, r0
 801a0b4:	460b      	mov	r3, r1
 801a0b6:	e9c4 2300 	strd	r2, r3, [r4]
 801a0ba:	4630      	mov	r0, r6
 801a0bc:	4639      	mov	r1, r7
 801a0be:	f7e6 f8e3 	bl	8000288 <__aeabi_dsub>
 801a0c2:	a379      	add	r3, pc, #484	; (adr r3, 801a2a8 <__ieee754_rem_pio2+0x2f8>)
 801a0c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a0c8:	e7e0      	b.n	801a08c <__ieee754_rem_pio2+0xdc>
 801a0ca:	4b82      	ldr	r3, [pc, #520]	; (801a2d4 <__ieee754_rem_pio2+0x324>)
 801a0cc:	4598      	cmp	r8, r3
 801a0ce:	f300 80d0 	bgt.w	801a272 <__ieee754_rem_pio2+0x2c2>
 801a0d2:	f001 f875 	bl	801b1c0 <fabs>
 801a0d6:	ec57 6b10 	vmov	r6, r7, d0
 801a0da:	ee10 0a10 	vmov	r0, s0
 801a0de:	a374      	add	r3, pc, #464	; (adr r3, 801a2b0 <__ieee754_rem_pio2+0x300>)
 801a0e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a0e4:	4639      	mov	r1, r7
 801a0e6:	f7e6 fa87 	bl	80005f8 <__aeabi_dmul>
 801a0ea:	2200      	movs	r2, #0
 801a0ec:	4b7a      	ldr	r3, [pc, #488]	; (801a2d8 <__ieee754_rem_pio2+0x328>)
 801a0ee:	f7e6 f8cd 	bl	800028c <__adddf3>
 801a0f2:	f7e6 fd31 	bl	8000b58 <__aeabi_d2iz>
 801a0f6:	4605      	mov	r5, r0
 801a0f8:	f7e6 fa14 	bl	8000524 <__aeabi_i2d>
 801a0fc:	a364      	add	r3, pc, #400	; (adr r3, 801a290 <__ieee754_rem_pio2+0x2e0>)
 801a0fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a102:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801a106:	f7e6 fa77 	bl	80005f8 <__aeabi_dmul>
 801a10a:	4602      	mov	r2, r0
 801a10c:	460b      	mov	r3, r1
 801a10e:	4630      	mov	r0, r6
 801a110:	4639      	mov	r1, r7
 801a112:	f7e6 f8b9 	bl	8000288 <__aeabi_dsub>
 801a116:	a360      	add	r3, pc, #384	; (adr r3, 801a298 <__ieee754_rem_pio2+0x2e8>)
 801a118:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a11c:	4682      	mov	sl, r0
 801a11e:	468b      	mov	fp, r1
 801a120:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a124:	f7e6 fa68 	bl	80005f8 <__aeabi_dmul>
 801a128:	2d1f      	cmp	r5, #31
 801a12a:	4606      	mov	r6, r0
 801a12c:	460f      	mov	r7, r1
 801a12e:	dc0c      	bgt.n	801a14a <__ieee754_rem_pio2+0x19a>
 801a130:	1e6a      	subs	r2, r5, #1
 801a132:	4b6a      	ldr	r3, [pc, #424]	; (801a2dc <__ieee754_rem_pio2+0x32c>)
 801a134:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801a138:	4543      	cmp	r3, r8
 801a13a:	d006      	beq.n	801a14a <__ieee754_rem_pio2+0x19a>
 801a13c:	4632      	mov	r2, r6
 801a13e:	463b      	mov	r3, r7
 801a140:	4650      	mov	r0, sl
 801a142:	4659      	mov	r1, fp
 801a144:	f7e6 f8a0 	bl	8000288 <__aeabi_dsub>
 801a148:	e00e      	b.n	801a168 <__ieee754_rem_pio2+0x1b8>
 801a14a:	4632      	mov	r2, r6
 801a14c:	463b      	mov	r3, r7
 801a14e:	4650      	mov	r0, sl
 801a150:	4659      	mov	r1, fp
 801a152:	f7e6 f899 	bl	8000288 <__aeabi_dsub>
 801a156:	ea4f 5328 	mov.w	r3, r8, asr #20
 801a15a:	9305      	str	r3, [sp, #20]
 801a15c:	9a05      	ldr	r2, [sp, #20]
 801a15e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801a162:	1ad3      	subs	r3, r2, r3
 801a164:	2b10      	cmp	r3, #16
 801a166:	dc02      	bgt.n	801a16e <__ieee754_rem_pio2+0x1be>
 801a168:	e9c4 0100 	strd	r0, r1, [r4]
 801a16c:	e039      	b.n	801a1e2 <__ieee754_rem_pio2+0x232>
 801a16e:	a34c      	add	r3, pc, #304	; (adr r3, 801a2a0 <__ieee754_rem_pio2+0x2f0>)
 801a170:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a174:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a178:	f7e6 fa3e 	bl	80005f8 <__aeabi_dmul>
 801a17c:	4606      	mov	r6, r0
 801a17e:	460f      	mov	r7, r1
 801a180:	4602      	mov	r2, r0
 801a182:	460b      	mov	r3, r1
 801a184:	4650      	mov	r0, sl
 801a186:	4659      	mov	r1, fp
 801a188:	f7e6 f87e 	bl	8000288 <__aeabi_dsub>
 801a18c:	4602      	mov	r2, r0
 801a18e:	460b      	mov	r3, r1
 801a190:	4680      	mov	r8, r0
 801a192:	4689      	mov	r9, r1
 801a194:	4650      	mov	r0, sl
 801a196:	4659      	mov	r1, fp
 801a198:	f7e6 f876 	bl	8000288 <__aeabi_dsub>
 801a19c:	4632      	mov	r2, r6
 801a19e:	463b      	mov	r3, r7
 801a1a0:	f7e6 f872 	bl	8000288 <__aeabi_dsub>
 801a1a4:	a340      	add	r3, pc, #256	; (adr r3, 801a2a8 <__ieee754_rem_pio2+0x2f8>)
 801a1a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a1aa:	4606      	mov	r6, r0
 801a1ac:	460f      	mov	r7, r1
 801a1ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a1b2:	f7e6 fa21 	bl	80005f8 <__aeabi_dmul>
 801a1b6:	4632      	mov	r2, r6
 801a1b8:	463b      	mov	r3, r7
 801a1ba:	f7e6 f865 	bl	8000288 <__aeabi_dsub>
 801a1be:	4602      	mov	r2, r0
 801a1c0:	460b      	mov	r3, r1
 801a1c2:	4606      	mov	r6, r0
 801a1c4:	460f      	mov	r7, r1
 801a1c6:	4640      	mov	r0, r8
 801a1c8:	4649      	mov	r1, r9
 801a1ca:	f7e6 f85d 	bl	8000288 <__aeabi_dsub>
 801a1ce:	9a05      	ldr	r2, [sp, #20]
 801a1d0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801a1d4:	1ad3      	subs	r3, r2, r3
 801a1d6:	2b31      	cmp	r3, #49	; 0x31
 801a1d8:	dc20      	bgt.n	801a21c <__ieee754_rem_pio2+0x26c>
 801a1da:	e9c4 0100 	strd	r0, r1, [r4]
 801a1de:	46c2      	mov	sl, r8
 801a1e0:	46cb      	mov	fp, r9
 801a1e2:	e9d4 8900 	ldrd	r8, r9, [r4]
 801a1e6:	4650      	mov	r0, sl
 801a1e8:	4642      	mov	r2, r8
 801a1ea:	464b      	mov	r3, r9
 801a1ec:	4659      	mov	r1, fp
 801a1ee:	f7e6 f84b 	bl	8000288 <__aeabi_dsub>
 801a1f2:	463b      	mov	r3, r7
 801a1f4:	4632      	mov	r2, r6
 801a1f6:	f7e6 f847 	bl	8000288 <__aeabi_dsub>
 801a1fa:	9b04      	ldr	r3, [sp, #16]
 801a1fc:	2b00      	cmp	r3, #0
 801a1fe:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801a202:	f6bf af11 	bge.w	801a028 <__ieee754_rem_pio2+0x78>
 801a206:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801a20a:	6063      	str	r3, [r4, #4]
 801a20c:	f8c4 8000 	str.w	r8, [r4]
 801a210:	60a0      	str	r0, [r4, #8]
 801a212:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801a216:	60e3      	str	r3, [r4, #12]
 801a218:	426d      	negs	r5, r5
 801a21a:	e705      	b.n	801a028 <__ieee754_rem_pio2+0x78>
 801a21c:	a326      	add	r3, pc, #152	; (adr r3, 801a2b8 <__ieee754_rem_pio2+0x308>)
 801a21e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a222:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a226:	f7e6 f9e7 	bl	80005f8 <__aeabi_dmul>
 801a22a:	4606      	mov	r6, r0
 801a22c:	460f      	mov	r7, r1
 801a22e:	4602      	mov	r2, r0
 801a230:	460b      	mov	r3, r1
 801a232:	4640      	mov	r0, r8
 801a234:	4649      	mov	r1, r9
 801a236:	f7e6 f827 	bl	8000288 <__aeabi_dsub>
 801a23a:	4602      	mov	r2, r0
 801a23c:	460b      	mov	r3, r1
 801a23e:	4682      	mov	sl, r0
 801a240:	468b      	mov	fp, r1
 801a242:	4640      	mov	r0, r8
 801a244:	4649      	mov	r1, r9
 801a246:	f7e6 f81f 	bl	8000288 <__aeabi_dsub>
 801a24a:	4632      	mov	r2, r6
 801a24c:	463b      	mov	r3, r7
 801a24e:	f7e6 f81b 	bl	8000288 <__aeabi_dsub>
 801a252:	a31b      	add	r3, pc, #108	; (adr r3, 801a2c0 <__ieee754_rem_pio2+0x310>)
 801a254:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a258:	4606      	mov	r6, r0
 801a25a:	460f      	mov	r7, r1
 801a25c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a260:	f7e6 f9ca 	bl	80005f8 <__aeabi_dmul>
 801a264:	4632      	mov	r2, r6
 801a266:	463b      	mov	r3, r7
 801a268:	f7e6 f80e 	bl	8000288 <__aeabi_dsub>
 801a26c:	4606      	mov	r6, r0
 801a26e:	460f      	mov	r7, r1
 801a270:	e764      	b.n	801a13c <__ieee754_rem_pio2+0x18c>
 801a272:	4b1b      	ldr	r3, [pc, #108]	; (801a2e0 <__ieee754_rem_pio2+0x330>)
 801a274:	4598      	cmp	r8, r3
 801a276:	dd35      	ble.n	801a2e4 <__ieee754_rem_pio2+0x334>
 801a278:	ee10 2a10 	vmov	r2, s0
 801a27c:	463b      	mov	r3, r7
 801a27e:	4630      	mov	r0, r6
 801a280:	4639      	mov	r1, r7
 801a282:	f7e6 f801 	bl	8000288 <__aeabi_dsub>
 801a286:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801a28a:	e9c4 0100 	strd	r0, r1, [r4]
 801a28e:	e6a1      	b.n	8019fd4 <__ieee754_rem_pio2+0x24>
 801a290:	54400000 	.word	0x54400000
 801a294:	3ff921fb 	.word	0x3ff921fb
 801a298:	1a626331 	.word	0x1a626331
 801a29c:	3dd0b461 	.word	0x3dd0b461
 801a2a0:	1a600000 	.word	0x1a600000
 801a2a4:	3dd0b461 	.word	0x3dd0b461
 801a2a8:	2e037073 	.word	0x2e037073
 801a2ac:	3ba3198a 	.word	0x3ba3198a
 801a2b0:	6dc9c883 	.word	0x6dc9c883
 801a2b4:	3fe45f30 	.word	0x3fe45f30
 801a2b8:	2e000000 	.word	0x2e000000
 801a2bc:	3ba3198a 	.word	0x3ba3198a
 801a2c0:	252049c1 	.word	0x252049c1
 801a2c4:	397b839a 	.word	0x397b839a
 801a2c8:	3fe921fb 	.word	0x3fe921fb
 801a2cc:	4002d97b 	.word	0x4002d97b
 801a2d0:	3ff921fb 	.word	0x3ff921fb
 801a2d4:	413921fb 	.word	0x413921fb
 801a2d8:	3fe00000 	.word	0x3fe00000
 801a2dc:	0801b9a4 	.word	0x0801b9a4
 801a2e0:	7fefffff 	.word	0x7fefffff
 801a2e4:	ea4f 5528 	mov.w	r5, r8, asr #20
 801a2e8:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 801a2ec:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 801a2f0:	4630      	mov	r0, r6
 801a2f2:	460f      	mov	r7, r1
 801a2f4:	f7e6 fc30 	bl	8000b58 <__aeabi_d2iz>
 801a2f8:	f7e6 f914 	bl	8000524 <__aeabi_i2d>
 801a2fc:	4602      	mov	r2, r0
 801a2fe:	460b      	mov	r3, r1
 801a300:	4630      	mov	r0, r6
 801a302:	4639      	mov	r1, r7
 801a304:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801a308:	f7e5 ffbe 	bl	8000288 <__aeabi_dsub>
 801a30c:	2200      	movs	r2, #0
 801a30e:	4b1f      	ldr	r3, [pc, #124]	; (801a38c <__ieee754_rem_pio2+0x3dc>)
 801a310:	f7e6 f972 	bl	80005f8 <__aeabi_dmul>
 801a314:	460f      	mov	r7, r1
 801a316:	4606      	mov	r6, r0
 801a318:	f7e6 fc1e 	bl	8000b58 <__aeabi_d2iz>
 801a31c:	f7e6 f902 	bl	8000524 <__aeabi_i2d>
 801a320:	4602      	mov	r2, r0
 801a322:	460b      	mov	r3, r1
 801a324:	4630      	mov	r0, r6
 801a326:	4639      	mov	r1, r7
 801a328:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801a32c:	f7e5 ffac 	bl	8000288 <__aeabi_dsub>
 801a330:	2200      	movs	r2, #0
 801a332:	4b16      	ldr	r3, [pc, #88]	; (801a38c <__ieee754_rem_pio2+0x3dc>)
 801a334:	f7e6 f960 	bl	80005f8 <__aeabi_dmul>
 801a338:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801a33c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 801a340:	f04f 0803 	mov.w	r8, #3
 801a344:	2600      	movs	r6, #0
 801a346:	2700      	movs	r7, #0
 801a348:	4632      	mov	r2, r6
 801a34a:	463b      	mov	r3, r7
 801a34c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 801a350:	f108 3aff 	add.w	sl, r8, #4294967295
 801a354:	f7e6 fbb8 	bl	8000ac8 <__aeabi_dcmpeq>
 801a358:	b9b0      	cbnz	r0, 801a388 <__ieee754_rem_pio2+0x3d8>
 801a35a:	4b0d      	ldr	r3, [pc, #52]	; (801a390 <__ieee754_rem_pio2+0x3e0>)
 801a35c:	9301      	str	r3, [sp, #4]
 801a35e:	2302      	movs	r3, #2
 801a360:	9300      	str	r3, [sp, #0]
 801a362:	462a      	mov	r2, r5
 801a364:	4643      	mov	r3, r8
 801a366:	4621      	mov	r1, r4
 801a368:	a806      	add	r0, sp, #24
 801a36a:	f000 f98d 	bl	801a688 <__kernel_rem_pio2>
 801a36e:	9b04      	ldr	r3, [sp, #16]
 801a370:	2b00      	cmp	r3, #0
 801a372:	4605      	mov	r5, r0
 801a374:	f6bf ae58 	bge.w	801a028 <__ieee754_rem_pio2+0x78>
 801a378:	6863      	ldr	r3, [r4, #4]
 801a37a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801a37e:	6063      	str	r3, [r4, #4]
 801a380:	68e3      	ldr	r3, [r4, #12]
 801a382:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801a386:	e746      	b.n	801a216 <__ieee754_rem_pio2+0x266>
 801a388:	46d0      	mov	r8, sl
 801a38a:	e7dd      	b.n	801a348 <__ieee754_rem_pio2+0x398>
 801a38c:	41700000 	.word	0x41700000
 801a390:	0801ba24 	.word	0x0801ba24

0801a394 <__ieee754_sqrt>:
 801a394:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a398:	4955      	ldr	r1, [pc, #340]	; (801a4f0 <__ieee754_sqrt+0x15c>)
 801a39a:	ec55 4b10 	vmov	r4, r5, d0
 801a39e:	43a9      	bics	r1, r5
 801a3a0:	462b      	mov	r3, r5
 801a3a2:	462a      	mov	r2, r5
 801a3a4:	d112      	bne.n	801a3cc <__ieee754_sqrt+0x38>
 801a3a6:	ee10 2a10 	vmov	r2, s0
 801a3aa:	ee10 0a10 	vmov	r0, s0
 801a3ae:	4629      	mov	r1, r5
 801a3b0:	f7e6 f922 	bl	80005f8 <__aeabi_dmul>
 801a3b4:	4602      	mov	r2, r0
 801a3b6:	460b      	mov	r3, r1
 801a3b8:	4620      	mov	r0, r4
 801a3ba:	4629      	mov	r1, r5
 801a3bc:	f7e5 ff66 	bl	800028c <__adddf3>
 801a3c0:	4604      	mov	r4, r0
 801a3c2:	460d      	mov	r5, r1
 801a3c4:	ec45 4b10 	vmov	d0, r4, r5
 801a3c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a3cc:	2d00      	cmp	r5, #0
 801a3ce:	ee10 0a10 	vmov	r0, s0
 801a3d2:	4621      	mov	r1, r4
 801a3d4:	dc0f      	bgt.n	801a3f6 <__ieee754_sqrt+0x62>
 801a3d6:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801a3da:	4330      	orrs	r0, r6
 801a3dc:	d0f2      	beq.n	801a3c4 <__ieee754_sqrt+0x30>
 801a3de:	b155      	cbz	r5, 801a3f6 <__ieee754_sqrt+0x62>
 801a3e0:	ee10 2a10 	vmov	r2, s0
 801a3e4:	4620      	mov	r0, r4
 801a3e6:	4629      	mov	r1, r5
 801a3e8:	f7e5 ff4e 	bl	8000288 <__aeabi_dsub>
 801a3ec:	4602      	mov	r2, r0
 801a3ee:	460b      	mov	r3, r1
 801a3f0:	f7e6 fa2c 	bl	800084c <__aeabi_ddiv>
 801a3f4:	e7e4      	b.n	801a3c0 <__ieee754_sqrt+0x2c>
 801a3f6:	151b      	asrs	r3, r3, #20
 801a3f8:	d073      	beq.n	801a4e2 <__ieee754_sqrt+0x14e>
 801a3fa:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801a3fe:	07dd      	lsls	r5, r3, #31
 801a400:	f3c2 0213 	ubfx	r2, r2, #0, #20
 801a404:	bf48      	it	mi
 801a406:	0fc8      	lsrmi	r0, r1, #31
 801a408:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 801a40c:	bf44      	itt	mi
 801a40e:	0049      	lslmi	r1, r1, #1
 801a410:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 801a414:	2500      	movs	r5, #0
 801a416:	1058      	asrs	r0, r3, #1
 801a418:	0fcb      	lsrs	r3, r1, #31
 801a41a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 801a41e:	0049      	lsls	r1, r1, #1
 801a420:	2316      	movs	r3, #22
 801a422:	462c      	mov	r4, r5
 801a424:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 801a428:	19a7      	adds	r7, r4, r6
 801a42a:	4297      	cmp	r7, r2
 801a42c:	bfde      	ittt	le
 801a42e:	19bc      	addle	r4, r7, r6
 801a430:	1bd2      	suble	r2, r2, r7
 801a432:	19ad      	addle	r5, r5, r6
 801a434:	0fcf      	lsrs	r7, r1, #31
 801a436:	3b01      	subs	r3, #1
 801a438:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 801a43c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801a440:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801a444:	d1f0      	bne.n	801a428 <__ieee754_sqrt+0x94>
 801a446:	f04f 0c20 	mov.w	ip, #32
 801a44a:	469e      	mov	lr, r3
 801a44c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 801a450:	42a2      	cmp	r2, r4
 801a452:	eb06 070e 	add.w	r7, r6, lr
 801a456:	dc02      	bgt.n	801a45e <__ieee754_sqrt+0xca>
 801a458:	d112      	bne.n	801a480 <__ieee754_sqrt+0xec>
 801a45a:	428f      	cmp	r7, r1
 801a45c:	d810      	bhi.n	801a480 <__ieee754_sqrt+0xec>
 801a45e:	2f00      	cmp	r7, #0
 801a460:	eb07 0e06 	add.w	lr, r7, r6
 801a464:	da42      	bge.n	801a4ec <__ieee754_sqrt+0x158>
 801a466:	f1be 0f00 	cmp.w	lr, #0
 801a46a:	db3f      	blt.n	801a4ec <__ieee754_sqrt+0x158>
 801a46c:	f104 0801 	add.w	r8, r4, #1
 801a470:	1b12      	subs	r2, r2, r4
 801a472:	428f      	cmp	r7, r1
 801a474:	bf88      	it	hi
 801a476:	f102 32ff 	addhi.w	r2, r2, #4294967295
 801a47a:	1bc9      	subs	r1, r1, r7
 801a47c:	4433      	add	r3, r6
 801a47e:	4644      	mov	r4, r8
 801a480:	0052      	lsls	r2, r2, #1
 801a482:	f1bc 0c01 	subs.w	ip, ip, #1
 801a486:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 801a48a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801a48e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801a492:	d1dd      	bne.n	801a450 <__ieee754_sqrt+0xbc>
 801a494:	430a      	orrs	r2, r1
 801a496:	d006      	beq.n	801a4a6 <__ieee754_sqrt+0x112>
 801a498:	1c5c      	adds	r4, r3, #1
 801a49a:	bf13      	iteet	ne
 801a49c:	3301      	addne	r3, #1
 801a49e:	3501      	addeq	r5, #1
 801a4a0:	4663      	moveq	r3, ip
 801a4a2:	f023 0301 	bicne.w	r3, r3, #1
 801a4a6:	106a      	asrs	r2, r5, #1
 801a4a8:	085b      	lsrs	r3, r3, #1
 801a4aa:	07e9      	lsls	r1, r5, #31
 801a4ac:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 801a4b0:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 801a4b4:	bf48      	it	mi
 801a4b6:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 801a4ba:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 801a4be:	461c      	mov	r4, r3
 801a4c0:	e780      	b.n	801a3c4 <__ieee754_sqrt+0x30>
 801a4c2:	0aca      	lsrs	r2, r1, #11
 801a4c4:	3815      	subs	r0, #21
 801a4c6:	0549      	lsls	r1, r1, #21
 801a4c8:	2a00      	cmp	r2, #0
 801a4ca:	d0fa      	beq.n	801a4c2 <__ieee754_sqrt+0x12e>
 801a4cc:	02d6      	lsls	r6, r2, #11
 801a4ce:	d50a      	bpl.n	801a4e6 <__ieee754_sqrt+0x152>
 801a4d0:	f1c3 0420 	rsb	r4, r3, #32
 801a4d4:	fa21 f404 	lsr.w	r4, r1, r4
 801a4d8:	1e5d      	subs	r5, r3, #1
 801a4da:	4099      	lsls	r1, r3
 801a4dc:	4322      	orrs	r2, r4
 801a4de:	1b43      	subs	r3, r0, r5
 801a4e0:	e78b      	b.n	801a3fa <__ieee754_sqrt+0x66>
 801a4e2:	4618      	mov	r0, r3
 801a4e4:	e7f0      	b.n	801a4c8 <__ieee754_sqrt+0x134>
 801a4e6:	0052      	lsls	r2, r2, #1
 801a4e8:	3301      	adds	r3, #1
 801a4ea:	e7ef      	b.n	801a4cc <__ieee754_sqrt+0x138>
 801a4ec:	46a0      	mov	r8, r4
 801a4ee:	e7bf      	b.n	801a470 <__ieee754_sqrt+0xdc>
 801a4f0:	7ff00000 	.word	0x7ff00000
 801a4f4:	00000000 	.word	0x00000000

0801a4f8 <__kernel_cos>:
 801a4f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a4fc:	ec59 8b10 	vmov	r8, r9, d0
 801a500:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 801a504:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 801a508:	ed2d 8b02 	vpush	{d8}
 801a50c:	eeb0 8a41 	vmov.f32	s16, s2
 801a510:	eef0 8a61 	vmov.f32	s17, s3
 801a514:	da07      	bge.n	801a526 <__kernel_cos+0x2e>
 801a516:	ee10 0a10 	vmov	r0, s0
 801a51a:	4649      	mov	r1, r9
 801a51c:	f7e6 fb1c 	bl	8000b58 <__aeabi_d2iz>
 801a520:	2800      	cmp	r0, #0
 801a522:	f000 8089 	beq.w	801a638 <__kernel_cos+0x140>
 801a526:	4642      	mov	r2, r8
 801a528:	464b      	mov	r3, r9
 801a52a:	4640      	mov	r0, r8
 801a52c:	4649      	mov	r1, r9
 801a52e:	f7e6 f863 	bl	80005f8 <__aeabi_dmul>
 801a532:	2200      	movs	r2, #0
 801a534:	4b4e      	ldr	r3, [pc, #312]	; (801a670 <__kernel_cos+0x178>)
 801a536:	4604      	mov	r4, r0
 801a538:	460d      	mov	r5, r1
 801a53a:	f7e6 f85d 	bl	80005f8 <__aeabi_dmul>
 801a53e:	a340      	add	r3, pc, #256	; (adr r3, 801a640 <__kernel_cos+0x148>)
 801a540:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a544:	4682      	mov	sl, r0
 801a546:	468b      	mov	fp, r1
 801a548:	4620      	mov	r0, r4
 801a54a:	4629      	mov	r1, r5
 801a54c:	f7e6 f854 	bl	80005f8 <__aeabi_dmul>
 801a550:	a33d      	add	r3, pc, #244	; (adr r3, 801a648 <__kernel_cos+0x150>)
 801a552:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a556:	f7e5 fe99 	bl	800028c <__adddf3>
 801a55a:	4622      	mov	r2, r4
 801a55c:	462b      	mov	r3, r5
 801a55e:	f7e6 f84b 	bl	80005f8 <__aeabi_dmul>
 801a562:	a33b      	add	r3, pc, #236	; (adr r3, 801a650 <__kernel_cos+0x158>)
 801a564:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a568:	f7e5 fe8e 	bl	8000288 <__aeabi_dsub>
 801a56c:	4622      	mov	r2, r4
 801a56e:	462b      	mov	r3, r5
 801a570:	f7e6 f842 	bl	80005f8 <__aeabi_dmul>
 801a574:	a338      	add	r3, pc, #224	; (adr r3, 801a658 <__kernel_cos+0x160>)
 801a576:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a57a:	f7e5 fe87 	bl	800028c <__adddf3>
 801a57e:	4622      	mov	r2, r4
 801a580:	462b      	mov	r3, r5
 801a582:	f7e6 f839 	bl	80005f8 <__aeabi_dmul>
 801a586:	a336      	add	r3, pc, #216	; (adr r3, 801a660 <__kernel_cos+0x168>)
 801a588:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a58c:	f7e5 fe7c 	bl	8000288 <__aeabi_dsub>
 801a590:	4622      	mov	r2, r4
 801a592:	462b      	mov	r3, r5
 801a594:	f7e6 f830 	bl	80005f8 <__aeabi_dmul>
 801a598:	a333      	add	r3, pc, #204	; (adr r3, 801a668 <__kernel_cos+0x170>)
 801a59a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a59e:	f7e5 fe75 	bl	800028c <__adddf3>
 801a5a2:	4622      	mov	r2, r4
 801a5a4:	462b      	mov	r3, r5
 801a5a6:	f7e6 f827 	bl	80005f8 <__aeabi_dmul>
 801a5aa:	4622      	mov	r2, r4
 801a5ac:	462b      	mov	r3, r5
 801a5ae:	f7e6 f823 	bl	80005f8 <__aeabi_dmul>
 801a5b2:	ec53 2b18 	vmov	r2, r3, d8
 801a5b6:	4604      	mov	r4, r0
 801a5b8:	460d      	mov	r5, r1
 801a5ba:	4640      	mov	r0, r8
 801a5bc:	4649      	mov	r1, r9
 801a5be:	f7e6 f81b 	bl	80005f8 <__aeabi_dmul>
 801a5c2:	460b      	mov	r3, r1
 801a5c4:	4602      	mov	r2, r0
 801a5c6:	4629      	mov	r1, r5
 801a5c8:	4620      	mov	r0, r4
 801a5ca:	f7e5 fe5d 	bl	8000288 <__aeabi_dsub>
 801a5ce:	4b29      	ldr	r3, [pc, #164]	; (801a674 <__kernel_cos+0x17c>)
 801a5d0:	429e      	cmp	r6, r3
 801a5d2:	4680      	mov	r8, r0
 801a5d4:	4689      	mov	r9, r1
 801a5d6:	dc11      	bgt.n	801a5fc <__kernel_cos+0x104>
 801a5d8:	4602      	mov	r2, r0
 801a5da:	460b      	mov	r3, r1
 801a5dc:	4650      	mov	r0, sl
 801a5de:	4659      	mov	r1, fp
 801a5e0:	f7e5 fe52 	bl	8000288 <__aeabi_dsub>
 801a5e4:	460b      	mov	r3, r1
 801a5e6:	4924      	ldr	r1, [pc, #144]	; (801a678 <__kernel_cos+0x180>)
 801a5e8:	4602      	mov	r2, r0
 801a5ea:	2000      	movs	r0, #0
 801a5ec:	f7e5 fe4c 	bl	8000288 <__aeabi_dsub>
 801a5f0:	ecbd 8b02 	vpop	{d8}
 801a5f4:	ec41 0b10 	vmov	d0, r0, r1
 801a5f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a5fc:	4b1f      	ldr	r3, [pc, #124]	; (801a67c <__kernel_cos+0x184>)
 801a5fe:	491e      	ldr	r1, [pc, #120]	; (801a678 <__kernel_cos+0x180>)
 801a600:	429e      	cmp	r6, r3
 801a602:	bfcc      	ite	gt
 801a604:	4d1e      	ldrgt	r5, [pc, #120]	; (801a680 <__kernel_cos+0x188>)
 801a606:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 801a60a:	2400      	movs	r4, #0
 801a60c:	4622      	mov	r2, r4
 801a60e:	462b      	mov	r3, r5
 801a610:	2000      	movs	r0, #0
 801a612:	f7e5 fe39 	bl	8000288 <__aeabi_dsub>
 801a616:	4622      	mov	r2, r4
 801a618:	4606      	mov	r6, r0
 801a61a:	460f      	mov	r7, r1
 801a61c:	462b      	mov	r3, r5
 801a61e:	4650      	mov	r0, sl
 801a620:	4659      	mov	r1, fp
 801a622:	f7e5 fe31 	bl	8000288 <__aeabi_dsub>
 801a626:	4642      	mov	r2, r8
 801a628:	464b      	mov	r3, r9
 801a62a:	f7e5 fe2d 	bl	8000288 <__aeabi_dsub>
 801a62e:	4602      	mov	r2, r0
 801a630:	460b      	mov	r3, r1
 801a632:	4630      	mov	r0, r6
 801a634:	4639      	mov	r1, r7
 801a636:	e7d9      	b.n	801a5ec <__kernel_cos+0xf4>
 801a638:	2000      	movs	r0, #0
 801a63a:	490f      	ldr	r1, [pc, #60]	; (801a678 <__kernel_cos+0x180>)
 801a63c:	e7d8      	b.n	801a5f0 <__kernel_cos+0xf8>
 801a63e:	bf00      	nop
 801a640:	be8838d4 	.word	0xbe8838d4
 801a644:	bda8fae9 	.word	0xbda8fae9
 801a648:	bdb4b1c4 	.word	0xbdb4b1c4
 801a64c:	3e21ee9e 	.word	0x3e21ee9e
 801a650:	809c52ad 	.word	0x809c52ad
 801a654:	3e927e4f 	.word	0x3e927e4f
 801a658:	19cb1590 	.word	0x19cb1590
 801a65c:	3efa01a0 	.word	0x3efa01a0
 801a660:	16c15177 	.word	0x16c15177
 801a664:	3f56c16c 	.word	0x3f56c16c
 801a668:	5555554c 	.word	0x5555554c
 801a66c:	3fa55555 	.word	0x3fa55555
 801a670:	3fe00000 	.word	0x3fe00000
 801a674:	3fd33332 	.word	0x3fd33332
 801a678:	3ff00000 	.word	0x3ff00000
 801a67c:	3fe90000 	.word	0x3fe90000
 801a680:	3fd20000 	.word	0x3fd20000
 801a684:	00000000 	.word	0x00000000

0801a688 <__kernel_rem_pio2>:
 801a688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a68c:	ed2d 8b02 	vpush	{d8}
 801a690:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 801a694:	1ed4      	subs	r4, r2, #3
 801a696:	9308      	str	r3, [sp, #32]
 801a698:	9101      	str	r1, [sp, #4]
 801a69a:	4bc5      	ldr	r3, [pc, #788]	; (801a9b0 <__kernel_rem_pio2+0x328>)
 801a69c:	99a6      	ldr	r1, [sp, #664]	; 0x298
 801a69e:	9009      	str	r0, [sp, #36]	; 0x24
 801a6a0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801a6a4:	9304      	str	r3, [sp, #16]
 801a6a6:	9b08      	ldr	r3, [sp, #32]
 801a6a8:	3b01      	subs	r3, #1
 801a6aa:	9307      	str	r3, [sp, #28]
 801a6ac:	2318      	movs	r3, #24
 801a6ae:	fb94 f4f3 	sdiv	r4, r4, r3
 801a6b2:	f06f 0317 	mvn.w	r3, #23
 801a6b6:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 801a6ba:	fb04 3303 	mla	r3, r4, r3, r3
 801a6be:	eb03 0a02 	add.w	sl, r3, r2
 801a6c2:	9b04      	ldr	r3, [sp, #16]
 801a6c4:	9a07      	ldr	r2, [sp, #28]
 801a6c6:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 801a9a0 <__kernel_rem_pio2+0x318>
 801a6ca:	eb03 0802 	add.w	r8, r3, r2
 801a6ce:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 801a6d0:	1aa7      	subs	r7, r4, r2
 801a6d2:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801a6d6:	ae22      	add	r6, sp, #136	; 0x88
 801a6d8:	2500      	movs	r5, #0
 801a6da:	4545      	cmp	r5, r8
 801a6dc:	dd13      	ble.n	801a706 <__kernel_rem_pio2+0x7e>
 801a6de:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 801a9a0 <__kernel_rem_pio2+0x318>
 801a6e2:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 801a6e6:	2600      	movs	r6, #0
 801a6e8:	9b04      	ldr	r3, [sp, #16]
 801a6ea:	429e      	cmp	r6, r3
 801a6ec:	dc32      	bgt.n	801a754 <__kernel_rem_pio2+0xcc>
 801a6ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a6f0:	9302      	str	r3, [sp, #8]
 801a6f2:	9b08      	ldr	r3, [sp, #32]
 801a6f4:	199d      	adds	r5, r3, r6
 801a6f6:	ab22      	add	r3, sp, #136	; 0x88
 801a6f8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801a6fc:	9306      	str	r3, [sp, #24]
 801a6fe:	ec59 8b18 	vmov	r8, r9, d8
 801a702:	2700      	movs	r7, #0
 801a704:	e01f      	b.n	801a746 <__kernel_rem_pio2+0xbe>
 801a706:	42ef      	cmn	r7, r5
 801a708:	d407      	bmi.n	801a71a <__kernel_rem_pio2+0x92>
 801a70a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801a70e:	f7e5 ff09 	bl	8000524 <__aeabi_i2d>
 801a712:	e8e6 0102 	strd	r0, r1, [r6], #8
 801a716:	3501      	adds	r5, #1
 801a718:	e7df      	b.n	801a6da <__kernel_rem_pio2+0x52>
 801a71a:	ec51 0b18 	vmov	r0, r1, d8
 801a71e:	e7f8      	b.n	801a712 <__kernel_rem_pio2+0x8a>
 801a720:	9906      	ldr	r1, [sp, #24]
 801a722:	9d02      	ldr	r5, [sp, #8]
 801a724:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 801a728:	9106      	str	r1, [sp, #24]
 801a72a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 801a72e:	9502      	str	r5, [sp, #8]
 801a730:	f7e5 ff62 	bl	80005f8 <__aeabi_dmul>
 801a734:	4602      	mov	r2, r0
 801a736:	460b      	mov	r3, r1
 801a738:	4640      	mov	r0, r8
 801a73a:	4649      	mov	r1, r9
 801a73c:	f7e5 fda6 	bl	800028c <__adddf3>
 801a740:	3701      	adds	r7, #1
 801a742:	4680      	mov	r8, r0
 801a744:	4689      	mov	r9, r1
 801a746:	9b07      	ldr	r3, [sp, #28]
 801a748:	429f      	cmp	r7, r3
 801a74a:	dde9      	ble.n	801a720 <__kernel_rem_pio2+0x98>
 801a74c:	e8eb 8902 	strd	r8, r9, [fp], #8
 801a750:	3601      	adds	r6, #1
 801a752:	e7c9      	b.n	801a6e8 <__kernel_rem_pio2+0x60>
 801a754:	9b04      	ldr	r3, [sp, #16]
 801a756:	aa0e      	add	r2, sp, #56	; 0x38
 801a758:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801a75c:	930c      	str	r3, [sp, #48]	; 0x30
 801a75e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 801a760:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801a764:	9c04      	ldr	r4, [sp, #16]
 801a766:	930b      	str	r3, [sp, #44]	; 0x2c
 801a768:	ab9a      	add	r3, sp, #616	; 0x268
 801a76a:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 801a76e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801a772:	f10b 3bff 	add.w	fp, fp, #4294967295
 801a776:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 801a77a:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 801a77e:	ab9a      	add	r3, sp, #616	; 0x268
 801a780:	445b      	add	r3, fp
 801a782:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 801a786:	2500      	movs	r5, #0
 801a788:	1b63      	subs	r3, r4, r5
 801a78a:	2b00      	cmp	r3, #0
 801a78c:	dc78      	bgt.n	801a880 <__kernel_rem_pio2+0x1f8>
 801a78e:	4650      	mov	r0, sl
 801a790:	ec49 8b10 	vmov	d0, r8, r9
 801a794:	f000 fda8 	bl	801b2e8 <scalbn>
 801a798:	ec57 6b10 	vmov	r6, r7, d0
 801a79c:	2200      	movs	r2, #0
 801a79e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 801a7a2:	ee10 0a10 	vmov	r0, s0
 801a7a6:	4639      	mov	r1, r7
 801a7a8:	f7e5 ff26 	bl	80005f8 <__aeabi_dmul>
 801a7ac:	ec41 0b10 	vmov	d0, r0, r1
 801a7b0:	f000 fd12 	bl	801b1d8 <floor>
 801a7b4:	2200      	movs	r2, #0
 801a7b6:	ec51 0b10 	vmov	r0, r1, d0
 801a7ba:	4b7e      	ldr	r3, [pc, #504]	; (801a9b4 <__kernel_rem_pio2+0x32c>)
 801a7bc:	f7e5 ff1c 	bl	80005f8 <__aeabi_dmul>
 801a7c0:	4602      	mov	r2, r0
 801a7c2:	460b      	mov	r3, r1
 801a7c4:	4630      	mov	r0, r6
 801a7c6:	4639      	mov	r1, r7
 801a7c8:	f7e5 fd5e 	bl	8000288 <__aeabi_dsub>
 801a7cc:	460f      	mov	r7, r1
 801a7ce:	4606      	mov	r6, r0
 801a7d0:	f7e6 f9c2 	bl	8000b58 <__aeabi_d2iz>
 801a7d4:	9006      	str	r0, [sp, #24]
 801a7d6:	f7e5 fea5 	bl	8000524 <__aeabi_i2d>
 801a7da:	4602      	mov	r2, r0
 801a7dc:	460b      	mov	r3, r1
 801a7de:	4630      	mov	r0, r6
 801a7e0:	4639      	mov	r1, r7
 801a7e2:	f7e5 fd51 	bl	8000288 <__aeabi_dsub>
 801a7e6:	f1ba 0f00 	cmp.w	sl, #0
 801a7ea:	4606      	mov	r6, r0
 801a7ec:	460f      	mov	r7, r1
 801a7ee:	dd6c      	ble.n	801a8ca <__kernel_rem_pio2+0x242>
 801a7f0:	1e62      	subs	r2, r4, #1
 801a7f2:	ab0e      	add	r3, sp, #56	; 0x38
 801a7f4:	f1ca 0118 	rsb	r1, sl, #24
 801a7f8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 801a7fc:	9d06      	ldr	r5, [sp, #24]
 801a7fe:	fa40 f301 	asr.w	r3, r0, r1
 801a802:	441d      	add	r5, r3
 801a804:	408b      	lsls	r3, r1
 801a806:	1ac0      	subs	r0, r0, r3
 801a808:	ab0e      	add	r3, sp, #56	; 0x38
 801a80a:	9506      	str	r5, [sp, #24]
 801a80c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 801a810:	f1ca 0317 	rsb	r3, sl, #23
 801a814:	fa40 f303 	asr.w	r3, r0, r3
 801a818:	9302      	str	r3, [sp, #8]
 801a81a:	9b02      	ldr	r3, [sp, #8]
 801a81c:	2b00      	cmp	r3, #0
 801a81e:	dd62      	ble.n	801a8e6 <__kernel_rem_pio2+0x25e>
 801a820:	9b06      	ldr	r3, [sp, #24]
 801a822:	2200      	movs	r2, #0
 801a824:	3301      	adds	r3, #1
 801a826:	9306      	str	r3, [sp, #24]
 801a828:	4615      	mov	r5, r2
 801a82a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 801a82e:	4294      	cmp	r4, r2
 801a830:	f300 8095 	bgt.w	801a95e <__kernel_rem_pio2+0x2d6>
 801a834:	f1ba 0f00 	cmp.w	sl, #0
 801a838:	dd07      	ble.n	801a84a <__kernel_rem_pio2+0x1c2>
 801a83a:	f1ba 0f01 	cmp.w	sl, #1
 801a83e:	f000 80a2 	beq.w	801a986 <__kernel_rem_pio2+0x2fe>
 801a842:	f1ba 0f02 	cmp.w	sl, #2
 801a846:	f000 80c1 	beq.w	801a9cc <__kernel_rem_pio2+0x344>
 801a84a:	9b02      	ldr	r3, [sp, #8]
 801a84c:	2b02      	cmp	r3, #2
 801a84e:	d14a      	bne.n	801a8e6 <__kernel_rem_pio2+0x25e>
 801a850:	4632      	mov	r2, r6
 801a852:	463b      	mov	r3, r7
 801a854:	2000      	movs	r0, #0
 801a856:	4958      	ldr	r1, [pc, #352]	; (801a9b8 <__kernel_rem_pio2+0x330>)
 801a858:	f7e5 fd16 	bl	8000288 <__aeabi_dsub>
 801a85c:	4606      	mov	r6, r0
 801a85e:	460f      	mov	r7, r1
 801a860:	2d00      	cmp	r5, #0
 801a862:	d040      	beq.n	801a8e6 <__kernel_rem_pio2+0x25e>
 801a864:	4650      	mov	r0, sl
 801a866:	ed9f 0b50 	vldr	d0, [pc, #320]	; 801a9a8 <__kernel_rem_pio2+0x320>
 801a86a:	f000 fd3d 	bl	801b2e8 <scalbn>
 801a86e:	4630      	mov	r0, r6
 801a870:	4639      	mov	r1, r7
 801a872:	ec53 2b10 	vmov	r2, r3, d0
 801a876:	f7e5 fd07 	bl	8000288 <__aeabi_dsub>
 801a87a:	4606      	mov	r6, r0
 801a87c:	460f      	mov	r7, r1
 801a87e:	e032      	b.n	801a8e6 <__kernel_rem_pio2+0x25e>
 801a880:	2200      	movs	r2, #0
 801a882:	4b4e      	ldr	r3, [pc, #312]	; (801a9bc <__kernel_rem_pio2+0x334>)
 801a884:	4640      	mov	r0, r8
 801a886:	4649      	mov	r1, r9
 801a888:	f7e5 feb6 	bl	80005f8 <__aeabi_dmul>
 801a88c:	f7e6 f964 	bl	8000b58 <__aeabi_d2iz>
 801a890:	f7e5 fe48 	bl	8000524 <__aeabi_i2d>
 801a894:	2200      	movs	r2, #0
 801a896:	4b4a      	ldr	r3, [pc, #296]	; (801a9c0 <__kernel_rem_pio2+0x338>)
 801a898:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801a89c:	f7e5 feac 	bl	80005f8 <__aeabi_dmul>
 801a8a0:	4602      	mov	r2, r0
 801a8a2:	460b      	mov	r3, r1
 801a8a4:	4640      	mov	r0, r8
 801a8a6:	4649      	mov	r1, r9
 801a8a8:	f7e5 fcee 	bl	8000288 <__aeabi_dsub>
 801a8ac:	f7e6 f954 	bl	8000b58 <__aeabi_d2iz>
 801a8b0:	ab0e      	add	r3, sp, #56	; 0x38
 801a8b2:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 801a8b6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 801a8ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a8be:	f7e5 fce5 	bl	800028c <__adddf3>
 801a8c2:	3501      	adds	r5, #1
 801a8c4:	4680      	mov	r8, r0
 801a8c6:	4689      	mov	r9, r1
 801a8c8:	e75e      	b.n	801a788 <__kernel_rem_pio2+0x100>
 801a8ca:	d105      	bne.n	801a8d8 <__kernel_rem_pio2+0x250>
 801a8cc:	1e63      	subs	r3, r4, #1
 801a8ce:	aa0e      	add	r2, sp, #56	; 0x38
 801a8d0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 801a8d4:	15c3      	asrs	r3, r0, #23
 801a8d6:	e79f      	b.n	801a818 <__kernel_rem_pio2+0x190>
 801a8d8:	2200      	movs	r2, #0
 801a8da:	4b3a      	ldr	r3, [pc, #232]	; (801a9c4 <__kernel_rem_pio2+0x33c>)
 801a8dc:	f7e6 f912 	bl	8000b04 <__aeabi_dcmpge>
 801a8e0:	2800      	cmp	r0, #0
 801a8e2:	d139      	bne.n	801a958 <__kernel_rem_pio2+0x2d0>
 801a8e4:	9002      	str	r0, [sp, #8]
 801a8e6:	2200      	movs	r2, #0
 801a8e8:	2300      	movs	r3, #0
 801a8ea:	4630      	mov	r0, r6
 801a8ec:	4639      	mov	r1, r7
 801a8ee:	f7e6 f8eb 	bl	8000ac8 <__aeabi_dcmpeq>
 801a8f2:	2800      	cmp	r0, #0
 801a8f4:	f000 80c7 	beq.w	801aa86 <__kernel_rem_pio2+0x3fe>
 801a8f8:	1e65      	subs	r5, r4, #1
 801a8fa:	462b      	mov	r3, r5
 801a8fc:	2200      	movs	r2, #0
 801a8fe:	9904      	ldr	r1, [sp, #16]
 801a900:	428b      	cmp	r3, r1
 801a902:	da6a      	bge.n	801a9da <__kernel_rem_pio2+0x352>
 801a904:	2a00      	cmp	r2, #0
 801a906:	f000 8088 	beq.w	801aa1a <__kernel_rem_pio2+0x392>
 801a90a:	ab0e      	add	r3, sp, #56	; 0x38
 801a90c:	f1aa 0a18 	sub.w	sl, sl, #24
 801a910:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 801a914:	2b00      	cmp	r3, #0
 801a916:	f000 80b4 	beq.w	801aa82 <__kernel_rem_pio2+0x3fa>
 801a91a:	4650      	mov	r0, sl
 801a91c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 801a9a8 <__kernel_rem_pio2+0x320>
 801a920:	f000 fce2 	bl	801b2e8 <scalbn>
 801a924:	00ec      	lsls	r4, r5, #3
 801a926:	ab72      	add	r3, sp, #456	; 0x1c8
 801a928:	191e      	adds	r6, r3, r4
 801a92a:	ec59 8b10 	vmov	r8, r9, d0
 801a92e:	f106 0a08 	add.w	sl, r6, #8
 801a932:	462f      	mov	r7, r5
 801a934:	2f00      	cmp	r7, #0
 801a936:	f280 80df 	bge.w	801aaf8 <__kernel_rem_pio2+0x470>
 801a93a:	ed9f 8b19 	vldr	d8, [pc, #100]	; 801a9a0 <__kernel_rem_pio2+0x318>
 801a93e:	f04f 0a00 	mov.w	sl, #0
 801a942:	eba5 030a 	sub.w	r3, r5, sl
 801a946:	2b00      	cmp	r3, #0
 801a948:	f2c0 810a 	blt.w	801ab60 <__kernel_rem_pio2+0x4d8>
 801a94c:	f8df b078 	ldr.w	fp, [pc, #120]	; 801a9c8 <__kernel_rem_pio2+0x340>
 801a950:	ec59 8b18 	vmov	r8, r9, d8
 801a954:	2700      	movs	r7, #0
 801a956:	e0f5      	b.n	801ab44 <__kernel_rem_pio2+0x4bc>
 801a958:	2302      	movs	r3, #2
 801a95a:	9302      	str	r3, [sp, #8]
 801a95c:	e760      	b.n	801a820 <__kernel_rem_pio2+0x198>
 801a95e:	ab0e      	add	r3, sp, #56	; 0x38
 801a960:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801a964:	b94d      	cbnz	r5, 801a97a <__kernel_rem_pio2+0x2f2>
 801a966:	b12b      	cbz	r3, 801a974 <__kernel_rem_pio2+0x2ec>
 801a968:	a80e      	add	r0, sp, #56	; 0x38
 801a96a:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 801a96e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 801a972:	2301      	movs	r3, #1
 801a974:	3201      	adds	r2, #1
 801a976:	461d      	mov	r5, r3
 801a978:	e759      	b.n	801a82e <__kernel_rem_pio2+0x1a6>
 801a97a:	a80e      	add	r0, sp, #56	; 0x38
 801a97c:	1acb      	subs	r3, r1, r3
 801a97e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 801a982:	462b      	mov	r3, r5
 801a984:	e7f6      	b.n	801a974 <__kernel_rem_pio2+0x2ec>
 801a986:	1e62      	subs	r2, r4, #1
 801a988:	ab0e      	add	r3, sp, #56	; 0x38
 801a98a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801a98e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801a992:	a90e      	add	r1, sp, #56	; 0x38
 801a994:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801a998:	e757      	b.n	801a84a <__kernel_rem_pio2+0x1c2>
 801a99a:	bf00      	nop
 801a99c:	f3af 8000 	nop.w
	...
 801a9ac:	3ff00000 	.word	0x3ff00000
 801a9b0:	0801bb70 	.word	0x0801bb70
 801a9b4:	40200000 	.word	0x40200000
 801a9b8:	3ff00000 	.word	0x3ff00000
 801a9bc:	3e700000 	.word	0x3e700000
 801a9c0:	41700000 	.word	0x41700000
 801a9c4:	3fe00000 	.word	0x3fe00000
 801a9c8:	0801bb30 	.word	0x0801bb30
 801a9cc:	1e62      	subs	r2, r4, #1
 801a9ce:	ab0e      	add	r3, sp, #56	; 0x38
 801a9d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801a9d4:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801a9d8:	e7db      	b.n	801a992 <__kernel_rem_pio2+0x30a>
 801a9da:	a90e      	add	r1, sp, #56	; 0x38
 801a9dc:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801a9e0:	3b01      	subs	r3, #1
 801a9e2:	430a      	orrs	r2, r1
 801a9e4:	e78b      	b.n	801a8fe <__kernel_rem_pio2+0x276>
 801a9e6:	3301      	adds	r3, #1
 801a9e8:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 801a9ec:	2900      	cmp	r1, #0
 801a9ee:	d0fa      	beq.n	801a9e6 <__kernel_rem_pio2+0x35e>
 801a9f0:	9a08      	ldr	r2, [sp, #32]
 801a9f2:	4422      	add	r2, r4
 801a9f4:	00d2      	lsls	r2, r2, #3
 801a9f6:	a922      	add	r1, sp, #136	; 0x88
 801a9f8:	18e3      	adds	r3, r4, r3
 801a9fa:	9206      	str	r2, [sp, #24]
 801a9fc:	440a      	add	r2, r1
 801a9fe:	9302      	str	r3, [sp, #8]
 801aa00:	f10b 0108 	add.w	r1, fp, #8
 801aa04:	f102 0308 	add.w	r3, r2, #8
 801aa08:	1c66      	adds	r6, r4, #1
 801aa0a:	910a      	str	r1, [sp, #40]	; 0x28
 801aa0c:	2500      	movs	r5, #0
 801aa0e:	930d      	str	r3, [sp, #52]	; 0x34
 801aa10:	9b02      	ldr	r3, [sp, #8]
 801aa12:	42b3      	cmp	r3, r6
 801aa14:	da04      	bge.n	801aa20 <__kernel_rem_pio2+0x398>
 801aa16:	461c      	mov	r4, r3
 801aa18:	e6a6      	b.n	801a768 <__kernel_rem_pio2+0xe0>
 801aa1a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801aa1c:	2301      	movs	r3, #1
 801aa1e:	e7e3      	b.n	801a9e8 <__kernel_rem_pio2+0x360>
 801aa20:	9b06      	ldr	r3, [sp, #24]
 801aa22:	18ef      	adds	r7, r5, r3
 801aa24:	ab22      	add	r3, sp, #136	; 0x88
 801aa26:	441f      	add	r7, r3
 801aa28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801aa2a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801aa2e:	f7e5 fd79 	bl	8000524 <__aeabi_i2d>
 801aa32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801aa34:	461c      	mov	r4, r3
 801aa36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801aa38:	e9c7 0100 	strd	r0, r1, [r7]
 801aa3c:	eb03 0b05 	add.w	fp, r3, r5
 801aa40:	2700      	movs	r7, #0
 801aa42:	f04f 0800 	mov.w	r8, #0
 801aa46:	f04f 0900 	mov.w	r9, #0
 801aa4a:	9b07      	ldr	r3, [sp, #28]
 801aa4c:	429f      	cmp	r7, r3
 801aa4e:	dd08      	ble.n	801aa62 <__kernel_rem_pio2+0x3da>
 801aa50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801aa52:	aa72      	add	r2, sp, #456	; 0x1c8
 801aa54:	18eb      	adds	r3, r5, r3
 801aa56:	4413      	add	r3, r2
 801aa58:	e9c3 8902 	strd	r8, r9, [r3, #8]
 801aa5c:	3601      	adds	r6, #1
 801aa5e:	3508      	adds	r5, #8
 801aa60:	e7d6      	b.n	801aa10 <__kernel_rem_pio2+0x388>
 801aa62:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 801aa66:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 801aa6a:	f7e5 fdc5 	bl	80005f8 <__aeabi_dmul>
 801aa6e:	4602      	mov	r2, r0
 801aa70:	460b      	mov	r3, r1
 801aa72:	4640      	mov	r0, r8
 801aa74:	4649      	mov	r1, r9
 801aa76:	f7e5 fc09 	bl	800028c <__adddf3>
 801aa7a:	3701      	adds	r7, #1
 801aa7c:	4680      	mov	r8, r0
 801aa7e:	4689      	mov	r9, r1
 801aa80:	e7e3      	b.n	801aa4a <__kernel_rem_pio2+0x3c2>
 801aa82:	3d01      	subs	r5, #1
 801aa84:	e741      	b.n	801a90a <__kernel_rem_pio2+0x282>
 801aa86:	f1ca 0000 	rsb	r0, sl, #0
 801aa8a:	ec47 6b10 	vmov	d0, r6, r7
 801aa8e:	f000 fc2b 	bl	801b2e8 <scalbn>
 801aa92:	ec57 6b10 	vmov	r6, r7, d0
 801aa96:	2200      	movs	r2, #0
 801aa98:	4b99      	ldr	r3, [pc, #612]	; (801ad00 <__kernel_rem_pio2+0x678>)
 801aa9a:	ee10 0a10 	vmov	r0, s0
 801aa9e:	4639      	mov	r1, r7
 801aaa0:	f7e6 f830 	bl	8000b04 <__aeabi_dcmpge>
 801aaa4:	b1f8      	cbz	r0, 801aae6 <__kernel_rem_pio2+0x45e>
 801aaa6:	2200      	movs	r2, #0
 801aaa8:	4b96      	ldr	r3, [pc, #600]	; (801ad04 <__kernel_rem_pio2+0x67c>)
 801aaaa:	4630      	mov	r0, r6
 801aaac:	4639      	mov	r1, r7
 801aaae:	f7e5 fda3 	bl	80005f8 <__aeabi_dmul>
 801aab2:	f7e6 f851 	bl	8000b58 <__aeabi_d2iz>
 801aab6:	4680      	mov	r8, r0
 801aab8:	f7e5 fd34 	bl	8000524 <__aeabi_i2d>
 801aabc:	2200      	movs	r2, #0
 801aabe:	4b90      	ldr	r3, [pc, #576]	; (801ad00 <__kernel_rem_pio2+0x678>)
 801aac0:	f7e5 fd9a 	bl	80005f8 <__aeabi_dmul>
 801aac4:	460b      	mov	r3, r1
 801aac6:	4602      	mov	r2, r0
 801aac8:	4639      	mov	r1, r7
 801aaca:	4630      	mov	r0, r6
 801aacc:	f7e5 fbdc 	bl	8000288 <__aeabi_dsub>
 801aad0:	f7e6 f842 	bl	8000b58 <__aeabi_d2iz>
 801aad4:	1c65      	adds	r5, r4, #1
 801aad6:	ab0e      	add	r3, sp, #56	; 0x38
 801aad8:	f10a 0a18 	add.w	sl, sl, #24
 801aadc:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 801aae0:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 801aae4:	e719      	b.n	801a91a <__kernel_rem_pio2+0x292>
 801aae6:	4630      	mov	r0, r6
 801aae8:	4639      	mov	r1, r7
 801aaea:	f7e6 f835 	bl	8000b58 <__aeabi_d2iz>
 801aaee:	ab0e      	add	r3, sp, #56	; 0x38
 801aaf0:	4625      	mov	r5, r4
 801aaf2:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 801aaf6:	e710      	b.n	801a91a <__kernel_rem_pio2+0x292>
 801aaf8:	ab0e      	add	r3, sp, #56	; 0x38
 801aafa:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 801aafe:	f7e5 fd11 	bl	8000524 <__aeabi_i2d>
 801ab02:	4642      	mov	r2, r8
 801ab04:	464b      	mov	r3, r9
 801ab06:	f7e5 fd77 	bl	80005f8 <__aeabi_dmul>
 801ab0a:	2200      	movs	r2, #0
 801ab0c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 801ab10:	4b7c      	ldr	r3, [pc, #496]	; (801ad04 <__kernel_rem_pio2+0x67c>)
 801ab12:	4640      	mov	r0, r8
 801ab14:	4649      	mov	r1, r9
 801ab16:	f7e5 fd6f 	bl	80005f8 <__aeabi_dmul>
 801ab1a:	3f01      	subs	r7, #1
 801ab1c:	4680      	mov	r8, r0
 801ab1e:	4689      	mov	r9, r1
 801ab20:	e708      	b.n	801a934 <__kernel_rem_pio2+0x2ac>
 801ab22:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 801ab26:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab2a:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 801ab2e:	f7e5 fd63 	bl	80005f8 <__aeabi_dmul>
 801ab32:	4602      	mov	r2, r0
 801ab34:	460b      	mov	r3, r1
 801ab36:	4640      	mov	r0, r8
 801ab38:	4649      	mov	r1, r9
 801ab3a:	f7e5 fba7 	bl	800028c <__adddf3>
 801ab3e:	3701      	adds	r7, #1
 801ab40:	4680      	mov	r8, r0
 801ab42:	4689      	mov	r9, r1
 801ab44:	9b04      	ldr	r3, [sp, #16]
 801ab46:	429f      	cmp	r7, r3
 801ab48:	dc01      	bgt.n	801ab4e <__kernel_rem_pio2+0x4c6>
 801ab4a:	45ba      	cmp	sl, r7
 801ab4c:	dae9      	bge.n	801ab22 <__kernel_rem_pio2+0x49a>
 801ab4e:	ab4a      	add	r3, sp, #296	; 0x128
 801ab50:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801ab54:	e9c3 8900 	strd	r8, r9, [r3]
 801ab58:	f10a 0a01 	add.w	sl, sl, #1
 801ab5c:	3e08      	subs	r6, #8
 801ab5e:	e6f0      	b.n	801a942 <__kernel_rem_pio2+0x2ba>
 801ab60:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 801ab62:	2b03      	cmp	r3, #3
 801ab64:	d85b      	bhi.n	801ac1e <__kernel_rem_pio2+0x596>
 801ab66:	e8df f003 	tbb	[pc, r3]
 801ab6a:	264a      	.short	0x264a
 801ab6c:	0226      	.short	0x0226
 801ab6e:	ab9a      	add	r3, sp, #616	; 0x268
 801ab70:	441c      	add	r4, r3
 801ab72:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 801ab76:	46a2      	mov	sl, r4
 801ab78:	46ab      	mov	fp, r5
 801ab7a:	f1bb 0f00 	cmp.w	fp, #0
 801ab7e:	dc6c      	bgt.n	801ac5a <__kernel_rem_pio2+0x5d2>
 801ab80:	46a2      	mov	sl, r4
 801ab82:	46ab      	mov	fp, r5
 801ab84:	f1bb 0f01 	cmp.w	fp, #1
 801ab88:	f300 8086 	bgt.w	801ac98 <__kernel_rem_pio2+0x610>
 801ab8c:	2000      	movs	r0, #0
 801ab8e:	2100      	movs	r1, #0
 801ab90:	2d01      	cmp	r5, #1
 801ab92:	f300 80a0 	bgt.w	801acd6 <__kernel_rem_pio2+0x64e>
 801ab96:	9b02      	ldr	r3, [sp, #8]
 801ab98:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 801ab9c:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 801aba0:	2b00      	cmp	r3, #0
 801aba2:	f040 809e 	bne.w	801ace2 <__kernel_rem_pio2+0x65a>
 801aba6:	9b01      	ldr	r3, [sp, #4]
 801aba8:	e9c3 7800 	strd	r7, r8, [r3]
 801abac:	e9c3 5602 	strd	r5, r6, [r3, #8]
 801abb0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801abb4:	e033      	b.n	801ac1e <__kernel_rem_pio2+0x596>
 801abb6:	3408      	adds	r4, #8
 801abb8:	ab4a      	add	r3, sp, #296	; 0x128
 801abba:	441c      	add	r4, r3
 801abbc:	462e      	mov	r6, r5
 801abbe:	2000      	movs	r0, #0
 801abc0:	2100      	movs	r1, #0
 801abc2:	2e00      	cmp	r6, #0
 801abc4:	da3a      	bge.n	801ac3c <__kernel_rem_pio2+0x5b4>
 801abc6:	9b02      	ldr	r3, [sp, #8]
 801abc8:	2b00      	cmp	r3, #0
 801abca:	d03d      	beq.n	801ac48 <__kernel_rem_pio2+0x5c0>
 801abcc:	4602      	mov	r2, r0
 801abce:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801abd2:	9c01      	ldr	r4, [sp, #4]
 801abd4:	e9c4 2300 	strd	r2, r3, [r4]
 801abd8:	4602      	mov	r2, r0
 801abda:	460b      	mov	r3, r1
 801abdc:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 801abe0:	f7e5 fb52 	bl	8000288 <__aeabi_dsub>
 801abe4:	ae4c      	add	r6, sp, #304	; 0x130
 801abe6:	2401      	movs	r4, #1
 801abe8:	42a5      	cmp	r5, r4
 801abea:	da30      	bge.n	801ac4e <__kernel_rem_pio2+0x5c6>
 801abec:	9b02      	ldr	r3, [sp, #8]
 801abee:	b113      	cbz	r3, 801abf6 <__kernel_rem_pio2+0x56e>
 801abf0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801abf4:	4619      	mov	r1, r3
 801abf6:	9b01      	ldr	r3, [sp, #4]
 801abf8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801abfc:	e00f      	b.n	801ac1e <__kernel_rem_pio2+0x596>
 801abfe:	ab9a      	add	r3, sp, #616	; 0x268
 801ac00:	441c      	add	r4, r3
 801ac02:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 801ac06:	2000      	movs	r0, #0
 801ac08:	2100      	movs	r1, #0
 801ac0a:	2d00      	cmp	r5, #0
 801ac0c:	da10      	bge.n	801ac30 <__kernel_rem_pio2+0x5a8>
 801ac0e:	9b02      	ldr	r3, [sp, #8]
 801ac10:	b113      	cbz	r3, 801ac18 <__kernel_rem_pio2+0x590>
 801ac12:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801ac16:	4619      	mov	r1, r3
 801ac18:	9b01      	ldr	r3, [sp, #4]
 801ac1a:	e9c3 0100 	strd	r0, r1, [r3]
 801ac1e:	9b06      	ldr	r3, [sp, #24]
 801ac20:	f003 0007 	and.w	r0, r3, #7
 801ac24:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 801ac28:	ecbd 8b02 	vpop	{d8}
 801ac2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ac30:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801ac34:	f7e5 fb2a 	bl	800028c <__adddf3>
 801ac38:	3d01      	subs	r5, #1
 801ac3a:	e7e6      	b.n	801ac0a <__kernel_rem_pio2+0x582>
 801ac3c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801ac40:	f7e5 fb24 	bl	800028c <__adddf3>
 801ac44:	3e01      	subs	r6, #1
 801ac46:	e7bc      	b.n	801abc2 <__kernel_rem_pio2+0x53a>
 801ac48:	4602      	mov	r2, r0
 801ac4a:	460b      	mov	r3, r1
 801ac4c:	e7c1      	b.n	801abd2 <__kernel_rem_pio2+0x54a>
 801ac4e:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 801ac52:	f7e5 fb1b 	bl	800028c <__adddf3>
 801ac56:	3401      	adds	r4, #1
 801ac58:	e7c6      	b.n	801abe8 <__kernel_rem_pio2+0x560>
 801ac5a:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 801ac5e:	ed3a 7b02 	vldmdb	sl!, {d7}
 801ac62:	4640      	mov	r0, r8
 801ac64:	ec53 2b17 	vmov	r2, r3, d7
 801ac68:	4649      	mov	r1, r9
 801ac6a:	ed8d 7b04 	vstr	d7, [sp, #16]
 801ac6e:	f7e5 fb0d 	bl	800028c <__adddf3>
 801ac72:	4602      	mov	r2, r0
 801ac74:	460b      	mov	r3, r1
 801ac76:	4606      	mov	r6, r0
 801ac78:	460f      	mov	r7, r1
 801ac7a:	4640      	mov	r0, r8
 801ac7c:	4649      	mov	r1, r9
 801ac7e:	f7e5 fb03 	bl	8000288 <__aeabi_dsub>
 801ac82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801ac86:	f7e5 fb01 	bl	800028c <__adddf3>
 801ac8a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801ac8e:	e9ca 0100 	strd	r0, r1, [sl]
 801ac92:	e94a 6702 	strd	r6, r7, [sl, #-8]
 801ac96:	e770      	b.n	801ab7a <__kernel_rem_pio2+0x4f2>
 801ac98:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 801ac9c:	ed3a 7b02 	vldmdb	sl!, {d7}
 801aca0:	4630      	mov	r0, r6
 801aca2:	ec53 2b17 	vmov	r2, r3, d7
 801aca6:	4639      	mov	r1, r7
 801aca8:	ed8d 7b04 	vstr	d7, [sp, #16]
 801acac:	f7e5 faee 	bl	800028c <__adddf3>
 801acb0:	4602      	mov	r2, r0
 801acb2:	460b      	mov	r3, r1
 801acb4:	4680      	mov	r8, r0
 801acb6:	4689      	mov	r9, r1
 801acb8:	4630      	mov	r0, r6
 801acba:	4639      	mov	r1, r7
 801acbc:	f7e5 fae4 	bl	8000288 <__aeabi_dsub>
 801acc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801acc4:	f7e5 fae2 	bl	800028c <__adddf3>
 801acc8:	f10b 3bff 	add.w	fp, fp, #4294967295
 801accc:	e9ca 0100 	strd	r0, r1, [sl]
 801acd0:	e94a 8902 	strd	r8, r9, [sl, #-8]
 801acd4:	e756      	b.n	801ab84 <__kernel_rem_pio2+0x4fc>
 801acd6:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801acda:	f7e5 fad7 	bl	800028c <__adddf3>
 801acde:	3d01      	subs	r5, #1
 801ace0:	e756      	b.n	801ab90 <__kernel_rem_pio2+0x508>
 801ace2:	9b01      	ldr	r3, [sp, #4]
 801ace4:	9a01      	ldr	r2, [sp, #4]
 801ace6:	601f      	str	r7, [r3, #0]
 801ace8:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 801acec:	605c      	str	r4, [r3, #4]
 801acee:	609d      	str	r5, [r3, #8]
 801acf0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801acf4:	60d3      	str	r3, [r2, #12]
 801acf6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801acfa:	6110      	str	r0, [r2, #16]
 801acfc:	6153      	str	r3, [r2, #20]
 801acfe:	e78e      	b.n	801ac1e <__kernel_rem_pio2+0x596>
 801ad00:	41700000 	.word	0x41700000
 801ad04:	3e700000 	.word	0x3e700000

0801ad08 <__kernel_sin>:
 801ad08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ad0c:	ec55 4b10 	vmov	r4, r5, d0
 801ad10:	b085      	sub	sp, #20
 801ad12:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801ad16:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801ad1a:	ed8d 1b00 	vstr	d1, [sp]
 801ad1e:	9002      	str	r0, [sp, #8]
 801ad20:	da06      	bge.n	801ad30 <__kernel_sin+0x28>
 801ad22:	ee10 0a10 	vmov	r0, s0
 801ad26:	4629      	mov	r1, r5
 801ad28:	f7e5 ff16 	bl	8000b58 <__aeabi_d2iz>
 801ad2c:	2800      	cmp	r0, #0
 801ad2e:	d051      	beq.n	801add4 <__kernel_sin+0xcc>
 801ad30:	4622      	mov	r2, r4
 801ad32:	462b      	mov	r3, r5
 801ad34:	4620      	mov	r0, r4
 801ad36:	4629      	mov	r1, r5
 801ad38:	f7e5 fc5e 	bl	80005f8 <__aeabi_dmul>
 801ad3c:	4682      	mov	sl, r0
 801ad3e:	468b      	mov	fp, r1
 801ad40:	4602      	mov	r2, r0
 801ad42:	460b      	mov	r3, r1
 801ad44:	4620      	mov	r0, r4
 801ad46:	4629      	mov	r1, r5
 801ad48:	f7e5 fc56 	bl	80005f8 <__aeabi_dmul>
 801ad4c:	a341      	add	r3, pc, #260	; (adr r3, 801ae54 <__kernel_sin+0x14c>)
 801ad4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ad52:	4680      	mov	r8, r0
 801ad54:	4689      	mov	r9, r1
 801ad56:	4650      	mov	r0, sl
 801ad58:	4659      	mov	r1, fp
 801ad5a:	f7e5 fc4d 	bl	80005f8 <__aeabi_dmul>
 801ad5e:	a33f      	add	r3, pc, #252	; (adr r3, 801ae5c <__kernel_sin+0x154>)
 801ad60:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ad64:	f7e5 fa90 	bl	8000288 <__aeabi_dsub>
 801ad68:	4652      	mov	r2, sl
 801ad6a:	465b      	mov	r3, fp
 801ad6c:	f7e5 fc44 	bl	80005f8 <__aeabi_dmul>
 801ad70:	a33c      	add	r3, pc, #240	; (adr r3, 801ae64 <__kernel_sin+0x15c>)
 801ad72:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ad76:	f7e5 fa89 	bl	800028c <__adddf3>
 801ad7a:	4652      	mov	r2, sl
 801ad7c:	465b      	mov	r3, fp
 801ad7e:	f7e5 fc3b 	bl	80005f8 <__aeabi_dmul>
 801ad82:	a33a      	add	r3, pc, #232	; (adr r3, 801ae6c <__kernel_sin+0x164>)
 801ad84:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ad88:	f7e5 fa7e 	bl	8000288 <__aeabi_dsub>
 801ad8c:	4652      	mov	r2, sl
 801ad8e:	465b      	mov	r3, fp
 801ad90:	f7e5 fc32 	bl	80005f8 <__aeabi_dmul>
 801ad94:	a337      	add	r3, pc, #220	; (adr r3, 801ae74 <__kernel_sin+0x16c>)
 801ad96:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ad9a:	f7e5 fa77 	bl	800028c <__adddf3>
 801ad9e:	9b02      	ldr	r3, [sp, #8]
 801ada0:	4606      	mov	r6, r0
 801ada2:	460f      	mov	r7, r1
 801ada4:	b9db      	cbnz	r3, 801adde <__kernel_sin+0xd6>
 801ada6:	4602      	mov	r2, r0
 801ada8:	460b      	mov	r3, r1
 801adaa:	4650      	mov	r0, sl
 801adac:	4659      	mov	r1, fp
 801adae:	f7e5 fc23 	bl	80005f8 <__aeabi_dmul>
 801adb2:	a325      	add	r3, pc, #148	; (adr r3, 801ae48 <__kernel_sin+0x140>)
 801adb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801adb8:	f7e5 fa66 	bl	8000288 <__aeabi_dsub>
 801adbc:	4642      	mov	r2, r8
 801adbe:	464b      	mov	r3, r9
 801adc0:	f7e5 fc1a 	bl	80005f8 <__aeabi_dmul>
 801adc4:	4602      	mov	r2, r0
 801adc6:	460b      	mov	r3, r1
 801adc8:	4620      	mov	r0, r4
 801adca:	4629      	mov	r1, r5
 801adcc:	f7e5 fa5e 	bl	800028c <__adddf3>
 801add0:	4604      	mov	r4, r0
 801add2:	460d      	mov	r5, r1
 801add4:	ec45 4b10 	vmov	d0, r4, r5
 801add8:	b005      	add	sp, #20
 801adda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801adde:	2200      	movs	r2, #0
 801ade0:	4b1b      	ldr	r3, [pc, #108]	; (801ae50 <__kernel_sin+0x148>)
 801ade2:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ade6:	f7e5 fc07 	bl	80005f8 <__aeabi_dmul>
 801adea:	4632      	mov	r2, r6
 801adec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801adf0:	463b      	mov	r3, r7
 801adf2:	4640      	mov	r0, r8
 801adf4:	4649      	mov	r1, r9
 801adf6:	f7e5 fbff 	bl	80005f8 <__aeabi_dmul>
 801adfa:	4602      	mov	r2, r0
 801adfc:	460b      	mov	r3, r1
 801adfe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801ae02:	f7e5 fa41 	bl	8000288 <__aeabi_dsub>
 801ae06:	4652      	mov	r2, sl
 801ae08:	465b      	mov	r3, fp
 801ae0a:	f7e5 fbf5 	bl	80005f8 <__aeabi_dmul>
 801ae0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 801ae12:	f7e5 fa39 	bl	8000288 <__aeabi_dsub>
 801ae16:	a30c      	add	r3, pc, #48	; (adr r3, 801ae48 <__kernel_sin+0x140>)
 801ae18:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ae1c:	4606      	mov	r6, r0
 801ae1e:	460f      	mov	r7, r1
 801ae20:	4640      	mov	r0, r8
 801ae22:	4649      	mov	r1, r9
 801ae24:	f7e5 fbe8 	bl	80005f8 <__aeabi_dmul>
 801ae28:	4602      	mov	r2, r0
 801ae2a:	460b      	mov	r3, r1
 801ae2c:	4630      	mov	r0, r6
 801ae2e:	4639      	mov	r1, r7
 801ae30:	f7e5 fa2c 	bl	800028c <__adddf3>
 801ae34:	4602      	mov	r2, r0
 801ae36:	460b      	mov	r3, r1
 801ae38:	4620      	mov	r0, r4
 801ae3a:	4629      	mov	r1, r5
 801ae3c:	f7e5 fa24 	bl	8000288 <__aeabi_dsub>
 801ae40:	e7c6      	b.n	801add0 <__kernel_sin+0xc8>
 801ae42:	bf00      	nop
 801ae44:	f3af 8000 	nop.w
 801ae48:	55555549 	.word	0x55555549
 801ae4c:	3fc55555 	.word	0x3fc55555
 801ae50:	3fe00000 	.word	0x3fe00000
 801ae54:	5acfd57c 	.word	0x5acfd57c
 801ae58:	3de5d93a 	.word	0x3de5d93a
 801ae5c:	8a2b9ceb 	.word	0x8a2b9ceb
 801ae60:	3e5ae5e6 	.word	0x3e5ae5e6
 801ae64:	57b1fe7d 	.word	0x57b1fe7d
 801ae68:	3ec71de3 	.word	0x3ec71de3
 801ae6c:	19c161d5 	.word	0x19c161d5
 801ae70:	3f2a01a0 	.word	0x3f2a01a0
 801ae74:	1110f8a6 	.word	0x1110f8a6
 801ae78:	3f811111 	.word	0x3f811111
 801ae7c:	00000000 	.word	0x00000000

0801ae80 <atan>:
 801ae80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ae84:	ec55 4b10 	vmov	r4, r5, d0
 801ae88:	4bc3      	ldr	r3, [pc, #780]	; (801b198 <atan+0x318>)
 801ae8a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801ae8e:	429e      	cmp	r6, r3
 801ae90:	46ab      	mov	fp, r5
 801ae92:	dd18      	ble.n	801aec6 <atan+0x46>
 801ae94:	4bc1      	ldr	r3, [pc, #772]	; (801b19c <atan+0x31c>)
 801ae96:	429e      	cmp	r6, r3
 801ae98:	dc01      	bgt.n	801ae9e <atan+0x1e>
 801ae9a:	d109      	bne.n	801aeb0 <atan+0x30>
 801ae9c:	b144      	cbz	r4, 801aeb0 <atan+0x30>
 801ae9e:	4622      	mov	r2, r4
 801aea0:	462b      	mov	r3, r5
 801aea2:	4620      	mov	r0, r4
 801aea4:	4629      	mov	r1, r5
 801aea6:	f7e5 f9f1 	bl	800028c <__adddf3>
 801aeaa:	4604      	mov	r4, r0
 801aeac:	460d      	mov	r5, r1
 801aeae:	e006      	b.n	801aebe <atan+0x3e>
 801aeb0:	f1bb 0f00 	cmp.w	fp, #0
 801aeb4:	f340 8131 	ble.w	801b11a <atan+0x29a>
 801aeb8:	a59b      	add	r5, pc, #620	; (adr r5, 801b128 <atan+0x2a8>)
 801aeba:	e9d5 4500 	ldrd	r4, r5, [r5]
 801aebe:	ec45 4b10 	vmov	d0, r4, r5
 801aec2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aec6:	4bb6      	ldr	r3, [pc, #728]	; (801b1a0 <atan+0x320>)
 801aec8:	429e      	cmp	r6, r3
 801aeca:	dc14      	bgt.n	801aef6 <atan+0x76>
 801aecc:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 801aed0:	429e      	cmp	r6, r3
 801aed2:	dc0d      	bgt.n	801aef0 <atan+0x70>
 801aed4:	a396      	add	r3, pc, #600	; (adr r3, 801b130 <atan+0x2b0>)
 801aed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aeda:	ee10 0a10 	vmov	r0, s0
 801aede:	4629      	mov	r1, r5
 801aee0:	f7e5 f9d4 	bl	800028c <__adddf3>
 801aee4:	2200      	movs	r2, #0
 801aee6:	4baf      	ldr	r3, [pc, #700]	; (801b1a4 <atan+0x324>)
 801aee8:	f7e5 fe16 	bl	8000b18 <__aeabi_dcmpgt>
 801aeec:	2800      	cmp	r0, #0
 801aeee:	d1e6      	bne.n	801aebe <atan+0x3e>
 801aef0:	f04f 3aff 	mov.w	sl, #4294967295
 801aef4:	e02b      	b.n	801af4e <atan+0xce>
 801aef6:	f000 f963 	bl	801b1c0 <fabs>
 801aefa:	4bab      	ldr	r3, [pc, #684]	; (801b1a8 <atan+0x328>)
 801aefc:	429e      	cmp	r6, r3
 801aefe:	ec55 4b10 	vmov	r4, r5, d0
 801af02:	f300 80bf 	bgt.w	801b084 <atan+0x204>
 801af06:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 801af0a:	429e      	cmp	r6, r3
 801af0c:	f300 80a0 	bgt.w	801b050 <atan+0x1d0>
 801af10:	ee10 2a10 	vmov	r2, s0
 801af14:	ee10 0a10 	vmov	r0, s0
 801af18:	462b      	mov	r3, r5
 801af1a:	4629      	mov	r1, r5
 801af1c:	f7e5 f9b6 	bl	800028c <__adddf3>
 801af20:	2200      	movs	r2, #0
 801af22:	4ba0      	ldr	r3, [pc, #640]	; (801b1a4 <atan+0x324>)
 801af24:	f7e5 f9b0 	bl	8000288 <__aeabi_dsub>
 801af28:	2200      	movs	r2, #0
 801af2a:	4606      	mov	r6, r0
 801af2c:	460f      	mov	r7, r1
 801af2e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801af32:	4620      	mov	r0, r4
 801af34:	4629      	mov	r1, r5
 801af36:	f7e5 f9a9 	bl	800028c <__adddf3>
 801af3a:	4602      	mov	r2, r0
 801af3c:	460b      	mov	r3, r1
 801af3e:	4630      	mov	r0, r6
 801af40:	4639      	mov	r1, r7
 801af42:	f7e5 fc83 	bl	800084c <__aeabi_ddiv>
 801af46:	f04f 0a00 	mov.w	sl, #0
 801af4a:	4604      	mov	r4, r0
 801af4c:	460d      	mov	r5, r1
 801af4e:	4622      	mov	r2, r4
 801af50:	462b      	mov	r3, r5
 801af52:	4620      	mov	r0, r4
 801af54:	4629      	mov	r1, r5
 801af56:	f7e5 fb4f 	bl	80005f8 <__aeabi_dmul>
 801af5a:	4602      	mov	r2, r0
 801af5c:	460b      	mov	r3, r1
 801af5e:	4680      	mov	r8, r0
 801af60:	4689      	mov	r9, r1
 801af62:	f7e5 fb49 	bl	80005f8 <__aeabi_dmul>
 801af66:	a374      	add	r3, pc, #464	; (adr r3, 801b138 <atan+0x2b8>)
 801af68:	e9d3 2300 	ldrd	r2, r3, [r3]
 801af6c:	4606      	mov	r6, r0
 801af6e:	460f      	mov	r7, r1
 801af70:	f7e5 fb42 	bl	80005f8 <__aeabi_dmul>
 801af74:	a372      	add	r3, pc, #456	; (adr r3, 801b140 <atan+0x2c0>)
 801af76:	e9d3 2300 	ldrd	r2, r3, [r3]
 801af7a:	f7e5 f987 	bl	800028c <__adddf3>
 801af7e:	4632      	mov	r2, r6
 801af80:	463b      	mov	r3, r7
 801af82:	f7e5 fb39 	bl	80005f8 <__aeabi_dmul>
 801af86:	a370      	add	r3, pc, #448	; (adr r3, 801b148 <atan+0x2c8>)
 801af88:	e9d3 2300 	ldrd	r2, r3, [r3]
 801af8c:	f7e5 f97e 	bl	800028c <__adddf3>
 801af90:	4632      	mov	r2, r6
 801af92:	463b      	mov	r3, r7
 801af94:	f7e5 fb30 	bl	80005f8 <__aeabi_dmul>
 801af98:	a36d      	add	r3, pc, #436	; (adr r3, 801b150 <atan+0x2d0>)
 801af9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801af9e:	f7e5 f975 	bl	800028c <__adddf3>
 801afa2:	4632      	mov	r2, r6
 801afa4:	463b      	mov	r3, r7
 801afa6:	f7e5 fb27 	bl	80005f8 <__aeabi_dmul>
 801afaa:	a36b      	add	r3, pc, #428	; (adr r3, 801b158 <atan+0x2d8>)
 801afac:	e9d3 2300 	ldrd	r2, r3, [r3]
 801afb0:	f7e5 f96c 	bl	800028c <__adddf3>
 801afb4:	4632      	mov	r2, r6
 801afb6:	463b      	mov	r3, r7
 801afb8:	f7e5 fb1e 	bl	80005f8 <__aeabi_dmul>
 801afbc:	a368      	add	r3, pc, #416	; (adr r3, 801b160 <atan+0x2e0>)
 801afbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801afc2:	f7e5 f963 	bl	800028c <__adddf3>
 801afc6:	4642      	mov	r2, r8
 801afc8:	464b      	mov	r3, r9
 801afca:	f7e5 fb15 	bl	80005f8 <__aeabi_dmul>
 801afce:	a366      	add	r3, pc, #408	; (adr r3, 801b168 <atan+0x2e8>)
 801afd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801afd4:	4680      	mov	r8, r0
 801afd6:	4689      	mov	r9, r1
 801afd8:	4630      	mov	r0, r6
 801afda:	4639      	mov	r1, r7
 801afdc:	f7e5 fb0c 	bl	80005f8 <__aeabi_dmul>
 801afe0:	a363      	add	r3, pc, #396	; (adr r3, 801b170 <atan+0x2f0>)
 801afe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801afe6:	f7e5 f94f 	bl	8000288 <__aeabi_dsub>
 801afea:	4632      	mov	r2, r6
 801afec:	463b      	mov	r3, r7
 801afee:	f7e5 fb03 	bl	80005f8 <__aeabi_dmul>
 801aff2:	a361      	add	r3, pc, #388	; (adr r3, 801b178 <atan+0x2f8>)
 801aff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aff8:	f7e5 f946 	bl	8000288 <__aeabi_dsub>
 801affc:	4632      	mov	r2, r6
 801affe:	463b      	mov	r3, r7
 801b000:	f7e5 fafa 	bl	80005f8 <__aeabi_dmul>
 801b004:	a35e      	add	r3, pc, #376	; (adr r3, 801b180 <atan+0x300>)
 801b006:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b00a:	f7e5 f93d 	bl	8000288 <__aeabi_dsub>
 801b00e:	4632      	mov	r2, r6
 801b010:	463b      	mov	r3, r7
 801b012:	f7e5 faf1 	bl	80005f8 <__aeabi_dmul>
 801b016:	a35c      	add	r3, pc, #368	; (adr r3, 801b188 <atan+0x308>)
 801b018:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b01c:	f7e5 f934 	bl	8000288 <__aeabi_dsub>
 801b020:	4632      	mov	r2, r6
 801b022:	463b      	mov	r3, r7
 801b024:	f7e5 fae8 	bl	80005f8 <__aeabi_dmul>
 801b028:	4602      	mov	r2, r0
 801b02a:	460b      	mov	r3, r1
 801b02c:	4640      	mov	r0, r8
 801b02e:	4649      	mov	r1, r9
 801b030:	f7e5 f92c 	bl	800028c <__adddf3>
 801b034:	4622      	mov	r2, r4
 801b036:	462b      	mov	r3, r5
 801b038:	f7e5 fade 	bl	80005f8 <__aeabi_dmul>
 801b03c:	f1ba 3fff 	cmp.w	sl, #4294967295
 801b040:	4602      	mov	r2, r0
 801b042:	460b      	mov	r3, r1
 801b044:	d14b      	bne.n	801b0de <atan+0x25e>
 801b046:	4620      	mov	r0, r4
 801b048:	4629      	mov	r1, r5
 801b04a:	f7e5 f91d 	bl	8000288 <__aeabi_dsub>
 801b04e:	e72c      	b.n	801aeaa <atan+0x2a>
 801b050:	ee10 0a10 	vmov	r0, s0
 801b054:	2200      	movs	r2, #0
 801b056:	4b53      	ldr	r3, [pc, #332]	; (801b1a4 <atan+0x324>)
 801b058:	4629      	mov	r1, r5
 801b05a:	f7e5 f915 	bl	8000288 <__aeabi_dsub>
 801b05e:	2200      	movs	r2, #0
 801b060:	4606      	mov	r6, r0
 801b062:	460f      	mov	r7, r1
 801b064:	4b4f      	ldr	r3, [pc, #316]	; (801b1a4 <atan+0x324>)
 801b066:	4620      	mov	r0, r4
 801b068:	4629      	mov	r1, r5
 801b06a:	f7e5 f90f 	bl	800028c <__adddf3>
 801b06e:	4602      	mov	r2, r0
 801b070:	460b      	mov	r3, r1
 801b072:	4630      	mov	r0, r6
 801b074:	4639      	mov	r1, r7
 801b076:	f7e5 fbe9 	bl	800084c <__aeabi_ddiv>
 801b07a:	f04f 0a01 	mov.w	sl, #1
 801b07e:	4604      	mov	r4, r0
 801b080:	460d      	mov	r5, r1
 801b082:	e764      	b.n	801af4e <atan+0xce>
 801b084:	4b49      	ldr	r3, [pc, #292]	; (801b1ac <atan+0x32c>)
 801b086:	429e      	cmp	r6, r3
 801b088:	dc1d      	bgt.n	801b0c6 <atan+0x246>
 801b08a:	ee10 0a10 	vmov	r0, s0
 801b08e:	2200      	movs	r2, #0
 801b090:	4b47      	ldr	r3, [pc, #284]	; (801b1b0 <atan+0x330>)
 801b092:	4629      	mov	r1, r5
 801b094:	f7e5 f8f8 	bl	8000288 <__aeabi_dsub>
 801b098:	2200      	movs	r2, #0
 801b09a:	4606      	mov	r6, r0
 801b09c:	460f      	mov	r7, r1
 801b09e:	4b44      	ldr	r3, [pc, #272]	; (801b1b0 <atan+0x330>)
 801b0a0:	4620      	mov	r0, r4
 801b0a2:	4629      	mov	r1, r5
 801b0a4:	f7e5 faa8 	bl	80005f8 <__aeabi_dmul>
 801b0a8:	2200      	movs	r2, #0
 801b0aa:	4b3e      	ldr	r3, [pc, #248]	; (801b1a4 <atan+0x324>)
 801b0ac:	f7e5 f8ee 	bl	800028c <__adddf3>
 801b0b0:	4602      	mov	r2, r0
 801b0b2:	460b      	mov	r3, r1
 801b0b4:	4630      	mov	r0, r6
 801b0b6:	4639      	mov	r1, r7
 801b0b8:	f7e5 fbc8 	bl	800084c <__aeabi_ddiv>
 801b0bc:	f04f 0a02 	mov.w	sl, #2
 801b0c0:	4604      	mov	r4, r0
 801b0c2:	460d      	mov	r5, r1
 801b0c4:	e743      	b.n	801af4e <atan+0xce>
 801b0c6:	462b      	mov	r3, r5
 801b0c8:	ee10 2a10 	vmov	r2, s0
 801b0cc:	2000      	movs	r0, #0
 801b0ce:	4939      	ldr	r1, [pc, #228]	; (801b1b4 <atan+0x334>)
 801b0d0:	f7e5 fbbc 	bl	800084c <__aeabi_ddiv>
 801b0d4:	f04f 0a03 	mov.w	sl, #3
 801b0d8:	4604      	mov	r4, r0
 801b0da:	460d      	mov	r5, r1
 801b0dc:	e737      	b.n	801af4e <atan+0xce>
 801b0de:	4b36      	ldr	r3, [pc, #216]	; (801b1b8 <atan+0x338>)
 801b0e0:	4e36      	ldr	r6, [pc, #216]	; (801b1bc <atan+0x33c>)
 801b0e2:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 801b0e6:	4456      	add	r6, sl
 801b0e8:	449a      	add	sl, r3
 801b0ea:	e9da 2300 	ldrd	r2, r3, [sl]
 801b0ee:	f7e5 f8cb 	bl	8000288 <__aeabi_dsub>
 801b0f2:	4622      	mov	r2, r4
 801b0f4:	462b      	mov	r3, r5
 801b0f6:	f7e5 f8c7 	bl	8000288 <__aeabi_dsub>
 801b0fa:	4602      	mov	r2, r0
 801b0fc:	460b      	mov	r3, r1
 801b0fe:	e9d6 0100 	ldrd	r0, r1, [r6]
 801b102:	f7e5 f8c1 	bl	8000288 <__aeabi_dsub>
 801b106:	f1bb 0f00 	cmp.w	fp, #0
 801b10a:	4604      	mov	r4, r0
 801b10c:	460d      	mov	r5, r1
 801b10e:	f6bf aed6 	bge.w	801aebe <atan+0x3e>
 801b112:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801b116:	461d      	mov	r5, r3
 801b118:	e6d1      	b.n	801aebe <atan+0x3e>
 801b11a:	a51d      	add	r5, pc, #116	; (adr r5, 801b190 <atan+0x310>)
 801b11c:	e9d5 4500 	ldrd	r4, r5, [r5]
 801b120:	e6cd      	b.n	801aebe <atan+0x3e>
 801b122:	bf00      	nop
 801b124:	f3af 8000 	nop.w
 801b128:	54442d18 	.word	0x54442d18
 801b12c:	3ff921fb 	.word	0x3ff921fb
 801b130:	8800759c 	.word	0x8800759c
 801b134:	7e37e43c 	.word	0x7e37e43c
 801b138:	e322da11 	.word	0xe322da11
 801b13c:	3f90ad3a 	.word	0x3f90ad3a
 801b140:	24760deb 	.word	0x24760deb
 801b144:	3fa97b4b 	.word	0x3fa97b4b
 801b148:	a0d03d51 	.word	0xa0d03d51
 801b14c:	3fb10d66 	.word	0x3fb10d66
 801b150:	c54c206e 	.word	0xc54c206e
 801b154:	3fb745cd 	.word	0x3fb745cd
 801b158:	920083ff 	.word	0x920083ff
 801b15c:	3fc24924 	.word	0x3fc24924
 801b160:	5555550d 	.word	0x5555550d
 801b164:	3fd55555 	.word	0x3fd55555
 801b168:	2c6a6c2f 	.word	0x2c6a6c2f
 801b16c:	bfa2b444 	.word	0xbfa2b444
 801b170:	52defd9a 	.word	0x52defd9a
 801b174:	3fadde2d 	.word	0x3fadde2d
 801b178:	af749a6d 	.word	0xaf749a6d
 801b17c:	3fb3b0f2 	.word	0x3fb3b0f2
 801b180:	fe231671 	.word	0xfe231671
 801b184:	3fbc71c6 	.word	0x3fbc71c6
 801b188:	9998ebc4 	.word	0x9998ebc4
 801b18c:	3fc99999 	.word	0x3fc99999
 801b190:	54442d18 	.word	0x54442d18
 801b194:	bff921fb 	.word	0xbff921fb
 801b198:	440fffff 	.word	0x440fffff
 801b19c:	7ff00000 	.word	0x7ff00000
 801b1a0:	3fdbffff 	.word	0x3fdbffff
 801b1a4:	3ff00000 	.word	0x3ff00000
 801b1a8:	3ff2ffff 	.word	0x3ff2ffff
 801b1ac:	40037fff 	.word	0x40037fff
 801b1b0:	3ff80000 	.word	0x3ff80000
 801b1b4:	bff00000 	.word	0xbff00000
 801b1b8:	0801bba0 	.word	0x0801bba0
 801b1bc:	0801bb80 	.word	0x0801bb80

0801b1c0 <fabs>:
 801b1c0:	ec51 0b10 	vmov	r0, r1, d0
 801b1c4:	ee10 2a10 	vmov	r2, s0
 801b1c8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801b1cc:	ec43 2b10 	vmov	d0, r2, r3
 801b1d0:	4770      	bx	lr
 801b1d2:	0000      	movs	r0, r0
 801b1d4:	0000      	movs	r0, r0
	...

0801b1d8 <floor>:
 801b1d8:	ec51 0b10 	vmov	r0, r1, d0
 801b1dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b1e0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801b1e4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 801b1e8:	2e13      	cmp	r6, #19
 801b1ea:	460c      	mov	r4, r1
 801b1ec:	ee10 5a10 	vmov	r5, s0
 801b1f0:	4680      	mov	r8, r0
 801b1f2:	dc34      	bgt.n	801b25e <floor+0x86>
 801b1f4:	2e00      	cmp	r6, #0
 801b1f6:	da16      	bge.n	801b226 <floor+0x4e>
 801b1f8:	a335      	add	r3, pc, #212	; (adr r3, 801b2d0 <floor+0xf8>)
 801b1fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b1fe:	f7e5 f845 	bl	800028c <__adddf3>
 801b202:	2200      	movs	r2, #0
 801b204:	2300      	movs	r3, #0
 801b206:	f7e5 fc87 	bl	8000b18 <__aeabi_dcmpgt>
 801b20a:	b148      	cbz	r0, 801b220 <floor+0x48>
 801b20c:	2c00      	cmp	r4, #0
 801b20e:	da59      	bge.n	801b2c4 <floor+0xec>
 801b210:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801b214:	4a30      	ldr	r2, [pc, #192]	; (801b2d8 <floor+0x100>)
 801b216:	432b      	orrs	r3, r5
 801b218:	2500      	movs	r5, #0
 801b21a:	42ab      	cmp	r3, r5
 801b21c:	bf18      	it	ne
 801b21e:	4614      	movne	r4, r2
 801b220:	4621      	mov	r1, r4
 801b222:	4628      	mov	r0, r5
 801b224:	e025      	b.n	801b272 <floor+0x9a>
 801b226:	4f2d      	ldr	r7, [pc, #180]	; (801b2dc <floor+0x104>)
 801b228:	4137      	asrs	r7, r6
 801b22a:	ea01 0307 	and.w	r3, r1, r7
 801b22e:	4303      	orrs	r3, r0
 801b230:	d01f      	beq.n	801b272 <floor+0x9a>
 801b232:	a327      	add	r3, pc, #156	; (adr r3, 801b2d0 <floor+0xf8>)
 801b234:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b238:	f7e5 f828 	bl	800028c <__adddf3>
 801b23c:	2200      	movs	r2, #0
 801b23e:	2300      	movs	r3, #0
 801b240:	f7e5 fc6a 	bl	8000b18 <__aeabi_dcmpgt>
 801b244:	2800      	cmp	r0, #0
 801b246:	d0eb      	beq.n	801b220 <floor+0x48>
 801b248:	2c00      	cmp	r4, #0
 801b24a:	bfbe      	ittt	lt
 801b24c:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801b250:	fa43 f606 	asrlt.w	r6, r3, r6
 801b254:	19a4      	addlt	r4, r4, r6
 801b256:	ea24 0407 	bic.w	r4, r4, r7
 801b25a:	2500      	movs	r5, #0
 801b25c:	e7e0      	b.n	801b220 <floor+0x48>
 801b25e:	2e33      	cmp	r6, #51	; 0x33
 801b260:	dd0b      	ble.n	801b27a <floor+0xa2>
 801b262:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801b266:	d104      	bne.n	801b272 <floor+0x9a>
 801b268:	ee10 2a10 	vmov	r2, s0
 801b26c:	460b      	mov	r3, r1
 801b26e:	f7e5 f80d 	bl	800028c <__adddf3>
 801b272:	ec41 0b10 	vmov	d0, r0, r1
 801b276:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b27a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 801b27e:	f04f 33ff 	mov.w	r3, #4294967295
 801b282:	fa23 f707 	lsr.w	r7, r3, r7
 801b286:	4207      	tst	r7, r0
 801b288:	d0f3      	beq.n	801b272 <floor+0x9a>
 801b28a:	a311      	add	r3, pc, #68	; (adr r3, 801b2d0 <floor+0xf8>)
 801b28c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b290:	f7e4 fffc 	bl	800028c <__adddf3>
 801b294:	2200      	movs	r2, #0
 801b296:	2300      	movs	r3, #0
 801b298:	f7e5 fc3e 	bl	8000b18 <__aeabi_dcmpgt>
 801b29c:	2800      	cmp	r0, #0
 801b29e:	d0bf      	beq.n	801b220 <floor+0x48>
 801b2a0:	2c00      	cmp	r4, #0
 801b2a2:	da02      	bge.n	801b2aa <floor+0xd2>
 801b2a4:	2e14      	cmp	r6, #20
 801b2a6:	d103      	bne.n	801b2b0 <floor+0xd8>
 801b2a8:	3401      	adds	r4, #1
 801b2aa:	ea25 0507 	bic.w	r5, r5, r7
 801b2ae:	e7b7      	b.n	801b220 <floor+0x48>
 801b2b0:	2301      	movs	r3, #1
 801b2b2:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801b2b6:	fa03 f606 	lsl.w	r6, r3, r6
 801b2ba:	4435      	add	r5, r6
 801b2bc:	4545      	cmp	r5, r8
 801b2be:	bf38      	it	cc
 801b2c0:	18e4      	addcc	r4, r4, r3
 801b2c2:	e7f2      	b.n	801b2aa <floor+0xd2>
 801b2c4:	2500      	movs	r5, #0
 801b2c6:	462c      	mov	r4, r5
 801b2c8:	e7aa      	b.n	801b220 <floor+0x48>
 801b2ca:	bf00      	nop
 801b2cc:	f3af 8000 	nop.w
 801b2d0:	8800759c 	.word	0x8800759c
 801b2d4:	7e37e43c 	.word	0x7e37e43c
 801b2d8:	bff00000 	.word	0xbff00000
 801b2dc:	000fffff 	.word	0x000fffff

0801b2e0 <matherr>:
 801b2e0:	2000      	movs	r0, #0
 801b2e2:	4770      	bx	lr
 801b2e4:	0000      	movs	r0, r0
	...

0801b2e8 <scalbn>:
 801b2e8:	b570      	push	{r4, r5, r6, lr}
 801b2ea:	ec55 4b10 	vmov	r4, r5, d0
 801b2ee:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801b2f2:	4606      	mov	r6, r0
 801b2f4:	462b      	mov	r3, r5
 801b2f6:	b9aa      	cbnz	r2, 801b324 <scalbn+0x3c>
 801b2f8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801b2fc:	4323      	orrs	r3, r4
 801b2fe:	d03b      	beq.n	801b378 <scalbn+0x90>
 801b300:	4b31      	ldr	r3, [pc, #196]	; (801b3c8 <scalbn+0xe0>)
 801b302:	4629      	mov	r1, r5
 801b304:	2200      	movs	r2, #0
 801b306:	ee10 0a10 	vmov	r0, s0
 801b30a:	f7e5 f975 	bl	80005f8 <__aeabi_dmul>
 801b30e:	4b2f      	ldr	r3, [pc, #188]	; (801b3cc <scalbn+0xe4>)
 801b310:	429e      	cmp	r6, r3
 801b312:	4604      	mov	r4, r0
 801b314:	460d      	mov	r5, r1
 801b316:	da12      	bge.n	801b33e <scalbn+0x56>
 801b318:	a327      	add	r3, pc, #156	; (adr r3, 801b3b8 <scalbn+0xd0>)
 801b31a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b31e:	f7e5 f96b 	bl	80005f8 <__aeabi_dmul>
 801b322:	e009      	b.n	801b338 <scalbn+0x50>
 801b324:	f240 71ff 	movw	r1, #2047	; 0x7ff
 801b328:	428a      	cmp	r2, r1
 801b32a:	d10c      	bne.n	801b346 <scalbn+0x5e>
 801b32c:	ee10 2a10 	vmov	r2, s0
 801b330:	4620      	mov	r0, r4
 801b332:	4629      	mov	r1, r5
 801b334:	f7e4 ffaa 	bl	800028c <__adddf3>
 801b338:	4604      	mov	r4, r0
 801b33a:	460d      	mov	r5, r1
 801b33c:	e01c      	b.n	801b378 <scalbn+0x90>
 801b33e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801b342:	460b      	mov	r3, r1
 801b344:	3a36      	subs	r2, #54	; 0x36
 801b346:	4432      	add	r2, r6
 801b348:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801b34c:	428a      	cmp	r2, r1
 801b34e:	dd0b      	ble.n	801b368 <scalbn+0x80>
 801b350:	ec45 4b11 	vmov	d1, r4, r5
 801b354:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 801b3c0 <scalbn+0xd8>
 801b358:	f000 f83c 	bl	801b3d4 <copysign>
 801b35c:	a318      	add	r3, pc, #96	; (adr r3, 801b3c0 <scalbn+0xd8>)
 801b35e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b362:	ec51 0b10 	vmov	r0, r1, d0
 801b366:	e7da      	b.n	801b31e <scalbn+0x36>
 801b368:	2a00      	cmp	r2, #0
 801b36a:	dd08      	ble.n	801b37e <scalbn+0x96>
 801b36c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801b370:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801b374:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801b378:	ec45 4b10 	vmov	d0, r4, r5
 801b37c:	bd70      	pop	{r4, r5, r6, pc}
 801b37e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801b382:	da0d      	bge.n	801b3a0 <scalbn+0xb8>
 801b384:	f24c 3350 	movw	r3, #50000	; 0xc350
 801b388:	429e      	cmp	r6, r3
 801b38a:	ec45 4b11 	vmov	d1, r4, r5
 801b38e:	dce1      	bgt.n	801b354 <scalbn+0x6c>
 801b390:	ed9f 0b09 	vldr	d0, [pc, #36]	; 801b3b8 <scalbn+0xd0>
 801b394:	f000 f81e 	bl	801b3d4 <copysign>
 801b398:	a307      	add	r3, pc, #28	; (adr r3, 801b3b8 <scalbn+0xd0>)
 801b39a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b39e:	e7e0      	b.n	801b362 <scalbn+0x7a>
 801b3a0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801b3a4:	3236      	adds	r2, #54	; 0x36
 801b3a6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801b3aa:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801b3ae:	4620      	mov	r0, r4
 801b3b0:	4629      	mov	r1, r5
 801b3b2:	2200      	movs	r2, #0
 801b3b4:	4b06      	ldr	r3, [pc, #24]	; (801b3d0 <scalbn+0xe8>)
 801b3b6:	e7b2      	b.n	801b31e <scalbn+0x36>
 801b3b8:	c2f8f359 	.word	0xc2f8f359
 801b3bc:	01a56e1f 	.word	0x01a56e1f
 801b3c0:	8800759c 	.word	0x8800759c
 801b3c4:	7e37e43c 	.word	0x7e37e43c
 801b3c8:	43500000 	.word	0x43500000
 801b3cc:	ffff3cb0 	.word	0xffff3cb0
 801b3d0:	3c900000 	.word	0x3c900000

0801b3d4 <copysign>:
 801b3d4:	ec51 0b10 	vmov	r0, r1, d0
 801b3d8:	ee11 0a90 	vmov	r0, s3
 801b3dc:	ee10 2a10 	vmov	r2, s0
 801b3e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801b3e4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 801b3e8:	ea41 0300 	orr.w	r3, r1, r0
 801b3ec:	ec43 2b10 	vmov	d0, r2, r3
 801b3f0:	4770      	bx	lr
	...

0801b3f4 <_init>:
 801b3f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b3f6:	bf00      	nop
 801b3f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b3fa:	bc08      	pop	{r3}
 801b3fc:	469e      	mov	lr, r3
 801b3fe:	4770      	bx	lr

0801b400 <_fini>:
 801b400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b402:	bf00      	nop
 801b404:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b406:	bc08      	pop	{r3}
 801b408:	469e      	mov	lr, r3
 801b40a:	4770      	bx	lr
