// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/30/2019 16:20:05"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Arena_32bitAccumulator (
	Arena_Cout_32bit,
	Arena_sub_add,
	Arena_Cin_32bit,
	Arena_Bin_32bit,
	Arena_clk,
	Arena_A_32bit,
	Arena_Bout_32bit,
	Arena_Q,
	Arena_Sum_32bit,
	Arena_Sum_Immediate);
output 	Arena_Cout_32bit;
input 	Arena_sub_add;
input 	Arena_Cin_32bit;
input 	Arena_Bin_32bit;
input 	Arena_clk;
input 	[31:0] Arena_A_32bit;
output 	Arena_Bout_32bit;
output 	[31:0] Arena_Q;
output 	[31:0] Arena_Sum_32bit;
output 	[31:0] Arena_Sum_Immediate;

// Design Ports Information
// Arena_Cout_32bit	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Bout_32bit	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[31]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[30]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[29]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[28]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[27]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[26]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[25]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[24]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[23]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[22]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[21]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[20]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[19]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[18]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[17]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[16]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[15]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[14]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[13]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[12]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[11]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[10]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[9]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[8]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[7]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[6]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[5]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[4]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[3]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[2]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[1]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[0]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[31]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[30]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[29]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[28]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[27]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[26]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[25]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[24]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[23]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[22]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[21]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[20]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[19]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[18]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[17]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[16]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[15]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[14]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[13]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[12]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[11]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[10]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[9]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[8]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[7]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[6]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[5]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[4]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[3]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[2]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[1]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[0]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[31]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[30]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[29]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[28]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[27]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[26]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[25]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[24]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[23]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[22]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[21]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[20]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[19]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[18]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[17]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[16]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[15]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[14]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[13]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[12]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[11]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[10]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[9]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[8]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[7]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[6]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[5]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[4]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[3]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[2]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[1]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[0]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[31]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[30]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[29]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[28]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[27]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[26]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[25]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[24]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[23]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[22]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[21]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[20]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[19]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[18]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[17]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[16]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[15]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[14]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[13]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[12]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[11]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[10]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[9]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[8]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[7]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[6]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[5]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[4]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[3]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[2]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[1]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[0]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_sub_add	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_Cin_32bit	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_Bin_32bit	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst|Arena_Bout_32bit_vars~0_combout ;
wire \inst|Arena_Bout_32bit_vars~1_combout ;
wire \inst|Arena_Bout_32bit_vars~2_combout ;
wire \inst|Arena_Sum_32bit~8_combout ;
wire \inst|Arena_Difference_32bit~8_combout ;
wire \inst|Arena_Sum_32bit~12_combout ;
wire \inst|Arena_Sum_32bit~13_combout ;
wire \inst|Arena_Sum_32bit~16_combout ;
wire \inst|Arena_Sum_32bit~18_combout ;
wire \inst|Arena_Difference_32bit~18_combout ;
wire \inst|Arena_Sum_32bit~21_combout ;
wire \inst|Arena_Sum_32bit~22_combout ;
wire \inst|Arena_Difference_32bit~21_combout ;
wire \inst|Arena_Difference_32bit~22_combout ;
wire \inst|Arena_Sum_32bit~25_combout ;
wire \inst|Arena_Difference_32bit~24_combout ;
wire \inst|Arena_Difference_32bit~26_combout ;
wire \inst|Arena_Sum_32bit~28_combout ;
wire \inst|Arena_Difference_32bit~27_combout ;
wire \inst|Arena_Sum_32bit~29_combout ;
wire \inst|Arena_Difference_32bit~28_combout ;
wire \inst|Arena_Sum_32bit~30_combout ;
wire \inst|Arena_Cout_32bit_vars~45_combout ;
wire \inst|Arena_Sum_32bit~32_combout ;
wire \inst|Arena_Sum_32bit~33_combout ;
wire \inst|Arena_Sum_32bit~34_combout ;
wire \inst|Arena_Sum_32bit~39_combout ;
wire \Arena_clk~combout ;
wire \Arena_clk~clkctrl_outclk ;
wire \Arena_sub_add~combout ;
wire \Arena_sub_add~clkctrl_outclk ;
wire \inst|Arena_Sum_32bit~4_combout ;
wire \inst2[27]~feeder_combout ;
wire \inst2[26]~feeder_combout ;
wire \inst2[18]~feeder_combout ;
wire \inst7|$00000|auto_generated|result_node[8]~23_combout ;
wire \inst|Arena_Sum_32bit~31_combout ;
wire \Arena_Cin_32bit~combout ;
wire \inst|Arena_Sum_32bit~37_combout ;
wire \Arena_Bin_32bit~combout ;
wire \inst|Arena_Difference_32bit~34_combout ;
wire \inst7|$00000|auto_generated|result_node[0]~31_combout ;
wire \inst|Arena_Bout_32bit_vars~6_combout ;
wire \inst|Arena_Sum_32bit~35_combout ;
wire \inst|Arena_Difference_32bit~32_combout ;
wire \inst7|$00000|auto_generated|result_node[2]~29_combout ;
wire \inst|Arena_Bout_32bit_vars~4_combout ;
wire \inst|Arena_Bout_32bit_vars~5_combout ;
wire \inst|Arena_Bout_32bit_vars~7_combout ;
wire \inst|Arena_Bout_32bit_vars~8_combout ;
wire \inst|Arena_Difference_32bit~29_combout ;
wire \inst7|$00000|auto_generated|result_node[5]~26_combout ;
wire \inst7|$00000|auto_generated|result_node[6]~25_combout ;
wire \inst|Arena_Difference_32bit~30_combout ;
wire \inst7|$00000|auto_generated|result_node[4]~27_combout ;
wire \inst|Arena_Difference_32bit~31_combout ;
wire \inst7|$00000|auto_generated|result_node[3]~28_combout ;
wire \inst|Arena_Cout_32bit_vars~3_combout ;
wire \inst|Arena_Cout_32bit_vars~2_combout ;
wire \inst|Arena_Cout_32bit_vars~4_combout ;
wire \inst|Arena_Cout_32bit_vars~5_combout ;
wire \inst|Arena_Cout_32bit_vars~6_combout ;
wire \inst|Arena_Cout_32bit_vars~7_combout ;
wire \inst|Arena_Cout_32bit_vars~8_combout ;
wire \inst|Arena_Cout_32bit_vars~46_combout ;
wire \inst|Arena_Cout_32bit_vars~9_combout ;
wire \inst|Arena_Cout_32bit_vars~10_combout ;
wire \inst|Arena_Cout_32bit_vars~11_combout ;
wire \inst|Arena_Cout_32bit_vars~13_combout ;
wire \inst|Arena_Sum_32bit~27_combout ;
wire \inst|Arena_Bout_32bit_vars~3_combout ;
wire \inst|Arena_Bout_32bit_vars~9_combout ;
wire \inst|Arena_Bout_32bit_vars~10_combout ;
wire \inst|Arena_Bout_32bit_vars~11_combout ;
wire \inst|Arena_Bout_32bit_vars~12_combout ;
wire \inst|Arena_Difference_32bit~25_combout ;
wire \inst7|$00000|auto_generated|result_node[9]~22_combout ;
wire \inst|Arena_Cout_32bit_vars~12_combout ;
wire \inst|Arena_Cout_32bit_vars~14_combout ;
wire \inst|Arena_Sum_32bit~26_combout ;
wire \inst7|$00000|auto_generated|result_node[10]~21_combout ;
wire \inst|Arena_Bout_32bit_vars~13_combout ;
wire \inst|Arena_Bout_32bit_vars~14_combout ;
wire \inst|Arena_Difference_32bit~23_combout ;
wire \inst7|$00000|auto_generated|result_node[11]~20_combout ;
wire \inst|Arena_Cout_32bit_vars~16_combout ;
wire \inst|Arena_Cout_32bit_vars~15_combout ;
wire \inst|Arena_Cout_32bit_vars~17_combout ;
wire \inst|Arena_Sum_32bit~24_combout ;
wire \inst7|$00000|auto_generated|result_node[12]~19_combout ;
wire \inst|Arena_Cout_32bit_vars~19_combout ;
wire \inst|Arena_Sum_32bit~23_combout ;
wire \inst7|$00000|auto_generated|result_node[13]~18_combout ;
wire \inst|Arena_Bout_32bit_vars~15_combout ;
wire \inst|Arena_Bout_32bit_vars~16_combout ;
wire \inst|Arena_Bout_32bit_vars~17_combout ;
wire \inst|Arena_Difference_32bit~20_combout ;
wire \inst7|$00000|auto_generated|result_node[14]~17_combout ;
wire \inst|Arena_Bout_32bit_vars~18_combout ;
wire \inst|Arena_Difference_32bit~19_combout ;
wire \inst7|$00000|auto_generated|result_node[15]~16_combout ;
wire \inst|Arena_Cout_32bit_vars~18_combout ;
wire \inst|Arena_Cout_32bit_vars~20_combout ;
wire \inst|Arena_Cout_32bit_vars~22_combout ;
wire \inst|Arena_Cout_32bit_vars~21_combout ;
wire \inst|Arena_Cout_32bit_vars~23_combout ;
wire \inst|Arena_Sum_32bit~20_combout ;
wire \inst7|$00000|auto_generated|result_node[16]~15_combout ;
wire \inst|Arena_Cout_32bit_vars~24_combout ;
wire \inst|Arena_Cout_32bit_vars~25_combout ;
wire \inst|Arena_Sum_32bit~19_combout ;
wire \inst|Arena_Bout_32bit_vars~19_combout ;
wire \inst|Arena_Bout_32bit_vars~20_combout ;
wire \inst|Arena_Difference_32bit~17_combout ;
wire \inst7|$00000|auto_generated|result_node[17]~14_combout ;
wire \inst|Arena_Bout_32bit_vars~21_combout ;
wire \inst|Arena_Difference_32bit~16_combout ;
wire \inst7|$00000|auto_generated|result_node[18]~13_combout ;
wire \inst|Arena_Cout_32bit_vars~26_combout ;
wire \inst|Arena_Cout_32bit_vars~27_combout ;
wire \inst|Arena_Cout_32bit_vars~28_combout ;
wire \inst2[19]~feeder_combout ;
wire \inst|Arena_Sum_32bit~17_combout ;
wire \inst|Arena_Bout_32bit_vars~22_combout ;
wire \inst|Arena_Difference_32bit~15_combout ;
wire \inst7|$00000|auto_generated|result_node[19]~12_combout ;
wire \inst|Arena_Cout_32bit_vars~29_combout ;
wire \inst|Arena_Cout_32bit_vars~31_combout ;
wire \inst|Arena_Cout_32bit_vars~30_combout ;
wire \inst|Arena_Sum_32bit~15_combout ;
wire \inst|Arena_Bout_32bit_vars~23_combout ;
wire \inst|Arena_Difference_32bit~14_combout ;
wire \inst7|$00000|auto_generated|result_node[20]~11_combout ;
wire \inst|Arena_Bout_32bit_vars~24_combout ;
wire \inst|Arena_Difference_32bit~13_combout ;
wire \inst7|$00000|auto_generated|result_node[21]~10_combout ;
wire \inst|Arena_Cout_32bit_vars~32_combout ;
wire \inst|Arena_Sum_32bit~14_combout ;
wire \inst|Arena_Bout_32bit_vars~25_combout ;
wire \inst|Arena_Difference_32bit~12_combout ;
wire \inst7|$00000|auto_generated|result_node[22]~9_combout ;
wire \inst|Arena_Bout_32bit_vars~26_combout ;
wire \inst|Arena_Bout_32bit_vars~27_combout ;
wire \inst|Arena_Difference_32bit~10_combout ;
wire \inst7|$00000|auto_generated|result_node[24]~7_combout ;
wire \inst|Arena_Cout_32bit_vars~34_combout ;
wire \inst|Arena_Cout_32bit_vars~33_combout ;
wire \inst|Arena_Cout_32bit_vars~35_combout ;
wire \inst|Arena_Cout_32bit_vars~37_combout ;
wire \inst|Arena_Cout_32bit_vars~36_combout ;
wire \inst|Arena_Sum_32bit~11_combout ;
wire \inst|Arena_Bout_32bit_vars~28_combout ;
wire \inst2[25]~feeder_combout ;
wire \inst|Arena_Difference_32bit~9_combout ;
wire \inst7|$00000|auto_generated|result_node[25]~6_combout ;
wire \inst|Arena_Cout_32bit_vars~38_combout ;
wire \inst|Arena_Cout_32bit_vars~40_combout ;
wire \inst|Arena_Sum_32bit~9_combout ;
wire \inst|Arena_Sum_32bit~10_combout ;
wire \inst7|$00000|auto_generated|result_node[26]~5_combout ;
wire \inst|Arena_Bout_32bit_vars~29_combout ;
wire \inst|Arena_Bout_32bit_vars~30_combout ;
wire \inst|Arena_Difference_32bit~7_combout ;
wire \inst7|$00000|auto_generated|result_node[27]~4_combout ;
wire \inst|Arena_Bout_32bit_vars~31_combout ;
wire \inst|Arena_Difference_32bit~6_combout ;
wire \inst7|$00000|auto_generated|result_node[28]~3_combout ;
wire \inst|Arena_Bout_32bit_vars~32_combout ;
wire \inst|Arena_Cout_32bit_vars~39_combout ;
wire \inst|Arena_Cout_32bit_vars~41_combout ;
wire \inst|Arena_Cout_32bit_vars~42_combout ;
wire \inst|Arena_Cout_32bit_vars~43_combout ;
wire \inst|Arena_Sum_32bit~7_combout ;
wire \inst|Arena_Difference_32bit~5_combout ;
wire \inst7|$00000|auto_generated|result_node[29]~2_combout ;
wire \inst|Arena_Bout_32bit_vars~33_combout ;
wire \inst|Arena_Difference_32bit~35_combout ;
wire \inst|Arena_Cout_32bit_vars~44_combout ;
wire \inst|Arena_Sum_32bit~5_combout ;
wire \inst7|$00000|auto_generated|result_node[31]~0_combout ;
wire \inst|Arena_Cout_32bit~0_combout ;
wire \inst|Arena_Cout_32bit~1_combout ;
wire \inst|Arena_Cout_32bit~combout ;
wire \inst5|Arena_data~combout ;
wire \inst|Arena_Bout_32bit~0_combout ;
wire \inst|Arena_Bout_32bit~combout ;
wire \inst6|Arena_data~combout ;
wire \inst|Arena_Sum_32bit~38_combout ;
wire \inst|Arena_Sum_32bit~6_combout ;
wire \inst|Arena_Difference_32bit~4_combout ;
wire \inst7|$00000|auto_generated|result_node[30]~1_combout ;
wire \inst|Arena_Difference_32bit~11_combout ;
wire \inst7|$00000|auto_generated|result_node[23]~8_combout ;
wire \inst7|$00000|auto_generated|result_node[7]~24_combout ;
wire \inst|Arena_Sum_32bit~36_combout ;
wire \inst|Arena_Difference_32bit~33_combout ;
wire \inst7|$00000|auto_generated|result_node[1]~30_combout ;
wire [31:0] inst2;
wire [31:0] \inst|Arena_Difference_32bit ;
wire [31:0] \Arena_A_32bit~combout ;
wire [31:0] \inst|Arena_Sum_32bit ;
wire [31:0] inst3;


// Location: LCCOMB_X2_Y23_N30
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~0 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~0_combout  = (!inst2[30] & inst3[30])

	.dataa(vcc),
	.datab(vcc),
	.datac(inst2[30]),
	.datad(inst3[30]),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~0 .lut_mask = 16'h0F00;
defparam \inst|Arena_Bout_32bit_vars~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N8
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~1 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~1_combout  = (inst3[30]) # (!inst2[30])

	.dataa(vcc),
	.datab(vcc),
	.datac(inst2[30]),
	.datad(inst3[30]),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~1 .lut_mask = 16'hFF0F;
defparam \inst|Arena_Bout_32bit_vars~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N4
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~2 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~2_combout  = (inst3[5] & !inst2[5])

	.dataa(inst3[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(inst2[5]),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~2 .lut_mask = 16'h00AA;
defparam \inst|Arena_Bout_32bit_vars~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N18
cycloneii_lcell_comb \inst|Arena_Sum_32bit~8 (
// Equation(s):
// \inst|Arena_Sum_32bit~8_combout  = inst2[28] $ (inst3[28] $ (\inst|Arena_Cout_32bit_vars~41_combout ))

	.dataa(inst2[28]),
	.datab(inst3[28]),
	.datac(\inst|Arena_Cout_32bit_vars~41_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~8 .lut_mask = 16'h9696;
defparam \inst|Arena_Sum_32bit~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y26_N26
cycloneii_lcell_comb \inst|Arena_Difference_32bit~8 (
// Equation(s):
// \inst|Arena_Difference_32bit~8_combout  = inst2[26] $ (inst3[26] $ (\inst|Arena_Bout_32bit_vars~29_combout ))

	.dataa(inst2[26]),
	.datab(inst3[26]),
	.datac(\inst|Arena_Bout_32bit_vars~29_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~8 .lut_mask = 16'h9696;
defparam \inst|Arena_Difference_32bit~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N26
cycloneii_lcell_comb \inst|Arena_Sum_32bit~12 (
// Equation(s):
// \inst|Arena_Sum_32bit~12_combout  = inst3[24] $ (inst2[24] $ (\inst|Arena_Cout_32bit_vars~35_combout ))

	.dataa(vcc),
	.datab(inst3[24]),
	.datac(inst2[24]),
	.datad(\inst|Arena_Cout_32bit_vars~35_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~12 .lut_mask = 16'hC33C;
defparam \inst|Arena_Sum_32bit~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N18
cycloneii_lcell_comb \inst|Arena_Sum_32bit~13 (
// Equation(s):
// \inst|Arena_Sum_32bit~13_combout  = inst2[23] $ (inst3[23] $ (((\inst|Arena_Cout_32bit_vars~33_combout ) # (\inst|Arena_Cout_32bit_vars~34_combout ))))

	.dataa(inst2[23]),
	.datab(\inst|Arena_Cout_32bit_vars~33_combout ),
	.datac(inst3[23]),
	.datad(\inst|Arena_Cout_32bit_vars~34_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~13 .lut_mask = 16'hA596;
defparam \inst|Arena_Sum_32bit~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y25_N0
cycloneii_lcell_comb \inst|Arena_Sum_32bit~16 (
// Equation(s):
// \inst|Arena_Sum_32bit~16_combout  = inst2[20] $ (inst3[20] $ (\inst|Arena_Cout_32bit_vars~29_combout ))

	.dataa(inst2[20]),
	.datab(vcc),
	.datac(inst3[20]),
	.datad(\inst|Arena_Cout_32bit_vars~29_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~16 .lut_mask = 16'hA55A;
defparam \inst|Arena_Sum_32bit~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y26_N28
cycloneii_lcell_comb \inst|Arena_Sum_32bit~18 (
// Equation(s):
// \inst|Arena_Sum_32bit~18_combout  = inst3[18] $ (inst2[18] $ (\inst|Arena_Cout_32bit_vars~26_combout ))

	.dataa(inst3[18]),
	.datab(inst2[18]),
	.datac(\inst|Arena_Cout_32bit_vars~26_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~18 .lut_mask = 16'h9696;
defparam \inst|Arena_Sum_32bit~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N6
cycloneii_lcell_comb \inst|Arena_Difference_32bit~18 (
// Equation(s):
// \inst|Arena_Difference_32bit~18_combout  = inst2[16] $ (inst3[16] $ (\inst|Arena_Bout_32bit_vars~19_combout ))

	.dataa(vcc),
	.datab(inst2[16]),
	.datac(inst3[16]),
	.datad(\inst|Arena_Bout_32bit_vars~19_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~18 .lut_mask = 16'hC33C;
defparam \inst|Arena_Difference_32bit~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y25_N2
cycloneii_lcell_comb \inst|Arena_Sum_32bit~21 (
// Equation(s):
// \inst|Arena_Sum_32bit~21_combout  = inst2[15] $ (inst3[15] $ (((\inst|Arena_Cout_32bit_vars~21_combout ) # (\inst|Arena_Cout_32bit_vars~22_combout ))))

	.dataa(\inst|Arena_Cout_32bit_vars~21_combout ),
	.datab(inst2[15]),
	.datac(\inst|Arena_Cout_32bit_vars~22_combout ),
	.datad(inst3[15]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~21 .lut_mask = 16'hC936;
defparam \inst|Arena_Sum_32bit~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y25_N10
cycloneii_lcell_comb \inst|Arena_Sum_32bit~22 (
// Equation(s):
// \inst|Arena_Sum_32bit~22_combout  = inst2[14] $ (\inst|Arena_Cout_32bit_vars~20_combout  $ (inst3[14]))

	.dataa(inst2[14]),
	.datab(vcc),
	.datac(\inst|Arena_Cout_32bit_vars~20_combout ),
	.datad(inst3[14]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~22 .lut_mask = 16'hA55A;
defparam \inst|Arena_Sum_32bit~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N30
cycloneii_lcell_comb \inst|Arena_Difference_32bit~21 (
// Equation(s):
// \inst|Arena_Difference_32bit~21_combout  = \inst|Arena_Bout_32bit_vars~16_combout  $ (inst3[13] $ (inst2[13]))

	.dataa(\inst|Arena_Bout_32bit_vars~16_combout ),
	.datab(inst3[13]),
	.datac(vcc),
	.datad(inst2[13]),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~21 .lut_mask = 16'h9966;
defparam \inst|Arena_Difference_32bit~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N6
cycloneii_lcell_comb \inst|Arena_Difference_32bit~22 (
// Equation(s):
// \inst|Arena_Difference_32bit~22_combout  = inst2[12] $ (\inst|Arena_Bout_32bit_vars~15_combout  $ (inst3[12]))

	.dataa(inst2[12]),
	.datab(\inst|Arena_Bout_32bit_vars~15_combout ),
	.datac(vcc),
	.datad(inst3[12]),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~22 .lut_mask = 16'h9966;
defparam \inst|Arena_Difference_32bit~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N22
cycloneii_lcell_comb \inst|Arena_Sum_32bit~25 (
// Equation(s):
// \inst|Arena_Sum_32bit~25_combout  = inst3[11] $ (inst2[11] $ (((\inst|Arena_Cout_32bit_vars~15_combout ) # (\inst|Arena_Cout_32bit_vars~16_combout ))))

	.dataa(inst3[11]),
	.datab(\inst|Arena_Cout_32bit_vars~15_combout ),
	.datac(inst2[11]),
	.datad(\inst|Arena_Cout_32bit_vars~16_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~25 .lut_mask = 16'hA596;
defparam \inst|Arena_Sum_32bit~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N16
cycloneii_lcell_comb \inst|Arena_Difference_32bit~24 (
// Equation(s):
// \inst|Arena_Difference_32bit~24_combout  = inst2[10] $ (inst3[10] $ (\inst|Arena_Bout_32bit_vars~13_combout ))

	.dataa(inst2[10]),
	.datab(inst3[10]),
	.datac(\inst|Arena_Bout_32bit_vars~13_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~24 .lut_mask = 16'h9696;
defparam \inst|Arena_Difference_32bit~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N30
cycloneii_lcell_comb \inst|Arena_Difference_32bit~26 (
// Equation(s):
// \inst|Arena_Difference_32bit~26_combout  = \inst|Arena_Bout_32bit_vars~11_combout  $ (inst3[8] $ (inst2[8]))

	.dataa(\inst|Arena_Bout_32bit_vars~11_combout ),
	.datab(inst3[8]),
	.datac(inst2[8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~26 .lut_mask = 16'h9696;
defparam \inst|Arena_Difference_32bit~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N20
cycloneii_lcell_comb \inst|Arena_Sum_32bit~28 (
// Equation(s):
// \inst|Arena_Sum_32bit~28_combout  = inst3[8] $ (inst2[8] $ (\inst|Arena_Cout_32bit_vars~11_combout ))

	.dataa(vcc),
	.datab(inst3[8]),
	.datac(inst2[8]),
	.datad(\inst|Arena_Cout_32bit_vars~11_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~28 .lut_mask = 16'hC33C;
defparam \inst|Arena_Sum_32bit~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N18
cycloneii_lcell_comb \inst|Arena_Difference_32bit~27 (
// Equation(s):
// \inst|Arena_Difference_32bit~27_combout  = \inst|Arena_Bout_32bit_vars~10_combout  $ (inst3[7] $ (inst2[7]))

	.dataa(\inst|Arena_Bout_32bit_vars~10_combout ),
	.datab(vcc),
	.datac(inst3[7]),
	.datad(inst2[7]),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~27 .lut_mask = 16'hA55A;
defparam \inst|Arena_Difference_32bit~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N8
cycloneii_lcell_comb \inst|Arena_Sum_32bit~29 (
// Equation(s):
// \inst|Arena_Sum_32bit~29_combout  = inst3[7] $ (inst2[7] $ (((\inst|Arena_Cout_32bit_vars~10_combout ) # (\inst|Arena_Cout_32bit_vars~46_combout ))))

	.dataa(inst3[7]),
	.datab(inst2[7]),
	.datac(\inst|Arena_Cout_32bit_vars~10_combout ),
	.datad(\inst|Arena_Cout_32bit_vars~46_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~29 .lut_mask = 16'h9996;
defparam \inst|Arena_Sum_32bit~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N6
cycloneii_lcell_comb \inst|Arena_Difference_32bit~28 (
// Equation(s):
// \inst|Arena_Difference_32bit~28_combout  = inst2[6] $ (inst3[6] $ (((\inst|Arena_Bout_32bit_vars~2_combout ) # (\inst|Arena_Bout_32bit_vars~9_combout ))))

	.dataa(inst2[6]),
	.datab(inst3[6]),
	.datac(\inst|Arena_Bout_32bit_vars~2_combout ),
	.datad(\inst|Arena_Bout_32bit_vars~9_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~28 .lut_mask = 16'h9996;
defparam \inst|Arena_Difference_32bit~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N16
cycloneii_lcell_comb \inst|Arena_Sum_32bit~30 (
// Equation(s):
// \inst|Arena_Sum_32bit~30_combout  = inst3[6] $ (\inst|Arena_Cout_32bit_vars~9_combout  $ (inst2[6]))

	.dataa(vcc),
	.datab(inst3[6]),
	.datac(\inst|Arena_Cout_32bit_vars~9_combout ),
	.datad(inst2[6]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~30 .lut_mask = 16'hC33C;
defparam \inst|Arena_Sum_32bit~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y25_N26
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~45 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~45_combout  = (inst3[3] & ((\inst|Arena_Cout_32bit_vars~6_combout ) # ((\inst|Arena_Cout_32bit_vars~5_combout ) # (inst2[3])))) # (!inst3[3] & (inst2[3] & ((\inst|Arena_Cout_32bit_vars~6_combout ) # 
// (\inst|Arena_Cout_32bit_vars~5_combout ))))

	.dataa(\inst|Arena_Cout_32bit_vars~6_combout ),
	.datab(inst3[3]),
	.datac(\inst|Arena_Cout_32bit_vars~5_combout ),
	.datad(inst2[3]),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~45 .lut_mask = 16'hFEC8;
defparam \inst|Arena_Cout_32bit_vars~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y25_N28
cycloneii_lcell_comb \inst|Arena_Sum_32bit~32 (
// Equation(s):
// \inst|Arena_Sum_32bit~32_combout  = \inst|Arena_Sum_32bit~31_combout  $ (((inst3[4] & ((inst2[4]) # (\inst|Arena_Cout_32bit_vars~45_combout ))) # (!inst3[4] & (inst2[4] & \inst|Arena_Cout_32bit_vars~45_combout ))))

	.dataa(inst3[4]),
	.datab(\inst|Arena_Sum_32bit~31_combout ),
	.datac(inst2[4]),
	.datad(\inst|Arena_Cout_32bit_vars~45_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~32 .lut_mask = 16'h366C;
defparam \inst|Arena_Sum_32bit~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y25_N20
cycloneii_lcell_comb \inst|Arena_Sum_32bit~33 (
// Equation(s):
// \inst|Arena_Sum_32bit~33_combout  = inst3[4] $ (inst2[4] $ (\inst|Arena_Cout_32bit_vars~45_combout ))

	.dataa(inst3[4]),
	.datab(inst2[4]),
	.datac(vcc),
	.datad(\inst|Arena_Cout_32bit_vars~45_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~33 .lut_mask = 16'h9966;
defparam \inst|Arena_Sum_32bit~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y25_N18
cycloneii_lcell_comb \inst|Arena_Sum_32bit~34 (
// Equation(s):
// \inst|Arena_Sum_32bit~34_combout  = inst3[3] $ (inst2[3] $ (((\inst|Arena_Cout_32bit_vars~6_combout ) # (\inst|Arena_Cout_32bit_vars~5_combout ))))

	.dataa(\inst|Arena_Cout_32bit_vars~6_combout ),
	.datab(inst3[3]),
	.datac(\inst|Arena_Cout_32bit_vars~5_combout ),
	.datad(inst2[3]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~34 .lut_mask = 16'hC936;
defparam \inst|Arena_Sum_32bit~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N16
cycloneii_lcell_comb \inst|Arena_Sum_32bit~39 (
// Equation(s):
// \inst|Arena_Sum_32bit~39_combout  = \inst|Arena_Cout_32bit_vars~4_combout  $ (inst3[2] $ (inst2[2]))

	.dataa(\inst|Arena_Cout_32bit_vars~4_combout ),
	.datab(inst3[2]),
	.datac(inst2[2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~39 .lut_mask = 16'h9696;
defparam \inst|Arena_Sum_32bit~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N10
cycloneii_lcell_comb \inst|Arena_Sum_32bit[28] (
// Equation(s):
// \inst|Arena_Sum_32bit [28] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit [28])) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit~8_combout )))

	.dataa(\inst|Arena_Sum_32bit [28]),
	.datab(vcc),
	.datac(\Arena_sub_add~clkctrl_outclk ),
	.datad(\inst|Arena_Sum_32bit~8_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [28]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[28] .lut_mask = 16'hAFA0;
defparam \inst|Arena_Sum_32bit[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N6
cycloneii_lcell_comb \inst|Arena_Sum_32bit[24] (
// Equation(s):
// \inst|Arena_Sum_32bit [24] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit [24])) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit~12_combout )))

	.dataa(\inst|Arena_Sum_32bit [24]),
	.datab(\inst|Arena_Sum_32bit~12_combout ),
	.datac(vcc),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [24]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[24] .lut_mask = 16'hAACC;
defparam \inst|Arena_Sum_32bit[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N10
cycloneii_lcell_comb \inst|Arena_Sum_32bit[23] (
// Equation(s):
// \inst|Arena_Sum_32bit [23] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit [23]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit~13_combout ))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit~13_combout ),
	.datac(\Arena_sub_add~clkctrl_outclk ),
	.datad(\inst|Arena_Sum_32bit [23]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [23]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[23] .lut_mask = 16'hFC0C;
defparam \inst|Arena_Sum_32bit[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y25_N6
cycloneii_lcell_comb \inst|Arena_Sum_32bit[14] (
// Equation(s):
// \inst|Arena_Sum_32bit [14] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit [14])) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit~22_combout )))

	.dataa(\inst|Arena_Sum_32bit [14]),
	.datab(vcc),
	.datac(\inst|Arena_Sum_32bit~22_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [14]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[14] .lut_mask = 16'hAAF0;
defparam \inst|Arena_Sum_32bit[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N6
cycloneii_lcell_comb \inst|Arena_Sum_32bit[11] (
// Equation(s):
// \inst|Arena_Sum_32bit [11] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit [11])) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit~25_combout )))

	.dataa(\inst|Arena_Sum_32bit [11]),
	.datab(vcc),
	.datac(\inst|Arena_Sum_32bit~25_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [11]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[11] .lut_mask = 16'hAAF0;
defparam \inst|Arena_Sum_32bit[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y25_N6
cycloneii_lcell_comb \inst|Arena_Sum_32bit[3] (
// Equation(s):
// \inst|Arena_Sum_32bit [3] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit [3])) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit~34_combout )))

	.dataa(\inst|Arena_Sum_32bit [3]),
	.datab(\inst|Arena_Sum_32bit~34_combout ),
	.datac(vcc),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [3]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[3] .lut_mask = 16'hAACC;
defparam \inst|Arena_Sum_32bit[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N14
cycloneii_lcell_comb \inst|Arena_Sum_32bit[2] (
// Equation(s):
// \inst|Arena_Sum_32bit [2] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit [2]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit~39_combout ))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit~39_combout ),
	.datac(\inst|Arena_Sum_32bit [2]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [2]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[2] .lut_mask = 16'hF0CC;
defparam \inst|Arena_Sum_32bit[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_clk));
// synopsys translate_off
defparam \Arena_clk~I .input_async_reset = "none";
defparam \Arena_clk~I .input_power_up = "low";
defparam \Arena_clk~I .input_register_mode = "none";
defparam \Arena_clk~I .input_sync_reset = "none";
defparam \Arena_clk~I .oe_async_reset = "none";
defparam \Arena_clk~I .oe_power_up = "low";
defparam \Arena_clk~I .oe_register_mode = "none";
defparam \Arena_clk~I .oe_sync_reset = "none";
defparam \Arena_clk~I .operation_mode = "input";
defparam \Arena_clk~I .output_async_reset = "none";
defparam \Arena_clk~I .output_power_up = "low";
defparam \Arena_clk~I .output_register_mode = "none";
defparam \Arena_clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \Arena_clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Arena_clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Arena_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \Arena_clk~clkctrl .clock_type = "global clock";
defparam \Arena_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_sub_add~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_sub_add~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_sub_add));
// synopsys translate_off
defparam \Arena_sub_add~I .input_async_reset = "none";
defparam \Arena_sub_add~I .input_power_up = "low";
defparam \Arena_sub_add~I .input_register_mode = "none";
defparam \Arena_sub_add~I .input_sync_reset = "none";
defparam \Arena_sub_add~I .oe_async_reset = "none";
defparam \Arena_sub_add~I .oe_power_up = "low";
defparam \Arena_sub_add~I .oe_register_mode = "none";
defparam \Arena_sub_add~I .oe_sync_reset = "none";
defparam \Arena_sub_add~I .operation_mode = "input";
defparam \Arena_sub_add~I .output_async_reset = "none";
defparam \Arena_sub_add~I .output_power_up = "low";
defparam \Arena_sub_add~I .output_register_mode = "none";
defparam \Arena_sub_add~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \Arena_sub_add~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Arena_sub_add~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Arena_sub_add~clkctrl_outclk ));
// synopsys translate_off
defparam \Arena_sub_add~clkctrl .clock_type = "global clock";
defparam \Arena_sub_add~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[31]));
// synopsys translate_off
defparam \Arena_A_32bit[31]~I .input_async_reset = "none";
defparam \Arena_A_32bit[31]~I .input_power_up = "low";
defparam \Arena_A_32bit[31]~I .input_register_mode = "none";
defparam \Arena_A_32bit[31]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[31]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[31]~I .oe_power_up = "low";
defparam \Arena_A_32bit[31]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[31]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[31]~I .operation_mode = "input";
defparam \Arena_A_32bit[31]~I .output_async_reset = "none";
defparam \Arena_A_32bit[31]~I .output_power_up = "low";
defparam \Arena_A_32bit[31]~I .output_register_mode = "none";
defparam \Arena_A_32bit[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y23_N1
cycloneii_lcell_ff \inst2[31] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Arena_A_32bit~combout [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[31]));

// Location: LCCOMB_X2_Y24_N20
cycloneii_lcell_comb \inst|Arena_Sum_32bit~4 (
// Equation(s):
// \inst|Arena_Sum_32bit~4_combout  = inst2[31] $ (inst3[31])

	.dataa(vcc),
	.datab(inst2[31]),
	.datac(vcc),
	.datad(inst3[31]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~4 .lut_mask = 16'h33CC;
defparam \inst|Arena_Sum_32bit~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[29]));
// synopsys translate_off
defparam \Arena_A_32bit[29]~I .input_async_reset = "none";
defparam \Arena_A_32bit[29]~I .input_power_up = "low";
defparam \Arena_A_32bit[29]~I .input_register_mode = "none";
defparam \Arena_A_32bit[29]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[29]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[29]~I .oe_power_up = "low";
defparam \Arena_A_32bit[29]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[29]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[29]~I .operation_mode = "input";
defparam \Arena_A_32bit[29]~I .output_async_reset = "none";
defparam \Arena_A_32bit[29]~I .output_power_up = "low";
defparam \Arena_A_32bit[29]~I .output_register_mode = "none";
defparam \Arena_A_32bit[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y23_N29
cycloneii_lcell_ff \inst2[29] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Arena_A_32bit~combout [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[29]));

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[28]));
// synopsys translate_off
defparam \Arena_A_32bit[28]~I .input_async_reset = "none";
defparam \Arena_A_32bit[28]~I .input_power_up = "low";
defparam \Arena_A_32bit[28]~I .input_register_mode = "none";
defparam \Arena_A_32bit[28]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[28]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[28]~I .oe_power_up = "low";
defparam \Arena_A_32bit[28]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[28]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[28]~I .operation_mode = "input";
defparam \Arena_A_32bit[28]~I .output_async_reset = "none";
defparam \Arena_A_32bit[28]~I .output_power_up = "low";
defparam \Arena_A_32bit[28]~I .output_register_mode = "none";
defparam \Arena_A_32bit[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y23_N15
cycloneii_lcell_ff \inst2[28] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Arena_A_32bit~combout [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[28]));

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[27]));
// synopsys translate_off
defparam \Arena_A_32bit[27]~I .input_async_reset = "none";
defparam \Arena_A_32bit[27]~I .input_power_up = "low";
defparam \Arena_A_32bit[27]~I .input_register_mode = "none";
defparam \Arena_A_32bit[27]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[27]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[27]~I .oe_power_up = "low";
defparam \Arena_A_32bit[27]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[27]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[27]~I .operation_mode = "input";
defparam \Arena_A_32bit[27]~I .output_async_reset = "none";
defparam \Arena_A_32bit[27]~I .output_power_up = "low";
defparam \Arena_A_32bit[27]~I .output_register_mode = "none";
defparam \Arena_A_32bit[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N16
cycloneii_lcell_comb \inst2[27]~feeder (
// Equation(s):
// \inst2[27]~feeder_combout  = \Arena_A_32bit~combout [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Arena_A_32bit~combout [27]),
	.cin(gnd),
	.combout(\inst2[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2[27]~feeder .lut_mask = 16'hFF00;
defparam \inst2[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y18_N17
cycloneii_lcell_ff \inst2[27] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst2[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[27]));

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[26]));
// synopsys translate_off
defparam \Arena_A_32bit[26]~I .input_async_reset = "none";
defparam \Arena_A_32bit[26]~I .input_power_up = "low";
defparam \Arena_A_32bit[26]~I .input_register_mode = "none";
defparam \Arena_A_32bit[26]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[26]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[26]~I .oe_power_up = "low";
defparam \Arena_A_32bit[26]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[26]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[26]~I .operation_mode = "input";
defparam \Arena_A_32bit[26]~I .output_async_reset = "none";
defparam \Arena_A_32bit[26]~I .output_power_up = "low";
defparam \Arena_A_32bit[26]~I .output_register_mode = "none";
defparam \Arena_A_32bit[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N20
cycloneii_lcell_comb \inst2[26]~feeder (
// Equation(s):
// \inst2[26]~feeder_combout  = \Arena_A_32bit~combout [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Arena_A_32bit~combout [26]),
	.cin(gnd),
	.combout(\inst2[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2[26]~feeder .lut_mask = 16'hFF00;
defparam \inst2[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y26_N21
cycloneii_lcell_ff \inst2[26] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst2[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[26]));

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[24]));
// synopsys translate_off
defparam \Arena_A_32bit[24]~I .input_async_reset = "none";
defparam \Arena_A_32bit[24]~I .input_power_up = "low";
defparam \Arena_A_32bit[24]~I .input_register_mode = "none";
defparam \Arena_A_32bit[24]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[24]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[24]~I .oe_power_up = "low";
defparam \Arena_A_32bit[24]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[24]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[24]~I .operation_mode = "input";
defparam \Arena_A_32bit[24]~I .output_async_reset = "none";
defparam \Arena_A_32bit[24]~I .output_power_up = "low";
defparam \Arena_A_32bit[24]~I .output_register_mode = "none";
defparam \Arena_A_32bit[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y23_N5
cycloneii_lcell_ff \inst2[24] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Arena_A_32bit~combout [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[24]));

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[23]));
// synopsys translate_off
defparam \Arena_A_32bit[23]~I .input_async_reset = "none";
defparam \Arena_A_32bit[23]~I .input_power_up = "low";
defparam \Arena_A_32bit[23]~I .input_register_mode = "none";
defparam \Arena_A_32bit[23]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[23]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[23]~I .oe_power_up = "low";
defparam \Arena_A_32bit[23]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[23]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[23]~I .operation_mode = "input";
defparam \Arena_A_32bit[23]~I .output_async_reset = "none";
defparam \Arena_A_32bit[23]~I .output_power_up = "low";
defparam \Arena_A_32bit[23]~I .output_register_mode = "none";
defparam \Arena_A_32bit[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X3_Y24_N13
cycloneii_lcell_ff \inst2[23] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Arena_A_32bit~combout [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[23]));

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[20]));
// synopsys translate_off
defparam \Arena_A_32bit[20]~I .input_async_reset = "none";
defparam \Arena_A_32bit[20]~I .input_power_up = "low";
defparam \Arena_A_32bit[20]~I .input_register_mode = "none";
defparam \Arena_A_32bit[20]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[20]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[20]~I .oe_power_up = "low";
defparam \Arena_A_32bit[20]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[20]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[20]~I .operation_mode = "input";
defparam \Arena_A_32bit[20]~I .output_async_reset = "none";
defparam \Arena_A_32bit[20]~I .output_power_up = "low";
defparam \Arena_A_32bit[20]~I .output_register_mode = "none";
defparam \Arena_A_32bit[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X2_Y24_N5
cycloneii_lcell_ff \inst2[20] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Arena_A_32bit~combout [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[20]));

// Location: LCCOMB_X3_Y26_N24
cycloneii_lcell_comb \inst|Arena_Sum_32bit[18] (
// Equation(s):
// \inst|Arena_Sum_32bit [18] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit [18]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit~18_combout ))

	.dataa(\inst|Arena_Sum_32bit~18_combout ),
	.datab(vcc),
	.datac(\inst|Arena_Sum_32bit [18]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [18]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[18] .lut_mask = 16'hF0AA;
defparam \inst|Arena_Sum_32bit[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[18]));
// synopsys translate_off
defparam \Arena_A_32bit[18]~I .input_async_reset = "none";
defparam \Arena_A_32bit[18]~I .input_power_up = "low";
defparam \Arena_A_32bit[18]~I .input_register_mode = "none";
defparam \Arena_A_32bit[18]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[18]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[18]~I .oe_power_up = "low";
defparam \Arena_A_32bit[18]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[18]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[18]~I .operation_mode = "input";
defparam \Arena_A_32bit[18]~I .output_async_reset = "none";
defparam \Arena_A_32bit[18]~I .output_power_up = "low";
defparam \Arena_A_32bit[18]~I .output_register_mode = "none";
defparam \Arena_A_32bit[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N26
cycloneii_lcell_comb \inst2[18]~feeder (
// Equation(s):
// \inst2[18]~feeder_combout  = \Arena_A_32bit~combout [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Arena_A_32bit~combout [18]),
	.cin(gnd),
	.combout(\inst2[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2[18]~feeder .lut_mask = 16'hFF00;
defparam \inst2[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y26_N27
cycloneii_lcell_ff \inst2[18] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst2[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[18]));

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[16]));
// synopsys translate_off
defparam \Arena_A_32bit[16]~I .input_async_reset = "none";
defparam \Arena_A_32bit[16]~I .input_power_up = "low";
defparam \Arena_A_32bit[16]~I .input_register_mode = "none";
defparam \Arena_A_32bit[16]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[16]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[16]~I .oe_power_up = "low";
defparam \Arena_A_32bit[16]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[16]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[16]~I .operation_mode = "input";
defparam \Arena_A_32bit[16]~I .output_async_reset = "none";
defparam \Arena_A_32bit[16]~I .output_power_up = "low";
defparam \Arena_A_32bit[16]~I .output_register_mode = "none";
defparam \Arena_A_32bit[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X2_Y24_N17
cycloneii_lcell_ff \inst2[16] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Arena_A_32bit~combout [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[16]));

// Location: LCCOMB_X1_Y25_N4
cycloneii_lcell_comb \inst|Arena_Sum_32bit[15] (
// Equation(s):
// \inst|Arena_Sum_32bit [15] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit [15]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit~21_combout ))

	.dataa(\inst|Arena_Sum_32bit~21_combout ),
	.datab(vcc),
	.datac(\inst|Arena_Sum_32bit [15]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [15]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[15] .lut_mask = 16'hF0AA;
defparam \inst|Arena_Sum_32bit[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[13]));
// synopsys translate_off
defparam \Arena_A_32bit[13]~I .input_async_reset = "none";
defparam \Arena_A_32bit[13]~I .input_power_up = "low";
defparam \Arena_A_32bit[13]~I .input_register_mode = "none";
defparam \Arena_A_32bit[13]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[13]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[13]~I .oe_power_up = "low";
defparam \Arena_A_32bit[13]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[13]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[13]~I .operation_mode = "input";
defparam \Arena_A_32bit[13]~I .output_async_reset = "none";
defparam \Arena_A_32bit[13]~I .output_power_up = "low";
defparam \Arena_A_32bit[13]~I .output_register_mode = "none";
defparam \Arena_A_32bit[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X2_Y24_N7
cycloneii_lcell_ff \inst2[13] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Arena_A_32bit~combout [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[13]));

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[10]));
// synopsys translate_off
defparam \Arena_A_32bit[10]~I .input_async_reset = "none";
defparam \Arena_A_32bit[10]~I .input_power_up = "low";
defparam \Arena_A_32bit[10]~I .input_register_mode = "none";
defparam \Arena_A_32bit[10]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[10]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[10]~I .oe_power_up = "low";
defparam \Arena_A_32bit[10]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[10]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[10]~I .operation_mode = "input";
defparam \Arena_A_32bit[10]~I .output_async_reset = "none";
defparam \Arena_A_32bit[10]~I .output_power_up = "low";
defparam \Arena_A_32bit[10]~I .output_register_mode = "none";
defparam \Arena_A_32bit[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y24_N19
cycloneii_lcell_ff \inst2[10] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Arena_A_32bit~combout [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[10]));

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[9]));
// synopsys translate_off
defparam \Arena_A_32bit[9]~I .input_async_reset = "none";
defparam \Arena_A_32bit[9]~I .input_power_up = "low";
defparam \Arena_A_32bit[9]~I .input_register_mode = "none";
defparam \Arena_A_32bit[9]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[9]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[9]~I .oe_power_up = "low";
defparam \Arena_A_32bit[9]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[9]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[9]~I .operation_mode = "input";
defparam \Arena_A_32bit[9]~I .output_async_reset = "none";
defparam \Arena_A_32bit[9]~I .output_power_up = "low";
defparam \Arena_A_32bit[9]~I .output_register_mode = "none";
defparam \Arena_A_32bit[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y24_N29
cycloneii_lcell_ff \inst2[9] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Arena_A_32bit~combout [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[9]));

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[8]));
// synopsys translate_off
defparam \Arena_A_32bit[8]~I .input_async_reset = "none";
defparam \Arena_A_32bit[8]~I .input_power_up = "low";
defparam \Arena_A_32bit[8]~I .input_register_mode = "none";
defparam \Arena_A_32bit[8]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[8]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[8]~I .oe_power_up = "low";
defparam \Arena_A_32bit[8]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[8]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[8]~I .operation_mode = "input";
defparam \Arena_A_32bit[8]~I .output_async_reset = "none";
defparam \Arena_A_32bit[8]~I .output_power_up = "low";
defparam \Arena_A_32bit[8]~I .output_register_mode = "none";
defparam \Arena_A_32bit[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y24_N3
cycloneii_lcell_ff \inst2[8] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Arena_A_32bit~combout [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[8]));

// Location: LCCOMB_X1_Y18_N24
cycloneii_lcell_comb \inst|Arena_Sum_32bit[8] (
// Equation(s):
// \inst|Arena_Sum_32bit [8] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit [8]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit~28_combout ))

	.dataa(\inst|Arena_Sum_32bit~28_combout ),
	.datab(vcc),
	.datac(\inst|Arena_Sum_32bit [8]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [8]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[8] .lut_mask = 16'hF0AA;
defparam \inst|Arena_Sum_32bit[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N22
cycloneii_lcell_comb \inst|Arena_Difference_32bit[8] (
// Equation(s):
// \inst|Arena_Difference_32bit [8] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit~26_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit [8])))

	.dataa(\inst|Arena_Difference_32bit~26_combout ),
	.datab(\inst|Arena_Difference_32bit [8]),
	.datac(vcc),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [8]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[8] .lut_mask = 16'hAACC;
defparam \inst|Arena_Difference_32bit[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N28
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[8]~23 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[8]~23_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [8]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [8]))

	.dataa(\Arena_sub_add~combout ),
	.datab(vcc),
	.datac(\inst|Arena_Sum_32bit [8]),
	.datad(\inst|Arena_Difference_32bit [8]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[8]~23 .lut_mask = 16'hFA50;
defparam \inst7|$00000|auto_generated|result_node[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y18_N29
cycloneii_lcell_ff \inst3[8] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[8]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[8]));

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[7]));
// synopsys translate_off
defparam \Arena_A_32bit[7]~I .input_async_reset = "none";
defparam \Arena_A_32bit[7]~I .input_power_up = "low";
defparam \Arena_A_32bit[7]~I .input_register_mode = "none";
defparam \Arena_A_32bit[7]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[7]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[7]~I .oe_power_up = "low";
defparam \Arena_A_32bit[7]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[7]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[7]~I .operation_mode = "input";
defparam \Arena_A_32bit[7]~I .output_async_reset = "none";
defparam \Arena_A_32bit[7]~I .output_power_up = "low";
defparam \Arena_A_32bit[7]~I .output_register_mode = "none";
defparam \Arena_A_32bit[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y24_N1
cycloneii_lcell_ff \inst2[7] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Arena_A_32bit~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[7]));

// Location: LCCOMB_X1_Y23_N14
cycloneii_lcell_comb \inst|Arena_Sum_32bit[5] (
// Equation(s):
// \inst|Arena_Sum_32bit [5] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit [5]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit~32_combout ))

	.dataa(\inst|Arena_Sum_32bit~32_combout ),
	.datab(\inst|Arena_Sum_32bit [5]),
	.datac(vcc),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [5]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[5] .lut_mask = 16'hCCAA;
defparam \inst|Arena_Sum_32bit[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[4]));
// synopsys translate_off
defparam \Arena_A_32bit[4]~I .input_async_reset = "none";
defparam \Arena_A_32bit[4]~I .input_power_up = "low";
defparam \Arena_A_32bit[4]~I .input_register_mode = "none";
defparam \Arena_A_32bit[4]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[4]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[4]~I .oe_power_up = "low";
defparam \Arena_A_32bit[4]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[4]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[4]~I .operation_mode = "input";
defparam \Arena_A_32bit[4]~I .output_async_reset = "none";
defparam \Arena_A_32bit[4]~I .output_power_up = "low";
defparam \Arena_A_32bit[4]~I .output_register_mode = "none";
defparam \Arena_A_32bit[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y24_N21
cycloneii_lcell_ff \inst2[4] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Arena_A_32bit~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[4]));

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[5]));
// synopsys translate_off
defparam \Arena_A_32bit[5]~I .input_async_reset = "none";
defparam \Arena_A_32bit[5]~I .input_power_up = "low";
defparam \Arena_A_32bit[5]~I .input_register_mode = "none";
defparam \Arena_A_32bit[5]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[5]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[5]~I .oe_power_up = "low";
defparam \Arena_A_32bit[5]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[5]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[5]~I .operation_mode = "input";
defparam \Arena_A_32bit[5]~I .output_async_reset = "none";
defparam \Arena_A_32bit[5]~I .output_power_up = "low";
defparam \Arena_A_32bit[5]~I .output_register_mode = "none";
defparam \Arena_A_32bit[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y23_N11
cycloneii_lcell_ff \inst2[5] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Arena_A_32bit~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[5]));

// Location: LCCOMB_X1_Y23_N10
cycloneii_lcell_comb \inst|Arena_Sum_32bit~31 (
// Equation(s):
// \inst|Arena_Sum_32bit~31_combout  = inst2[5] $ (inst3[5])

	.dataa(vcc),
	.datab(vcc),
	.datac(inst2[5]),
	.datad(inst3[5]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~31 .lut_mask = 16'h0FF0;
defparam \inst|Arena_Sum_32bit~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[2]));
// synopsys translate_off
defparam \Arena_A_32bit[2]~I .input_async_reset = "none";
defparam \Arena_A_32bit[2]~I .input_power_up = "low";
defparam \Arena_A_32bit[2]~I .input_register_mode = "none";
defparam \Arena_A_32bit[2]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[2]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[2]~I .oe_power_up = "low";
defparam \Arena_A_32bit[2]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[2]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[2]~I .operation_mode = "input";
defparam \Arena_A_32bit[2]~I .output_async_reset = "none";
defparam \Arena_A_32bit[2]~I .output_power_up = "low";
defparam \Arena_A_32bit[2]~I .output_register_mode = "none";
defparam \Arena_A_32bit[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X2_Y25_N17
cycloneii_lcell_ff \inst2[2] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Arena_A_32bit~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[2]));

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[1]));
// synopsys translate_off
defparam \Arena_A_32bit[1]~I .input_async_reset = "none";
defparam \Arena_A_32bit[1]~I .input_power_up = "low";
defparam \Arena_A_32bit[1]~I .input_register_mode = "none";
defparam \Arena_A_32bit[1]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[1]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[1]~I .oe_power_up = "low";
defparam \Arena_A_32bit[1]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[1]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[1]~I .operation_mode = "input";
defparam \Arena_A_32bit[1]~I .output_async_reset = "none";
defparam \Arena_A_32bit[1]~I .output_power_up = "low";
defparam \Arena_A_32bit[1]~I .output_register_mode = "none";
defparam \Arena_A_32bit[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y24_N9
cycloneii_lcell_ff \inst2[1] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Arena_A_32bit~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[1]));

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_Cin_32bit~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_Cin_32bit~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Cin_32bit));
// synopsys translate_off
defparam \Arena_Cin_32bit~I .input_async_reset = "none";
defparam \Arena_Cin_32bit~I .input_power_up = "low";
defparam \Arena_Cin_32bit~I .input_register_mode = "none";
defparam \Arena_Cin_32bit~I .input_sync_reset = "none";
defparam \Arena_Cin_32bit~I .oe_async_reset = "none";
defparam \Arena_Cin_32bit~I .oe_power_up = "low";
defparam \Arena_Cin_32bit~I .oe_register_mode = "none";
defparam \Arena_Cin_32bit~I .oe_sync_reset = "none";
defparam \Arena_Cin_32bit~I .operation_mode = "input";
defparam \Arena_Cin_32bit~I .output_async_reset = "none";
defparam \Arena_Cin_32bit~I .output_power_up = "low";
defparam \Arena_Cin_32bit~I .output_register_mode = "none";
defparam \Arena_Cin_32bit~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N6
cycloneii_lcell_comb \inst|Arena_Sum_32bit~37 (
// Equation(s):
// \inst|Arena_Sum_32bit~37_combout  = inst2[0] $ (\Arena_Cin_32bit~combout  $ (inst3[0]))

	.dataa(inst2[0]),
	.datab(\Arena_Cin_32bit~combout ),
	.datac(vcc),
	.datad(inst3[0]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~37 .lut_mask = 16'h9966;
defparam \inst|Arena_Sum_32bit~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N26
cycloneii_lcell_comb \inst|Arena_Sum_32bit[0] (
// Equation(s):
// \inst|Arena_Sum_32bit [0] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit [0])) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit~37_combout )))

	.dataa(\inst|Arena_Sum_32bit [0]),
	.datab(\inst|Arena_Sum_32bit~37_combout ),
	.datac(vcc),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [0]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[0] .lut_mask = 16'hAACC;
defparam \inst|Arena_Sum_32bit[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_Bin_32bit~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_Bin_32bit~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Bin_32bit));
// synopsys translate_off
defparam \Arena_Bin_32bit~I .input_async_reset = "none";
defparam \Arena_Bin_32bit~I .input_power_up = "low";
defparam \Arena_Bin_32bit~I .input_register_mode = "none";
defparam \Arena_Bin_32bit~I .input_sync_reset = "none";
defparam \Arena_Bin_32bit~I .oe_async_reset = "none";
defparam \Arena_Bin_32bit~I .oe_power_up = "low";
defparam \Arena_Bin_32bit~I .oe_register_mode = "none";
defparam \Arena_Bin_32bit~I .oe_sync_reset = "none";
defparam \Arena_Bin_32bit~I .operation_mode = "input";
defparam \Arena_Bin_32bit~I .output_async_reset = "none";
defparam \Arena_Bin_32bit~I .output_power_up = "low";
defparam \Arena_Bin_32bit~I .output_register_mode = "none";
defparam \Arena_Bin_32bit~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N8
cycloneii_lcell_comb \inst|Arena_Difference_32bit~34 (
// Equation(s):
// \inst|Arena_Difference_32bit~34_combout  = inst2[0] $ (inst3[0] $ (\Arena_Bin_32bit~combout ))

	.dataa(inst2[0]),
	.datab(inst3[0]),
	.datac(vcc),
	.datad(\Arena_Bin_32bit~combout ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~34 .lut_mask = 16'h9966;
defparam \inst|Arena_Difference_32bit~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N22
cycloneii_lcell_comb \inst|Arena_Difference_32bit[0] (
// Equation(s):
// \inst|Arena_Difference_32bit [0] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit~34_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit [0]))

	.dataa(vcc),
	.datab(\inst|Arena_Difference_32bit [0]),
	.datac(\inst|Arena_Difference_32bit~34_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [0]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[0] .lut_mask = 16'hF0CC;
defparam \inst|Arena_Difference_32bit[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N16
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[0]~31 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[0]~31_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [0]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [0]))

	.dataa(vcc),
	.datab(\Arena_sub_add~combout ),
	.datac(\inst|Arena_Sum_32bit [0]),
	.datad(\inst|Arena_Difference_32bit [0]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[0]~31 .lut_mask = 16'hFC30;
defparam \inst7|$00000|auto_generated|result_node[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y24_N17
cycloneii_lcell_ff \inst3[0] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[0]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[0]));

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[0]));
// synopsys translate_off
defparam \Arena_A_32bit[0]~I .input_async_reset = "none";
defparam \Arena_A_32bit[0]~I .input_power_up = "low";
defparam \Arena_A_32bit[0]~I .input_register_mode = "none";
defparam \Arena_A_32bit[0]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[0]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[0]~I .oe_power_up = "low";
defparam \Arena_A_32bit[0]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[0]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[0]~I .operation_mode = "input";
defparam \Arena_A_32bit[0]~I .output_async_reset = "none";
defparam \Arena_A_32bit[0]~I .output_power_up = "low";
defparam \Arena_A_32bit[0]~I .output_register_mode = "none";
defparam \Arena_A_32bit[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y24_N27
cycloneii_lcell_ff \inst2[0] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Arena_A_32bit~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[0]));

// Location: LCCOMB_X1_Y24_N14
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~6 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~6_combout  = (\Arena_Bin_32bit~combout  & ((inst3[0]) # (!inst2[0]))) # (!\Arena_Bin_32bit~combout  & (inst3[0] & !inst2[0]))

	.dataa(\Arena_Bin_32bit~combout ),
	.datab(vcc),
	.datac(inst3[0]),
	.datad(inst2[0]),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~6 .lut_mask = 16'hA0FA;
defparam \inst|Arena_Bout_32bit_vars~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N28
cycloneii_lcell_comb \inst|Arena_Sum_32bit~35 (
// Equation(s):
// \inst|Arena_Sum_32bit~35_combout  = inst2[2] $ (inst3[2])

	.dataa(vcc),
	.datab(vcc),
	.datac(inst2[2]),
	.datad(inst3[2]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~35 .lut_mask = 16'h0FF0;
defparam \inst|Arena_Sum_32bit~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N26
cycloneii_lcell_comb \inst|Arena_Difference_32bit~32 (
// Equation(s):
// \inst|Arena_Difference_32bit~32_combout  = \inst|Arena_Sum_32bit~35_combout  $ (((inst3[1] & ((\inst|Arena_Bout_32bit_vars~6_combout ) # (!inst2[1]))) # (!inst3[1] & (!inst2[1] & \inst|Arena_Bout_32bit_vars~6_combout ))))

	.dataa(inst3[1]),
	.datab(inst2[1]),
	.datac(\inst|Arena_Bout_32bit_vars~6_combout ),
	.datad(\inst|Arena_Sum_32bit~35_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~32 .lut_mask = 16'h4DB2;
defparam \inst|Arena_Difference_32bit~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N18
cycloneii_lcell_comb \inst|Arena_Difference_32bit[2] (
// Equation(s):
// \inst|Arena_Difference_32bit [2] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit~32_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit [2]))

	.dataa(vcc),
	.datab(\inst|Arena_Difference_32bit [2]),
	.datac(\inst|Arena_Difference_32bit~32_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [2]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[2] .lut_mask = 16'hF0CC;
defparam \inst|Arena_Difference_32bit[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N2
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[2]~29 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[2]~29_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [2]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [2]))

	.dataa(\inst|Arena_Sum_32bit [2]),
	.datab(\Arena_sub_add~combout ),
	.datac(vcc),
	.datad(\inst|Arena_Difference_32bit [2]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[2]~29 .lut_mask = 16'hEE22;
defparam \inst7|$00000|auto_generated|result_node[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y25_N3
cycloneii_lcell_ff \inst3[2] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[2]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[2]));

// Location: LCCOMB_X2_Y25_N10
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~4 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~4_combout  = (!inst2[2] & inst3[2])

	.dataa(vcc),
	.datab(vcc),
	.datac(inst2[2]),
	.datad(inst3[2]),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~4 .lut_mask = 16'h0F00;
defparam \inst|Arena_Bout_32bit_vars~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[3]));
// synopsys translate_off
defparam \Arena_A_32bit[3]~I .input_async_reset = "none";
defparam \Arena_A_32bit[3]~I .input_power_up = "low";
defparam \Arena_A_32bit[3]~I .input_register_mode = "none";
defparam \Arena_A_32bit[3]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[3]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[3]~I .oe_power_up = "low";
defparam \Arena_A_32bit[3]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[3]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[3]~I .operation_mode = "input";
defparam \Arena_A_32bit[3]~I .output_async_reset = "none";
defparam \Arena_A_32bit[3]~I .output_power_up = "low";
defparam \Arena_A_32bit[3]~I .output_register_mode = "none";
defparam \Arena_A_32bit[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y24_N7
cycloneii_lcell_ff \inst2[3] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Arena_A_32bit~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[3]));

// Location: LCCOMB_X2_Y25_N16
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~5 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~5_combout  = (inst3[2]) # (!inst2[2])

	.dataa(vcc),
	.datab(vcc),
	.datac(inst2[2]),
	.datad(inst3[2]),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~5 .lut_mask = 16'hFF0F;
defparam \inst|Arena_Bout_32bit_vars~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N12
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~7 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~7_combout  = (\inst|Arena_Bout_32bit_vars~5_combout  & ((inst3[1] & ((\inst|Arena_Bout_32bit_vars~6_combout ) # (!inst2[1]))) # (!inst3[1] & (!inst2[1] & \inst|Arena_Bout_32bit_vars~6_combout ))))

	.dataa(inst3[1]),
	.datab(inst2[1]),
	.datac(\inst|Arena_Bout_32bit_vars~6_combout ),
	.datad(\inst|Arena_Bout_32bit_vars~5_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~7 .lut_mask = 16'hB200;
defparam \inst|Arena_Bout_32bit_vars~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N6
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~8 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~8_combout  = (inst3[3] & ((\inst|Arena_Bout_32bit_vars~4_combout ) # ((\inst|Arena_Bout_32bit_vars~7_combout ) # (!inst2[3])))) # (!inst3[3] & (!inst2[3] & ((\inst|Arena_Bout_32bit_vars~4_combout ) # 
// (\inst|Arena_Bout_32bit_vars~7_combout ))))

	.dataa(inst3[3]),
	.datab(\inst|Arena_Bout_32bit_vars~4_combout ),
	.datac(inst2[3]),
	.datad(\inst|Arena_Bout_32bit_vars~7_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~8 .lut_mask = 16'hAF8E;
defparam \inst|Arena_Bout_32bit_vars~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y25_N8
cycloneii_lcell_comb \inst|Arena_Difference_32bit~29 (
// Equation(s):
// \inst|Arena_Difference_32bit~29_combout  = \inst|Arena_Sum_32bit~31_combout  $ (((inst3[4] & ((\inst|Arena_Bout_32bit_vars~8_combout ) # (!inst2[4]))) # (!inst3[4] & (!inst2[4] & \inst|Arena_Bout_32bit_vars~8_combout ))))

	.dataa(inst3[4]),
	.datab(inst2[4]),
	.datac(\inst|Arena_Sum_32bit~31_combout ),
	.datad(\inst|Arena_Bout_32bit_vars~8_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~29 .lut_mask = 16'h4BD2;
defparam \inst|Arena_Difference_32bit~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N2
cycloneii_lcell_comb \inst|Arena_Difference_32bit[5] (
// Equation(s):
// \inst|Arena_Difference_32bit [5] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit~29_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit [5]))

	.dataa(vcc),
	.datab(\inst|Arena_Difference_32bit [5]),
	.datac(\inst|Arena_Difference_32bit~29_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [5]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[5] .lut_mask = 16'hF0CC;
defparam \inst|Arena_Difference_32bit[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N24
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[5]~26 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[5]~26_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [5]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [5]))

	.dataa(vcc),
	.datab(\Arena_sub_add~combout ),
	.datac(\inst|Arena_Sum_32bit [5]),
	.datad(\inst|Arena_Difference_32bit [5]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[5]~26 .lut_mask = 16'hFC30;
defparam \inst7|$00000|auto_generated|result_node[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y23_N25
cycloneii_lcell_ff \inst3[5] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[5]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[5]));

// Location: LCCOMB_X1_Y23_N20
cycloneii_lcell_comb \inst|Arena_Sum_32bit[6] (
// Equation(s):
// \inst|Arena_Sum_32bit [6] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit [6]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit~30_combout ))

	.dataa(\inst|Arena_Sum_32bit~30_combout ),
	.datab(vcc),
	.datac(\inst|Arena_Sum_32bit [6]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [6]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[6] .lut_mask = 16'hF0AA;
defparam \inst|Arena_Sum_32bit[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N26
cycloneii_lcell_comb \inst|Arena_Difference_32bit[6] (
// Equation(s):
// \inst|Arena_Difference_32bit [6] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit~28_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit [6])))

	.dataa(\inst|Arena_Difference_32bit~28_combout ),
	.datab(\inst|Arena_Difference_32bit [6]),
	.datac(vcc),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [6]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[6] .lut_mask = 16'hAACC;
defparam \inst|Arena_Difference_32bit[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N22
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[6]~25 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[6]~25_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [6]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [6]))

	.dataa(vcc),
	.datab(\Arena_sub_add~combout ),
	.datac(\inst|Arena_Sum_32bit [6]),
	.datad(\inst|Arena_Difference_32bit [6]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[6]~25 .lut_mask = 16'hFC30;
defparam \inst7|$00000|auto_generated|result_node[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y23_N23
cycloneii_lcell_ff \inst3[6] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[6]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[6]));

// Location: LCCOMB_X5_Y25_N14
cycloneii_lcell_comb \inst|Arena_Sum_32bit[4] (
// Equation(s):
// \inst|Arena_Sum_32bit [4] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit [4]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit~33_combout ))

	.dataa(\inst|Arena_Sum_32bit~33_combout ),
	.datab(vcc),
	.datac(\inst|Arena_Sum_32bit [4]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [4]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[4] .lut_mask = 16'hF0AA;
defparam \inst|Arena_Sum_32bit[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y25_N30
cycloneii_lcell_comb \inst|Arena_Difference_32bit~30 (
// Equation(s):
// \inst|Arena_Difference_32bit~30_combout  = inst3[4] $ (inst2[4] $ (\inst|Arena_Bout_32bit_vars~8_combout ))

	.dataa(inst3[4]),
	.datab(inst2[4]),
	.datac(vcc),
	.datad(\inst|Arena_Bout_32bit_vars~8_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~30 .lut_mask = 16'h9966;
defparam \inst|Arena_Difference_32bit~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y25_N12
cycloneii_lcell_comb \inst|Arena_Difference_32bit[4] (
// Equation(s):
// \inst|Arena_Difference_32bit [4] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit~30_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit [4])))

	.dataa(vcc),
	.datab(\inst|Arena_Difference_32bit~30_combout ),
	.datac(\inst|Arena_Difference_32bit [4]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [4]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[4] .lut_mask = 16'hCCF0;
defparam \inst|Arena_Difference_32bit[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y25_N16
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[4]~27 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[4]~27_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [4]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [4]))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [4]),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|Arena_Difference_32bit [4]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[4]~27 .lut_mask = 16'hFC0C;
defparam \inst7|$00000|auto_generated|result_node[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y25_N17
cycloneii_lcell_ff \inst3[4] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[4]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[4]));

// Location: LCCOMB_X1_Y25_N26
cycloneii_lcell_comb \inst|Arena_Difference_32bit~31 (
// Equation(s):
// \inst|Arena_Difference_32bit~31_combout  = inst3[3] $ (inst2[3] $ (((\inst|Arena_Bout_32bit_vars~4_combout ) # (\inst|Arena_Bout_32bit_vars~7_combout ))))

	.dataa(inst3[3]),
	.datab(\inst|Arena_Bout_32bit_vars~4_combout ),
	.datac(\inst|Arena_Bout_32bit_vars~7_combout ),
	.datad(inst2[3]),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~31 .lut_mask = 16'hA956;
defparam \inst|Arena_Difference_32bit~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y25_N0
cycloneii_lcell_comb \inst|Arena_Difference_32bit[3] (
// Equation(s):
// \inst|Arena_Difference_32bit [3] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit~31_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit [3]))

	.dataa(vcc),
	.datab(\inst|Arena_Difference_32bit [3]),
	.datac(\inst|Arena_Difference_32bit~31_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [3]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[3] .lut_mask = 16'hF0CC;
defparam \inst|Arena_Difference_32bit[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y25_N22
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[3]~28 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[3]~28_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [3]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [3]))

	.dataa(\inst|Arena_Sum_32bit [3]),
	.datab(vcc),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|Arena_Difference_32bit [3]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[3]~28 .lut_mask = 16'hFA0A;
defparam \inst7|$00000|auto_generated|result_node[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y25_N23
cycloneii_lcell_ff \inst3[3] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[3]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[3]));

// Location: LCCOMB_X1_Y24_N4
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~3 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~3_combout  = (inst2[0] & ((\Arena_Cin_32bit~combout ) # (inst3[0])))

	.dataa(\Arena_Cin_32bit~combout ),
	.datab(vcc),
	.datac(inst3[0]),
	.datad(inst2[0]),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~3 .lut_mask = 16'hFA00;
defparam \inst|Arena_Cout_32bit_vars~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N10
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~2 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~2_combout  = (\Arena_Cin_32bit~combout  & inst3[0])

	.dataa(\Arena_Cin_32bit~combout ),
	.datab(vcc),
	.datac(inst3[0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~2 .lut_mask = 16'hA0A0;
defparam \inst|Arena_Cout_32bit_vars~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N8
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~4 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~4_combout  = (inst3[1] & ((\inst|Arena_Cout_32bit_vars~3_combout ) # ((inst2[1]) # (\inst|Arena_Cout_32bit_vars~2_combout )))) # (!inst3[1] & (inst2[1] & ((\inst|Arena_Cout_32bit_vars~3_combout ) # 
// (\inst|Arena_Cout_32bit_vars~2_combout ))))

	.dataa(inst3[1]),
	.datab(\inst|Arena_Cout_32bit_vars~3_combout ),
	.datac(inst2[1]),
	.datad(\inst|Arena_Cout_32bit_vars~2_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~4 .lut_mask = 16'hFAE8;
defparam \inst|Arena_Cout_32bit_vars~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N20
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~5 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~5_combout  = (inst3[2] & \inst|Arena_Cout_32bit_vars~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(inst3[2]),
	.datad(\inst|Arena_Cout_32bit_vars~4_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~5 .lut_mask = 16'hF000;
defparam \inst|Arena_Cout_32bit_vars~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N6
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~6 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~6_combout  = (inst2[2] & ((inst3[2]) # (\inst|Arena_Cout_32bit_vars~4_combout )))

	.dataa(vcc),
	.datab(inst3[2]),
	.datac(inst2[2]),
	.datad(\inst|Arena_Cout_32bit_vars~4_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~6 .lut_mask = 16'hF0C0;
defparam \inst|Arena_Cout_32bit_vars~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N28
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~7 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~7_combout  = (inst2[3] & ((inst3[3]) # ((\inst|Arena_Cout_32bit_vars~5_combout ) # (\inst|Arena_Cout_32bit_vars~6_combout )))) # (!inst2[3] & (inst3[3] & ((\inst|Arena_Cout_32bit_vars~5_combout ) # 
// (\inst|Arena_Cout_32bit_vars~6_combout ))))

	.dataa(inst2[3]),
	.datab(inst3[3]),
	.datac(\inst|Arena_Cout_32bit_vars~5_combout ),
	.datad(\inst|Arena_Cout_32bit_vars~6_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~7 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit_vars~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N22
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~8 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~8_combout  = (inst2[4] & ((inst3[4]) # (\inst|Arena_Cout_32bit_vars~7_combout ))) # (!inst2[4] & (inst3[4] & \inst|Arena_Cout_32bit_vars~7_combout ))

	.dataa(vcc),
	.datab(inst2[4]),
	.datac(inst3[4]),
	.datad(\inst|Arena_Cout_32bit_vars~7_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~8 .lut_mask = 16'hFCC0;
defparam \inst|Arena_Cout_32bit_vars~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N8
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~46 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~46_combout  = (inst3[6] & ((inst2[5] & ((inst3[5]) # (\inst|Arena_Cout_32bit_vars~8_combout ))) # (!inst2[5] & (inst3[5] & \inst|Arena_Cout_32bit_vars~8_combout ))))

	.dataa(inst2[5]),
	.datab(inst3[5]),
	.datac(inst3[6]),
	.datad(\inst|Arena_Cout_32bit_vars~8_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~46 .lut_mask = 16'hE080;
defparam \inst|Arena_Cout_32bit_vars~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N12
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~9 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~9_combout  = (inst3[5] & ((inst2[5]) # (\inst|Arena_Cout_32bit_vars~8_combout ))) # (!inst3[5] & (inst2[5] & \inst|Arena_Cout_32bit_vars~8_combout ))

	.dataa(vcc),
	.datab(inst3[5]),
	.datac(inst2[5]),
	.datad(\inst|Arena_Cout_32bit_vars~8_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~9 .lut_mask = 16'hFCC0;
defparam \inst|Arena_Cout_32bit_vars~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N26
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~10 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~10_combout  = (inst2[6] & ((inst3[6]) # (\inst|Arena_Cout_32bit_vars~9_combout )))

	.dataa(inst2[6]),
	.datab(vcc),
	.datac(inst3[6]),
	.datad(\inst|Arena_Cout_32bit_vars~9_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~10 .lut_mask = 16'hAAA0;
defparam \inst|Arena_Cout_32bit_vars~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N0
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~11 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~11_combout  = (inst3[7] & ((inst2[7]) # ((\inst|Arena_Cout_32bit_vars~46_combout ) # (\inst|Arena_Cout_32bit_vars~10_combout )))) # (!inst3[7] & (inst2[7] & ((\inst|Arena_Cout_32bit_vars~46_combout ) # 
// (\inst|Arena_Cout_32bit_vars~10_combout ))))

	.dataa(inst3[7]),
	.datab(inst2[7]),
	.datac(\inst|Arena_Cout_32bit_vars~46_combout ),
	.datad(\inst|Arena_Cout_32bit_vars~10_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~11 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit_vars~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N4
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~13 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~13_combout  = (inst2[8] & ((inst3[8]) # (\inst|Arena_Cout_32bit_vars~11_combout )))

	.dataa(vcc),
	.datab(inst2[8]),
	.datac(inst3[8]),
	.datad(\inst|Arena_Cout_32bit_vars~11_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~13 .lut_mask = 16'hCCC0;
defparam \inst|Arena_Cout_32bit_vars~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N0
cycloneii_lcell_comb \inst|Arena_Sum_32bit~27 (
// Equation(s):
// \inst|Arena_Sum_32bit~27_combout  = inst3[9] $ (inst2[9] $ (((\inst|Arena_Cout_32bit_vars~12_combout ) # (\inst|Arena_Cout_32bit_vars~13_combout ))))

	.dataa(\inst|Arena_Cout_32bit_vars~12_combout ),
	.datab(inst3[9]),
	.datac(inst2[9]),
	.datad(\inst|Arena_Cout_32bit_vars~13_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~27 .lut_mask = 16'hC396;
defparam \inst|Arena_Sum_32bit~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N14
cycloneii_lcell_comb \inst|Arena_Sum_32bit[9] (
// Equation(s):
// \inst|Arena_Sum_32bit [9] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit [9]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit~27_combout ))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit~27_combout ),
	.datac(\inst|Arena_Sum_32bit [9]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [9]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[9] .lut_mask = 16'hF0CC;
defparam \inst|Arena_Sum_32bit[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[6]));
// synopsys translate_off
defparam \Arena_A_32bit[6]~I .input_async_reset = "none";
defparam \Arena_A_32bit[6]~I .input_power_up = "low";
defparam \Arena_A_32bit[6]~I .input_register_mode = "none";
defparam \Arena_A_32bit[6]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[6]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[6]~I .oe_power_up = "low";
defparam \Arena_A_32bit[6]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[6]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[6]~I .operation_mode = "input";
defparam \Arena_A_32bit[6]~I .output_async_reset = "none";
defparam \Arena_A_32bit[6]~I .output_power_up = "low";
defparam \Arena_A_32bit[6]~I .output_register_mode = "none";
defparam \Arena_A_32bit[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y24_N31
cycloneii_lcell_ff \inst2[6] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Arena_A_32bit~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[6]));

// Location: LCCOMB_X1_Y23_N0
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~3 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~3_combout  = (inst3[5]) # (!inst2[5])

	.dataa(inst3[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(inst2[5]),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~3 .lut_mask = 16'hAAFF;
defparam \inst|Arena_Bout_32bit_vars~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N20
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~9 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~9_combout  = (\inst|Arena_Bout_32bit_vars~3_combout  & ((inst3[4] & ((\inst|Arena_Bout_32bit_vars~8_combout ) # (!inst2[4]))) # (!inst3[4] & (!inst2[4] & \inst|Arena_Bout_32bit_vars~8_combout ))))

	.dataa(inst3[4]),
	.datab(\inst|Arena_Bout_32bit_vars~3_combout ),
	.datac(inst2[4]),
	.datad(\inst|Arena_Bout_32bit_vars~8_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~9 .lut_mask = 16'h8C08;
defparam \inst|Arena_Bout_32bit_vars~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N30
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~10 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~10_combout  = (inst3[6] & ((\inst|Arena_Bout_32bit_vars~2_combout ) # ((\inst|Arena_Bout_32bit_vars~9_combout ) # (!inst2[6])))) # (!inst3[6] & (!inst2[6] & ((\inst|Arena_Bout_32bit_vars~2_combout ) # 
// (\inst|Arena_Bout_32bit_vars~9_combout ))))

	.dataa(\inst|Arena_Bout_32bit_vars~2_combout ),
	.datab(inst3[6]),
	.datac(inst2[6]),
	.datad(\inst|Arena_Bout_32bit_vars~9_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~10 .lut_mask = 16'hCF8E;
defparam \inst|Arena_Bout_32bit_vars~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N0
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~11 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~11_combout  = (inst3[7] & ((\inst|Arena_Bout_32bit_vars~10_combout ) # (!inst2[7]))) # (!inst3[7] & (!inst2[7] & \inst|Arena_Bout_32bit_vars~10_combout ))

	.dataa(inst3[7]),
	.datab(vcc),
	.datac(inst2[7]),
	.datad(\inst|Arena_Bout_32bit_vars~10_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~11 .lut_mask = 16'hAF0A;
defparam \inst|Arena_Bout_32bit_vars~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N2
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~12 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~12_combout  = (inst3[8] & ((\inst|Arena_Bout_32bit_vars~11_combout ) # (!inst2[8]))) # (!inst3[8] & (!inst2[8] & \inst|Arena_Bout_32bit_vars~11_combout ))

	.dataa(vcc),
	.datab(inst3[8]),
	.datac(inst2[8]),
	.datad(\inst|Arena_Bout_32bit_vars~11_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~12 .lut_mask = 16'hCF0C;
defparam \inst|Arena_Bout_32bit_vars~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N30
cycloneii_lcell_comb \inst|Arena_Difference_32bit~25 (
// Equation(s):
// \inst|Arena_Difference_32bit~25_combout  = inst2[9] $ (inst3[9] $ (\inst|Arena_Bout_32bit_vars~12_combout ))

	.dataa(inst2[9]),
	.datab(inst3[9]),
	.datac(vcc),
	.datad(\inst|Arena_Bout_32bit_vars~12_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~25 .lut_mask = 16'h9966;
defparam \inst|Arena_Difference_32bit~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N28
cycloneii_lcell_comb \inst|Arena_Difference_32bit[9] (
// Equation(s):
// \inst|Arena_Difference_32bit [9] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit~25_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit [9])))

	.dataa(vcc),
	.datab(\inst|Arena_Difference_32bit~25_combout ),
	.datac(\inst|Arena_Difference_32bit [9]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [9]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[9] .lut_mask = 16'hCCF0;
defparam \inst|Arena_Difference_32bit[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N24
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[9]~22 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[9]~22_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [9]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [9]))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [9]),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|Arena_Difference_32bit [9]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[9]~22 .lut_mask = 16'hFC0C;
defparam \inst7|$00000|auto_generated|result_node[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y26_N25
cycloneii_lcell_ff \inst3[9] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[9]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[9]));

// Location: LCCOMB_X2_Y25_N30
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~12 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~12_combout  = (inst3[8] & \inst|Arena_Cout_32bit_vars~11_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(inst3[8]),
	.datad(\inst|Arena_Cout_32bit_vars~11_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~12 .lut_mask = 16'hF000;
defparam \inst|Arena_Cout_32bit_vars~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N14
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~14 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~14_combout  = (inst2[9] & ((inst3[9]) # ((\inst|Arena_Cout_32bit_vars~13_combout ) # (\inst|Arena_Cout_32bit_vars~12_combout )))) # (!inst2[9] & (inst3[9] & ((\inst|Arena_Cout_32bit_vars~13_combout ) # 
// (\inst|Arena_Cout_32bit_vars~12_combout ))))

	.dataa(inst2[9]),
	.datab(inst3[9]),
	.datac(\inst|Arena_Cout_32bit_vars~13_combout ),
	.datad(\inst|Arena_Cout_32bit_vars~12_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~14 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit_vars~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N10
cycloneii_lcell_comb \inst|Arena_Sum_32bit~26 (
// Equation(s):
// \inst|Arena_Sum_32bit~26_combout  = inst2[10] $ (\inst|Arena_Cout_32bit_vars~14_combout  $ (inst3[10]))

	.dataa(vcc),
	.datab(inst2[10]),
	.datac(\inst|Arena_Cout_32bit_vars~14_combout ),
	.datad(inst3[10]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~26 .lut_mask = 16'hC33C;
defparam \inst|Arena_Sum_32bit~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N18
cycloneii_lcell_comb \inst|Arena_Sum_32bit[10] (
// Equation(s):
// \inst|Arena_Sum_32bit [10] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit [10])) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit~26_combout )))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [10]),
	.datac(\inst|Arena_Sum_32bit~26_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [10]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[10] .lut_mask = 16'hCCF0;
defparam \inst|Arena_Sum_32bit[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N0
cycloneii_lcell_comb \inst|Arena_Difference_32bit[10] (
// Equation(s):
// \inst|Arena_Difference_32bit [10] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit~24_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit [10])))

	.dataa(\inst|Arena_Difference_32bit~24_combout ),
	.datab(vcc),
	.datac(\inst|Arena_Difference_32bit [10]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [10]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[10] .lut_mask = 16'hAAF0;
defparam \inst|Arena_Difference_32bit[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N10
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[10]~21 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[10]~21_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [10]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [10]))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [10]),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|Arena_Difference_32bit [10]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[10]~21 .lut_mask = 16'hFC0C;
defparam \inst7|$00000|auto_generated|result_node[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y26_N11
cycloneii_lcell_ff \inst3[10] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[10]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[10]));

// Location: LCCOMB_X1_Y24_N28
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~13 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~13_combout  = (inst3[9] & ((\inst|Arena_Bout_32bit_vars~12_combout ) # (!inst2[9]))) # (!inst3[9] & (!inst2[9] & \inst|Arena_Bout_32bit_vars~12_combout ))

	.dataa(vcc),
	.datab(inst3[9]),
	.datac(inst2[9]),
	.datad(\inst|Arena_Bout_32bit_vars~12_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~13 .lut_mask = 16'hCF0C;
defparam \inst|Arena_Bout_32bit_vars~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N18
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~14 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~14_combout  = (inst3[10] & ((\inst|Arena_Bout_32bit_vars~13_combout ) # (!inst2[10]))) # (!inst3[10] & (!inst2[10] & \inst|Arena_Bout_32bit_vars~13_combout ))

	.dataa(vcc),
	.datab(inst3[10]),
	.datac(inst2[10]),
	.datad(\inst|Arena_Bout_32bit_vars~13_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~14 .lut_mask = 16'hCF0C;
defparam \inst|Arena_Bout_32bit_vars~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N22
cycloneii_lcell_comb \inst|Arena_Difference_32bit~23 (
// Equation(s):
// \inst|Arena_Difference_32bit~23_combout  = inst2[11] $ (\inst|Arena_Bout_32bit_vars~14_combout  $ (inst3[11]))

	.dataa(inst2[11]),
	.datab(vcc),
	.datac(\inst|Arena_Bout_32bit_vars~14_combout ),
	.datad(inst3[11]),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~23 .lut_mask = 16'hA55A;
defparam \inst|Arena_Difference_32bit~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N12
cycloneii_lcell_comb \inst|Arena_Difference_32bit[11] (
// Equation(s):
// \inst|Arena_Difference_32bit [11] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit~23_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit [11]))

	.dataa(\inst|Arena_Difference_32bit [11]),
	.datab(\inst|Arena_Difference_32bit~23_combout ),
	.datac(vcc),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [11]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[11] .lut_mask = 16'hCCAA;
defparam \inst|Arena_Difference_32bit[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N8
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[11]~20 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[11]~20_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [11]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [11]))

	.dataa(\inst|Arena_Sum_32bit [11]),
	.datab(\Arena_sub_add~combout ),
	.datac(vcc),
	.datad(\inst|Arena_Difference_32bit [11]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[11]~20 .lut_mask = 16'hEE22;
defparam \inst7|$00000|auto_generated|result_node[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y26_N9
cycloneii_lcell_ff \inst3[11] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[11]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[11]));

// Location: LCCOMB_X3_Y25_N14
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~16 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~16_combout  = (inst2[10] & ((inst3[10]) # (\inst|Arena_Cout_32bit_vars~14_combout )))

	.dataa(vcc),
	.datab(inst2[10]),
	.datac(inst3[10]),
	.datad(\inst|Arena_Cout_32bit_vars~14_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~16 .lut_mask = 16'hCCC0;
defparam \inst|Arena_Cout_32bit_vars~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N24
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~15 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~15_combout  = (\inst|Arena_Cout_32bit_vars~14_combout  & inst3[10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Arena_Cout_32bit_vars~14_combout ),
	.datad(inst3[10]),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~15 .lut_mask = 16'hF000;
defparam \inst|Arena_Cout_32bit_vars~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y25_N12
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~17 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~17_combout  = (inst2[11] & ((inst3[11]) # ((\inst|Arena_Cout_32bit_vars~16_combout ) # (\inst|Arena_Cout_32bit_vars~15_combout )))) # (!inst2[11] & (inst3[11] & ((\inst|Arena_Cout_32bit_vars~16_combout ) # 
// (\inst|Arena_Cout_32bit_vars~15_combout ))))

	.dataa(inst2[11]),
	.datab(inst3[11]),
	.datac(\inst|Arena_Cout_32bit_vars~16_combout ),
	.datad(\inst|Arena_Cout_32bit_vars~15_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~17 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit_vars~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y25_N22
cycloneii_lcell_comb \inst|Arena_Sum_32bit~24 (
// Equation(s):
// \inst|Arena_Sum_32bit~24_combout  = inst2[12] $ (inst3[12] $ (\inst|Arena_Cout_32bit_vars~17_combout ))

	.dataa(inst2[12]),
	.datab(vcc),
	.datac(inst3[12]),
	.datad(\inst|Arena_Cout_32bit_vars~17_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~24 .lut_mask = 16'hA55A;
defparam \inst|Arena_Sum_32bit~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N14
cycloneii_lcell_comb \inst|Arena_Sum_32bit[12] (
// Equation(s):
// \inst|Arena_Sum_32bit [12] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit [12]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit~24_combout ))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit~24_combout ),
	.datac(\inst|Arena_Sum_32bit [12]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [12]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[12] .lut_mask = 16'hF0CC;
defparam \inst|Arena_Sum_32bit[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N28
cycloneii_lcell_comb \inst|Arena_Difference_32bit[12] (
// Equation(s):
// \inst|Arena_Difference_32bit [12] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit~22_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit [12])))

	.dataa(\inst|Arena_Difference_32bit~22_combout ),
	.datab(vcc),
	.datac(\inst|Arena_Difference_32bit [12]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [12]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[12] .lut_mask = 16'hAAF0;
defparam \inst|Arena_Difference_32bit[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N12
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[12]~19 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[12]~19_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [12]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [12]))

	.dataa(\Arena_sub_add~combout ),
	.datab(vcc),
	.datac(\inst|Arena_Sum_32bit [12]),
	.datad(\inst|Arena_Difference_32bit [12]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[12]~19 .lut_mask = 16'hFA50;
defparam \inst7|$00000|auto_generated|result_node[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y23_N13
cycloneii_lcell_ff \inst3[12] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[12]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[12]));

// Location: LCCOMB_X3_Y25_N20
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~19 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~19_combout  = (inst2[12] & ((inst3[12]) # (\inst|Arena_Cout_32bit_vars~17_combout )))

	.dataa(inst2[12]),
	.datab(vcc),
	.datac(inst3[12]),
	.datad(\inst|Arena_Cout_32bit_vars~17_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~19 .lut_mask = 16'hAAA0;
defparam \inst|Arena_Cout_32bit_vars~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y25_N8
cycloneii_lcell_comb \inst|Arena_Sum_32bit~23 (
// Equation(s):
// \inst|Arena_Sum_32bit~23_combout  = inst2[13] $ (inst3[13] $ (((\inst|Arena_Cout_32bit_vars~18_combout ) # (\inst|Arena_Cout_32bit_vars~19_combout ))))

	.dataa(\inst|Arena_Cout_32bit_vars~18_combout ),
	.datab(inst2[13]),
	.datac(inst3[13]),
	.datad(\inst|Arena_Cout_32bit_vars~19_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~23 .lut_mask = 16'hC396;
defparam \inst|Arena_Sum_32bit~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y25_N26
cycloneii_lcell_comb \inst|Arena_Sum_32bit[13] (
// Equation(s):
// \inst|Arena_Sum_32bit [13] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit [13])) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit~23_combout )))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [13]),
	.datac(\inst|Arena_Sum_32bit~23_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [13]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[13] .lut_mask = 16'hCCF0;
defparam \inst|Arena_Sum_32bit[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y25_N28
cycloneii_lcell_comb \inst|Arena_Difference_32bit[13] (
// Equation(s):
// \inst|Arena_Difference_32bit [13] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit~21_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit [13])))

	.dataa(\inst|Arena_Difference_32bit~21_combout ),
	.datab(\inst|Arena_Difference_32bit [13]),
	.datac(vcc),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [13]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[13] .lut_mask = 16'hAACC;
defparam \inst|Arena_Difference_32bit[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y25_N16
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[13]~18 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[13]~18_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [13]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [13]))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [13]),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|Arena_Difference_32bit [13]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[13]~18 .lut_mask = 16'hFC0C;
defparam \inst7|$00000|auto_generated|result_node[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y25_N17
cycloneii_lcell_ff \inst3[13] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[13]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[13]));

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[12]));
// synopsys translate_off
defparam \Arena_A_32bit[12]~I .input_async_reset = "none";
defparam \Arena_A_32bit[12]~I .input_power_up = "low";
defparam \Arena_A_32bit[12]~I .input_register_mode = "none";
defparam \Arena_A_32bit[12]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[12]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[12]~I .oe_power_up = "low";
defparam \Arena_A_32bit[12]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[12]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[12]~I .operation_mode = "input";
defparam \Arena_A_32bit[12]~I .output_async_reset = "none";
defparam \Arena_A_32bit[12]~I .output_power_up = "low";
defparam \Arena_A_32bit[12]~I .output_register_mode = "none";
defparam \Arena_A_32bit[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X2_Y24_N21
cycloneii_lcell_ff \inst2[12] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Arena_A_32bit~combout [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[12]));

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[11]));
// synopsys translate_off
defparam \Arena_A_32bit[11]~I .input_async_reset = "none";
defparam \Arena_A_32bit[11]~I .input_power_up = "low";
defparam \Arena_A_32bit[11]~I .input_register_mode = "none";
defparam \Arena_A_32bit[11]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[11]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[11]~I .oe_power_up = "low";
defparam \Arena_A_32bit[11]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[11]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[11]~I .operation_mode = "input";
defparam \Arena_A_32bit[11]~I .output_async_reset = "none";
defparam \Arena_A_32bit[11]~I .output_power_up = "low";
defparam \Arena_A_32bit[11]~I .output_register_mode = "none";
defparam \Arena_A_32bit[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y24_N25
cycloneii_lcell_ff \inst2[11] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Arena_A_32bit~combout [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[11]));

// Location: LCCOMB_X1_Y24_N24
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~15 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~15_combout  = (inst3[11] & ((\inst|Arena_Bout_32bit_vars~14_combout ) # (!inst2[11]))) # (!inst3[11] & (!inst2[11] & \inst|Arena_Bout_32bit_vars~14_combout ))

	.dataa(vcc),
	.datab(inst3[11]),
	.datac(inst2[11]),
	.datad(\inst|Arena_Bout_32bit_vars~14_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~15 .lut_mask = 16'hCF0C;
defparam \inst|Arena_Bout_32bit_vars~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N12
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~16 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~16_combout  = (inst3[12] & ((\inst|Arena_Bout_32bit_vars~15_combout ) # (!inst2[12]))) # (!inst3[12] & (!inst2[12] & \inst|Arena_Bout_32bit_vars~15_combout ))

	.dataa(inst3[12]),
	.datab(vcc),
	.datac(inst2[12]),
	.datad(\inst|Arena_Bout_32bit_vars~15_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~16 .lut_mask = 16'hAF0A;
defparam \inst|Arena_Bout_32bit_vars~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N22
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~17 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~17_combout  = (inst2[13] & (inst3[13] & \inst|Arena_Bout_32bit_vars~16_combout )) # (!inst2[13] & ((inst3[13]) # (\inst|Arena_Bout_32bit_vars~16_combout )))

	.dataa(inst2[13]),
	.datab(vcc),
	.datac(inst3[13]),
	.datad(\inst|Arena_Bout_32bit_vars~16_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~17 .lut_mask = 16'hF550;
defparam \inst|Arena_Bout_32bit_vars~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y25_N24
cycloneii_lcell_comb \inst|Arena_Difference_32bit~20 (
// Equation(s):
// \inst|Arena_Difference_32bit~20_combout  = inst2[14] $ (inst3[14] $ (\inst|Arena_Bout_32bit_vars~17_combout ))

	.dataa(inst2[14]),
	.datab(inst3[14]),
	.datac(\inst|Arena_Bout_32bit_vars~17_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~20 .lut_mask = 16'h9696;
defparam \inst|Arena_Difference_32bit~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y25_N28
cycloneii_lcell_comb \inst|Arena_Difference_32bit[14] (
// Equation(s):
// \inst|Arena_Difference_32bit [14] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit~20_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit [14])))

	.dataa(vcc),
	.datab(\inst|Arena_Difference_32bit~20_combout ),
	.datac(\inst|Arena_Difference_32bit [14]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [14]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[14] .lut_mask = 16'hCCF0;
defparam \inst|Arena_Difference_32bit[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y25_N14
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[14]~17 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[14]~17_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [14]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [14]))

	.dataa(\inst|Arena_Sum_32bit [14]),
	.datab(vcc),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|Arena_Difference_32bit [14]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[14]~17 .lut_mask = 16'hFA0A;
defparam \inst7|$00000|auto_generated|result_node[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y25_N15
cycloneii_lcell_ff \inst3[14] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[14]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[14]));

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[14]));
// synopsys translate_off
defparam \Arena_A_32bit[14]~I .input_async_reset = "none";
defparam \Arena_A_32bit[14]~I .input_power_up = "low";
defparam \Arena_A_32bit[14]~I .input_register_mode = "none";
defparam \Arena_A_32bit[14]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[14]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[14]~I .oe_power_up = "low";
defparam \Arena_A_32bit[14]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[14]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[14]~I .operation_mode = "input";
defparam \Arena_A_32bit[14]~I .output_async_reset = "none";
defparam \Arena_A_32bit[14]~I .output_power_up = "low";
defparam \Arena_A_32bit[14]~I .output_register_mode = "none";
defparam \Arena_A_32bit[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X2_Y24_N9
cycloneii_lcell_ff \inst2[14] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Arena_A_32bit~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[14]));

// Location: LCCOMB_X2_Y24_N0
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~18 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~18_combout  = (inst3[14] & ((\inst|Arena_Bout_32bit_vars~17_combout ) # (!inst2[14]))) # (!inst3[14] & (!inst2[14] & \inst|Arena_Bout_32bit_vars~17_combout ))

	.dataa(vcc),
	.datab(inst3[14]),
	.datac(inst2[14]),
	.datad(\inst|Arena_Bout_32bit_vars~17_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~18 .lut_mask = 16'hCF0C;
defparam \inst|Arena_Bout_32bit_vars~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N8
cycloneii_lcell_comb \inst|Arena_Difference_32bit~19 (
// Equation(s):
// \inst|Arena_Difference_32bit~19_combout  = inst2[15] $ (\inst|Arena_Bout_32bit_vars~18_combout  $ (inst3[15]))

	.dataa(inst2[15]),
	.datab(\inst|Arena_Bout_32bit_vars~18_combout ),
	.datac(vcc),
	.datad(inst3[15]),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~19 .lut_mask = 16'h9966;
defparam \inst|Arena_Difference_32bit~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N30
cycloneii_lcell_comb \inst|Arena_Difference_32bit[15] (
// Equation(s):
// \inst|Arena_Difference_32bit [15] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit~19_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit [15]))

	.dataa(vcc),
	.datab(\inst|Arena_Difference_32bit [15]),
	.datac(\inst|Arena_Difference_32bit~19_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [15]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[15] .lut_mask = 16'hF0CC;
defparam \inst|Arena_Difference_32bit[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N18
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[15]~16 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[15]~16_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [15]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [15]))

	.dataa(vcc),
	.datab(\Arena_sub_add~combout ),
	.datac(\inst|Arena_Sum_32bit [15]),
	.datad(\inst|Arena_Difference_32bit [15]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[15]~16 .lut_mask = 16'hFC30;
defparam \inst7|$00000|auto_generated|result_node[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N19
cycloneii_lcell_ff \inst3[15] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[15]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[15]));

// Location: LCCOMB_X3_Y25_N10
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~18 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~18_combout  = (inst3[12] & \inst|Arena_Cout_32bit_vars~17_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(inst3[12]),
	.datad(\inst|Arena_Cout_32bit_vars~17_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~18 .lut_mask = 16'hF000;
defparam \inst|Arena_Cout_32bit_vars~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y25_N18
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~20 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~20_combout  = (inst3[13] & ((inst2[13]) # ((\inst|Arena_Cout_32bit_vars~19_combout ) # (\inst|Arena_Cout_32bit_vars~18_combout )))) # (!inst3[13] & (inst2[13] & ((\inst|Arena_Cout_32bit_vars~19_combout ) # 
// (\inst|Arena_Cout_32bit_vars~18_combout ))))

	.dataa(inst3[13]),
	.datab(inst2[13]),
	.datac(\inst|Arena_Cout_32bit_vars~19_combout ),
	.datad(\inst|Arena_Cout_32bit_vars~18_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~20 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit_vars~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y25_N30
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~22 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~22_combout  = (inst2[14] & ((inst3[14]) # (\inst|Arena_Cout_32bit_vars~20_combout )))

	.dataa(inst2[14]),
	.datab(vcc),
	.datac(inst3[14]),
	.datad(\inst|Arena_Cout_32bit_vars~20_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~22 .lut_mask = 16'hAAA0;
defparam \inst|Arena_Cout_32bit_vars~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y25_N24
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~21 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~21_combout  = (inst3[14] & \inst|Arena_Cout_32bit_vars~20_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(inst3[14]),
	.datad(\inst|Arena_Cout_32bit_vars~20_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~21 .lut_mask = 16'hF000;
defparam \inst|Arena_Cout_32bit_vars~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y25_N0
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~23 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~23_combout  = (inst2[15] & ((inst3[15]) # ((\inst|Arena_Cout_32bit_vars~22_combout ) # (\inst|Arena_Cout_32bit_vars~21_combout )))) # (!inst2[15] & (inst3[15] & ((\inst|Arena_Cout_32bit_vars~22_combout ) # 
// (\inst|Arena_Cout_32bit_vars~21_combout ))))

	.dataa(inst2[15]),
	.datab(inst3[15]),
	.datac(\inst|Arena_Cout_32bit_vars~22_combout ),
	.datad(\inst|Arena_Cout_32bit_vars~21_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~23 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit_vars~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N8
cycloneii_lcell_comb \inst|Arena_Sum_32bit~20 (
// Equation(s):
// \inst|Arena_Sum_32bit~20_combout  = inst3[16] $ (inst2[16] $ (\inst|Arena_Cout_32bit_vars~23_combout ))

	.dataa(inst3[16]),
	.datab(inst2[16]),
	.datac(vcc),
	.datad(\inst|Arena_Cout_32bit_vars~23_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~20 .lut_mask = 16'h9966;
defparam \inst|Arena_Sum_32bit~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N16
cycloneii_lcell_comb \inst|Arena_Sum_32bit[16] (
// Equation(s):
// \inst|Arena_Sum_32bit [16] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit [16])) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit~20_combout )))

	.dataa(\inst|Arena_Sum_32bit [16]),
	.datab(\inst|Arena_Sum_32bit~20_combout ),
	.datac(vcc),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [16]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[16] .lut_mask = 16'hAACC;
defparam \inst|Arena_Sum_32bit[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N28
cycloneii_lcell_comb \inst|Arena_Difference_32bit[16] (
// Equation(s):
// \inst|Arena_Difference_32bit [16] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit~18_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit [16])))

	.dataa(\inst|Arena_Difference_32bit~18_combout ),
	.datab(\inst|Arena_Difference_32bit [16]),
	.datac(vcc),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [16]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[16] .lut_mask = 16'hAACC;
defparam \inst|Arena_Difference_32bit[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N24
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[16]~15 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[16]~15_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [16]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [16]))

	.dataa(vcc),
	.datab(\Arena_sub_add~combout ),
	.datac(\inst|Arena_Sum_32bit [16]),
	.datad(\inst|Arena_Difference_32bit [16]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[16]~15 .lut_mask = 16'hFC30;
defparam \inst7|$00000|auto_generated|result_node[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N25
cycloneii_lcell_ff \inst3[16] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[16]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[16]));

// Location: LCCOMB_X4_Y25_N22
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~24 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~24_combout  = (inst3[16] & \inst|Arena_Cout_32bit_vars~23_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(inst3[16]),
	.datad(\inst|Arena_Cout_32bit_vars~23_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~24 .lut_mask = 16'hF000;
defparam \inst|Arena_Cout_32bit_vars~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y25_N24
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~25 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~25_combout  = (inst2[16] & ((inst3[16]) # (\inst|Arena_Cout_32bit_vars~23_combout )))

	.dataa(inst2[16]),
	.datab(vcc),
	.datac(inst3[16]),
	.datad(\inst|Arena_Cout_32bit_vars~23_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~25 .lut_mask = 16'hAAA0;
defparam \inst|Arena_Cout_32bit_vars~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[17]));
// synopsys translate_off
defparam \Arena_A_32bit[17]~I .input_async_reset = "none";
defparam \Arena_A_32bit[17]~I .input_power_up = "low";
defparam \Arena_A_32bit[17]~I .input_register_mode = "none";
defparam \Arena_A_32bit[17]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[17]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[17]~I .oe_power_up = "low";
defparam \Arena_A_32bit[17]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[17]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[17]~I .operation_mode = "input";
defparam \Arena_A_32bit[17]~I .output_async_reset = "none";
defparam \Arena_A_32bit[17]~I .output_power_up = "low";
defparam \Arena_A_32bit[17]~I .output_register_mode = "none";
defparam \Arena_A_32bit[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X2_Y24_N27
cycloneii_lcell_ff \inst2[17] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Arena_A_32bit~combout [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[17]));

// Location: LCCOMB_X1_Y25_N20
cycloneii_lcell_comb \inst|Arena_Sum_32bit~19 (
// Equation(s):
// \inst|Arena_Sum_32bit~19_combout  = inst3[17] $ (inst2[17] $ (((\inst|Arena_Cout_32bit_vars~24_combout ) # (\inst|Arena_Cout_32bit_vars~25_combout ))))

	.dataa(inst3[17]),
	.datab(\inst|Arena_Cout_32bit_vars~24_combout ),
	.datac(\inst|Arena_Cout_32bit_vars~25_combout ),
	.datad(inst2[17]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~19 .lut_mask = 16'hA956;
defparam \inst|Arena_Sum_32bit~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N2
cycloneii_lcell_comb \inst|Arena_Sum_32bit[17] (
// Equation(s):
// \inst|Arena_Sum_32bit [17] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit [17])) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit~19_combout )))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [17]),
	.datac(\inst|Arena_Sum_32bit~19_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [17]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[17] .lut_mask = 16'hCCF0;
defparam \inst|Arena_Sum_32bit[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[15]));
// synopsys translate_off
defparam \Arena_A_32bit[15]~I .input_async_reset = "none";
defparam \Arena_A_32bit[15]~I .input_power_up = "low";
defparam \Arena_A_32bit[15]~I .input_register_mode = "none";
defparam \Arena_A_32bit[15]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[15]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[15]~I .oe_power_up = "low";
defparam \Arena_A_32bit[15]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[15]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[15]~I .operation_mode = "input";
defparam \Arena_A_32bit[15]~I .output_async_reset = "none";
defparam \Arena_A_32bit[15]~I .output_power_up = "low";
defparam \Arena_A_32bit[15]~I .output_register_mode = "none";
defparam \Arena_A_32bit[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X2_Y24_N31
cycloneii_lcell_ff \inst2[15] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Arena_A_32bit~combout [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[15]));

// Location: LCCOMB_X2_Y24_N2
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~19 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~19_combout  = (inst3[15] & ((\inst|Arena_Bout_32bit_vars~18_combout ) # (!inst2[15]))) # (!inst3[15] & (!inst2[15] & \inst|Arena_Bout_32bit_vars~18_combout ))

	.dataa(inst3[15]),
	.datab(vcc),
	.datac(inst2[15]),
	.datad(\inst|Arena_Bout_32bit_vars~18_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~19 .lut_mask = 16'hAF0A;
defparam \inst|Arena_Bout_32bit_vars~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N28
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~20 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~20_combout  = (inst3[16] & ((\inst|Arena_Bout_32bit_vars~19_combout ) # (!inst2[16]))) # (!inst3[16] & (!inst2[16] & \inst|Arena_Bout_32bit_vars~19_combout ))

	.dataa(inst3[16]),
	.datab(vcc),
	.datac(inst2[16]),
	.datad(\inst|Arena_Bout_32bit_vars~19_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~20 .lut_mask = 16'hAF0A;
defparam \inst|Arena_Bout_32bit_vars~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N16
cycloneii_lcell_comb \inst|Arena_Difference_32bit~17 (
// Equation(s):
// \inst|Arena_Difference_32bit~17_combout  = inst2[17] $ (inst3[17] $ (\inst|Arena_Bout_32bit_vars~20_combout ))

	.dataa(inst2[17]),
	.datab(inst3[17]),
	.datac(vcc),
	.datad(\inst|Arena_Bout_32bit_vars~20_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~17 .lut_mask = 16'h9966;
defparam \inst|Arena_Difference_32bit~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N12
cycloneii_lcell_comb \inst|Arena_Difference_32bit[17] (
// Equation(s):
// \inst|Arena_Difference_32bit [17] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit~17_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit [17]))

	.dataa(\inst|Arena_Difference_32bit [17]),
	.datab(vcc),
	.datac(\inst|Arena_Difference_32bit~17_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [17]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[17] .lut_mask = 16'hF0AA;
defparam \inst|Arena_Difference_32bit[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N10
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[17]~14 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[17]~14_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [17]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [17]))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [17]),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|Arena_Difference_32bit [17]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[17]~14 .lut_mask = 16'hFC0C;
defparam \inst7|$00000|auto_generated|result_node[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N11
cycloneii_lcell_ff \inst3[17] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[17]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[17]));

// Location: LCCOMB_X2_Y24_N26
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~21 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~21_combout  = (inst3[17] & ((\inst|Arena_Bout_32bit_vars~20_combout ) # (!inst2[17]))) # (!inst3[17] & (!inst2[17] & \inst|Arena_Bout_32bit_vars~20_combout ))

	.dataa(vcc),
	.datab(inst3[17]),
	.datac(inst2[17]),
	.datad(\inst|Arena_Bout_32bit_vars~20_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~21 .lut_mask = 16'hCF0C;
defparam \inst|Arena_Bout_32bit_vars~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y26_N18
cycloneii_lcell_comb \inst|Arena_Difference_32bit~16 (
// Equation(s):
// \inst|Arena_Difference_32bit~16_combout  = inst2[18] $ (\inst|Arena_Bout_32bit_vars~21_combout  $ (inst3[18]))

	.dataa(vcc),
	.datab(inst2[18]),
	.datac(\inst|Arena_Bout_32bit_vars~21_combout ),
	.datad(inst3[18]),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~16 .lut_mask = 16'hC33C;
defparam \inst|Arena_Difference_32bit~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y26_N26
cycloneii_lcell_comb \inst|Arena_Difference_32bit[18] (
// Equation(s):
// \inst|Arena_Difference_32bit [18] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit~16_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit [18]))

	.dataa(vcc),
	.datab(\inst|Arena_Difference_32bit [18]),
	.datac(\inst|Arena_Difference_32bit~16_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [18]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[18] .lut_mask = 16'hF0CC;
defparam \inst|Arena_Difference_32bit[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y26_N8
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[18]~13 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[18]~13_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [18]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [18]))

	.dataa(\Arena_sub_add~combout ),
	.datab(vcc),
	.datac(\inst|Arena_Sum_32bit [18]),
	.datad(\inst|Arena_Difference_32bit [18]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[18]~13 .lut_mask = 16'hFA50;
defparam \inst7|$00000|auto_generated|result_node[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y26_N9
cycloneii_lcell_ff \inst3[18] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[18]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[18]));

// Location: LCCOMB_X4_Y25_N2
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~26 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~26_combout  = (inst2[17] & ((inst3[17]) # ((\inst|Arena_Cout_32bit_vars~25_combout ) # (\inst|Arena_Cout_32bit_vars~24_combout )))) # (!inst2[17] & (inst3[17] & ((\inst|Arena_Cout_32bit_vars~25_combout ) # 
// (\inst|Arena_Cout_32bit_vars~24_combout ))))

	.dataa(inst2[17]),
	.datab(inst3[17]),
	.datac(\inst|Arena_Cout_32bit_vars~25_combout ),
	.datad(\inst|Arena_Cout_32bit_vars~24_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~26 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit_vars~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y25_N20
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~27 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~27_combout  = (inst3[18] & \inst|Arena_Cout_32bit_vars~26_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(inst3[18]),
	.datad(\inst|Arena_Cout_32bit_vars~26_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~27 .lut_mask = 16'hF000;
defparam \inst|Arena_Cout_32bit_vars~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y25_N30
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~28 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~28_combout  = (inst2[18] & ((inst3[18]) # (\inst|Arena_Cout_32bit_vars~26_combout )))

	.dataa(inst2[18]),
	.datab(vcc),
	.datac(inst3[18]),
	.datad(\inst|Arena_Cout_32bit_vars~26_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~28 .lut_mask = 16'hAAA0;
defparam \inst|Arena_Cout_32bit_vars~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[19]));
// synopsys translate_off
defparam \Arena_A_32bit[19]~I .input_async_reset = "none";
defparam \Arena_A_32bit[19]~I .input_power_up = "low";
defparam \Arena_A_32bit[19]~I .input_register_mode = "none";
defparam \Arena_A_32bit[19]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[19]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[19]~I .oe_power_up = "low";
defparam \Arena_A_32bit[19]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[19]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[19]~I .operation_mode = "input";
defparam \Arena_A_32bit[19]~I .output_async_reset = "none";
defparam \Arena_A_32bit[19]~I .output_power_up = "low";
defparam \Arena_A_32bit[19]~I .output_register_mode = "none";
defparam \Arena_A_32bit[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y26_N20
cycloneii_lcell_comb \inst2[19]~feeder (
// Equation(s):
// \inst2[19]~feeder_combout  = \Arena_A_32bit~combout [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Arena_A_32bit~combout [19]),
	.cin(gnd),
	.combout(\inst2[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2[19]~feeder .lut_mask = 16'hFF00;
defparam \inst2[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y26_N21
cycloneii_lcell_ff \inst2[19] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst2[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[19]));

// Location: LCCOMB_X3_Y26_N16
cycloneii_lcell_comb \inst|Arena_Sum_32bit~17 (
// Equation(s):
// \inst|Arena_Sum_32bit~17_combout  = inst3[19] $ (inst2[19] $ (((\inst|Arena_Cout_32bit_vars~27_combout ) # (\inst|Arena_Cout_32bit_vars~28_combout ))))

	.dataa(inst3[19]),
	.datab(\inst|Arena_Cout_32bit_vars~27_combout ),
	.datac(\inst|Arena_Cout_32bit_vars~28_combout ),
	.datad(inst2[19]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~17 .lut_mask = 16'hA956;
defparam \inst|Arena_Sum_32bit~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y26_N0
cycloneii_lcell_comb \inst|Arena_Sum_32bit[19] (
// Equation(s):
// \inst|Arena_Sum_32bit [19] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit [19])) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit~17_combout )))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [19]),
	.datac(\inst|Arena_Sum_32bit~17_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [19]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[19] .lut_mask = 16'hCCF0;
defparam \inst|Arena_Sum_32bit[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N14
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~22 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~22_combout  = (inst3[18] & ((\inst|Arena_Bout_32bit_vars~21_combout ) # (!inst2[18]))) # (!inst3[18] & (!inst2[18] & \inst|Arena_Bout_32bit_vars~21_combout ))

	.dataa(vcc),
	.datab(inst3[18]),
	.datac(inst2[18]),
	.datad(\inst|Arena_Bout_32bit_vars~21_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~22 .lut_mask = 16'hCF0C;
defparam \inst|Arena_Bout_32bit_vars~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y26_N30
cycloneii_lcell_comb \inst|Arena_Difference_32bit~15 (
// Equation(s):
// \inst|Arena_Difference_32bit~15_combout  = inst2[19] $ (inst3[19] $ (\inst|Arena_Bout_32bit_vars~22_combout ))

	.dataa(vcc),
	.datab(inst2[19]),
	.datac(inst3[19]),
	.datad(\inst|Arena_Bout_32bit_vars~22_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~15 .lut_mask = 16'hC33C;
defparam \inst|Arena_Difference_32bit~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y26_N2
cycloneii_lcell_comb \inst|Arena_Difference_32bit[19] (
// Equation(s):
// \inst|Arena_Difference_32bit [19] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit~15_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit [19])))

	.dataa(vcc),
	.datab(\inst|Arena_Difference_32bit~15_combout ),
	.datac(\inst|Arena_Difference_32bit [19]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [19]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[19] .lut_mask = 16'hCCF0;
defparam \inst|Arena_Difference_32bit[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y26_N22
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[19]~12 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[19]~12_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [19]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [19]))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [19]),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|Arena_Difference_32bit [19]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[19]~12 .lut_mask = 16'hFC0C;
defparam \inst7|$00000|auto_generated|result_node[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y26_N23
cycloneii_lcell_ff \inst3[19] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[19]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[19]));

// Location: LCCOMB_X4_Y25_N16
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~29 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~29_combout  = (inst2[19] & ((inst3[19]) # ((\inst|Arena_Cout_32bit_vars~27_combout ) # (\inst|Arena_Cout_32bit_vars~28_combout )))) # (!inst2[19] & (inst3[19] & ((\inst|Arena_Cout_32bit_vars~27_combout ) # 
// (\inst|Arena_Cout_32bit_vars~28_combout ))))

	.dataa(inst2[19]),
	.datab(inst3[19]),
	.datac(\inst|Arena_Cout_32bit_vars~27_combout ),
	.datad(\inst|Arena_Cout_32bit_vars~28_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~29 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit_vars~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y25_N8
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~31 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~31_combout  = (inst2[20] & ((inst3[20]) # (\inst|Arena_Cout_32bit_vars~29_combout )))

	.dataa(inst3[20]),
	.datab(inst2[20]),
	.datac(\inst|Arena_Cout_32bit_vars~29_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~31 .lut_mask = 16'hC8C8;
defparam \inst|Arena_Cout_32bit_vars~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y25_N10
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~30 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~30_combout  = (inst3[20] & \inst|Arena_Cout_32bit_vars~29_combout )

	.dataa(inst3[20]),
	.datab(vcc),
	.datac(\inst|Arena_Cout_32bit_vars~29_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~30 .lut_mask = 16'hA0A0;
defparam \inst|Arena_Cout_32bit_vars~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y26_N16
cycloneii_lcell_comb \inst|Arena_Sum_32bit~15 (
// Equation(s):
// \inst|Arena_Sum_32bit~15_combout  = inst2[21] $ (inst3[21] $ (((\inst|Arena_Cout_32bit_vars~31_combout ) # (\inst|Arena_Cout_32bit_vars~30_combout ))))

	.dataa(inst2[21]),
	.datab(inst3[21]),
	.datac(\inst|Arena_Cout_32bit_vars~31_combout ),
	.datad(\inst|Arena_Cout_32bit_vars~30_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~15 .lut_mask = 16'h9996;
defparam \inst|Arena_Sum_32bit~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y26_N4
cycloneii_lcell_comb \inst|Arena_Sum_32bit[21] (
// Equation(s):
// \inst|Arena_Sum_32bit [21] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit [21]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit~15_combout ))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit~15_combout ),
	.datac(\inst|Arena_Sum_32bit [21]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [21]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[21] .lut_mask = 16'hF0CC;
defparam \inst|Arena_Sum_32bit[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N4
cycloneii_lcell_comb \inst|Arena_Sum_32bit[20] (
// Equation(s):
// \inst|Arena_Sum_32bit [20] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit [20]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit~16_combout ))

	.dataa(\inst|Arena_Sum_32bit~16_combout ),
	.datab(\inst|Arena_Sum_32bit [20]),
	.datac(vcc),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [20]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[20] .lut_mask = 16'hCCAA;
defparam \inst|Arena_Sum_32bit[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N28
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~23 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~23_combout  = (inst3[19] & ((\inst|Arena_Bout_32bit_vars~22_combout ) # (!inst2[19]))) # (!inst3[19] & (!inst2[19] & \inst|Arena_Bout_32bit_vars~22_combout ))

	.dataa(vcc),
	.datab(inst3[19]),
	.datac(inst2[19]),
	.datad(\inst|Arena_Bout_32bit_vars~22_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~23 .lut_mask = 16'hCF0C;
defparam \inst|Arena_Bout_32bit_vars~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N24
cycloneii_lcell_comb \inst|Arena_Difference_32bit~14 (
// Equation(s):
// \inst|Arena_Difference_32bit~14_combout  = inst3[20] $ (inst2[20] $ (\inst|Arena_Bout_32bit_vars~23_combout ))

	.dataa(vcc),
	.datab(inst3[20]),
	.datac(inst2[20]),
	.datad(\inst|Arena_Bout_32bit_vars~23_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~14 .lut_mask = 16'hC33C;
defparam \inst|Arena_Difference_32bit~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N10
cycloneii_lcell_comb \inst|Arena_Difference_32bit[20] (
// Equation(s):
// \inst|Arena_Difference_32bit [20] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit~14_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit [20]))

	.dataa(\inst|Arena_Difference_32bit [20]),
	.datab(vcc),
	.datac(\inst|Arena_Difference_32bit~14_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [20]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[20] .lut_mask = 16'hF0AA;
defparam \inst|Arena_Difference_32bit[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N18
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[20]~11 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[20]~11_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [20]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [20]))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [20]),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|Arena_Difference_32bit [20]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[20]~11 .lut_mask = 16'hFC0C;
defparam \inst7|$00000|auto_generated|result_node[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y24_N19
cycloneii_lcell_ff \inst3[20] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[20]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[20]));

// Location: LCCOMB_X3_Y24_N30
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~24 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~24_combout  = (inst3[20] & ((\inst|Arena_Bout_32bit_vars~23_combout ) # (!inst2[20]))) # (!inst3[20] & (!inst2[20] & \inst|Arena_Bout_32bit_vars~23_combout ))

	.dataa(vcc),
	.datab(inst3[20]),
	.datac(inst2[20]),
	.datad(\inst|Arena_Bout_32bit_vars~23_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~24 .lut_mask = 16'hCF0C;
defparam \inst|Arena_Bout_32bit_vars~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y26_N30
cycloneii_lcell_comb \inst|Arena_Difference_32bit~13 (
// Equation(s):
// \inst|Arena_Difference_32bit~13_combout  = inst2[21] $ (\inst|Arena_Bout_32bit_vars~24_combout  $ (inst3[21]))

	.dataa(inst2[21]),
	.datab(vcc),
	.datac(\inst|Arena_Bout_32bit_vars~24_combout ),
	.datad(inst3[21]),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~13 .lut_mask = 16'hA55A;
defparam \inst|Arena_Difference_32bit~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y26_N22
cycloneii_lcell_comb \inst|Arena_Difference_32bit[21] (
// Equation(s):
// \inst|Arena_Difference_32bit [21] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit~13_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit [21]))

	.dataa(vcc),
	.datab(\inst|Arena_Difference_32bit [21]),
	.datac(\inst|Arena_Difference_32bit~13_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [21]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[21] .lut_mask = 16'hF0CC;
defparam \inst|Arena_Difference_32bit[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y26_N24
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[21]~10 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[21]~10_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [21]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [21]))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [21]),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|Arena_Difference_32bit [21]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[21]~10 .lut_mask = 16'hFC0C;
defparam \inst7|$00000|auto_generated|result_node[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y26_N25
cycloneii_lcell_ff \inst3[21] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[21]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[21]));

// Location: LCCOMB_X4_Y25_N26
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~32 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~32_combout  = (inst2[21] & ((inst3[21]) # ((\inst|Arena_Cout_32bit_vars~31_combout ) # (\inst|Arena_Cout_32bit_vars~30_combout )))) # (!inst2[21] & (inst3[21] & ((\inst|Arena_Cout_32bit_vars~31_combout ) # 
// (\inst|Arena_Cout_32bit_vars~30_combout ))))

	.dataa(inst2[21]),
	.datab(inst3[21]),
	.datac(\inst|Arena_Cout_32bit_vars~31_combout ),
	.datad(\inst|Arena_Cout_32bit_vars~30_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~32 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit_vars~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[22]));
// synopsys translate_off
defparam \Arena_A_32bit[22]~I .input_async_reset = "none";
defparam \Arena_A_32bit[22]~I .input_power_up = "low";
defparam \Arena_A_32bit[22]~I .input_register_mode = "none";
defparam \Arena_A_32bit[22]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[22]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[22]~I .oe_power_up = "low";
defparam \Arena_A_32bit[22]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[22]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[22]~I .operation_mode = "input";
defparam \Arena_A_32bit[22]~I .output_async_reset = "none";
defparam \Arena_A_32bit[22]~I .output_power_up = "low";
defparam \Arena_A_32bit[22]~I .output_register_mode = "none";
defparam \Arena_A_32bit[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y25_N17
cycloneii_lcell_ff \inst2[22] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Arena_A_32bit~combout [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[22]));

// Location: LCCOMB_X3_Y25_N6
cycloneii_lcell_comb \inst|Arena_Sum_32bit~14 (
// Equation(s):
// \inst|Arena_Sum_32bit~14_combout  = inst3[22] $ (\inst|Arena_Cout_32bit_vars~32_combout  $ (inst2[22]))

	.dataa(inst3[22]),
	.datab(vcc),
	.datac(\inst|Arena_Cout_32bit_vars~32_combout ),
	.datad(inst2[22]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~14 .lut_mask = 16'hA55A;
defparam \inst|Arena_Sum_32bit~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y25_N18
cycloneii_lcell_comb \inst|Arena_Sum_32bit[22] (
// Equation(s):
// \inst|Arena_Sum_32bit [22] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit [22])) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit~14_combout )))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [22]),
	.datac(\inst|Arena_Sum_32bit~14_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [22]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[22] .lut_mask = 16'hCCF0;
defparam \inst|Arena_Sum_32bit[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[21]));
// synopsys translate_off
defparam \Arena_A_32bit[21]~I .input_async_reset = "none";
defparam \Arena_A_32bit[21]~I .input_power_up = "low";
defparam \Arena_A_32bit[21]~I .input_register_mode = "none";
defparam \Arena_A_32bit[21]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[21]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[21]~I .oe_power_up = "low";
defparam \Arena_A_32bit[21]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[21]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[21]~I .operation_mode = "input";
defparam \Arena_A_32bit[21]~I .output_async_reset = "none";
defparam \Arena_A_32bit[21]~I .output_power_up = "low";
defparam \Arena_A_32bit[21]~I .output_register_mode = "none";
defparam \Arena_A_32bit[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X4_Y26_N9
cycloneii_lcell_ff \inst2[21] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Arena_A_32bit~combout [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[21]));

// Location: LCCOMB_X3_Y24_N0
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~25 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~25_combout  = (inst2[21] & (inst3[21] & \inst|Arena_Bout_32bit_vars~24_combout )) # (!inst2[21] & ((inst3[21]) # (\inst|Arena_Bout_32bit_vars~24_combout )))

	.dataa(vcc),
	.datab(inst2[21]),
	.datac(inst3[21]),
	.datad(\inst|Arena_Bout_32bit_vars~24_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~25 .lut_mask = 16'hF330;
defparam \inst|Arena_Bout_32bit_vars~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y25_N4
cycloneii_lcell_comb \inst|Arena_Difference_32bit~12 (
// Equation(s):
// \inst|Arena_Difference_32bit~12_combout  = inst2[22] $ (inst3[22] $ (\inst|Arena_Bout_32bit_vars~25_combout ))

	.dataa(vcc),
	.datab(inst2[22]),
	.datac(inst3[22]),
	.datad(\inst|Arena_Bout_32bit_vars~25_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~12 .lut_mask = 16'hC33C;
defparam \inst|Arena_Difference_32bit~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y25_N12
cycloneii_lcell_comb \inst|Arena_Difference_32bit[22] (
// Equation(s):
// \inst|Arena_Difference_32bit [22] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit~12_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit [22]))

	.dataa(\inst|Arena_Difference_32bit [22]),
	.datab(\inst|Arena_Difference_32bit~12_combout ),
	.datac(vcc),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [22]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[22] .lut_mask = 16'hCCAA;
defparam \inst|Arena_Difference_32bit[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y25_N4
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[22]~9 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[22]~9_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [22]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [22]))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [22]),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|Arena_Difference_32bit [22]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[22]~9 .lut_mask = 16'hFC0C;
defparam \inst7|$00000|auto_generated|result_node[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y25_N5
cycloneii_lcell_ff \inst3[22] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[22]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[22]));

// Location: LCCOMB_X3_Y24_N2
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~26 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~26_combout  = (inst3[22] & ((\inst|Arena_Bout_32bit_vars~25_combout ) # (!inst2[22]))) # (!inst3[22] & (!inst2[22] & \inst|Arena_Bout_32bit_vars~25_combout ))

	.dataa(vcc),
	.datab(inst3[22]),
	.datac(inst2[22]),
	.datad(\inst|Arena_Bout_32bit_vars~25_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~26 .lut_mask = 16'hCF0C;
defparam \inst|Arena_Bout_32bit_vars~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N12
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~27 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~27_combout  = (inst3[23] & ((\inst|Arena_Bout_32bit_vars~26_combout ) # (!inst2[23]))) # (!inst3[23] & (!inst2[23] & \inst|Arena_Bout_32bit_vars~26_combout ))

	.dataa(inst3[23]),
	.datab(vcc),
	.datac(inst2[23]),
	.datad(\inst|Arena_Bout_32bit_vars~26_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~27 .lut_mask = 16'hAF0A;
defparam \inst|Arena_Bout_32bit_vars~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N16
cycloneii_lcell_comb \inst|Arena_Difference_32bit~10 (
// Equation(s):
// \inst|Arena_Difference_32bit~10_combout  = inst2[24] $ (\inst|Arena_Bout_32bit_vars~27_combout  $ (inst3[24]))

	.dataa(vcc),
	.datab(inst2[24]),
	.datac(\inst|Arena_Bout_32bit_vars~27_combout ),
	.datad(inst3[24]),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~10 .lut_mask = 16'hC33C;
defparam \inst|Arena_Difference_32bit~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N12
cycloneii_lcell_comb \inst|Arena_Difference_32bit[24] (
// Equation(s):
// \inst|Arena_Difference_32bit [24] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit~10_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit [24]))

	.dataa(\inst|Arena_Difference_32bit [24]),
	.datab(vcc),
	.datac(\inst|Arena_Difference_32bit~10_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [24]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[24] .lut_mask = 16'hF0AA;
defparam \inst|Arena_Difference_32bit[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N2
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[24]~7 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[24]~7_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [24]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [24]))

	.dataa(\inst|Arena_Sum_32bit [24]),
	.datab(vcc),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|Arena_Difference_32bit [24]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[24]~7 .lut_mask = 16'hFA0A;
defparam \inst7|$00000|auto_generated|result_node[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y23_N3
cycloneii_lcell_ff \inst3[24] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[24]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[24]));

// Location: LCCOMB_X3_Y23_N14
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~34 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~34_combout  = (inst2[22] & ((inst3[22]) # (\inst|Arena_Cout_32bit_vars~32_combout )))

	.dataa(vcc),
	.datab(inst3[22]),
	.datac(inst2[22]),
	.datad(\inst|Arena_Cout_32bit_vars~32_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~34 .lut_mask = 16'hF0C0;
defparam \inst|Arena_Cout_32bit_vars~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N30
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~33 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~33_combout  = (inst3[22] & \inst|Arena_Cout_32bit_vars~32_combout )

	.dataa(vcc),
	.datab(inst3[22]),
	.datac(vcc),
	.datad(\inst|Arena_Cout_32bit_vars~32_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~33 .lut_mask = 16'hCC00;
defparam \inst|Arena_Cout_32bit_vars~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N28
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~35 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~35_combout  = (inst3[23] & ((inst2[23]) # ((\inst|Arena_Cout_32bit_vars~34_combout ) # (\inst|Arena_Cout_32bit_vars~33_combout )))) # (!inst3[23] & (inst2[23] & ((\inst|Arena_Cout_32bit_vars~34_combout ) # 
// (\inst|Arena_Cout_32bit_vars~33_combout ))))

	.dataa(inst3[23]),
	.datab(inst2[23]),
	.datac(\inst|Arena_Cout_32bit_vars~34_combout ),
	.datad(\inst|Arena_Cout_32bit_vars~33_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~35 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit_vars~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N20
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~37 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~37_combout  = (inst2[24] & ((inst3[24]) # (\inst|Arena_Cout_32bit_vars~35_combout )))

	.dataa(inst2[24]),
	.datab(vcc),
	.datac(inst3[24]),
	.datad(\inst|Arena_Cout_32bit_vars~35_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~37 .lut_mask = 16'hAAA0;
defparam \inst|Arena_Cout_32bit_vars~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N10
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~36 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~36_combout  = (inst3[24] & \inst|Arena_Cout_32bit_vars~35_combout )

	.dataa(inst3[24]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|Arena_Cout_32bit_vars~35_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~36 .lut_mask = 16'hAA00;
defparam \inst|Arena_Cout_32bit_vars~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N14
cycloneii_lcell_comb \inst|Arena_Sum_32bit~11 (
// Equation(s):
// \inst|Arena_Sum_32bit~11_combout  = inst2[25] $ (inst3[25] $ (((\inst|Arena_Cout_32bit_vars~37_combout ) # (\inst|Arena_Cout_32bit_vars~36_combout ))))

	.dataa(inst2[25]),
	.datab(inst3[25]),
	.datac(\inst|Arena_Cout_32bit_vars~37_combout ),
	.datad(\inst|Arena_Cout_32bit_vars~36_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~11 .lut_mask = 16'h9996;
defparam \inst|Arena_Sum_32bit~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N22
cycloneii_lcell_comb \inst|Arena_Sum_32bit[25] (
// Equation(s):
// \inst|Arena_Sum_32bit [25] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit [25])) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit~11_combout )))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [25]),
	.datac(\inst|Arena_Sum_32bit~11_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [25]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[25] .lut_mask = 16'hCCF0;
defparam \inst|Arena_Sum_32bit[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N24
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~28 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~28_combout  = (inst2[24] & (inst3[24] & \inst|Arena_Bout_32bit_vars~27_combout )) # (!inst2[24] & ((inst3[24]) # (\inst|Arena_Bout_32bit_vars~27_combout )))

	.dataa(inst2[24]),
	.datab(inst3[24]),
	.datac(vcc),
	.datad(\inst|Arena_Bout_32bit_vars~27_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~28 .lut_mask = 16'hDD44;
defparam \inst|Arena_Bout_32bit_vars~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[25]));
// synopsys translate_off
defparam \Arena_A_32bit[25]~I .input_async_reset = "none";
defparam \Arena_A_32bit[25]~I .input_power_up = "low";
defparam \Arena_A_32bit[25]~I .input_register_mode = "none";
defparam \Arena_A_32bit[25]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[25]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[25]~I .oe_power_up = "low";
defparam \Arena_A_32bit[25]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[25]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[25]~I .operation_mode = "input";
defparam \Arena_A_32bit[25]~I .output_async_reset = "none";
defparam \Arena_A_32bit[25]~I .output_power_up = "low";
defparam \Arena_A_32bit[25]~I .output_register_mode = "none";
defparam \Arena_A_32bit[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N18
cycloneii_lcell_comb \inst2[25]~feeder (
// Equation(s):
// \inst2[25]~feeder_combout  = \Arena_A_32bit~combout [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Arena_A_32bit~combout [25]),
	.cin(gnd),
	.combout(\inst2[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2[25]~feeder .lut_mask = 16'hFF00;
defparam \inst2[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y18_N19
cycloneii_lcell_ff \inst2[25] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst2[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[25]));

// Location: LCCOMB_X4_Y23_N8
cycloneii_lcell_comb \inst|Arena_Difference_32bit~9 (
// Equation(s):
// \inst|Arena_Difference_32bit~9_combout  = inst3[25] $ (\inst|Arena_Bout_32bit_vars~28_combout  $ (inst2[25]))

	.dataa(vcc),
	.datab(inst3[25]),
	.datac(\inst|Arena_Bout_32bit_vars~28_combout ),
	.datad(inst2[25]),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~9 .lut_mask = 16'hC33C;
defparam \inst|Arena_Difference_32bit~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N0
cycloneii_lcell_comb \inst|Arena_Difference_32bit[25] (
// Equation(s):
// \inst|Arena_Difference_32bit [25] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit~9_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit [25]))

	.dataa(vcc),
	.datab(\inst|Arena_Difference_32bit [25]),
	.datac(\inst|Arena_Difference_32bit~9_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [25]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[25] .lut_mask = 16'hF0CC;
defparam \inst|Arena_Difference_32bit[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N20
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[25]~6 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[25]~6_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [25]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [25]))

	.dataa(\Arena_sub_add~combout ),
	.datab(\inst|Arena_Sum_32bit [25]),
	.datac(vcc),
	.datad(\inst|Arena_Difference_32bit [25]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[25]~6 .lut_mask = 16'hEE44;
defparam \inst7|$00000|auto_generated|result_node[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y23_N21
cycloneii_lcell_ff \inst3[25] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[25]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[25]));

// Location: LCCOMB_X3_Y23_N2
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~38 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~38_combout  = (inst2[25] & ((inst3[25]) # ((\inst|Arena_Cout_32bit_vars~37_combout ) # (\inst|Arena_Cout_32bit_vars~36_combout )))) # (!inst2[25] & (inst3[25] & ((\inst|Arena_Cout_32bit_vars~37_combout ) # 
// (\inst|Arena_Cout_32bit_vars~36_combout ))))

	.dataa(inst2[25]),
	.datab(inst3[25]),
	.datac(\inst|Arena_Cout_32bit_vars~37_combout ),
	.datad(\inst|Arena_Cout_32bit_vars~36_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~38 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit_vars~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N18
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~40 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~40_combout  = (inst2[26] & ((inst3[26]) # (\inst|Arena_Cout_32bit_vars~38_combout )))

	.dataa(inst3[26]),
	.datab(inst2[26]),
	.datac(vcc),
	.datad(\inst|Arena_Cout_32bit_vars~38_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~40 .lut_mask = 16'hCC88;
defparam \inst|Arena_Cout_32bit_vars~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N6
cycloneii_lcell_comb \inst|Arena_Sum_32bit~9 (
// Equation(s):
// \inst|Arena_Sum_32bit~9_combout  = inst3[27] $ (inst2[27] $ (((\inst|Arena_Cout_32bit_vars~39_combout ) # (\inst|Arena_Cout_32bit_vars~40_combout ))))

	.dataa(\inst|Arena_Cout_32bit_vars~39_combout ),
	.datab(inst3[27]),
	.datac(inst2[27]),
	.datad(\inst|Arena_Cout_32bit_vars~40_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~9 .lut_mask = 16'hC396;
defparam \inst|Arena_Sum_32bit~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N2
cycloneii_lcell_comb \inst|Arena_Sum_32bit[27] (
// Equation(s):
// \inst|Arena_Sum_32bit [27] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit [27])) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit~9_combout )))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [27]),
	.datac(\Arena_sub_add~clkctrl_outclk ),
	.datad(\inst|Arena_Sum_32bit~9_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [27]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[27] .lut_mask = 16'hCFC0;
defparam \inst|Arena_Sum_32bit[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y26_N20
cycloneii_lcell_comb \inst|Arena_Sum_32bit~10 (
// Equation(s):
// \inst|Arena_Sum_32bit~10_combout  = inst3[26] $ (inst2[26] $ (\inst|Arena_Cout_32bit_vars~38_combout ))

	.dataa(vcc),
	.datab(inst3[26]),
	.datac(inst2[26]),
	.datad(\inst|Arena_Cout_32bit_vars~38_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~10 .lut_mask = 16'hC33C;
defparam \inst|Arena_Sum_32bit~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y26_N28
cycloneii_lcell_comb \inst|Arena_Sum_32bit[26] (
// Equation(s):
// \inst|Arena_Sum_32bit [26] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit [26])) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit~10_combout )))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [26]),
	.datac(\inst|Arena_Sum_32bit~10_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [26]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[26] .lut_mask = 16'hCCF0;
defparam \inst|Arena_Sum_32bit[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y26_N18
cycloneii_lcell_comb \inst|Arena_Difference_32bit[26] (
// Equation(s):
// \inst|Arena_Difference_32bit [26] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit~8_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit [26])))

	.dataa(\inst|Arena_Difference_32bit~8_combout ),
	.datab(\inst|Arena_Difference_32bit [26]),
	.datac(vcc),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [26]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[26] .lut_mask = 16'hAACC;
defparam \inst|Arena_Difference_32bit[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y26_N2
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[26]~5 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[26]~5_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [26]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [26]))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [26]),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|Arena_Difference_32bit [26]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[26]~5 .lut_mask = 16'hFC0C;
defparam \inst7|$00000|auto_generated|result_node[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y26_N3
cycloneii_lcell_ff \inst3[26] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[26]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[26]));

// Location: LCCOMB_X3_Y24_N18
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~29 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~29_combout  = (inst3[25] & ((\inst|Arena_Bout_32bit_vars~28_combout ) # (!inst2[25]))) # (!inst3[25] & (\inst|Arena_Bout_32bit_vars~28_combout  & !inst2[25]))

	.dataa(vcc),
	.datab(inst3[25]),
	.datac(\inst|Arena_Bout_32bit_vars~28_combout ),
	.datad(inst2[25]),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~29 .lut_mask = 16'hC0FC;
defparam \inst|Arena_Bout_32bit_vars~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N4
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~30 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~30_combout  = (inst2[26] & (inst3[26] & \inst|Arena_Bout_32bit_vars~29_combout )) # (!inst2[26] & ((inst3[26]) # (\inst|Arena_Bout_32bit_vars~29_combout )))

	.dataa(inst2[26]),
	.datab(vcc),
	.datac(inst3[26]),
	.datad(\inst|Arena_Bout_32bit_vars~29_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~30 .lut_mask = 16'hF550;
defparam \inst|Arena_Bout_32bit_vars~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N24
cycloneii_lcell_comb \inst|Arena_Difference_32bit~7 (
// Equation(s):
// \inst|Arena_Difference_32bit~7_combout  = inst2[27] $ (inst3[27] $ (\inst|Arena_Bout_32bit_vars~30_combout ))

	.dataa(inst2[27]),
	.datab(inst3[27]),
	.datac(\inst|Arena_Bout_32bit_vars~30_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~7 .lut_mask = 16'h9696;
defparam \inst|Arena_Difference_32bit~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N0
cycloneii_lcell_comb \inst|Arena_Difference_32bit[27] (
// Equation(s):
// \inst|Arena_Difference_32bit [27] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit~7_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit [27]))

	.dataa(vcc),
	.datab(\inst|Arena_Difference_32bit [27]),
	.datac(\inst|Arena_Difference_32bit~7_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [27]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[27] .lut_mask = 16'hF0CC;
defparam \inst|Arena_Difference_32bit[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N8
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[27]~4 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[27]~4_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [27]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [27]))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [27]),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|Arena_Difference_32bit [27]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[27]~4 .lut_mask = 16'hFC0C;
defparam \inst7|$00000|auto_generated|result_node[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y24_N9
cycloneii_lcell_ff \inst3[27] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[27]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[27]));

// Location: LCCOMB_X3_Y24_N6
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~31 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~31_combout  = (inst3[27] & ((\inst|Arena_Bout_32bit_vars~30_combout ) # (!inst2[27]))) # (!inst3[27] & (\inst|Arena_Bout_32bit_vars~30_combout  & !inst2[27]))

	.dataa(vcc),
	.datab(inst3[27]),
	.datac(\inst|Arena_Bout_32bit_vars~30_combout ),
	.datad(inst2[27]),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~31 .lut_mask = 16'hC0FC;
defparam \inst|Arena_Bout_32bit_vars~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N20
cycloneii_lcell_comb \inst|Arena_Difference_32bit~6 (
// Equation(s):
// \inst|Arena_Difference_32bit~6_combout  = inst2[28] $ (\inst|Arena_Bout_32bit_vars~31_combout  $ (inst3[28]))

	.dataa(inst2[28]),
	.datab(vcc),
	.datac(\inst|Arena_Bout_32bit_vars~31_combout ),
	.datad(inst3[28]),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~6 .lut_mask = 16'hA55A;
defparam \inst|Arena_Difference_32bit~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N28
cycloneii_lcell_comb \inst|Arena_Difference_32bit[28] (
// Equation(s):
// \inst|Arena_Difference_32bit [28] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit~6_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit [28]))

	.dataa(vcc),
	.datab(\inst|Arena_Difference_32bit [28]),
	.datac(\inst|Arena_Difference_32bit~6_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [28]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[28] .lut_mask = 16'hF0CC;
defparam \inst|Arena_Difference_32bit[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N26
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[28]~3 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[28]~3_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [28]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [28]))

	.dataa(\inst|Arena_Sum_32bit [28]),
	.datab(vcc),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|Arena_Difference_32bit [28]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[28]~3 .lut_mask = 16'hFA0A;
defparam \inst7|$00000|auto_generated|result_node[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y24_N27
cycloneii_lcell_ff \inst3[28] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[28]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[28]));

// Location: LCCOMB_X3_Y24_N16
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~32 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~32_combout  = (inst2[28] & (inst3[28] & \inst|Arena_Bout_32bit_vars~31_combout )) # (!inst2[28] & ((inst3[28]) # (\inst|Arena_Bout_32bit_vars~31_combout )))

	.dataa(vcc),
	.datab(inst2[28]),
	.datac(inst3[28]),
	.datad(\inst|Arena_Bout_32bit_vars~31_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~32 .lut_mask = 16'hF330;
defparam \inst|Arena_Bout_32bit_vars~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N8
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~39 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~39_combout  = (inst3[26] & \inst|Arena_Cout_32bit_vars~38_combout )

	.dataa(inst3[26]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|Arena_Cout_32bit_vars~38_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~39 .lut_mask = 16'hAA00;
defparam \inst|Arena_Cout_32bit_vars~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N12
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~41 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~41_combout  = (inst2[27] & ((inst3[27]) # ((\inst|Arena_Cout_32bit_vars~39_combout ) # (\inst|Arena_Cout_32bit_vars~40_combout )))) # (!inst2[27] & (inst3[27] & ((\inst|Arena_Cout_32bit_vars~39_combout ) # 
// (\inst|Arena_Cout_32bit_vars~40_combout ))))

	.dataa(inst2[27]),
	.datab(inst3[27]),
	.datac(\inst|Arena_Cout_32bit_vars~39_combout ),
	.datad(\inst|Arena_Cout_32bit_vars~40_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~41 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit_vars~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N6
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~42 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~42_combout  = (inst3[28] & \inst|Arena_Cout_32bit_vars~41_combout )

	.dataa(vcc),
	.datab(inst3[28]),
	.datac(vcc),
	.datad(\inst|Arena_Cout_32bit_vars~41_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~42 .lut_mask = 16'hCC00;
defparam \inst|Arena_Cout_32bit_vars~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N24
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~43 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~43_combout  = (inst2[28] & ((inst3[28]) # (\inst|Arena_Cout_32bit_vars~41_combout )))

	.dataa(vcc),
	.datab(inst3[28]),
	.datac(inst2[28]),
	.datad(\inst|Arena_Cout_32bit_vars~41_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~43 .lut_mask = 16'hF0C0;
defparam \inst|Arena_Cout_32bit_vars~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N30
cycloneii_lcell_comb \inst|Arena_Sum_32bit~7 (
// Equation(s):
// \inst|Arena_Sum_32bit~7_combout  = inst3[29] $ (inst2[29] $ (((\inst|Arena_Cout_32bit_vars~42_combout ) # (\inst|Arena_Cout_32bit_vars~43_combout ))))

	.dataa(inst3[29]),
	.datab(\inst|Arena_Cout_32bit_vars~42_combout ),
	.datac(inst2[29]),
	.datad(\inst|Arena_Cout_32bit_vars~43_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~7 .lut_mask = 16'hA596;
defparam \inst|Arena_Sum_32bit~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N22
cycloneii_lcell_comb \inst|Arena_Sum_32bit[29] (
// Equation(s):
// \inst|Arena_Sum_32bit [29] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit [29])) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit~7_combout )))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [29]),
	.datac(\Arena_sub_add~clkctrl_outclk ),
	.datad(\inst|Arena_Sum_32bit~7_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [29]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[29] .lut_mask = 16'hCFC0;
defparam \inst|Arena_Sum_32bit[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N4
cycloneii_lcell_comb \inst|Arena_Difference_32bit~5 (
// Equation(s):
// \inst|Arena_Difference_32bit~5_combout  = inst2[29] $ (inst3[29] $ (\inst|Arena_Bout_32bit_vars~32_combout ))

	.dataa(vcc),
	.datab(inst2[29]),
	.datac(inst3[29]),
	.datad(\inst|Arena_Bout_32bit_vars~32_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~5 .lut_mask = 16'hC33C;
defparam \inst|Arena_Difference_32bit~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N12
cycloneii_lcell_comb \inst|Arena_Difference_32bit[29] (
// Equation(s):
// \inst|Arena_Difference_32bit [29] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit~5_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit [29]))

	.dataa(\inst|Arena_Difference_32bit [29]),
	.datab(vcc),
	.datac(\inst|Arena_Difference_32bit~5_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [29]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[29] .lut_mask = 16'hF0AA;
defparam \inst|Arena_Difference_32bit[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N16
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[29]~2 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[29]~2_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [29]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [29]))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [29]),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|Arena_Difference_32bit [29]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[29]~2 .lut_mask = 16'hFC0C;
defparam \inst7|$00000|auto_generated|result_node[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y24_N17
cycloneii_lcell_ff \inst3[29] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[29]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[29]));

// Location: LCCOMB_X3_Y24_N14
cycloneii_lcell_comb \inst|Arena_Bout_32bit_vars~33 (
// Equation(s):
// \inst|Arena_Bout_32bit_vars~33_combout  = (\inst|Arena_Bout_32bit_vars~1_combout  & ((inst2[29] & (\inst|Arena_Bout_32bit_vars~32_combout  & inst3[29])) # (!inst2[29] & ((\inst|Arena_Bout_32bit_vars~32_combout ) # (inst3[29])))))

	.dataa(\inst|Arena_Bout_32bit_vars~1_combout ),
	.datab(inst2[29]),
	.datac(\inst|Arena_Bout_32bit_vars~32_combout ),
	.datad(inst3[29]),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit_vars~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit_vars~33 .lut_mask = 16'hA220;
defparam \inst|Arena_Bout_32bit_vars~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[30]));
// synopsys translate_off
defparam \Arena_A_32bit[30]~I .input_async_reset = "none";
defparam \Arena_A_32bit[30]~I .input_power_up = "low";
defparam \Arena_A_32bit[30]~I .input_register_mode = "none";
defparam \Arena_A_32bit[30]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[30]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[30]~I .oe_power_up = "low";
defparam \Arena_A_32bit[30]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[30]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[30]~I .operation_mode = "input";
defparam \Arena_A_32bit[30]~I .output_async_reset = "none";
defparam \Arena_A_32bit[30]~I .output_power_up = "low";
defparam \Arena_A_32bit[30]~I .output_register_mode = "none";
defparam \Arena_A_32bit[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y23_N31
cycloneii_lcell_ff \inst2[30] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Arena_A_32bit~combout [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst2[30]));

// Location: LCCOMB_X3_Y24_N10
cycloneii_lcell_comb \inst|Arena_Difference_32bit~35 (
// Equation(s):
// \inst|Arena_Difference_32bit~35_combout  = \inst|Arena_Sum_32bit~4_combout  $ (((\inst|Arena_Bout_32bit_vars~33_combout ) # ((inst3[30] & !inst2[30]))))

	.dataa(inst3[30]),
	.datab(\inst|Arena_Sum_32bit~4_combout ),
	.datac(\inst|Arena_Bout_32bit_vars~33_combout ),
	.datad(inst2[30]),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~35 .lut_mask = 16'h3C36;
defparam \inst|Arena_Difference_32bit~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N20
cycloneii_lcell_comb \inst|Arena_Difference_32bit[31] (
// Equation(s):
// \inst|Arena_Difference_32bit [31] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit~35_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit [31]))

	.dataa(\inst|Arena_Difference_32bit [31]),
	.datab(vcc),
	.datac(\Arena_sub_add~clkctrl_outclk ),
	.datad(\inst|Arena_Difference_32bit~35_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [31]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[31] .lut_mask = 16'hFA0A;
defparam \inst|Arena_Difference_32bit[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N30
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars~44 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars~44_combout  = (inst3[29] & ((inst2[29]) # ((\inst|Arena_Cout_32bit_vars~43_combout ) # (\inst|Arena_Cout_32bit_vars~42_combout )))) # (!inst3[29] & (inst2[29] & ((\inst|Arena_Cout_32bit_vars~43_combout ) # 
// (\inst|Arena_Cout_32bit_vars~42_combout ))))

	.dataa(inst3[29]),
	.datab(inst2[29]),
	.datac(\inst|Arena_Cout_32bit_vars~43_combout ),
	.datad(\inst|Arena_Cout_32bit_vars~42_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars~44 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit_vars~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N8
cycloneii_lcell_comb \inst|Arena_Sum_32bit~5 (
// Equation(s):
// \inst|Arena_Sum_32bit~5_combout  = \inst|Arena_Sum_32bit~4_combout  $ (((inst3[30] & ((inst2[30]) # (\inst|Arena_Cout_32bit_vars~44_combout ))) # (!inst3[30] & (inst2[30] & \inst|Arena_Cout_32bit_vars~44_combout ))))

	.dataa(inst3[30]),
	.datab(\inst|Arena_Sum_32bit~4_combout ),
	.datac(inst2[30]),
	.datad(\inst|Arena_Cout_32bit_vars~44_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~5 .lut_mask = 16'h366C;
defparam \inst|Arena_Sum_32bit~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N22
cycloneii_lcell_comb \inst|Arena_Sum_32bit[31] (
// Equation(s):
// \inst|Arena_Sum_32bit [31] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit [31])) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit~5_combout )))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [31]),
	.datac(\inst|Arena_Sum_32bit~5_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [31]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[31] .lut_mask = 16'hCCF0;
defparam \inst|Arena_Sum_32bit[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N26
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[31]~0 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[31]~0_combout  = (\Arena_sub_add~combout  & (\inst|Arena_Difference_32bit [31])) # (!\Arena_sub_add~combout  & ((\inst|Arena_Sum_32bit [31])))

	.dataa(\Arena_sub_add~combout ),
	.datab(vcc),
	.datac(\inst|Arena_Difference_32bit [31]),
	.datad(\inst|Arena_Sum_32bit [31]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[31]~0 .lut_mask = 16'hF5A0;
defparam \inst7|$00000|auto_generated|result_node[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y24_N27
cycloneii_lcell_ff \inst3[31] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[31]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[31]));

// Location: LCCOMB_X2_Y23_N18
cycloneii_lcell_comb \inst|Arena_Cout_32bit~0 (
// Equation(s):
// \inst|Arena_Cout_32bit~0_combout  = (inst3[30] & ((inst2[30]) # (\inst|Arena_Cout_32bit_vars~44_combout ))) # (!inst3[30] & (inst2[30] & \inst|Arena_Cout_32bit_vars~44_combout ))

	.dataa(inst3[30]),
	.datab(vcc),
	.datac(inst2[30]),
	.datad(\inst|Arena_Cout_32bit_vars~44_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit~0 .lut_mask = 16'hFAA0;
defparam \inst|Arena_Cout_32bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N0
cycloneii_lcell_comb \inst|Arena_Cout_32bit~1 (
// Equation(s):
// \inst|Arena_Cout_32bit~1_combout  = (inst2[31] & ((inst3[31]) # (\inst|Arena_Cout_32bit~0_combout ))) # (!inst2[31] & (inst3[31] & \inst|Arena_Cout_32bit~0_combout ))

	.dataa(inst2[31]),
	.datab(vcc),
	.datac(inst3[31]),
	.datad(\inst|Arena_Cout_32bit~0_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit~1 .lut_mask = 16'hFAA0;
defparam \inst|Arena_Cout_32bit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N6
cycloneii_lcell_comb \inst|Arena_Cout_32bit (
// Equation(s):
// \inst|Arena_Cout_32bit~combout  = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Cout_32bit~combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Cout_32bit~1_combout )))

	.dataa(\inst|Arena_Cout_32bit~combout ),
	.datab(vcc),
	.datac(\Arena_sub_add~clkctrl_outclk ),
	.datad(\inst|Arena_Cout_32bit~1_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit~combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit .lut_mask = 16'hAFA0;
defparam \inst|Arena_Cout_32bit .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N4
cycloneii_lcell_comb \inst5|Arena_data (
// Equation(s):
// \inst5|Arena_data~combout  = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst|Arena_Cout_32bit~combout ))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst5|Arena_data~combout ))

	.dataa(vcc),
	.datab(\inst5|Arena_data~combout ),
	.datac(\Arena_clk~clkctrl_outclk ),
	.datad(\inst|Arena_Cout_32bit~combout ),
	.cin(gnd),
	.combout(\inst5|Arena_data~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Arena_data .lut_mask = 16'hFC0C;
defparam \inst5|Arena_data .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N14
cycloneii_lcell_comb \inst|Arena_Bout_32bit~0 (
// Equation(s):
// \inst|Arena_Bout_32bit~0_combout  = (inst2[31] & (inst3[31] & ((\inst|Arena_Bout_32bit_vars~0_combout ) # (\inst|Arena_Bout_32bit_vars~33_combout )))) # (!inst2[31] & ((\inst|Arena_Bout_32bit_vars~0_combout ) # ((inst3[31]) # 
// (\inst|Arena_Bout_32bit_vars~33_combout ))))

	.dataa(\inst|Arena_Bout_32bit_vars~0_combout ),
	.datab(inst2[31]),
	.datac(inst3[31]),
	.datad(\inst|Arena_Bout_32bit_vars~33_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit~0 .lut_mask = 16'hF3B2;
defparam \inst|Arena_Bout_32bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y24_N30
cycloneii_lcell_comb \inst|Arena_Bout_32bit (
// Equation(s):
// \inst|Arena_Bout_32bit~combout  = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Bout_32bit~0_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Bout_32bit~combout ))

	.dataa(vcc),
	.datab(\inst|Arena_Bout_32bit~combout ),
	.datac(\Arena_sub_add~clkctrl_outclk ),
	.datad(\inst|Arena_Bout_32bit~0_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Bout_32bit~combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Bout_32bit .lut_mask = 16'hFC0C;
defparam \inst|Arena_Bout_32bit .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y24_N24
cycloneii_lcell_comb \inst6|Arena_data (
// Equation(s):
// \inst6|Arena_data~combout  = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst|Arena_Bout_32bit~combout ))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst6|Arena_data~combout ))

	.dataa(\inst6|Arena_data~combout ),
	.datab(vcc),
	.datac(\Arena_clk~clkctrl_outclk ),
	.datad(\inst|Arena_Bout_32bit~combout ),
	.cin(gnd),
	.combout(\inst6|Arena_data~combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_data .lut_mask = 16'hFA0A;
defparam \inst6|Arena_data .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N26
cycloneii_lcell_comb \inst|Arena_Sum_32bit~38 (
// Equation(s):
// \inst|Arena_Sum_32bit~38_combout  = inst2[30] $ (inst3[30] $ (\inst|Arena_Cout_32bit_vars~44_combout ))

	.dataa(inst2[30]),
	.datab(inst3[30]),
	.datac(vcc),
	.datad(\inst|Arena_Cout_32bit_vars~44_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~38 .lut_mask = 16'h9966;
defparam \inst|Arena_Sum_32bit~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N22
cycloneii_lcell_comb \inst|Arena_Sum_32bit[30] (
// Equation(s):
// \inst|Arena_Sum_32bit [30] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit [30])) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit~38_combout )))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [30]),
	.datac(\Arena_sub_add~clkctrl_outclk ),
	.datad(\inst|Arena_Sum_32bit~38_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [30]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[30] .lut_mask = 16'hCFC0;
defparam \inst|Arena_Sum_32bit[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N26
cycloneii_lcell_comb \inst|Arena_Sum_32bit~6 (
// Equation(s):
// \inst|Arena_Sum_32bit~6_combout  = inst2[30] $ (inst3[30])

	.dataa(vcc),
	.datab(vcc),
	.datac(inst2[30]),
	.datad(inst3[30]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~6 .lut_mask = 16'h0FF0;
defparam \inst|Arena_Sum_32bit~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N16
cycloneii_lcell_comb \inst|Arena_Difference_32bit~4 (
// Equation(s):
// \inst|Arena_Difference_32bit~4_combout  = \inst|Arena_Sum_32bit~6_combout  $ (((inst3[29] & ((\inst|Arena_Bout_32bit_vars~32_combout ) # (!inst2[29]))) # (!inst3[29] & (!inst2[29] & \inst|Arena_Bout_32bit_vars~32_combout ))))

	.dataa(inst3[29]),
	.datab(inst2[29]),
	.datac(\inst|Arena_Bout_32bit_vars~32_combout ),
	.datad(\inst|Arena_Sum_32bit~6_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~4 .lut_mask = 16'h4DB2;
defparam \inst|Arena_Difference_32bit~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N0
cycloneii_lcell_comb \inst|Arena_Difference_32bit[30] (
// Equation(s):
// \inst|Arena_Difference_32bit [30] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit~4_combout ))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit [30]))

	.dataa(vcc),
	.datab(\inst|Arena_Difference_32bit [30]),
	.datac(\inst|Arena_Difference_32bit~4_combout ),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [30]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[30] .lut_mask = 16'hF0CC;
defparam \inst|Arena_Difference_32bit[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N4
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[30]~1 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[30]~1_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [30]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [30]))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [30]),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|Arena_Difference_32bit [30]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[30]~1 .lut_mask = 16'hFC0C;
defparam \inst7|$00000|auto_generated|result_node[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y23_N5
cycloneii_lcell_ff \inst3[30] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[30]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[30]));

// Location: LCCOMB_X4_Y23_N4
cycloneii_lcell_comb \inst|Arena_Difference_32bit~11 (
// Equation(s):
// \inst|Arena_Difference_32bit~11_combout  = inst3[23] $ (inst2[23] $ (\inst|Arena_Bout_32bit_vars~26_combout ))

	.dataa(vcc),
	.datab(inst3[23]),
	.datac(inst2[23]),
	.datad(\inst|Arena_Bout_32bit_vars~26_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~11 .lut_mask = 16'hC33C;
defparam \inst|Arena_Difference_32bit~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N28
cycloneii_lcell_comb \inst|Arena_Difference_32bit[23] (
// Equation(s):
// \inst|Arena_Difference_32bit [23] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit~11_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit [23])))

	.dataa(vcc),
	.datab(\inst|Arena_Difference_32bit~11_combout ),
	.datac(\inst|Arena_Difference_32bit [23]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [23]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[23] .lut_mask = 16'hCCF0;
defparam \inst|Arena_Difference_32bit[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N24
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[23]~8 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[23]~8_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [23]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [23]))

	.dataa(\inst|Arena_Sum_32bit [23]),
	.datab(vcc),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|Arena_Difference_32bit [23]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[23]~8 .lut_mask = 16'hFA0A;
defparam \inst7|$00000|auto_generated|result_node[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y23_N25
cycloneii_lcell_ff \inst3[23] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[23]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[23]));

// Location: LCCOMB_X1_Y23_N30
cycloneii_lcell_comb \inst|Arena_Sum_32bit[7] (
// Equation(s):
// \inst|Arena_Sum_32bit [7] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit [7]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit~29_combout ))

	.dataa(\inst|Arena_Sum_32bit~29_combout ),
	.datab(\inst|Arena_Sum_32bit [7]),
	.datac(vcc),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [7]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[7] .lut_mask = 16'hCCAA;
defparam \inst|Arena_Sum_32bit[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N28
cycloneii_lcell_comb \inst|Arena_Difference_32bit[7] (
// Equation(s):
// \inst|Arena_Difference_32bit [7] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit~27_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit [7])))

	.dataa(\inst|Arena_Difference_32bit~27_combout ),
	.datab(\inst|Arena_Difference_32bit [7]),
	.datac(vcc),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [7]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[7] .lut_mask = 16'hAACC;
defparam \inst|Arena_Difference_32bit[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N12
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[7]~24 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[7]~24_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [7]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [7]))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [7]),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|Arena_Difference_32bit [7]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[7]~24 .lut_mask = 16'hFC0C;
defparam \inst7|$00000|auto_generated|result_node[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y23_N13
cycloneii_lcell_ff \inst3[7] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[7]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[7]));

// Location: LCCOMB_X2_Y26_N30
cycloneii_lcell_comb \inst|Arena_Sum_32bit~36 (
// Equation(s):
// \inst|Arena_Sum_32bit~36_combout  = inst2[1] $ (inst3[1] $ (((\inst|Arena_Cout_32bit_vars~3_combout ) # (\inst|Arena_Cout_32bit_vars~2_combout ))))

	.dataa(\inst|Arena_Cout_32bit_vars~3_combout ),
	.datab(inst2[1]),
	.datac(\inst|Arena_Cout_32bit_vars~2_combout ),
	.datad(inst3[1]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit~36 .lut_mask = 16'hC936;
defparam \inst|Arena_Sum_32bit~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N4
cycloneii_lcell_comb \inst|Arena_Sum_32bit[1] (
// Equation(s):
// \inst|Arena_Sum_32bit [1] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit [1]))) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Sum_32bit~36_combout ))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit~36_combout ),
	.datac(\inst|Arena_Sum_32bit [1]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [1]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[1] .lut_mask = 16'hF0CC;
defparam \inst|Arena_Sum_32bit[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N24
cycloneii_lcell_comb \inst|Arena_Difference_32bit~33 (
// Equation(s):
// \inst|Arena_Difference_32bit~33_combout  = inst3[1] $ (\inst|Arena_Bout_32bit_vars~6_combout  $ (inst2[1]))

	.dataa(inst3[1]),
	.datab(\inst|Arena_Bout_32bit_vars~6_combout ),
	.datac(vcc),
	.datad(inst2[1]),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit~33 .lut_mask = 16'h9966;
defparam \inst|Arena_Difference_32bit~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N18
cycloneii_lcell_comb \inst|Arena_Difference_32bit[1] (
// Equation(s):
// \inst|Arena_Difference_32bit [1] = (GLOBAL(\Arena_sub_add~clkctrl_outclk ) & (\inst|Arena_Difference_32bit~33_combout )) # (!GLOBAL(\Arena_sub_add~clkctrl_outclk ) & ((\inst|Arena_Difference_32bit [1])))

	.dataa(vcc),
	.datab(\inst|Arena_Difference_32bit~33_combout ),
	.datac(\inst|Arena_Difference_32bit [1]),
	.datad(\Arena_sub_add~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Arena_Difference_32bit [1]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Difference_32bit[1] .lut_mask = 16'hCCF0;
defparam \inst|Arena_Difference_32bit[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N20
cycloneii_lcell_comb \inst7|$00000|auto_generated|result_node[1]~30 (
// Equation(s):
// \inst7|$00000|auto_generated|result_node[1]~30_combout  = (\Arena_sub_add~combout  & ((\inst|Arena_Difference_32bit [1]))) # (!\Arena_sub_add~combout  & (\inst|Arena_Sum_32bit [1]))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [1]),
	.datac(\Arena_sub_add~combout ),
	.datad(\inst|Arena_Difference_32bit [1]),
	.cin(gnd),
	.combout(\inst7|$00000|auto_generated|result_node[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|result_node[1]~30 .lut_mask = 16'hFC0C;
defparam \inst7|$00000|auto_generated|result_node[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y26_N21
cycloneii_lcell_ff \inst3[1] (
	.clk(\Arena_clk~clkctrl_outclk ),
	.datain(\inst7|$00000|auto_generated|result_node[1]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[1]));

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Cout_32bit~I (
	.datain(\inst5|Arena_data~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Cout_32bit));
// synopsys translate_off
defparam \Arena_Cout_32bit~I .input_async_reset = "none";
defparam \Arena_Cout_32bit~I .input_power_up = "low";
defparam \Arena_Cout_32bit~I .input_register_mode = "none";
defparam \Arena_Cout_32bit~I .input_sync_reset = "none";
defparam \Arena_Cout_32bit~I .oe_async_reset = "none";
defparam \Arena_Cout_32bit~I .oe_power_up = "low";
defparam \Arena_Cout_32bit~I .oe_register_mode = "none";
defparam \Arena_Cout_32bit~I .oe_sync_reset = "none";
defparam \Arena_Cout_32bit~I .operation_mode = "output";
defparam \Arena_Cout_32bit~I .output_async_reset = "none";
defparam \Arena_Cout_32bit~I .output_power_up = "low";
defparam \Arena_Cout_32bit~I .output_register_mode = "none";
defparam \Arena_Cout_32bit~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Bout_32bit~I (
	.datain(\inst6|Arena_data~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Bout_32bit));
// synopsys translate_off
defparam \Arena_Bout_32bit~I .input_async_reset = "none";
defparam \Arena_Bout_32bit~I .input_power_up = "low";
defparam \Arena_Bout_32bit~I .input_register_mode = "none";
defparam \Arena_Bout_32bit~I .input_sync_reset = "none";
defparam \Arena_Bout_32bit~I .oe_async_reset = "none";
defparam \Arena_Bout_32bit~I .oe_power_up = "low";
defparam \Arena_Bout_32bit~I .oe_register_mode = "none";
defparam \Arena_Bout_32bit~I .oe_sync_reset = "none";
defparam \Arena_Bout_32bit~I .operation_mode = "output";
defparam \Arena_Bout_32bit~I .output_async_reset = "none";
defparam \Arena_Bout_32bit~I .output_power_up = "low";
defparam \Arena_Bout_32bit~I .output_register_mode = "none";
defparam \Arena_Bout_32bit~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[31]~I (
	.datain(inst2[31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[31]));
// synopsys translate_off
defparam \Arena_Q[31]~I .input_async_reset = "none";
defparam \Arena_Q[31]~I .input_power_up = "low";
defparam \Arena_Q[31]~I .input_register_mode = "none";
defparam \Arena_Q[31]~I .input_sync_reset = "none";
defparam \Arena_Q[31]~I .oe_async_reset = "none";
defparam \Arena_Q[31]~I .oe_power_up = "low";
defparam \Arena_Q[31]~I .oe_register_mode = "none";
defparam \Arena_Q[31]~I .oe_sync_reset = "none";
defparam \Arena_Q[31]~I .operation_mode = "output";
defparam \Arena_Q[31]~I .output_async_reset = "none";
defparam \Arena_Q[31]~I .output_power_up = "low";
defparam \Arena_Q[31]~I .output_register_mode = "none";
defparam \Arena_Q[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[30]~I (
	.datain(inst2[30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[30]));
// synopsys translate_off
defparam \Arena_Q[30]~I .input_async_reset = "none";
defparam \Arena_Q[30]~I .input_power_up = "low";
defparam \Arena_Q[30]~I .input_register_mode = "none";
defparam \Arena_Q[30]~I .input_sync_reset = "none";
defparam \Arena_Q[30]~I .oe_async_reset = "none";
defparam \Arena_Q[30]~I .oe_power_up = "low";
defparam \Arena_Q[30]~I .oe_register_mode = "none";
defparam \Arena_Q[30]~I .oe_sync_reset = "none";
defparam \Arena_Q[30]~I .operation_mode = "output";
defparam \Arena_Q[30]~I .output_async_reset = "none";
defparam \Arena_Q[30]~I .output_power_up = "low";
defparam \Arena_Q[30]~I .output_register_mode = "none";
defparam \Arena_Q[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[29]~I (
	.datain(inst2[29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[29]));
// synopsys translate_off
defparam \Arena_Q[29]~I .input_async_reset = "none";
defparam \Arena_Q[29]~I .input_power_up = "low";
defparam \Arena_Q[29]~I .input_register_mode = "none";
defparam \Arena_Q[29]~I .input_sync_reset = "none";
defparam \Arena_Q[29]~I .oe_async_reset = "none";
defparam \Arena_Q[29]~I .oe_power_up = "low";
defparam \Arena_Q[29]~I .oe_register_mode = "none";
defparam \Arena_Q[29]~I .oe_sync_reset = "none";
defparam \Arena_Q[29]~I .operation_mode = "output";
defparam \Arena_Q[29]~I .output_async_reset = "none";
defparam \Arena_Q[29]~I .output_power_up = "low";
defparam \Arena_Q[29]~I .output_register_mode = "none";
defparam \Arena_Q[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[28]~I (
	.datain(inst2[28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[28]));
// synopsys translate_off
defparam \Arena_Q[28]~I .input_async_reset = "none";
defparam \Arena_Q[28]~I .input_power_up = "low";
defparam \Arena_Q[28]~I .input_register_mode = "none";
defparam \Arena_Q[28]~I .input_sync_reset = "none";
defparam \Arena_Q[28]~I .oe_async_reset = "none";
defparam \Arena_Q[28]~I .oe_power_up = "low";
defparam \Arena_Q[28]~I .oe_register_mode = "none";
defparam \Arena_Q[28]~I .oe_sync_reset = "none";
defparam \Arena_Q[28]~I .operation_mode = "output";
defparam \Arena_Q[28]~I .output_async_reset = "none";
defparam \Arena_Q[28]~I .output_power_up = "low";
defparam \Arena_Q[28]~I .output_register_mode = "none";
defparam \Arena_Q[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[27]~I (
	.datain(inst2[27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[27]));
// synopsys translate_off
defparam \Arena_Q[27]~I .input_async_reset = "none";
defparam \Arena_Q[27]~I .input_power_up = "low";
defparam \Arena_Q[27]~I .input_register_mode = "none";
defparam \Arena_Q[27]~I .input_sync_reset = "none";
defparam \Arena_Q[27]~I .oe_async_reset = "none";
defparam \Arena_Q[27]~I .oe_power_up = "low";
defparam \Arena_Q[27]~I .oe_register_mode = "none";
defparam \Arena_Q[27]~I .oe_sync_reset = "none";
defparam \Arena_Q[27]~I .operation_mode = "output";
defparam \Arena_Q[27]~I .output_async_reset = "none";
defparam \Arena_Q[27]~I .output_power_up = "low";
defparam \Arena_Q[27]~I .output_register_mode = "none";
defparam \Arena_Q[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[26]~I (
	.datain(inst2[26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[26]));
// synopsys translate_off
defparam \Arena_Q[26]~I .input_async_reset = "none";
defparam \Arena_Q[26]~I .input_power_up = "low";
defparam \Arena_Q[26]~I .input_register_mode = "none";
defparam \Arena_Q[26]~I .input_sync_reset = "none";
defparam \Arena_Q[26]~I .oe_async_reset = "none";
defparam \Arena_Q[26]~I .oe_power_up = "low";
defparam \Arena_Q[26]~I .oe_register_mode = "none";
defparam \Arena_Q[26]~I .oe_sync_reset = "none";
defparam \Arena_Q[26]~I .operation_mode = "output";
defparam \Arena_Q[26]~I .output_async_reset = "none";
defparam \Arena_Q[26]~I .output_power_up = "low";
defparam \Arena_Q[26]~I .output_register_mode = "none";
defparam \Arena_Q[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[25]~I (
	.datain(inst2[25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[25]));
// synopsys translate_off
defparam \Arena_Q[25]~I .input_async_reset = "none";
defparam \Arena_Q[25]~I .input_power_up = "low";
defparam \Arena_Q[25]~I .input_register_mode = "none";
defparam \Arena_Q[25]~I .input_sync_reset = "none";
defparam \Arena_Q[25]~I .oe_async_reset = "none";
defparam \Arena_Q[25]~I .oe_power_up = "low";
defparam \Arena_Q[25]~I .oe_register_mode = "none";
defparam \Arena_Q[25]~I .oe_sync_reset = "none";
defparam \Arena_Q[25]~I .operation_mode = "output";
defparam \Arena_Q[25]~I .output_async_reset = "none";
defparam \Arena_Q[25]~I .output_power_up = "low";
defparam \Arena_Q[25]~I .output_register_mode = "none";
defparam \Arena_Q[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[24]~I (
	.datain(inst2[24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[24]));
// synopsys translate_off
defparam \Arena_Q[24]~I .input_async_reset = "none";
defparam \Arena_Q[24]~I .input_power_up = "low";
defparam \Arena_Q[24]~I .input_register_mode = "none";
defparam \Arena_Q[24]~I .input_sync_reset = "none";
defparam \Arena_Q[24]~I .oe_async_reset = "none";
defparam \Arena_Q[24]~I .oe_power_up = "low";
defparam \Arena_Q[24]~I .oe_register_mode = "none";
defparam \Arena_Q[24]~I .oe_sync_reset = "none";
defparam \Arena_Q[24]~I .operation_mode = "output";
defparam \Arena_Q[24]~I .output_async_reset = "none";
defparam \Arena_Q[24]~I .output_power_up = "low";
defparam \Arena_Q[24]~I .output_register_mode = "none";
defparam \Arena_Q[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[23]~I (
	.datain(inst2[23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[23]));
// synopsys translate_off
defparam \Arena_Q[23]~I .input_async_reset = "none";
defparam \Arena_Q[23]~I .input_power_up = "low";
defparam \Arena_Q[23]~I .input_register_mode = "none";
defparam \Arena_Q[23]~I .input_sync_reset = "none";
defparam \Arena_Q[23]~I .oe_async_reset = "none";
defparam \Arena_Q[23]~I .oe_power_up = "low";
defparam \Arena_Q[23]~I .oe_register_mode = "none";
defparam \Arena_Q[23]~I .oe_sync_reset = "none";
defparam \Arena_Q[23]~I .operation_mode = "output";
defparam \Arena_Q[23]~I .output_async_reset = "none";
defparam \Arena_Q[23]~I .output_power_up = "low";
defparam \Arena_Q[23]~I .output_register_mode = "none";
defparam \Arena_Q[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[22]~I (
	.datain(inst2[22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[22]));
// synopsys translate_off
defparam \Arena_Q[22]~I .input_async_reset = "none";
defparam \Arena_Q[22]~I .input_power_up = "low";
defparam \Arena_Q[22]~I .input_register_mode = "none";
defparam \Arena_Q[22]~I .input_sync_reset = "none";
defparam \Arena_Q[22]~I .oe_async_reset = "none";
defparam \Arena_Q[22]~I .oe_power_up = "low";
defparam \Arena_Q[22]~I .oe_register_mode = "none";
defparam \Arena_Q[22]~I .oe_sync_reset = "none";
defparam \Arena_Q[22]~I .operation_mode = "output";
defparam \Arena_Q[22]~I .output_async_reset = "none";
defparam \Arena_Q[22]~I .output_power_up = "low";
defparam \Arena_Q[22]~I .output_register_mode = "none";
defparam \Arena_Q[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[21]~I (
	.datain(inst2[21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[21]));
// synopsys translate_off
defparam \Arena_Q[21]~I .input_async_reset = "none";
defparam \Arena_Q[21]~I .input_power_up = "low";
defparam \Arena_Q[21]~I .input_register_mode = "none";
defparam \Arena_Q[21]~I .input_sync_reset = "none";
defparam \Arena_Q[21]~I .oe_async_reset = "none";
defparam \Arena_Q[21]~I .oe_power_up = "low";
defparam \Arena_Q[21]~I .oe_register_mode = "none";
defparam \Arena_Q[21]~I .oe_sync_reset = "none";
defparam \Arena_Q[21]~I .operation_mode = "output";
defparam \Arena_Q[21]~I .output_async_reset = "none";
defparam \Arena_Q[21]~I .output_power_up = "low";
defparam \Arena_Q[21]~I .output_register_mode = "none";
defparam \Arena_Q[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[20]~I (
	.datain(inst2[20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[20]));
// synopsys translate_off
defparam \Arena_Q[20]~I .input_async_reset = "none";
defparam \Arena_Q[20]~I .input_power_up = "low";
defparam \Arena_Q[20]~I .input_register_mode = "none";
defparam \Arena_Q[20]~I .input_sync_reset = "none";
defparam \Arena_Q[20]~I .oe_async_reset = "none";
defparam \Arena_Q[20]~I .oe_power_up = "low";
defparam \Arena_Q[20]~I .oe_register_mode = "none";
defparam \Arena_Q[20]~I .oe_sync_reset = "none";
defparam \Arena_Q[20]~I .operation_mode = "output";
defparam \Arena_Q[20]~I .output_async_reset = "none";
defparam \Arena_Q[20]~I .output_power_up = "low";
defparam \Arena_Q[20]~I .output_register_mode = "none";
defparam \Arena_Q[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[19]~I (
	.datain(inst2[19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[19]));
// synopsys translate_off
defparam \Arena_Q[19]~I .input_async_reset = "none";
defparam \Arena_Q[19]~I .input_power_up = "low";
defparam \Arena_Q[19]~I .input_register_mode = "none";
defparam \Arena_Q[19]~I .input_sync_reset = "none";
defparam \Arena_Q[19]~I .oe_async_reset = "none";
defparam \Arena_Q[19]~I .oe_power_up = "low";
defparam \Arena_Q[19]~I .oe_register_mode = "none";
defparam \Arena_Q[19]~I .oe_sync_reset = "none";
defparam \Arena_Q[19]~I .operation_mode = "output";
defparam \Arena_Q[19]~I .output_async_reset = "none";
defparam \Arena_Q[19]~I .output_power_up = "low";
defparam \Arena_Q[19]~I .output_register_mode = "none";
defparam \Arena_Q[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[18]~I (
	.datain(inst2[18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[18]));
// synopsys translate_off
defparam \Arena_Q[18]~I .input_async_reset = "none";
defparam \Arena_Q[18]~I .input_power_up = "low";
defparam \Arena_Q[18]~I .input_register_mode = "none";
defparam \Arena_Q[18]~I .input_sync_reset = "none";
defparam \Arena_Q[18]~I .oe_async_reset = "none";
defparam \Arena_Q[18]~I .oe_power_up = "low";
defparam \Arena_Q[18]~I .oe_register_mode = "none";
defparam \Arena_Q[18]~I .oe_sync_reset = "none";
defparam \Arena_Q[18]~I .operation_mode = "output";
defparam \Arena_Q[18]~I .output_async_reset = "none";
defparam \Arena_Q[18]~I .output_power_up = "low";
defparam \Arena_Q[18]~I .output_register_mode = "none";
defparam \Arena_Q[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[17]~I (
	.datain(inst2[17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[17]));
// synopsys translate_off
defparam \Arena_Q[17]~I .input_async_reset = "none";
defparam \Arena_Q[17]~I .input_power_up = "low";
defparam \Arena_Q[17]~I .input_register_mode = "none";
defparam \Arena_Q[17]~I .input_sync_reset = "none";
defparam \Arena_Q[17]~I .oe_async_reset = "none";
defparam \Arena_Q[17]~I .oe_power_up = "low";
defparam \Arena_Q[17]~I .oe_register_mode = "none";
defparam \Arena_Q[17]~I .oe_sync_reset = "none";
defparam \Arena_Q[17]~I .operation_mode = "output";
defparam \Arena_Q[17]~I .output_async_reset = "none";
defparam \Arena_Q[17]~I .output_power_up = "low";
defparam \Arena_Q[17]~I .output_register_mode = "none";
defparam \Arena_Q[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[16]~I (
	.datain(inst2[16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[16]));
// synopsys translate_off
defparam \Arena_Q[16]~I .input_async_reset = "none";
defparam \Arena_Q[16]~I .input_power_up = "low";
defparam \Arena_Q[16]~I .input_register_mode = "none";
defparam \Arena_Q[16]~I .input_sync_reset = "none";
defparam \Arena_Q[16]~I .oe_async_reset = "none";
defparam \Arena_Q[16]~I .oe_power_up = "low";
defparam \Arena_Q[16]~I .oe_register_mode = "none";
defparam \Arena_Q[16]~I .oe_sync_reset = "none";
defparam \Arena_Q[16]~I .operation_mode = "output";
defparam \Arena_Q[16]~I .output_async_reset = "none";
defparam \Arena_Q[16]~I .output_power_up = "low";
defparam \Arena_Q[16]~I .output_register_mode = "none";
defparam \Arena_Q[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[15]~I (
	.datain(inst2[15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[15]));
// synopsys translate_off
defparam \Arena_Q[15]~I .input_async_reset = "none";
defparam \Arena_Q[15]~I .input_power_up = "low";
defparam \Arena_Q[15]~I .input_register_mode = "none";
defparam \Arena_Q[15]~I .input_sync_reset = "none";
defparam \Arena_Q[15]~I .oe_async_reset = "none";
defparam \Arena_Q[15]~I .oe_power_up = "low";
defparam \Arena_Q[15]~I .oe_register_mode = "none";
defparam \Arena_Q[15]~I .oe_sync_reset = "none";
defparam \Arena_Q[15]~I .operation_mode = "output";
defparam \Arena_Q[15]~I .output_async_reset = "none";
defparam \Arena_Q[15]~I .output_power_up = "low";
defparam \Arena_Q[15]~I .output_register_mode = "none";
defparam \Arena_Q[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[14]~I (
	.datain(inst2[14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[14]));
// synopsys translate_off
defparam \Arena_Q[14]~I .input_async_reset = "none";
defparam \Arena_Q[14]~I .input_power_up = "low";
defparam \Arena_Q[14]~I .input_register_mode = "none";
defparam \Arena_Q[14]~I .input_sync_reset = "none";
defparam \Arena_Q[14]~I .oe_async_reset = "none";
defparam \Arena_Q[14]~I .oe_power_up = "low";
defparam \Arena_Q[14]~I .oe_register_mode = "none";
defparam \Arena_Q[14]~I .oe_sync_reset = "none";
defparam \Arena_Q[14]~I .operation_mode = "output";
defparam \Arena_Q[14]~I .output_async_reset = "none";
defparam \Arena_Q[14]~I .output_power_up = "low";
defparam \Arena_Q[14]~I .output_register_mode = "none";
defparam \Arena_Q[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[13]~I (
	.datain(inst2[13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[13]));
// synopsys translate_off
defparam \Arena_Q[13]~I .input_async_reset = "none";
defparam \Arena_Q[13]~I .input_power_up = "low";
defparam \Arena_Q[13]~I .input_register_mode = "none";
defparam \Arena_Q[13]~I .input_sync_reset = "none";
defparam \Arena_Q[13]~I .oe_async_reset = "none";
defparam \Arena_Q[13]~I .oe_power_up = "low";
defparam \Arena_Q[13]~I .oe_register_mode = "none";
defparam \Arena_Q[13]~I .oe_sync_reset = "none";
defparam \Arena_Q[13]~I .operation_mode = "output";
defparam \Arena_Q[13]~I .output_async_reset = "none";
defparam \Arena_Q[13]~I .output_power_up = "low";
defparam \Arena_Q[13]~I .output_register_mode = "none";
defparam \Arena_Q[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[12]~I (
	.datain(inst2[12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[12]));
// synopsys translate_off
defparam \Arena_Q[12]~I .input_async_reset = "none";
defparam \Arena_Q[12]~I .input_power_up = "low";
defparam \Arena_Q[12]~I .input_register_mode = "none";
defparam \Arena_Q[12]~I .input_sync_reset = "none";
defparam \Arena_Q[12]~I .oe_async_reset = "none";
defparam \Arena_Q[12]~I .oe_power_up = "low";
defparam \Arena_Q[12]~I .oe_register_mode = "none";
defparam \Arena_Q[12]~I .oe_sync_reset = "none";
defparam \Arena_Q[12]~I .operation_mode = "output";
defparam \Arena_Q[12]~I .output_async_reset = "none";
defparam \Arena_Q[12]~I .output_power_up = "low";
defparam \Arena_Q[12]~I .output_register_mode = "none";
defparam \Arena_Q[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[11]~I (
	.datain(inst2[11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[11]));
// synopsys translate_off
defparam \Arena_Q[11]~I .input_async_reset = "none";
defparam \Arena_Q[11]~I .input_power_up = "low";
defparam \Arena_Q[11]~I .input_register_mode = "none";
defparam \Arena_Q[11]~I .input_sync_reset = "none";
defparam \Arena_Q[11]~I .oe_async_reset = "none";
defparam \Arena_Q[11]~I .oe_power_up = "low";
defparam \Arena_Q[11]~I .oe_register_mode = "none";
defparam \Arena_Q[11]~I .oe_sync_reset = "none";
defparam \Arena_Q[11]~I .operation_mode = "output";
defparam \Arena_Q[11]~I .output_async_reset = "none";
defparam \Arena_Q[11]~I .output_power_up = "low";
defparam \Arena_Q[11]~I .output_register_mode = "none";
defparam \Arena_Q[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[10]~I (
	.datain(inst2[10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[10]));
// synopsys translate_off
defparam \Arena_Q[10]~I .input_async_reset = "none";
defparam \Arena_Q[10]~I .input_power_up = "low";
defparam \Arena_Q[10]~I .input_register_mode = "none";
defparam \Arena_Q[10]~I .input_sync_reset = "none";
defparam \Arena_Q[10]~I .oe_async_reset = "none";
defparam \Arena_Q[10]~I .oe_power_up = "low";
defparam \Arena_Q[10]~I .oe_register_mode = "none";
defparam \Arena_Q[10]~I .oe_sync_reset = "none";
defparam \Arena_Q[10]~I .operation_mode = "output";
defparam \Arena_Q[10]~I .output_async_reset = "none";
defparam \Arena_Q[10]~I .output_power_up = "low";
defparam \Arena_Q[10]~I .output_register_mode = "none";
defparam \Arena_Q[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[9]~I (
	.datain(inst2[9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[9]));
// synopsys translate_off
defparam \Arena_Q[9]~I .input_async_reset = "none";
defparam \Arena_Q[9]~I .input_power_up = "low";
defparam \Arena_Q[9]~I .input_register_mode = "none";
defparam \Arena_Q[9]~I .input_sync_reset = "none";
defparam \Arena_Q[9]~I .oe_async_reset = "none";
defparam \Arena_Q[9]~I .oe_power_up = "low";
defparam \Arena_Q[9]~I .oe_register_mode = "none";
defparam \Arena_Q[9]~I .oe_sync_reset = "none";
defparam \Arena_Q[9]~I .operation_mode = "output";
defparam \Arena_Q[9]~I .output_async_reset = "none";
defparam \Arena_Q[9]~I .output_power_up = "low";
defparam \Arena_Q[9]~I .output_register_mode = "none";
defparam \Arena_Q[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[8]~I (
	.datain(inst2[8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[8]));
// synopsys translate_off
defparam \Arena_Q[8]~I .input_async_reset = "none";
defparam \Arena_Q[8]~I .input_power_up = "low";
defparam \Arena_Q[8]~I .input_register_mode = "none";
defparam \Arena_Q[8]~I .input_sync_reset = "none";
defparam \Arena_Q[8]~I .oe_async_reset = "none";
defparam \Arena_Q[8]~I .oe_power_up = "low";
defparam \Arena_Q[8]~I .oe_register_mode = "none";
defparam \Arena_Q[8]~I .oe_sync_reset = "none";
defparam \Arena_Q[8]~I .operation_mode = "output";
defparam \Arena_Q[8]~I .output_async_reset = "none";
defparam \Arena_Q[8]~I .output_power_up = "low";
defparam \Arena_Q[8]~I .output_register_mode = "none";
defparam \Arena_Q[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[7]~I (
	.datain(inst2[7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[7]));
// synopsys translate_off
defparam \Arena_Q[7]~I .input_async_reset = "none";
defparam \Arena_Q[7]~I .input_power_up = "low";
defparam \Arena_Q[7]~I .input_register_mode = "none";
defparam \Arena_Q[7]~I .input_sync_reset = "none";
defparam \Arena_Q[7]~I .oe_async_reset = "none";
defparam \Arena_Q[7]~I .oe_power_up = "low";
defparam \Arena_Q[7]~I .oe_register_mode = "none";
defparam \Arena_Q[7]~I .oe_sync_reset = "none";
defparam \Arena_Q[7]~I .operation_mode = "output";
defparam \Arena_Q[7]~I .output_async_reset = "none";
defparam \Arena_Q[7]~I .output_power_up = "low";
defparam \Arena_Q[7]~I .output_register_mode = "none";
defparam \Arena_Q[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[6]~I (
	.datain(inst2[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[6]));
// synopsys translate_off
defparam \Arena_Q[6]~I .input_async_reset = "none";
defparam \Arena_Q[6]~I .input_power_up = "low";
defparam \Arena_Q[6]~I .input_register_mode = "none";
defparam \Arena_Q[6]~I .input_sync_reset = "none";
defparam \Arena_Q[6]~I .oe_async_reset = "none";
defparam \Arena_Q[6]~I .oe_power_up = "low";
defparam \Arena_Q[6]~I .oe_register_mode = "none";
defparam \Arena_Q[6]~I .oe_sync_reset = "none";
defparam \Arena_Q[6]~I .operation_mode = "output";
defparam \Arena_Q[6]~I .output_async_reset = "none";
defparam \Arena_Q[6]~I .output_power_up = "low";
defparam \Arena_Q[6]~I .output_register_mode = "none";
defparam \Arena_Q[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[5]~I (
	.datain(inst2[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[5]));
// synopsys translate_off
defparam \Arena_Q[5]~I .input_async_reset = "none";
defparam \Arena_Q[5]~I .input_power_up = "low";
defparam \Arena_Q[5]~I .input_register_mode = "none";
defparam \Arena_Q[5]~I .input_sync_reset = "none";
defparam \Arena_Q[5]~I .oe_async_reset = "none";
defparam \Arena_Q[5]~I .oe_power_up = "low";
defparam \Arena_Q[5]~I .oe_register_mode = "none";
defparam \Arena_Q[5]~I .oe_sync_reset = "none";
defparam \Arena_Q[5]~I .operation_mode = "output";
defparam \Arena_Q[5]~I .output_async_reset = "none";
defparam \Arena_Q[5]~I .output_power_up = "low";
defparam \Arena_Q[5]~I .output_register_mode = "none";
defparam \Arena_Q[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[4]~I (
	.datain(inst2[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[4]));
// synopsys translate_off
defparam \Arena_Q[4]~I .input_async_reset = "none";
defparam \Arena_Q[4]~I .input_power_up = "low";
defparam \Arena_Q[4]~I .input_register_mode = "none";
defparam \Arena_Q[4]~I .input_sync_reset = "none";
defparam \Arena_Q[4]~I .oe_async_reset = "none";
defparam \Arena_Q[4]~I .oe_power_up = "low";
defparam \Arena_Q[4]~I .oe_register_mode = "none";
defparam \Arena_Q[4]~I .oe_sync_reset = "none";
defparam \Arena_Q[4]~I .operation_mode = "output";
defparam \Arena_Q[4]~I .output_async_reset = "none";
defparam \Arena_Q[4]~I .output_power_up = "low";
defparam \Arena_Q[4]~I .output_register_mode = "none";
defparam \Arena_Q[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[3]~I (
	.datain(inst2[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[3]));
// synopsys translate_off
defparam \Arena_Q[3]~I .input_async_reset = "none";
defparam \Arena_Q[3]~I .input_power_up = "low";
defparam \Arena_Q[3]~I .input_register_mode = "none";
defparam \Arena_Q[3]~I .input_sync_reset = "none";
defparam \Arena_Q[3]~I .oe_async_reset = "none";
defparam \Arena_Q[3]~I .oe_power_up = "low";
defparam \Arena_Q[3]~I .oe_register_mode = "none";
defparam \Arena_Q[3]~I .oe_sync_reset = "none";
defparam \Arena_Q[3]~I .operation_mode = "output";
defparam \Arena_Q[3]~I .output_async_reset = "none";
defparam \Arena_Q[3]~I .output_power_up = "low";
defparam \Arena_Q[3]~I .output_register_mode = "none";
defparam \Arena_Q[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[2]~I (
	.datain(inst2[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[2]));
// synopsys translate_off
defparam \Arena_Q[2]~I .input_async_reset = "none";
defparam \Arena_Q[2]~I .input_power_up = "low";
defparam \Arena_Q[2]~I .input_register_mode = "none";
defparam \Arena_Q[2]~I .input_sync_reset = "none";
defparam \Arena_Q[2]~I .oe_async_reset = "none";
defparam \Arena_Q[2]~I .oe_power_up = "low";
defparam \Arena_Q[2]~I .oe_register_mode = "none";
defparam \Arena_Q[2]~I .oe_sync_reset = "none";
defparam \Arena_Q[2]~I .operation_mode = "output";
defparam \Arena_Q[2]~I .output_async_reset = "none";
defparam \Arena_Q[2]~I .output_power_up = "low";
defparam \Arena_Q[2]~I .output_register_mode = "none";
defparam \Arena_Q[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[1]~I (
	.datain(inst2[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[1]));
// synopsys translate_off
defparam \Arena_Q[1]~I .input_async_reset = "none";
defparam \Arena_Q[1]~I .input_power_up = "low";
defparam \Arena_Q[1]~I .input_register_mode = "none";
defparam \Arena_Q[1]~I .input_sync_reset = "none";
defparam \Arena_Q[1]~I .oe_async_reset = "none";
defparam \Arena_Q[1]~I .oe_power_up = "low";
defparam \Arena_Q[1]~I .oe_register_mode = "none";
defparam \Arena_Q[1]~I .oe_sync_reset = "none";
defparam \Arena_Q[1]~I .operation_mode = "output";
defparam \Arena_Q[1]~I .output_async_reset = "none";
defparam \Arena_Q[1]~I .output_power_up = "low";
defparam \Arena_Q[1]~I .output_register_mode = "none";
defparam \Arena_Q[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[0]~I (
	.datain(inst2[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[0]));
// synopsys translate_off
defparam \Arena_Q[0]~I .input_async_reset = "none";
defparam \Arena_Q[0]~I .input_power_up = "low";
defparam \Arena_Q[0]~I .input_register_mode = "none";
defparam \Arena_Q[0]~I .input_sync_reset = "none";
defparam \Arena_Q[0]~I .oe_async_reset = "none";
defparam \Arena_Q[0]~I .oe_power_up = "low";
defparam \Arena_Q[0]~I .oe_register_mode = "none";
defparam \Arena_Q[0]~I .oe_sync_reset = "none";
defparam \Arena_Q[0]~I .operation_mode = "output";
defparam \Arena_Q[0]~I .output_async_reset = "none";
defparam \Arena_Q[0]~I .output_power_up = "low";
defparam \Arena_Q[0]~I .output_register_mode = "none";
defparam \Arena_Q[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[31]~I (
	.datain(inst3[31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[31]));
// synopsys translate_off
defparam \Arena_Sum_32bit[31]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[31]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[31]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[31]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[31]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[31]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[31]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[31]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[31]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[31]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[31]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[31]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[30]~I (
	.datain(inst3[30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[30]));
// synopsys translate_off
defparam \Arena_Sum_32bit[30]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[30]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[30]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[30]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[30]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[30]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[30]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[30]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[30]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[30]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[30]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[30]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[29]~I (
	.datain(inst3[29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[29]));
// synopsys translate_off
defparam \Arena_Sum_32bit[29]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[29]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[29]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[29]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[29]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[29]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[29]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[29]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[29]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[29]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[29]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[29]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[28]~I (
	.datain(inst3[28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[28]));
// synopsys translate_off
defparam \Arena_Sum_32bit[28]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[28]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[28]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[28]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[28]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[28]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[28]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[28]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[28]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[28]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[28]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[28]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[27]~I (
	.datain(inst3[27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[27]));
// synopsys translate_off
defparam \Arena_Sum_32bit[27]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[27]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[27]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[27]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[27]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[27]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[27]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[27]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[27]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[27]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[27]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[27]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[26]~I (
	.datain(inst3[26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[26]));
// synopsys translate_off
defparam \Arena_Sum_32bit[26]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[26]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[26]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[26]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[26]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[26]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[26]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[26]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[26]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[26]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[26]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[26]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[25]~I (
	.datain(inst3[25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[25]));
// synopsys translate_off
defparam \Arena_Sum_32bit[25]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[25]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[25]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[25]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[25]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[25]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[25]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[25]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[25]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[25]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[25]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[25]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[24]~I (
	.datain(inst3[24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[24]));
// synopsys translate_off
defparam \Arena_Sum_32bit[24]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[24]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[24]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[24]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[24]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[24]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[24]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[24]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[24]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[24]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[24]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[24]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[23]~I (
	.datain(inst3[23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[23]));
// synopsys translate_off
defparam \Arena_Sum_32bit[23]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[23]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[23]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[23]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[23]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[23]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[23]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[23]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[23]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[23]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[23]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[23]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[22]~I (
	.datain(inst3[22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[22]));
// synopsys translate_off
defparam \Arena_Sum_32bit[22]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[22]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[22]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[22]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[22]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[22]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[22]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[22]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[22]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[22]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[22]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[22]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[21]~I (
	.datain(inst3[21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[21]));
// synopsys translate_off
defparam \Arena_Sum_32bit[21]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[21]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[21]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[21]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[21]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[21]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[21]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[21]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[21]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[21]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[21]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[21]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[20]~I (
	.datain(inst3[20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[20]));
// synopsys translate_off
defparam \Arena_Sum_32bit[20]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[20]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[20]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[20]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[20]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[20]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[20]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[20]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[20]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[20]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[20]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[20]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[19]~I (
	.datain(inst3[19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[19]));
// synopsys translate_off
defparam \Arena_Sum_32bit[19]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[19]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[19]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[19]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[19]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[19]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[19]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[19]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[19]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[19]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[19]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[19]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[18]~I (
	.datain(inst3[18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[18]));
// synopsys translate_off
defparam \Arena_Sum_32bit[18]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[18]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[18]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[18]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[18]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[18]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[18]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[18]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[18]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[18]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[18]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[18]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[17]~I (
	.datain(inst3[17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[17]));
// synopsys translate_off
defparam \Arena_Sum_32bit[17]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[17]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[17]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[17]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[17]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[17]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[17]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[17]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[17]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[17]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[17]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[17]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[16]~I (
	.datain(inst3[16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[16]));
// synopsys translate_off
defparam \Arena_Sum_32bit[16]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[16]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[16]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[16]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[16]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[16]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[16]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[16]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[16]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[16]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[16]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[16]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[15]~I (
	.datain(inst3[15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[15]));
// synopsys translate_off
defparam \Arena_Sum_32bit[15]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[15]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[15]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[15]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[15]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[15]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[15]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[15]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[15]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[15]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[15]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[15]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[14]~I (
	.datain(inst3[14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[14]));
// synopsys translate_off
defparam \Arena_Sum_32bit[14]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[14]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[14]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[14]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[14]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[14]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[14]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[14]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[14]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[14]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[14]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[14]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[13]~I (
	.datain(inst3[13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[13]));
// synopsys translate_off
defparam \Arena_Sum_32bit[13]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[13]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[13]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[13]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[13]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[13]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[13]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[13]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[13]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[13]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[13]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[13]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[12]~I (
	.datain(inst3[12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[12]));
// synopsys translate_off
defparam \Arena_Sum_32bit[12]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[12]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[12]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[12]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[12]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[12]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[12]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[12]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[12]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[12]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[12]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[12]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[11]~I (
	.datain(inst3[11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[11]));
// synopsys translate_off
defparam \Arena_Sum_32bit[11]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[11]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[11]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[11]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[11]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[11]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[11]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[11]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[11]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[11]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[11]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[11]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[10]~I (
	.datain(inst3[10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[10]));
// synopsys translate_off
defparam \Arena_Sum_32bit[10]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[10]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[10]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[10]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[10]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[10]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[10]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[10]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[10]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[10]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[10]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[10]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[9]~I (
	.datain(inst3[9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[9]));
// synopsys translate_off
defparam \Arena_Sum_32bit[9]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[9]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[9]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[9]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[9]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[9]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[9]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[9]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[9]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[9]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[9]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[9]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[8]~I (
	.datain(inst3[8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[8]));
// synopsys translate_off
defparam \Arena_Sum_32bit[8]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[8]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[8]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[8]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[8]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[8]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[8]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[8]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[8]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[8]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[8]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[8]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[7]~I (
	.datain(inst3[7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[7]));
// synopsys translate_off
defparam \Arena_Sum_32bit[7]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[7]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[7]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[7]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[7]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[7]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[7]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[7]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[7]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[7]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[7]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[7]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[6]~I (
	.datain(inst3[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[6]));
// synopsys translate_off
defparam \Arena_Sum_32bit[6]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[6]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[6]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[6]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[6]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[6]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[6]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[6]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[6]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[6]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[6]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[6]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[5]~I (
	.datain(inst3[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[5]));
// synopsys translate_off
defparam \Arena_Sum_32bit[5]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[5]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[5]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[5]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[5]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[5]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[5]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[5]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[5]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[5]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[5]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[5]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[4]~I (
	.datain(inst3[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[4]));
// synopsys translate_off
defparam \Arena_Sum_32bit[4]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[4]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[4]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[4]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[4]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[4]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[4]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[4]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[4]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[4]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[4]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[4]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[3]~I (
	.datain(inst3[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[3]));
// synopsys translate_off
defparam \Arena_Sum_32bit[3]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[3]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[3]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[3]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[3]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[3]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[3]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[3]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[3]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[3]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[3]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[3]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[2]~I (
	.datain(inst3[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[2]));
// synopsys translate_off
defparam \Arena_Sum_32bit[2]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[2]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[2]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[2]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[2]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[2]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[2]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[2]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[2]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[2]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[2]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[2]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[1]~I (
	.datain(inst3[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[1]));
// synopsys translate_off
defparam \Arena_Sum_32bit[1]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[1]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[1]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[1]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[1]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[1]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[1]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[1]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[1]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[1]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[1]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[1]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[0]~I (
	.datain(inst3[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[0]));
// synopsys translate_off
defparam \Arena_Sum_32bit[0]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[0]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[0]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[0]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[0]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[0]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[0]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[0]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[0]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[0]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[0]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[0]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[31]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[31]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[31]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[31]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[31]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[31]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[31]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[31]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[31]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[31]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[31]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[31]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[31]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[30]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[30]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[30]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[30]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[30]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[30]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[30]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[30]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[30]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[30]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[30]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[30]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[30]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[29]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[29]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[29]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[29]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[29]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[29]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[29]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[29]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[29]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[29]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[29]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[29]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[29]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[28]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[28]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[28]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[28]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[28]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[28]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[28]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[28]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[28]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[28]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[28]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[28]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[28]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[27]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[27]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[27]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[27]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[27]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[27]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[27]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[27]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[27]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[27]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[27]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[27]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[27]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[26]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[26]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[26]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[26]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[26]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[26]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[26]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[26]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[26]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[26]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[26]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[26]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[26]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[25]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[25]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[25]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[25]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[25]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[25]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[25]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[25]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[25]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[25]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[25]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[25]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[25]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[24]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[24]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[24]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[24]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[24]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[24]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[24]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[24]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[24]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[24]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[24]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[24]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[24]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[23]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[23]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[23]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[23]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[23]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[23]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[23]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[23]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[23]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[23]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[23]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[23]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[23]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[22]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[22]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[22]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[22]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[22]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[22]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[22]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[22]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[22]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[22]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[22]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[22]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[22]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[21]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[21]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[21]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[21]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[21]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[21]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[21]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[21]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[21]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[21]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[21]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[21]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[21]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[20]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[20]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[20]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[20]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[20]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[20]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[20]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[20]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[20]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[20]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[20]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[20]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[20]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[19]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[19]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[19]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[19]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[19]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[19]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[19]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[19]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[19]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[19]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[19]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[19]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[19]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[18]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[18]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[18]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[18]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[18]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[18]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[18]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[18]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[18]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[18]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[18]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[18]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[18]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[17]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[17]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[17]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[17]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[17]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[17]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[17]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[17]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[17]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[17]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[17]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[17]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[17]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[16]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[16]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[16]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[16]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[16]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[16]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[16]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[16]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[16]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[16]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[16]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[16]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[16]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[15]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[15]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[15]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[15]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[15]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[15]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[15]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[15]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[15]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[15]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[15]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[15]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[15]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[14]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[14]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[14]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[14]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[14]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[14]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[14]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[14]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[14]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[14]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[14]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[14]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[14]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[13]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[13]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[13]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[13]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[13]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[13]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[13]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[13]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[13]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[13]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[13]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[13]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[13]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[12]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[12]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[12]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[12]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[12]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[12]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[12]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[12]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[12]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[12]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[12]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[12]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[12]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[11]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[11]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[11]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[11]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[11]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[11]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[11]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[11]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[11]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[11]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[11]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[11]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[11]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[10]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[10]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[10]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[10]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[10]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[10]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[10]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[10]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[10]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[10]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[10]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[10]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[10]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[9]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[9]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[9]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[9]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[9]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[9]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[9]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[9]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[9]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[9]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[9]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[9]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[9]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[8]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[8]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[8]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[8]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[8]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[8]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[8]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[8]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[8]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[8]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[8]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[8]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[8]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[7]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[7]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[7]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[7]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[7]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[7]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[7]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[7]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[7]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[7]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[7]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[7]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[7]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[6]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[6]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[6]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[6]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[6]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[6]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[6]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[6]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[6]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[6]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[6]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[6]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[6]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[5]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[5]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[5]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[5]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[5]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[5]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[5]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[5]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[5]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[5]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[5]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[5]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[5]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[4]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[4]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[4]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[4]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[4]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[4]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[4]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[4]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[4]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[4]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[4]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[4]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[4]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[3]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[3]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[3]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[3]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[3]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[3]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[3]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[3]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[3]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[3]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[3]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[3]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[3]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[2]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[2]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[2]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[2]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[2]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[2]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[2]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[2]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[2]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[2]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[2]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[2]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[2]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[1]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[1]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[1]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[1]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[1]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[1]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[1]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[1]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[1]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[1]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[1]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[1]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[1]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[0]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[0]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[0]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[0]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[0]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[0]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[0]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[0]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[0]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[0]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[0]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[0]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[0]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
