
lab13exc3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000103c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08001148  08001148  00011148  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001170  08001170  00011170  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001174  08001174  00011174  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000078  20000000  08001178  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000030  20000078  080011f0  00020078  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  200000a8  080011f0  000200a8  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000425b  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000e91  00000000  00000000  000242fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000440  00000000  00000000  00025190  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000003a8  00000000  00000000  000255d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001c41  00000000  00000000  00025978  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000018e0  00000000  00000000  000275b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00028e99  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000127c  00000000  00000000  00028f18  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  0002a194  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000078 	.word	0x20000078
 8000128:	00000000 	.word	0x00000000
 800012c:	08001130 	.word	0x08001130

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000007c 	.word	0x2000007c
 8000148:	08001130 	.word	0x08001130

0800014c <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 800014c:	b480      	push	{r7}
 800014e:	b087      	sub	sp, #28
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000154:	2300      	movs	r3, #0
 8000156:	617b      	str	r3, [r7, #20]
 8000158:	2300      	movs	r3, #0
 800015a:	613b      	str	r3, [r7, #16]
 800015c:	230f      	movs	r3, #15
 800015e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000160:	687b      	ldr	r3, [r7, #4]
 8000162:	78db      	ldrb	r3, [r3, #3]
 8000164:	2b00      	cmp	r3, #0
 8000166:	d03a      	beq.n	80001de <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000168:	4b27      	ldr	r3, [pc, #156]	; (8000208 <NVIC_Init+0xbc>)
 800016a:	68db      	ldr	r3, [r3, #12]
 800016c:	43db      	mvns	r3, r3
 800016e:	0a1b      	lsrs	r3, r3, #8
 8000170:	f003 0307 	and.w	r3, r3, #7
 8000174:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 8000176:	697b      	ldr	r3, [r7, #20]
 8000178:	f1c3 0304 	rsb	r3, r3, #4
 800017c:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 800017e:	68fa      	ldr	r2, [r7, #12]
 8000180:	697b      	ldr	r3, [r7, #20]
 8000182:	fa22 f303 	lsr.w	r3, r2, r3
 8000186:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	785b      	ldrb	r3, [r3, #1]
 800018c:	461a      	mov	r2, r3
 800018e:	693b      	ldr	r3, [r7, #16]
 8000190:	fa02 f303 	lsl.w	r3, r2, r3
 8000194:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	789b      	ldrb	r3, [r3, #2]
 800019a:	461a      	mov	r2, r3
 800019c:	68fb      	ldr	r3, [r7, #12]
 800019e:	4013      	ands	r3, r2
 80001a0:	697a      	ldr	r2, [r7, #20]
 80001a2:	4313      	orrs	r3, r2
 80001a4:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 80001a6:	697b      	ldr	r3, [r7, #20]
 80001a8:	011b      	lsls	r3, r3, #4
 80001aa:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80001ac:	4a17      	ldr	r2, [pc, #92]	; (800020c <NVIC_Init+0xc0>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	781b      	ldrb	r3, [r3, #0]
 80001b2:	6979      	ldr	r1, [r7, #20]
 80001b4:	b2c9      	uxtb	r1, r1
 80001b6:	4413      	add	r3, r2
 80001b8:	460a      	mov	r2, r1
 80001ba:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001be:	4a13      	ldr	r2, [pc, #76]	; (800020c <NVIC_Init+0xc0>)
 80001c0:	687b      	ldr	r3, [r7, #4]
 80001c2:	781b      	ldrb	r3, [r3, #0]
 80001c4:	095b      	lsrs	r3, r3, #5
 80001c6:	b2db      	uxtb	r3, r3
 80001c8:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	781b      	ldrb	r3, [r3, #0]
 80001ce:	f003 031f 	and.w	r3, r3, #31
 80001d2:	2101      	movs	r1, #1
 80001d4:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001d8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80001dc:	e00f      	b.n	80001fe <NVIC_Init+0xb2>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001de:	490b      	ldr	r1, [pc, #44]	; (800020c <NVIC_Init+0xc0>)
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	781b      	ldrb	r3, [r3, #0]
 80001e4:	095b      	lsrs	r3, r3, #5
 80001e6:	b2db      	uxtb	r3, r3
 80001e8:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	781b      	ldrb	r3, [r3, #0]
 80001ee:	f003 031f 	and.w	r3, r3, #31
 80001f2:	2201      	movs	r2, #1
 80001f4:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001f6:	f100 0320 	add.w	r3, r0, #32
 80001fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80001fe:	bf00      	nop
 8000200:	371c      	adds	r7, #28
 8000202:	46bd      	mov	sp, r7
 8000204:	bc80      	pop	{r7}
 8000206:	4770      	bx	lr
 8000208:	e000ed00 	.word	0xe000ed00
 800020c:	e000e100 	.word	0xe000e100

08000210 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000210:	b480      	push	{r7}
 8000212:	b089      	sub	sp, #36	; 0x24
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
 8000218:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 800021a:	2300      	movs	r3, #0
 800021c:	61fb      	str	r3, [r7, #28]
 800021e:	2300      	movs	r3, #0
 8000220:	613b      	str	r3, [r7, #16]
 8000222:	2300      	movs	r3, #0
 8000224:	61bb      	str	r3, [r7, #24]
 8000226:	2300      	movs	r3, #0
 8000228:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 800022a:	2300      	movs	r3, #0
 800022c:	617b      	str	r3, [r7, #20]
 800022e:	2300      	movs	r3, #0
 8000230:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8000232:	683b      	ldr	r3, [r7, #0]
 8000234:	78db      	ldrb	r3, [r3, #3]
 8000236:	f003 030f 	and.w	r3, r3, #15
 800023a:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 800023c:	683b      	ldr	r3, [r7, #0]
 800023e:	78db      	ldrb	r3, [r3, #3]
 8000240:	f003 0310 	and.w	r3, r3, #16
 8000244:	2b00      	cmp	r3, #0
 8000246:	d005      	beq.n	8000254 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8000248:	683b      	ldr	r3, [r7, #0]
 800024a:	789b      	ldrb	r3, [r3, #2]
 800024c:	461a      	mov	r2, r3
 800024e:	69fb      	ldr	r3, [r7, #28]
 8000250:	4313      	orrs	r3, r2
 8000252:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8000254:	683b      	ldr	r3, [r7, #0]
 8000256:	881b      	ldrh	r3, [r3, #0]
 8000258:	b2db      	uxtb	r3, r3
 800025a:	2b00      	cmp	r3, #0
 800025c:	d044      	beq.n	80002e8 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000264:	2300      	movs	r3, #0
 8000266:	61bb      	str	r3, [r7, #24]
 8000268:	e038      	b.n	80002dc <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 800026a:	2201      	movs	r2, #1
 800026c:	69bb      	ldr	r3, [r7, #24]
 800026e:	fa02 f303 	lsl.w	r3, r2, r3
 8000272:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000274:	683b      	ldr	r3, [r7, #0]
 8000276:	881b      	ldrh	r3, [r3, #0]
 8000278:	461a      	mov	r2, r3
 800027a:	68fb      	ldr	r3, [r7, #12]
 800027c:	4013      	ands	r3, r2
 800027e:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000280:	693a      	ldr	r2, [r7, #16]
 8000282:	68fb      	ldr	r3, [r7, #12]
 8000284:	429a      	cmp	r2, r3
 8000286:	d126      	bne.n	80002d6 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8000288:	69bb      	ldr	r3, [r7, #24]
 800028a:	009b      	lsls	r3, r3, #2
 800028c:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800028e:	220f      	movs	r2, #15
 8000290:	68fb      	ldr	r3, [r7, #12]
 8000292:	fa02 f303 	lsl.w	r3, r2, r3
 8000296:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000298:	68bb      	ldr	r3, [r7, #8]
 800029a:	43db      	mvns	r3, r3
 800029c:	697a      	ldr	r2, [r7, #20]
 800029e:	4013      	ands	r3, r2
 80002a0:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80002a2:	69fa      	ldr	r2, [r7, #28]
 80002a4:	68fb      	ldr	r3, [r7, #12]
 80002a6:	fa02 f303 	lsl.w	r3, r2, r3
 80002aa:	697a      	ldr	r2, [r7, #20]
 80002ac:	4313      	orrs	r3, r2
 80002ae:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80002b0:	683b      	ldr	r3, [r7, #0]
 80002b2:	78db      	ldrb	r3, [r3, #3]
 80002b4:	2b28      	cmp	r3, #40	; 0x28
 80002b6:	d105      	bne.n	80002c4 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 80002b8:	2201      	movs	r2, #1
 80002ba:	69bb      	ldr	r3, [r7, #24]
 80002bc:	409a      	lsls	r2, r3
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	615a      	str	r2, [r3, #20]
 80002c2:	e008      	b.n	80002d6 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80002c4:	683b      	ldr	r3, [r7, #0]
 80002c6:	78db      	ldrb	r3, [r3, #3]
 80002c8:	2b48      	cmp	r3, #72	; 0x48
 80002ca:	d104      	bne.n	80002d6 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 80002cc:	2201      	movs	r2, #1
 80002ce:	69bb      	ldr	r3, [r7, #24]
 80002d0:	409a      	lsls	r2, r3
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80002d6:	69bb      	ldr	r3, [r7, #24]
 80002d8:	3301      	adds	r3, #1
 80002da:	61bb      	str	r3, [r7, #24]
 80002dc:	69bb      	ldr	r3, [r7, #24]
 80002de:	2b07      	cmp	r3, #7
 80002e0:	d9c3      	bls.n	800026a <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	697a      	ldr	r2, [r7, #20]
 80002e6:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 80002e8:	683b      	ldr	r3, [r7, #0]
 80002ea:	881b      	ldrh	r3, [r3, #0]
 80002ec:	2bff      	cmp	r3, #255	; 0xff
 80002ee:	d946      	bls.n	800037e <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	685b      	ldr	r3, [r3, #4]
 80002f4:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80002f6:	2300      	movs	r3, #0
 80002f8:	61bb      	str	r3, [r7, #24]
 80002fa:	e03a      	b.n	8000372 <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 80002fc:	69bb      	ldr	r3, [r7, #24]
 80002fe:	3308      	adds	r3, #8
 8000300:	2201      	movs	r2, #1
 8000302:	fa02 f303 	lsl.w	r3, r2, r3
 8000306:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8000308:	683b      	ldr	r3, [r7, #0]
 800030a:	881b      	ldrh	r3, [r3, #0]
 800030c:	461a      	mov	r2, r3
 800030e:	68fb      	ldr	r3, [r7, #12]
 8000310:	4013      	ands	r3, r2
 8000312:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000314:	693a      	ldr	r2, [r7, #16]
 8000316:	68fb      	ldr	r3, [r7, #12]
 8000318:	429a      	cmp	r2, r3
 800031a:	d127      	bne.n	800036c <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 800031c:	69bb      	ldr	r3, [r7, #24]
 800031e:	009b      	lsls	r3, r3, #2
 8000320:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000322:	220f      	movs	r2, #15
 8000324:	68fb      	ldr	r3, [r7, #12]
 8000326:	fa02 f303 	lsl.w	r3, r2, r3
 800032a:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 800032c:	68bb      	ldr	r3, [r7, #8]
 800032e:	43db      	mvns	r3, r3
 8000330:	697a      	ldr	r2, [r7, #20]
 8000332:	4013      	ands	r3, r2
 8000334:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000336:	69fa      	ldr	r2, [r7, #28]
 8000338:	68fb      	ldr	r3, [r7, #12]
 800033a:	fa02 f303 	lsl.w	r3, r2, r3
 800033e:	697a      	ldr	r2, [r7, #20]
 8000340:	4313      	orrs	r3, r2
 8000342:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000344:	683b      	ldr	r3, [r7, #0]
 8000346:	78db      	ldrb	r3, [r3, #3]
 8000348:	2b28      	cmp	r3, #40	; 0x28
 800034a:	d105      	bne.n	8000358 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 800034c:	69bb      	ldr	r3, [r7, #24]
 800034e:	3308      	adds	r3, #8
 8000350:	2201      	movs	r2, #1
 8000352:	409a      	lsls	r2, r3
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000358:	683b      	ldr	r3, [r7, #0]
 800035a:	78db      	ldrb	r3, [r3, #3]
 800035c:	2b48      	cmp	r3, #72	; 0x48
 800035e:	d105      	bne.n	800036c <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000360:	69bb      	ldr	r3, [r7, #24]
 8000362:	3308      	adds	r3, #8
 8000364:	2201      	movs	r2, #1
 8000366:	409a      	lsls	r2, r3
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800036c:	69bb      	ldr	r3, [r7, #24]
 800036e:	3301      	adds	r3, #1
 8000370:	61bb      	str	r3, [r7, #24]
 8000372:	69bb      	ldr	r3, [r7, #24]
 8000374:	2b07      	cmp	r3, #7
 8000376:	d9c1      	bls.n	80002fc <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	697a      	ldr	r2, [r7, #20]
 800037c:	605a      	str	r2, [r3, #4]
  }
}
 800037e:	bf00      	nop
 8000380:	3724      	adds	r7, #36	; 0x24
 8000382:	46bd      	mov	sp, r7
 8000384:	bc80      	pop	{r7}
 8000386:	4770      	bx	lr

08000388 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000388:	b480      	push	{r7}
 800038a:	b087      	sub	sp, #28
 800038c:	af00      	add	r7, sp, #0
 800038e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 8000390:	2300      	movs	r3, #0
 8000392:	617b      	str	r3, [r7, #20]
 8000394:	2300      	movs	r3, #0
 8000396:	613b      	str	r3, [r7, #16]
 8000398:	2300      	movs	r3, #0
 800039a:	60fb      	str	r3, [r7, #12]
 800039c:	2300      	movs	r3, #0
 800039e:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80003a0:	4b4c      	ldr	r3, [pc, #304]	; (80004d4 <RCC_GetClocksFreq+0x14c>)
 80003a2:	685b      	ldr	r3, [r3, #4]
 80003a4:	f003 030c 	and.w	r3, r3, #12
 80003a8:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 80003aa:	697b      	ldr	r3, [r7, #20]
 80003ac:	2b04      	cmp	r3, #4
 80003ae:	d007      	beq.n	80003c0 <RCC_GetClocksFreq+0x38>
 80003b0:	2b08      	cmp	r3, #8
 80003b2:	d009      	beq.n	80003c8 <RCC_GetClocksFreq+0x40>
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d133      	bne.n	8000420 <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	4a47      	ldr	r2, [pc, #284]	; (80004d8 <RCC_GetClocksFreq+0x150>)
 80003bc:	601a      	str	r2, [r3, #0]
      break;
 80003be:	e033      	b.n	8000428 <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	4a45      	ldr	r2, [pc, #276]	; (80004d8 <RCC_GetClocksFreq+0x150>)
 80003c4:	601a      	str	r2, [r3, #0]
      break;
 80003c6:	e02f      	b.n	8000428 <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 80003c8:	4b42      	ldr	r3, [pc, #264]	; (80004d4 <RCC_GetClocksFreq+0x14c>)
 80003ca:	685b      	ldr	r3, [r3, #4]
 80003cc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80003d0:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 80003d2:	4b40      	ldr	r3, [pc, #256]	; (80004d4 <RCC_GetClocksFreq+0x14c>)
 80003d4:	685b      	ldr	r3, [r3, #4]
 80003d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80003da:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 80003dc:	693b      	ldr	r3, [r7, #16]
 80003de:	0c9b      	lsrs	r3, r3, #18
 80003e0:	3302      	adds	r3, #2
 80003e2:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 80003e4:	68fb      	ldr	r3, [r7, #12]
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	d106      	bne.n	80003f8 <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 80003ea:	693b      	ldr	r3, [r7, #16]
 80003ec:	4a3b      	ldr	r2, [pc, #236]	; (80004dc <RCC_GetClocksFreq+0x154>)
 80003ee:	fb02 f203 	mul.w	r2, r2, r3
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 80003f6:	e017      	b.n	8000428 <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 80003f8:	4b36      	ldr	r3, [pc, #216]	; (80004d4 <RCC_GetClocksFreq+0x14c>)
 80003fa:	685b      	ldr	r3, [r3, #4]
 80003fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000400:	2b00      	cmp	r3, #0
 8000402:	d006      	beq.n	8000412 <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8000404:	693b      	ldr	r3, [r7, #16]
 8000406:	4a35      	ldr	r2, [pc, #212]	; (80004dc <RCC_GetClocksFreq+0x154>)
 8000408:	fb02 f203 	mul.w	r2, r2, r3
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	601a      	str	r2, [r3, #0]
      break;
 8000410:	e00a      	b.n	8000428 <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 8000412:	693b      	ldr	r3, [r7, #16]
 8000414:	4a30      	ldr	r2, [pc, #192]	; (80004d8 <RCC_GetClocksFreq+0x150>)
 8000416:	fb02 f203 	mul.w	r2, r2, r3
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	601a      	str	r2, [r3, #0]
      break;
 800041e:	e003      	b.n	8000428 <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	4a2d      	ldr	r2, [pc, #180]	; (80004d8 <RCC_GetClocksFreq+0x150>)
 8000424:	601a      	str	r2, [r3, #0]
      break;
 8000426:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8000428:	4b2a      	ldr	r3, [pc, #168]	; (80004d4 <RCC_GetClocksFreq+0x14c>)
 800042a:	685b      	ldr	r3, [r3, #4]
 800042c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000430:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 8000432:	697b      	ldr	r3, [r7, #20]
 8000434:	091b      	lsrs	r3, r3, #4
 8000436:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000438:	4a29      	ldr	r2, [pc, #164]	; (80004e0 <RCC_GetClocksFreq+0x158>)
 800043a:	697b      	ldr	r3, [r7, #20]
 800043c:	4413      	add	r3, r2
 800043e:	781b      	ldrb	r3, [r3, #0]
 8000440:	b2db      	uxtb	r3, r3
 8000442:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	681a      	ldr	r2, [r3, #0]
 8000448:	68bb      	ldr	r3, [r7, #8]
 800044a:	40da      	lsrs	r2, r3
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8000450:	4b20      	ldr	r3, [pc, #128]	; (80004d4 <RCC_GetClocksFreq+0x14c>)
 8000452:	685b      	ldr	r3, [r3, #4]
 8000454:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000458:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 800045a:	697b      	ldr	r3, [r7, #20]
 800045c:	0a1b      	lsrs	r3, r3, #8
 800045e:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000460:	4a1f      	ldr	r2, [pc, #124]	; (80004e0 <RCC_GetClocksFreq+0x158>)
 8000462:	697b      	ldr	r3, [r7, #20]
 8000464:	4413      	add	r3, r2
 8000466:	781b      	ldrb	r3, [r3, #0]
 8000468:	b2db      	uxtb	r3, r3
 800046a:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	685a      	ldr	r2, [r3, #4]
 8000470:	68bb      	ldr	r3, [r7, #8]
 8000472:	40da      	lsrs	r2, r3
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8000478:	4b16      	ldr	r3, [pc, #88]	; (80004d4 <RCC_GetClocksFreq+0x14c>)
 800047a:	685b      	ldr	r3, [r3, #4]
 800047c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000480:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 8000482:	697b      	ldr	r3, [r7, #20]
 8000484:	0adb      	lsrs	r3, r3, #11
 8000486:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000488:	4a15      	ldr	r2, [pc, #84]	; (80004e0 <RCC_GetClocksFreq+0x158>)
 800048a:	697b      	ldr	r3, [r7, #20]
 800048c:	4413      	add	r3, r2
 800048e:	781b      	ldrb	r3, [r3, #0]
 8000490:	b2db      	uxtb	r3, r3
 8000492:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	685a      	ldr	r2, [r3, #4]
 8000498:	68bb      	ldr	r3, [r7, #8]
 800049a:	40da      	lsrs	r2, r3
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 80004a0:	4b0c      	ldr	r3, [pc, #48]	; (80004d4 <RCC_GetClocksFreq+0x14c>)
 80004a2:	685b      	ldr	r3, [r3, #4]
 80004a4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80004a8:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 80004aa:	697b      	ldr	r3, [r7, #20]
 80004ac:	0b9b      	lsrs	r3, r3, #14
 80004ae:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 80004b0:	4a0c      	ldr	r2, [pc, #48]	; (80004e4 <RCC_GetClocksFreq+0x15c>)
 80004b2:	697b      	ldr	r3, [r7, #20]
 80004b4:	4413      	add	r3, r2
 80004b6:	781b      	ldrb	r3, [r3, #0]
 80004b8:	b2db      	uxtb	r3, r3
 80004ba:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	68da      	ldr	r2, [r3, #12]
 80004c0:	68bb      	ldr	r3, [r7, #8]
 80004c2:	fbb2 f2f3 	udiv	r2, r2, r3
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	611a      	str	r2, [r3, #16]
}
 80004ca:	bf00      	nop
 80004cc:	371c      	adds	r7, #28
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bc80      	pop	{r7}
 80004d2:	4770      	bx	lr
 80004d4:	40021000 	.word	0x40021000
 80004d8:	007a1200 	.word	0x007a1200
 80004dc:	003d0900 	.word	0x003d0900
 80004e0:	20000000 	.word	0x20000000
 80004e4:	20000010 	.word	0x20000010

080004e8 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80004e8:	b480      	push	{r7}
 80004ea:	b083      	sub	sp, #12
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]
 80004f0:	460b      	mov	r3, r1
 80004f2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80004f4:	78fb      	ldrb	r3, [r7, #3]
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d006      	beq.n	8000508 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80004fa:	4909      	ldr	r1, [pc, #36]	; (8000520 <RCC_APB2PeriphClockCmd+0x38>)
 80004fc:	4b08      	ldr	r3, [pc, #32]	; (8000520 <RCC_APB2PeriphClockCmd+0x38>)
 80004fe:	699a      	ldr	r2, [r3, #24]
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	4313      	orrs	r3, r2
 8000504:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000506:	e006      	b.n	8000516 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000508:	4905      	ldr	r1, [pc, #20]	; (8000520 <RCC_APB2PeriphClockCmd+0x38>)
 800050a:	4b05      	ldr	r3, [pc, #20]	; (8000520 <RCC_APB2PeriphClockCmd+0x38>)
 800050c:	699a      	ldr	r2, [r3, #24]
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	43db      	mvns	r3, r3
 8000512:	4013      	ands	r3, r2
 8000514:	618b      	str	r3, [r1, #24]
}
 8000516:	bf00      	nop
 8000518:	370c      	adds	r7, #12
 800051a:	46bd      	mov	sp, r7
 800051c:	bc80      	pop	{r7}
 800051e:	4770      	bx	lr
 8000520:	40021000 	.word	0x40021000

08000524 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000524:	b480      	push	{r7}
 8000526:	b083      	sub	sp, #12
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
 800052c:	460b      	mov	r3, r1
 800052e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000530:	78fb      	ldrb	r3, [r7, #3]
 8000532:	2b00      	cmp	r3, #0
 8000534:	d006      	beq.n	8000544 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000536:	4909      	ldr	r1, [pc, #36]	; (800055c <RCC_APB1PeriphClockCmd+0x38>)
 8000538:	4b08      	ldr	r3, [pc, #32]	; (800055c <RCC_APB1PeriphClockCmd+0x38>)
 800053a:	69da      	ldr	r2, [r3, #28]
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	4313      	orrs	r3, r2
 8000540:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000542:	e006      	b.n	8000552 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000544:	4905      	ldr	r1, [pc, #20]	; (800055c <RCC_APB1PeriphClockCmd+0x38>)
 8000546:	4b05      	ldr	r3, [pc, #20]	; (800055c <RCC_APB1PeriphClockCmd+0x38>)
 8000548:	69da      	ldr	r2, [r3, #28]
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	43db      	mvns	r3, r3
 800054e:	4013      	ands	r3, r2
 8000550:	61cb      	str	r3, [r1, #28]
}
 8000552:	bf00      	nop
 8000554:	370c      	adds	r7, #12
 8000556:	46bd      	mov	sp, r7
 8000558:	bc80      	pop	{r7}
 800055a:	4770      	bx	lr
 800055c:	40021000 	.word	0x40021000

08000560 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b08c      	sub	sp, #48	; 0x30
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
 8000568:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 800056a:	2300      	movs	r3, #0
 800056c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800056e:	2300      	movs	r3, #0
 8000570:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 8000572:	2300      	movs	r3, #0
 8000574:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 8000576:	2300      	movs	r3, #0
 8000578:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 800057a:	2300      	movs	r3, #0
 800057c:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	8a1b      	ldrh	r3, [r3, #16]
 8000586:	b29b      	uxth	r3, r3
 8000588:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 800058a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800058c:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 8000590:	4013      	ands	r3, r2
 8000592:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000594:	683b      	ldr	r3, [r7, #0]
 8000596:	88db      	ldrh	r3, [r3, #6]
 8000598:	461a      	mov	r2, r3
 800059a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800059c:	4313      	orrs	r3, r2
 800059e:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80005a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80005a2:	b29a      	uxth	r2, r3
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	899b      	ldrh	r3, [r3, #12]
 80005ac:	b29b      	uxth	r3, r3
 80005ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80005b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80005b2:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 80005b6:	4013      	ands	r3, r2
 80005b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80005ba:	683b      	ldr	r3, [r7, #0]
 80005bc:	889a      	ldrh	r2, [r3, #4]
 80005be:	683b      	ldr	r3, [r7, #0]
 80005c0:	891b      	ldrh	r3, [r3, #8]
 80005c2:	4313      	orrs	r3, r2
 80005c4:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80005c6:	683b      	ldr	r3, [r7, #0]
 80005c8:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80005ca:	4313      	orrs	r3, r2
 80005cc:	b29b      	uxth	r3, r3
 80005ce:	461a      	mov	r2, r3
 80005d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80005d2:	4313      	orrs	r3, r2
 80005d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80005d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80005d8:	b29a      	uxth	r2, r3
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	8a9b      	ldrh	r3, [r3, #20]
 80005e2:	b29b      	uxth	r3, r3
 80005e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 80005e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80005e8:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 80005ec:	4013      	ands	r3, r2
 80005ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80005f0:	683b      	ldr	r3, [r7, #0]
 80005f2:	899b      	ldrh	r3, [r3, #12]
 80005f4:	461a      	mov	r2, r3
 80005f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80005f8:	4313      	orrs	r3, r2
 80005fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80005fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80005fe:	b29a      	uxth	r2, r3
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000604:	f107 0308 	add.w	r3, r7, #8
 8000608:	4618      	mov	r0, r3
 800060a:	f7ff febd 	bl	8000388 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 800060e:	69fb      	ldr	r3, [r7, #28]
 8000610:	4a2e      	ldr	r2, [pc, #184]	; (80006cc <USART_Init+0x16c>)
 8000612:	4293      	cmp	r3, r2
 8000614:	d102      	bne.n	800061c <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000616:	697b      	ldr	r3, [r7, #20]
 8000618:	62bb      	str	r3, [r7, #40]	; 0x28
 800061a:	e001      	b.n	8000620 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 800061c:	693b      	ldr	r3, [r7, #16]
 800061e:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	899b      	ldrh	r3, [r3, #12]
 8000624:	b29b      	uxth	r3, r3
 8000626:	b21b      	sxth	r3, r3
 8000628:	2b00      	cmp	r3, #0
 800062a:	da0c      	bge.n	8000646 <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 800062c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800062e:	4613      	mov	r3, r2
 8000630:	009b      	lsls	r3, r3, #2
 8000632:	4413      	add	r3, r2
 8000634:	009a      	lsls	r2, r3, #2
 8000636:	441a      	add	r2, r3
 8000638:	683b      	ldr	r3, [r7, #0]
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	005b      	lsls	r3, r3, #1
 800063e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000642:	627b      	str	r3, [r7, #36]	; 0x24
 8000644:	e00b      	b.n	800065e <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000646:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000648:	4613      	mov	r3, r2
 800064a:	009b      	lsls	r3, r3, #2
 800064c:	4413      	add	r3, r2
 800064e:	009a      	lsls	r2, r3, #2
 8000650:	441a      	add	r2, r3
 8000652:	683b      	ldr	r3, [r7, #0]
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	009b      	lsls	r3, r3, #2
 8000658:	fbb2 f3f3 	udiv	r3, r2, r3
 800065c:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 800065e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000660:	4a1b      	ldr	r2, [pc, #108]	; (80006d0 <USART_Init+0x170>)
 8000662:	fba2 2303 	umull	r2, r3, r2, r3
 8000666:	095b      	lsrs	r3, r3, #5
 8000668:	011b      	lsls	r3, r3, #4
 800066a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 800066c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800066e:	091b      	lsrs	r3, r3, #4
 8000670:	2264      	movs	r2, #100	; 0x64
 8000672:	fb02 f303 	mul.w	r3, r2, r3
 8000676:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000678:	1ad3      	subs	r3, r2, r3
 800067a:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	899b      	ldrh	r3, [r3, #12]
 8000680:	b29b      	uxth	r3, r3
 8000682:	b21b      	sxth	r3, r3
 8000684:	2b00      	cmp	r3, #0
 8000686:	da0c      	bge.n	80006a2 <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000688:	6a3b      	ldr	r3, [r7, #32]
 800068a:	00db      	lsls	r3, r3, #3
 800068c:	3332      	adds	r3, #50	; 0x32
 800068e:	4a10      	ldr	r2, [pc, #64]	; (80006d0 <USART_Init+0x170>)
 8000690:	fba2 2303 	umull	r2, r3, r2, r3
 8000694:	095b      	lsrs	r3, r3, #5
 8000696:	f003 0307 	and.w	r3, r3, #7
 800069a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800069c:	4313      	orrs	r3, r2
 800069e:	62fb      	str	r3, [r7, #44]	; 0x2c
 80006a0:	e00b      	b.n	80006ba <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80006a2:	6a3b      	ldr	r3, [r7, #32]
 80006a4:	011b      	lsls	r3, r3, #4
 80006a6:	3332      	adds	r3, #50	; 0x32
 80006a8:	4a09      	ldr	r2, [pc, #36]	; (80006d0 <USART_Init+0x170>)
 80006aa:	fba2 2303 	umull	r2, r3, r2, r3
 80006ae:	095b      	lsrs	r3, r3, #5
 80006b0:	f003 030f 	and.w	r3, r3, #15
 80006b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80006b6:	4313      	orrs	r3, r2
 80006b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 80006ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80006bc:	b29a      	uxth	r2, r3
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	811a      	strh	r2, [r3, #8]
}
 80006c2:	bf00      	nop
 80006c4:	3730      	adds	r7, #48	; 0x30
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	40013800 	.word	0x40013800
 80006d0:	51eb851f 	.word	0x51eb851f

080006d4 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80006d4:	b480      	push	{r7}
 80006d6:	b083      	sub	sp, #12
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
 80006dc:	460b      	mov	r3, r1
 80006de:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80006e0:	78fb      	ldrb	r3, [r7, #3]
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d008      	beq.n	80006f8 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	899b      	ldrh	r3, [r3, #12]
 80006ea:	b29b      	uxth	r3, r3
 80006ec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80006f0:	b29a      	uxth	r2, r3
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 80006f6:	e007      	b.n	8000708 <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	899b      	ldrh	r3, [r3, #12]
 80006fc:	b29b      	uxth	r3, r3
 80006fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000702:	b29a      	uxth	r2, r3
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	819a      	strh	r2, [r3, #12]
}
 8000708:	bf00      	nop
 800070a:	370c      	adds	r7, #12
 800070c:	46bd      	mov	sp, r7
 800070e:	bc80      	pop	{r7}
 8000710:	4770      	bx	lr

08000712 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8000712:	b480      	push	{r7}
 8000714:	b087      	sub	sp, #28
 8000716:	af00      	add	r7, sp, #0
 8000718:	6078      	str	r0, [r7, #4]
 800071a:	460b      	mov	r3, r1
 800071c:	807b      	strh	r3, [r7, #2]
 800071e:	4613      	mov	r3, r2
 8000720:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8000722:	2300      	movs	r3, #0
 8000724:	613b      	str	r3, [r7, #16]
 8000726:	2300      	movs	r3, #0
 8000728:	60fb      	str	r3, [r7, #12]
 800072a:	2300      	movs	r3, #0
 800072c:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 800072e:	2300      	movs	r3, #0
 8000730:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000736:	887b      	ldrh	r3, [r7, #2]
 8000738:	b2db      	uxtb	r3, r3
 800073a:	095b      	lsrs	r3, r3, #5
 800073c:	b2db      	uxtb	r3, r3
 800073e:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 8000740:	887b      	ldrh	r3, [r7, #2]
 8000742:	f003 031f 	and.w	r3, r3, #31
 8000746:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8000748:	2201      	movs	r2, #1
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	fa02 f303 	lsl.w	r3, r2, r3
 8000750:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000752:	693b      	ldr	r3, [r7, #16]
 8000754:	2b01      	cmp	r3, #1
 8000756:	d103      	bne.n	8000760 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8000758:	697b      	ldr	r3, [r7, #20]
 800075a:	330c      	adds	r3, #12
 800075c:	617b      	str	r3, [r7, #20]
 800075e:	e009      	b.n	8000774 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8000760:	693b      	ldr	r3, [r7, #16]
 8000762:	2b02      	cmp	r3, #2
 8000764:	d103      	bne.n	800076e <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8000766:	697b      	ldr	r3, [r7, #20]
 8000768:	3310      	adds	r3, #16
 800076a:	617b      	str	r3, [r7, #20]
 800076c:	e002      	b.n	8000774 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 800076e:	697b      	ldr	r3, [r7, #20]
 8000770:	3314      	adds	r3, #20
 8000772:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8000774:	787b      	ldrb	r3, [r7, #1]
 8000776:	2b00      	cmp	r3, #0
 8000778:	d006      	beq.n	8000788 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 800077a:	697b      	ldr	r3, [r7, #20]
 800077c:	697a      	ldr	r2, [r7, #20]
 800077e:	6811      	ldr	r1, [r2, #0]
 8000780:	68ba      	ldr	r2, [r7, #8]
 8000782:	430a      	orrs	r2, r1
 8000784:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000786:	e006      	b.n	8000796 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000788:	697b      	ldr	r3, [r7, #20]
 800078a:	697a      	ldr	r2, [r7, #20]
 800078c:	6811      	ldr	r1, [r2, #0]
 800078e:	68ba      	ldr	r2, [r7, #8]
 8000790:	43d2      	mvns	r2, r2
 8000792:	400a      	ands	r2, r1
 8000794:	601a      	str	r2, [r3, #0]
}
 8000796:	bf00      	nop
 8000798:	371c      	adds	r7, #28
 800079a:	46bd      	mov	sp, r7
 800079c:	bc80      	pop	{r7}
 800079e:	4770      	bx	lr

080007a0 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 80007a0:	b480      	push	{r7}
 80007a2:	b083      	sub	sp, #12
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
 80007a8:	460b      	mov	r3, r1
 80007aa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 80007ac:	887b      	ldrh	r3, [r7, #2]
 80007ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80007b2:	b29a      	uxth	r2, r3
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	809a      	strh	r2, [r3, #4]
}
 80007b8:	bf00      	nop
 80007ba:	370c      	adds	r7, #12
 80007bc:	46bd      	mov	sp, r7
 80007be:	bc80      	pop	{r7}
 80007c0:	4770      	bx	lr

080007c2 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 80007c2:	b480      	push	{r7}
 80007c4:	b083      	sub	sp, #12
 80007c6:	af00      	add	r7, sp, #0
 80007c8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	889b      	ldrh	r3, [r3, #4]
 80007ce:	b29b      	uxth	r3, r3
 80007d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80007d4:	b29b      	uxth	r3, r3
}
 80007d6:	4618      	mov	r0, r3
 80007d8:	370c      	adds	r7, #12
 80007da:	46bd      	mov	sp, r7
 80007dc:	bc80      	pop	{r7}
 80007de:	4770      	bx	lr

080007e0 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b085      	sub	sp, #20
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
 80007e8:	460b      	mov	r3, r1
 80007ea:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80007ec:	2300      	movs	r3, #0
 80007ee:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	881b      	ldrh	r3, [r3, #0]
 80007f4:	b29a      	uxth	r2, r3
 80007f6:	887b      	ldrh	r3, [r7, #2]
 80007f8:	4013      	ands	r3, r2
 80007fa:	b29b      	uxth	r3, r3
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d002      	beq.n	8000806 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8000800:	2301      	movs	r3, #1
 8000802:	73fb      	strb	r3, [r7, #15]
 8000804:	e001      	b.n	800080a <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8000806:	2300      	movs	r3, #0
 8000808:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800080a:	7bfb      	ldrb	r3, [r7, #15]
}
 800080c:	4618      	mov	r0, r3
 800080e:	3714      	adds	r7, #20
 8000810:	46bd      	mov	sp, r7
 8000812:	bc80      	pop	{r7}
 8000814:	4770      	bx	lr

08000816 <USART_ClearITPendingBit>:
  *   - TXE pending bit is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000816:	b480      	push	{r7}
 8000818:	b085      	sub	sp, #20
 800081a:	af00      	add	r7, sp, #0
 800081c:	6078      	str	r0, [r7, #4]
 800081e:	460b      	mov	r3, r1
 8000820:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8000822:	2300      	movs	r3, #0
 8000824:	81fb      	strh	r3, [r7, #14]
 8000826:	2300      	movs	r3, #0
 8000828:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  bitpos = USART_IT >> 0x08;
 800082a:	887b      	ldrh	r3, [r7, #2]
 800082c:	0a1b      	lsrs	r3, r3, #8
 800082e:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8000830:	89fb      	ldrh	r3, [r7, #14]
 8000832:	2201      	movs	r2, #1
 8000834:	fa02 f303 	lsl.w	r3, r2, r3
 8000838:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 800083a:	89bb      	ldrh	r3, [r7, #12]
 800083c:	43db      	mvns	r3, r3
 800083e:	b29a      	uxth	r2, r3
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	801a      	strh	r2, [r3, #0]
}
 8000844:	bf00      	nop
 8000846:	3714      	adds	r7, #20
 8000848:	46bd      	mov	sp, r7
 800084a:	bc80      	pop	{r7}
 800084c:	4770      	bx	lr
	...

08000850 <Conf_GPIO>:
  GPIO_Init(GPIOA, &gpio_structA);

  //USART3
  GPIO_InitTypeDef gpio_structB;
  gpio_structB.GPIO_Mode = GPIO_Mode_AF_PP;
  gpio_structB.GPIO_Pin = GPIO_Pin_10;
 8000850:	b580      	push	{r7, lr}
 8000852:	b082      	sub	sp, #8
 8000854:	af00      	add	r7, sp, #0
  gpio_structB.GPIO_Speed = GPIO_Speed_2MHz;
 8000856:	2101      	movs	r1, #1
 8000858:	2004      	movs	r0, #4
 800085a:	f7ff fe45 	bl	80004e8 <RCC_APB2PeriphClockCmd>
  GPIO_Init(GPIOB, &gpio_structB);
 800085e:	2101      	movs	r1, #1
 8000860:	2008      	movs	r0, #8
 8000862:	f7ff fe41 	bl	80004e8 <RCC_APB2PeriphClockCmd>

  gpio_structB.GPIO_Mode = GPIO_Mode_IN_FLOATING;
  gpio_structB.GPIO_Pin = GPIO_Pin_11;
  GPIO_Init(GPIOB, &gpio_structB);
}
 8000866:	2318      	movs	r3, #24
 8000868:	71fb      	strb	r3, [r7, #7]
 800086a:	2304      	movs	r3, #4
 800086c:	80bb      	strh	r3, [r7, #4]
 800086e:	2302      	movs	r3, #2
 8000870:	71bb      	strb	r3, [r7, #6]
 8000872:	1d3b      	adds	r3, r7, #4
 8000874:	4619      	mov	r1, r3
 8000876:	4818      	ldr	r0, [pc, #96]	; (80008d8 <Conf_GPIO+0x88>)
 8000878:	f7ff fcca 	bl	8000210 <GPIO_Init>
 800087c:	2308      	movs	r3, #8
 800087e:	80bb      	strh	r3, [r7, #4]
 8000880:	2304      	movs	r3, #4
 8000882:	71fb      	strb	r3, [r7, #7]
 8000884:	1d3b      	adds	r3, r7, #4
 8000886:	4619      	mov	r1, r3
 8000888:	4813      	ldr	r0, [pc, #76]	; (80008d8 <Conf_GPIO+0x88>)
 800088a:	f7ff fcc1 	bl	8000210 <GPIO_Init>
 800088e:	231c      	movs	r3, #28
 8000890:	70fb      	strb	r3, [r7, #3]
 8000892:	23c0      	movs	r3, #192	; 0xc0
 8000894:	803b      	strh	r3, [r7, #0]
 8000896:	2303      	movs	r3, #3
 8000898:	70bb      	strb	r3, [r7, #2]
 800089a:	463b      	mov	r3, r7
 800089c:	4619      	mov	r1, r3
 800089e:	480f      	ldr	r0, [pc, #60]	; (80008dc <Conf_GPIO+0x8c>)
 80008a0:	f7ff fcb6 	bl	8000210 <GPIO_Init>
 80008a4:	2318      	movs	r3, #24
 80008a6:	70fb      	strb	r3, [r7, #3]
 80008a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008ac:	803b      	strh	r3, [r7, #0]
 80008ae:	2302      	movs	r3, #2
 80008b0:	70bb      	strb	r3, [r7, #2]
 80008b2:	463b      	mov	r3, r7
 80008b4:	4619      	mov	r1, r3
 80008b6:	4809      	ldr	r0, [pc, #36]	; (80008dc <Conf_GPIO+0x8c>)
 80008b8:	f7ff fcaa 	bl	8000210 <GPIO_Init>
 80008bc:	2304      	movs	r3, #4
 80008be:	70fb      	strb	r3, [r7, #3]
 80008c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80008c4:	803b      	strh	r3, [r7, #0]
 80008c6:	463b      	mov	r3, r7
 80008c8:	4619      	mov	r1, r3
 80008ca:	4804      	ldr	r0, [pc, #16]	; (80008dc <Conf_GPIO+0x8c>)
 80008cc:	f7ff fca0 	bl	8000210 <GPIO_Init>
 80008d0:	bf00      	nop
 80008d2:	3708      	adds	r7, #8
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	40010800 	.word	0x40010800
 80008dc:	40010c00 	.word	0x40010c00

080008e0 <main>:
} estado;

estado estado_GPS;

int main(void)
{
 80008e0:	b590      	push	{r4, r7, lr}
 80008e2:	f2ad 5d44 	subw	sp, sp, #1348	; 0x544
 80008e6:	af02      	add	r7, sp, #8
  char buffer[80];
  char pos_gps[50];
  uint8_t i = 0;
 80008e8:	2300      	movs	r3, #0
 80008ea:	f887 3537 	strb.w	r3, [r7, #1335]	; 0x537
  char gps[15][80];
  uint8_t clean = 0;
 80008ee:	2300      	movs	r3, #0
 80008f0:	f887 3536 	strb.w	r3, [r7, #1334]	; 0x536
  Conf_GPIO();
 80008f4:	f7ff ffac 	bl	8000850 <Conf_GPIO>
  Conf_NVIC();
 80008f8:	f000 f8d4 	bl	8000aa4 <Conf_NVIC>
  Conf_USART3();
 80008fc:	f000 f906 	bl	8000b0c <Conf_USART3>

  while (1)
  {
    switch (estado_GPS)
 8000900:	4b38      	ldr	r3, [pc, #224]	; (80009e4 <main+0x104>)
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	2b01      	cmp	r3, #1
 8000906:	d043      	beq.n	8000990 <main+0xb0>
 8000908:	2b02      	cmp	r3, #2
 800090a:	d04c      	beq.n	80009a6 <main+0xc6>
 800090c:	2b00      	cmp	r3, #0
 800090e:	d000      	beq.n	8000912 <main+0x32>
        Print_USART3(pos_gps);
        estado_GPS = wait;
        break;
      case wait:
      default:
        break;
 8000910:	e067      	b.n	80009e2 <main+0x102>
        if (!clean)
 8000912:	f897 3536 	ldrb.w	r3, [r7, #1334]	; 0x536
 8000916:	2b00      	cmp	r3, #0
 8000918:	d112      	bne.n	8000940 <main+0x60>
          buffer[i] = USART_ReceiveData(USART3);
 800091a:	f897 4537 	ldrb.w	r4, [r7, #1335]	; 0x537
 800091e:	4832      	ldr	r0, [pc, #200]	; (80009e8 <main+0x108>)
 8000920:	f7ff ff4f 	bl	80007c2 <USART_ReceiveData>
 8000924:	4603      	mov	r3, r0
 8000926:	b2da      	uxtb	r2, r3
 8000928:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 800092c:	4423      	add	r3, r4
 800092e:	f803 2c54 	strb.w	r2, [r3, #-84]
          clean = 1;
 8000932:	2301      	movs	r3, #1
 8000934:	f887 3536 	strb.w	r3, [r7, #1334]	; 0x536
          estado_GPS = wait;
 8000938:	4b2a      	ldr	r3, [pc, #168]	; (80009e4 <main+0x104>)
 800093a:	2203      	movs	r2, #3
 800093c:	701a      	strb	r2, [r3, #0]
        break;
 800093e:	e04f      	b.n	80009e0 <main+0x100>
          buffer[i] = USART_ReceiveData(USART3);
 8000940:	f897 4537 	ldrb.w	r4, [r7, #1335]	; 0x537
 8000944:	4828      	ldr	r0, [pc, #160]	; (80009e8 <main+0x108>)
 8000946:	f7ff ff3c 	bl	80007c2 <USART_ReceiveData>
 800094a:	4603      	mov	r3, r0
 800094c:	b2da      	uxtb	r2, r3
 800094e:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000952:	4423      	add	r3, r4
 8000954:	f803 2c54 	strb.w	r2, [r3, #-84]
          i++;
 8000958:	f897 3537 	ldrb.w	r3, [r7, #1335]	; 0x537
 800095c:	3301      	adds	r3, #1
 800095e:	f887 3537 	strb.w	r3, [r7, #1335]	; 0x537
          estado_GPS = wait; //espera at obter toda a string nmea
 8000962:	4b20      	ldr	r3, [pc, #128]	; (80009e4 <main+0x104>)
 8000964:	2203      	movs	r2, #3
 8000966:	701a      	strb	r2, [r3, #0]
          if (buffer[i-1] == '\n')
 8000968:	f897 3537 	ldrb.w	r3, [r7, #1335]	; 0x537
 800096c:	3b01      	subs	r3, #1
 800096e:	f507 62a7 	add.w	r2, r7, #1336	; 0x538
 8000972:	4413      	add	r3, r2
 8000974:	f813 3c54 	ldrb.w	r3, [r3, #-84]
 8000978:	2b0a      	cmp	r3, #10
 800097a:	d131      	bne.n	80009e0 <main+0x100>
            i = 0;
 800097c:	2300      	movs	r3, #0
 800097e:	f887 3537 	strb.w	r3, [r7, #1335]	; 0x537
            estado_GPS = process; //nmea obtido
 8000982:	4b18      	ldr	r3, [pc, #96]	; (80009e4 <main+0x104>)
 8000984:	2201      	movs	r2, #1
 8000986:	701a      	strb	r2, [r3, #0]
            clean = 0;
 8000988:	2300      	movs	r3, #0
 800098a:	f887 3536 	strb.w	r3, [r7, #1334]	; 0x536
        break;
 800098e:	e027      	b.n	80009e0 <main+0x100>
        SeparaNMEA(buffer, gps);
 8000990:	463a      	mov	r2, r7
 8000992:	f207 43e4 	addw	r3, r7, #1252	; 0x4e4
 8000996:	4611      	mov	r1, r2
 8000998:	4618      	mov	r0, r3
 800099a:	f000 f829 	bl	80009f0 <SeparaNMEA>
        estado_GPS = send;
 800099e:	4b11      	ldr	r3, [pc, #68]	; (80009e4 <main+0x104>)
 80009a0:	2202      	movs	r2, #2
 80009a2:	701a      	strb	r2, [r3, #0]
        break;
 80009a4:	e01d      	b.n	80009e2 <main+0x102>
        sprintf(pos_gps, "Latitude: %s, %s\n\rLongitude: %s, %s\n\r", gps[2], gps[3], gps[4], gps[5]);
 80009a6:	463b      	mov	r3, r7
 80009a8:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80009ac:	463b      	mov	r3, r7
 80009ae:	f103 02a0 	add.w	r2, r3, #160	; 0xa0
 80009b2:	f507 6096 	add.w	r0, r7, #1200	; 0x4b0
 80009b6:	463b      	mov	r3, r7
 80009b8:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 80009bc:	9301      	str	r3, [sp, #4]
 80009be:	463b      	mov	r3, r7
 80009c0:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80009c4:	9300      	str	r3, [sp, #0]
 80009c6:	460b      	mov	r3, r1
 80009c8:	4908      	ldr	r1, [pc, #32]	; (80009ec <main+0x10c>)
 80009ca:	f000 fa9c 	bl	8000f06 <siprintf>
        Print_USART3(pos_gps);
 80009ce:	f507 6396 	add.w	r3, r7, #1200	; 0x4b0
 80009d2:	4618      	mov	r0, r3
 80009d4:	f000 f87a 	bl	8000acc <Print_USART3>
        estado_GPS = wait;
 80009d8:	4b02      	ldr	r3, [pc, #8]	; (80009e4 <main+0x104>)
 80009da:	2203      	movs	r2, #3
 80009dc:	701a      	strb	r2, [r3, #0]
        break;
 80009de:	e000      	b.n	80009e2 <main+0x102>
        break;
 80009e0:	bf00      	nop
    switch (estado_GPS)
 80009e2:	e78d      	b.n	8000900 <main+0x20>
 80009e4:	200000a0 	.word	0x200000a0
 80009e8:	40004800 	.word	0x40004800
 80009ec:	08001148 	.word	0x08001148

080009f0 <SeparaNMEA>:

  return 0;
}

int SeparaNMEA(char *str, char m[][80])
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b086      	sub	sp, #24
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
 80009f8:	6039      	str	r1, [r7, #0]
  int i = 0, j = 0;
 80009fa:	2300      	movs	r3, #0
 80009fc:	617b      	str	r3, [r7, #20]
 80009fe:	2300      	movs	r3, #0
 8000a00:	613b      	str	r3, [r7, #16]
  char *nmea;
  char c[2] = ",";
 8000a02:	232c      	movs	r3, #44	; 0x2c
 8000a04:	813b      	strh	r3, [r7, #8]

  nmea = strtok(str, c);
 8000a06:	f107 0308 	add.w	r3, r7, #8
 8000a0a:	4619      	mov	r1, r3
 8000a0c:	6878      	ldr	r0, [r7, #4]
 8000a0e:	f000 fab5 	bl	8000f7c <strtok>
 8000a12:	60f8      	str	r0, [r7, #12]

  while(1)
  {
    while(*nmea != '\0')
 8000a14:	e025      	b.n	8000a62 <SeparaNMEA+0x72>
    {
      m[i][j] = *nmea;
 8000a16:	697a      	ldr	r2, [r7, #20]
 8000a18:	4613      	mov	r3, r2
 8000a1a:	009b      	lsls	r3, r3, #2
 8000a1c:	4413      	add	r3, r2
 8000a1e:	011b      	lsls	r3, r3, #4
 8000a20:	461a      	mov	r2, r3
 8000a22:	683b      	ldr	r3, [r7, #0]
 8000a24:	441a      	add	r2, r3
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	7819      	ldrb	r1, [r3, #0]
 8000a2a:	693b      	ldr	r3, [r7, #16]
 8000a2c:	4413      	add	r3, r2
 8000a2e:	460a      	mov	r2, r1
 8000a30:	701a      	strb	r2, [r3, #0]
      if (*nmea == '\r')
 8000a32:	68fb      	ldr	r3, [r7, #12]
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	2b0d      	cmp	r3, #13
 8000a38:	d10d      	bne.n	8000a56 <SeparaNMEA+0x66>
      {
        m[i][j] = '\0';
 8000a3a:	697a      	ldr	r2, [r7, #20]
 8000a3c:	4613      	mov	r3, r2
 8000a3e:	009b      	lsls	r3, r3, #2
 8000a40:	4413      	add	r3, r2
 8000a42:	011b      	lsls	r3, r3, #4
 8000a44:	461a      	mov	r2, r3
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	441a      	add	r2, r3
 8000a4a:	693b      	ldr	r3, [r7, #16]
 8000a4c:	4413      	add	r3, r2
 8000a4e:	2200      	movs	r2, #0
 8000a50:	701a      	strb	r2, [r3, #0]
        return 0;
 8000a52:	2300      	movs	r3, #0
 8000a54:	e022      	b.n	8000a9c <SeparaNMEA+0xac>
      }
      nmea++;
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	3301      	adds	r3, #1
 8000a5a:	60fb      	str	r3, [r7, #12]
      j++;
 8000a5c:	693b      	ldr	r3, [r7, #16]
 8000a5e:	3301      	adds	r3, #1
 8000a60:	613b      	str	r3, [r7, #16]
    while(*nmea != '\0')
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d1d5      	bne.n	8000a16 <SeparaNMEA+0x26>
    }
    m[i][j] = '\0';
 8000a6a:	697a      	ldr	r2, [r7, #20]
 8000a6c:	4613      	mov	r3, r2
 8000a6e:	009b      	lsls	r3, r3, #2
 8000a70:	4413      	add	r3, r2
 8000a72:	011b      	lsls	r3, r3, #4
 8000a74:	461a      	mov	r2, r3
 8000a76:	683b      	ldr	r3, [r7, #0]
 8000a78:	441a      	add	r2, r3
 8000a7a:	693b      	ldr	r3, [r7, #16]
 8000a7c:	4413      	add	r3, r2
 8000a7e:	2200      	movs	r2, #0
 8000a80:	701a      	strb	r2, [r3, #0]
    j = 0;
 8000a82:	2300      	movs	r3, #0
 8000a84:	613b      	str	r3, [r7, #16]
    i++;
 8000a86:	697b      	ldr	r3, [r7, #20]
 8000a88:	3301      	adds	r3, #1
 8000a8a:	617b      	str	r3, [r7, #20]
    nmea = strtok(NULL, c);
 8000a8c:	f107 0308 	add.w	r3, r7, #8
 8000a90:	4619      	mov	r1, r3
 8000a92:	2000      	movs	r0, #0
 8000a94:	f000 fa72 	bl	8000f7c <strtok>
 8000a98:	60f8      	str	r0, [r7, #12]
    while(*nmea != '\0')
 8000a9a:	e7e2      	b.n	8000a62 <SeparaNMEA+0x72>
  }
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	3718      	adds	r7, #24
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}

08000aa4 <Conf_NVIC>:

void Conf_NVIC(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
  NVIC_InitTypeDef nvic_struct;
  nvic_struct.NVIC_IRQChannel = USART3_IRQn;
 8000aaa:	2327      	movs	r3, #39	; 0x27
 8000aac:	713b      	strb	r3, [r7, #4]
  nvic_struct.NVIC_IRQChannelCmd = ENABLE;
 8000aae:	2301      	movs	r3, #1
 8000ab0:	71fb      	strb	r3, [r7, #7]
  nvic_struct.NVIC_IRQChannelPreemptionPriority = 0;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	717b      	strb	r3, [r7, #5]
  nvic_struct.NVIC_IRQChannelSubPriority = 0;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	71bb      	strb	r3, [r7, #6]
  NVIC_Init(&nvic_struct);
 8000aba:	1d3b      	adds	r3, r7, #4
 8000abc:	4618      	mov	r0, r3
 8000abe:	f7ff fb45 	bl	800014c <NVIC_Init>
}
 8000ac2:	bf00      	nop
 8000ac4:	3708      	adds	r7, #8
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
	...

08000acc <Print_USART3>:

void Print_USART3(char *string)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
  while(*string != 0)
 8000ad4:	e010      	b.n	8000af8 <Print_USART3+0x2c>
  {
    while(!USART_GetFlagStatus(USART3, USART_FLAG_TXE));
 8000ad6:	bf00      	nop
 8000ad8:	2180      	movs	r1, #128	; 0x80
 8000ada:	480b      	ldr	r0, [pc, #44]	; (8000b08 <Print_USART3+0x3c>)
 8000adc:	f7ff fe80 	bl	80007e0 <USART_GetFlagStatus>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d0f8      	beq.n	8000ad8 <Print_USART3+0xc>
    USART_SendData(USART3, *string++);
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	1c5a      	adds	r2, r3, #1
 8000aea:	607a      	str	r2, [r7, #4]
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	b29b      	uxth	r3, r3
 8000af0:	4619      	mov	r1, r3
 8000af2:	4805      	ldr	r0, [pc, #20]	; (8000b08 <Print_USART3+0x3c>)
 8000af4:	f7ff fe54 	bl	80007a0 <USART_SendData>
  while(*string != 0)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d1ea      	bne.n	8000ad6 <Print_USART3+0xa>
  }
}
 8000b00:	bf00      	nop
 8000b02:	3708      	adds	r7, #8
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	40004800 	.word	0x40004800

08000b0c <Conf_USART3>:

void Conf_USART3(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b084      	sub	sp, #16
 8000b10:	af00      	add	r7, sp, #0
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 8000b12:	2101      	movs	r1, #1
 8000b14:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000b18:	f7ff fd04 	bl	8000524 <RCC_APB1PeriphClockCmd>

  USART_InitTypeDef usart_struct;
  usart_struct.USART_BaudRate = 9600;
 8000b1c:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000b20:	603b      	str	r3, [r7, #0]
  usart_struct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8000b22:	2300      	movs	r3, #0
 8000b24:	81bb      	strh	r3, [r7, #12]
  usart_struct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx;
 8000b26:	230c      	movs	r3, #12
 8000b28:	817b      	strh	r3, [r7, #10]
  usart_struct.USART_Parity = USART_Parity_No;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	813b      	strh	r3, [r7, #8]
  usart_struct.USART_StopBits = USART_StopBits_1;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	80fb      	strh	r3, [r7, #6]
  usart_struct.USART_WordLength = USART_WordLength_8b;
 8000b32:	2300      	movs	r3, #0
 8000b34:	80bb      	strh	r3, [r7, #4]
  USART_Init(USART3, &usart_struct);
 8000b36:	463b      	mov	r3, r7
 8000b38:	4619      	mov	r1, r3
 8000b3a:	4808      	ldr	r0, [pc, #32]	; (8000b5c <Conf_USART3+0x50>)
 8000b3c:	f7ff fd10 	bl	8000560 <USART_Init>

  USART_Cmd(USART3, ENABLE);
 8000b40:	2101      	movs	r1, #1
 8000b42:	4806      	ldr	r0, [pc, #24]	; (8000b5c <Conf_USART3+0x50>)
 8000b44:	f7ff fdc6 	bl	80006d4 <USART_Cmd>

  USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 8000b48:	2201      	movs	r2, #1
 8000b4a:	f240 5125 	movw	r1, #1317	; 0x525
 8000b4e:	4803      	ldr	r0, [pc, #12]	; (8000b5c <Conf_USART3+0x50>)
 8000b50:	f7ff fddf 	bl	8000712 <USART_ITConfig>
}
 8000b54:	bf00      	nop
 8000b56:	3710      	adds	r7, #16
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	40004800 	.word	0x40004800

08000b60 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000b60:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b98 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000b64:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000b66:	e003      	b.n	8000b70 <LoopCopyDataInit>

08000b68 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000b68:	4b0c      	ldr	r3, [pc, #48]	; (8000b9c <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8000b6a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000b6c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000b6e:	3104      	adds	r1, #4

08000b70 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000b70:	480b      	ldr	r0, [pc, #44]	; (8000ba0 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8000b72:	4b0c      	ldr	r3, [pc, #48]	; (8000ba4 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8000b74:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000b76:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000b78:	d3f6      	bcc.n	8000b68 <CopyDataInit>
	ldr	r2, =_sbss
 8000b7a:	4a0b      	ldr	r2, [pc, #44]	; (8000ba8 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8000b7c:	e002      	b.n	8000b84 <LoopFillZerobss>

08000b7e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000b7e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000b80:	f842 3b04 	str.w	r3, [r2], #4

08000b84 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000b84:	4b09      	ldr	r3, [pc, #36]	; (8000bac <LoopFillZerobss+0x28>)
	cmp	r2, r3
 8000b86:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000b88:	d3f9      	bcc.n	8000b7e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000b8a:	f000 f823 	bl	8000bd4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b8e:	f000 f9d1 	bl	8000f34 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b92:	f7ff fea5 	bl	80008e0 <main>
	bx	lr
 8000b96:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000b98:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8000b9c:	08001178 	.word	0x08001178
	ldr	r0, =_sdata
 8000ba0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000ba4:	20000078 	.word	0x20000078
	ldr	r2, =_sbss
 8000ba8:	20000078 	.word	0x20000078
	ldr	r3, = _ebss
 8000bac:	200000a8 	.word	0x200000a8

08000bb0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000bb0:	e7fe      	b.n	8000bb0 <ADC1_2_IRQHandler>
	...

08000bb4 <USART3_IRQHandler>:
} estado;

extern estado estado_GPS;

void USART3_IRQHandler(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
  estado_GPS = received;
 8000bb8:	4b04      	ldr	r3, [pc, #16]	; (8000bcc <USART3_IRQHandler+0x18>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	701a      	strb	r2, [r3, #0]

  USART_ClearITPendingBit(USART3, USART_IT_RXNE);
 8000bbe:	f240 5125 	movw	r1, #1317	; 0x525
 8000bc2:	4803      	ldr	r0, [pc, #12]	; (8000bd0 <USART3_IRQHandler+0x1c>)
 8000bc4:	f7ff fe27 	bl	8000816 <USART_ClearITPendingBit>
}
 8000bc8:	bf00      	nop
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	200000a0 	.word	0x200000a0
 8000bd0:	40004800 	.word	0x40004800

08000bd4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000bd8:	4a15      	ldr	r2, [pc, #84]	; (8000c30 <SystemInit+0x5c>)
 8000bda:	4b15      	ldr	r3, [pc, #84]	; (8000c30 <SystemInit+0x5c>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	f043 0301 	orr.w	r3, r3, #1
 8000be2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8000be4:	4912      	ldr	r1, [pc, #72]	; (8000c30 <SystemInit+0x5c>)
 8000be6:	4b12      	ldr	r3, [pc, #72]	; (8000c30 <SystemInit+0x5c>)
 8000be8:	685a      	ldr	r2, [r3, #4]
 8000bea:	4b12      	ldr	r3, [pc, #72]	; (8000c34 <SystemInit+0x60>)
 8000bec:	4013      	ands	r3, r2
 8000bee:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000bf0:	4a0f      	ldr	r2, [pc, #60]	; (8000c30 <SystemInit+0x5c>)
 8000bf2:	4b0f      	ldr	r3, [pc, #60]	; (8000c30 <SystemInit+0x5c>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000bfa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bfe:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000c00:	4a0b      	ldr	r2, [pc, #44]	; (8000c30 <SystemInit+0x5c>)
 8000c02:	4b0b      	ldr	r3, [pc, #44]	; (8000c30 <SystemInit+0x5c>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c0a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8000c0c:	4a08      	ldr	r2, [pc, #32]	; (8000c30 <SystemInit+0x5c>)
 8000c0e:	4b08      	ldr	r3, [pc, #32]	; (8000c30 <SystemInit+0x5c>)
 8000c10:	685b      	ldr	r3, [r3, #4]
 8000c12:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000c16:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8000c18:	4b05      	ldr	r3, [pc, #20]	; (8000c30 <SystemInit+0x5c>)
 8000c1a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000c1e:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8000c20:	f000 f80c 	bl	8000c3c <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000c24:	4b04      	ldr	r3, [pc, #16]	; (8000c38 <SystemInit+0x64>)
 8000c26:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000c2a:	609a      	str	r2, [r3, #8]
#endif 
}
 8000c2c:	bf00      	nop
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	40021000 	.word	0x40021000
 8000c34:	f8ff0000 	.word	0xf8ff0000
 8000c38:	e000ed00 	.word	0xe000ed00

08000c3c <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8000c40:	f000 f802 	bl	8000c48 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8000c44:	bf00      	nop
 8000c46:	bd80      	pop	{r7, pc}

08000c48 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b083      	sub	sp, #12
 8000c4c:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	607b      	str	r3, [r7, #4]
 8000c52:	2300      	movs	r3, #0
 8000c54:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000c56:	4a3a      	ldr	r2, [pc, #232]	; (8000d40 <SetSysClockTo72+0xf8>)
 8000c58:	4b39      	ldr	r3, [pc, #228]	; (8000d40 <SetSysClockTo72+0xf8>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c60:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000c62:	4b37      	ldr	r3, [pc, #220]	; (8000d40 <SetSysClockTo72+0xf8>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c6a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	3301      	adds	r3, #1
 8000c70:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d103      	bne.n	8000c80 <SetSysClockTo72+0x38>
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000c7e:	d1f0      	bne.n	8000c62 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000c80:	4b2f      	ldr	r3, [pc, #188]	; (8000d40 <SetSysClockTo72+0xf8>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d002      	beq.n	8000c92 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	603b      	str	r3, [r7, #0]
 8000c90:	e001      	b.n	8000c96 <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000c92:	2300      	movs	r3, #0
 8000c94:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	2b01      	cmp	r3, #1
 8000c9a:	d14b      	bne.n	8000d34 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8000c9c:	4a29      	ldr	r2, [pc, #164]	; (8000d44 <SetSysClockTo72+0xfc>)
 8000c9e:	4b29      	ldr	r3, [pc, #164]	; (8000d44 <SetSysClockTo72+0xfc>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	f043 0310 	orr.w	r3, r3, #16
 8000ca6:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8000ca8:	4a26      	ldr	r2, [pc, #152]	; (8000d44 <SetSysClockTo72+0xfc>)
 8000caa:	4b26      	ldr	r3, [pc, #152]	; (8000d44 <SetSysClockTo72+0xfc>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	f023 0303 	bic.w	r3, r3, #3
 8000cb2:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8000cb4:	4a23      	ldr	r2, [pc, #140]	; (8000d44 <SetSysClockTo72+0xfc>)
 8000cb6:	4b23      	ldr	r3, [pc, #140]	; (8000d44 <SetSysClockTo72+0xfc>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	f043 0302 	orr.w	r3, r3, #2
 8000cbe:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8000cc0:	4a1f      	ldr	r2, [pc, #124]	; (8000d40 <SetSysClockTo72+0xf8>)
 8000cc2:	4b1f      	ldr	r3, [pc, #124]	; (8000d40 <SetSysClockTo72+0xf8>)
 8000cc4:	685b      	ldr	r3, [r3, #4]
 8000cc6:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8000cc8:	4a1d      	ldr	r2, [pc, #116]	; (8000d40 <SetSysClockTo72+0xf8>)
 8000cca:	4b1d      	ldr	r3, [pc, #116]	; (8000d40 <SetSysClockTo72+0xf8>)
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8000cd0:	4a1b      	ldr	r2, [pc, #108]	; (8000d40 <SetSysClockTo72+0xf8>)
 8000cd2:	4b1b      	ldr	r3, [pc, #108]	; (8000d40 <SetSysClockTo72+0xf8>)
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cda:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8000cdc:	4a18      	ldr	r2, [pc, #96]	; (8000d40 <SetSysClockTo72+0xf8>)
 8000cde:	4b18      	ldr	r3, [pc, #96]	; (8000d40 <SetSysClockTo72+0xf8>)
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8000ce6:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8000ce8:	4a15      	ldr	r2, [pc, #84]	; (8000d40 <SetSysClockTo72+0xf8>)
 8000cea:	4b15      	ldr	r3, [pc, #84]	; (8000d40 <SetSysClockTo72+0xf8>)
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8000cf2:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000cf4:	4a12      	ldr	r2, [pc, #72]	; (8000d40 <SetSysClockTo72+0xf8>)
 8000cf6:	4b12      	ldr	r3, [pc, #72]	; (8000d40 <SetSysClockTo72+0xf8>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000cfe:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000d00:	bf00      	nop
 8000d02:	4b0f      	ldr	r3, [pc, #60]	; (8000d40 <SetSysClockTo72+0xf8>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d0f9      	beq.n	8000d02 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000d0e:	4a0c      	ldr	r2, [pc, #48]	; (8000d40 <SetSysClockTo72+0xf8>)
 8000d10:	4b0b      	ldr	r3, [pc, #44]	; (8000d40 <SetSysClockTo72+0xf8>)
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	f023 0303 	bic.w	r3, r3, #3
 8000d18:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8000d1a:	4a09      	ldr	r2, [pc, #36]	; (8000d40 <SetSysClockTo72+0xf8>)
 8000d1c:	4b08      	ldr	r3, [pc, #32]	; (8000d40 <SetSysClockTo72+0xf8>)
 8000d1e:	685b      	ldr	r3, [r3, #4]
 8000d20:	f043 0302 	orr.w	r3, r3, #2
 8000d24:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8000d26:	bf00      	nop
 8000d28:	4b05      	ldr	r3, [pc, #20]	; (8000d40 <SetSysClockTo72+0xf8>)
 8000d2a:	685b      	ldr	r3, [r3, #4]
 8000d2c:	f003 030c 	and.w	r3, r3, #12
 8000d30:	2b08      	cmp	r3, #8
 8000d32:	d1f9      	bne.n	8000d28 <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8000d34:	bf00      	nop
 8000d36:	370c      	adds	r7, #12
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bc80      	pop	{r7}
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	40021000 	.word	0x40021000
 8000d44:	40022000 	.word	0x40022000

08000d48 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b087      	sub	sp, #28
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	60f8      	str	r0, [r7, #12]
 8000d50:	60b9      	str	r1, [r7, #8]
 8000d52:	607a      	str	r2, [r7, #4]
	int div = 1;
 8000d54:	2301      	movs	r3, #1
 8000d56:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8000d58:	e004      	b.n	8000d64 <ts_itoa+0x1c>
		div *= base;
 8000d5a:	697b      	ldr	r3, [r7, #20]
 8000d5c:	687a      	ldr	r2, [r7, #4]
 8000d5e:	fb02 f303 	mul.w	r3, r2, r3
 8000d62:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8000d64:	697b      	ldr	r3, [r7, #20]
 8000d66:	68ba      	ldr	r2, [r7, #8]
 8000d68:	fbb2 f2f3 	udiv	r2, r2, r3
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d2f3      	bcs.n	8000d5a <ts_itoa+0x12>

	while (div != 0)
 8000d72:	e029      	b.n	8000dc8 <ts_itoa+0x80>
	{
		int num = d/div;
 8000d74:	697b      	ldr	r3, [r7, #20]
 8000d76:	68ba      	ldr	r2, [r7, #8]
 8000d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d7c:	613b      	str	r3, [r7, #16]
		d = d%div;
 8000d7e:	697a      	ldr	r2, [r7, #20]
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	fbb3 f1f2 	udiv	r1, r3, r2
 8000d86:	fb02 f201 	mul.w	r2, r2, r1
 8000d8a:	1a9b      	subs	r3, r3, r2
 8000d8c:	60bb      	str	r3, [r7, #8]
		div /= base;
 8000d8e:	697a      	ldr	r2, [r7, #20]
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	fb92 f3f3 	sdiv	r3, r2, r3
 8000d96:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8000d98:	693b      	ldr	r3, [r7, #16]
 8000d9a:	2b09      	cmp	r3, #9
 8000d9c:	dd0a      	ble.n	8000db4 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	1c59      	adds	r1, r3, #1
 8000da4:	68fa      	ldr	r2, [r7, #12]
 8000da6:	6011      	str	r1, [r2, #0]
 8000da8:	693a      	ldr	r2, [r7, #16]
 8000daa:	b2d2      	uxtb	r2, r2
 8000dac:	3237      	adds	r2, #55	; 0x37
 8000dae:	b2d2      	uxtb	r2, r2
 8000db0:	701a      	strb	r2, [r3, #0]
 8000db2:	e009      	b.n	8000dc8 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	1c59      	adds	r1, r3, #1
 8000dba:	68fa      	ldr	r2, [r7, #12]
 8000dbc:	6011      	str	r1, [r2, #0]
 8000dbe:	693a      	ldr	r2, [r7, #16]
 8000dc0:	b2d2      	uxtb	r2, r2
 8000dc2:	3230      	adds	r2, #48	; 0x30
 8000dc4:	b2d2      	uxtb	r2, r2
 8000dc6:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8000dc8:	697b      	ldr	r3, [r7, #20]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d1d2      	bne.n	8000d74 <ts_itoa+0x2c>
	}
}
 8000dce:	bf00      	nop
 8000dd0:	371c      	adds	r7, #28
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bc80      	pop	{r7}
 8000dd6:	4770      	bx	lr

08000dd8 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b088      	sub	sp, #32
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	60f8      	str	r0, [r7, #12]
 8000de0:	60b9      	str	r1, [r7, #8]
 8000de2:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8000de8:	e07d      	b.n	8000ee6 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8000dea:	68bb      	ldr	r3, [r7, #8]
 8000dec:	781b      	ldrb	r3, [r3, #0]
 8000dee:	2b25      	cmp	r3, #37	; 0x25
 8000df0:	d171      	bne.n	8000ed6 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8000df2:	68bb      	ldr	r3, [r7, #8]
 8000df4:	3301      	adds	r3, #1
 8000df6:	60bb      	str	r3, [r7, #8]
 8000df8:	68bb      	ldr	r3, [r7, #8]
 8000dfa:	781b      	ldrb	r3, [r3, #0]
 8000dfc:	2b64      	cmp	r3, #100	; 0x64
 8000dfe:	d01e      	beq.n	8000e3e <ts_formatstring+0x66>
 8000e00:	2b64      	cmp	r3, #100	; 0x64
 8000e02:	dc06      	bgt.n	8000e12 <ts_formatstring+0x3a>
 8000e04:	2b58      	cmp	r3, #88	; 0x58
 8000e06:	d050      	beq.n	8000eaa <ts_formatstring+0xd2>
 8000e08:	2b63      	cmp	r3, #99	; 0x63
 8000e0a:	d00e      	beq.n	8000e2a <ts_formatstring+0x52>
 8000e0c:	2b25      	cmp	r3, #37	; 0x25
 8000e0e:	d058      	beq.n	8000ec2 <ts_formatstring+0xea>
 8000e10:	e05d      	b.n	8000ece <ts_formatstring+0xf6>
 8000e12:	2b73      	cmp	r3, #115	; 0x73
 8000e14:	d02b      	beq.n	8000e6e <ts_formatstring+0x96>
 8000e16:	2b73      	cmp	r3, #115	; 0x73
 8000e18:	dc02      	bgt.n	8000e20 <ts_formatstring+0x48>
 8000e1a:	2b69      	cmp	r3, #105	; 0x69
 8000e1c:	d00f      	beq.n	8000e3e <ts_formatstring+0x66>
 8000e1e:	e056      	b.n	8000ece <ts_formatstring+0xf6>
 8000e20:	2b75      	cmp	r3, #117	; 0x75
 8000e22:	d037      	beq.n	8000e94 <ts_formatstring+0xbc>
 8000e24:	2b78      	cmp	r3, #120	; 0x78
 8000e26:	d040      	beq.n	8000eaa <ts_formatstring+0xd2>
 8000e28:	e051      	b.n	8000ece <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	1c5a      	adds	r2, r3, #1
 8000e2e:	60fa      	str	r2, [r7, #12]
 8000e30:	687a      	ldr	r2, [r7, #4]
 8000e32:	1d11      	adds	r1, r2, #4
 8000e34:	6079      	str	r1, [r7, #4]
 8000e36:	6812      	ldr	r2, [r2, #0]
 8000e38:	b2d2      	uxtb	r2, r2
 8000e3a:	701a      	strb	r2, [r3, #0]
				break;
 8000e3c:	e047      	b.n	8000ece <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	1d1a      	adds	r2, r3, #4
 8000e42:	607a      	str	r2, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8000e48:	69fb      	ldr	r3, [r7, #28]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	da07      	bge.n	8000e5e <ts_formatstring+0x86>
					{
						val *= -1;
 8000e4e:	69fb      	ldr	r3, [r7, #28]
 8000e50:	425b      	negs	r3, r3
 8000e52:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	1c5a      	adds	r2, r3, #1
 8000e58:	60fa      	str	r2, [r7, #12]
 8000e5a:	222d      	movs	r2, #45	; 0x2d
 8000e5c:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8000e5e:	69f9      	ldr	r1, [r7, #28]
 8000e60:	f107 030c 	add.w	r3, r7, #12
 8000e64:	220a      	movs	r2, #10
 8000e66:	4618      	mov	r0, r3
 8000e68:	f7ff ff6e 	bl	8000d48 <ts_itoa>
				}
				break;
 8000e6c:	e02f      	b.n	8000ece <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	1d1a      	adds	r2, r3, #4
 8000e72:	607a      	str	r2, [r7, #4]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8000e78:	e007      	b.n	8000e8a <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	1c5a      	adds	r2, r3, #1
 8000e7e:	60fa      	str	r2, [r7, #12]
 8000e80:	69ba      	ldr	r2, [r7, #24]
 8000e82:	1c51      	adds	r1, r2, #1
 8000e84:	61b9      	str	r1, [r7, #24]
 8000e86:	7812      	ldrb	r2, [r2, #0]
 8000e88:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8000e8a:	69bb      	ldr	r3, [r7, #24]
 8000e8c:	781b      	ldrb	r3, [r3, #0]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d1f3      	bne.n	8000e7a <ts_formatstring+0xa2>
					}
				}
				break;
 8000e92:	e01c      	b.n	8000ece <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	1d1a      	adds	r2, r3, #4
 8000e98:	607a      	str	r2, [r7, #4]
 8000e9a:	6819      	ldr	r1, [r3, #0]
 8000e9c:	f107 030c 	add.w	r3, r7, #12
 8000ea0:	220a      	movs	r2, #10
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f7ff ff50 	bl	8000d48 <ts_itoa>
				break;
 8000ea8:	e011      	b.n	8000ece <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	1d1a      	adds	r2, r3, #4
 8000eae:	607a      	str	r2, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	f107 030c 	add.w	r3, r7, #12
 8000eb8:	2210      	movs	r2, #16
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f7ff ff44 	bl	8000d48 <ts_itoa>
				break;
 8000ec0:	e005      	b.n	8000ece <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	1c5a      	adds	r2, r3, #1
 8000ec6:	60fa      	str	r2, [r7, #12]
 8000ec8:	2225      	movs	r2, #37	; 0x25
 8000eca:	701a      	strb	r2, [r3, #0]
				  break;
 8000ecc:	bf00      	nop
			}
			fmt++;
 8000ece:	68bb      	ldr	r3, [r7, #8]
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	60bb      	str	r3, [r7, #8]
 8000ed4:	e007      	b.n	8000ee6 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	1c5a      	adds	r2, r3, #1
 8000eda:	60fa      	str	r2, [r7, #12]
 8000edc:	68ba      	ldr	r2, [r7, #8]
 8000ede:	1c51      	adds	r1, r2, #1
 8000ee0:	60b9      	str	r1, [r7, #8]
 8000ee2:	7812      	ldrb	r2, [r2, #0]
 8000ee4:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8000ee6:	68bb      	ldr	r3, [r7, #8]
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	f47f af7d 	bne.w	8000dea <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	461a      	mov	r2, r3
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	1ad3      	subs	r3, r2, r3
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	3720      	adds	r7, #32
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}

08000f06 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8000f06:	b40e      	push	{r1, r2, r3}
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b085      	sub	sp, #20
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8000f10:	f107 0320 	add.w	r3, r7, #32
 8000f14:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8000f16:	68ba      	ldr	r2, [r7, #8]
 8000f18:	69f9      	ldr	r1, [r7, #28]
 8000f1a:	6878      	ldr	r0, [r7, #4]
 8000f1c:	f7ff ff5c 	bl	8000dd8 <ts_formatstring>
 8000f20:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8000f22:	68fb      	ldr	r3, [r7, #12]
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	3714      	adds	r7, #20
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000f2e:	b003      	add	sp, #12
 8000f30:	4770      	bx	lr
	...

08000f34 <__libc_init_array>:
 8000f34:	b570      	push	{r4, r5, r6, lr}
 8000f36:	2500      	movs	r5, #0
 8000f38:	4e0c      	ldr	r6, [pc, #48]	; (8000f6c <__libc_init_array+0x38>)
 8000f3a:	4c0d      	ldr	r4, [pc, #52]	; (8000f70 <__libc_init_array+0x3c>)
 8000f3c:	1ba4      	subs	r4, r4, r6
 8000f3e:	10a4      	asrs	r4, r4, #2
 8000f40:	42a5      	cmp	r5, r4
 8000f42:	d109      	bne.n	8000f58 <__libc_init_array+0x24>
 8000f44:	f000 f8f4 	bl	8001130 <_init>
 8000f48:	2500      	movs	r5, #0
 8000f4a:	4e0a      	ldr	r6, [pc, #40]	; (8000f74 <__libc_init_array+0x40>)
 8000f4c:	4c0a      	ldr	r4, [pc, #40]	; (8000f78 <__libc_init_array+0x44>)
 8000f4e:	1ba4      	subs	r4, r4, r6
 8000f50:	10a4      	asrs	r4, r4, #2
 8000f52:	42a5      	cmp	r5, r4
 8000f54:	d105      	bne.n	8000f62 <__libc_init_array+0x2e>
 8000f56:	bd70      	pop	{r4, r5, r6, pc}
 8000f58:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000f5c:	4798      	blx	r3
 8000f5e:	3501      	adds	r5, #1
 8000f60:	e7ee      	b.n	8000f40 <__libc_init_array+0xc>
 8000f62:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000f66:	4798      	blx	r3
 8000f68:	3501      	adds	r5, #1
 8000f6a:	e7f2      	b.n	8000f52 <__libc_init_array+0x1e>
 8000f6c:	08001170 	.word	0x08001170
 8000f70:	08001170 	.word	0x08001170
 8000f74:	08001170 	.word	0x08001170
 8000f78:	08001174 	.word	0x08001174

08000f7c <strtok>:
 8000f7c:	4b13      	ldr	r3, [pc, #76]	; (8000fcc <strtok+0x50>)
 8000f7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000f82:	681d      	ldr	r5, [r3, #0]
 8000f84:	4606      	mov	r6, r0
 8000f86:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8000f88:	460f      	mov	r7, r1
 8000f8a:	b9b4      	cbnz	r4, 8000fba <strtok+0x3e>
 8000f8c:	2050      	movs	r0, #80	; 0x50
 8000f8e:	f000 f849 	bl	8001024 <malloc>
 8000f92:	65a8      	str	r0, [r5, #88]	; 0x58
 8000f94:	6004      	str	r4, [r0, #0]
 8000f96:	6044      	str	r4, [r0, #4]
 8000f98:	6084      	str	r4, [r0, #8]
 8000f9a:	60c4      	str	r4, [r0, #12]
 8000f9c:	6104      	str	r4, [r0, #16]
 8000f9e:	6144      	str	r4, [r0, #20]
 8000fa0:	6184      	str	r4, [r0, #24]
 8000fa2:	6284      	str	r4, [r0, #40]	; 0x28
 8000fa4:	62c4      	str	r4, [r0, #44]	; 0x2c
 8000fa6:	6304      	str	r4, [r0, #48]	; 0x30
 8000fa8:	6344      	str	r4, [r0, #52]	; 0x34
 8000faa:	6384      	str	r4, [r0, #56]	; 0x38
 8000fac:	63c4      	str	r4, [r0, #60]	; 0x3c
 8000fae:	6404      	str	r4, [r0, #64]	; 0x40
 8000fb0:	6444      	str	r4, [r0, #68]	; 0x44
 8000fb2:	6484      	str	r4, [r0, #72]	; 0x48
 8000fb4:	64c4      	str	r4, [r0, #76]	; 0x4c
 8000fb6:	7704      	strb	r4, [r0, #28]
 8000fb8:	6244      	str	r4, [r0, #36]	; 0x24
 8000fba:	6daa      	ldr	r2, [r5, #88]	; 0x58
 8000fbc:	4639      	mov	r1, r7
 8000fbe:	4630      	mov	r0, r6
 8000fc0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	f000 b803 	b.w	8000fd0 <__strtok_r>
 8000fca:	bf00      	nop
 8000fcc:	20000014 	.word	0x20000014

08000fd0 <__strtok_r>:
 8000fd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fd2:	b918      	cbnz	r0, 8000fdc <__strtok_r+0xc>
 8000fd4:	6810      	ldr	r0, [r2, #0]
 8000fd6:	b908      	cbnz	r0, 8000fdc <__strtok_r+0xc>
 8000fd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fda:	4620      	mov	r0, r4
 8000fdc:	4604      	mov	r4, r0
 8000fde:	460f      	mov	r7, r1
 8000fe0:	f814 5b01 	ldrb.w	r5, [r4], #1
 8000fe4:	f817 6b01 	ldrb.w	r6, [r7], #1
 8000fe8:	b91e      	cbnz	r6, 8000ff2 <__strtok_r+0x22>
 8000fea:	b965      	cbnz	r5, 8001006 <__strtok_r+0x36>
 8000fec:	6015      	str	r5, [r2, #0]
 8000fee:	4628      	mov	r0, r5
 8000ff0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ff2:	42b5      	cmp	r5, r6
 8000ff4:	d1f6      	bne.n	8000fe4 <__strtok_r+0x14>
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d1ef      	bne.n	8000fda <__strtok_r+0xa>
 8000ffa:	6014      	str	r4, [r2, #0]
 8000ffc:	7003      	strb	r3, [r0, #0]
 8000ffe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001000:	461c      	mov	r4, r3
 8001002:	e00c      	b.n	800101e <__strtok_r+0x4e>
 8001004:	b915      	cbnz	r5, 800100c <__strtok_r+0x3c>
 8001006:	460e      	mov	r6, r1
 8001008:	f814 3b01 	ldrb.w	r3, [r4], #1
 800100c:	f816 5b01 	ldrb.w	r5, [r6], #1
 8001010:	42ab      	cmp	r3, r5
 8001012:	d1f7      	bne.n	8001004 <__strtok_r+0x34>
 8001014:	2b00      	cmp	r3, #0
 8001016:	d0f3      	beq.n	8001000 <__strtok_r+0x30>
 8001018:	2300      	movs	r3, #0
 800101a:	f804 3c01 	strb.w	r3, [r4, #-1]
 800101e:	6014      	str	r4, [r2, #0]
 8001020:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001024 <malloc>:
 8001024:	4b02      	ldr	r3, [pc, #8]	; (8001030 <malloc+0xc>)
 8001026:	4601      	mov	r1, r0
 8001028:	6818      	ldr	r0, [r3, #0]
 800102a:	f000 b803 	b.w	8001034 <_malloc_r>
 800102e:	bf00      	nop
 8001030:	20000014 	.word	0x20000014

08001034 <_malloc_r>:
 8001034:	b570      	push	{r4, r5, r6, lr}
 8001036:	1ccd      	adds	r5, r1, #3
 8001038:	f025 0503 	bic.w	r5, r5, #3
 800103c:	3508      	adds	r5, #8
 800103e:	2d0c      	cmp	r5, #12
 8001040:	bf38      	it	cc
 8001042:	250c      	movcc	r5, #12
 8001044:	2d00      	cmp	r5, #0
 8001046:	4606      	mov	r6, r0
 8001048:	db01      	blt.n	800104e <_malloc_r+0x1a>
 800104a:	42a9      	cmp	r1, r5
 800104c:	d903      	bls.n	8001056 <_malloc_r+0x22>
 800104e:	230c      	movs	r3, #12
 8001050:	6033      	str	r3, [r6, #0]
 8001052:	2000      	movs	r0, #0
 8001054:	bd70      	pop	{r4, r5, r6, pc}
 8001056:	f000 f85b 	bl	8001110 <__malloc_lock>
 800105a:	4a23      	ldr	r2, [pc, #140]	; (80010e8 <_malloc_r+0xb4>)
 800105c:	6814      	ldr	r4, [r2, #0]
 800105e:	4621      	mov	r1, r4
 8001060:	b991      	cbnz	r1, 8001088 <_malloc_r+0x54>
 8001062:	4c22      	ldr	r4, [pc, #136]	; (80010ec <_malloc_r+0xb8>)
 8001064:	6823      	ldr	r3, [r4, #0]
 8001066:	b91b      	cbnz	r3, 8001070 <_malloc_r+0x3c>
 8001068:	4630      	mov	r0, r6
 800106a:	f000 f841 	bl	80010f0 <_sbrk_r>
 800106e:	6020      	str	r0, [r4, #0]
 8001070:	4629      	mov	r1, r5
 8001072:	4630      	mov	r0, r6
 8001074:	f000 f83c 	bl	80010f0 <_sbrk_r>
 8001078:	1c43      	adds	r3, r0, #1
 800107a:	d126      	bne.n	80010ca <_malloc_r+0x96>
 800107c:	230c      	movs	r3, #12
 800107e:	4630      	mov	r0, r6
 8001080:	6033      	str	r3, [r6, #0]
 8001082:	f000 f846 	bl	8001112 <__malloc_unlock>
 8001086:	e7e4      	b.n	8001052 <_malloc_r+0x1e>
 8001088:	680b      	ldr	r3, [r1, #0]
 800108a:	1b5b      	subs	r3, r3, r5
 800108c:	d41a      	bmi.n	80010c4 <_malloc_r+0x90>
 800108e:	2b0b      	cmp	r3, #11
 8001090:	d90f      	bls.n	80010b2 <_malloc_r+0x7e>
 8001092:	600b      	str	r3, [r1, #0]
 8001094:	18cc      	adds	r4, r1, r3
 8001096:	50cd      	str	r5, [r1, r3]
 8001098:	4630      	mov	r0, r6
 800109a:	f000 f83a 	bl	8001112 <__malloc_unlock>
 800109e:	f104 000b 	add.w	r0, r4, #11
 80010a2:	1d23      	adds	r3, r4, #4
 80010a4:	f020 0007 	bic.w	r0, r0, #7
 80010a8:	1ac3      	subs	r3, r0, r3
 80010aa:	d01b      	beq.n	80010e4 <_malloc_r+0xb0>
 80010ac:	425a      	negs	r2, r3
 80010ae:	50e2      	str	r2, [r4, r3]
 80010b0:	bd70      	pop	{r4, r5, r6, pc}
 80010b2:	428c      	cmp	r4, r1
 80010b4:	bf0b      	itete	eq
 80010b6:	6863      	ldreq	r3, [r4, #4]
 80010b8:	684b      	ldrne	r3, [r1, #4]
 80010ba:	6013      	streq	r3, [r2, #0]
 80010bc:	6063      	strne	r3, [r4, #4]
 80010be:	bf18      	it	ne
 80010c0:	460c      	movne	r4, r1
 80010c2:	e7e9      	b.n	8001098 <_malloc_r+0x64>
 80010c4:	460c      	mov	r4, r1
 80010c6:	6849      	ldr	r1, [r1, #4]
 80010c8:	e7ca      	b.n	8001060 <_malloc_r+0x2c>
 80010ca:	1cc4      	adds	r4, r0, #3
 80010cc:	f024 0403 	bic.w	r4, r4, #3
 80010d0:	42a0      	cmp	r0, r4
 80010d2:	d005      	beq.n	80010e0 <_malloc_r+0xac>
 80010d4:	1a21      	subs	r1, r4, r0
 80010d6:	4630      	mov	r0, r6
 80010d8:	f000 f80a 	bl	80010f0 <_sbrk_r>
 80010dc:	3001      	adds	r0, #1
 80010de:	d0cd      	beq.n	800107c <_malloc_r+0x48>
 80010e0:	6025      	str	r5, [r4, #0]
 80010e2:	e7d9      	b.n	8001098 <_malloc_r+0x64>
 80010e4:	bd70      	pop	{r4, r5, r6, pc}
 80010e6:	bf00      	nop
 80010e8:	20000094 	.word	0x20000094
 80010ec:	20000098 	.word	0x20000098

080010f0 <_sbrk_r>:
 80010f0:	b538      	push	{r3, r4, r5, lr}
 80010f2:	2300      	movs	r3, #0
 80010f4:	4c05      	ldr	r4, [pc, #20]	; (800110c <_sbrk_r+0x1c>)
 80010f6:	4605      	mov	r5, r0
 80010f8:	4608      	mov	r0, r1
 80010fa:	6023      	str	r3, [r4, #0]
 80010fc:	f000 f80a 	bl	8001114 <_sbrk>
 8001100:	1c43      	adds	r3, r0, #1
 8001102:	d102      	bne.n	800110a <_sbrk_r+0x1a>
 8001104:	6823      	ldr	r3, [r4, #0]
 8001106:	b103      	cbz	r3, 800110a <_sbrk_r+0x1a>
 8001108:	602b      	str	r3, [r5, #0]
 800110a:	bd38      	pop	{r3, r4, r5, pc}
 800110c:	200000a4 	.word	0x200000a4

08001110 <__malloc_lock>:
 8001110:	4770      	bx	lr

08001112 <__malloc_unlock>:
 8001112:	4770      	bx	lr

08001114 <_sbrk>:
 8001114:	4b04      	ldr	r3, [pc, #16]	; (8001128 <_sbrk+0x14>)
 8001116:	4602      	mov	r2, r0
 8001118:	6819      	ldr	r1, [r3, #0]
 800111a:	b909      	cbnz	r1, 8001120 <_sbrk+0xc>
 800111c:	4903      	ldr	r1, [pc, #12]	; (800112c <_sbrk+0x18>)
 800111e:	6019      	str	r1, [r3, #0]
 8001120:	6818      	ldr	r0, [r3, #0]
 8001122:	4402      	add	r2, r0
 8001124:	601a      	str	r2, [r3, #0]
 8001126:	4770      	bx	lr
 8001128:	2000009c 	.word	0x2000009c
 800112c:	200000a8 	.word	0x200000a8

08001130 <_init>:
 8001130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001132:	bf00      	nop
 8001134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001136:	bc08      	pop	{r3}
 8001138:	469e      	mov	lr, r3
 800113a:	4770      	bx	lr

0800113c <_fini>:
 800113c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800113e:	bf00      	nop
 8001140:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001142:	bc08      	pop	{r3}
 8001144:	469e      	mov	lr, r3
 8001146:	4770      	bx	lr
