

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Thu Jan 25 07:26:40 2024

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    11   000000                     
    12                           ; Generated 23/03/2023 GMT
    13                           ; 
    14                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    15                           ; All rights reserved.
    16                           ; 
    17                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    18                           ; 
    19                           ; Redistribution and use in source and binary forms, with or without modification, are
    20                           ; permitted provided that the following conditions are met:
    21                           ; 
    22                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    23                           ;        conditions and the following disclaimer.
    24                           ; 
    25                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    26                           ;        of conditions and the following disclaimer in the documentation and/or other
    27                           ;        materials provided with the distribution. Publication is not required when
    28                           ;        this file is used in an embedded application.
    29                           ; 
    30                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    31                           ;        software without specific prior written permission.
    32                           ; 
    33                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    34                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    35                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    36                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    37                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    38                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    39                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    40                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    41                           ; 
    42                           ; 
    43                           ; Code-generator required, PIC18F4550 Definitions
    44                           ; 
    45                           ; SFR Addresses
    46   000000                     _LATAbits	set	3977
    47   000000                     _TRISAbits	set	3986
    48   000000                     _ADCON1	set	4033
    49                           
    50                           ; #config settings
    51                           
    52                           	psect	cinit
    53   007FB8                     __pcinit:
    54                           	callstack 0
    55   007FB8                     start_initialization:
    56                           	callstack 0
    57   007FB8                     __initialization:
    58                           	callstack 0
    59   007FB8                     end_of_initialization:
    60                           	callstack 0
    61   007FB8                     __end_of__initialization:
    62                           	callstack 0
    63   007FB8  0100               	movlb	0
    64   007FBA  EFDF  F03F         	goto	_main	;jump to C main() function
    65                           
    66                           	psect	cstackCOMRAM
    67   000001                     __pcstackCOMRAM:
    68                           	callstack 0
    69   000001                     ??_main:
    70                           
    71                           ; 1 bytes @ 0x0
    72   000001                     	ds	2
    73                           
    74 ;;
    75 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    76 ;;
    77 ;; *************** function _main *****************
    78 ;; Defined at:
    79 ;;		line 14 in file "maiin.c"
    80 ;; Parameters:    Size  Location     Type
    81 ;;		None
    82 ;; Auto vars:     Size  Location     Type
    83 ;;		None
    84 ;; Return value:  Size  Location     Type
    85 ;;                  1    wreg      void 
    86 ;; Registers used:
    87 ;;		wreg, status,2
    88 ;; Tracked objects:
    89 ;;		On entry : 0/0
    90 ;;		On exit  : 0/0
    91 ;;		Unchanged: 0/0
    92 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    93 ;;      Params:         0       0       0       0       0       0       0       0       0
    94 ;;      Locals:         0       0       0       0       0       0       0       0       0
    95 ;;      Temps:          2       0       0       0       0       0       0       0       0
    96 ;;      Totals:         2       0       0       0       0       0       0       0       0
    97 ;;Total ram usage:        2 bytes
    98 ;; This function calls:
    99 ;;		Nothing
   100 ;; This function is called by:
   101 ;;		Startup code after reset
   102 ;; This function uses a non-reentrant model
   103 ;;
   104                           
   105                           	psect	text0
   106   007FBE                     __ptext0:
   107                           	callstack 0
   108   007FBE                     _main:
   109                           	callstack 31
   110   007FBE  0E0F               	movlw	15
   111   007FC0  6EC1               	movwf	193,c	;volatile
   112   007FC2  9092               	bcf	146,0,c	;volatile
   113   007FC4                     l696:
   114   007FC4  8089               	bsf	137,0,c	;volatile
   115   007FC6  0E1A               	movlw	26
   116   007FC8  6E02               	movwf	(??_main+1)^0,c
   117   007FCA  0E5E               	movlw	94
   118   007FCC  6E01               	movwf	??_main^0,c
   119   007FCE  0E6E               	movlw	110
   120   007FD0                     u17:
   121   007FD0  2EE8               	decfsz	wreg,f,c
   122   007FD2  D7FE               	bra	u17
   123   007FD4  2E01               	decfsz	??_main^0,f,c
   124   007FD6  D7FC               	bra	u17
   125   007FD8  2E02               	decfsz	(??_main+1)^0,f,c
   126   007FDA  D7FA               	bra	u17
   127   007FDC  D000               	nop2	
   128   007FDE  9089               	bcf	137,0,c	;volatile
   129   007FE0  0E1A               	movlw	26
   130   007FE2  6E02               	movwf	(??_main+1)^0,c
   131   007FE4  0E5E               	movlw	94
   132   007FE6  6E01               	movwf	??_main^0,c
   133   007FE8  0E6E               	movlw	110
   134   007FEA                     u27:
   135   007FEA  2EE8               	decfsz	wreg,f,c
   136   007FEC  D7FE               	bra	u27
   137   007FEE  2E01               	decfsz	??_main^0,f,c
   138   007FF0  D7FC               	bra	u27
   139   007FF2  2E02               	decfsz	(??_main+1)^0,f,c
   140   007FF4  D7FA               	bra	u27
   141   007FF6  D000               	nop2	
   142   007FF8  EFE2  F03F         	goto	l696
   143   007FFC  EF00  F000         	goto	start
   144   008000                     __end_of_main:
   145                           	callstack 0
   146   000000                     
   147                           	psect	rparam
   148   000000                     
   149                           	psect	config
   150                           
   151                           ;Config register CONFIG1L @ 0x300000
   152                           ;	PLL Prescaler Selection bits
   153                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   154                           ;	System Clock Postscaler Selection bits
   155                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   156                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   157                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   158   300000                     	org	3145728
   159   300000  00                 	db	0
   160                           
   161                           ;Config register CONFIG1H @ 0x300001
   162                           ;	Oscillator Selection bits
   163                           ;	FOSC = HS, HS oscillator (HS)
   164                           ;	Fail-Safe Clock Monitor Enable bit
   165                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   166                           ;	Internal/External Oscillator Switchover bit
   167                           ;	IESO = OFF, Oscillator Switchover mode disabled
   168   300001                     	org	3145729
   169   300001  0C                 	db	12
   170                           
   171                           ;Config register CONFIG2L @ 0x300002
   172                           ;	Power-up Timer Enable bit
   173                           ;	PWRT = OFF, PWRT disabled
   174                           ;	Brown-out Reset Enable bits
   175                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   176                           ;	Brown-out Reset Voltage bits
   177                           ;	BORV = 3, Minimum setting 2.05V
   178                           ;	USB Voltage Regulator Enable bit
   179                           ;	VREGEN = OFF, USB voltage regulator disabled
   180   300002                     	org	3145730
   181   300002  1F                 	db	31
   182                           
   183                           ;Config register CONFIG2H @ 0x300003
   184                           ;	Watchdog Timer Enable bit
   185                           ;	WDT = ON, WDT enabled
   186                           ;	Watchdog Timer Postscale Select bits
   187                           ;	WDTPS = 32768, 1:32768
   188   300003                     	org	3145731
   189   300003  1F                 	db	31
   190                           
   191                           ; Padding undefined space
   192   300004                     	org	3145732
   193   300004  FF                 	db	255
   194                           
   195                           ;Config register CONFIG3H @ 0x300005
   196                           ;	CCP2 MUX bit
   197                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   198                           ;	PORTB A/D Enable bit
   199                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   200                           ;	Low-Power Timer 1 Oscillator Enable bit
   201                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   202                           ;	MCLR Pin Enable bit
   203                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   204   300005                     	org	3145733
   205   300005  83                 	db	131
   206                           
   207                           ;Config register CONFIG4L @ 0x300006
   208                           ;	Stack Full/Underflow Reset Enable bit
   209                           ;	STVREN = ON, Stack full/underflow will cause Reset
   210                           ;	Single-Supply ICSP Enable bit
   211                           ;	LVP = ON, Single-Supply ICSP enabled
   212                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   213                           ;	ICPRT = OFF, ICPORT disabled
   214                           ;	Extended Instruction Set Enable bit
   215                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   216                           ;	Background Debugger Enable bit
   217                           ;	DEBUG = 0x1, unprogrammed default
   218   300006                     	org	3145734
   219   300006  85                 	db	133
   220                           
   221                           ; Padding undefined space
   222   300007                     	org	3145735
   223   300007  FF                 	db	255
   224                           
   225                           ;Config register CONFIG5L @ 0x300008
   226                           ;	Code Protection bit
   227                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   228                           ;	Code Protection bit
   229                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   230                           ;	Code Protection bit
   231                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   232                           ;	Code Protection bit
   233                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   234   300008                     	org	3145736
   235   300008  0F                 	db	15
   236                           
   237                           ;Config register CONFIG5H @ 0x300009
   238                           ;	Boot Block Code Protection bit
   239                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   240                           ;	Data EEPROM Code Protection bit
   241                           ;	CPD = OFF, Data EEPROM is not code-protected
   242   300009                     	org	3145737
   243   300009  C0                 	db	192
   244                           
   245                           ;Config register CONFIG6L @ 0x30000A
   246                           ;	Write Protection bit
   247                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   248                           ;	Write Protection bit
   249                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   250                           ;	Write Protection bit
   251                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   252                           ;	Write Protection bit
   253                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   254   30000A                     	org	3145738
   255   30000A  0F                 	db	15
   256                           
   257                           ;Config register CONFIG6H @ 0x30000B
   258                           ;	Configuration Register Write Protection bit
   259                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   260                           ;	Boot Block Write Protection bit
   261                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   262                           ;	Data EEPROM Write Protection bit
   263                           ;	WRTD = OFF, Data EEPROM is not write-protected
   264   30000B                     	org	3145739
   265   30000B  E0                 	db	224
   266                           
   267                           ;Config register CONFIG7L @ 0x30000C
   268                           ;	Table Read Protection bit
   269                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   270                           ;	Table Read Protection bit
   271                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   272                           ;	Table Read Protection bit
   273                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   274                           ;	Table Read Protection bit
   275                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   276   30000C                     	org	3145740
   277   30000C  0F                 	db	15
   278                           
   279                           ;Config register CONFIG7H @ 0x30000D
   280                           ;	Boot Block Table Read Protection bit
   281                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   282   30000D                     	org	3145741
   283   30000D  40                 	db	64
   284                           tosu	equ	0xFFF
   285                           tosh	equ	0xFFE
   286                           tosl	equ	0xFFD
   287                           stkptr	equ	0xFFC
   288                           pclatu	equ	0xFFB
   289                           pclath	equ	0xFFA
   290                           pcl	equ	0xFF9
   291                           tblptru	equ	0xFF8
   292                           tblptrh	equ	0xFF7
   293                           tblptrl	equ	0xFF6
   294                           tablat	equ	0xFF5
   295                           prodh	equ	0xFF4
   296                           prodl	equ	0xFF3
   297                           indf0	equ	0xFEF
   298                           postinc0	equ	0xFEE
   299                           postdec0	equ	0xFED
   300                           preinc0	equ	0xFEC
   301                           plusw0	equ	0xFEB
   302                           fsr0h	equ	0xFEA
   303                           fsr0l	equ	0xFE9
   304                           wreg	equ	0xFE8
   305                           indf1	equ	0xFE7
   306                           postinc1	equ	0xFE6
   307                           postdec1	equ	0xFE5
   308                           preinc1	equ	0xFE4
   309                           plusw1	equ	0xFE3
   310                           fsr1h	equ	0xFE2
   311                           fsr1l	equ	0xFE1
   312                           bsr	equ	0xFE0
   313                           indf2	equ	0xFDF
   314                           postinc2	equ	0xFDE
   315                           postdec2	equ	0xFDD
   316                           preinc2	equ	0xFDC
   317                           plusw2	equ	0xFDB
   318                           fsr2h	equ	0xFDA
   319                           fsr2l	equ	0xFD9
   320                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRh          3E      0       0      20        0.0%
BITBIGSFRlh         2E      0       0      21        0.0%
BITBIGSFRllh         8      0       0      22        0.0%
BITBIGSFRlll        29      0       0      23        0.0%
ABS                  0      0       0      24        0.0%
BIGRAM             7FF      0       0      25        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Thu Jan 25 07:26:40 2024

                     u17 7FD0                       u27 7FEA                      l700 7FDE  
                    l702 7FE0                      l692 7FBE                      l694 7FC2  
                    l696 7FC4                      l698 7FC6                      wreg 000FE8  
                   _main 7FBE                     start 0000             ___param_bank 000000  
                  ?_main 0001          __initialization 7FB8             __end_of_main 8000  
                 ??_main 0001            __activetblptr 000000                   _ADCON1 000FC1  
                 isa$std 000001               __accesstop 0060  __end_of__initialization 7FB8  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FB8                  __ramtop 0800  
                __ptext0 7FBE     end_of_initialization 7FB8                _TRISAbits 000F92  
    start_initialization 7FB8                 _LATAbits 000F89                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 000000  
