
lab6exc2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004dc0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000288  08004ed0  08004ed0  00014ed0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005158  08005158  00015158  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005160  08005160  00015160  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08005164  08005164  00015164  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000684  20000000  08005168  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000006c  20000684  080057ec  00020684  2**2
                  ALLOC
  8 ._user_heap_stack 00000100  200006f0  080057ec  000206f0  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00020684  2**0
                  CONTENTS, READONLY
 10 .debug_info   000073c9  00000000  00000000  000206ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000012b7  00000000  00000000  00027a76  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000858  00000000  00000000  00028d30  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000790  00000000  00000000  00029588  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00002f09  00000000  00000000  00029d18  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002987  00000000  00000000  0002cc21  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0002f5a8  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002e70  00000000  00000000  0002f624  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000684 	.word	0x20000684
 800012c:	00000000 	.word	0x00000000
 8000130:	08004eb8 	.word	0x08004eb8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000688 	.word	0x20000688
 800014c:	08004eb8 	.word	0x08004eb8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f092 0f00 	teq	r2, #0
 800044a:	bf14      	ite	ne
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000460:	e720      	b.n	80002a4 <__adddf3+0x138>
 8000462:	bf00      	nop

08000464 <__aeabi_ul2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f04f 0500 	mov.w	r5, #0
 8000472:	e00a      	b.n	800048a <__aeabi_l2d+0x16>

08000474 <__aeabi_l2d>:
 8000474:	ea50 0201 	orrs.w	r2, r0, r1
 8000478:	bf08      	it	eq
 800047a:	4770      	bxeq	lr
 800047c:	b530      	push	{r4, r5, lr}
 800047e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000482:	d502      	bpl.n	800048a <__aeabi_l2d+0x16>
 8000484:	4240      	negs	r0, r0
 8000486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000496:	f43f aedc 	beq.w	8000252 <__adddf3+0xe6>
 800049a:	f04f 0203 	mov.w	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b2:	f1c2 0320 	rsb	r3, r2, #32
 80004b6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ba:	fa20 f002 	lsr.w	r0, r0, r2
 80004be:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c2:	ea40 000e 	orr.w	r0, r0, lr
 80004c6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ca:	4414      	add	r4, r2
 80004cc:	e6c1      	b.n	8000252 <__adddf3+0xe6>
 80004ce:	bf00      	nop

080004d0 <__aeabi_dmul>:
 80004d0:	b570      	push	{r4, r5, r6, lr}
 80004d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004de:	bf1d      	ittte	ne
 80004e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e4:	ea94 0f0c 	teqne	r4, ip
 80004e8:	ea95 0f0c 	teqne	r5, ip
 80004ec:	f000 f8de 	bleq	80006ac <__aeabi_dmul+0x1dc>
 80004f0:	442c      	add	r4, r5
 80004f2:	ea81 0603 	eor.w	r6, r1, r3
 80004f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000502:	bf18      	it	ne
 8000504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800050c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000510:	d038      	beq.n	8000584 <__aeabi_dmul+0xb4>
 8000512:	fba0 ce02 	umull	ip, lr, r0, r2
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800051e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000522:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000526:	f04f 0600 	mov.w	r6, #0
 800052a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800052e:	f09c 0f00 	teq	ip, #0
 8000532:	bf18      	it	ne
 8000534:	f04e 0e01 	orrne.w	lr, lr, #1
 8000538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800053c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000544:	d204      	bcs.n	8000550 <__aeabi_dmul+0x80>
 8000546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054a:	416d      	adcs	r5, r5
 800054c:	eb46 0606 	adc.w	r6, r6, r6
 8000550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800055c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000568:	bf88      	it	hi
 800056a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800056e:	d81e      	bhi.n	80005ae <__aeabi_dmul+0xde>
 8000570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000574:	bf08      	it	eq
 8000576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057a:	f150 0000 	adcs.w	r0, r0, #0
 800057e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000582:	bd70      	pop	{r4, r5, r6, pc}
 8000584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000588:	ea46 0101 	orr.w	r1, r6, r1
 800058c:	ea40 0002 	orr.w	r0, r0, r2
 8000590:	ea81 0103 	eor.w	r1, r1, r3
 8000594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000598:	bfc2      	ittt	gt
 800059a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800059e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	popgt	{r4, r5, r6, pc}
 80005a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a8:	f04f 0e00 	mov.w	lr, #0
 80005ac:	3c01      	subs	r4, #1
 80005ae:	f300 80ab 	bgt.w	8000708 <__aeabi_dmul+0x238>
 80005b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005b6:	bfde      	ittt	le
 80005b8:	2000      	movle	r0, #0
 80005ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005be:	bd70      	pople	{r4, r5, r6, pc}
 80005c0:	f1c4 0400 	rsb	r4, r4, #0
 80005c4:	3c20      	subs	r4, #32
 80005c6:	da35      	bge.n	8000634 <__aeabi_dmul+0x164>
 80005c8:	340c      	adds	r4, #12
 80005ca:	dc1b      	bgt.n	8000604 <__aeabi_dmul+0x134>
 80005cc:	f104 0414 	add.w	r4, r4, #20
 80005d0:	f1c4 0520 	rsb	r5, r4, #32
 80005d4:	fa00 f305 	lsl.w	r3, r0, r5
 80005d8:	fa20 f004 	lsr.w	r0, r0, r4
 80005dc:	fa01 f205 	lsl.w	r2, r1, r5
 80005e0:	ea40 0002 	orr.w	r0, r0, r2
 80005e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f0:	fa21 f604 	lsr.w	r6, r1, r4
 80005f4:	eb42 0106 	adc.w	r1, r2, r6
 80005f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005fc:	bf08      	it	eq
 80005fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f1c4 040c 	rsb	r4, r4, #12
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f304 	lsl.w	r3, r0, r4
 8000610:	fa20 f005 	lsr.w	r0, r0, r5
 8000614:	fa01 f204 	lsl.w	r2, r1, r4
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000624:	f141 0100 	adc.w	r1, r1, #0
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 0520 	rsb	r5, r4, #32
 8000638:	fa00 f205 	lsl.w	r2, r0, r5
 800063c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000640:	fa20 f304 	lsr.w	r3, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea43 0302 	orr.w	r3, r3, r2
 800064c:	fa21 f004 	lsr.w	r0, r1, r4
 8000650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000654:	fa21 f204 	lsr.w	r2, r1, r4
 8000658:	ea20 0002 	bic.w	r0, r0, r2
 800065c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f094 0f00 	teq	r4, #0
 8000670:	d10f      	bne.n	8000692 <__aeabi_dmul+0x1c2>
 8000672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000676:	0040      	lsls	r0, r0, #1
 8000678:	eb41 0101 	adc.w	r1, r1, r1
 800067c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000680:	bf08      	it	eq
 8000682:	3c01      	subeq	r4, #1
 8000684:	d0f7      	beq.n	8000676 <__aeabi_dmul+0x1a6>
 8000686:	ea41 0106 	orr.w	r1, r1, r6
 800068a:	f095 0f00 	teq	r5, #0
 800068e:	bf18      	it	ne
 8000690:	4770      	bxne	lr
 8000692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000696:	0052      	lsls	r2, r2, #1
 8000698:	eb43 0303 	adc.w	r3, r3, r3
 800069c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3d01      	subeq	r5, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1c6>
 80006a6:	ea43 0306 	orr.w	r3, r3, r6
 80006aa:	4770      	bx	lr
 80006ac:	ea94 0f0c 	teq	r4, ip
 80006b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b4:	bf18      	it	ne
 80006b6:	ea95 0f0c 	teqne	r5, ip
 80006ba:	d00c      	beq.n	80006d6 <__aeabi_dmul+0x206>
 80006bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c0:	bf18      	it	ne
 80006c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006c6:	d1d1      	bne.n	800066c <__aeabi_dmul+0x19c>
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	f04f 0000 	mov.w	r0, #0
 80006d4:	bd70      	pop	{r4, r5, r6, pc}
 80006d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006da:	bf06      	itte	eq
 80006dc:	4610      	moveq	r0, r2
 80006de:	4619      	moveq	r1, r3
 80006e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e4:	d019      	beq.n	800071a <__aeabi_dmul+0x24a>
 80006e6:	ea94 0f0c 	teq	r4, ip
 80006ea:	d102      	bne.n	80006f2 <__aeabi_dmul+0x222>
 80006ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f0:	d113      	bne.n	800071a <__aeabi_dmul+0x24a>
 80006f2:	ea95 0f0c 	teq	r5, ip
 80006f6:	d105      	bne.n	8000704 <__aeabi_dmul+0x234>
 80006f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006fc:	bf1c      	itt	ne
 80006fe:	4610      	movne	r0, r2
 8000700:	4619      	movne	r1, r3
 8000702:	d10a      	bne.n	800071a <__aeabi_dmul+0x24a>
 8000704:	ea81 0103 	eor.w	r1, r1, r3
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	bd70      	pop	{r4, r5, r6, pc}
 800071a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800071e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000722:	bd70      	pop	{r4, r5, r6, pc}

08000724 <__aeabi_ddiv>:
 8000724:	b570      	push	{r4, r5, r6, lr}
 8000726:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800072a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800072e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000732:	bf1d      	ittte	ne
 8000734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000738:	ea94 0f0c 	teqne	r4, ip
 800073c:	ea95 0f0c 	teqne	r5, ip
 8000740:	f000 f8a7 	bleq	8000892 <__aeabi_ddiv+0x16e>
 8000744:	eba4 0405 	sub.w	r4, r4, r5
 8000748:	ea81 0e03 	eor.w	lr, r1, r3
 800074c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000750:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000754:	f000 8088 	beq.w	8000868 <__aeabi_ddiv+0x144>
 8000758:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800075c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000768:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800076c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000774:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800077c:	429d      	cmp	r5, r3
 800077e:	bf08      	it	eq
 8000780:	4296      	cmpeq	r6, r2
 8000782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000786:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800078a:	d202      	bcs.n	8000792 <__aeabi_ddiv+0x6e>
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	1ab6      	subs	r6, r6, r2
 8000794:	eb65 0503 	sbc.w	r5, r5, r3
 8000798:	085b      	lsrs	r3, r3, #1
 800079a:	ea4f 0232 	mov.w	r2, r2, rrx
 800079e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ae:	bf22      	ittt	cs
 80007b0:	1ab6      	subcs	r6, r6, r2
 80007b2:	4675      	movcs	r5, lr
 80007b4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000800:	ea55 0e06 	orrs.w	lr, r5, r6
 8000804:	d018      	beq.n	8000838 <__aeabi_ddiv+0x114>
 8000806:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800080e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800081e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000822:	d1c0      	bne.n	80007a6 <__aeabi_ddiv+0x82>
 8000824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000828:	d10b      	bne.n	8000842 <__aeabi_ddiv+0x11e>
 800082a:	ea41 0100 	orr.w	r1, r1, r0
 800082e:	f04f 0000 	mov.w	r0, #0
 8000832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000836:	e7b6      	b.n	80007a6 <__aeabi_ddiv+0x82>
 8000838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800083c:	bf04      	itt	eq
 800083e:	4301      	orreq	r1, r0
 8000840:	2000      	moveq	r0, #0
 8000842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000846:	bf88      	it	hi
 8000848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800084c:	f63f aeaf 	bhi.w	80005ae <__aeabi_dmul+0xde>
 8000850:	ebb5 0c03 	subs.w	ip, r5, r3
 8000854:	bf04      	itt	eq
 8000856:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800085e:	f150 0000 	adcs.w	r0, r0, #0
 8000862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000866:	bd70      	pop	{r4, r5, r6, pc}
 8000868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800086c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000874:	bfc2      	ittt	gt
 8000876:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800087e:	bd70      	popgt	{r4, r5, r6, pc}
 8000880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000884:	f04f 0e00 	mov.w	lr, #0
 8000888:	3c01      	subs	r4, #1
 800088a:	e690      	b.n	80005ae <__aeabi_dmul+0xde>
 800088c:	ea45 0e06 	orr.w	lr, r5, r6
 8000890:	e68d      	b.n	80005ae <__aeabi_dmul+0xde>
 8000892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000896:	ea94 0f0c 	teq	r4, ip
 800089a:	bf08      	it	eq
 800089c:	ea95 0f0c 	teqeq	r5, ip
 80008a0:	f43f af3b 	beq.w	800071a <__aeabi_dmul+0x24a>
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	d10a      	bne.n	80008c0 <__aeabi_ddiv+0x19c>
 80008aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ae:	f47f af34 	bne.w	800071a <__aeabi_dmul+0x24a>
 80008b2:	ea95 0f0c 	teq	r5, ip
 80008b6:	f47f af25 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ba:	4610      	mov	r0, r2
 80008bc:	4619      	mov	r1, r3
 80008be:	e72c      	b.n	800071a <__aeabi_dmul+0x24a>
 80008c0:	ea95 0f0c 	teq	r5, ip
 80008c4:	d106      	bne.n	80008d4 <__aeabi_ddiv+0x1b0>
 80008c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ca:	f43f aefd 	beq.w	80006c8 <__aeabi_dmul+0x1f8>
 80008ce:	4610      	mov	r0, r2
 80008d0:	4619      	mov	r1, r3
 80008d2:	e722      	b.n	800071a <__aeabi_dmul+0x24a>
 80008d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d8:	bf18      	it	ne
 80008da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008de:	f47f aec5 	bne.w	800066c <__aeabi_dmul+0x19c>
 80008e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008e6:	f47f af0d 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008ee:	f47f aeeb 	bne.w	80006c8 <__aeabi_dmul+0x1f8>
 80008f2:	e712      	b.n	800071a <__aeabi_dmul+0x24a>

080008f4 <__gedf2>:
 80008f4:	f04f 3cff 	mov.w	ip, #4294967295
 80008f8:	e006      	b.n	8000908 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__ledf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	e002      	b.n	8000908 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__cmpdf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	f84d cd04 	str.w	ip, [sp, #-4]!
 800090c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000910:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000914:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000918:	bf18      	it	ne
 800091a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800091e:	d01b      	beq.n	8000958 <__cmpdf2+0x54>
 8000920:	b001      	add	sp, #4
 8000922:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000926:	bf0c      	ite	eq
 8000928:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800092c:	ea91 0f03 	teqne	r1, r3
 8000930:	bf02      	ittt	eq
 8000932:	ea90 0f02 	teqeq	r0, r2
 8000936:	2000      	moveq	r0, #0
 8000938:	4770      	bxeq	lr
 800093a:	f110 0f00 	cmn.w	r0, #0
 800093e:	ea91 0f03 	teq	r1, r3
 8000942:	bf58      	it	pl
 8000944:	4299      	cmppl	r1, r3
 8000946:	bf08      	it	eq
 8000948:	4290      	cmpeq	r0, r2
 800094a:	bf2c      	ite	cs
 800094c:	17d8      	asrcs	r0, r3, #31
 800094e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000952:	f040 0001 	orr.w	r0, r0, #1
 8000956:	4770      	bx	lr
 8000958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	d102      	bne.n	8000968 <__cmpdf2+0x64>
 8000962:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000966:	d107      	bne.n	8000978 <__cmpdf2+0x74>
 8000968:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800096c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000970:	d1d6      	bne.n	8000920 <__cmpdf2+0x1c>
 8000972:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000976:	d0d3      	beq.n	8000920 <__cmpdf2+0x1c>
 8000978:	f85d 0b04 	ldr.w	r0, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop

08000980 <__aeabi_cdrcmple>:
 8000980:	4684      	mov	ip, r0
 8000982:	4610      	mov	r0, r2
 8000984:	4662      	mov	r2, ip
 8000986:	468c      	mov	ip, r1
 8000988:	4619      	mov	r1, r3
 800098a:	4663      	mov	r3, ip
 800098c:	e000      	b.n	8000990 <__aeabi_cdcmpeq>
 800098e:	bf00      	nop

08000990 <__aeabi_cdcmpeq>:
 8000990:	b501      	push	{r0, lr}
 8000992:	f7ff ffb7 	bl	8000904 <__cmpdf2>
 8000996:	2800      	cmp	r0, #0
 8000998:	bf48      	it	mi
 800099a:	f110 0f00 	cmnmi.w	r0, #0
 800099e:	bd01      	pop	{r0, pc}

080009a0 <__aeabi_dcmpeq>:
 80009a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a4:	f7ff fff4 	bl	8000990 <__aeabi_cdcmpeq>
 80009a8:	bf0c      	ite	eq
 80009aa:	2001      	moveq	r0, #1
 80009ac:	2000      	movne	r0, #0
 80009ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b2:	bf00      	nop

080009b4 <__aeabi_dcmplt>:
 80009b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b8:	f7ff ffea 	bl	8000990 <__aeabi_cdcmpeq>
 80009bc:	bf34      	ite	cc
 80009be:	2001      	movcc	r0, #1
 80009c0:	2000      	movcs	r0, #0
 80009c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009c6:	bf00      	nop

080009c8 <__aeabi_dcmple>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff ffe0 	bl	8000990 <__aeabi_cdcmpeq>
 80009d0:	bf94      	ite	ls
 80009d2:	2001      	movls	r0, #1
 80009d4:	2000      	movhi	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmpge>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffce 	bl	8000980 <__aeabi_cdrcmple>
 80009e4:	bf94      	ite	ls
 80009e6:	2001      	movls	r0, #1
 80009e8:	2000      	movhi	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmpgt>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffc4 	bl	8000980 <__aeabi_cdrcmple>
 80009f8:	bf34      	ite	cc
 80009fa:	2001      	movcc	r0, #1
 80009fc:	2000      	movcs	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpun>:
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	d102      	bne.n	8000a14 <__aeabi_dcmpun+0x10>
 8000a0e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a12:	d10a      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a14:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a1c:	d102      	bne.n	8000a24 <__aeabi_dcmpun+0x20>
 8000a1e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a22:	d102      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a24:	f04f 0000 	mov.w	r0, #0
 8000a28:	4770      	bx	lr
 8000a2a:	f04f 0001 	mov.w	r0, #1
 8000a2e:	4770      	bx	lr

08000a30 <__aeabi_d2iz>:
 8000a30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a34:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a38:	d215      	bcs.n	8000a66 <__aeabi_d2iz+0x36>
 8000a3a:	d511      	bpl.n	8000a60 <__aeabi_d2iz+0x30>
 8000a3c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a40:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a44:	d912      	bls.n	8000a6c <__aeabi_d2iz+0x3c>
 8000a46:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a52:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a56:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5a:	bf18      	it	ne
 8000a5c:	4240      	negne	r0, r0
 8000a5e:	4770      	bx	lr
 8000a60:	f04f 0000 	mov.w	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6a:	d105      	bne.n	8000a78 <__aeabi_d2iz+0x48>
 8000a6c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a70:	bf08      	it	eq
 8000a72:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a76:	4770      	bx	lr
 8000a78:	f04f 0000 	mov.w	r0, #0
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop

08000a80 <__aeabi_d2f>:
 8000a80:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a84:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a88:	bf24      	itt	cs
 8000a8a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a8e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a92:	d90d      	bls.n	8000ab0 <__aeabi_d2f+0x30>
 8000a94:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a98:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a9c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aa4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa8:	bf08      	it	eq
 8000aaa:	f020 0001 	biceq.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ab4:	d121      	bne.n	8000afa <__aeabi_d2f+0x7a>
 8000ab6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aba:	bfbc      	itt	lt
 8000abc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac0:	4770      	bxlt	lr
 8000ac2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ac6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aca:	f1c2 0218 	rsb	r2, r2, #24
 8000ace:	f1c2 0c20 	rsb	ip, r2, #32
 8000ad2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ad6:	fa20 f002 	lsr.w	r0, r0, r2
 8000ada:	bf18      	it	ne
 8000adc:	f040 0001 	orrne.w	r0, r0, #1
 8000ae0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000aec:	ea40 000c 	orr.w	r0, r0, ip
 8000af0:	fa23 f302 	lsr.w	r3, r3, r2
 8000af4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af8:	e7cc      	b.n	8000a94 <__aeabi_d2f+0x14>
 8000afa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000afe:	d107      	bne.n	8000b10 <__aeabi_d2f+0x90>
 8000b00:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b04:	bf1e      	ittt	ne
 8000b06:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b0a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b0e:	4770      	bxne	lr
 8000b10:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b14:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b18:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop

08000b20 <__aeabi_uldivmod>:
 8000b20:	b953      	cbnz	r3, 8000b38 <__aeabi_uldivmod+0x18>
 8000b22:	b94a      	cbnz	r2, 8000b38 <__aeabi_uldivmod+0x18>
 8000b24:	2900      	cmp	r1, #0
 8000b26:	bf08      	it	eq
 8000b28:	2800      	cmpeq	r0, #0
 8000b2a:	bf1c      	itt	ne
 8000b2c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b30:	f04f 30ff 	movne.w	r0, #4294967295
 8000b34:	f000 b97a 	b.w	8000e2c <__aeabi_idiv0>
 8000b38:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b3c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b40:	f000 f806 	bl	8000b50 <__udivmoddi4>
 8000b44:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b4c:	b004      	add	sp, #16
 8000b4e:	4770      	bx	lr

08000b50 <__udivmoddi4>:
 8000b50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b54:	468c      	mov	ip, r1
 8000b56:	460e      	mov	r6, r1
 8000b58:	4604      	mov	r4, r0
 8000b5a:	9d08      	ldr	r5, [sp, #32]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d150      	bne.n	8000c02 <__udivmoddi4+0xb2>
 8000b60:	428a      	cmp	r2, r1
 8000b62:	4617      	mov	r7, r2
 8000b64:	d96c      	bls.n	8000c40 <__udivmoddi4+0xf0>
 8000b66:	fab2 fe82 	clz	lr, r2
 8000b6a:	f1be 0f00 	cmp.w	lr, #0
 8000b6e:	d00b      	beq.n	8000b88 <__udivmoddi4+0x38>
 8000b70:	f1ce 0c20 	rsb	ip, lr, #32
 8000b74:	fa01 f60e 	lsl.w	r6, r1, lr
 8000b78:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000b7c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000b80:	ea4c 0c06 	orr.w	ip, ip, r6
 8000b84:	fa00 f40e 	lsl.w	r4, r0, lr
 8000b88:	0c3a      	lsrs	r2, r7, #16
 8000b8a:	fbbc f9f2 	udiv	r9, ip, r2
 8000b8e:	b2bb      	uxth	r3, r7
 8000b90:	fb02 cc19 	mls	ip, r2, r9, ip
 8000b94:	fb09 fa03 	mul.w	sl, r9, r3
 8000b98:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8000b9c:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
 8000ba0:	45b2      	cmp	sl, r6
 8000ba2:	d90a      	bls.n	8000bba <__udivmoddi4+0x6a>
 8000ba4:	19f6      	adds	r6, r6, r7
 8000ba6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000baa:	f080 8125 	bcs.w	8000df8 <__udivmoddi4+0x2a8>
 8000bae:	45b2      	cmp	sl, r6
 8000bb0:	f240 8122 	bls.w	8000df8 <__udivmoddi4+0x2a8>
 8000bb4:	f1a9 0902 	sub.w	r9, r9, #2
 8000bb8:	443e      	add	r6, r7
 8000bba:	eba6 060a 	sub.w	r6, r6, sl
 8000bbe:	fbb6 f0f2 	udiv	r0, r6, r2
 8000bc2:	fb02 6610 	mls	r6, r2, r0, r6
 8000bc6:	fb00 f303 	mul.w	r3, r0, r3
 8000bca:	b2a4      	uxth	r4, r4
 8000bcc:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000bd0:	42a3      	cmp	r3, r4
 8000bd2:	d909      	bls.n	8000be8 <__udivmoddi4+0x98>
 8000bd4:	19e4      	adds	r4, r4, r7
 8000bd6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bda:	f080 810b 	bcs.w	8000df4 <__udivmoddi4+0x2a4>
 8000bde:	42a3      	cmp	r3, r4
 8000be0:	f240 8108 	bls.w	8000df4 <__udivmoddi4+0x2a4>
 8000be4:	3802      	subs	r0, #2
 8000be6:	443c      	add	r4, r7
 8000be8:	2100      	movs	r1, #0
 8000bea:	1ae4      	subs	r4, r4, r3
 8000bec:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000bf0:	2d00      	cmp	r5, #0
 8000bf2:	d062      	beq.n	8000cba <__udivmoddi4+0x16a>
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	fa24 f40e 	lsr.w	r4, r4, lr
 8000bfa:	602c      	str	r4, [r5, #0]
 8000bfc:	606b      	str	r3, [r5, #4]
 8000bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c02:	428b      	cmp	r3, r1
 8000c04:	d907      	bls.n	8000c16 <__udivmoddi4+0xc6>
 8000c06:	2d00      	cmp	r5, #0
 8000c08:	d055      	beq.n	8000cb6 <__udivmoddi4+0x166>
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	e885 0041 	stmia.w	r5, {r0, r6}
 8000c10:	4608      	mov	r0, r1
 8000c12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c16:	fab3 f183 	clz	r1, r3
 8000c1a:	2900      	cmp	r1, #0
 8000c1c:	f040 808f 	bne.w	8000d3e <__udivmoddi4+0x1ee>
 8000c20:	42b3      	cmp	r3, r6
 8000c22:	d302      	bcc.n	8000c2a <__udivmoddi4+0xda>
 8000c24:	4282      	cmp	r2, r0
 8000c26:	f200 80fc 	bhi.w	8000e22 <__udivmoddi4+0x2d2>
 8000c2a:	1a84      	subs	r4, r0, r2
 8000c2c:	eb66 0603 	sbc.w	r6, r6, r3
 8000c30:	2001      	movs	r0, #1
 8000c32:	46b4      	mov	ip, r6
 8000c34:	2d00      	cmp	r5, #0
 8000c36:	d040      	beq.n	8000cba <__udivmoddi4+0x16a>
 8000c38:	e885 1010 	stmia.w	r5, {r4, ip}
 8000c3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c40:	b912      	cbnz	r2, 8000c48 <__udivmoddi4+0xf8>
 8000c42:	2701      	movs	r7, #1
 8000c44:	fbb7 f7f2 	udiv	r7, r7, r2
 8000c48:	fab7 fe87 	clz	lr, r7
 8000c4c:	f1be 0f00 	cmp.w	lr, #0
 8000c50:	d135      	bne.n	8000cbe <__udivmoddi4+0x16e>
 8000c52:	2101      	movs	r1, #1
 8000c54:	1bf6      	subs	r6, r6, r7
 8000c56:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000c5a:	fa1f f887 	uxth.w	r8, r7
 8000c5e:	fbb6 f2fc 	udiv	r2, r6, ip
 8000c62:	fb0c 6612 	mls	r6, ip, r2, r6
 8000c66:	fb08 f002 	mul.w	r0, r8, r2
 8000c6a:	0c23      	lsrs	r3, r4, #16
 8000c6c:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 8000c70:	42b0      	cmp	r0, r6
 8000c72:	d907      	bls.n	8000c84 <__udivmoddi4+0x134>
 8000c74:	19f6      	adds	r6, r6, r7
 8000c76:	f102 33ff 	add.w	r3, r2, #4294967295
 8000c7a:	d202      	bcs.n	8000c82 <__udivmoddi4+0x132>
 8000c7c:	42b0      	cmp	r0, r6
 8000c7e:	f200 80d2 	bhi.w	8000e26 <__udivmoddi4+0x2d6>
 8000c82:	461a      	mov	r2, r3
 8000c84:	1a36      	subs	r6, r6, r0
 8000c86:	fbb6 f0fc 	udiv	r0, r6, ip
 8000c8a:	fb0c 6610 	mls	r6, ip, r0, r6
 8000c8e:	fb08 f800 	mul.w	r8, r8, r0
 8000c92:	b2a3      	uxth	r3, r4
 8000c94:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
 8000c98:	45a0      	cmp	r8, r4
 8000c9a:	d907      	bls.n	8000cac <__udivmoddi4+0x15c>
 8000c9c:	19e4      	adds	r4, r4, r7
 8000c9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ca2:	d202      	bcs.n	8000caa <__udivmoddi4+0x15a>
 8000ca4:	45a0      	cmp	r8, r4
 8000ca6:	f200 80b9 	bhi.w	8000e1c <__udivmoddi4+0x2cc>
 8000caa:	4618      	mov	r0, r3
 8000cac:	eba4 0408 	sub.w	r4, r4, r8
 8000cb0:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000cb4:	e79c      	b.n	8000bf0 <__udivmoddi4+0xa0>
 8000cb6:	4629      	mov	r1, r5
 8000cb8:	4628      	mov	r0, r5
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	fa07 f70e 	lsl.w	r7, r7, lr
 8000cc2:	f1ce 0320 	rsb	r3, lr, #32
 8000cc6:	fa26 f203 	lsr.w	r2, r6, r3
 8000cca:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000cce:	fbb2 f1fc 	udiv	r1, r2, ip
 8000cd2:	fa1f f887 	uxth.w	r8, r7
 8000cd6:	fb0c 2211 	mls	r2, ip, r1, r2
 8000cda:	fa06 f60e 	lsl.w	r6, r6, lr
 8000cde:	fa20 f303 	lsr.w	r3, r0, r3
 8000ce2:	fb01 f908 	mul.w	r9, r1, r8
 8000ce6:	4333      	orrs	r3, r6
 8000ce8:	0c1e      	lsrs	r6, r3, #16
 8000cea:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000cee:	45b1      	cmp	r9, r6
 8000cf0:	fa00 f40e 	lsl.w	r4, r0, lr
 8000cf4:	d909      	bls.n	8000d0a <__udivmoddi4+0x1ba>
 8000cf6:	19f6      	adds	r6, r6, r7
 8000cf8:	f101 32ff 	add.w	r2, r1, #4294967295
 8000cfc:	f080 808c 	bcs.w	8000e18 <__udivmoddi4+0x2c8>
 8000d00:	45b1      	cmp	r9, r6
 8000d02:	f240 8089 	bls.w	8000e18 <__udivmoddi4+0x2c8>
 8000d06:	3902      	subs	r1, #2
 8000d08:	443e      	add	r6, r7
 8000d0a:	eba6 0609 	sub.w	r6, r6, r9
 8000d0e:	fbb6 f0fc 	udiv	r0, r6, ip
 8000d12:	fb0c 6210 	mls	r2, ip, r0, r6
 8000d16:	fb00 f908 	mul.w	r9, r0, r8
 8000d1a:	b29e      	uxth	r6, r3
 8000d1c:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000d20:	45b1      	cmp	r9, r6
 8000d22:	d907      	bls.n	8000d34 <__udivmoddi4+0x1e4>
 8000d24:	19f6      	adds	r6, r6, r7
 8000d26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d2a:	d271      	bcs.n	8000e10 <__udivmoddi4+0x2c0>
 8000d2c:	45b1      	cmp	r9, r6
 8000d2e:	d96f      	bls.n	8000e10 <__udivmoddi4+0x2c0>
 8000d30:	3802      	subs	r0, #2
 8000d32:	443e      	add	r6, r7
 8000d34:	eba6 0609 	sub.w	r6, r6, r9
 8000d38:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d3c:	e78f      	b.n	8000c5e <__udivmoddi4+0x10e>
 8000d3e:	f1c1 0720 	rsb	r7, r1, #32
 8000d42:	fa22 f807 	lsr.w	r8, r2, r7
 8000d46:	408b      	lsls	r3, r1
 8000d48:	ea48 0303 	orr.w	r3, r8, r3
 8000d4c:	fa26 f407 	lsr.w	r4, r6, r7
 8000d50:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8000d54:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d58:	fa1f fc83 	uxth.w	ip, r3
 8000d5c:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d60:	408e      	lsls	r6, r1
 8000d62:	fa20 f807 	lsr.w	r8, r0, r7
 8000d66:	fb09 fa0c 	mul.w	sl, r9, ip
 8000d6a:	ea48 0806 	orr.w	r8, r8, r6
 8000d6e:	ea4f 4618 	mov.w	r6, r8, lsr #16
 8000d72:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
 8000d76:	45a2      	cmp	sl, r4
 8000d78:	fa02 f201 	lsl.w	r2, r2, r1
 8000d7c:	fa00 f601 	lsl.w	r6, r0, r1
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0x244>
 8000d82:	18e4      	adds	r4, r4, r3
 8000d84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d88:	d244      	bcs.n	8000e14 <__udivmoddi4+0x2c4>
 8000d8a:	45a2      	cmp	sl, r4
 8000d8c:	d942      	bls.n	8000e14 <__udivmoddi4+0x2c4>
 8000d8e:	f1a9 0902 	sub.w	r9, r9, #2
 8000d92:	441c      	add	r4, r3
 8000d94:	eba4 040a 	sub.w	r4, r4, sl
 8000d98:	fbb4 f0fe 	udiv	r0, r4, lr
 8000d9c:	fb0e 4410 	mls	r4, lr, r0, r4
 8000da0:	fb00 fc0c 	mul.w	ip, r0, ip
 8000da4:	fa1f f888 	uxth.w	r8, r8
 8000da8:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000dac:	45a4      	cmp	ip, r4
 8000dae:	d907      	bls.n	8000dc0 <__udivmoddi4+0x270>
 8000db0:	18e4      	adds	r4, r4, r3
 8000db2:	f100 3eff 	add.w	lr, r0, #4294967295
 8000db6:	d229      	bcs.n	8000e0c <__udivmoddi4+0x2bc>
 8000db8:	45a4      	cmp	ip, r4
 8000dba:	d927      	bls.n	8000e0c <__udivmoddi4+0x2bc>
 8000dbc:	3802      	subs	r0, #2
 8000dbe:	441c      	add	r4, r3
 8000dc0:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dc4:	fba0 8902 	umull	r8, r9, r0, r2
 8000dc8:	eba4 0c0c 	sub.w	ip, r4, ip
 8000dcc:	45cc      	cmp	ip, r9
 8000dce:	46c2      	mov	sl, r8
 8000dd0:	46ce      	mov	lr, r9
 8000dd2:	d315      	bcc.n	8000e00 <__udivmoddi4+0x2b0>
 8000dd4:	d012      	beq.n	8000dfc <__udivmoddi4+0x2ac>
 8000dd6:	b155      	cbz	r5, 8000dee <__udivmoddi4+0x29e>
 8000dd8:	ebb6 030a 	subs.w	r3, r6, sl
 8000ddc:	eb6c 060e 	sbc.w	r6, ip, lr
 8000de0:	fa06 f707 	lsl.w	r7, r6, r7
 8000de4:	40cb      	lsrs	r3, r1
 8000de6:	431f      	orrs	r7, r3
 8000de8:	40ce      	lsrs	r6, r1
 8000dea:	602f      	str	r7, [r5, #0]
 8000dec:	606e      	str	r6, [r5, #4]
 8000dee:	2100      	movs	r1, #0
 8000df0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df4:	4610      	mov	r0, r2
 8000df6:	e6f7      	b.n	8000be8 <__udivmoddi4+0x98>
 8000df8:	4689      	mov	r9, r1
 8000dfa:	e6de      	b.n	8000bba <__udivmoddi4+0x6a>
 8000dfc:	4546      	cmp	r6, r8
 8000dfe:	d2ea      	bcs.n	8000dd6 <__udivmoddi4+0x286>
 8000e00:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e04:	eb69 0e03 	sbc.w	lr, r9, r3
 8000e08:	3801      	subs	r0, #1
 8000e0a:	e7e4      	b.n	8000dd6 <__udivmoddi4+0x286>
 8000e0c:	4670      	mov	r0, lr
 8000e0e:	e7d7      	b.n	8000dc0 <__udivmoddi4+0x270>
 8000e10:	4618      	mov	r0, r3
 8000e12:	e78f      	b.n	8000d34 <__udivmoddi4+0x1e4>
 8000e14:	4681      	mov	r9, r0
 8000e16:	e7bd      	b.n	8000d94 <__udivmoddi4+0x244>
 8000e18:	4611      	mov	r1, r2
 8000e1a:	e776      	b.n	8000d0a <__udivmoddi4+0x1ba>
 8000e1c:	3802      	subs	r0, #2
 8000e1e:	443c      	add	r4, r7
 8000e20:	e744      	b.n	8000cac <__udivmoddi4+0x15c>
 8000e22:	4608      	mov	r0, r1
 8000e24:	e706      	b.n	8000c34 <__udivmoddi4+0xe4>
 8000e26:	3a02      	subs	r2, #2
 8000e28:	443e      	add	r6, r7
 8000e2a:	e72b      	b.n	8000c84 <__udivmoddi4+0x134>

08000e2c <__aeabi_idiv0>:
 8000e2c:	4770      	bx	lr
 8000e2e:	bf00      	nop

08000e30 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000e30:	b480      	push	{r7}
 8000e32:	b087      	sub	sp, #28
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	617b      	str	r3, [r7, #20]
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	613b      	str	r3, [r7, #16]
 8000e40:	230f      	movs	r3, #15
 8000e42:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	78db      	ldrb	r3, [r3, #3]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d03a      	beq.n	8000ec2 <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000e4c:	4b27      	ldr	r3, [pc, #156]	; (8000eec <NVIC_Init+0xbc>)
 8000e4e:	68db      	ldr	r3, [r3, #12]
 8000e50:	43db      	mvns	r3, r3
 8000e52:	0a1b      	lsrs	r3, r3, #8
 8000e54:	f003 0307 	and.w	r3, r3, #7
 8000e58:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 8000e5a:	697b      	ldr	r3, [r7, #20]
 8000e5c:	f1c3 0304 	rsb	r3, r3, #4
 8000e60:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 8000e62:	68fa      	ldr	r2, [r7, #12]
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	fa22 f303 	lsr.w	r3, r2, r3
 8000e6a:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	785b      	ldrb	r3, [r3, #1]
 8000e70:	461a      	mov	r2, r3
 8000e72:	693b      	ldr	r3, [r7, #16]
 8000e74:	fa02 f303 	lsl.w	r3, r2, r3
 8000e78:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	789b      	ldrb	r3, [r3, #2]
 8000e7e:	461a      	mov	r2, r3
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	4013      	ands	r3, r2
 8000e84:	697a      	ldr	r2, [r7, #20]
 8000e86:	4313      	orrs	r3, r2
 8000e88:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	011b      	lsls	r3, r3, #4
 8000e8e:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000e90:	4a17      	ldr	r2, [pc, #92]	; (8000ef0 <NVIC_Init+0xc0>)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	781b      	ldrb	r3, [r3, #0]
 8000e96:	6979      	ldr	r1, [r7, #20]
 8000e98:	b2c9      	uxtb	r1, r1
 8000e9a:	4413      	add	r3, r2
 8000e9c:	460a      	mov	r2, r1
 8000e9e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000ea2:	4a13      	ldr	r2, [pc, #76]	; (8000ef0 <NVIC_Init+0xc0>)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	095b      	lsrs	r3, r3, #5
 8000eaa:	b2db      	uxtb	r3, r3
 8000eac:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	781b      	ldrb	r3, [r3, #0]
 8000eb2:	f003 031f 	and.w	r3, r3, #31
 8000eb6:	2101      	movs	r1, #1
 8000eb8:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000ebc:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000ec0:	e00f      	b.n	8000ee2 <NVIC_Init+0xb2>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000ec2:	490b      	ldr	r1, [pc, #44]	; (8000ef0 <NVIC_Init+0xc0>)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	095b      	lsrs	r3, r3, #5
 8000eca:	b2db      	uxtb	r3, r3
 8000ecc:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	781b      	ldrb	r3, [r3, #0]
 8000ed2:	f003 031f 	and.w	r3, r3, #31
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000eda:	f100 0320 	add.w	r3, r0, #32
 8000ede:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000ee2:	bf00      	nop
 8000ee4:	371c      	adds	r7, #28
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bc80      	pop	{r7}
 8000eea:	4770      	bx	lr
 8000eec:	e000ed00 	.word	0xe000ed00
 8000ef0:	e000e100 	.word	0xe000e100

08000ef4 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b085      	sub	sp, #20
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
 8000efc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000efe:	2300      	movs	r3, #0
 8000f00:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8000f02:	2300      	movs	r3, #0
 8000f04:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	60fb      	str	r3, [r7, #12]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8000f12:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000f16:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	791b      	ldrb	r3, [r3, #4]
 8000f20:	021b      	lsls	r3, r3, #8
 8000f22:	4313      	orrs	r3, r2
 8000f24:	68fa      	ldr	r2, [r7, #12]
 8000f26:	4313      	orrs	r3, r2
 8000f28:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	68fa      	ldr	r2, [r7, #12]
 8000f2e:	605a      	str	r2, [r3, #4]

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	689b      	ldr	r3, [r3, #8]
 8000f34:	60fb      	str	r3, [r7, #12]
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
 8000f36:	68fa      	ldr	r2, [r7, #12]
 8000f38:	4b16      	ldr	r3, [pc, #88]	; (8000f94 <ADC_Init+0xa0>)
 8000f3a:	4013      	ands	r3, r2
 8000f3c:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	68da      	ldr	r2, [r3, #12]
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	689b      	ldr	r3, [r3, #8]
 8000f46:	431a      	orrs	r2, r3
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	795b      	ldrb	r3, [r3, #5]
 8000f4c:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	68fa      	ldr	r2, [r7, #12]
 8000f52:	4313      	orrs	r3, r2
 8000f54:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	68fa      	ldr	r2, [r7, #12]
 8000f5a:	609a      	str	r2, [r3, #8]

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f60:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000f68:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1);
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	7c1b      	ldrb	r3, [r3, #16]
 8000f6e:	3b01      	subs	r3, #1
 8000f70:	b2da      	uxtb	r2, r3
 8000f72:	7afb      	ldrb	r3, [r7, #11]
 8000f74:	4313      	orrs	r3, r2
 8000f76:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= (uint32_t)tmpreg2 << 20;
 8000f78:	7afb      	ldrb	r3, [r7, #11]
 8000f7a:	051b      	lsls	r3, r3, #20
 8000f7c:	68fa      	ldr	r2, [r7, #12]
 8000f7e:	4313      	orrs	r3, r2
 8000f80:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	68fa      	ldr	r2, [r7, #12]
 8000f86:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000f88:	bf00      	nop
 8000f8a:	3714      	adds	r7, #20
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bc80      	pop	{r7}
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop
 8000f94:	fff1f7fd 	.word	0xfff1f7fd

08000f98 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
 8000fa0:	460b      	mov	r3, r1
 8000fa2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000fa4:	78fb      	ldrb	r3, [r7, #3]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d006      	beq.n	8000fb8 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	689b      	ldr	r3, [r3, #8]
 8000fae:	f043 0201 	orr.w	r2, r3, #1
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
  }
}
 8000fb6:	e005      	b.n	8000fc4 <ADC_Cmd+0x2c>
    ADCx->CR2 &= CR2_ADON_Reset;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	689b      	ldr	r3, [r3, #8]
 8000fbc:	f023 0201 	bic.w	r2, r3, #1
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	609a      	str	r2, [r3, #8]
}
 8000fc4:	bf00      	nop
 8000fc6:	370c      	adds	r7, #12
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bc80      	pop	{r7}
 8000fcc:	4770      	bx	lr

08000fce <ADC_ResetCalibration>:
  * @brief  Resets the selected ADC calibration registers.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_ResetCalibration(ADC_TypeDef* ADCx)
{
 8000fce:	b480      	push	{r7}
 8000fd0:	b083      	sub	sp, #12
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Resets the selected ADC calibration registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	689b      	ldr	r3, [r3, #8]
 8000fda:	f043 0208 	orr.w	r2, r3, #8
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	609a      	str	r2, [r3, #8]
}
 8000fe2:	bf00      	nop
 8000fe4:	370c      	adds	r7, #12
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bc80      	pop	{r7}
 8000fea:	4770      	bx	lr

08000fec <ADC_GetResetCalibrationStatus>:
  * @brief  Gets the selected ADC reset calibration registers status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC reset calibration registers (SET or RESET).
  */
FlagStatus ADC_GetResetCalibrationStatus(ADC_TypeDef* ADCx)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b085      	sub	sp, #20
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (uint32_t)RESET)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	689b      	ldr	r3, [r3, #8]
 8000ffc:	f003 0308 	and.w	r3, r3, #8
 8001000:	2b00      	cmp	r3, #0
 8001002:	d002      	beq.n	800100a <ADC_GetResetCalibrationStatus+0x1e>
  {
    /* RSTCAL bit is set */
    bitstatus = SET;
 8001004:	2301      	movs	r3, #1
 8001006:	73fb      	strb	r3, [r7, #15]
 8001008:	e001      	b.n	800100e <ADC_GetResetCalibrationStatus+0x22>
  }
  else
  {
    /* RSTCAL bit is reset */
    bitstatus = RESET;
 800100a:	2300      	movs	r3, #0
 800100c:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the RSTCAL bit status */
  return  bitstatus;
 800100e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001010:	4618      	mov	r0, r3
 8001012:	3714      	adds	r7, #20
 8001014:	46bd      	mov	sp, r7
 8001016:	bc80      	pop	{r7}
 8001018:	4770      	bx	lr

0800101a <ADC_StartCalibration>:
  * @brief  Starts the selected ADC calibration process.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
 800101a:	b480      	push	{r7}
 800101c:	b083      	sub	sp, #12
 800101e:	af00      	add	r7, sp, #0
 8001020:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	689b      	ldr	r3, [r3, #8]
 8001026:	f043 0204 	orr.w	r2, r3, #4
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	609a      	str	r2, [r3, #8]
}
 800102e:	bf00      	nop
 8001030:	370c      	adds	r7, #12
 8001032:	46bd      	mov	sp, r7
 8001034:	bc80      	pop	{r7}
 8001036:	4770      	bx	lr

08001038 <ADC_GetCalibrationStatus>:
  * @brief  Gets the selected ADC calibration status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC calibration (SET or RESET).
  */
FlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx)
{
 8001038:	b480      	push	{r7}
 800103a:	b085      	sub	sp, #20
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8001040:	2300      	movs	r3, #0
 8001042:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (uint32_t)RESET)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	689b      	ldr	r3, [r3, #8]
 8001048:	f003 0304 	and.w	r3, r3, #4
 800104c:	2b00      	cmp	r3, #0
 800104e:	d002      	beq.n	8001056 <ADC_GetCalibrationStatus+0x1e>
  {
    /* CAL bit is set: calibration on going */
    bitstatus = SET;
 8001050:	2301      	movs	r3, #1
 8001052:	73fb      	strb	r3, [r7, #15]
 8001054:	e001      	b.n	800105a <ADC_GetCalibrationStatus+0x22>
  }
  else
  {
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
 8001056:	2300      	movs	r3, #0
 8001058:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the CAL bit status */
  return  bitstatus;
 800105a:	7bfb      	ldrb	r3, [r7, #15]
}
 800105c:	4618      	mov	r0, r3
 800105e:	3714      	adds	r7, #20
 8001060:	46bd      	mov	sp, r7
 8001062:	bc80      	pop	{r7}
 8001064:	4770      	bx	lr

08001066 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8001066:	b480      	push	{r7}
 8001068:	b085      	sub	sp, #20
 800106a:	af00      	add	r7, sp, #0
 800106c:	6078      	str	r0, [r7, #4]
 800106e:	4608      	mov	r0, r1
 8001070:	4611      	mov	r1, r2
 8001072:	461a      	mov	r2, r3
 8001074:	4603      	mov	r3, r0
 8001076:	70fb      	strb	r3, [r7, #3]
 8001078:	460b      	mov	r3, r1
 800107a:	70bb      	strb	r3, [r7, #2]
 800107c:	4613      	mov	r3, r2
 800107e:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8001080:	2300      	movs	r3, #0
 8001082:	60fb      	str	r3, [r7, #12]
 8001084:	2300      	movs	r3, #0
 8001086:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8001088:	78fb      	ldrb	r3, [r7, #3]
 800108a:	2b09      	cmp	r3, #9
 800108c:	d923      	bls.n	80010d6 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	68db      	ldr	r3, [r3, #12]
 8001092:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8001094:	78fb      	ldrb	r3, [r7, #3]
 8001096:	f1a3 020a 	sub.w	r2, r3, #10
 800109a:	4613      	mov	r3, r2
 800109c:	005b      	lsls	r3, r3, #1
 800109e:	4413      	add	r3, r2
 80010a0:	2207      	movs	r2, #7
 80010a2:	fa02 f303 	lsl.w	r3, r2, r3
 80010a6:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	43db      	mvns	r3, r3
 80010ac:	68fa      	ldr	r2, [r7, #12]
 80010ae:	4013      	ands	r3, r2
 80010b0:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 80010b2:	7879      	ldrb	r1, [r7, #1]
 80010b4:	78fb      	ldrb	r3, [r7, #3]
 80010b6:	f1a3 020a 	sub.w	r2, r3, #10
 80010ba:	4613      	mov	r3, r2
 80010bc:	005b      	lsls	r3, r3, #1
 80010be:	4413      	add	r3, r2
 80010c0:	fa01 f303 	lsl.w	r3, r1, r3
 80010c4:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 80010c6:	68fa      	ldr	r2, [r7, #12]
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	4313      	orrs	r3, r2
 80010cc:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	68fa      	ldr	r2, [r7, #12]
 80010d2:	60da      	str	r2, [r3, #12]
 80010d4:	e01e      	b.n	8001114 <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	691b      	ldr	r3, [r3, #16]
 80010da:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 80010dc:	78fa      	ldrb	r2, [r7, #3]
 80010de:	4613      	mov	r3, r2
 80010e0:	005b      	lsls	r3, r3, #1
 80010e2:	4413      	add	r3, r2
 80010e4:	2207      	movs	r2, #7
 80010e6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ea:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 80010ec:	68bb      	ldr	r3, [r7, #8]
 80010ee:	43db      	mvns	r3, r3
 80010f0:	68fa      	ldr	r2, [r7, #12]
 80010f2:	4013      	ands	r3, r2
 80010f4:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 80010f6:	7879      	ldrb	r1, [r7, #1]
 80010f8:	78fa      	ldrb	r2, [r7, #3]
 80010fa:	4613      	mov	r3, r2
 80010fc:	005b      	lsls	r3, r3, #1
 80010fe:	4413      	add	r3, r2
 8001100:	fa01 f303 	lsl.w	r3, r1, r3
 8001104:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8001106:	68fa      	ldr	r2, [r7, #12]
 8001108:	68bb      	ldr	r3, [r7, #8]
 800110a:	4313      	orrs	r3, r2
 800110c:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	68fa      	ldr	r2, [r7, #12]
 8001112:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8001114:	78bb      	ldrb	r3, [r7, #2]
 8001116:	2b06      	cmp	r3, #6
 8001118:	d821      	bhi.n	800115e <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800111e:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8001120:	78bb      	ldrb	r3, [r7, #2]
 8001122:	1e5a      	subs	r2, r3, #1
 8001124:	4613      	mov	r3, r2
 8001126:	009b      	lsls	r3, r3, #2
 8001128:	4413      	add	r3, r2
 800112a:	221f      	movs	r2, #31
 800112c:	fa02 f303 	lsl.w	r3, r2, r3
 8001130:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8001132:	68bb      	ldr	r3, [r7, #8]
 8001134:	43db      	mvns	r3, r3
 8001136:	68fa      	ldr	r2, [r7, #12]
 8001138:	4013      	ands	r3, r2
 800113a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 800113c:	78f9      	ldrb	r1, [r7, #3]
 800113e:	78bb      	ldrb	r3, [r7, #2]
 8001140:	1e5a      	subs	r2, r3, #1
 8001142:	4613      	mov	r3, r2
 8001144:	009b      	lsls	r3, r3, #2
 8001146:	4413      	add	r3, r2
 8001148:	fa01 f303 	lsl.w	r3, r1, r3
 800114c:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800114e:	68fa      	ldr	r2, [r7, #12]
 8001150:	68bb      	ldr	r3, [r7, #8]
 8001152:	4313      	orrs	r3, r2
 8001154:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	68fa      	ldr	r2, [r7, #12]
 800115a:	635a      	str	r2, [r3, #52]	; 0x34
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 800115c:	e047      	b.n	80011ee <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
 800115e:	78bb      	ldrb	r3, [r7, #2]
 8001160:	2b0c      	cmp	r3, #12
 8001162:	d821      	bhi.n	80011a8 <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001168:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 800116a:	78bb      	ldrb	r3, [r7, #2]
 800116c:	1fda      	subs	r2, r3, #7
 800116e:	4613      	mov	r3, r2
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	4413      	add	r3, r2
 8001174:	221f      	movs	r2, #31
 8001176:	fa02 f303 	lsl.w	r3, r2, r3
 800117a:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	43db      	mvns	r3, r3
 8001180:	68fa      	ldr	r2, [r7, #12]
 8001182:	4013      	ands	r3, r2
 8001184:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8001186:	78f9      	ldrb	r1, [r7, #3]
 8001188:	78bb      	ldrb	r3, [r7, #2]
 800118a:	1fda      	subs	r2, r3, #7
 800118c:	4613      	mov	r3, r2
 800118e:	009b      	lsls	r3, r3, #2
 8001190:	4413      	add	r3, r2
 8001192:	fa01 f303 	lsl.w	r3, r1, r3
 8001196:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 8001198:	68fa      	ldr	r2, [r7, #12]
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	4313      	orrs	r3, r2
 800119e:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	68fa      	ldr	r2, [r7, #12]
 80011a4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80011a6:	e022      	b.n	80011ee <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011ac:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 80011ae:	78bb      	ldrb	r3, [r7, #2]
 80011b0:	f1a3 020d 	sub.w	r2, r3, #13
 80011b4:	4613      	mov	r3, r2
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	4413      	add	r3, r2
 80011ba:	221f      	movs	r2, #31
 80011bc:	fa02 f303 	lsl.w	r3, r2, r3
 80011c0:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	43db      	mvns	r3, r3
 80011c6:	68fa      	ldr	r2, [r7, #12]
 80011c8:	4013      	ands	r3, r2
 80011ca:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 80011cc:	78f9      	ldrb	r1, [r7, #3]
 80011ce:	78bb      	ldrb	r3, [r7, #2]
 80011d0:	f1a3 020d 	sub.w	r2, r3, #13
 80011d4:	4613      	mov	r3, r2
 80011d6:	009b      	lsls	r3, r3, #2
 80011d8:	4413      	add	r3, r2
 80011da:	fa01 f303 	lsl.w	r3, r1, r3
 80011de:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 80011e0:	68fa      	ldr	r2, [r7, #12]
 80011e2:	68bb      	ldr	r3, [r7, #8]
 80011e4:	4313      	orrs	r3, r2
 80011e6:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	68fa      	ldr	r2, [r7, #12]
 80011ec:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80011ee:	bf00      	nop
 80011f0:	3714      	adds	r7, #20
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bc80      	pop	{r7}
 80011f6:	4770      	bx	lr

080011f8 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b083      	sub	sp, #12
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001204:	b29b      	uxth	r3, r3
}
 8001206:	4618      	mov	r0, r3
 8001208:	370c      	adds	r7, #12
 800120a:	46bd      	mov	sp, r7
 800120c:	bc80      	pop	{r7}
 800120e:	4770      	bx	lr

08001210 <ADC_TempSensorVrefintCmd>:
  * @param  NewState: new state of the temperature sensor.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	4603      	mov	r3, r0
 8001218:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800121a:	79fb      	ldrb	r3, [r7, #7]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d006      	beq.n	800122e <ADC_TempSensorVrefintCmd+0x1e>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8001220:	4a08      	ldr	r2, [pc, #32]	; (8001244 <ADC_TempSensorVrefintCmd+0x34>)
 8001222:	4b08      	ldr	r3, [pc, #32]	; (8001244 <ADC_TempSensorVrefintCmd+0x34>)
 8001224:	689b      	ldr	r3, [r3, #8]
 8001226:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800122a:	6093      	str	r3, [r2, #8]
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
  }
}
 800122c:	e005      	b.n	800123a <ADC_TempSensorVrefintCmd+0x2a>
    ADC1->CR2 &= CR2_TSVREFE_Reset;
 800122e:	4a05      	ldr	r2, [pc, #20]	; (8001244 <ADC_TempSensorVrefintCmd+0x34>)
 8001230:	4b04      	ldr	r3, [pc, #16]	; (8001244 <ADC_TempSensorVrefintCmd+0x34>)
 8001232:	689b      	ldr	r3, [r3, #8]
 8001234:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001238:	6093      	str	r3, [r2, #8]
}
 800123a:	bf00      	nop
 800123c:	370c      	adds	r7, #12
 800123e:	46bd      	mov	sp, r7
 8001240:	bc80      	pop	{r7}
 8001242:	4770      	bx	lr
 8001244:	40012400 	.word	0x40012400

08001248 <ADC_GetFlagStatus>:
  *     @arg ADC_FLAG_JSTRT: Start of injected group conversion flag
  *     @arg ADC_FLAG_STRT: Start of regular group conversion flag
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 8001248:	b480      	push	{r7}
 800124a:	b085      	sub	sp, #20
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	460b      	mov	r3, r1
 8001252:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 8001254:	2300      	movs	r3, #0
 8001256:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));
  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681a      	ldr	r2, [r3, #0]
 800125c:	78fb      	ldrb	r3, [r7, #3]
 800125e:	4013      	ands	r3, r2
 8001260:	2b00      	cmp	r3, #0
 8001262:	d002      	beq.n	800126a <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8001264:	2301      	movs	r3, #1
 8001266:	73fb      	strb	r3, [r7, #15]
 8001268:	e001      	b.n	800126e <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 800126a:	2300      	movs	r3, #0
 800126c:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 800126e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001270:	4618      	mov	r0, r3
 8001272:	3714      	adds	r7, #20
 8001274:	46bd      	mov	sp, r7
 8001276:	bc80      	pop	{r7}
 8001278:	4770      	bx	lr

0800127a <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800127a:	b480      	push	{r7}
 800127c:	b089      	sub	sp, #36	; 0x24
 800127e:	af00      	add	r7, sp, #0
 8001280:	6078      	str	r0, [r7, #4]
 8001282:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8001284:	2300      	movs	r3, #0
 8001286:	61fb      	str	r3, [r7, #28]
 8001288:	2300      	movs	r3, #0
 800128a:	613b      	str	r3, [r7, #16]
 800128c:	2300      	movs	r3, #0
 800128e:	61bb      	str	r3, [r7, #24]
 8001290:	2300      	movs	r3, #0
 8001292:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8001294:	2300      	movs	r3, #0
 8001296:	617b      	str	r3, [r7, #20]
 8001298:	2300      	movs	r3, #0
 800129a:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	78db      	ldrb	r3, [r3, #3]
 80012a0:	f003 030f 	and.w	r3, r3, #15
 80012a4:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	78db      	ldrb	r3, [r3, #3]
 80012aa:	f003 0310 	and.w	r3, r3, #16
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d005      	beq.n	80012be <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	789b      	ldrb	r3, [r3, #2]
 80012b6:	461a      	mov	r2, r3
 80012b8:	69fb      	ldr	r3, [r7, #28]
 80012ba:	4313      	orrs	r3, r2
 80012bc:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	881b      	ldrh	r3, [r3, #0]
 80012c2:	b2db      	uxtb	r3, r3
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d044      	beq.n	8001352 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80012ce:	2300      	movs	r3, #0
 80012d0:	61bb      	str	r3, [r7, #24]
 80012d2:	e038      	b.n	8001346 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 80012d4:	2201      	movs	r2, #1
 80012d6:	69bb      	ldr	r3, [r7, #24]
 80012d8:	fa02 f303 	lsl.w	r3, r2, r3
 80012dc:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	881b      	ldrh	r3, [r3, #0]
 80012e2:	461a      	mov	r2, r3
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	4013      	ands	r3, r2
 80012e8:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 80012ea:	693a      	ldr	r2, [r7, #16]
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	429a      	cmp	r2, r3
 80012f0:	d126      	bne.n	8001340 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 80012f2:	69bb      	ldr	r3, [r7, #24]
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80012f8:	220f      	movs	r2, #15
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001300:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	43db      	mvns	r3, r3
 8001306:	697a      	ldr	r2, [r7, #20]
 8001308:	4013      	ands	r3, r2
 800130a:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800130c:	69fa      	ldr	r2, [r7, #28]
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	fa02 f303 	lsl.w	r3, r2, r3
 8001314:	697a      	ldr	r2, [r7, #20]
 8001316:	4313      	orrs	r3, r2
 8001318:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	78db      	ldrb	r3, [r3, #3]
 800131e:	2b28      	cmp	r3, #40	; 0x28
 8001320:	d105      	bne.n	800132e <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8001322:	2201      	movs	r2, #1
 8001324:	69bb      	ldr	r3, [r7, #24]
 8001326:	409a      	lsls	r2, r3
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	615a      	str	r2, [r3, #20]
 800132c:	e008      	b.n	8001340 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	78db      	ldrb	r3, [r3, #3]
 8001332:	2b48      	cmp	r3, #72	; 0x48
 8001334:	d104      	bne.n	8001340 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8001336:	2201      	movs	r2, #1
 8001338:	69bb      	ldr	r3, [r7, #24]
 800133a:	409a      	lsls	r2, r3
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001340:	69bb      	ldr	r3, [r7, #24]
 8001342:	3301      	adds	r3, #1
 8001344:	61bb      	str	r3, [r7, #24]
 8001346:	69bb      	ldr	r3, [r7, #24]
 8001348:	2b07      	cmp	r3, #7
 800134a:	d9c3      	bls.n	80012d4 <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	697a      	ldr	r2, [r7, #20]
 8001350:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	881b      	ldrh	r3, [r3, #0]
 8001356:	2bff      	cmp	r3, #255	; 0xff
 8001358:	d946      	bls.n	80013e8 <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001360:	2300      	movs	r3, #0
 8001362:	61bb      	str	r3, [r7, #24]
 8001364:	e03a      	b.n	80013dc <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8001366:	69bb      	ldr	r3, [r7, #24]
 8001368:	3308      	adds	r3, #8
 800136a:	2201      	movs	r2, #1
 800136c:	fa02 f303 	lsl.w	r3, r2, r3
 8001370:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	881b      	ldrh	r3, [r3, #0]
 8001376:	461a      	mov	r2, r3
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	4013      	ands	r3, r2
 800137c:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 800137e:	693a      	ldr	r2, [r7, #16]
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	429a      	cmp	r2, r3
 8001384:	d127      	bne.n	80013d6 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8001386:	69bb      	ldr	r3, [r7, #24]
 8001388:	009b      	lsls	r3, r3, #2
 800138a:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800138c:	220f      	movs	r2, #15
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	fa02 f303 	lsl.w	r3, r2, r3
 8001394:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8001396:	68bb      	ldr	r3, [r7, #8]
 8001398:	43db      	mvns	r3, r3
 800139a:	697a      	ldr	r2, [r7, #20]
 800139c:	4013      	ands	r3, r2
 800139e:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80013a0:	69fa      	ldr	r2, [r7, #28]
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	fa02 f303 	lsl.w	r3, r2, r3
 80013a8:	697a      	ldr	r2, [r7, #20]
 80013aa:	4313      	orrs	r3, r2
 80013ac:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	78db      	ldrb	r3, [r3, #3]
 80013b2:	2b28      	cmp	r3, #40	; 0x28
 80013b4:	d105      	bne.n	80013c2 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 80013b6:	69bb      	ldr	r3, [r7, #24]
 80013b8:	3308      	adds	r3, #8
 80013ba:	2201      	movs	r2, #1
 80013bc:	409a      	lsls	r2, r3
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	78db      	ldrb	r3, [r3, #3]
 80013c6:	2b48      	cmp	r3, #72	; 0x48
 80013c8:	d105      	bne.n	80013d6 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 80013ca:	69bb      	ldr	r3, [r7, #24]
 80013cc:	3308      	adds	r3, #8
 80013ce:	2201      	movs	r2, #1
 80013d0:	409a      	lsls	r2, r3
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80013d6:	69bb      	ldr	r3, [r7, #24]
 80013d8:	3301      	adds	r3, #1
 80013da:	61bb      	str	r3, [r7, #24]
 80013dc:	69bb      	ldr	r3, [r7, #24]
 80013de:	2b07      	cmp	r3, #7
 80013e0:	d9c1      	bls.n	8001366 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	697a      	ldr	r2, [r7, #20]
 80013e6:	605a      	str	r2, [r3, #4]
  }
}
 80013e8:	bf00      	nop
 80013ea:	3724      	adds	r7, #36	; 0x24
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bc80      	pop	{r7}
 80013f0:	4770      	bx	lr
	...

080013f4 <RCC_ADCCLKConfig>:
  *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
  *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
  * @retval None
  */
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b085      	sub	sp, #20
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80013fc:	2300      	movs	r3, #0
 80013fe:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
 8001400:	4b09      	ldr	r3, [pc, #36]	; (8001428 <RCC_ADCCLKConfig+0x34>)
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	60fb      	str	r3, [r7, #12]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800140c:	60fb      	str	r3, [r7, #12]
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 800140e:	68fa      	ldr	r2, [r7, #12]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	4313      	orrs	r3, r2
 8001414:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001416:	4a04      	ldr	r2, [pc, #16]	; (8001428 <RCC_ADCCLKConfig+0x34>)
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	6053      	str	r3, [r2, #4]
}
 800141c:	bf00      	nop
 800141e:	3714      	adds	r7, #20
 8001420:	46bd      	mov	sp, r7
 8001422:	bc80      	pop	{r7}
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	40021000 	.word	0x40021000

0800142c <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 800142c:	b480      	push	{r7}
 800142e:	b087      	sub	sp, #28
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 8001434:	2300      	movs	r3, #0
 8001436:	617b      	str	r3, [r7, #20]
 8001438:	2300      	movs	r3, #0
 800143a:	613b      	str	r3, [r7, #16]
 800143c:	2300      	movs	r3, #0
 800143e:	60fb      	str	r3, [r7, #12]
 8001440:	2300      	movs	r3, #0
 8001442:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8001444:	4b4c      	ldr	r3, [pc, #304]	; (8001578 <RCC_GetClocksFreq+0x14c>)
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	f003 030c 	and.w	r3, r3, #12
 800144c:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	2b04      	cmp	r3, #4
 8001452:	d007      	beq.n	8001464 <RCC_GetClocksFreq+0x38>
 8001454:	2b08      	cmp	r3, #8
 8001456:	d009      	beq.n	800146c <RCC_GetClocksFreq+0x40>
 8001458:	2b00      	cmp	r3, #0
 800145a:	d133      	bne.n	80014c4 <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	4a47      	ldr	r2, [pc, #284]	; (800157c <RCC_GetClocksFreq+0x150>)
 8001460:	601a      	str	r2, [r3, #0]
      break;
 8001462:	e033      	b.n	80014cc <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	4a45      	ldr	r2, [pc, #276]	; (800157c <RCC_GetClocksFreq+0x150>)
 8001468:	601a      	str	r2, [r3, #0]
      break;
 800146a:	e02f      	b.n	80014cc <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 800146c:	4b42      	ldr	r3, [pc, #264]	; (8001578 <RCC_GetClocksFreq+0x14c>)
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001474:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8001476:	4b40      	ldr	r3, [pc, #256]	; (8001578 <RCC_GetClocksFreq+0x14c>)
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800147e:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	0c9b      	lsrs	r3, r3, #18
 8001484:	3302      	adds	r3, #2
 8001486:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d106      	bne.n	800149c <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	4a3b      	ldr	r2, [pc, #236]	; (8001580 <RCC_GetClocksFreq+0x154>)
 8001492:	fb02 f203 	mul.w	r2, r2, r3
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 800149a:	e017      	b.n	80014cc <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 800149c:	4b36      	ldr	r3, [pc, #216]	; (8001578 <RCC_GetClocksFreq+0x14c>)
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d006      	beq.n	80014b6 <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 80014a8:	693b      	ldr	r3, [r7, #16]
 80014aa:	4a35      	ldr	r2, [pc, #212]	; (8001580 <RCC_GetClocksFreq+0x154>)
 80014ac:	fb02 f203 	mul.w	r2, r2, r3
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	601a      	str	r2, [r3, #0]
      break;
 80014b4:	e00a      	b.n	80014cc <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	4a30      	ldr	r2, [pc, #192]	; (800157c <RCC_GetClocksFreq+0x150>)
 80014ba:	fb02 f203 	mul.w	r2, r2, r3
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	601a      	str	r2, [r3, #0]
      break;
 80014c2:	e003      	b.n	80014cc <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	4a2d      	ldr	r2, [pc, #180]	; (800157c <RCC_GetClocksFreq+0x150>)
 80014c8:	601a      	str	r2, [r3, #0]
      break;
 80014ca:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 80014cc:	4b2a      	ldr	r3, [pc, #168]	; (8001578 <RCC_GetClocksFreq+0x14c>)
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80014d4:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	091b      	lsrs	r3, r3, #4
 80014da:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80014dc:	4a29      	ldr	r2, [pc, #164]	; (8001584 <RCC_GetClocksFreq+0x158>)
 80014de:	697b      	ldr	r3, [r7, #20]
 80014e0:	4413      	add	r3, r2
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	40da      	lsrs	r2, r3
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 80014f4:	4b20      	ldr	r3, [pc, #128]	; (8001578 <RCC_GetClocksFreq+0x14c>)
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80014fc:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	0a1b      	lsrs	r3, r3, #8
 8001502:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8001504:	4a1f      	ldr	r2, [pc, #124]	; (8001584 <RCC_GetClocksFreq+0x158>)
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	4413      	add	r3, r2
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	b2db      	uxtb	r3, r3
 800150e:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	685a      	ldr	r2, [r3, #4]
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	40da      	lsrs	r2, r3
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 800151c:	4b16      	ldr	r3, [pc, #88]	; (8001578 <RCC_GetClocksFreq+0x14c>)
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001524:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	0adb      	lsrs	r3, r3, #11
 800152a:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 800152c:	4a15      	ldr	r2, [pc, #84]	; (8001584 <RCC_GetClocksFreq+0x158>)
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	4413      	add	r3, r2
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	b2db      	uxtb	r3, r3
 8001536:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	685a      	ldr	r2, [r3, #4]
 800153c:	68bb      	ldr	r3, [r7, #8]
 800153e:	40da      	lsrs	r2, r3
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8001544:	4b0c      	ldr	r3, [pc, #48]	; (8001578 <RCC_GetClocksFreq+0x14c>)
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800154c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 800154e:	697b      	ldr	r3, [r7, #20]
 8001550:	0b9b      	lsrs	r3, r3, #14
 8001552:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 8001554:	4a0c      	ldr	r2, [pc, #48]	; (8001588 <RCC_GetClocksFreq+0x15c>)
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	4413      	add	r3, r2
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	b2db      	uxtb	r3, r3
 800155e:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	68da      	ldr	r2, [r3, #12]
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	fbb2 f2f3 	udiv	r2, r2, r3
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	611a      	str	r2, [r3, #16]
}
 800156e:	bf00      	nop
 8001570:	371c      	adds	r7, #28
 8001572:	46bd      	mov	sp, r7
 8001574:	bc80      	pop	{r7}
 8001576:	4770      	bx	lr
 8001578:	40021000 	.word	0x40021000
 800157c:	007a1200 	.word	0x007a1200
 8001580:	003d0900 	.word	0x003d0900
 8001584:	20000000 	.word	0x20000000
 8001588:	20000010 	.word	0x20000010

0800158c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
 8001594:	460b      	mov	r3, r1
 8001596:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001598:	78fb      	ldrb	r3, [r7, #3]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d006      	beq.n	80015ac <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800159e:	4909      	ldr	r1, [pc, #36]	; (80015c4 <RCC_APB2PeriphClockCmd+0x38>)
 80015a0:	4b08      	ldr	r3, [pc, #32]	; (80015c4 <RCC_APB2PeriphClockCmd+0x38>)
 80015a2:	699a      	ldr	r2, [r3, #24]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	4313      	orrs	r3, r2
 80015a8:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80015aa:	e006      	b.n	80015ba <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80015ac:	4905      	ldr	r1, [pc, #20]	; (80015c4 <RCC_APB2PeriphClockCmd+0x38>)
 80015ae:	4b05      	ldr	r3, [pc, #20]	; (80015c4 <RCC_APB2PeriphClockCmd+0x38>)
 80015b0:	699a      	ldr	r2, [r3, #24]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	43db      	mvns	r3, r3
 80015b6:	4013      	ands	r3, r2
 80015b8:	618b      	str	r3, [r1, #24]
}
 80015ba:	bf00      	nop
 80015bc:	370c      	adds	r7, #12
 80015be:	46bd      	mov	sp, r7
 80015c0:	bc80      	pop	{r7}
 80015c2:	4770      	bx	lr
 80015c4:	40021000 	.word	0x40021000

080015c8 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	460b      	mov	r3, r1
 80015d2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80015d4:	78fb      	ldrb	r3, [r7, #3]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d006      	beq.n	80015e8 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80015da:	4909      	ldr	r1, [pc, #36]	; (8001600 <RCC_APB1PeriphClockCmd+0x38>)
 80015dc:	4b08      	ldr	r3, [pc, #32]	; (8001600 <RCC_APB1PeriphClockCmd+0x38>)
 80015de:	69da      	ldr	r2, [r3, #28]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	4313      	orrs	r3, r2
 80015e4:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80015e6:	e006      	b.n	80015f6 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80015e8:	4905      	ldr	r1, [pc, #20]	; (8001600 <RCC_APB1PeriphClockCmd+0x38>)
 80015ea:	4b05      	ldr	r3, [pc, #20]	; (8001600 <RCC_APB1PeriphClockCmd+0x38>)
 80015ec:	69da      	ldr	r2, [r3, #28]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	43db      	mvns	r3, r3
 80015f2:	4013      	ands	r3, r2
 80015f4:	61cb      	str	r3, [r1, #28]
}
 80015f6:	bf00      	nop
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bc80      	pop	{r7}
 80015fe:	4770      	bx	lr
 8001600:	40021000 	.word	0x40021000

08001604 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001604:	b480      	push	{r7}
 8001606:	b085      	sub	sp, #20
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
 800160c:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 800160e:	2300      	movs	r3, #0
 8001610:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	881b      	ldrh	r3, [r3, #0]
 8001616:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	4a2e      	ldr	r2, [pc, #184]	; (80016d4 <TIM_TimeBaseInit+0xd0>)
 800161c:	4293      	cmp	r3, r2
 800161e:	d013      	beq.n	8001648 <TIM_TimeBaseInit+0x44>
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	4a2d      	ldr	r2, [pc, #180]	; (80016d8 <TIM_TimeBaseInit+0xd4>)
 8001624:	4293      	cmp	r3, r2
 8001626:	d00f      	beq.n	8001648 <TIM_TimeBaseInit+0x44>
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800162e:	d00b      	beq.n	8001648 <TIM_TimeBaseInit+0x44>
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	4a2a      	ldr	r2, [pc, #168]	; (80016dc <TIM_TimeBaseInit+0xd8>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d007      	beq.n	8001648 <TIM_TimeBaseInit+0x44>
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	4a29      	ldr	r2, [pc, #164]	; (80016e0 <TIM_TimeBaseInit+0xdc>)
 800163c:	4293      	cmp	r3, r2
 800163e:	d003      	beq.n	8001648 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	4a28      	ldr	r2, [pc, #160]	; (80016e4 <TIM_TimeBaseInit+0xe0>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d108      	bne.n	800165a <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 8001648:	89fb      	ldrh	r3, [r7, #14]
 800164a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800164e:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	885a      	ldrh	r2, [r3, #2]
 8001654:	89fb      	ldrh	r3, [r7, #14]
 8001656:	4313      	orrs	r3, r2
 8001658:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	4a22      	ldr	r2, [pc, #136]	; (80016e8 <TIM_TimeBaseInit+0xe4>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d00c      	beq.n	800167c <TIM_TimeBaseInit+0x78>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	4a21      	ldr	r2, [pc, #132]	; (80016ec <TIM_TimeBaseInit+0xe8>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d008      	beq.n	800167c <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 800166a:	89fb      	ldrh	r3, [r7, #14]
 800166c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001670:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	88da      	ldrh	r2, [r3, #6]
 8001676:	89fb      	ldrh	r3, [r7, #14]
 8001678:	4313      	orrs	r3, r2
 800167a:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	89fa      	ldrh	r2, [r7, #14]
 8001680:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	889a      	ldrh	r2, [r3, #4]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	881a      	ldrh	r2, [r3, #0]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4a0f      	ldr	r2, [pc, #60]	; (80016d4 <TIM_TimeBaseInit+0xd0>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d00f      	beq.n	80016ba <TIM_TimeBaseInit+0xb6>
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	4a0e      	ldr	r2, [pc, #56]	; (80016d8 <TIM_TimeBaseInit+0xd4>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d00b      	beq.n	80016ba <TIM_TimeBaseInit+0xb6>
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	4a12      	ldr	r2, [pc, #72]	; (80016f0 <TIM_TimeBaseInit+0xec>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d007      	beq.n	80016ba <TIM_TimeBaseInit+0xb6>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	4a11      	ldr	r2, [pc, #68]	; (80016f4 <TIM_TimeBaseInit+0xf0>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d003      	beq.n	80016ba <TIM_TimeBaseInit+0xb6>
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	4a10      	ldr	r2, [pc, #64]	; (80016f8 <TIM_TimeBaseInit+0xf4>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d104      	bne.n	80016c4 <TIM_TimeBaseInit+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	7a1b      	ldrb	r3, [r3, #8]
 80016be:	b29a      	uxth	r2, r3
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2201      	movs	r2, #1
 80016c8:	829a      	strh	r2, [r3, #20]
}
 80016ca:	bf00      	nop
 80016cc:	3714      	adds	r7, #20
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bc80      	pop	{r7}
 80016d2:	4770      	bx	lr
 80016d4:	40012c00 	.word	0x40012c00
 80016d8:	40013400 	.word	0x40013400
 80016dc:	40000400 	.word	0x40000400
 80016e0:	40000800 	.word	0x40000800
 80016e4:	40000c00 	.word	0x40000c00
 80016e8:	40001000 	.word	0x40001000
 80016ec:	40001400 	.word	0x40001400
 80016f0:	40014000 	.word	0x40014000
 80016f4:	40014400 	.word	0x40014400
 80016f8:	40014800 	.word	0x40014800

080016fc <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b083      	sub	sp, #12
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
 8001704:	460b      	mov	r3, r1
 8001706:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001708:	78fb      	ldrb	r3, [r7, #3]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d008      	beq.n	8001720 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	881b      	ldrh	r3, [r3, #0]
 8001712:	b29b      	uxth	r3, r3
 8001714:	f043 0301 	orr.w	r3, r3, #1
 8001718:	b29a      	uxth	r2, r3
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 800171e:	e007      	b.n	8001730 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	881b      	ldrh	r3, [r3, #0]
 8001724:	b29b      	uxth	r3, r3
 8001726:	f023 0301 	bic.w	r3, r3, #1
 800172a:	b29a      	uxth	r2, r3
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	801a      	strh	r2, [r3, #0]
}
 8001730:	bf00      	nop
 8001732:	370c      	adds	r7, #12
 8001734:	46bd      	mov	sp, r7
 8001736:	bc80      	pop	{r7}
 8001738:	4770      	bx	lr

0800173a <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 800173a:	b480      	push	{r7}
 800173c:	b083      	sub	sp, #12
 800173e:	af00      	add	r7, sp, #0
 8001740:	6078      	str	r0, [r7, #4]
 8001742:	460b      	mov	r3, r1
 8001744:	807b      	strh	r3, [r7, #2]
 8001746:	4613      	mov	r3, r2
 8001748:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800174a:	787b      	ldrb	r3, [r7, #1]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d008      	beq.n	8001762 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	899b      	ldrh	r3, [r3, #12]
 8001754:	b29a      	uxth	r2, r3
 8001756:	887b      	ldrh	r3, [r7, #2]
 8001758:	4313      	orrs	r3, r2
 800175a:	b29a      	uxth	r2, r3
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8001760:	e009      	b.n	8001776 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	899b      	ldrh	r3, [r3, #12]
 8001766:	b29a      	uxth	r2, r3
 8001768:	887b      	ldrh	r3, [r7, #2]
 800176a:	43db      	mvns	r3, r3
 800176c:	b29b      	uxth	r3, r3
 800176e:	4013      	ands	r3, r2
 8001770:	b29a      	uxth	r2, r3
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	819a      	strh	r2, [r3, #12]
}
 8001776:	bf00      	nop
 8001778:	370c      	adds	r7, #12
 800177a:	46bd      	mov	sp, r7
 800177c:	bc80      	pop	{r7}
 800177e:	4770      	bx	lr

08001780 <TIM_ClearITPendingBit>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001780:	b480      	push	{r7}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
 8001788:	460b      	mov	r3, r1
 800178a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 800178c:	887b      	ldrh	r3, [r7, #2]
 800178e:	43db      	mvns	r3, r3
 8001790:	b29a      	uxth	r2, r3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	821a      	strh	r2, [r3, #16]
}
 8001796:	bf00      	nop
 8001798:	370c      	adds	r7, #12
 800179a:	46bd      	mov	sp, r7
 800179c:	bc80      	pop	{r7}
 800179e:	4770      	bx	lr

080017a0 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b08c      	sub	sp, #48	; 0x30
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 80017aa:	2300      	movs	r3, #0
 80017ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017ae:	2300      	movs	r3, #0
 80017b0:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 80017b2:	2300      	movs	r3, #0
 80017b4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 80017b6:	2300      	movs	r3, #0
 80017b8:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 80017ba:	2300      	movs	r3, #0
 80017bc:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	8a1b      	ldrh	r3, [r3, #16]
 80017c6:	b29b      	uxth	r3, r3
 80017c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 80017ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80017cc:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 80017d0:	4013      	ands	r3, r2
 80017d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	88db      	ldrh	r3, [r3, #6]
 80017d8:	461a      	mov	r2, r3
 80017da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017dc:	4313      	orrs	r3, r2
 80017de:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80017e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017e2:	b29a      	uxth	r2, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	899b      	ldrh	r3, [r3, #12]
 80017ec:	b29b      	uxth	r3, r3
 80017ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80017f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80017f2:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 80017f6:	4013      	ands	r3, r2
 80017f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	889a      	ldrh	r2, [r3, #4]
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	891b      	ldrh	r3, [r3, #8]
 8001802:	4313      	orrs	r3, r2
 8001804:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800180a:	4313      	orrs	r3, r2
 800180c:	b29b      	uxth	r3, r3
 800180e:	461a      	mov	r2, r3
 8001810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001812:	4313      	orrs	r3, r2
 8001814:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8001816:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001818:	b29a      	uxth	r2, r3
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	8a9b      	ldrh	r3, [r3, #20]
 8001822:	b29b      	uxth	r3, r3
 8001824:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8001826:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001828:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 800182c:	4013      	ands	r3, r2
 800182e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	899b      	ldrh	r3, [r3, #12]
 8001834:	461a      	mov	r2, r3
 8001836:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001838:	4313      	orrs	r3, r2
 800183a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 800183c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800183e:	b29a      	uxth	r2, r3
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001844:	f107 0308 	add.w	r3, r7, #8
 8001848:	4618      	mov	r0, r3
 800184a:	f7ff fdef 	bl	800142c <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 800184e:	69fb      	ldr	r3, [r7, #28]
 8001850:	4a2e      	ldr	r2, [pc, #184]	; (800190c <USART_Init+0x16c>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d102      	bne.n	800185c <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	62bb      	str	r3, [r7, #40]	; 0x28
 800185a:	e001      	b.n	8001860 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	899b      	ldrh	r3, [r3, #12]
 8001864:	b29b      	uxth	r3, r3
 8001866:	b21b      	sxth	r3, r3
 8001868:	2b00      	cmp	r3, #0
 800186a:	da0c      	bge.n	8001886 <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 800186c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800186e:	4613      	mov	r3, r2
 8001870:	009b      	lsls	r3, r3, #2
 8001872:	4413      	add	r3, r2
 8001874:	009a      	lsls	r2, r3, #2
 8001876:	441a      	add	r2, r3
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	005b      	lsls	r3, r3, #1
 800187e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001882:	627b      	str	r3, [r7, #36]	; 0x24
 8001884:	e00b      	b.n	800189e <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001886:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001888:	4613      	mov	r3, r2
 800188a:	009b      	lsls	r3, r3, #2
 800188c:	4413      	add	r3, r2
 800188e:	009a      	lsls	r2, r3, #2
 8001890:	441a      	add	r2, r3
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	fbb2 f3f3 	udiv	r3, r2, r3
 800189c:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 800189e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a0:	4a1b      	ldr	r2, [pc, #108]	; (8001910 <USART_Init+0x170>)
 80018a2:	fba2 2303 	umull	r2, r3, r2, r3
 80018a6:	095b      	lsrs	r3, r3, #5
 80018a8:	011b      	lsls	r3, r3, #4
 80018aa:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 80018ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018ae:	091b      	lsrs	r3, r3, #4
 80018b0:	2264      	movs	r2, #100	; 0x64
 80018b2:	fb02 f303 	mul.w	r3, r2, r3
 80018b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	899b      	ldrh	r3, [r3, #12]
 80018c0:	b29b      	uxth	r3, r3
 80018c2:	b21b      	sxth	r3, r3
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	da0c      	bge.n	80018e2 <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80018c8:	6a3b      	ldr	r3, [r7, #32]
 80018ca:	00db      	lsls	r3, r3, #3
 80018cc:	3332      	adds	r3, #50	; 0x32
 80018ce:	4a10      	ldr	r2, [pc, #64]	; (8001910 <USART_Init+0x170>)
 80018d0:	fba2 2303 	umull	r2, r3, r2, r3
 80018d4:	095b      	lsrs	r3, r3, #5
 80018d6:	f003 0307 	and.w	r3, r3, #7
 80018da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80018dc:	4313      	orrs	r3, r2
 80018de:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018e0:	e00b      	b.n	80018fa <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80018e2:	6a3b      	ldr	r3, [r7, #32]
 80018e4:	011b      	lsls	r3, r3, #4
 80018e6:	3332      	adds	r3, #50	; 0x32
 80018e8:	4a09      	ldr	r2, [pc, #36]	; (8001910 <USART_Init+0x170>)
 80018ea:	fba2 2303 	umull	r2, r3, r2, r3
 80018ee:	095b      	lsrs	r3, r3, #5
 80018f0:	f003 030f 	and.w	r3, r3, #15
 80018f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80018f6:	4313      	orrs	r3, r2
 80018f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 80018fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018fc:	b29a      	uxth	r2, r3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	811a      	strh	r2, [r3, #8]
}
 8001902:	bf00      	nop
 8001904:	3730      	adds	r7, #48	; 0x30
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	40013800 	.word	0x40013800
 8001910:	51eb851f 	.word	0x51eb851f

08001914 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
 800191c:	460b      	mov	r3, r1
 800191e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001920:	78fb      	ldrb	r3, [r7, #3]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d008      	beq.n	8001938 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	899b      	ldrh	r3, [r3, #12]
 800192a:	b29b      	uxth	r3, r3
 800192c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001930:	b29a      	uxth	r2, r3
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 8001936:	e007      	b.n	8001948 <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	899b      	ldrh	r3, [r3, #12]
 800193c:	b29b      	uxth	r3, r3
 800193e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001942:	b29a      	uxth	r2, r3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	819a      	strh	r2, [r3, #12]
}
 8001948:	bf00      	nop
 800194a:	370c      	adds	r7, #12
 800194c:	46bd      	mov	sp, r7
 800194e:	bc80      	pop	{r7}
 8001950:	4770      	bx	lr

08001952 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001952:	b480      	push	{r7}
 8001954:	b083      	sub	sp, #12
 8001956:	af00      	add	r7, sp, #0
 8001958:	6078      	str	r0, [r7, #4]
 800195a:	460b      	mov	r3, r1
 800195c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 800195e:	887b      	ldrh	r3, [r7, #2]
 8001960:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001964:	b29a      	uxth	r2, r3
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	809a      	strh	r2, [r3, #4]
}
 800196a:	bf00      	nop
 800196c:	370c      	adds	r7, #12
 800196e:	46bd      	mov	sp, r7
 8001970:	bc80      	pop	{r7}
 8001972:	4770      	bx	lr

08001974 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001974:	b480      	push	{r7}
 8001976:	b085      	sub	sp, #20
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	460b      	mov	r3, r1
 800197e:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001980:	2300      	movs	r3, #0
 8001982:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	881b      	ldrh	r3, [r3, #0]
 8001988:	b29a      	uxth	r2, r3
 800198a:	887b      	ldrh	r3, [r7, #2]
 800198c:	4013      	ands	r3, r2
 800198e:	b29b      	uxth	r3, r3
 8001990:	2b00      	cmp	r3, #0
 8001992:	d002      	beq.n	800199a <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8001994:	2301      	movs	r3, #1
 8001996:	73fb      	strb	r3, [r7, #15]
 8001998:	e001      	b.n	800199e <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 800199a:	2300      	movs	r3, #0
 800199c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800199e:	7bfb      	ldrb	r3, [r7, #15]
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3714      	adds	r7, #20
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bc80      	pop	{r7}
 80019a8:	4770      	bx	lr
	...

080019ac <Conf_GPIO>:
#include "conf_gpio.h"

void Conf_GPIO(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 80019b2:	2101      	movs	r1, #1
 80019b4:	2004      	movs	r0, #4
 80019b6:	f7ff fde9 	bl	800158c <RCC_APB2PeriphClockCmd>

  GPIO_InitTypeDef gpio_structA;
  gpio_structA.GPIO_Mode = GPIO_Mode_AIN;
 80019ba:	2300      	movs	r3, #0
 80019bc:	71fb      	strb	r3, [r7, #7]
  gpio_structA.GPIO_Speed = GPIO_Speed_2MHz;
 80019be:	2302      	movs	r3, #2
 80019c0:	71bb      	strb	r3, [r7, #6]
  gpio_structA.GPIO_Pin = GPIO_Pin_1;
 80019c2:	2302      	movs	r3, #2
 80019c4:	80bb      	strh	r3, [r7, #4]
  GPIO_Init(GPIOA, &gpio_structA);
 80019c6:	1d3b      	adds	r3, r7, #4
 80019c8:	4619      	mov	r1, r3
 80019ca:	4810      	ldr	r0, [pc, #64]	; (8001a0c <Conf_GPIO+0x60>)
 80019cc:	f7ff fc55 	bl	800127a <GPIO_Init>

  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 80019d0:	2101      	movs	r1, #1
 80019d2:	2008      	movs	r0, #8
 80019d4:	f7ff fdda 	bl	800158c <RCC_APB2PeriphClockCmd>

  GPIO_InitTypeDef gpio_structB;
  gpio_structB.GPIO_Mode = GPIO_Mode_AF_PP;
 80019d8:	2318      	movs	r3, #24
 80019da:	70fb      	strb	r3, [r7, #3]
  gpio_structB.GPIO_Pin = GPIO_Pin_10;
 80019dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019e0:	803b      	strh	r3, [r7, #0]
  gpio_structB.GPIO_Speed = GPIO_Speed_2MHz;
 80019e2:	2302      	movs	r3, #2
 80019e4:	70bb      	strb	r3, [r7, #2]
  GPIO_Init(GPIOB, &gpio_structB);
 80019e6:	463b      	mov	r3, r7
 80019e8:	4619      	mov	r1, r3
 80019ea:	4809      	ldr	r0, [pc, #36]	; (8001a10 <Conf_GPIO+0x64>)
 80019ec:	f7ff fc45 	bl	800127a <GPIO_Init>

  gpio_structB.GPIO_Mode = GPIO_Mode_IPU;
 80019f0:	2348      	movs	r3, #72	; 0x48
 80019f2:	70fb      	strb	r3, [r7, #3]
  gpio_structB.GPIO_Pin = GPIO_Pin_11;
 80019f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80019f8:	803b      	strh	r3, [r7, #0]
  GPIO_Init(GPIOB, &gpio_structB);
 80019fa:	463b      	mov	r3, r7
 80019fc:	4619      	mov	r1, r3
 80019fe:	4804      	ldr	r0, [pc, #16]	; (8001a10 <Conf_GPIO+0x64>)
 8001a00:	f7ff fc3b 	bl	800127a <GPIO_Init>
}
 8001a04:	bf00      	nop
 8001a06:	3708      	adds	r7, #8
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	40010800 	.word	0x40010800
 8001a10:	40010c00 	.word	0x40010c00

08001a14 <TIM3_Delay>:
#include "delay.h"

volatile uint32_t contador_ms = 0;

void TIM3_Delay(uint32_t tempo)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  TIM_Cmd(TIM3, ENABLE);
 8001a1c:	2101      	movs	r1, #1
 8001a1e:	480a      	ldr	r0, [pc, #40]	; (8001a48 <TIM3_Delay+0x34>)
 8001a20:	f7ff fe6c 	bl	80016fc <TIM_Cmd>

  while(tempo != contador_ms);
 8001a24:	bf00      	nop
 8001a26:	4b09      	ldr	r3, [pc, #36]	; (8001a4c <TIM3_Delay+0x38>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	687a      	ldr	r2, [r7, #4]
 8001a2c:	429a      	cmp	r2, r3
 8001a2e:	d1fa      	bne.n	8001a26 <TIM3_Delay+0x12>

  contador_ms = 0;
 8001a30:	4b06      	ldr	r3, [pc, #24]	; (8001a4c <TIM3_Delay+0x38>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	601a      	str	r2, [r3, #0]

  TIM_Cmd(TIM3, DISABLE);
 8001a36:	2100      	movs	r1, #0
 8001a38:	4803      	ldr	r0, [pc, #12]	; (8001a48 <TIM3_Delay+0x34>)
 8001a3a:	f7ff fe5f 	bl	80016fc <TIM_Cmd>
}
 8001a3e:	bf00      	nop
 8001a40:	3708      	adds	r7, #8
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	40000400 	.word	0x40000400
 8001a4c:	200006a0 	.word	0x200006a0

08001a50 <Conf_TIM3>:

void Conf_TIM3(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b084      	sub	sp, #16
 8001a54:	af00      	add	r7, sp, #0
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8001a56:	2101      	movs	r1, #1
 8001a58:	2002      	movs	r0, #2
 8001a5a:	f7ff fdb5 	bl	80015c8 <RCC_APB1PeriphClockCmd>

  TIM_TimeBaseInitTypeDef tim_struct;
  tim_struct.TIM_Prescaler = 72-1;
 8001a5e:	2347      	movs	r3, #71	; 0x47
 8001a60:	80bb      	strh	r3, [r7, #4]
  tim_struct.TIM_Period = 1000-1;
 8001a62:	f240 33e7 	movw	r3, #999	; 0x3e7
 8001a66:	813b      	strh	r3, [r7, #8]
  tim_struct.TIM_CounterMode =  TIM_CounterMode_Up;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	80fb      	strh	r3, [r7, #6]
  tim_struct.TIM_ClockDivision = 0;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	817b      	strh	r3, [r7, #10]
  tim_struct.TIM_RepetitionCounter = 0;
 8001a70:	2300      	movs	r3, #0
 8001a72:	733b      	strb	r3, [r7, #12]
  TIM_TimeBaseInit(TIM3, &tim_struct);
 8001a74:	1d3b      	adds	r3, r7, #4
 8001a76:	4619      	mov	r1, r3
 8001a78:	480b      	ldr	r0, [pc, #44]	; (8001aa8 <Conf_TIM3+0x58>)
 8001a7a:	f7ff fdc3 	bl	8001604 <TIM_TimeBaseInit>

  TIM_ITConfig(TIM3, TIM_IT_Update, ENABLE);
 8001a7e:	2201      	movs	r2, #1
 8001a80:	2101      	movs	r1, #1
 8001a82:	4809      	ldr	r0, [pc, #36]	; (8001aa8 <Conf_TIM3+0x58>)
 8001a84:	f7ff fe59 	bl	800173a <TIM_ITConfig>

  NVIC_InitTypeDef nvic_struct;
  nvic_struct.NVIC_IRQChannel = TIM3_IRQn;
 8001a88:	231d      	movs	r3, #29
 8001a8a:	703b      	strb	r3, [r7, #0]
  nvic_struct.NVIC_IRQChannelCmd = ENABLE;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	70fb      	strb	r3, [r7, #3]
  nvic_struct.NVIC_IRQChannelPreemptionPriority = 0;
 8001a90:	2300      	movs	r3, #0
 8001a92:	707b      	strb	r3, [r7, #1]
  nvic_struct.NVIC_IRQChannelSubPriority = 0;
 8001a94:	2300      	movs	r3, #0
 8001a96:	70bb      	strb	r3, [r7, #2]
  NVIC_Init(&nvic_struct);
 8001a98:	463b      	mov	r3, r7
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f7ff f9c8 	bl	8000e30 <NVIC_Init>
}
 8001aa0:	bf00      	nop
 8001aa2:	3710      	adds	r7, #16
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	40000400 	.word	0x40000400
 8001aac:	00000000 	.word	0x00000000

08001ab0 <main>:

#define V_25 1.43
#define Avg_Slope 0.0043

int main(void)
{
 8001ab0:	b590      	push	{r4, r7, lr}
 8001ab2:	b099      	sub	sp, #100	; 0x64
 8001ab4:	af00      	add	r7, sp, #0
  char aux[50];
  float temperatura;

  Conf_GPIO();
 8001ab6:	f7ff ff79 	bl	80019ac <Conf_GPIO>
  Conf_TIM2();
 8001aba:	f000 f91f 	bl	8001cfc <Conf_TIM2>
  Conf_TIM3();
 8001abe:	f7ff ffc7 	bl	8001a50 <Conf_TIM3>
  Conf_NVIC();
 8001ac2:	f000 f948 	bl	8001d56 <Conf_NVIC>
  Conf_ADC();
 8001ac6:	f000 f8d3 	bl	8001c70 <Conf_ADC>
  Conf_USART3();
 8001aca:	f000 f97d 	bl	8001dc8 <Conf_USART3>
  char aux1[20];
  char aux2[20];

  while(1)
  {
    switch (estado)
 8001ace:	4b62      	ldr	r3, [pc, #392]	; (8001c58 <main+0x1a8>)
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	2b01      	cmp	r3, #1
 8001ad6:	d017      	beq.n	8001b08 <main+0x58>
 8001ad8:	2b02      	cmp	r3, #2
 8001ada:	d065      	beq.n	8001ba8 <main+0xf8>
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d000      	beq.n	8001ae2 <main+0x32>
      Print_USART3(aux1);
      TIM3_Delay(1);
      estado = wait_convertion;
      break;
    default:
      break;
 8001ae0:	e0a6      	b.n	8001c30 <main+0x180>
      if (ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC)) {//se acabou a converso
 8001ae2:	2102      	movs	r1, #2
 8001ae4:	485d      	ldr	r0, [pc, #372]	; (8001c5c <main+0x1ac>)
 8001ae6:	f7ff fbaf 	bl	8001248 <ADC_GetFlagStatus>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	f000 809e 	beq.w	8001c2e <main+0x17e>
        ADC_DADO = ADC_GetConversionValue (ADC1);//atribui o valor convertido do ADC1 ao ADC_DADO
 8001af2:	485a      	ldr	r0, [pc, #360]	; (8001c5c <main+0x1ac>)
 8001af4:	f7ff fb80 	bl	80011f8 <ADC_GetConversionValue>
 8001af8:	4603      	mov	r3, r0
 8001afa:	461a      	mov	r2, r3
 8001afc:	4b58      	ldr	r3, [pc, #352]	; (8001c60 <main+0x1b0>)
 8001afe:	801a      	strh	r2, [r3, #0]
        estado = data_ready;
 8001b00:	4b55      	ldr	r3, [pc, #340]	; (8001c58 <main+0x1a8>)
 8001b02:	2201      	movs	r2, #1
 8001b04:	701a      	strb	r2, [r3, #0]
      break;
 8001b06:	e092      	b.n	8001c2e <main+0x17e>
      temperatura = (V_25 - ADC_DADO*3.3/4095)/Avg_Slope + 25;
 8001b08:	4b55      	ldr	r3, [pc, #340]	; (8001c60 <main+0x1b0>)
 8001b0a:	881b      	ldrh	r3, [r3, #0]
 8001b0c:	b29b      	uxth	r3, r3
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7fe fc78 	bl	8000404 <__aeabi_i2d>
 8001b14:	a348      	add	r3, pc, #288	; (adr r3, 8001c38 <main+0x188>)
 8001b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b1a:	f7fe fcd9 	bl	80004d0 <__aeabi_dmul>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	460c      	mov	r4, r1
 8001b22:	4618      	mov	r0, r3
 8001b24:	4621      	mov	r1, r4
 8001b26:	a346      	add	r3, pc, #280	; (adr r3, 8001c40 <main+0x190>)
 8001b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b2c:	f7fe fdfa 	bl	8000724 <__aeabi_ddiv>
 8001b30:	4603      	mov	r3, r0
 8001b32:	460c      	mov	r4, r1
 8001b34:	461a      	mov	r2, r3
 8001b36:	4623      	mov	r3, r4
 8001b38:	a143      	add	r1, pc, #268	; (adr r1, 8001c48 <main+0x198>)
 8001b3a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001b3e:	f7fe fb13 	bl	8000168 <__aeabi_dsub>
 8001b42:	4603      	mov	r3, r0
 8001b44:	460c      	mov	r4, r1
 8001b46:	4618      	mov	r0, r3
 8001b48:	4621      	mov	r1, r4
 8001b4a:	a341      	add	r3, pc, #260	; (adr r3, 8001c50 <main+0x1a0>)
 8001b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b50:	f7fe fde8 	bl	8000724 <__aeabi_ddiv>
 8001b54:	4603      	mov	r3, r0
 8001b56:	460c      	mov	r4, r1
 8001b58:	4618      	mov	r0, r3
 8001b5a:	4621      	mov	r1, r4
 8001b5c:	f04f 0200 	mov.w	r2, #0
 8001b60:	4b40      	ldr	r3, [pc, #256]	; (8001c64 <main+0x1b4>)
 8001b62:	f7fe fb03 	bl	800016c <__adddf3>
 8001b66:	4603      	mov	r3, r0
 8001b68:	460c      	mov	r4, r1
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	4621      	mov	r1, r4
 8001b6e:	f7fe ff87 	bl	8000a80 <__aeabi_d2f>
 8001b72:	4603      	mov	r3, r0
 8001b74:	65fb      	str	r3, [r7, #92]	; 0x5c
      sprintf(aux1, "temperatura: %.2f", temperatura);
 8001b76:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8001b78:	f7fe fc56 	bl	8000428 <__aeabi_f2d>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	460c      	mov	r4, r1
 8001b80:	f107 0014 	add.w	r0, r7, #20
 8001b84:	461a      	mov	r2, r3
 8001b86:	4623      	mov	r3, r4
 8001b88:	4937      	ldr	r1, [pc, #220]	; (8001c68 <main+0x1b8>)
 8001b8a:	f000 fa89 	bl	80020a0 <sprintf>
      sprintf(aux2, "ADC: %d", ADC_DADO);
 8001b8e:	4b34      	ldr	r3, [pc, #208]	; (8001c60 <main+0x1b0>)
 8001b90:	881b      	ldrh	r3, [r3, #0]
 8001b92:	b29b      	uxth	r3, r3
 8001b94:	461a      	mov	r2, r3
 8001b96:	463b      	mov	r3, r7
 8001b98:	4934      	ldr	r1, [pc, #208]	; (8001c6c <main+0x1bc>)
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f000 fa80 	bl	80020a0 <sprintf>
      estado = print;
 8001ba0:	4b2d      	ldr	r3, [pc, #180]	; (8001c58 <main+0x1a8>)
 8001ba2:	2202      	movs	r2, #2
 8001ba4:	701a      	strb	r2, [r3, #0]
      break;
 8001ba6:	e043      	b.n	8001c30 <main+0x180>
      temperatura = (V_25 - ADC_DADO*3.3/4095)/Avg_Slope + 25;
 8001ba8:	4b2d      	ldr	r3, [pc, #180]	; (8001c60 <main+0x1b0>)
 8001baa:	881b      	ldrh	r3, [r3, #0]
 8001bac:	b29b      	uxth	r3, r3
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7fe fc28 	bl	8000404 <__aeabi_i2d>
 8001bb4:	a320      	add	r3, pc, #128	; (adr r3, 8001c38 <main+0x188>)
 8001bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bba:	f7fe fc89 	bl	80004d0 <__aeabi_dmul>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	460c      	mov	r4, r1
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	4621      	mov	r1, r4
 8001bc6:	a31e      	add	r3, pc, #120	; (adr r3, 8001c40 <main+0x190>)
 8001bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bcc:	f7fe fdaa 	bl	8000724 <__aeabi_ddiv>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	460c      	mov	r4, r1
 8001bd4:	461a      	mov	r2, r3
 8001bd6:	4623      	mov	r3, r4
 8001bd8:	a11b      	add	r1, pc, #108	; (adr r1, 8001c48 <main+0x198>)
 8001bda:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001bde:	f7fe fac3 	bl	8000168 <__aeabi_dsub>
 8001be2:	4603      	mov	r3, r0
 8001be4:	460c      	mov	r4, r1
 8001be6:	4618      	mov	r0, r3
 8001be8:	4621      	mov	r1, r4
 8001bea:	a319      	add	r3, pc, #100	; (adr r3, 8001c50 <main+0x1a0>)
 8001bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bf0:	f7fe fd98 	bl	8000724 <__aeabi_ddiv>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	460c      	mov	r4, r1
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	4621      	mov	r1, r4
 8001bfc:	f04f 0200 	mov.w	r2, #0
 8001c00:	4b18      	ldr	r3, [pc, #96]	; (8001c64 <main+0x1b4>)
 8001c02:	f7fe fab3 	bl	800016c <__adddf3>
 8001c06:	4603      	mov	r3, r0
 8001c08:	460c      	mov	r4, r1
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	4621      	mov	r1, r4
 8001c0e:	f7fe ff37 	bl	8000a80 <__aeabi_d2f>
 8001c12:	4603      	mov	r3, r0
 8001c14:	65fb      	str	r3, [r7, #92]	; 0x5c
      Print_USART3(aux1);
 8001c16:	f107 0314 	add.w	r3, r7, #20
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f000 f8b4 	bl	8001d88 <Print_USART3>
      TIM3_Delay(1);
 8001c20:	2001      	movs	r0, #1
 8001c22:	f7ff fef7 	bl	8001a14 <TIM3_Delay>
      estado = wait_convertion;
 8001c26:	4b0c      	ldr	r3, [pc, #48]	; (8001c58 <main+0x1a8>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	701a      	strb	r2, [r3, #0]
      break;
 8001c2c:	e000      	b.n	8001c30 <main+0x180>
      break;
 8001c2e:	bf00      	nop
    switch (estado)
 8001c30:	e74d      	b.n	8001ace <main+0x1e>
 8001c32:	bf00      	nop
 8001c34:	f3af 8000 	nop.w
 8001c38:	66666666 	.word	0x66666666
 8001c3c:	400a6666 	.word	0x400a6666
 8001c40:	00000000 	.word	0x00000000
 8001c44:	40affe00 	.word	0x40affe00
 8001c48:	ae147ae1 	.word	0xae147ae1
 8001c4c:	3ff6e147 	.word	0x3ff6e147
 8001c50:	75f6fd22 	.word	0x75f6fd22
 8001c54:	3f719ce0 	.word	0x3f719ce0
 8001c58:	200006a4 	.word	0x200006a4
 8001c5c:	40012400 	.word	0x40012400
 8001c60:	200006e0 	.word	0x200006e0
 8001c64:	40390000 	.word	0x40390000
 8001c68:	08004ed0 	.word	0x08004ed0
 8001c6c:	08004ee4 	.word	0x08004ee4

08001c70 <Conf_ADC>:

  return 0;
}

void Conf_ADC(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b086      	sub	sp, #24
 8001c74:	af00      	add	r7, sp, #0
  RCC_ADCCLKConfig (RCC_PCLK2_Div6);
 8001c76:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001c7a:	f7ff fbbb 	bl	80013f4 <RCC_ADCCLKConfig>
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 8001c7e:	2101      	movs	r1, #1
 8001c80:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001c84:	f7ff fc82 	bl	800158c <RCC_APB2PeriphClockCmd>

  ADC_InitTypeDef adc_struct;
  adc_struct.ADC_ContinuousConvMode = DISABLE;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	727b      	strb	r3, [r7, #9]
  adc_struct.ADC_DataAlign = ADC_DataAlign_Right;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	613b      	str	r3, [r7, #16]
  adc_struct.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 8001c90:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 8001c94:	60fb      	str	r3, [r7, #12]
  adc_struct.ADC_Mode = ADC_Mode_Independent;
 8001c96:	2300      	movs	r3, #0
 8001c98:	607b      	str	r3, [r7, #4]
  adc_struct.ADC_NbrOfChannel = 1;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	753b      	strb	r3, [r7, #20]
  adc_struct.ADC_ScanConvMode = DISABLE;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	723b      	strb	r3, [r7, #8]
  ADC_Init(ADC1, &adc_struct);
 8001ca2:	1d3b      	adds	r3, r7, #4
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	4814      	ldr	r0, [pc, #80]	; (8001cf8 <Conf_ADC+0x88>)
 8001ca8:	f7ff f924 	bl	8000ef4 <ADC_Init>

  ADC_RegularChannelConfig(ADC1, ADC_Channel_16, 1, ADC_SampleTime_239Cycles5);
 8001cac:	2307      	movs	r3, #7
 8001cae:	2201      	movs	r2, #1
 8001cb0:	2110      	movs	r1, #16
 8001cb2:	4811      	ldr	r0, [pc, #68]	; (8001cf8 <Conf_ADC+0x88>)
 8001cb4:	f7ff f9d7 	bl	8001066 <ADC_RegularChannelConfig>

  ADC_TempSensorVrefintCmd(ENABLE);
 8001cb8:	2001      	movs	r0, #1
 8001cba:	f7ff faa9 	bl	8001210 <ADC_TempSensorVrefintCmd>

  ADC_Cmd (ADC1,ENABLE);
 8001cbe:	2101      	movs	r1, #1
 8001cc0:	480d      	ldr	r0, [pc, #52]	; (8001cf8 <Conf_ADC+0x88>)
 8001cc2:	f7ff f969 	bl	8000f98 <ADC_Cmd>

  ADC_ResetCalibration(ADC1);
 8001cc6:	480c      	ldr	r0, [pc, #48]	; (8001cf8 <Conf_ADC+0x88>)
 8001cc8:	f7ff f981 	bl	8000fce <ADC_ResetCalibration>
  while(ADC_GetResetCalibrationStatus(ADC1));
 8001ccc:	bf00      	nop
 8001cce:	480a      	ldr	r0, [pc, #40]	; (8001cf8 <Conf_ADC+0x88>)
 8001cd0:	f7ff f98c 	bl	8000fec <ADC_GetResetCalibrationStatus>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d1f9      	bne.n	8001cce <Conf_ADC+0x5e>
  ADC_StartCalibration(ADC1);
 8001cda:	4807      	ldr	r0, [pc, #28]	; (8001cf8 <Conf_ADC+0x88>)
 8001cdc:	f7ff f99d 	bl	800101a <ADC_StartCalibration>
  while(ADC_GetCalibrationStatus(ADC1));
 8001ce0:	bf00      	nop
 8001ce2:	4805      	ldr	r0, [pc, #20]	; (8001cf8 <Conf_ADC+0x88>)
 8001ce4:	f7ff f9a8 	bl	8001038 <ADC_GetCalibrationStatus>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d1f9      	bne.n	8001ce2 <Conf_ADC+0x72>
}
 8001cee:	bf00      	nop
 8001cf0:	3718      	adds	r7, #24
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	40012400 	.word	0x40012400

08001cfc <Conf_TIM2>:

void Conf_TIM2(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8001d02:	2101      	movs	r1, #1
 8001d04:	2001      	movs	r0, #1
 8001d06:	f7ff fc5f 	bl	80015c8 <RCC_APB1PeriphClockCmd>

  TIM_TimeBaseInitTypeDef tim_struct;
  tim_struct.TIM_Prescaler = 7200-1;
 8001d0a:	f641 431f 	movw	r3, #7199	; 0x1c1f
 8001d0e:	80bb      	strh	r3, [r7, #4]
  tim_struct.TIM_Period = 10000-1;
 8001d10:	f242 730f 	movw	r3, #9999	; 0x270f
 8001d14:	813b      	strh	r3, [r7, #8]
  tim_struct.TIM_CounterMode =  TIM_CounterMode_Up;
 8001d16:	2300      	movs	r3, #0
 8001d18:	80fb      	strh	r3, [r7, #6]
  tim_struct.TIM_ClockDivision = 0;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	817b      	strh	r3, [r7, #10]
  tim_struct.TIM_RepetitionCounter = 0;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	733b      	strb	r3, [r7, #12]
  TIM_TimeBaseInit(TIM2, &tim_struct);
 8001d22:	1d3b      	adds	r3, r7, #4
 8001d24:	4619      	mov	r1, r3
 8001d26:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001d2a:	f7ff fc6b 	bl	8001604 <TIM_TimeBaseInit>

  TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8001d2e:	2101      	movs	r1, #1
 8001d30:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001d34:	f7ff fd24 	bl	8001780 <TIM_ClearITPendingBit>
  TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 8001d38:	2201      	movs	r2, #1
 8001d3a:	2101      	movs	r1, #1
 8001d3c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001d40:	f7ff fcfb 	bl	800173a <TIM_ITConfig>
  TIM_Cmd(TIM2, ENABLE);
 8001d44:	2101      	movs	r1, #1
 8001d46:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001d4a:	f7ff fcd7 	bl	80016fc <TIM_Cmd>
}
 8001d4e:	bf00      	nop
 8001d50:	3710      	adds	r7, #16
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}

08001d56 <Conf_NVIC>:

void Conf_NVIC(void)
{
 8001d56:	b580      	push	{r7, lr}
 8001d58:	b082      	sub	sp, #8
 8001d5a:	af00      	add	r7, sp, #0
  NVIC_InitTypeDef nvic_struct;
  nvic_struct.NVIC_IRQChannel = TIM2_IRQn;
 8001d5c:	231c      	movs	r3, #28
 8001d5e:	713b      	strb	r3, [r7, #4]
  nvic_struct.NVIC_IRQChannelCmd = ENABLE;
 8001d60:	2301      	movs	r3, #1
 8001d62:	71fb      	strb	r3, [r7, #7]
  nvic_struct.NVIC_IRQChannelPreemptionPriority = 0;
 8001d64:	2300      	movs	r3, #0
 8001d66:	717b      	strb	r3, [r7, #5]
  nvic_struct.NVIC_IRQChannelSubPriority = 0;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	71bb      	strb	r3, [r7, #6]
  NVIC_Init(&nvic_struct);
 8001d6c:	1d3b      	adds	r3, r7, #4
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f7ff f85e 	bl	8000e30 <NVIC_Init>

  nvic_struct.NVIC_IRQChannel = TIM2_IRQn;
 8001d74:	231c      	movs	r3, #28
 8001d76:	713b      	strb	r3, [r7, #4]
  NVIC_Init(&nvic_struct);
 8001d78:	1d3b      	adds	r3, r7, #4
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f7ff f858 	bl	8000e30 <NVIC_Init>
}
 8001d80:	bf00      	nop
 8001d82:	3708      	adds	r7, #8
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <Print_USART3>:
#include "print_usart.h"

void Print_USART3(char *string)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  while(*string != 0)
 8001d90:	e010      	b.n	8001db4 <Print_USART3+0x2c>
  {
    while(!USART_GetFlagStatus(USART3, USART_FLAG_TXE));
 8001d92:	bf00      	nop
 8001d94:	2180      	movs	r1, #128	; 0x80
 8001d96:	480b      	ldr	r0, [pc, #44]	; (8001dc4 <Print_USART3+0x3c>)
 8001d98:	f7ff fdec 	bl	8001974 <USART_GetFlagStatus>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d0f8      	beq.n	8001d94 <Print_USART3+0xc>
    USART_SendData(USART3, *string++);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	1c5a      	adds	r2, r3, #1
 8001da6:	607a      	str	r2, [r7, #4]
 8001da8:	781b      	ldrb	r3, [r3, #0]
 8001daa:	b29b      	uxth	r3, r3
 8001dac:	4619      	mov	r1, r3
 8001dae:	4805      	ldr	r0, [pc, #20]	; (8001dc4 <Print_USART3+0x3c>)
 8001db0:	f7ff fdcf 	bl	8001952 <USART_SendData>
  while(*string != 0)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d1ea      	bne.n	8001d92 <Print_USART3+0xa>
  }
}
 8001dbc:	bf00      	nop
 8001dbe:	3708      	adds	r7, #8
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	40004800 	.word	0x40004800

08001dc8 <Conf_USART3>:

void Conf_USART3(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b086      	sub	sp, #24
 8001dcc:	af00      	add	r7, sp, #0
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 8001dce:	2101      	movs	r1, #1
 8001dd0:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001dd4:	f7ff fbf8 	bl	80015c8 <RCC_APB1PeriphClockCmd>
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8001dd8:	2101      	movs	r1, #1
 8001dda:	2008      	movs	r0, #8
 8001ddc:	f7ff fbd6 	bl	800158c <RCC_APB2PeriphClockCmd>

  USART_InitTypeDef usart_struct;
  usart_struct.USART_BaudRate = 9600;
 8001de0:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001de4:	60bb      	str	r3, [r7, #8]
  usart_struct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8001de6:	2300      	movs	r3, #0
 8001de8:	82bb      	strh	r3, [r7, #20]
  usart_struct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx;
 8001dea:	230c      	movs	r3, #12
 8001dec:	827b      	strh	r3, [r7, #18]
  usart_struct.USART_Parity = USART_Parity_No;
 8001dee:	2300      	movs	r3, #0
 8001df0:	823b      	strh	r3, [r7, #16]
  usart_struct.USART_StopBits = USART_StopBits_1;
 8001df2:	2300      	movs	r3, #0
 8001df4:	81fb      	strh	r3, [r7, #14]
  usart_struct.USART_WordLength = USART_WordLength_8b;
 8001df6:	2300      	movs	r3, #0
 8001df8:	81bb      	strh	r3, [r7, #12]
  USART_Init(USART3, &usart_struct);
 8001dfa:	f107 0308 	add.w	r3, r7, #8
 8001dfe:	4619      	mov	r1, r3
 8001e00:	4810      	ldr	r0, [pc, #64]	; (8001e44 <Conf_USART3+0x7c>)
 8001e02:	f7ff fccd 	bl	80017a0 <USART_Init>

  USART_Cmd(USART3, ENABLE);
 8001e06:	2101      	movs	r1, #1
 8001e08:	480e      	ldr	r0, [pc, #56]	; (8001e44 <Conf_USART3+0x7c>)
 8001e0a:	f7ff fd83 	bl	8001914 <USART_Cmd>

  GPIO_InitTypeDef gpio_structB;
  gpio_structB.GPIO_Mode = GPIO_Mode_AF_PP;
 8001e0e:	2318      	movs	r3, #24
 8001e10:	71fb      	strb	r3, [r7, #7]
  gpio_structB.GPIO_Pin = GPIO_Pin_10;
 8001e12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e16:	80bb      	strh	r3, [r7, #4]
  gpio_structB.GPIO_Speed = GPIO_Speed_2MHz;
 8001e18:	2302      	movs	r3, #2
 8001e1a:	71bb      	strb	r3, [r7, #6]
  GPIO_Init(GPIOB, &gpio_structB);
 8001e1c:	1d3b      	adds	r3, r7, #4
 8001e1e:	4619      	mov	r1, r3
 8001e20:	4809      	ldr	r0, [pc, #36]	; (8001e48 <Conf_USART3+0x80>)
 8001e22:	f7ff fa2a 	bl	800127a <GPIO_Init>

  gpio_structB.GPIO_Mode = GPIO_Mode_IPU;
 8001e26:	2348      	movs	r3, #72	; 0x48
 8001e28:	71fb      	strb	r3, [r7, #7]
  gpio_structB.GPIO_Pin = GPIO_Pin_11;
 8001e2a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001e2e:	80bb      	strh	r3, [r7, #4]
  GPIO_Init(GPIOB, &gpio_structB);
 8001e30:	1d3b      	adds	r3, r7, #4
 8001e32:	4619      	mov	r1, r3
 8001e34:	4804      	ldr	r0, [pc, #16]	; (8001e48 <Conf_USART3+0x80>)
 8001e36:	f7ff fa20 	bl	800127a <GPIO_Init>
}
 8001e3a:	bf00      	nop
 8001e3c:	3718      	adds	r7, #24
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	40004800 	.word	0x40004800
 8001e48:	40010c00 	.word	0x40010c00

08001e4c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001e4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e84 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001e50:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001e52:	e003      	b.n	8001e5c <LoopCopyDataInit>

08001e54 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001e54:	4b0c      	ldr	r3, [pc, #48]	; (8001e88 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8001e56:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001e58:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001e5a:	3104      	adds	r1, #4

08001e5c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001e5c:	480b      	ldr	r0, [pc, #44]	; (8001e8c <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8001e5e:	4b0c      	ldr	r3, [pc, #48]	; (8001e90 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8001e60:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001e62:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001e64:	d3f6      	bcc.n	8001e54 <CopyDataInit>
	ldr	r2, =_sbss
 8001e66:	4a0b      	ldr	r2, [pc, #44]	; (8001e94 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8001e68:	e002      	b.n	8001e70 <LoopFillZerobss>

08001e6a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001e6a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001e6c:	f842 3b04 	str.w	r3, [r2], #4

08001e70 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001e70:	4b09      	ldr	r3, [pc, #36]	; (8001e98 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 8001e72:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001e74:	d3f9      	bcc.n	8001e6a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001e76:	f000 f835 	bl	8001ee4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e7a:	f000 f8ed 	bl	8002058 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e7e:	f7ff fe17 	bl	8001ab0 <main>
	bx	lr
 8001e82:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001e84:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8001e88:	08005168 	.word	0x08005168
	ldr	r0, =_sdata
 8001e8c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001e90:	20000684 	.word	0x20000684
	ldr	r2, =_sbss
 8001e94:	20000684 	.word	0x20000684
	ldr	r3, = _ebss
 8001e98:	200006f0 	.word	0x200006f0

08001e9c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e9c:	e7fe      	b.n	8001e9c <ADC1_2_IRQHandler>
	...

08001ea0 <TIM2_IRQHandler>:
#include <stdio.h>

extern volatile uint32_t contador_ms;

void TIM2_IRQHandler(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
  ADC_Cmd(ADC1, ENABLE);
 8001ea4:	2101      	movs	r1, #1
 8001ea6:	4805      	ldr	r0, [pc, #20]	; (8001ebc <TIM2_IRQHandler+0x1c>)
 8001ea8:	f7ff f876 	bl	8000f98 <ADC_Cmd>
  TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8001eac:	2101      	movs	r1, #1
 8001eae:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001eb2:	f7ff fc65 	bl	8001780 <TIM_ClearITPendingBit>
}
 8001eb6:	bf00      	nop
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	40012400 	.word	0x40012400

08001ec0 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
  contador_ms++;
 8001ec4:	4b05      	ldr	r3, [pc, #20]	; (8001edc <TIM3_IRQHandler+0x1c>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	3301      	adds	r3, #1
 8001eca:	4a04      	ldr	r2, [pc, #16]	; (8001edc <TIM3_IRQHandler+0x1c>)
 8001ecc:	6013      	str	r3, [r2, #0]

  TIM_ClearITPendingBit(TIM3, TIM_IT_Update);
 8001ece:	2101      	movs	r1, #1
 8001ed0:	4803      	ldr	r0, [pc, #12]	; (8001ee0 <TIM3_IRQHandler+0x20>)
 8001ed2:	f7ff fc55 	bl	8001780 <TIM_ClearITPendingBit>
}
 8001ed6:	bf00      	nop
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	200006a0 	.word	0x200006a0
 8001ee0:	40000400 	.word	0x40000400

08001ee4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001ee8:	4a15      	ldr	r2, [pc, #84]	; (8001f40 <SystemInit+0x5c>)
 8001eea:	4b15      	ldr	r3, [pc, #84]	; (8001f40 <SystemInit+0x5c>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f043 0301 	orr.w	r3, r3, #1
 8001ef2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8001ef4:	4912      	ldr	r1, [pc, #72]	; (8001f40 <SystemInit+0x5c>)
 8001ef6:	4b12      	ldr	r3, [pc, #72]	; (8001f40 <SystemInit+0x5c>)
 8001ef8:	685a      	ldr	r2, [r3, #4]
 8001efa:	4b12      	ldr	r3, [pc, #72]	; (8001f44 <SystemInit+0x60>)
 8001efc:	4013      	ands	r3, r2
 8001efe:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001f00:	4a0f      	ldr	r2, [pc, #60]	; (8001f40 <SystemInit+0x5c>)
 8001f02:	4b0f      	ldr	r3, [pc, #60]	; (8001f40 <SystemInit+0x5c>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001f0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f0e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001f10:	4a0b      	ldr	r2, [pc, #44]	; (8001f40 <SystemInit+0x5c>)
 8001f12:	4b0b      	ldr	r3, [pc, #44]	; (8001f40 <SystemInit+0x5c>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f1a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001f1c:	4a08      	ldr	r2, [pc, #32]	; (8001f40 <SystemInit+0x5c>)
 8001f1e:	4b08      	ldr	r3, [pc, #32]	; (8001f40 <SystemInit+0x5c>)
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001f26:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8001f28:	4b05      	ldr	r3, [pc, #20]	; (8001f40 <SystemInit+0x5c>)
 8001f2a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001f2e:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8001f30:	f000 f80c 	bl	8001f4c <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001f34:	4b04      	ldr	r3, [pc, #16]	; (8001f48 <SystemInit+0x64>)
 8001f36:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f3a:	609a      	str	r2, [r3, #8]
#endif 
}
 8001f3c:	bf00      	nop
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	40021000 	.word	0x40021000
 8001f44:	f8ff0000 	.word	0xf8ff0000
 8001f48:	e000ed00 	.word	0xe000ed00

08001f4c <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8001f50:	f000 f802 	bl	8001f58 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8001f54:	bf00      	nop
 8001f56:	bd80      	pop	{r7, pc}

08001f58 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	607b      	str	r3, [r7, #4]
 8001f62:	2300      	movs	r3, #0
 8001f64:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001f66:	4a3a      	ldr	r2, [pc, #232]	; (8002050 <SetSysClockTo72+0xf8>)
 8001f68:	4b39      	ldr	r3, [pc, #228]	; (8002050 <SetSysClockTo72+0xf8>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f70:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001f72:	4b37      	ldr	r3, [pc, #220]	; (8002050 <SetSysClockTo72+0xf8>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f7a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	3301      	adds	r3, #1
 8001f80:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d103      	bne.n	8001f90 <SetSysClockTo72+0x38>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001f8e:	d1f0      	bne.n	8001f72 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001f90:	4b2f      	ldr	r3, [pc, #188]	; (8002050 <SetSysClockTo72+0xf8>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d002      	beq.n	8001fa2 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	603b      	str	r3, [r7, #0]
 8001fa0:	e001      	b.n	8001fa6 <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d14b      	bne.n	8002044 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8001fac:	4a29      	ldr	r2, [pc, #164]	; (8002054 <SetSysClockTo72+0xfc>)
 8001fae:	4b29      	ldr	r3, [pc, #164]	; (8002054 <SetSysClockTo72+0xfc>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f043 0310 	orr.w	r3, r3, #16
 8001fb6:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8001fb8:	4a26      	ldr	r2, [pc, #152]	; (8002054 <SetSysClockTo72+0xfc>)
 8001fba:	4b26      	ldr	r3, [pc, #152]	; (8002054 <SetSysClockTo72+0xfc>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f023 0303 	bic.w	r3, r3, #3
 8001fc2:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8001fc4:	4a23      	ldr	r2, [pc, #140]	; (8002054 <SetSysClockTo72+0xfc>)
 8001fc6:	4b23      	ldr	r3, [pc, #140]	; (8002054 <SetSysClockTo72+0xfc>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f043 0302 	orr.w	r3, r3, #2
 8001fce:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8001fd0:	4a1f      	ldr	r2, [pc, #124]	; (8002050 <SetSysClockTo72+0xf8>)
 8001fd2:	4b1f      	ldr	r3, [pc, #124]	; (8002050 <SetSysClockTo72+0xf8>)
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8001fd8:	4a1d      	ldr	r2, [pc, #116]	; (8002050 <SetSysClockTo72+0xf8>)
 8001fda:	4b1d      	ldr	r3, [pc, #116]	; (8002050 <SetSysClockTo72+0xf8>)
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8001fe0:	4a1b      	ldr	r2, [pc, #108]	; (8002050 <SetSysClockTo72+0xf8>)
 8001fe2:	4b1b      	ldr	r3, [pc, #108]	; (8002050 <SetSysClockTo72+0xf8>)
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001fea:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8001fec:	4a18      	ldr	r2, [pc, #96]	; (8002050 <SetSysClockTo72+0xf8>)
 8001fee:	4b18      	ldr	r3, [pc, #96]	; (8002050 <SetSysClockTo72+0xf8>)
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8001ff6:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8001ff8:	4a15      	ldr	r2, [pc, #84]	; (8002050 <SetSysClockTo72+0xf8>)
 8001ffa:	4b15      	ldr	r3, [pc, #84]	; (8002050 <SetSysClockTo72+0xf8>)
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8002002:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8002004:	4a12      	ldr	r2, [pc, #72]	; (8002050 <SetSysClockTo72+0xf8>)
 8002006:	4b12      	ldr	r3, [pc, #72]	; (8002050 <SetSysClockTo72+0xf8>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800200e:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8002010:	bf00      	nop
 8002012:	4b0f      	ldr	r3, [pc, #60]	; (8002050 <SetSysClockTo72+0xf8>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800201a:	2b00      	cmp	r3, #0
 800201c:	d0f9      	beq.n	8002012 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800201e:	4a0c      	ldr	r2, [pc, #48]	; (8002050 <SetSysClockTo72+0xf8>)
 8002020:	4b0b      	ldr	r3, [pc, #44]	; (8002050 <SetSysClockTo72+0xf8>)
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f023 0303 	bic.w	r3, r3, #3
 8002028:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 800202a:	4a09      	ldr	r2, [pc, #36]	; (8002050 <SetSysClockTo72+0xf8>)
 800202c:	4b08      	ldr	r3, [pc, #32]	; (8002050 <SetSysClockTo72+0xf8>)
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	f043 0302 	orr.w	r3, r3, #2
 8002034:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8002036:	bf00      	nop
 8002038:	4b05      	ldr	r3, [pc, #20]	; (8002050 <SetSysClockTo72+0xf8>)
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	f003 030c 	and.w	r3, r3, #12
 8002040:	2b08      	cmp	r3, #8
 8002042:	d1f9      	bne.n	8002038 <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8002044:	bf00      	nop
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	bc80      	pop	{r7}
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	40021000 	.word	0x40021000
 8002054:	40022000 	.word	0x40022000

08002058 <__libc_init_array>:
 8002058:	b570      	push	{r4, r5, r6, lr}
 800205a:	2500      	movs	r5, #0
 800205c:	4e0c      	ldr	r6, [pc, #48]	; (8002090 <__libc_init_array+0x38>)
 800205e:	4c0d      	ldr	r4, [pc, #52]	; (8002094 <__libc_init_array+0x3c>)
 8002060:	1ba4      	subs	r4, r4, r6
 8002062:	10a4      	asrs	r4, r4, #2
 8002064:	42a5      	cmp	r5, r4
 8002066:	d109      	bne.n	800207c <__libc_init_array+0x24>
 8002068:	f002 ff26 	bl	8004eb8 <_init>
 800206c:	2500      	movs	r5, #0
 800206e:	4e0a      	ldr	r6, [pc, #40]	; (8002098 <__libc_init_array+0x40>)
 8002070:	4c0a      	ldr	r4, [pc, #40]	; (800209c <__libc_init_array+0x44>)
 8002072:	1ba4      	subs	r4, r4, r6
 8002074:	10a4      	asrs	r4, r4, #2
 8002076:	42a5      	cmp	r5, r4
 8002078:	d105      	bne.n	8002086 <__libc_init_array+0x2e>
 800207a:	bd70      	pop	{r4, r5, r6, pc}
 800207c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002080:	4798      	blx	r3
 8002082:	3501      	adds	r5, #1
 8002084:	e7ee      	b.n	8002064 <__libc_init_array+0xc>
 8002086:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800208a:	4798      	blx	r3
 800208c:	3501      	adds	r5, #1
 800208e:	e7f2      	b.n	8002076 <__libc_init_array+0x1e>
 8002090:	08005160 	.word	0x08005160
 8002094:	08005160 	.word	0x08005160
 8002098:	08005160 	.word	0x08005160
 800209c:	08005164 	.word	0x08005164

080020a0 <sprintf>:
 80020a0:	b40e      	push	{r1, r2, r3}
 80020a2:	f44f 7102 	mov.w	r1, #520	; 0x208
 80020a6:	b500      	push	{lr}
 80020a8:	b09c      	sub	sp, #112	; 0x70
 80020aa:	f8ad 1014 	strh.w	r1, [sp, #20]
 80020ae:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80020b2:	9104      	str	r1, [sp, #16]
 80020b4:	9107      	str	r1, [sp, #28]
 80020b6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80020ba:	ab1d      	add	r3, sp, #116	; 0x74
 80020bc:	9002      	str	r0, [sp, #8]
 80020be:	9006      	str	r0, [sp, #24]
 80020c0:	4808      	ldr	r0, [pc, #32]	; (80020e4 <sprintf+0x44>)
 80020c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80020c6:	f8ad 1016 	strh.w	r1, [sp, #22]
 80020ca:	6800      	ldr	r0, [r0, #0]
 80020cc:	a902      	add	r1, sp, #8
 80020ce:	9301      	str	r3, [sp, #4]
 80020d0:	f000 f80a 	bl	80020e8 <_svfprintf_r>
 80020d4:	2200      	movs	r2, #0
 80020d6:	9b02      	ldr	r3, [sp, #8]
 80020d8:	701a      	strb	r2, [r3, #0]
 80020da:	b01c      	add	sp, #112	; 0x70
 80020dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80020e0:	b003      	add	sp, #12
 80020e2:	4770      	bx	lr
 80020e4:	20000014 	.word	0x20000014

080020e8 <_svfprintf_r>:
 80020e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80020ec:	b0bf      	sub	sp, #252	; 0xfc
 80020ee:	4689      	mov	r9, r1
 80020f0:	4615      	mov	r5, r2
 80020f2:	461f      	mov	r7, r3
 80020f4:	4682      	mov	sl, r0
 80020f6:	f001 fe27 	bl	8003d48 <_localeconv_r>
 80020fa:	6803      	ldr	r3, [r0, #0]
 80020fc:	4618      	mov	r0, r3
 80020fe:	9311      	str	r3, [sp, #68]	; 0x44
 8002100:	f7fe f826 	bl	8000150 <strlen>
 8002104:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8002108:	900a      	str	r0, [sp, #40]	; 0x28
 800210a:	061b      	lsls	r3, r3, #24
 800210c:	d518      	bpl.n	8002140 <_svfprintf_r+0x58>
 800210e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8002112:	b9ab      	cbnz	r3, 8002140 <_svfprintf_r+0x58>
 8002114:	2140      	movs	r1, #64	; 0x40
 8002116:	4650      	mov	r0, sl
 8002118:	f001 fe2c 	bl	8003d74 <_malloc_r>
 800211c:	f8c9 0000 	str.w	r0, [r9]
 8002120:	f8c9 0010 	str.w	r0, [r9, #16]
 8002124:	b948      	cbnz	r0, 800213a <_svfprintf_r+0x52>
 8002126:	230c      	movs	r3, #12
 8002128:	f8ca 3000 	str.w	r3, [sl]
 800212c:	f04f 33ff 	mov.w	r3, #4294967295
 8002130:	930b      	str	r3, [sp, #44]	; 0x2c
 8002132:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8002134:	b03f      	add	sp, #252	; 0xfc
 8002136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800213a:	2340      	movs	r3, #64	; 0x40
 800213c:	f8c9 3014 	str.w	r3, [r9, #20]
 8002140:	2300      	movs	r3, #0
 8002142:	ac2e      	add	r4, sp, #184	; 0xb8
 8002144:	9421      	str	r4, [sp, #132]	; 0x84
 8002146:	9323      	str	r3, [sp, #140]	; 0x8c
 8002148:	9322      	str	r3, [sp, #136]	; 0x88
 800214a:	9509      	str	r5, [sp, #36]	; 0x24
 800214c:	9307      	str	r3, [sp, #28]
 800214e:	930d      	str	r3, [sp, #52]	; 0x34
 8002150:	930e      	str	r3, [sp, #56]	; 0x38
 8002152:	9315      	str	r3, [sp, #84]	; 0x54
 8002154:	9314      	str	r3, [sp, #80]	; 0x50
 8002156:	930b      	str	r3, [sp, #44]	; 0x2c
 8002158:	9312      	str	r3, [sp, #72]	; 0x48
 800215a:	9313      	str	r3, [sp, #76]	; 0x4c
 800215c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800215e:	462b      	mov	r3, r5
 8002160:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002164:	b112      	cbz	r2, 800216c <_svfprintf_r+0x84>
 8002166:	2a25      	cmp	r2, #37	; 0x25
 8002168:	f040 8083 	bne.w	8002272 <_svfprintf_r+0x18a>
 800216c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800216e:	1aee      	subs	r6, r5, r3
 8002170:	d00d      	beq.n	800218e <_svfprintf_r+0xa6>
 8002172:	e884 0048 	stmia.w	r4, {r3, r6}
 8002176:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002178:	4433      	add	r3, r6
 800217a:	9323      	str	r3, [sp, #140]	; 0x8c
 800217c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800217e:	3301      	adds	r3, #1
 8002180:	2b07      	cmp	r3, #7
 8002182:	9322      	str	r3, [sp, #136]	; 0x88
 8002184:	dc77      	bgt.n	8002276 <_svfprintf_r+0x18e>
 8002186:	3408      	adds	r4, #8
 8002188:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800218a:	4433      	add	r3, r6
 800218c:	930b      	str	r3, [sp, #44]	; 0x2c
 800218e:	782b      	ldrb	r3, [r5, #0]
 8002190:	2b00      	cmp	r3, #0
 8002192:	f000 8725 	beq.w	8002fe0 <_svfprintf_r+0xef8>
 8002196:	2300      	movs	r3, #0
 8002198:	1c69      	adds	r1, r5, #1
 800219a:	461a      	mov	r2, r3
 800219c:	f04f 3bff 	mov.w	fp, #4294967295
 80021a0:	461d      	mov	r5, r3
 80021a2:	200a      	movs	r0, #10
 80021a4:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80021a8:	930c      	str	r3, [sp, #48]	; 0x30
 80021aa:	1c4e      	adds	r6, r1, #1
 80021ac:	7809      	ldrb	r1, [r1, #0]
 80021ae:	9609      	str	r6, [sp, #36]	; 0x24
 80021b0:	9106      	str	r1, [sp, #24]
 80021b2:	9906      	ldr	r1, [sp, #24]
 80021b4:	3920      	subs	r1, #32
 80021b6:	2958      	cmp	r1, #88	; 0x58
 80021b8:	f200 8414 	bhi.w	80029e4 <_svfprintf_r+0x8fc>
 80021bc:	e8df f011 	tbh	[pc, r1, lsl #1]
 80021c0:	041200a5 	.word	0x041200a5
 80021c4:	00aa0412 	.word	0x00aa0412
 80021c8:	04120412 	.word	0x04120412
 80021cc:	04120412 	.word	0x04120412
 80021d0:	04120412 	.word	0x04120412
 80021d4:	006500ad 	.word	0x006500ad
 80021d8:	00b50412 	.word	0x00b50412
 80021dc:	041200b8 	.word	0x041200b8
 80021e0:	00d800d5 	.word	0x00d800d5
 80021e4:	00d800d8 	.word	0x00d800d8
 80021e8:	00d800d8 	.word	0x00d800d8
 80021ec:	00d800d8 	.word	0x00d800d8
 80021f0:	00d800d8 	.word	0x00d800d8
 80021f4:	04120412 	.word	0x04120412
 80021f8:	04120412 	.word	0x04120412
 80021fc:	04120412 	.word	0x04120412
 8002200:	04120412 	.word	0x04120412
 8002204:	04120412 	.word	0x04120412
 8002208:	0122010c 	.word	0x0122010c
 800220c:	01220412 	.word	0x01220412
 8002210:	04120412 	.word	0x04120412
 8002214:	04120412 	.word	0x04120412
 8002218:	041200eb 	.word	0x041200eb
 800221c:	033c0412 	.word	0x033c0412
 8002220:	04120412 	.word	0x04120412
 8002224:	04120412 	.word	0x04120412
 8002228:	03a40412 	.word	0x03a40412
 800222c:	04120412 	.word	0x04120412
 8002230:	04120085 	.word	0x04120085
 8002234:	04120412 	.word	0x04120412
 8002238:	04120412 	.word	0x04120412
 800223c:	04120412 	.word	0x04120412
 8002240:	04120412 	.word	0x04120412
 8002244:	00fe0412 	.word	0x00fe0412
 8002248:	0122006b 	.word	0x0122006b
 800224c:	01220122 	.word	0x01220122
 8002250:	006b00ee 	.word	0x006b00ee
 8002254:	04120412 	.word	0x04120412
 8002258:	041200f1 	.word	0x041200f1
 800225c:	033e031e 	.word	0x033e031e
 8002260:	00f80372 	.word	0x00f80372
 8002264:	03830412 	.word	0x03830412
 8002268:	03a60412 	.word	0x03a60412
 800226c:	04120412 	.word	0x04120412
 8002270:	03be      	.short	0x03be
 8002272:	461d      	mov	r5, r3
 8002274:	e773      	b.n	800215e <_svfprintf_r+0x76>
 8002276:	aa21      	add	r2, sp, #132	; 0x84
 8002278:	4649      	mov	r1, r9
 800227a:	4650      	mov	r0, sl
 800227c:	f002 fa8e 	bl	800479c <__ssprint_r>
 8002280:	2800      	cmp	r0, #0
 8002282:	f040 868e 	bne.w	8002fa2 <_svfprintf_r+0xeba>
 8002286:	ac2e      	add	r4, sp, #184	; 0xb8
 8002288:	e77e      	b.n	8002188 <_svfprintf_r+0xa0>
 800228a:	2301      	movs	r3, #1
 800228c:	222b      	movs	r2, #43	; 0x2b
 800228e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002290:	e78b      	b.n	80021aa <_svfprintf_r+0xc2>
 8002292:	460f      	mov	r7, r1
 8002294:	e7fb      	b.n	800228e <_svfprintf_r+0x1a6>
 8002296:	b10b      	cbz	r3, 800229c <_svfprintf_r+0x1b4>
 8002298:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800229c:	06ae      	lsls	r6, r5, #26
 800229e:	f140 80a1 	bpl.w	80023e4 <_svfprintf_r+0x2fc>
 80022a2:	3707      	adds	r7, #7
 80022a4:	f027 0707 	bic.w	r7, r7, #7
 80022a8:	f107 0308 	add.w	r3, r7, #8
 80022ac:	9308      	str	r3, [sp, #32]
 80022ae:	e9d7 6700 	ldrd	r6, r7, [r7]
 80022b2:	2e00      	cmp	r6, #0
 80022b4:	f177 0300 	sbcs.w	r3, r7, #0
 80022b8:	da05      	bge.n	80022c6 <_svfprintf_r+0x1de>
 80022ba:	232d      	movs	r3, #45	; 0x2d
 80022bc:	4276      	negs	r6, r6
 80022be:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80022c2:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80022c6:	2301      	movs	r3, #1
 80022c8:	e2c7      	b.n	800285a <_svfprintf_r+0x772>
 80022ca:	b10b      	cbz	r3, 80022d0 <_svfprintf_r+0x1e8>
 80022cc:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80022d0:	4ba0      	ldr	r3, [pc, #640]	; (8002554 <_svfprintf_r+0x46c>)
 80022d2:	9315      	str	r3, [sp, #84]	; 0x54
 80022d4:	06ab      	lsls	r3, r5, #26
 80022d6:	f140 8336 	bpl.w	8002946 <_svfprintf_r+0x85e>
 80022da:	3707      	adds	r7, #7
 80022dc:	f027 0707 	bic.w	r7, r7, #7
 80022e0:	f107 0308 	add.w	r3, r7, #8
 80022e4:	9308      	str	r3, [sp, #32]
 80022e6:	e9d7 6700 	ldrd	r6, r7, [r7]
 80022ea:	07e8      	lsls	r0, r5, #31
 80022ec:	d50b      	bpl.n	8002306 <_svfprintf_r+0x21e>
 80022ee:	ea56 0307 	orrs.w	r3, r6, r7
 80022f2:	d008      	beq.n	8002306 <_svfprintf_r+0x21e>
 80022f4:	2330      	movs	r3, #48	; 0x30
 80022f6:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 80022fa:	f89d 3018 	ldrb.w	r3, [sp, #24]
 80022fe:	f045 0502 	orr.w	r5, r5, #2
 8002302:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 8002306:	2302      	movs	r3, #2
 8002308:	e2a4      	b.n	8002854 <_svfprintf_r+0x76c>
 800230a:	2a00      	cmp	r2, #0
 800230c:	d1bf      	bne.n	800228e <_svfprintf_r+0x1a6>
 800230e:	2301      	movs	r3, #1
 8002310:	2220      	movs	r2, #32
 8002312:	e7bc      	b.n	800228e <_svfprintf_r+0x1a6>
 8002314:	f045 0501 	orr.w	r5, r5, #1
 8002318:	e7b9      	b.n	800228e <_svfprintf_r+0x1a6>
 800231a:	683e      	ldr	r6, [r7, #0]
 800231c:	1d39      	adds	r1, r7, #4
 800231e:	2e00      	cmp	r6, #0
 8002320:	960c      	str	r6, [sp, #48]	; 0x30
 8002322:	dab6      	bge.n	8002292 <_svfprintf_r+0x1aa>
 8002324:	460f      	mov	r7, r1
 8002326:	4276      	negs	r6, r6
 8002328:	960c      	str	r6, [sp, #48]	; 0x30
 800232a:	f045 0504 	orr.w	r5, r5, #4
 800232e:	e7ae      	b.n	800228e <_svfprintf_r+0x1a6>
 8002330:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002332:	1c4e      	adds	r6, r1, #1
 8002334:	7809      	ldrb	r1, [r1, #0]
 8002336:	292a      	cmp	r1, #42	; 0x2a
 8002338:	9106      	str	r1, [sp, #24]
 800233a:	d010      	beq.n	800235e <_svfprintf_r+0x276>
 800233c:	f04f 0b00 	mov.w	fp, #0
 8002340:	9609      	str	r6, [sp, #36]	; 0x24
 8002342:	9906      	ldr	r1, [sp, #24]
 8002344:	3930      	subs	r1, #48	; 0x30
 8002346:	2909      	cmp	r1, #9
 8002348:	f63f af33 	bhi.w	80021b2 <_svfprintf_r+0xca>
 800234c:	fb00 1b0b 	mla	fp, r0, fp, r1
 8002350:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002352:	460e      	mov	r6, r1
 8002354:	f816 1b01 	ldrb.w	r1, [r6], #1
 8002358:	9106      	str	r1, [sp, #24]
 800235a:	9609      	str	r6, [sp, #36]	; 0x24
 800235c:	e7f1      	b.n	8002342 <_svfprintf_r+0x25a>
 800235e:	6839      	ldr	r1, [r7, #0]
 8002360:	9609      	str	r6, [sp, #36]	; 0x24
 8002362:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 8002366:	3704      	adds	r7, #4
 8002368:	e791      	b.n	800228e <_svfprintf_r+0x1a6>
 800236a:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 800236e:	e78e      	b.n	800228e <_svfprintf_r+0x1a6>
 8002370:	2100      	movs	r1, #0
 8002372:	910c      	str	r1, [sp, #48]	; 0x30
 8002374:	9906      	ldr	r1, [sp, #24]
 8002376:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8002378:	3930      	subs	r1, #48	; 0x30
 800237a:	fb00 1106 	mla	r1, r0, r6, r1
 800237e:	910c      	str	r1, [sp, #48]	; 0x30
 8002380:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002382:	460e      	mov	r6, r1
 8002384:	f816 1b01 	ldrb.w	r1, [r6], #1
 8002388:	9106      	str	r1, [sp, #24]
 800238a:	9906      	ldr	r1, [sp, #24]
 800238c:	9609      	str	r6, [sp, #36]	; 0x24
 800238e:	3930      	subs	r1, #48	; 0x30
 8002390:	2909      	cmp	r1, #9
 8002392:	d9ef      	bls.n	8002374 <_svfprintf_r+0x28c>
 8002394:	e70d      	b.n	80021b2 <_svfprintf_r+0xca>
 8002396:	f045 0508 	orr.w	r5, r5, #8
 800239a:	e778      	b.n	800228e <_svfprintf_r+0x1a6>
 800239c:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 80023a0:	e775      	b.n	800228e <_svfprintf_r+0x1a6>
 80023a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80023a4:	7809      	ldrb	r1, [r1, #0]
 80023a6:	296c      	cmp	r1, #108	; 0x6c
 80023a8:	d105      	bne.n	80023b6 <_svfprintf_r+0x2ce>
 80023aa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80023ac:	3101      	adds	r1, #1
 80023ae:	9109      	str	r1, [sp, #36]	; 0x24
 80023b0:	f045 0520 	orr.w	r5, r5, #32
 80023b4:	e76b      	b.n	800228e <_svfprintf_r+0x1a6>
 80023b6:	f045 0510 	orr.w	r5, r5, #16
 80023ba:	e768      	b.n	800228e <_svfprintf_r+0x1a6>
 80023bc:	2600      	movs	r6, #0
 80023be:	1d3b      	adds	r3, r7, #4
 80023c0:	9308      	str	r3, [sp, #32]
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 80023c8:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 80023cc:	f04f 0b01 	mov.w	fp, #1
 80023d0:	4637      	mov	r7, r6
 80023d2:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 80023d6:	e11c      	b.n	8002612 <_svfprintf_r+0x52a>
 80023d8:	b10b      	cbz	r3, 80023de <_svfprintf_r+0x2f6>
 80023da:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80023de:	f045 0510 	orr.w	r5, r5, #16
 80023e2:	e75b      	b.n	800229c <_svfprintf_r+0x1b4>
 80023e4:	f015 0f10 	tst.w	r5, #16
 80023e8:	f107 0304 	add.w	r3, r7, #4
 80023ec:	d003      	beq.n	80023f6 <_svfprintf_r+0x30e>
 80023ee:	683e      	ldr	r6, [r7, #0]
 80023f0:	9308      	str	r3, [sp, #32]
 80023f2:	17f7      	asrs	r7, r6, #31
 80023f4:	e75d      	b.n	80022b2 <_svfprintf_r+0x1ca>
 80023f6:	683e      	ldr	r6, [r7, #0]
 80023f8:	f015 0f40 	tst.w	r5, #64	; 0x40
 80023fc:	9308      	str	r3, [sp, #32]
 80023fe:	bf18      	it	ne
 8002400:	b236      	sxthne	r6, r6
 8002402:	e7f6      	b.n	80023f2 <_svfprintf_r+0x30a>
 8002404:	b10b      	cbz	r3, 800240a <_svfprintf_r+0x322>
 8002406:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800240a:	3707      	adds	r7, #7
 800240c:	f027 0707 	bic.w	r7, r7, #7
 8002410:	f107 0308 	add.w	r3, r7, #8
 8002414:	9308      	str	r3, [sp, #32]
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	f04f 32ff 	mov.w	r2, #4294967295
 800241c:	930d      	str	r3, [sp, #52]	; 0x34
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8002422:	930e      	str	r3, [sp, #56]	; 0x38
 8002424:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002426:	4638      	mov	r0, r7
 8002428:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 800242c:	4631      	mov	r1, r6
 800242e:	4b4a      	ldr	r3, [pc, #296]	; (8002558 <_svfprintf_r+0x470>)
 8002430:	f7fe fae8 	bl	8000a04 <__aeabi_dcmpun>
 8002434:	2800      	cmp	r0, #0
 8002436:	f040 85dc 	bne.w	8002ff2 <_svfprintf_r+0xf0a>
 800243a:	f04f 32ff 	mov.w	r2, #4294967295
 800243e:	4b46      	ldr	r3, [pc, #280]	; (8002558 <_svfprintf_r+0x470>)
 8002440:	4638      	mov	r0, r7
 8002442:	4631      	mov	r1, r6
 8002444:	f7fe fac0 	bl	80009c8 <__aeabi_dcmple>
 8002448:	2800      	cmp	r0, #0
 800244a:	f040 85d2 	bne.w	8002ff2 <_svfprintf_r+0xf0a>
 800244e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8002450:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8002452:	980d      	ldr	r0, [sp, #52]	; 0x34
 8002454:	990e      	ldr	r1, [sp, #56]	; 0x38
 8002456:	f7fe faad 	bl	80009b4 <__aeabi_dcmplt>
 800245a:	b110      	cbz	r0, 8002462 <_svfprintf_r+0x37a>
 800245c:	232d      	movs	r3, #45	; 0x2d
 800245e:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8002462:	4b3e      	ldr	r3, [pc, #248]	; (800255c <_svfprintf_r+0x474>)
 8002464:	4a3e      	ldr	r2, [pc, #248]	; (8002560 <_svfprintf_r+0x478>)
 8002466:	9906      	ldr	r1, [sp, #24]
 8002468:	f04f 0b03 	mov.w	fp, #3
 800246c:	2947      	cmp	r1, #71	; 0x47
 800246e:	bfcc      	ite	gt
 8002470:	4690      	movgt	r8, r2
 8002472:	4698      	movle	r8, r3
 8002474:	2600      	movs	r6, #0
 8002476:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 800247a:	4637      	mov	r7, r6
 800247c:	e0c9      	b.n	8002612 <_svfprintf_r+0x52a>
 800247e:	f1bb 3fff 	cmp.w	fp, #4294967295
 8002482:	d026      	beq.n	80024d2 <_svfprintf_r+0x3ea>
 8002484:	9b06      	ldr	r3, [sp, #24]
 8002486:	f023 0320 	bic.w	r3, r3, #32
 800248a:	2b47      	cmp	r3, #71	; 0x47
 800248c:	d104      	bne.n	8002498 <_svfprintf_r+0x3b0>
 800248e:	f1bb 0f00 	cmp.w	fp, #0
 8002492:	bf08      	it	eq
 8002494:	f04f 0b01 	moveq.w	fp, #1
 8002498:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 800249c:	9317      	str	r3, [sp, #92]	; 0x5c
 800249e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80024a0:	1e1f      	subs	r7, r3, #0
 80024a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80024a4:	bfa8      	it	ge
 80024a6:	9710      	strge	r7, [sp, #64]	; 0x40
 80024a8:	930f      	str	r3, [sp, #60]	; 0x3c
 80024aa:	bfbd      	ittte	lt
 80024ac:	463b      	movlt	r3, r7
 80024ae:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80024b2:	9310      	strlt	r3, [sp, #64]	; 0x40
 80024b4:	2300      	movge	r3, #0
 80024b6:	bfb8      	it	lt
 80024b8:	232d      	movlt	r3, #45	; 0x2d
 80024ba:	9316      	str	r3, [sp, #88]	; 0x58
 80024bc:	9b06      	ldr	r3, [sp, #24]
 80024be:	f023 0720 	bic.w	r7, r3, #32
 80024c2:	2f46      	cmp	r7, #70	; 0x46
 80024c4:	d008      	beq.n	80024d8 <_svfprintf_r+0x3f0>
 80024c6:	2f45      	cmp	r7, #69	; 0x45
 80024c8:	d142      	bne.n	8002550 <_svfprintf_r+0x468>
 80024ca:	f10b 0601 	add.w	r6, fp, #1
 80024ce:	2302      	movs	r3, #2
 80024d0:	e004      	b.n	80024dc <_svfprintf_r+0x3f4>
 80024d2:	f04f 0b06 	mov.w	fp, #6
 80024d6:	e7df      	b.n	8002498 <_svfprintf_r+0x3b0>
 80024d8:	465e      	mov	r6, fp
 80024da:	2303      	movs	r3, #3
 80024dc:	aa1f      	add	r2, sp, #124	; 0x7c
 80024de:	9204      	str	r2, [sp, #16]
 80024e0:	aa1c      	add	r2, sp, #112	; 0x70
 80024e2:	9203      	str	r2, [sp, #12]
 80024e4:	aa1b      	add	r2, sp, #108	; 0x6c
 80024e6:	9202      	str	r2, [sp, #8]
 80024e8:	e88d 0048 	stmia.w	sp, {r3, r6}
 80024ec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80024ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80024f0:	4650      	mov	r0, sl
 80024f2:	f000 fe55 	bl	80031a0 <_dtoa_r>
 80024f6:	2f47      	cmp	r7, #71	; 0x47
 80024f8:	4680      	mov	r8, r0
 80024fa:	d102      	bne.n	8002502 <_svfprintf_r+0x41a>
 80024fc:	07e8      	lsls	r0, r5, #31
 80024fe:	f140 8585 	bpl.w	800300c <_svfprintf_r+0xf24>
 8002502:	eb08 0306 	add.w	r3, r8, r6
 8002506:	2f46      	cmp	r7, #70	; 0x46
 8002508:	9307      	str	r3, [sp, #28]
 800250a:	d111      	bne.n	8002530 <_svfprintf_r+0x448>
 800250c:	f898 3000 	ldrb.w	r3, [r8]
 8002510:	2b30      	cmp	r3, #48	; 0x30
 8002512:	d109      	bne.n	8002528 <_svfprintf_r+0x440>
 8002514:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8002516:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8002518:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800251a:	9910      	ldr	r1, [sp, #64]	; 0x40
 800251c:	f7fe fa40 	bl	80009a0 <__aeabi_dcmpeq>
 8002520:	b910      	cbnz	r0, 8002528 <_svfprintf_r+0x440>
 8002522:	f1c6 0601 	rsb	r6, r6, #1
 8002526:	961b      	str	r6, [sp, #108]	; 0x6c
 8002528:	9a07      	ldr	r2, [sp, #28]
 800252a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800252c:	441a      	add	r2, r3
 800252e:	9207      	str	r2, [sp, #28]
 8002530:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8002532:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8002534:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8002536:	9910      	ldr	r1, [sp, #64]	; 0x40
 8002538:	f7fe fa32 	bl	80009a0 <__aeabi_dcmpeq>
 800253c:	b990      	cbnz	r0, 8002564 <_svfprintf_r+0x47c>
 800253e:	2230      	movs	r2, #48	; 0x30
 8002540:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8002542:	9907      	ldr	r1, [sp, #28]
 8002544:	4299      	cmp	r1, r3
 8002546:	d90f      	bls.n	8002568 <_svfprintf_r+0x480>
 8002548:	1c59      	adds	r1, r3, #1
 800254a:	911f      	str	r1, [sp, #124]	; 0x7c
 800254c:	701a      	strb	r2, [r3, #0]
 800254e:	e7f7      	b.n	8002540 <_svfprintf_r+0x458>
 8002550:	465e      	mov	r6, fp
 8002552:	e7bc      	b.n	80024ce <_svfprintf_r+0x3e6>
 8002554:	08004efc 	.word	0x08004efc
 8002558:	7fefffff 	.word	0x7fefffff
 800255c:	08004eec 	.word	0x08004eec
 8002560:	08004ef0 	.word	0x08004ef0
 8002564:	9b07      	ldr	r3, [sp, #28]
 8002566:	931f      	str	r3, [sp, #124]	; 0x7c
 8002568:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800256a:	2f47      	cmp	r7, #71	; 0x47
 800256c:	eba3 0308 	sub.w	r3, r3, r8
 8002570:	9307      	str	r3, [sp, #28]
 8002572:	f040 8100 	bne.w	8002776 <_svfprintf_r+0x68e>
 8002576:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8002578:	1cd9      	adds	r1, r3, #3
 800257a:	db02      	blt.n	8002582 <_svfprintf_r+0x49a>
 800257c:	459b      	cmp	fp, r3
 800257e:	f280 8126 	bge.w	80027ce <_svfprintf_r+0x6e6>
 8002582:	9b06      	ldr	r3, [sp, #24]
 8002584:	3b02      	subs	r3, #2
 8002586:	9306      	str	r3, [sp, #24]
 8002588:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800258a:	f89d 1018 	ldrb.w	r1, [sp, #24]
 800258e:	1e53      	subs	r3, r2, #1
 8002590:	2b00      	cmp	r3, #0
 8002592:	bfa8      	it	ge
 8002594:	222b      	movge	r2, #43	; 0x2b
 8002596:	931b      	str	r3, [sp, #108]	; 0x6c
 8002598:	bfbc      	itt	lt
 800259a:	f1c2 0301 	rsblt	r3, r2, #1
 800259e:	222d      	movlt	r2, #45	; 0x2d
 80025a0:	2b09      	cmp	r3, #9
 80025a2:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 80025a6:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 80025aa:	f340 8100 	ble.w	80027ae <_svfprintf_r+0x6c6>
 80025ae:	260a      	movs	r6, #10
 80025b0:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 80025b4:	fb93 f0f6 	sdiv	r0, r3, r6
 80025b8:	fb06 3310 	mls	r3, r6, r0, r3
 80025bc:	2809      	cmp	r0, #9
 80025be:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80025c2:	f802 3c01 	strb.w	r3, [r2, #-1]
 80025c6:	f102 31ff 	add.w	r1, r2, #4294967295
 80025ca:	4603      	mov	r3, r0
 80025cc:	f300 80e8 	bgt.w	80027a0 <_svfprintf_r+0x6b8>
 80025d0:	3330      	adds	r3, #48	; 0x30
 80025d2:	f801 3c01 	strb.w	r3, [r1, #-1]
 80025d6:	3a02      	subs	r2, #2
 80025d8:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 80025dc:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 80025e0:	4282      	cmp	r2, r0
 80025e2:	4619      	mov	r1, r3
 80025e4:	f0c0 80de 	bcc.w	80027a4 <_svfprintf_r+0x6bc>
 80025e8:	9a07      	ldr	r2, [sp, #28]
 80025ea:	ab1d      	add	r3, sp, #116	; 0x74
 80025ec:	1acb      	subs	r3, r1, r3
 80025ee:	2a01      	cmp	r2, #1
 80025f0:	9314      	str	r3, [sp, #80]	; 0x50
 80025f2:	eb03 0b02 	add.w	fp, r3, r2
 80025f6:	dc02      	bgt.n	80025fe <_svfprintf_r+0x516>
 80025f8:	f015 0701 	ands.w	r7, r5, #1
 80025fc:	d002      	beq.n	8002604 <_svfprintf_r+0x51c>
 80025fe:	2700      	movs	r7, #0
 8002600:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002602:	449b      	add	fp, r3
 8002604:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8002606:	b113      	cbz	r3, 800260e <_svfprintf_r+0x526>
 8002608:	232d      	movs	r3, #45	; 0x2d
 800260a:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800260e:	2600      	movs	r6, #0
 8002610:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8002612:	455e      	cmp	r6, fp
 8002614:	4633      	mov	r3, r6
 8002616:	bfb8      	it	lt
 8002618:	465b      	movlt	r3, fp
 800261a:	930f      	str	r3, [sp, #60]	; 0x3c
 800261c:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8002620:	b113      	cbz	r3, 8002628 <_svfprintf_r+0x540>
 8002622:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002624:	3301      	adds	r3, #1
 8002626:	930f      	str	r3, [sp, #60]	; 0x3c
 8002628:	f015 0302 	ands.w	r3, r5, #2
 800262c:	9316      	str	r3, [sp, #88]	; 0x58
 800262e:	bf1e      	ittt	ne
 8002630:	9b0f      	ldrne	r3, [sp, #60]	; 0x3c
 8002632:	3302      	addne	r3, #2
 8002634:	930f      	strne	r3, [sp, #60]	; 0x3c
 8002636:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 800263a:	9317      	str	r3, [sp, #92]	; 0x5c
 800263c:	d118      	bne.n	8002670 <_svfprintf_r+0x588>
 800263e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002640:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002642:	1a9b      	subs	r3, r3, r2
 8002644:	2b00      	cmp	r3, #0
 8002646:	9310      	str	r3, [sp, #64]	; 0x40
 8002648:	dd12      	ble.n	8002670 <_svfprintf_r+0x588>
 800264a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800264c:	2b10      	cmp	r3, #16
 800264e:	4bab      	ldr	r3, [pc, #684]	; (80028fc <_svfprintf_r+0x814>)
 8002650:	6023      	str	r3, [r4, #0]
 8002652:	f300 81d9 	bgt.w	8002a08 <_svfprintf_r+0x920>
 8002656:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002658:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800265a:	6063      	str	r3, [r4, #4]
 800265c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800265e:	4413      	add	r3, r2
 8002660:	9323      	str	r3, [sp, #140]	; 0x8c
 8002662:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002664:	3301      	adds	r3, #1
 8002666:	2b07      	cmp	r3, #7
 8002668:	9322      	str	r3, [sp, #136]	; 0x88
 800266a:	f300 81e6 	bgt.w	8002a3a <_svfprintf_r+0x952>
 800266e:	3408      	adds	r4, #8
 8002670:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8002674:	b173      	cbz	r3, 8002694 <_svfprintf_r+0x5ac>
 8002676:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 800267a:	6023      	str	r3, [r4, #0]
 800267c:	2301      	movs	r3, #1
 800267e:	6063      	str	r3, [r4, #4]
 8002680:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002682:	3301      	adds	r3, #1
 8002684:	9323      	str	r3, [sp, #140]	; 0x8c
 8002686:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002688:	3301      	adds	r3, #1
 800268a:	2b07      	cmp	r3, #7
 800268c:	9322      	str	r3, [sp, #136]	; 0x88
 800268e:	f300 81de 	bgt.w	8002a4e <_svfprintf_r+0x966>
 8002692:	3408      	adds	r4, #8
 8002694:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8002696:	b16b      	cbz	r3, 80026b4 <_svfprintf_r+0x5cc>
 8002698:	ab1a      	add	r3, sp, #104	; 0x68
 800269a:	6023      	str	r3, [r4, #0]
 800269c:	2302      	movs	r3, #2
 800269e:	6063      	str	r3, [r4, #4]
 80026a0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80026a2:	3302      	adds	r3, #2
 80026a4:	9323      	str	r3, [sp, #140]	; 0x8c
 80026a6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80026a8:	3301      	adds	r3, #1
 80026aa:	2b07      	cmp	r3, #7
 80026ac:	9322      	str	r3, [sp, #136]	; 0x88
 80026ae:	f300 81d8 	bgt.w	8002a62 <_svfprintf_r+0x97a>
 80026b2:	3408      	adds	r4, #8
 80026b4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80026b6:	2b80      	cmp	r3, #128	; 0x80
 80026b8:	d118      	bne.n	80026ec <_svfprintf_r+0x604>
 80026ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80026bc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80026be:	1a9b      	subs	r3, r3, r2
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	9310      	str	r3, [sp, #64]	; 0x40
 80026c4:	dd12      	ble.n	80026ec <_svfprintf_r+0x604>
 80026c6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80026c8:	2b10      	cmp	r3, #16
 80026ca:	4b8d      	ldr	r3, [pc, #564]	; (8002900 <_svfprintf_r+0x818>)
 80026cc:	6023      	str	r3, [r4, #0]
 80026ce:	f300 81d2 	bgt.w	8002a76 <_svfprintf_r+0x98e>
 80026d2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80026d4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80026d6:	6063      	str	r3, [r4, #4]
 80026d8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80026da:	4413      	add	r3, r2
 80026dc:	9323      	str	r3, [sp, #140]	; 0x8c
 80026de:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80026e0:	3301      	adds	r3, #1
 80026e2:	2b07      	cmp	r3, #7
 80026e4:	9322      	str	r3, [sp, #136]	; 0x88
 80026e6:	f300 81df 	bgt.w	8002aa8 <_svfprintf_r+0x9c0>
 80026ea:	3408      	adds	r4, #8
 80026ec:	eba6 060b 	sub.w	r6, r6, fp
 80026f0:	2e00      	cmp	r6, #0
 80026f2:	dd0f      	ble.n	8002714 <_svfprintf_r+0x62c>
 80026f4:	4b82      	ldr	r3, [pc, #520]	; (8002900 <_svfprintf_r+0x818>)
 80026f6:	2e10      	cmp	r6, #16
 80026f8:	6023      	str	r3, [r4, #0]
 80026fa:	f300 81df 	bgt.w	8002abc <_svfprintf_r+0x9d4>
 80026fe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002700:	9823      	ldr	r0, [sp, #140]	; 0x8c
 8002702:	3301      	adds	r3, #1
 8002704:	6066      	str	r6, [r4, #4]
 8002706:	2b07      	cmp	r3, #7
 8002708:	4406      	add	r6, r0
 800270a:	9623      	str	r6, [sp, #140]	; 0x8c
 800270c:	9322      	str	r3, [sp, #136]	; 0x88
 800270e:	f300 81ec 	bgt.w	8002aea <_svfprintf_r+0xa02>
 8002712:	3408      	adds	r4, #8
 8002714:	05eb      	lsls	r3, r5, #23
 8002716:	f100 81f2 	bmi.w	8002afe <_svfprintf_r+0xa16>
 800271a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800271c:	e884 0900 	stmia.w	r4, {r8, fp}
 8002720:	445b      	add	r3, fp
 8002722:	9323      	str	r3, [sp, #140]	; 0x8c
 8002724:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002726:	3301      	adds	r3, #1
 8002728:	2b07      	cmp	r3, #7
 800272a:	9322      	str	r3, [sp, #136]	; 0x88
 800272c:	f340 8419 	ble.w	8002f62 <_svfprintf_r+0xe7a>
 8002730:	aa21      	add	r2, sp, #132	; 0x84
 8002732:	4649      	mov	r1, r9
 8002734:	4650      	mov	r0, sl
 8002736:	f002 f831 	bl	800479c <__ssprint_r>
 800273a:	2800      	cmp	r0, #0
 800273c:	f040 8431 	bne.w	8002fa2 <_svfprintf_r+0xeba>
 8002740:	ac2e      	add	r4, sp, #184	; 0xb8
 8002742:	076b      	lsls	r3, r5, #29
 8002744:	f100 8410 	bmi.w	8002f68 <_svfprintf_r+0xe80>
 8002748:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800274a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800274c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800274e:	428a      	cmp	r2, r1
 8002750:	bfac      	ite	ge
 8002752:	189b      	addge	r3, r3, r2
 8002754:	185b      	addlt	r3, r3, r1
 8002756:	930b      	str	r3, [sp, #44]	; 0x2c
 8002758:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800275a:	b13b      	cbz	r3, 800276c <_svfprintf_r+0x684>
 800275c:	aa21      	add	r2, sp, #132	; 0x84
 800275e:	4649      	mov	r1, r9
 8002760:	4650      	mov	r0, sl
 8002762:	f002 f81b 	bl	800479c <__ssprint_r>
 8002766:	2800      	cmp	r0, #0
 8002768:	f040 841b 	bne.w	8002fa2 <_svfprintf_r+0xeba>
 800276c:	2300      	movs	r3, #0
 800276e:	9f08      	ldr	r7, [sp, #32]
 8002770:	9322      	str	r3, [sp, #136]	; 0x88
 8002772:	ac2e      	add	r4, sp, #184	; 0xb8
 8002774:	e4f2      	b.n	800215c <_svfprintf_r+0x74>
 8002776:	9b06      	ldr	r3, [sp, #24]
 8002778:	2b65      	cmp	r3, #101	; 0x65
 800277a:	f77f af05 	ble.w	8002588 <_svfprintf_r+0x4a0>
 800277e:	9b06      	ldr	r3, [sp, #24]
 8002780:	2b66      	cmp	r3, #102	; 0x66
 8002782:	d124      	bne.n	80027ce <_svfprintf_r+0x6e6>
 8002784:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8002786:	2b00      	cmp	r3, #0
 8002788:	dd19      	ble.n	80027be <_svfprintf_r+0x6d6>
 800278a:	f1bb 0f00 	cmp.w	fp, #0
 800278e:	d101      	bne.n	8002794 <_svfprintf_r+0x6ac>
 8002790:	07ea      	lsls	r2, r5, #31
 8002792:	d502      	bpl.n	800279a <_svfprintf_r+0x6b2>
 8002794:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002796:	4413      	add	r3, r2
 8002798:	445b      	add	r3, fp
 800279a:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 800279c:	469b      	mov	fp, r3
 800279e:	e731      	b.n	8002604 <_svfprintf_r+0x51c>
 80027a0:	460a      	mov	r2, r1
 80027a2:	e707      	b.n	80025b4 <_svfprintf_r+0x4cc>
 80027a4:	f812 1b01 	ldrb.w	r1, [r2], #1
 80027a8:	f803 1b01 	strb.w	r1, [r3], #1
 80027ac:	e718      	b.n	80025e0 <_svfprintf_r+0x4f8>
 80027ae:	2230      	movs	r2, #48	; 0x30
 80027b0:	4413      	add	r3, r2
 80027b2:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 80027b6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 80027ba:	a91e      	add	r1, sp, #120	; 0x78
 80027bc:	e714      	b.n	80025e8 <_svfprintf_r+0x500>
 80027be:	f1bb 0f00 	cmp.w	fp, #0
 80027c2:	d101      	bne.n	80027c8 <_svfprintf_r+0x6e0>
 80027c4:	07eb      	lsls	r3, r5, #31
 80027c6:	d515      	bpl.n	80027f4 <_svfprintf_r+0x70c>
 80027c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80027ca:	3301      	adds	r3, #1
 80027cc:	e7e4      	b.n	8002798 <_svfprintf_r+0x6b0>
 80027ce:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80027d0:	9b07      	ldr	r3, [sp, #28]
 80027d2:	429a      	cmp	r2, r3
 80027d4:	db06      	blt.n	80027e4 <_svfprintf_r+0x6fc>
 80027d6:	07ef      	lsls	r7, r5, #31
 80027d8:	d50e      	bpl.n	80027f8 <_svfprintf_r+0x710>
 80027da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80027dc:	4413      	add	r3, r2
 80027de:	2267      	movs	r2, #103	; 0x67
 80027e0:	9206      	str	r2, [sp, #24]
 80027e2:	e7da      	b.n	800279a <_svfprintf_r+0x6b2>
 80027e4:	9b07      	ldr	r3, [sp, #28]
 80027e6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80027e8:	2a00      	cmp	r2, #0
 80027ea:	440b      	add	r3, r1
 80027ec:	dcf7      	bgt.n	80027de <_svfprintf_r+0x6f6>
 80027ee:	f1c2 0201 	rsb	r2, r2, #1
 80027f2:	e7f3      	b.n	80027dc <_svfprintf_r+0x6f4>
 80027f4:	2301      	movs	r3, #1
 80027f6:	e7d0      	b.n	800279a <_svfprintf_r+0x6b2>
 80027f8:	4613      	mov	r3, r2
 80027fa:	e7f0      	b.n	80027de <_svfprintf_r+0x6f6>
 80027fc:	b10b      	cbz	r3, 8002802 <_svfprintf_r+0x71a>
 80027fe:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8002802:	f015 0f20 	tst.w	r5, #32
 8002806:	f107 0304 	add.w	r3, r7, #4
 800280a:	d008      	beq.n	800281e <_svfprintf_r+0x736>
 800280c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800280e:	683a      	ldr	r2, [r7, #0]
 8002810:	17ce      	asrs	r6, r1, #31
 8002812:	4608      	mov	r0, r1
 8002814:	4631      	mov	r1, r6
 8002816:	e9c2 0100 	strd	r0, r1, [r2]
 800281a:	461f      	mov	r7, r3
 800281c:	e49e      	b.n	800215c <_svfprintf_r+0x74>
 800281e:	06ee      	lsls	r6, r5, #27
 8002820:	d503      	bpl.n	800282a <_svfprintf_r+0x742>
 8002822:	683a      	ldr	r2, [r7, #0]
 8002824:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002826:	6011      	str	r1, [r2, #0]
 8002828:	e7f7      	b.n	800281a <_svfprintf_r+0x732>
 800282a:	0668      	lsls	r0, r5, #25
 800282c:	d5f9      	bpl.n	8002822 <_svfprintf_r+0x73a>
 800282e:	683a      	ldr	r2, [r7, #0]
 8002830:	f8bd 102c 	ldrh.w	r1, [sp, #44]	; 0x2c
 8002834:	8011      	strh	r1, [r2, #0]
 8002836:	e7f0      	b.n	800281a <_svfprintf_r+0x732>
 8002838:	f045 0510 	orr.w	r5, r5, #16
 800283c:	f015 0320 	ands.w	r3, r5, #32
 8002840:	d022      	beq.n	8002888 <_svfprintf_r+0x7a0>
 8002842:	3707      	adds	r7, #7
 8002844:	f027 0707 	bic.w	r7, r7, #7
 8002848:	f107 0308 	add.w	r3, r7, #8
 800284c:	9308      	str	r3, [sp, #32]
 800284e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002852:	2300      	movs	r3, #0
 8002854:	2200      	movs	r2, #0
 8002856:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800285a:	f1bb 3fff 	cmp.w	fp, #4294967295
 800285e:	f000 83db 	beq.w	8003018 <_svfprintf_r+0xf30>
 8002862:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 8002866:	920f      	str	r2, [sp, #60]	; 0x3c
 8002868:	ea56 0207 	orrs.w	r2, r6, r7
 800286c:	f040 83d9 	bne.w	8003022 <_svfprintf_r+0xf3a>
 8002870:	f1bb 0f00 	cmp.w	fp, #0
 8002874:	f000 80aa 	beq.w	80029cc <_svfprintf_r+0x8e4>
 8002878:	2b01      	cmp	r3, #1
 800287a:	d076      	beq.n	800296a <_svfprintf_r+0x882>
 800287c:	2b02      	cmp	r3, #2
 800287e:	f000 8091 	beq.w	80029a4 <_svfprintf_r+0x8bc>
 8002882:	2600      	movs	r6, #0
 8002884:	2700      	movs	r7, #0
 8002886:	e3d2      	b.n	800302e <_svfprintf_r+0xf46>
 8002888:	1d3a      	adds	r2, r7, #4
 800288a:	f015 0110 	ands.w	r1, r5, #16
 800288e:	9208      	str	r2, [sp, #32]
 8002890:	d002      	beq.n	8002898 <_svfprintf_r+0x7b0>
 8002892:	683e      	ldr	r6, [r7, #0]
 8002894:	2700      	movs	r7, #0
 8002896:	e7dd      	b.n	8002854 <_svfprintf_r+0x76c>
 8002898:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 800289c:	d0f9      	beq.n	8002892 <_svfprintf_r+0x7aa>
 800289e:	883e      	ldrh	r6, [r7, #0]
 80028a0:	2700      	movs	r7, #0
 80028a2:	e7d6      	b.n	8002852 <_svfprintf_r+0x76a>
 80028a4:	1d3b      	adds	r3, r7, #4
 80028a6:	9308      	str	r3, [sp, #32]
 80028a8:	2330      	movs	r3, #48	; 0x30
 80028aa:	2278      	movs	r2, #120	; 0x78
 80028ac:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 80028b0:	4b14      	ldr	r3, [pc, #80]	; (8002904 <_svfprintf_r+0x81c>)
 80028b2:	683e      	ldr	r6, [r7, #0]
 80028b4:	9315      	str	r3, [sp, #84]	; 0x54
 80028b6:	2700      	movs	r7, #0
 80028b8:	f045 0502 	orr.w	r5, r5, #2
 80028bc:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 80028c0:	2302      	movs	r3, #2
 80028c2:	9206      	str	r2, [sp, #24]
 80028c4:	e7c6      	b.n	8002854 <_svfprintf_r+0x76c>
 80028c6:	2600      	movs	r6, #0
 80028c8:	1d3b      	adds	r3, r7, #4
 80028ca:	f1bb 3fff 	cmp.w	fp, #4294967295
 80028ce:	9308      	str	r3, [sp, #32]
 80028d0:	f8d7 8000 	ldr.w	r8, [r7]
 80028d4:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 80028d8:	d00a      	beq.n	80028f0 <_svfprintf_r+0x808>
 80028da:	465a      	mov	r2, fp
 80028dc:	4631      	mov	r1, r6
 80028de:	4640      	mov	r0, r8
 80028e0:	f001 fc54 	bl	800418c <memchr>
 80028e4:	2800      	cmp	r0, #0
 80028e6:	f000 808d 	beq.w	8002a04 <_svfprintf_r+0x91c>
 80028ea:	eba0 0b08 	sub.w	fp, r0, r8
 80028ee:	e5c4      	b.n	800247a <_svfprintf_r+0x392>
 80028f0:	4640      	mov	r0, r8
 80028f2:	f7fd fc2d 	bl	8000150 <strlen>
 80028f6:	4683      	mov	fp, r0
 80028f8:	e5bf      	b.n	800247a <_svfprintf_r+0x392>
 80028fa:	bf00      	nop
 80028fc:	08004f20 	.word	0x08004f20
 8002900:	08004f30 	.word	0x08004f30
 8002904:	08004f0d 	.word	0x08004f0d
 8002908:	f045 0510 	orr.w	r5, r5, #16
 800290c:	06a9      	lsls	r1, r5, #26
 800290e:	d509      	bpl.n	8002924 <_svfprintf_r+0x83c>
 8002910:	3707      	adds	r7, #7
 8002912:	f027 0707 	bic.w	r7, r7, #7
 8002916:	f107 0308 	add.w	r3, r7, #8
 800291a:	9308      	str	r3, [sp, #32]
 800291c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002920:	2301      	movs	r3, #1
 8002922:	e797      	b.n	8002854 <_svfprintf_r+0x76c>
 8002924:	1d3b      	adds	r3, r7, #4
 8002926:	f015 0f10 	tst.w	r5, #16
 800292a:	9308      	str	r3, [sp, #32]
 800292c:	d001      	beq.n	8002932 <_svfprintf_r+0x84a>
 800292e:	683e      	ldr	r6, [r7, #0]
 8002930:	e002      	b.n	8002938 <_svfprintf_r+0x850>
 8002932:	066a      	lsls	r2, r5, #25
 8002934:	d5fb      	bpl.n	800292e <_svfprintf_r+0x846>
 8002936:	883e      	ldrh	r6, [r7, #0]
 8002938:	2700      	movs	r7, #0
 800293a:	e7f1      	b.n	8002920 <_svfprintf_r+0x838>
 800293c:	b10b      	cbz	r3, 8002942 <_svfprintf_r+0x85a>
 800293e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8002942:	4ba3      	ldr	r3, [pc, #652]	; (8002bd0 <_svfprintf_r+0xae8>)
 8002944:	e4c5      	b.n	80022d2 <_svfprintf_r+0x1ea>
 8002946:	1d3b      	adds	r3, r7, #4
 8002948:	f015 0f10 	tst.w	r5, #16
 800294c:	9308      	str	r3, [sp, #32]
 800294e:	d001      	beq.n	8002954 <_svfprintf_r+0x86c>
 8002950:	683e      	ldr	r6, [r7, #0]
 8002952:	e002      	b.n	800295a <_svfprintf_r+0x872>
 8002954:	066e      	lsls	r6, r5, #25
 8002956:	d5fb      	bpl.n	8002950 <_svfprintf_r+0x868>
 8002958:	883e      	ldrh	r6, [r7, #0]
 800295a:	2700      	movs	r7, #0
 800295c:	e4c5      	b.n	80022ea <_svfprintf_r+0x202>
 800295e:	4643      	mov	r3, r8
 8002960:	e366      	b.n	8003030 <_svfprintf_r+0xf48>
 8002962:	2f00      	cmp	r7, #0
 8002964:	bf08      	it	eq
 8002966:	2e0a      	cmpeq	r6, #10
 8002968:	d205      	bcs.n	8002976 <_svfprintf_r+0x88e>
 800296a:	3630      	adds	r6, #48	; 0x30
 800296c:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8002970:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8002974:	e377      	b.n	8003066 <_svfprintf_r+0xf7e>
 8002976:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 800297a:	4630      	mov	r0, r6
 800297c:	4639      	mov	r1, r7
 800297e:	220a      	movs	r2, #10
 8002980:	2300      	movs	r3, #0
 8002982:	f7fe f8cd 	bl	8000b20 <__aeabi_uldivmod>
 8002986:	3230      	adds	r2, #48	; 0x30
 8002988:	f808 2d01 	strb.w	r2, [r8, #-1]!
 800298c:	2300      	movs	r3, #0
 800298e:	4630      	mov	r0, r6
 8002990:	4639      	mov	r1, r7
 8002992:	220a      	movs	r2, #10
 8002994:	f7fe f8c4 	bl	8000b20 <__aeabi_uldivmod>
 8002998:	4606      	mov	r6, r0
 800299a:	460f      	mov	r7, r1
 800299c:	ea56 0307 	orrs.w	r3, r6, r7
 80029a0:	d1eb      	bne.n	800297a <_svfprintf_r+0x892>
 80029a2:	e360      	b.n	8003066 <_svfprintf_r+0xf7e>
 80029a4:	2600      	movs	r6, #0
 80029a6:	2700      	movs	r7, #0
 80029a8:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 80029ac:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80029ae:	f006 030f 	and.w	r3, r6, #15
 80029b2:	5cd3      	ldrb	r3, [r2, r3]
 80029b4:	093a      	lsrs	r2, r7, #4
 80029b6:	f808 3d01 	strb.w	r3, [r8, #-1]!
 80029ba:	0933      	lsrs	r3, r6, #4
 80029bc:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 80029c0:	461e      	mov	r6, r3
 80029c2:	4617      	mov	r7, r2
 80029c4:	ea56 0307 	orrs.w	r3, r6, r7
 80029c8:	d1f0      	bne.n	80029ac <_svfprintf_r+0x8c4>
 80029ca:	e34c      	b.n	8003066 <_svfprintf_r+0xf7e>
 80029cc:	b93b      	cbnz	r3, 80029de <_svfprintf_r+0x8f6>
 80029ce:	07ea      	lsls	r2, r5, #31
 80029d0:	d505      	bpl.n	80029de <_svfprintf_r+0x8f6>
 80029d2:	2330      	movs	r3, #48	; 0x30
 80029d4:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 80029d8:	f808 3d41 	strb.w	r3, [r8, #-65]!
 80029dc:	e343      	b.n	8003066 <_svfprintf_r+0xf7e>
 80029de:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 80029e2:	e340      	b.n	8003066 <_svfprintf_r+0xf7e>
 80029e4:	b10b      	cbz	r3, 80029ea <_svfprintf_r+0x902>
 80029e6:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80029ea:	9b06      	ldr	r3, [sp, #24]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	f000 82f7 	beq.w	8002fe0 <_svfprintf_r+0xef8>
 80029f2:	2600      	movs	r6, #0
 80029f4:	f89d 3018 	ldrb.w	r3, [sp, #24]
 80029f8:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 80029fc:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8002a00:	9708      	str	r7, [sp, #32]
 8002a02:	e4e3      	b.n	80023cc <_svfprintf_r+0x2e4>
 8002a04:	4606      	mov	r6, r0
 8002a06:	e538      	b.n	800247a <_svfprintf_r+0x392>
 8002a08:	2310      	movs	r3, #16
 8002a0a:	6063      	str	r3, [r4, #4]
 8002a0c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002a0e:	3310      	adds	r3, #16
 8002a10:	9323      	str	r3, [sp, #140]	; 0x8c
 8002a12:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002a14:	3301      	adds	r3, #1
 8002a16:	2b07      	cmp	r3, #7
 8002a18:	9322      	str	r3, [sp, #136]	; 0x88
 8002a1a:	dc04      	bgt.n	8002a26 <_svfprintf_r+0x93e>
 8002a1c:	3408      	adds	r4, #8
 8002a1e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002a20:	3b10      	subs	r3, #16
 8002a22:	9310      	str	r3, [sp, #64]	; 0x40
 8002a24:	e611      	b.n	800264a <_svfprintf_r+0x562>
 8002a26:	aa21      	add	r2, sp, #132	; 0x84
 8002a28:	4649      	mov	r1, r9
 8002a2a:	4650      	mov	r0, sl
 8002a2c:	f001 feb6 	bl	800479c <__ssprint_r>
 8002a30:	2800      	cmp	r0, #0
 8002a32:	f040 82b6 	bne.w	8002fa2 <_svfprintf_r+0xeba>
 8002a36:	ac2e      	add	r4, sp, #184	; 0xb8
 8002a38:	e7f1      	b.n	8002a1e <_svfprintf_r+0x936>
 8002a3a:	aa21      	add	r2, sp, #132	; 0x84
 8002a3c:	4649      	mov	r1, r9
 8002a3e:	4650      	mov	r0, sl
 8002a40:	f001 feac 	bl	800479c <__ssprint_r>
 8002a44:	2800      	cmp	r0, #0
 8002a46:	f040 82ac 	bne.w	8002fa2 <_svfprintf_r+0xeba>
 8002a4a:	ac2e      	add	r4, sp, #184	; 0xb8
 8002a4c:	e610      	b.n	8002670 <_svfprintf_r+0x588>
 8002a4e:	aa21      	add	r2, sp, #132	; 0x84
 8002a50:	4649      	mov	r1, r9
 8002a52:	4650      	mov	r0, sl
 8002a54:	f001 fea2 	bl	800479c <__ssprint_r>
 8002a58:	2800      	cmp	r0, #0
 8002a5a:	f040 82a2 	bne.w	8002fa2 <_svfprintf_r+0xeba>
 8002a5e:	ac2e      	add	r4, sp, #184	; 0xb8
 8002a60:	e618      	b.n	8002694 <_svfprintf_r+0x5ac>
 8002a62:	aa21      	add	r2, sp, #132	; 0x84
 8002a64:	4649      	mov	r1, r9
 8002a66:	4650      	mov	r0, sl
 8002a68:	f001 fe98 	bl	800479c <__ssprint_r>
 8002a6c:	2800      	cmp	r0, #0
 8002a6e:	f040 8298 	bne.w	8002fa2 <_svfprintf_r+0xeba>
 8002a72:	ac2e      	add	r4, sp, #184	; 0xb8
 8002a74:	e61e      	b.n	80026b4 <_svfprintf_r+0x5cc>
 8002a76:	2310      	movs	r3, #16
 8002a78:	6063      	str	r3, [r4, #4]
 8002a7a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002a7c:	3310      	adds	r3, #16
 8002a7e:	9323      	str	r3, [sp, #140]	; 0x8c
 8002a80:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002a82:	3301      	adds	r3, #1
 8002a84:	2b07      	cmp	r3, #7
 8002a86:	9322      	str	r3, [sp, #136]	; 0x88
 8002a88:	dc04      	bgt.n	8002a94 <_svfprintf_r+0x9ac>
 8002a8a:	3408      	adds	r4, #8
 8002a8c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002a8e:	3b10      	subs	r3, #16
 8002a90:	9310      	str	r3, [sp, #64]	; 0x40
 8002a92:	e618      	b.n	80026c6 <_svfprintf_r+0x5de>
 8002a94:	aa21      	add	r2, sp, #132	; 0x84
 8002a96:	4649      	mov	r1, r9
 8002a98:	4650      	mov	r0, sl
 8002a9a:	f001 fe7f 	bl	800479c <__ssprint_r>
 8002a9e:	2800      	cmp	r0, #0
 8002aa0:	f040 827f 	bne.w	8002fa2 <_svfprintf_r+0xeba>
 8002aa4:	ac2e      	add	r4, sp, #184	; 0xb8
 8002aa6:	e7f1      	b.n	8002a8c <_svfprintf_r+0x9a4>
 8002aa8:	aa21      	add	r2, sp, #132	; 0x84
 8002aaa:	4649      	mov	r1, r9
 8002aac:	4650      	mov	r0, sl
 8002aae:	f001 fe75 	bl	800479c <__ssprint_r>
 8002ab2:	2800      	cmp	r0, #0
 8002ab4:	f040 8275 	bne.w	8002fa2 <_svfprintf_r+0xeba>
 8002ab8:	ac2e      	add	r4, sp, #184	; 0xb8
 8002aba:	e617      	b.n	80026ec <_svfprintf_r+0x604>
 8002abc:	2310      	movs	r3, #16
 8002abe:	6063      	str	r3, [r4, #4]
 8002ac0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002ac2:	3310      	adds	r3, #16
 8002ac4:	9323      	str	r3, [sp, #140]	; 0x8c
 8002ac6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002ac8:	3301      	adds	r3, #1
 8002aca:	2b07      	cmp	r3, #7
 8002acc:	9322      	str	r3, [sp, #136]	; 0x88
 8002ace:	dc02      	bgt.n	8002ad6 <_svfprintf_r+0x9ee>
 8002ad0:	3408      	adds	r4, #8
 8002ad2:	3e10      	subs	r6, #16
 8002ad4:	e60e      	b.n	80026f4 <_svfprintf_r+0x60c>
 8002ad6:	aa21      	add	r2, sp, #132	; 0x84
 8002ad8:	4649      	mov	r1, r9
 8002ada:	4650      	mov	r0, sl
 8002adc:	f001 fe5e 	bl	800479c <__ssprint_r>
 8002ae0:	2800      	cmp	r0, #0
 8002ae2:	f040 825e 	bne.w	8002fa2 <_svfprintf_r+0xeba>
 8002ae6:	ac2e      	add	r4, sp, #184	; 0xb8
 8002ae8:	e7f3      	b.n	8002ad2 <_svfprintf_r+0x9ea>
 8002aea:	aa21      	add	r2, sp, #132	; 0x84
 8002aec:	4649      	mov	r1, r9
 8002aee:	4650      	mov	r0, sl
 8002af0:	f001 fe54 	bl	800479c <__ssprint_r>
 8002af4:	2800      	cmp	r0, #0
 8002af6:	f040 8254 	bne.w	8002fa2 <_svfprintf_r+0xeba>
 8002afa:	ac2e      	add	r4, sp, #184	; 0xb8
 8002afc:	e60a      	b.n	8002714 <_svfprintf_r+0x62c>
 8002afe:	9b06      	ldr	r3, [sp, #24]
 8002b00:	2b65      	cmp	r3, #101	; 0x65
 8002b02:	f340 81a9 	ble.w	8002e58 <_svfprintf_r+0xd70>
 8002b06:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8002b08:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8002b0a:	980d      	ldr	r0, [sp, #52]	; 0x34
 8002b0c:	990e      	ldr	r1, [sp, #56]	; 0x38
 8002b0e:	f7fd ff47 	bl	80009a0 <__aeabi_dcmpeq>
 8002b12:	2800      	cmp	r0, #0
 8002b14:	d062      	beq.n	8002bdc <_svfprintf_r+0xaf4>
 8002b16:	4b2f      	ldr	r3, [pc, #188]	; (8002bd4 <_svfprintf_r+0xaec>)
 8002b18:	6023      	str	r3, [r4, #0]
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	6063      	str	r3, [r4, #4]
 8002b1e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002b20:	3301      	adds	r3, #1
 8002b22:	9323      	str	r3, [sp, #140]	; 0x8c
 8002b24:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002b26:	3301      	adds	r3, #1
 8002b28:	2b07      	cmp	r3, #7
 8002b2a:	9322      	str	r3, [sp, #136]	; 0x88
 8002b2c:	dc25      	bgt.n	8002b7a <_svfprintf_r+0xa92>
 8002b2e:	3408      	adds	r4, #8
 8002b30:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8002b32:	9a07      	ldr	r2, [sp, #28]
 8002b34:	4293      	cmp	r3, r2
 8002b36:	db02      	blt.n	8002b3e <_svfprintf_r+0xa56>
 8002b38:	07ee      	lsls	r6, r5, #31
 8002b3a:	f57f ae02 	bpl.w	8002742 <_svfprintf_r+0x65a>
 8002b3e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002b40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002b42:	6023      	str	r3, [r4, #0]
 8002b44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002b46:	6063      	str	r3, [r4, #4]
 8002b48:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002b4a:	4413      	add	r3, r2
 8002b4c:	9323      	str	r3, [sp, #140]	; 0x8c
 8002b4e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002b50:	3301      	adds	r3, #1
 8002b52:	2b07      	cmp	r3, #7
 8002b54:	9322      	str	r3, [sp, #136]	; 0x88
 8002b56:	dc1a      	bgt.n	8002b8e <_svfprintf_r+0xaa6>
 8002b58:	3408      	adds	r4, #8
 8002b5a:	9b07      	ldr	r3, [sp, #28]
 8002b5c:	1e5e      	subs	r6, r3, #1
 8002b5e:	2e00      	cmp	r6, #0
 8002b60:	f77f adef 	ble.w	8002742 <_svfprintf_r+0x65a>
 8002b64:	f04f 0810 	mov.w	r8, #16
 8002b68:	4f1b      	ldr	r7, [pc, #108]	; (8002bd8 <_svfprintf_r+0xaf0>)
 8002b6a:	2e10      	cmp	r6, #16
 8002b6c:	6027      	str	r7, [r4, #0]
 8002b6e:	dc18      	bgt.n	8002ba2 <_svfprintf_r+0xaba>
 8002b70:	6066      	str	r6, [r4, #4]
 8002b72:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002b74:	441e      	add	r6, r3
 8002b76:	9623      	str	r6, [sp, #140]	; 0x8c
 8002b78:	e5d4      	b.n	8002724 <_svfprintf_r+0x63c>
 8002b7a:	aa21      	add	r2, sp, #132	; 0x84
 8002b7c:	4649      	mov	r1, r9
 8002b7e:	4650      	mov	r0, sl
 8002b80:	f001 fe0c 	bl	800479c <__ssprint_r>
 8002b84:	2800      	cmp	r0, #0
 8002b86:	f040 820c 	bne.w	8002fa2 <_svfprintf_r+0xeba>
 8002b8a:	ac2e      	add	r4, sp, #184	; 0xb8
 8002b8c:	e7d0      	b.n	8002b30 <_svfprintf_r+0xa48>
 8002b8e:	aa21      	add	r2, sp, #132	; 0x84
 8002b90:	4649      	mov	r1, r9
 8002b92:	4650      	mov	r0, sl
 8002b94:	f001 fe02 	bl	800479c <__ssprint_r>
 8002b98:	2800      	cmp	r0, #0
 8002b9a:	f040 8202 	bne.w	8002fa2 <_svfprintf_r+0xeba>
 8002b9e:	ac2e      	add	r4, sp, #184	; 0xb8
 8002ba0:	e7db      	b.n	8002b5a <_svfprintf_r+0xa72>
 8002ba2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002ba4:	f8c4 8004 	str.w	r8, [r4, #4]
 8002ba8:	3310      	adds	r3, #16
 8002baa:	9323      	str	r3, [sp, #140]	; 0x8c
 8002bac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002bae:	3301      	adds	r3, #1
 8002bb0:	2b07      	cmp	r3, #7
 8002bb2:	9322      	str	r3, [sp, #136]	; 0x88
 8002bb4:	dc02      	bgt.n	8002bbc <_svfprintf_r+0xad4>
 8002bb6:	3408      	adds	r4, #8
 8002bb8:	3e10      	subs	r6, #16
 8002bba:	e7d6      	b.n	8002b6a <_svfprintf_r+0xa82>
 8002bbc:	aa21      	add	r2, sp, #132	; 0x84
 8002bbe:	4649      	mov	r1, r9
 8002bc0:	4650      	mov	r0, sl
 8002bc2:	f001 fdeb 	bl	800479c <__ssprint_r>
 8002bc6:	2800      	cmp	r0, #0
 8002bc8:	f040 81eb 	bne.w	8002fa2 <_svfprintf_r+0xeba>
 8002bcc:	ac2e      	add	r4, sp, #184	; 0xb8
 8002bce:	e7f3      	b.n	8002bb8 <_svfprintf_r+0xad0>
 8002bd0:	08004f0d 	.word	0x08004f0d
 8002bd4:	08004f1e 	.word	0x08004f1e
 8002bd8:	08004f30 	.word	0x08004f30
 8002bdc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	dc7a      	bgt.n	8002cd8 <_svfprintf_r+0xbf0>
 8002be2:	4b9b      	ldr	r3, [pc, #620]	; (8002e50 <_svfprintf_r+0xd68>)
 8002be4:	6023      	str	r3, [r4, #0]
 8002be6:	2301      	movs	r3, #1
 8002be8:	6063      	str	r3, [r4, #4]
 8002bea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002bec:	3301      	adds	r3, #1
 8002bee:	9323      	str	r3, [sp, #140]	; 0x8c
 8002bf0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002bf2:	3301      	adds	r3, #1
 8002bf4:	2b07      	cmp	r3, #7
 8002bf6:	9322      	str	r3, [sp, #136]	; 0x88
 8002bf8:	dc44      	bgt.n	8002c84 <_svfprintf_r+0xb9c>
 8002bfa:	3408      	adds	r4, #8
 8002bfc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8002bfe:	b923      	cbnz	r3, 8002c0a <_svfprintf_r+0xb22>
 8002c00:	9b07      	ldr	r3, [sp, #28]
 8002c02:	b913      	cbnz	r3, 8002c0a <_svfprintf_r+0xb22>
 8002c04:	07e8      	lsls	r0, r5, #31
 8002c06:	f57f ad9c 	bpl.w	8002742 <_svfprintf_r+0x65a>
 8002c0a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002c0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002c0e:	6023      	str	r3, [r4, #0]
 8002c10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002c12:	6063      	str	r3, [r4, #4]
 8002c14:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002c16:	4413      	add	r3, r2
 8002c18:	9323      	str	r3, [sp, #140]	; 0x8c
 8002c1a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	2b07      	cmp	r3, #7
 8002c20:	9322      	str	r3, [sp, #136]	; 0x88
 8002c22:	dc39      	bgt.n	8002c98 <_svfprintf_r+0xbb0>
 8002c24:	f104 0308 	add.w	r3, r4, #8
 8002c28:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8002c2a:	2e00      	cmp	r6, #0
 8002c2c:	da19      	bge.n	8002c62 <_svfprintf_r+0xb7a>
 8002c2e:	2410      	movs	r4, #16
 8002c30:	4f88      	ldr	r7, [pc, #544]	; (8002e54 <_svfprintf_r+0xd6c>)
 8002c32:	4276      	negs	r6, r6
 8002c34:	2e10      	cmp	r6, #16
 8002c36:	601f      	str	r7, [r3, #0]
 8002c38:	dc38      	bgt.n	8002cac <_svfprintf_r+0xbc4>
 8002c3a:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8002c3c:	605e      	str	r6, [r3, #4]
 8002c3e:	4416      	add	r6, r2
 8002c40:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8002c42:	9623      	str	r6, [sp, #140]	; 0x8c
 8002c44:	3201      	adds	r2, #1
 8002c46:	2a07      	cmp	r2, #7
 8002c48:	f103 0308 	add.w	r3, r3, #8
 8002c4c:	9222      	str	r2, [sp, #136]	; 0x88
 8002c4e:	dd08      	ble.n	8002c62 <_svfprintf_r+0xb7a>
 8002c50:	aa21      	add	r2, sp, #132	; 0x84
 8002c52:	4649      	mov	r1, r9
 8002c54:	4650      	mov	r0, sl
 8002c56:	f001 fda1 	bl	800479c <__ssprint_r>
 8002c5a:	2800      	cmp	r0, #0
 8002c5c:	f040 81a1 	bne.w	8002fa2 <_svfprintf_r+0xeba>
 8002c60:	ab2e      	add	r3, sp, #184	; 0xb8
 8002c62:	9a07      	ldr	r2, [sp, #28]
 8002c64:	9907      	ldr	r1, [sp, #28]
 8002c66:	605a      	str	r2, [r3, #4]
 8002c68:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8002c6a:	f8c3 8000 	str.w	r8, [r3]
 8002c6e:	440a      	add	r2, r1
 8002c70:	9223      	str	r2, [sp, #140]	; 0x8c
 8002c72:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8002c74:	3201      	adds	r2, #1
 8002c76:	2a07      	cmp	r2, #7
 8002c78:	9222      	str	r2, [sp, #136]	; 0x88
 8002c7a:	f73f ad59 	bgt.w	8002730 <_svfprintf_r+0x648>
 8002c7e:	f103 0408 	add.w	r4, r3, #8
 8002c82:	e55e      	b.n	8002742 <_svfprintf_r+0x65a>
 8002c84:	aa21      	add	r2, sp, #132	; 0x84
 8002c86:	4649      	mov	r1, r9
 8002c88:	4650      	mov	r0, sl
 8002c8a:	f001 fd87 	bl	800479c <__ssprint_r>
 8002c8e:	2800      	cmp	r0, #0
 8002c90:	f040 8187 	bne.w	8002fa2 <_svfprintf_r+0xeba>
 8002c94:	ac2e      	add	r4, sp, #184	; 0xb8
 8002c96:	e7b1      	b.n	8002bfc <_svfprintf_r+0xb14>
 8002c98:	aa21      	add	r2, sp, #132	; 0x84
 8002c9a:	4649      	mov	r1, r9
 8002c9c:	4650      	mov	r0, sl
 8002c9e:	f001 fd7d 	bl	800479c <__ssprint_r>
 8002ca2:	2800      	cmp	r0, #0
 8002ca4:	f040 817d 	bne.w	8002fa2 <_svfprintf_r+0xeba>
 8002ca8:	ab2e      	add	r3, sp, #184	; 0xb8
 8002caa:	e7bd      	b.n	8002c28 <_svfprintf_r+0xb40>
 8002cac:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8002cae:	605c      	str	r4, [r3, #4]
 8002cb0:	3210      	adds	r2, #16
 8002cb2:	9223      	str	r2, [sp, #140]	; 0x8c
 8002cb4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8002cb6:	3201      	adds	r2, #1
 8002cb8:	2a07      	cmp	r2, #7
 8002cba:	9222      	str	r2, [sp, #136]	; 0x88
 8002cbc:	dc02      	bgt.n	8002cc4 <_svfprintf_r+0xbdc>
 8002cbe:	3308      	adds	r3, #8
 8002cc0:	3e10      	subs	r6, #16
 8002cc2:	e7b7      	b.n	8002c34 <_svfprintf_r+0xb4c>
 8002cc4:	aa21      	add	r2, sp, #132	; 0x84
 8002cc6:	4649      	mov	r1, r9
 8002cc8:	4650      	mov	r0, sl
 8002cca:	f001 fd67 	bl	800479c <__ssprint_r>
 8002cce:	2800      	cmp	r0, #0
 8002cd0:	f040 8167 	bne.w	8002fa2 <_svfprintf_r+0xeba>
 8002cd4:	ab2e      	add	r3, sp, #184	; 0xb8
 8002cd6:	e7f3      	b.n	8002cc0 <_svfprintf_r+0xbd8>
 8002cd8:	9b07      	ldr	r3, [sp, #28]
 8002cda:	42bb      	cmp	r3, r7
 8002cdc:	bfa8      	it	ge
 8002cde:	463b      	movge	r3, r7
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	461e      	mov	r6, r3
 8002ce4:	dd0b      	ble.n	8002cfe <_svfprintf_r+0xc16>
 8002ce6:	6063      	str	r3, [r4, #4]
 8002ce8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002cea:	f8c4 8000 	str.w	r8, [r4]
 8002cee:	4433      	add	r3, r6
 8002cf0:	9323      	str	r3, [sp, #140]	; 0x8c
 8002cf2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002cf4:	3301      	adds	r3, #1
 8002cf6:	2b07      	cmp	r3, #7
 8002cf8:	9322      	str	r3, [sp, #136]	; 0x88
 8002cfa:	dc5f      	bgt.n	8002dbc <_svfprintf_r+0xcd4>
 8002cfc:	3408      	adds	r4, #8
 8002cfe:	2e00      	cmp	r6, #0
 8002d00:	bfb4      	ite	lt
 8002d02:	463e      	movlt	r6, r7
 8002d04:	1bbe      	subge	r6, r7, r6
 8002d06:	2e00      	cmp	r6, #0
 8002d08:	dd0f      	ble.n	8002d2a <_svfprintf_r+0xc42>
 8002d0a:	f8df b148 	ldr.w	fp, [pc, #328]	; 8002e54 <_svfprintf_r+0xd6c>
 8002d0e:	2e10      	cmp	r6, #16
 8002d10:	f8c4 b000 	str.w	fp, [r4]
 8002d14:	dc5c      	bgt.n	8002dd0 <_svfprintf_r+0xce8>
 8002d16:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002d18:	6066      	str	r6, [r4, #4]
 8002d1a:	441e      	add	r6, r3
 8002d1c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002d1e:	9623      	str	r6, [sp, #140]	; 0x8c
 8002d20:	3301      	adds	r3, #1
 8002d22:	2b07      	cmp	r3, #7
 8002d24:	9322      	str	r3, [sp, #136]	; 0x88
 8002d26:	dc6a      	bgt.n	8002dfe <_svfprintf_r+0xd16>
 8002d28:	3408      	adds	r4, #8
 8002d2a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8002d2c:	9a07      	ldr	r2, [sp, #28]
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	db01      	blt.n	8002d36 <_svfprintf_r+0xc4e>
 8002d32:	07e9      	lsls	r1, r5, #31
 8002d34:	d50d      	bpl.n	8002d52 <_svfprintf_r+0xc6a>
 8002d36:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002d38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002d3a:	6023      	str	r3, [r4, #0]
 8002d3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002d3e:	6063      	str	r3, [r4, #4]
 8002d40:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002d42:	4413      	add	r3, r2
 8002d44:	9323      	str	r3, [sp, #140]	; 0x8c
 8002d46:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002d48:	3301      	adds	r3, #1
 8002d4a:	2b07      	cmp	r3, #7
 8002d4c:	9322      	str	r3, [sp, #136]	; 0x88
 8002d4e:	dc60      	bgt.n	8002e12 <_svfprintf_r+0xd2a>
 8002d50:	3408      	adds	r4, #8
 8002d52:	9b07      	ldr	r3, [sp, #28]
 8002d54:	9a07      	ldr	r2, [sp, #28]
 8002d56:	1bde      	subs	r6, r3, r7
 8002d58:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8002d5a:	1ad3      	subs	r3, r2, r3
 8002d5c:	429e      	cmp	r6, r3
 8002d5e:	bfa8      	it	ge
 8002d60:	461e      	movge	r6, r3
 8002d62:	2e00      	cmp	r6, #0
 8002d64:	dd0b      	ble.n	8002d7e <_svfprintf_r+0xc96>
 8002d66:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002d68:	4447      	add	r7, r8
 8002d6a:	4433      	add	r3, r6
 8002d6c:	9323      	str	r3, [sp, #140]	; 0x8c
 8002d6e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002d70:	6027      	str	r7, [r4, #0]
 8002d72:	3301      	adds	r3, #1
 8002d74:	2b07      	cmp	r3, #7
 8002d76:	6066      	str	r6, [r4, #4]
 8002d78:	9322      	str	r3, [sp, #136]	; 0x88
 8002d7a:	dc54      	bgt.n	8002e26 <_svfprintf_r+0xd3e>
 8002d7c:	3408      	adds	r4, #8
 8002d7e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8002d80:	9a07      	ldr	r2, [sp, #28]
 8002d82:	2e00      	cmp	r6, #0
 8002d84:	eba2 0303 	sub.w	r3, r2, r3
 8002d88:	bfb4      	ite	lt
 8002d8a:	461e      	movlt	r6, r3
 8002d8c:	1b9e      	subge	r6, r3, r6
 8002d8e:	2e00      	cmp	r6, #0
 8002d90:	f77f acd7 	ble.w	8002742 <_svfprintf_r+0x65a>
 8002d94:	f04f 0810 	mov.w	r8, #16
 8002d98:	4f2e      	ldr	r7, [pc, #184]	; (8002e54 <_svfprintf_r+0xd6c>)
 8002d9a:	2e10      	cmp	r6, #16
 8002d9c:	6027      	str	r7, [r4, #0]
 8002d9e:	f77f aee7 	ble.w	8002b70 <_svfprintf_r+0xa88>
 8002da2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002da4:	f8c4 8004 	str.w	r8, [r4, #4]
 8002da8:	3310      	adds	r3, #16
 8002daa:	9323      	str	r3, [sp, #140]	; 0x8c
 8002dac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002dae:	3301      	adds	r3, #1
 8002db0:	2b07      	cmp	r3, #7
 8002db2:	9322      	str	r3, [sp, #136]	; 0x88
 8002db4:	dc41      	bgt.n	8002e3a <_svfprintf_r+0xd52>
 8002db6:	3408      	adds	r4, #8
 8002db8:	3e10      	subs	r6, #16
 8002dba:	e7ee      	b.n	8002d9a <_svfprintf_r+0xcb2>
 8002dbc:	aa21      	add	r2, sp, #132	; 0x84
 8002dbe:	4649      	mov	r1, r9
 8002dc0:	4650      	mov	r0, sl
 8002dc2:	f001 fceb 	bl	800479c <__ssprint_r>
 8002dc6:	2800      	cmp	r0, #0
 8002dc8:	f040 80eb 	bne.w	8002fa2 <_svfprintf_r+0xeba>
 8002dcc:	ac2e      	add	r4, sp, #184	; 0xb8
 8002dce:	e796      	b.n	8002cfe <_svfprintf_r+0xc16>
 8002dd0:	2310      	movs	r3, #16
 8002dd2:	6063      	str	r3, [r4, #4]
 8002dd4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002dd6:	3310      	adds	r3, #16
 8002dd8:	9323      	str	r3, [sp, #140]	; 0x8c
 8002dda:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002ddc:	3301      	adds	r3, #1
 8002dde:	2b07      	cmp	r3, #7
 8002de0:	9322      	str	r3, [sp, #136]	; 0x88
 8002de2:	dc02      	bgt.n	8002dea <_svfprintf_r+0xd02>
 8002de4:	3408      	adds	r4, #8
 8002de6:	3e10      	subs	r6, #16
 8002de8:	e791      	b.n	8002d0e <_svfprintf_r+0xc26>
 8002dea:	aa21      	add	r2, sp, #132	; 0x84
 8002dec:	4649      	mov	r1, r9
 8002dee:	4650      	mov	r0, sl
 8002df0:	f001 fcd4 	bl	800479c <__ssprint_r>
 8002df4:	2800      	cmp	r0, #0
 8002df6:	f040 80d4 	bne.w	8002fa2 <_svfprintf_r+0xeba>
 8002dfa:	ac2e      	add	r4, sp, #184	; 0xb8
 8002dfc:	e7f3      	b.n	8002de6 <_svfprintf_r+0xcfe>
 8002dfe:	aa21      	add	r2, sp, #132	; 0x84
 8002e00:	4649      	mov	r1, r9
 8002e02:	4650      	mov	r0, sl
 8002e04:	f001 fcca 	bl	800479c <__ssprint_r>
 8002e08:	2800      	cmp	r0, #0
 8002e0a:	f040 80ca 	bne.w	8002fa2 <_svfprintf_r+0xeba>
 8002e0e:	ac2e      	add	r4, sp, #184	; 0xb8
 8002e10:	e78b      	b.n	8002d2a <_svfprintf_r+0xc42>
 8002e12:	aa21      	add	r2, sp, #132	; 0x84
 8002e14:	4649      	mov	r1, r9
 8002e16:	4650      	mov	r0, sl
 8002e18:	f001 fcc0 	bl	800479c <__ssprint_r>
 8002e1c:	2800      	cmp	r0, #0
 8002e1e:	f040 80c0 	bne.w	8002fa2 <_svfprintf_r+0xeba>
 8002e22:	ac2e      	add	r4, sp, #184	; 0xb8
 8002e24:	e795      	b.n	8002d52 <_svfprintf_r+0xc6a>
 8002e26:	aa21      	add	r2, sp, #132	; 0x84
 8002e28:	4649      	mov	r1, r9
 8002e2a:	4650      	mov	r0, sl
 8002e2c:	f001 fcb6 	bl	800479c <__ssprint_r>
 8002e30:	2800      	cmp	r0, #0
 8002e32:	f040 80b6 	bne.w	8002fa2 <_svfprintf_r+0xeba>
 8002e36:	ac2e      	add	r4, sp, #184	; 0xb8
 8002e38:	e7a1      	b.n	8002d7e <_svfprintf_r+0xc96>
 8002e3a:	aa21      	add	r2, sp, #132	; 0x84
 8002e3c:	4649      	mov	r1, r9
 8002e3e:	4650      	mov	r0, sl
 8002e40:	f001 fcac 	bl	800479c <__ssprint_r>
 8002e44:	2800      	cmp	r0, #0
 8002e46:	f040 80ac 	bne.w	8002fa2 <_svfprintf_r+0xeba>
 8002e4a:	ac2e      	add	r4, sp, #184	; 0xb8
 8002e4c:	e7b4      	b.n	8002db8 <_svfprintf_r+0xcd0>
 8002e4e:	bf00      	nop
 8002e50:	08004f1e 	.word	0x08004f1e
 8002e54:	08004f30 	.word	0x08004f30
 8002e58:	9b07      	ldr	r3, [sp, #28]
 8002e5a:	2b01      	cmp	r3, #1
 8002e5c:	dc01      	bgt.n	8002e62 <_svfprintf_r+0xd7a>
 8002e5e:	07ea      	lsls	r2, r5, #31
 8002e60:	d576      	bpl.n	8002f50 <_svfprintf_r+0xe68>
 8002e62:	2301      	movs	r3, #1
 8002e64:	6063      	str	r3, [r4, #4]
 8002e66:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002e68:	f8c4 8000 	str.w	r8, [r4]
 8002e6c:	3301      	adds	r3, #1
 8002e6e:	9323      	str	r3, [sp, #140]	; 0x8c
 8002e70:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002e72:	3301      	adds	r3, #1
 8002e74:	2b07      	cmp	r3, #7
 8002e76:	9322      	str	r3, [sp, #136]	; 0x88
 8002e78:	dc36      	bgt.n	8002ee8 <_svfprintf_r+0xe00>
 8002e7a:	3408      	adds	r4, #8
 8002e7c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002e7e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002e80:	6023      	str	r3, [r4, #0]
 8002e82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002e84:	6063      	str	r3, [r4, #4]
 8002e86:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002e88:	4413      	add	r3, r2
 8002e8a:	9323      	str	r3, [sp, #140]	; 0x8c
 8002e8c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002e8e:	3301      	adds	r3, #1
 8002e90:	2b07      	cmp	r3, #7
 8002e92:	9322      	str	r3, [sp, #136]	; 0x88
 8002e94:	dc31      	bgt.n	8002efa <_svfprintf_r+0xe12>
 8002e96:	3408      	adds	r4, #8
 8002e98:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8002e9a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8002e9c:	980d      	ldr	r0, [sp, #52]	; 0x34
 8002e9e:	990e      	ldr	r1, [sp, #56]	; 0x38
 8002ea0:	f7fd fd7e 	bl	80009a0 <__aeabi_dcmpeq>
 8002ea4:	9b07      	ldr	r3, [sp, #28]
 8002ea6:	1e5e      	subs	r6, r3, #1
 8002ea8:	2800      	cmp	r0, #0
 8002eaa:	d12f      	bne.n	8002f0c <_svfprintf_r+0xe24>
 8002eac:	f108 0301 	add.w	r3, r8, #1
 8002eb0:	e884 0048 	stmia.w	r4, {r3, r6}
 8002eb4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002eb6:	9a07      	ldr	r2, [sp, #28]
 8002eb8:	3b01      	subs	r3, #1
 8002eba:	4413      	add	r3, r2
 8002ebc:	9323      	str	r3, [sp, #140]	; 0x8c
 8002ebe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002ec0:	3301      	adds	r3, #1
 8002ec2:	2b07      	cmp	r3, #7
 8002ec4:	9322      	str	r3, [sp, #136]	; 0x88
 8002ec6:	dd4a      	ble.n	8002f5e <_svfprintf_r+0xe76>
 8002ec8:	aa21      	add	r2, sp, #132	; 0x84
 8002eca:	4649      	mov	r1, r9
 8002ecc:	4650      	mov	r0, sl
 8002ece:	f001 fc65 	bl	800479c <__ssprint_r>
 8002ed2:	2800      	cmp	r0, #0
 8002ed4:	d165      	bne.n	8002fa2 <_svfprintf_r+0xeba>
 8002ed6:	ac2e      	add	r4, sp, #184	; 0xb8
 8002ed8:	ab1d      	add	r3, sp, #116	; 0x74
 8002eda:	6023      	str	r3, [r4, #0]
 8002edc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8002ede:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8002ee0:	6063      	str	r3, [r4, #4]
 8002ee2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002ee4:	4413      	add	r3, r2
 8002ee6:	e41c      	b.n	8002722 <_svfprintf_r+0x63a>
 8002ee8:	aa21      	add	r2, sp, #132	; 0x84
 8002eea:	4649      	mov	r1, r9
 8002eec:	4650      	mov	r0, sl
 8002eee:	f001 fc55 	bl	800479c <__ssprint_r>
 8002ef2:	2800      	cmp	r0, #0
 8002ef4:	d155      	bne.n	8002fa2 <_svfprintf_r+0xeba>
 8002ef6:	ac2e      	add	r4, sp, #184	; 0xb8
 8002ef8:	e7c0      	b.n	8002e7c <_svfprintf_r+0xd94>
 8002efa:	aa21      	add	r2, sp, #132	; 0x84
 8002efc:	4649      	mov	r1, r9
 8002efe:	4650      	mov	r0, sl
 8002f00:	f001 fc4c 	bl	800479c <__ssprint_r>
 8002f04:	2800      	cmp	r0, #0
 8002f06:	d14c      	bne.n	8002fa2 <_svfprintf_r+0xeba>
 8002f08:	ac2e      	add	r4, sp, #184	; 0xb8
 8002f0a:	e7c5      	b.n	8002e98 <_svfprintf_r+0xdb0>
 8002f0c:	2e00      	cmp	r6, #0
 8002f0e:	dde3      	ble.n	8002ed8 <_svfprintf_r+0xdf0>
 8002f10:	f04f 0810 	mov.w	r8, #16
 8002f14:	4f58      	ldr	r7, [pc, #352]	; (8003078 <_svfprintf_r+0xf90>)
 8002f16:	2e10      	cmp	r6, #16
 8002f18:	6027      	str	r7, [r4, #0]
 8002f1a:	dc04      	bgt.n	8002f26 <_svfprintf_r+0xe3e>
 8002f1c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002f1e:	6066      	str	r6, [r4, #4]
 8002f20:	441e      	add	r6, r3
 8002f22:	9623      	str	r6, [sp, #140]	; 0x8c
 8002f24:	e7cb      	b.n	8002ebe <_svfprintf_r+0xdd6>
 8002f26:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002f28:	f8c4 8004 	str.w	r8, [r4, #4]
 8002f2c:	3310      	adds	r3, #16
 8002f2e:	9323      	str	r3, [sp, #140]	; 0x8c
 8002f30:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002f32:	3301      	adds	r3, #1
 8002f34:	2b07      	cmp	r3, #7
 8002f36:	9322      	str	r3, [sp, #136]	; 0x88
 8002f38:	dc02      	bgt.n	8002f40 <_svfprintf_r+0xe58>
 8002f3a:	3408      	adds	r4, #8
 8002f3c:	3e10      	subs	r6, #16
 8002f3e:	e7ea      	b.n	8002f16 <_svfprintf_r+0xe2e>
 8002f40:	aa21      	add	r2, sp, #132	; 0x84
 8002f42:	4649      	mov	r1, r9
 8002f44:	4650      	mov	r0, sl
 8002f46:	f001 fc29 	bl	800479c <__ssprint_r>
 8002f4a:	bb50      	cbnz	r0, 8002fa2 <_svfprintf_r+0xeba>
 8002f4c:	ac2e      	add	r4, sp, #184	; 0xb8
 8002f4e:	e7f5      	b.n	8002f3c <_svfprintf_r+0xe54>
 8002f50:	2301      	movs	r3, #1
 8002f52:	6063      	str	r3, [r4, #4]
 8002f54:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002f56:	f8c4 8000 	str.w	r8, [r4]
 8002f5a:	3301      	adds	r3, #1
 8002f5c:	e7ae      	b.n	8002ebc <_svfprintf_r+0xdd4>
 8002f5e:	3408      	adds	r4, #8
 8002f60:	e7ba      	b.n	8002ed8 <_svfprintf_r+0xdf0>
 8002f62:	3408      	adds	r4, #8
 8002f64:	f7ff bbed 	b.w	8002742 <_svfprintf_r+0x65a>
 8002f68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002f6a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002f6c:	1a9d      	subs	r5, r3, r2
 8002f6e:	2d00      	cmp	r5, #0
 8002f70:	f77f abea 	ble.w	8002748 <_svfprintf_r+0x660>
 8002f74:	2610      	movs	r6, #16
 8002f76:	4b41      	ldr	r3, [pc, #260]	; (800307c <_svfprintf_r+0xf94>)
 8002f78:	2d10      	cmp	r5, #16
 8002f7a:	6023      	str	r3, [r4, #0]
 8002f7c:	dc1b      	bgt.n	8002fb6 <_svfprintf_r+0xece>
 8002f7e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002f80:	6065      	str	r5, [r4, #4]
 8002f82:	441d      	add	r5, r3
 8002f84:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002f86:	9523      	str	r5, [sp, #140]	; 0x8c
 8002f88:	3301      	adds	r3, #1
 8002f8a:	2b07      	cmp	r3, #7
 8002f8c:	9322      	str	r3, [sp, #136]	; 0x88
 8002f8e:	f77f abdb 	ble.w	8002748 <_svfprintf_r+0x660>
 8002f92:	aa21      	add	r2, sp, #132	; 0x84
 8002f94:	4649      	mov	r1, r9
 8002f96:	4650      	mov	r0, sl
 8002f98:	f001 fc00 	bl	800479c <__ssprint_r>
 8002f9c:	2800      	cmp	r0, #0
 8002f9e:	f43f abd3 	beq.w	8002748 <_svfprintf_r+0x660>
 8002fa2:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8002fa6:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002faa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002fac:	bf18      	it	ne
 8002fae:	f04f 33ff 	movne.w	r3, #4294967295
 8002fb2:	f7ff b8bd 	b.w	8002130 <_svfprintf_r+0x48>
 8002fb6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002fb8:	6066      	str	r6, [r4, #4]
 8002fba:	3310      	adds	r3, #16
 8002fbc:	9323      	str	r3, [sp, #140]	; 0x8c
 8002fbe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002fc0:	3301      	adds	r3, #1
 8002fc2:	2b07      	cmp	r3, #7
 8002fc4:	9322      	str	r3, [sp, #136]	; 0x88
 8002fc6:	dc02      	bgt.n	8002fce <_svfprintf_r+0xee6>
 8002fc8:	3408      	adds	r4, #8
 8002fca:	3d10      	subs	r5, #16
 8002fcc:	e7d3      	b.n	8002f76 <_svfprintf_r+0xe8e>
 8002fce:	aa21      	add	r2, sp, #132	; 0x84
 8002fd0:	4649      	mov	r1, r9
 8002fd2:	4650      	mov	r0, sl
 8002fd4:	f001 fbe2 	bl	800479c <__ssprint_r>
 8002fd8:	2800      	cmp	r0, #0
 8002fda:	d1e2      	bne.n	8002fa2 <_svfprintf_r+0xeba>
 8002fdc:	ac2e      	add	r4, sp, #184	; 0xb8
 8002fde:	e7f4      	b.n	8002fca <_svfprintf_r+0xee2>
 8002fe0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d0dd      	beq.n	8002fa2 <_svfprintf_r+0xeba>
 8002fe6:	aa21      	add	r2, sp, #132	; 0x84
 8002fe8:	4649      	mov	r1, r9
 8002fea:	4650      	mov	r0, sl
 8002fec:	f001 fbd6 	bl	800479c <__ssprint_r>
 8002ff0:	e7d7      	b.n	8002fa2 <_svfprintf_r+0xeba>
 8002ff2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8002ff4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002ff6:	980d      	ldr	r0, [sp, #52]	; 0x34
 8002ff8:	990e      	ldr	r1, [sp, #56]	; 0x38
 8002ffa:	f7fd fd03 	bl	8000a04 <__aeabi_dcmpun>
 8002ffe:	2800      	cmp	r0, #0
 8003000:	f43f aa3d 	beq.w	800247e <_svfprintf_r+0x396>
 8003004:	4b1e      	ldr	r3, [pc, #120]	; (8003080 <_svfprintf_r+0xf98>)
 8003006:	4a1f      	ldr	r2, [pc, #124]	; (8003084 <_svfprintf_r+0xf9c>)
 8003008:	f7ff ba2d 	b.w	8002466 <_svfprintf_r+0x37e>
 800300c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800300e:	eba3 0308 	sub.w	r3, r3, r8
 8003012:	9307      	str	r3, [sp, #28]
 8003014:	f7ff baaf 	b.w	8002576 <_svfprintf_r+0x48e>
 8003018:	ea56 0207 	orrs.w	r2, r6, r7
 800301c:	950f      	str	r5, [sp, #60]	; 0x3c
 800301e:	f43f ac2b 	beq.w	8002878 <_svfprintf_r+0x790>
 8003022:	2b01      	cmp	r3, #1
 8003024:	f43f ac9d 	beq.w	8002962 <_svfprintf_r+0x87a>
 8003028:	2b02      	cmp	r3, #2
 800302a:	f43f acbd 	beq.w	80029a8 <_svfprintf_r+0x8c0>
 800302e:	ab2e      	add	r3, sp, #184	; 0xb8
 8003030:	08f1      	lsrs	r1, r6, #3
 8003032:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8003036:	08f8      	lsrs	r0, r7, #3
 8003038:	f006 0207 	and.w	r2, r6, #7
 800303c:	4607      	mov	r7, r0
 800303e:	460e      	mov	r6, r1
 8003040:	3230      	adds	r2, #48	; 0x30
 8003042:	ea56 0107 	orrs.w	r1, r6, r7
 8003046:	f103 38ff 	add.w	r8, r3, #4294967295
 800304a:	f803 2c01 	strb.w	r2, [r3, #-1]
 800304e:	f47f ac86 	bne.w	800295e <_svfprintf_r+0x876>
 8003052:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8003054:	07c9      	lsls	r1, r1, #31
 8003056:	d506      	bpl.n	8003066 <_svfprintf_r+0xf7e>
 8003058:	2a30      	cmp	r2, #48	; 0x30
 800305a:	d004      	beq.n	8003066 <_svfprintf_r+0xf7e>
 800305c:	2230      	movs	r2, #48	; 0x30
 800305e:	f808 2c01 	strb.w	r2, [r8, #-1]
 8003062:	f1a3 0802 	sub.w	r8, r3, #2
 8003066:	ab2e      	add	r3, sp, #184	; 0xb8
 8003068:	465e      	mov	r6, fp
 800306a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800306c:	eba3 0b08 	sub.w	fp, r3, r8
 8003070:	2700      	movs	r7, #0
 8003072:	f7ff bace 	b.w	8002612 <_svfprintf_r+0x52a>
 8003076:	bf00      	nop
 8003078:	08004f30 	.word	0x08004f30
 800307c:	08004f20 	.word	0x08004f20
 8003080:	08004ef4 	.word	0x08004ef4
 8003084:	08004ef8 	.word	0x08004ef8

08003088 <quorem>:
 8003088:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800308c:	6903      	ldr	r3, [r0, #16]
 800308e:	690c      	ldr	r4, [r1, #16]
 8003090:	4680      	mov	r8, r0
 8003092:	429c      	cmp	r4, r3
 8003094:	f300 8082 	bgt.w	800319c <quorem+0x114>
 8003098:	3c01      	subs	r4, #1
 800309a:	f101 0714 	add.w	r7, r1, #20
 800309e:	f100 0614 	add.w	r6, r0, #20
 80030a2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80030a6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80030aa:	3501      	adds	r5, #1
 80030ac:	fbb0 f5f5 	udiv	r5, r0, r5
 80030b0:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 80030b4:	eb06 030e 	add.w	r3, r6, lr
 80030b8:	eb07 090e 	add.w	r9, r7, lr
 80030bc:	9301      	str	r3, [sp, #4]
 80030be:	b38d      	cbz	r5, 8003124 <quorem+0x9c>
 80030c0:	f04f 0a00 	mov.w	sl, #0
 80030c4:	4638      	mov	r0, r7
 80030c6:	46b4      	mov	ip, r6
 80030c8:	46d3      	mov	fp, sl
 80030ca:	f850 2b04 	ldr.w	r2, [r0], #4
 80030ce:	b293      	uxth	r3, r2
 80030d0:	fb05 a303 	mla	r3, r5, r3, sl
 80030d4:	0c12      	lsrs	r2, r2, #16
 80030d6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80030da:	fb05 a202 	mla	r2, r5, r2, sl
 80030de:	b29b      	uxth	r3, r3
 80030e0:	ebab 0303 	sub.w	r3, fp, r3
 80030e4:	f8bc b000 	ldrh.w	fp, [ip]
 80030e8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80030ec:	445b      	add	r3, fp
 80030ee:	fa1f fb82 	uxth.w	fp, r2
 80030f2:	f8dc 2000 	ldr.w	r2, [ip]
 80030f6:	4581      	cmp	r9, r0
 80030f8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80030fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003100:	b29b      	uxth	r3, r3
 8003102:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003106:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800310a:	f84c 3b04 	str.w	r3, [ip], #4
 800310e:	d2dc      	bcs.n	80030ca <quorem+0x42>
 8003110:	f856 300e 	ldr.w	r3, [r6, lr]
 8003114:	b933      	cbnz	r3, 8003124 <quorem+0x9c>
 8003116:	9b01      	ldr	r3, [sp, #4]
 8003118:	3b04      	subs	r3, #4
 800311a:	429e      	cmp	r6, r3
 800311c:	461a      	mov	r2, r3
 800311e:	d331      	bcc.n	8003184 <quorem+0xfc>
 8003120:	f8c8 4010 	str.w	r4, [r8, #16]
 8003124:	4640      	mov	r0, r8
 8003126:	f001 fa60 	bl	80045ea <__mcmp>
 800312a:	2800      	cmp	r0, #0
 800312c:	db26      	blt.n	800317c <quorem+0xf4>
 800312e:	4630      	mov	r0, r6
 8003130:	f04f 0e00 	mov.w	lr, #0
 8003134:	3501      	adds	r5, #1
 8003136:	f857 1b04 	ldr.w	r1, [r7], #4
 800313a:	f8d0 c000 	ldr.w	ip, [r0]
 800313e:	b28b      	uxth	r3, r1
 8003140:	ebae 0303 	sub.w	r3, lr, r3
 8003144:	fa1f f28c 	uxth.w	r2, ip
 8003148:	4413      	add	r3, r2
 800314a:	0c0a      	lsrs	r2, r1, #16
 800314c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8003150:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003154:	b29b      	uxth	r3, r3
 8003156:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800315a:	45b9      	cmp	r9, r7
 800315c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8003160:	f840 3b04 	str.w	r3, [r0], #4
 8003164:	d2e7      	bcs.n	8003136 <quorem+0xae>
 8003166:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800316a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800316e:	b92a      	cbnz	r2, 800317c <quorem+0xf4>
 8003170:	3b04      	subs	r3, #4
 8003172:	429e      	cmp	r6, r3
 8003174:	461a      	mov	r2, r3
 8003176:	d30b      	bcc.n	8003190 <quorem+0x108>
 8003178:	f8c8 4010 	str.w	r4, [r8, #16]
 800317c:	4628      	mov	r0, r5
 800317e:	b003      	add	sp, #12
 8003180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003184:	6812      	ldr	r2, [r2, #0]
 8003186:	3b04      	subs	r3, #4
 8003188:	2a00      	cmp	r2, #0
 800318a:	d1c9      	bne.n	8003120 <quorem+0x98>
 800318c:	3c01      	subs	r4, #1
 800318e:	e7c4      	b.n	800311a <quorem+0x92>
 8003190:	6812      	ldr	r2, [r2, #0]
 8003192:	3b04      	subs	r3, #4
 8003194:	2a00      	cmp	r2, #0
 8003196:	d1ef      	bne.n	8003178 <quorem+0xf0>
 8003198:	3c01      	subs	r4, #1
 800319a:	e7ea      	b.n	8003172 <quorem+0xea>
 800319c:	2000      	movs	r0, #0
 800319e:	e7ee      	b.n	800317e <quorem+0xf6>

080031a0 <_dtoa_r>:
 80031a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031a4:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80031a6:	b095      	sub	sp, #84	; 0x54
 80031a8:	4604      	mov	r4, r0
 80031aa:	9d21      	ldr	r5, [sp, #132]	; 0x84
 80031ac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80031b0:	b93e      	cbnz	r6, 80031c2 <_dtoa_r+0x22>
 80031b2:	2010      	movs	r0, #16
 80031b4:	f000 fdd6 	bl	8003d64 <malloc>
 80031b8:	6260      	str	r0, [r4, #36]	; 0x24
 80031ba:	6046      	str	r6, [r0, #4]
 80031bc:	6086      	str	r6, [r0, #8]
 80031be:	6006      	str	r6, [r0, #0]
 80031c0:	60c6      	str	r6, [r0, #12]
 80031c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80031c4:	6819      	ldr	r1, [r3, #0]
 80031c6:	b151      	cbz	r1, 80031de <_dtoa_r+0x3e>
 80031c8:	685a      	ldr	r2, [r3, #4]
 80031ca:	2301      	movs	r3, #1
 80031cc:	4093      	lsls	r3, r2
 80031ce:	604a      	str	r2, [r1, #4]
 80031d0:	608b      	str	r3, [r1, #8]
 80031d2:	4620      	mov	r0, r4
 80031d4:	f001 f834 	bl	8004240 <_Bfree>
 80031d8:	2200      	movs	r2, #0
 80031da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80031dc:	601a      	str	r2, [r3, #0]
 80031de:	9b03      	ldr	r3, [sp, #12]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	bfb7      	itett	lt
 80031e4:	2301      	movlt	r3, #1
 80031e6:	2300      	movge	r3, #0
 80031e8:	602b      	strlt	r3, [r5, #0]
 80031ea:	9b03      	ldrlt	r3, [sp, #12]
 80031ec:	bfae      	itee	ge
 80031ee:	602b      	strge	r3, [r5, #0]
 80031f0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80031f4:	9303      	strlt	r3, [sp, #12]
 80031f6:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80031fa:	4bab      	ldr	r3, [pc, #684]	; (80034a8 <_dtoa_r+0x308>)
 80031fc:	ea33 0309 	bics.w	r3, r3, r9
 8003200:	d11b      	bne.n	800323a <_dtoa_r+0x9a>
 8003202:	f242 730f 	movw	r3, #9999	; 0x270f
 8003206:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003208:	6013      	str	r3, [r2, #0]
 800320a:	9b02      	ldr	r3, [sp, #8]
 800320c:	b923      	cbnz	r3, 8003218 <_dtoa_r+0x78>
 800320e:	f3c9 0013 	ubfx	r0, r9, #0, #20
 8003212:	2800      	cmp	r0, #0
 8003214:	f000 8583 	beq.w	8003d1e <_dtoa_r+0xb7e>
 8003218:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800321a:	b953      	cbnz	r3, 8003232 <_dtoa_r+0x92>
 800321c:	4ba3      	ldr	r3, [pc, #652]	; (80034ac <_dtoa_r+0x30c>)
 800321e:	e021      	b.n	8003264 <_dtoa_r+0xc4>
 8003220:	4ba3      	ldr	r3, [pc, #652]	; (80034b0 <_dtoa_r+0x310>)
 8003222:	9306      	str	r3, [sp, #24]
 8003224:	3308      	adds	r3, #8
 8003226:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8003228:	6013      	str	r3, [r2, #0]
 800322a:	9806      	ldr	r0, [sp, #24]
 800322c:	b015      	add	sp, #84	; 0x54
 800322e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003232:	4b9e      	ldr	r3, [pc, #632]	; (80034ac <_dtoa_r+0x30c>)
 8003234:	9306      	str	r3, [sp, #24]
 8003236:	3303      	adds	r3, #3
 8003238:	e7f5      	b.n	8003226 <_dtoa_r+0x86>
 800323a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800323e:	2200      	movs	r2, #0
 8003240:	2300      	movs	r3, #0
 8003242:	4630      	mov	r0, r6
 8003244:	4639      	mov	r1, r7
 8003246:	f7fd fbab 	bl	80009a0 <__aeabi_dcmpeq>
 800324a:	4680      	mov	r8, r0
 800324c:	b160      	cbz	r0, 8003268 <_dtoa_r+0xc8>
 800324e:	2301      	movs	r3, #1
 8003250:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003252:	6013      	str	r3, [r2, #0]
 8003254:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003256:	2b00      	cmp	r3, #0
 8003258:	f000 855e 	beq.w	8003d18 <_dtoa_r+0xb78>
 800325c:	4b95      	ldr	r3, [pc, #596]	; (80034b4 <_dtoa_r+0x314>)
 800325e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8003260:	6013      	str	r3, [r2, #0]
 8003262:	3b01      	subs	r3, #1
 8003264:	9306      	str	r3, [sp, #24]
 8003266:	e7e0      	b.n	800322a <_dtoa_r+0x8a>
 8003268:	ab12      	add	r3, sp, #72	; 0x48
 800326a:	9301      	str	r3, [sp, #4]
 800326c:	ab13      	add	r3, sp, #76	; 0x4c
 800326e:	9300      	str	r3, [sp, #0]
 8003270:	4632      	mov	r2, r6
 8003272:	463b      	mov	r3, r7
 8003274:	4620      	mov	r0, r4
 8003276:	f001 fa31 	bl	80046dc <__d2b>
 800327a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800327e:	4682      	mov	sl, r0
 8003280:	2d00      	cmp	r5, #0
 8003282:	d07d      	beq.n	8003380 <_dtoa_r+0x1e0>
 8003284:	4630      	mov	r0, r6
 8003286:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800328a:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800328e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8003292:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8003296:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800329a:	2200      	movs	r2, #0
 800329c:	4b86      	ldr	r3, [pc, #536]	; (80034b8 <_dtoa_r+0x318>)
 800329e:	f7fc ff63 	bl	8000168 <__aeabi_dsub>
 80032a2:	a37b      	add	r3, pc, #492	; (adr r3, 8003490 <_dtoa_r+0x2f0>)
 80032a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032a8:	f7fd f912 	bl	80004d0 <__aeabi_dmul>
 80032ac:	a37a      	add	r3, pc, #488	; (adr r3, 8003498 <_dtoa_r+0x2f8>)
 80032ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032b2:	f7fc ff5b 	bl	800016c <__adddf3>
 80032b6:	4606      	mov	r6, r0
 80032b8:	4628      	mov	r0, r5
 80032ba:	460f      	mov	r7, r1
 80032bc:	f7fd f8a2 	bl	8000404 <__aeabi_i2d>
 80032c0:	a377      	add	r3, pc, #476	; (adr r3, 80034a0 <_dtoa_r+0x300>)
 80032c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032c6:	f7fd f903 	bl	80004d0 <__aeabi_dmul>
 80032ca:	4602      	mov	r2, r0
 80032cc:	460b      	mov	r3, r1
 80032ce:	4630      	mov	r0, r6
 80032d0:	4639      	mov	r1, r7
 80032d2:	f7fc ff4b 	bl	800016c <__adddf3>
 80032d6:	4606      	mov	r6, r0
 80032d8:	460f      	mov	r7, r1
 80032da:	f7fd fba9 	bl	8000a30 <__aeabi_d2iz>
 80032de:	2200      	movs	r2, #0
 80032e0:	4683      	mov	fp, r0
 80032e2:	2300      	movs	r3, #0
 80032e4:	4630      	mov	r0, r6
 80032e6:	4639      	mov	r1, r7
 80032e8:	f7fd fb64 	bl	80009b4 <__aeabi_dcmplt>
 80032ec:	b158      	cbz	r0, 8003306 <_dtoa_r+0x166>
 80032ee:	4658      	mov	r0, fp
 80032f0:	f7fd f888 	bl	8000404 <__aeabi_i2d>
 80032f4:	4602      	mov	r2, r0
 80032f6:	460b      	mov	r3, r1
 80032f8:	4630      	mov	r0, r6
 80032fa:	4639      	mov	r1, r7
 80032fc:	f7fd fb50 	bl	80009a0 <__aeabi_dcmpeq>
 8003300:	b908      	cbnz	r0, 8003306 <_dtoa_r+0x166>
 8003302:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003306:	f1bb 0f16 	cmp.w	fp, #22
 800330a:	d858      	bhi.n	80033be <_dtoa_r+0x21e>
 800330c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003310:	496a      	ldr	r1, [pc, #424]	; (80034bc <_dtoa_r+0x31c>)
 8003312:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8003316:	e9d1 0100 	ldrd	r0, r1, [r1]
 800331a:	f7fd fb69 	bl	80009f0 <__aeabi_dcmpgt>
 800331e:	2800      	cmp	r0, #0
 8003320:	d04f      	beq.n	80033c2 <_dtoa_r+0x222>
 8003322:	2300      	movs	r3, #0
 8003324:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003328:	930d      	str	r3, [sp, #52]	; 0x34
 800332a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800332c:	1b5d      	subs	r5, r3, r5
 800332e:	1e6b      	subs	r3, r5, #1
 8003330:	9307      	str	r3, [sp, #28]
 8003332:	bf43      	ittte	mi
 8003334:	2300      	movmi	r3, #0
 8003336:	f1c5 0801 	rsbmi	r8, r5, #1
 800333a:	9307      	strmi	r3, [sp, #28]
 800333c:	f04f 0800 	movpl.w	r8, #0
 8003340:	f1bb 0f00 	cmp.w	fp, #0
 8003344:	db3f      	blt.n	80033c6 <_dtoa_r+0x226>
 8003346:	9b07      	ldr	r3, [sp, #28]
 8003348:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 800334c:	445b      	add	r3, fp
 800334e:	9307      	str	r3, [sp, #28]
 8003350:	2300      	movs	r3, #0
 8003352:	9308      	str	r3, [sp, #32]
 8003354:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003356:	2b09      	cmp	r3, #9
 8003358:	f200 80b4 	bhi.w	80034c4 <_dtoa_r+0x324>
 800335c:	2b05      	cmp	r3, #5
 800335e:	bfc4      	itt	gt
 8003360:	3b04      	subgt	r3, #4
 8003362:	931e      	strgt	r3, [sp, #120]	; 0x78
 8003364:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003366:	bfc8      	it	gt
 8003368:	2600      	movgt	r6, #0
 800336a:	f1a3 0302 	sub.w	r3, r3, #2
 800336e:	bfd8      	it	le
 8003370:	2601      	movle	r6, #1
 8003372:	2b03      	cmp	r3, #3
 8003374:	f200 80b2 	bhi.w	80034dc <_dtoa_r+0x33c>
 8003378:	e8df f003 	tbb	[pc, r3]
 800337c:	782d8684 	.word	0x782d8684
 8003380:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003382:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8003384:	441d      	add	r5, r3
 8003386:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800338a:	2b20      	cmp	r3, #32
 800338c:	dd11      	ble.n	80033b2 <_dtoa_r+0x212>
 800338e:	9a02      	ldr	r2, [sp, #8]
 8003390:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8003394:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8003398:	fa22 f000 	lsr.w	r0, r2, r0
 800339c:	fa09 f303 	lsl.w	r3, r9, r3
 80033a0:	4318      	orrs	r0, r3
 80033a2:	f7fd f81f 	bl	80003e4 <__aeabi_ui2d>
 80033a6:	2301      	movs	r3, #1
 80033a8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80033ac:	3d01      	subs	r5, #1
 80033ae:	9310      	str	r3, [sp, #64]	; 0x40
 80033b0:	e773      	b.n	800329a <_dtoa_r+0xfa>
 80033b2:	f1c3 0020 	rsb	r0, r3, #32
 80033b6:	9b02      	ldr	r3, [sp, #8]
 80033b8:	fa03 f000 	lsl.w	r0, r3, r0
 80033bc:	e7f1      	b.n	80033a2 <_dtoa_r+0x202>
 80033be:	2301      	movs	r3, #1
 80033c0:	e7b2      	b.n	8003328 <_dtoa_r+0x188>
 80033c2:	900d      	str	r0, [sp, #52]	; 0x34
 80033c4:	e7b1      	b.n	800332a <_dtoa_r+0x18a>
 80033c6:	f1cb 0300 	rsb	r3, fp, #0
 80033ca:	9308      	str	r3, [sp, #32]
 80033cc:	2300      	movs	r3, #0
 80033ce:	eba8 080b 	sub.w	r8, r8, fp
 80033d2:	930c      	str	r3, [sp, #48]	; 0x30
 80033d4:	e7be      	b.n	8003354 <_dtoa_r+0x1b4>
 80033d6:	2301      	movs	r3, #1
 80033d8:	9309      	str	r3, [sp, #36]	; 0x24
 80033da:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80033dc:	2b00      	cmp	r3, #0
 80033de:	f340 8080 	ble.w	80034e2 <_dtoa_r+0x342>
 80033e2:	4699      	mov	r9, r3
 80033e4:	9304      	str	r3, [sp, #16]
 80033e6:	2200      	movs	r2, #0
 80033e8:	2104      	movs	r1, #4
 80033ea:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80033ec:	606a      	str	r2, [r5, #4]
 80033ee:	f101 0214 	add.w	r2, r1, #20
 80033f2:	429a      	cmp	r2, r3
 80033f4:	d97a      	bls.n	80034ec <_dtoa_r+0x34c>
 80033f6:	6869      	ldr	r1, [r5, #4]
 80033f8:	4620      	mov	r0, r4
 80033fa:	f000 feed 	bl	80041d8 <_Balloc>
 80033fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003400:	6028      	str	r0, [r5, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f1b9 0f0e 	cmp.w	r9, #14
 8003408:	9306      	str	r3, [sp, #24]
 800340a:	f200 80f0 	bhi.w	80035ee <_dtoa_r+0x44e>
 800340e:	2e00      	cmp	r6, #0
 8003410:	f000 80ed 	beq.w	80035ee <_dtoa_r+0x44e>
 8003414:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003418:	f1bb 0f00 	cmp.w	fp, #0
 800341c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8003420:	dd79      	ble.n	8003516 <_dtoa_r+0x376>
 8003422:	4a26      	ldr	r2, [pc, #152]	; (80034bc <_dtoa_r+0x31c>)
 8003424:	f00b 030f 	and.w	r3, fp, #15
 8003428:	ea4f 162b 	mov.w	r6, fp, asr #4
 800342c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003430:	06f0      	lsls	r0, r6, #27
 8003432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003436:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800343a:	d55c      	bpl.n	80034f6 <_dtoa_r+0x356>
 800343c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8003440:	4b1f      	ldr	r3, [pc, #124]	; (80034c0 <_dtoa_r+0x320>)
 8003442:	2503      	movs	r5, #3
 8003444:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003448:	f7fd f96c 	bl	8000724 <__aeabi_ddiv>
 800344c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003450:	f006 060f 	and.w	r6, r6, #15
 8003454:	4f1a      	ldr	r7, [pc, #104]	; (80034c0 <_dtoa_r+0x320>)
 8003456:	2e00      	cmp	r6, #0
 8003458:	d14f      	bne.n	80034fa <_dtoa_r+0x35a>
 800345a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800345e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003462:	f7fd f95f 	bl	8000724 <__aeabi_ddiv>
 8003466:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800346a:	e06e      	b.n	800354a <_dtoa_r+0x3aa>
 800346c:	2301      	movs	r3, #1
 800346e:	9309      	str	r3, [sp, #36]	; 0x24
 8003470:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003472:	445b      	add	r3, fp
 8003474:	f103 0901 	add.w	r9, r3, #1
 8003478:	9304      	str	r3, [sp, #16]
 800347a:	464b      	mov	r3, r9
 800347c:	2b01      	cmp	r3, #1
 800347e:	bfb8      	it	lt
 8003480:	2301      	movlt	r3, #1
 8003482:	e7b0      	b.n	80033e6 <_dtoa_r+0x246>
 8003484:	2300      	movs	r3, #0
 8003486:	e7a7      	b.n	80033d8 <_dtoa_r+0x238>
 8003488:	2300      	movs	r3, #0
 800348a:	e7f0      	b.n	800346e <_dtoa_r+0x2ce>
 800348c:	f3af 8000 	nop.w
 8003490:	636f4361 	.word	0x636f4361
 8003494:	3fd287a7 	.word	0x3fd287a7
 8003498:	8b60c8b3 	.word	0x8b60c8b3
 800349c:	3fc68a28 	.word	0x3fc68a28
 80034a0:	509f79fb 	.word	0x509f79fb
 80034a4:	3fd34413 	.word	0x3fd34413
 80034a8:	7ff00000 	.word	0x7ff00000
 80034ac:	08004f49 	.word	0x08004f49
 80034b0:	08004f40 	.word	0x08004f40
 80034b4:	08004f1f 	.word	0x08004f1f
 80034b8:	3ff80000 	.word	0x3ff80000
 80034bc:	08004f78 	.word	0x08004f78
 80034c0:	08004f50 	.word	0x08004f50
 80034c4:	2601      	movs	r6, #1
 80034c6:	2300      	movs	r3, #0
 80034c8:	9609      	str	r6, [sp, #36]	; 0x24
 80034ca:	931e      	str	r3, [sp, #120]	; 0x78
 80034cc:	f04f 33ff 	mov.w	r3, #4294967295
 80034d0:	2200      	movs	r2, #0
 80034d2:	9304      	str	r3, [sp, #16]
 80034d4:	4699      	mov	r9, r3
 80034d6:	2312      	movs	r3, #18
 80034d8:	921f      	str	r2, [sp, #124]	; 0x7c
 80034da:	e784      	b.n	80033e6 <_dtoa_r+0x246>
 80034dc:	2301      	movs	r3, #1
 80034de:	9309      	str	r3, [sp, #36]	; 0x24
 80034e0:	e7f4      	b.n	80034cc <_dtoa_r+0x32c>
 80034e2:	2301      	movs	r3, #1
 80034e4:	9304      	str	r3, [sp, #16]
 80034e6:	4699      	mov	r9, r3
 80034e8:	461a      	mov	r2, r3
 80034ea:	e7f5      	b.n	80034d8 <_dtoa_r+0x338>
 80034ec:	686a      	ldr	r2, [r5, #4]
 80034ee:	0049      	lsls	r1, r1, #1
 80034f0:	3201      	adds	r2, #1
 80034f2:	606a      	str	r2, [r5, #4]
 80034f4:	e77b      	b.n	80033ee <_dtoa_r+0x24e>
 80034f6:	2502      	movs	r5, #2
 80034f8:	e7ac      	b.n	8003454 <_dtoa_r+0x2b4>
 80034fa:	07f1      	lsls	r1, r6, #31
 80034fc:	d508      	bpl.n	8003510 <_dtoa_r+0x370>
 80034fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003502:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003506:	f7fc ffe3 	bl	80004d0 <__aeabi_dmul>
 800350a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800350e:	3501      	adds	r5, #1
 8003510:	1076      	asrs	r6, r6, #1
 8003512:	3708      	adds	r7, #8
 8003514:	e79f      	b.n	8003456 <_dtoa_r+0x2b6>
 8003516:	f000 80a5 	beq.w	8003664 <_dtoa_r+0x4c4>
 800351a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800351e:	f1cb 0600 	rsb	r6, fp, #0
 8003522:	4ba2      	ldr	r3, [pc, #648]	; (80037ac <_dtoa_r+0x60c>)
 8003524:	f006 020f 	and.w	r2, r6, #15
 8003528:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800352c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003530:	f7fc ffce 	bl	80004d0 <__aeabi_dmul>
 8003534:	2502      	movs	r5, #2
 8003536:	2300      	movs	r3, #0
 8003538:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800353c:	4f9c      	ldr	r7, [pc, #624]	; (80037b0 <_dtoa_r+0x610>)
 800353e:	1136      	asrs	r6, r6, #4
 8003540:	2e00      	cmp	r6, #0
 8003542:	f040 8084 	bne.w	800364e <_dtoa_r+0x4ae>
 8003546:	2b00      	cmp	r3, #0
 8003548:	d18d      	bne.n	8003466 <_dtoa_r+0x2c6>
 800354a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800354c:	2b00      	cmp	r3, #0
 800354e:	f000 808b 	beq.w	8003668 <_dtoa_r+0x4c8>
 8003552:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003556:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800355a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800355e:	2200      	movs	r2, #0
 8003560:	4b94      	ldr	r3, [pc, #592]	; (80037b4 <_dtoa_r+0x614>)
 8003562:	f7fd fa27 	bl	80009b4 <__aeabi_dcmplt>
 8003566:	2800      	cmp	r0, #0
 8003568:	d07e      	beq.n	8003668 <_dtoa_r+0x4c8>
 800356a:	f1b9 0f00 	cmp.w	r9, #0
 800356e:	d07b      	beq.n	8003668 <_dtoa_r+0x4c8>
 8003570:	9b04      	ldr	r3, [sp, #16]
 8003572:	2b00      	cmp	r3, #0
 8003574:	dd37      	ble.n	80035e6 <_dtoa_r+0x446>
 8003576:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800357a:	2200      	movs	r2, #0
 800357c:	4b8e      	ldr	r3, [pc, #568]	; (80037b8 <_dtoa_r+0x618>)
 800357e:	f7fc ffa7 	bl	80004d0 <__aeabi_dmul>
 8003582:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003586:	9e04      	ldr	r6, [sp, #16]
 8003588:	f10b 37ff 	add.w	r7, fp, #4294967295
 800358c:	3501      	adds	r5, #1
 800358e:	4628      	mov	r0, r5
 8003590:	f7fc ff38 	bl	8000404 <__aeabi_i2d>
 8003594:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003598:	f7fc ff9a 	bl	80004d0 <__aeabi_dmul>
 800359c:	4b87      	ldr	r3, [pc, #540]	; (80037bc <_dtoa_r+0x61c>)
 800359e:	2200      	movs	r2, #0
 80035a0:	f7fc fde4 	bl	800016c <__adddf3>
 80035a4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80035a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80035aa:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 80035ae:	950b      	str	r5, [sp, #44]	; 0x2c
 80035b0:	2e00      	cmp	r6, #0
 80035b2:	d15c      	bne.n	800366e <_dtoa_r+0x4ce>
 80035b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80035b8:	2200      	movs	r2, #0
 80035ba:	4b81      	ldr	r3, [pc, #516]	; (80037c0 <_dtoa_r+0x620>)
 80035bc:	f7fc fdd4 	bl	8000168 <__aeabi_dsub>
 80035c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80035c2:	462b      	mov	r3, r5
 80035c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80035c8:	f7fd fa12 	bl	80009f0 <__aeabi_dcmpgt>
 80035cc:	2800      	cmp	r0, #0
 80035ce:	f040 82f7 	bne.w	8003bc0 <_dtoa_r+0xa20>
 80035d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80035d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80035d8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80035dc:	f7fd f9ea 	bl	80009b4 <__aeabi_dcmplt>
 80035e0:	2800      	cmp	r0, #0
 80035e2:	f040 82eb 	bne.w	8003bbc <_dtoa_r+0xa1c>
 80035e6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80035ea:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80035ee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	f2c0 8150 	blt.w	8003896 <_dtoa_r+0x6f6>
 80035f6:	f1bb 0f0e 	cmp.w	fp, #14
 80035fa:	f300 814c 	bgt.w	8003896 <_dtoa_r+0x6f6>
 80035fe:	4b6b      	ldr	r3, [pc, #428]	; (80037ac <_dtoa_r+0x60c>)
 8003600:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8003604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003608:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800360c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800360e:	2b00      	cmp	r3, #0
 8003610:	f280 80da 	bge.w	80037c8 <_dtoa_r+0x628>
 8003614:	f1b9 0f00 	cmp.w	r9, #0
 8003618:	f300 80d6 	bgt.w	80037c8 <_dtoa_r+0x628>
 800361c:	f040 82cd 	bne.w	8003bba <_dtoa_r+0xa1a>
 8003620:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003624:	2200      	movs	r2, #0
 8003626:	4b66      	ldr	r3, [pc, #408]	; (80037c0 <_dtoa_r+0x620>)
 8003628:	f7fc ff52 	bl	80004d0 <__aeabi_dmul>
 800362c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003630:	f7fd f9d4 	bl	80009dc <__aeabi_dcmpge>
 8003634:	464e      	mov	r6, r9
 8003636:	464f      	mov	r7, r9
 8003638:	2800      	cmp	r0, #0
 800363a:	f040 82a4 	bne.w	8003b86 <_dtoa_r+0x9e6>
 800363e:	9b06      	ldr	r3, [sp, #24]
 8003640:	9a06      	ldr	r2, [sp, #24]
 8003642:	1c5d      	adds	r5, r3, #1
 8003644:	2331      	movs	r3, #49	; 0x31
 8003646:	f10b 0b01 	add.w	fp, fp, #1
 800364a:	7013      	strb	r3, [r2, #0]
 800364c:	e29f      	b.n	8003b8e <_dtoa_r+0x9ee>
 800364e:	07f2      	lsls	r2, r6, #31
 8003650:	d505      	bpl.n	800365e <_dtoa_r+0x4be>
 8003652:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003656:	f7fc ff3b 	bl	80004d0 <__aeabi_dmul>
 800365a:	2301      	movs	r3, #1
 800365c:	3501      	adds	r5, #1
 800365e:	1076      	asrs	r6, r6, #1
 8003660:	3708      	adds	r7, #8
 8003662:	e76d      	b.n	8003540 <_dtoa_r+0x3a0>
 8003664:	2502      	movs	r5, #2
 8003666:	e770      	b.n	800354a <_dtoa_r+0x3aa>
 8003668:	465f      	mov	r7, fp
 800366a:	464e      	mov	r6, r9
 800366c:	e78f      	b.n	800358e <_dtoa_r+0x3ee>
 800366e:	9a06      	ldr	r2, [sp, #24]
 8003670:	4b4e      	ldr	r3, [pc, #312]	; (80037ac <_dtoa_r+0x60c>)
 8003672:	4432      	add	r2, r6
 8003674:	9211      	str	r2, [sp, #68]	; 0x44
 8003676:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003678:	1e71      	subs	r1, r6, #1
 800367a:	2a00      	cmp	r2, #0
 800367c:	d048      	beq.n	8003710 <_dtoa_r+0x570>
 800367e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8003682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003686:	2000      	movs	r0, #0
 8003688:	494e      	ldr	r1, [pc, #312]	; (80037c4 <_dtoa_r+0x624>)
 800368a:	f7fd f84b 	bl	8000724 <__aeabi_ddiv>
 800368e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003692:	f7fc fd69 	bl	8000168 <__aeabi_dsub>
 8003696:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800369a:	9d06      	ldr	r5, [sp, #24]
 800369c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80036a0:	f7fd f9c6 	bl	8000a30 <__aeabi_d2iz>
 80036a4:	4606      	mov	r6, r0
 80036a6:	f7fc fead 	bl	8000404 <__aeabi_i2d>
 80036aa:	4602      	mov	r2, r0
 80036ac:	460b      	mov	r3, r1
 80036ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80036b2:	f7fc fd59 	bl	8000168 <__aeabi_dsub>
 80036b6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80036ba:	3630      	adds	r6, #48	; 0x30
 80036bc:	f805 6b01 	strb.w	r6, [r5], #1
 80036c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80036c4:	f7fd f976 	bl	80009b4 <__aeabi_dcmplt>
 80036c8:	2800      	cmp	r0, #0
 80036ca:	d164      	bne.n	8003796 <_dtoa_r+0x5f6>
 80036cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80036d0:	2000      	movs	r0, #0
 80036d2:	4938      	ldr	r1, [pc, #224]	; (80037b4 <_dtoa_r+0x614>)
 80036d4:	f7fc fd48 	bl	8000168 <__aeabi_dsub>
 80036d8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80036dc:	f7fd f96a 	bl	80009b4 <__aeabi_dcmplt>
 80036e0:	2800      	cmp	r0, #0
 80036e2:	f040 80b9 	bne.w	8003858 <_dtoa_r+0x6b8>
 80036e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80036e8:	429d      	cmp	r5, r3
 80036ea:	f43f af7c 	beq.w	80035e6 <_dtoa_r+0x446>
 80036ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80036f2:	2200      	movs	r2, #0
 80036f4:	4b30      	ldr	r3, [pc, #192]	; (80037b8 <_dtoa_r+0x618>)
 80036f6:	f7fc feeb 	bl	80004d0 <__aeabi_dmul>
 80036fa:	2200      	movs	r2, #0
 80036fc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003700:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003704:	4b2c      	ldr	r3, [pc, #176]	; (80037b8 <_dtoa_r+0x618>)
 8003706:	f7fc fee3 	bl	80004d0 <__aeabi_dmul>
 800370a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800370e:	e7c5      	b.n	800369c <_dtoa_r+0x4fc>
 8003710:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8003714:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003718:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800371c:	f7fc fed8 	bl	80004d0 <__aeabi_dmul>
 8003720:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003724:	9d06      	ldr	r5, [sp, #24]
 8003726:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800372a:	f7fd f981 	bl	8000a30 <__aeabi_d2iz>
 800372e:	4606      	mov	r6, r0
 8003730:	f7fc fe68 	bl	8000404 <__aeabi_i2d>
 8003734:	4602      	mov	r2, r0
 8003736:	460b      	mov	r3, r1
 8003738:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800373c:	f7fc fd14 	bl	8000168 <__aeabi_dsub>
 8003740:	3630      	adds	r6, #48	; 0x30
 8003742:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003744:	f805 6b01 	strb.w	r6, [r5], #1
 8003748:	42ab      	cmp	r3, r5
 800374a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800374e:	f04f 0200 	mov.w	r2, #0
 8003752:	d124      	bne.n	800379e <_dtoa_r+0x5fe>
 8003754:	4b1b      	ldr	r3, [pc, #108]	; (80037c4 <_dtoa_r+0x624>)
 8003756:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800375a:	f7fc fd07 	bl	800016c <__adddf3>
 800375e:	4602      	mov	r2, r0
 8003760:	460b      	mov	r3, r1
 8003762:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003766:	f7fd f943 	bl	80009f0 <__aeabi_dcmpgt>
 800376a:	2800      	cmp	r0, #0
 800376c:	d174      	bne.n	8003858 <_dtoa_r+0x6b8>
 800376e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003772:	2000      	movs	r0, #0
 8003774:	4913      	ldr	r1, [pc, #76]	; (80037c4 <_dtoa_r+0x624>)
 8003776:	f7fc fcf7 	bl	8000168 <__aeabi_dsub>
 800377a:	4602      	mov	r2, r0
 800377c:	460b      	mov	r3, r1
 800377e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003782:	f7fd f917 	bl	80009b4 <__aeabi_dcmplt>
 8003786:	2800      	cmp	r0, #0
 8003788:	f43f af2d 	beq.w	80035e6 <_dtoa_r+0x446>
 800378c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003790:	1e6a      	subs	r2, r5, #1
 8003792:	2b30      	cmp	r3, #48	; 0x30
 8003794:	d001      	beq.n	800379a <_dtoa_r+0x5fa>
 8003796:	46bb      	mov	fp, r7
 8003798:	e04d      	b.n	8003836 <_dtoa_r+0x696>
 800379a:	4615      	mov	r5, r2
 800379c:	e7f6      	b.n	800378c <_dtoa_r+0x5ec>
 800379e:	4b06      	ldr	r3, [pc, #24]	; (80037b8 <_dtoa_r+0x618>)
 80037a0:	f7fc fe96 	bl	80004d0 <__aeabi_dmul>
 80037a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80037a8:	e7bd      	b.n	8003726 <_dtoa_r+0x586>
 80037aa:	bf00      	nop
 80037ac:	08004f78 	.word	0x08004f78
 80037b0:	08004f50 	.word	0x08004f50
 80037b4:	3ff00000 	.word	0x3ff00000
 80037b8:	40240000 	.word	0x40240000
 80037bc:	401c0000 	.word	0x401c0000
 80037c0:	40140000 	.word	0x40140000
 80037c4:	3fe00000 	.word	0x3fe00000
 80037c8:	9d06      	ldr	r5, [sp, #24]
 80037ca:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80037ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80037d2:	4630      	mov	r0, r6
 80037d4:	4639      	mov	r1, r7
 80037d6:	f7fc ffa5 	bl	8000724 <__aeabi_ddiv>
 80037da:	f7fd f929 	bl	8000a30 <__aeabi_d2iz>
 80037de:	4680      	mov	r8, r0
 80037e0:	f7fc fe10 	bl	8000404 <__aeabi_i2d>
 80037e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80037e8:	f7fc fe72 	bl	80004d0 <__aeabi_dmul>
 80037ec:	4602      	mov	r2, r0
 80037ee:	460b      	mov	r3, r1
 80037f0:	4630      	mov	r0, r6
 80037f2:	4639      	mov	r1, r7
 80037f4:	f7fc fcb8 	bl	8000168 <__aeabi_dsub>
 80037f8:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80037fc:	f805 6b01 	strb.w	r6, [r5], #1
 8003800:	9e06      	ldr	r6, [sp, #24]
 8003802:	4602      	mov	r2, r0
 8003804:	1bae      	subs	r6, r5, r6
 8003806:	45b1      	cmp	r9, r6
 8003808:	460b      	mov	r3, r1
 800380a:	d137      	bne.n	800387c <_dtoa_r+0x6dc>
 800380c:	f7fc fcae 	bl	800016c <__adddf3>
 8003810:	4606      	mov	r6, r0
 8003812:	460f      	mov	r7, r1
 8003814:	4602      	mov	r2, r0
 8003816:	460b      	mov	r3, r1
 8003818:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800381c:	f7fd f8ca 	bl	80009b4 <__aeabi_dcmplt>
 8003820:	b9c8      	cbnz	r0, 8003856 <_dtoa_r+0x6b6>
 8003822:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003826:	4632      	mov	r2, r6
 8003828:	463b      	mov	r3, r7
 800382a:	f7fd f8b9 	bl	80009a0 <__aeabi_dcmpeq>
 800382e:	b110      	cbz	r0, 8003836 <_dtoa_r+0x696>
 8003830:	f018 0f01 	tst.w	r8, #1
 8003834:	d10f      	bne.n	8003856 <_dtoa_r+0x6b6>
 8003836:	4651      	mov	r1, sl
 8003838:	4620      	mov	r0, r4
 800383a:	f000 fd01 	bl	8004240 <_Bfree>
 800383e:	2300      	movs	r3, #0
 8003840:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003842:	702b      	strb	r3, [r5, #0]
 8003844:	f10b 0301 	add.w	r3, fp, #1
 8003848:	6013      	str	r3, [r2, #0]
 800384a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800384c:	2b00      	cmp	r3, #0
 800384e:	f43f acec 	beq.w	800322a <_dtoa_r+0x8a>
 8003852:	601d      	str	r5, [r3, #0]
 8003854:	e4e9      	b.n	800322a <_dtoa_r+0x8a>
 8003856:	465f      	mov	r7, fp
 8003858:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800385c:	1e6b      	subs	r3, r5, #1
 800385e:	2a39      	cmp	r2, #57	; 0x39
 8003860:	d106      	bne.n	8003870 <_dtoa_r+0x6d0>
 8003862:	9a06      	ldr	r2, [sp, #24]
 8003864:	429a      	cmp	r2, r3
 8003866:	d107      	bne.n	8003878 <_dtoa_r+0x6d8>
 8003868:	2330      	movs	r3, #48	; 0x30
 800386a:	7013      	strb	r3, [r2, #0]
 800386c:	4613      	mov	r3, r2
 800386e:	3701      	adds	r7, #1
 8003870:	781a      	ldrb	r2, [r3, #0]
 8003872:	3201      	adds	r2, #1
 8003874:	701a      	strb	r2, [r3, #0]
 8003876:	e78e      	b.n	8003796 <_dtoa_r+0x5f6>
 8003878:	461d      	mov	r5, r3
 800387a:	e7ed      	b.n	8003858 <_dtoa_r+0x6b8>
 800387c:	2200      	movs	r2, #0
 800387e:	4bb5      	ldr	r3, [pc, #724]	; (8003b54 <_dtoa_r+0x9b4>)
 8003880:	f7fc fe26 	bl	80004d0 <__aeabi_dmul>
 8003884:	2200      	movs	r2, #0
 8003886:	2300      	movs	r3, #0
 8003888:	4606      	mov	r6, r0
 800388a:	460f      	mov	r7, r1
 800388c:	f7fd f888 	bl	80009a0 <__aeabi_dcmpeq>
 8003890:	2800      	cmp	r0, #0
 8003892:	d09c      	beq.n	80037ce <_dtoa_r+0x62e>
 8003894:	e7cf      	b.n	8003836 <_dtoa_r+0x696>
 8003896:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003898:	2a00      	cmp	r2, #0
 800389a:	f000 8129 	beq.w	8003af0 <_dtoa_r+0x950>
 800389e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80038a0:	2a01      	cmp	r2, #1
 80038a2:	f300 810e 	bgt.w	8003ac2 <_dtoa_r+0x922>
 80038a6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80038a8:	2a00      	cmp	r2, #0
 80038aa:	f000 8106 	beq.w	8003aba <_dtoa_r+0x91a>
 80038ae:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80038b2:	4645      	mov	r5, r8
 80038b4:	9e08      	ldr	r6, [sp, #32]
 80038b6:	9a07      	ldr	r2, [sp, #28]
 80038b8:	2101      	movs	r1, #1
 80038ba:	441a      	add	r2, r3
 80038bc:	4620      	mov	r0, r4
 80038be:	4498      	add	r8, r3
 80038c0:	9207      	str	r2, [sp, #28]
 80038c2:	f000 fd5d 	bl	8004380 <__i2b>
 80038c6:	4607      	mov	r7, r0
 80038c8:	2d00      	cmp	r5, #0
 80038ca:	dd0b      	ble.n	80038e4 <_dtoa_r+0x744>
 80038cc:	9b07      	ldr	r3, [sp, #28]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	dd08      	ble.n	80038e4 <_dtoa_r+0x744>
 80038d2:	42ab      	cmp	r3, r5
 80038d4:	bfa8      	it	ge
 80038d6:	462b      	movge	r3, r5
 80038d8:	9a07      	ldr	r2, [sp, #28]
 80038da:	eba8 0803 	sub.w	r8, r8, r3
 80038de:	1aed      	subs	r5, r5, r3
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	9307      	str	r3, [sp, #28]
 80038e4:	9b08      	ldr	r3, [sp, #32]
 80038e6:	b1fb      	cbz	r3, 8003928 <_dtoa_r+0x788>
 80038e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	f000 8104 	beq.w	8003af8 <_dtoa_r+0x958>
 80038f0:	2e00      	cmp	r6, #0
 80038f2:	dd11      	ble.n	8003918 <_dtoa_r+0x778>
 80038f4:	4639      	mov	r1, r7
 80038f6:	4632      	mov	r2, r6
 80038f8:	4620      	mov	r0, r4
 80038fa:	f000 fdd7 	bl	80044ac <__pow5mult>
 80038fe:	4652      	mov	r2, sl
 8003900:	4601      	mov	r1, r0
 8003902:	4607      	mov	r7, r0
 8003904:	4620      	mov	r0, r4
 8003906:	f000 fd44 	bl	8004392 <__multiply>
 800390a:	4651      	mov	r1, sl
 800390c:	900a      	str	r0, [sp, #40]	; 0x28
 800390e:	4620      	mov	r0, r4
 8003910:	f000 fc96 	bl	8004240 <_Bfree>
 8003914:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003916:	469a      	mov	sl, r3
 8003918:	9b08      	ldr	r3, [sp, #32]
 800391a:	1b9a      	subs	r2, r3, r6
 800391c:	d004      	beq.n	8003928 <_dtoa_r+0x788>
 800391e:	4651      	mov	r1, sl
 8003920:	4620      	mov	r0, r4
 8003922:	f000 fdc3 	bl	80044ac <__pow5mult>
 8003926:	4682      	mov	sl, r0
 8003928:	2101      	movs	r1, #1
 800392a:	4620      	mov	r0, r4
 800392c:	f000 fd28 	bl	8004380 <__i2b>
 8003930:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003932:	4606      	mov	r6, r0
 8003934:	2b00      	cmp	r3, #0
 8003936:	f340 80e1 	ble.w	8003afc <_dtoa_r+0x95c>
 800393a:	461a      	mov	r2, r3
 800393c:	4601      	mov	r1, r0
 800393e:	4620      	mov	r0, r4
 8003940:	f000 fdb4 	bl	80044ac <__pow5mult>
 8003944:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003946:	4606      	mov	r6, r0
 8003948:	2b01      	cmp	r3, #1
 800394a:	f340 80da 	ble.w	8003b02 <_dtoa_r+0x962>
 800394e:	2300      	movs	r3, #0
 8003950:	9308      	str	r3, [sp, #32]
 8003952:	6933      	ldr	r3, [r6, #16]
 8003954:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8003958:	6918      	ldr	r0, [r3, #16]
 800395a:	f000 fcc3 	bl	80042e4 <__hi0bits>
 800395e:	f1c0 0020 	rsb	r0, r0, #32
 8003962:	9b07      	ldr	r3, [sp, #28]
 8003964:	4418      	add	r0, r3
 8003966:	f010 001f 	ands.w	r0, r0, #31
 800396a:	f000 80f0 	beq.w	8003b4e <_dtoa_r+0x9ae>
 800396e:	f1c0 0320 	rsb	r3, r0, #32
 8003972:	2b04      	cmp	r3, #4
 8003974:	f340 80e2 	ble.w	8003b3c <_dtoa_r+0x99c>
 8003978:	9b07      	ldr	r3, [sp, #28]
 800397a:	f1c0 001c 	rsb	r0, r0, #28
 800397e:	4480      	add	r8, r0
 8003980:	4405      	add	r5, r0
 8003982:	4403      	add	r3, r0
 8003984:	9307      	str	r3, [sp, #28]
 8003986:	f1b8 0f00 	cmp.w	r8, #0
 800398a:	dd05      	ble.n	8003998 <_dtoa_r+0x7f8>
 800398c:	4651      	mov	r1, sl
 800398e:	4642      	mov	r2, r8
 8003990:	4620      	mov	r0, r4
 8003992:	f000 fdd9 	bl	8004548 <__lshift>
 8003996:	4682      	mov	sl, r0
 8003998:	9b07      	ldr	r3, [sp, #28]
 800399a:	2b00      	cmp	r3, #0
 800399c:	dd05      	ble.n	80039aa <_dtoa_r+0x80a>
 800399e:	4631      	mov	r1, r6
 80039a0:	461a      	mov	r2, r3
 80039a2:	4620      	mov	r0, r4
 80039a4:	f000 fdd0 	bl	8004548 <__lshift>
 80039a8:	4606      	mov	r6, r0
 80039aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	f000 80d3 	beq.w	8003b58 <_dtoa_r+0x9b8>
 80039b2:	4631      	mov	r1, r6
 80039b4:	4650      	mov	r0, sl
 80039b6:	f000 fe18 	bl	80045ea <__mcmp>
 80039ba:	2800      	cmp	r0, #0
 80039bc:	f280 80cc 	bge.w	8003b58 <_dtoa_r+0x9b8>
 80039c0:	2300      	movs	r3, #0
 80039c2:	4651      	mov	r1, sl
 80039c4:	220a      	movs	r2, #10
 80039c6:	4620      	mov	r0, r4
 80039c8:	f000 fc51 	bl	800426e <__multadd>
 80039cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80039ce:	f10b 3bff 	add.w	fp, fp, #4294967295
 80039d2:	4682      	mov	sl, r0
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	f000 81a9 	beq.w	8003d2c <_dtoa_r+0xb8c>
 80039da:	2300      	movs	r3, #0
 80039dc:	4639      	mov	r1, r7
 80039de:	220a      	movs	r2, #10
 80039e0:	4620      	mov	r0, r4
 80039e2:	f000 fc44 	bl	800426e <__multadd>
 80039e6:	9b04      	ldr	r3, [sp, #16]
 80039e8:	4607      	mov	r7, r0
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	dc03      	bgt.n	80039f6 <_dtoa_r+0x856>
 80039ee:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	f300 80b9 	bgt.w	8003b68 <_dtoa_r+0x9c8>
 80039f6:	2d00      	cmp	r5, #0
 80039f8:	dd05      	ble.n	8003a06 <_dtoa_r+0x866>
 80039fa:	4639      	mov	r1, r7
 80039fc:	462a      	mov	r2, r5
 80039fe:	4620      	mov	r0, r4
 8003a00:	f000 fda2 	bl	8004548 <__lshift>
 8003a04:	4607      	mov	r7, r0
 8003a06:	9b08      	ldr	r3, [sp, #32]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	f000 8110 	beq.w	8003c2e <_dtoa_r+0xa8e>
 8003a0e:	6879      	ldr	r1, [r7, #4]
 8003a10:	4620      	mov	r0, r4
 8003a12:	f000 fbe1 	bl	80041d8 <_Balloc>
 8003a16:	4605      	mov	r5, r0
 8003a18:	693a      	ldr	r2, [r7, #16]
 8003a1a:	f107 010c 	add.w	r1, r7, #12
 8003a1e:	3202      	adds	r2, #2
 8003a20:	0092      	lsls	r2, r2, #2
 8003a22:	300c      	adds	r0, #12
 8003a24:	f000 fbc0 	bl	80041a8 <memcpy>
 8003a28:	2201      	movs	r2, #1
 8003a2a:	4629      	mov	r1, r5
 8003a2c:	4620      	mov	r0, r4
 8003a2e:	f000 fd8b 	bl	8004548 <__lshift>
 8003a32:	9707      	str	r7, [sp, #28]
 8003a34:	4607      	mov	r7, r0
 8003a36:	9b02      	ldr	r3, [sp, #8]
 8003a38:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8003a3c:	f003 0301 	and.w	r3, r3, #1
 8003a40:	9308      	str	r3, [sp, #32]
 8003a42:	4631      	mov	r1, r6
 8003a44:	4650      	mov	r0, sl
 8003a46:	f7ff fb1f 	bl	8003088 <quorem>
 8003a4a:	9907      	ldr	r1, [sp, #28]
 8003a4c:	4605      	mov	r5, r0
 8003a4e:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8003a52:	4650      	mov	r0, sl
 8003a54:	f000 fdc9 	bl	80045ea <__mcmp>
 8003a58:	463a      	mov	r2, r7
 8003a5a:	9002      	str	r0, [sp, #8]
 8003a5c:	4631      	mov	r1, r6
 8003a5e:	4620      	mov	r0, r4
 8003a60:	f000 fddd 	bl	800461e <__mdiff>
 8003a64:	68c3      	ldr	r3, [r0, #12]
 8003a66:	4602      	mov	r2, r0
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	f040 80e2 	bne.w	8003c32 <_dtoa_r+0xa92>
 8003a6e:	4601      	mov	r1, r0
 8003a70:	9009      	str	r0, [sp, #36]	; 0x24
 8003a72:	4650      	mov	r0, sl
 8003a74:	f000 fdb9 	bl	80045ea <__mcmp>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003a7c:	4611      	mov	r1, r2
 8003a7e:	4620      	mov	r0, r4
 8003a80:	9309      	str	r3, [sp, #36]	; 0x24
 8003a82:	f000 fbdd 	bl	8004240 <_Bfree>
 8003a86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	f040 80d4 	bne.w	8003c36 <_dtoa_r+0xa96>
 8003a8e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8003a90:	2a00      	cmp	r2, #0
 8003a92:	f040 80d0 	bne.w	8003c36 <_dtoa_r+0xa96>
 8003a96:	9a08      	ldr	r2, [sp, #32]
 8003a98:	2a00      	cmp	r2, #0
 8003a9a:	f040 80cc 	bne.w	8003c36 <_dtoa_r+0xa96>
 8003a9e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003aa2:	f000 80e8 	beq.w	8003c76 <_dtoa_r+0xad6>
 8003aa6:	9b02      	ldr	r3, [sp, #8]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	dd01      	ble.n	8003ab0 <_dtoa_r+0x910>
 8003aac:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8003ab0:	f108 0501 	add.w	r5, r8, #1
 8003ab4:	f888 9000 	strb.w	r9, [r8]
 8003ab8:	e06b      	b.n	8003b92 <_dtoa_r+0x9f2>
 8003aba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003abc:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8003ac0:	e6f7      	b.n	80038b2 <_dtoa_r+0x712>
 8003ac2:	9b08      	ldr	r3, [sp, #32]
 8003ac4:	f109 36ff 	add.w	r6, r9, #4294967295
 8003ac8:	42b3      	cmp	r3, r6
 8003aca:	bfb7      	itett	lt
 8003acc:	9b08      	ldrlt	r3, [sp, #32]
 8003ace:	1b9e      	subge	r6, r3, r6
 8003ad0:	1af2      	sublt	r2, r6, r3
 8003ad2:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8003ad4:	bfbf      	itttt	lt
 8003ad6:	9608      	strlt	r6, [sp, #32]
 8003ad8:	189b      	addlt	r3, r3, r2
 8003ada:	930c      	strlt	r3, [sp, #48]	; 0x30
 8003adc:	2600      	movlt	r6, #0
 8003ade:	f1b9 0f00 	cmp.w	r9, #0
 8003ae2:	bfb9      	ittee	lt
 8003ae4:	eba8 0509 	sublt.w	r5, r8, r9
 8003ae8:	2300      	movlt	r3, #0
 8003aea:	4645      	movge	r5, r8
 8003aec:	464b      	movge	r3, r9
 8003aee:	e6e2      	b.n	80038b6 <_dtoa_r+0x716>
 8003af0:	9e08      	ldr	r6, [sp, #32]
 8003af2:	4645      	mov	r5, r8
 8003af4:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8003af6:	e6e7      	b.n	80038c8 <_dtoa_r+0x728>
 8003af8:	9a08      	ldr	r2, [sp, #32]
 8003afa:	e710      	b.n	800391e <_dtoa_r+0x77e>
 8003afc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003afe:	2b01      	cmp	r3, #1
 8003b00:	dc18      	bgt.n	8003b34 <_dtoa_r+0x994>
 8003b02:	9b02      	ldr	r3, [sp, #8]
 8003b04:	b9b3      	cbnz	r3, 8003b34 <_dtoa_r+0x994>
 8003b06:	9b03      	ldr	r3, [sp, #12]
 8003b08:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003b0c:	b9a3      	cbnz	r3, 8003b38 <_dtoa_r+0x998>
 8003b0e:	9b03      	ldr	r3, [sp, #12]
 8003b10:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003b14:	0d1b      	lsrs	r3, r3, #20
 8003b16:	051b      	lsls	r3, r3, #20
 8003b18:	b12b      	cbz	r3, 8003b26 <_dtoa_r+0x986>
 8003b1a:	9b07      	ldr	r3, [sp, #28]
 8003b1c:	f108 0801 	add.w	r8, r8, #1
 8003b20:	3301      	adds	r3, #1
 8003b22:	9307      	str	r3, [sp, #28]
 8003b24:	2301      	movs	r3, #1
 8003b26:	9308      	str	r3, [sp, #32]
 8003b28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	f47f af11 	bne.w	8003952 <_dtoa_r+0x7b2>
 8003b30:	2001      	movs	r0, #1
 8003b32:	e716      	b.n	8003962 <_dtoa_r+0x7c2>
 8003b34:	2300      	movs	r3, #0
 8003b36:	e7f6      	b.n	8003b26 <_dtoa_r+0x986>
 8003b38:	9b02      	ldr	r3, [sp, #8]
 8003b3a:	e7f4      	b.n	8003b26 <_dtoa_r+0x986>
 8003b3c:	f43f af23 	beq.w	8003986 <_dtoa_r+0x7e6>
 8003b40:	9a07      	ldr	r2, [sp, #28]
 8003b42:	331c      	adds	r3, #28
 8003b44:	441a      	add	r2, r3
 8003b46:	4498      	add	r8, r3
 8003b48:	441d      	add	r5, r3
 8003b4a:	4613      	mov	r3, r2
 8003b4c:	e71a      	b.n	8003984 <_dtoa_r+0x7e4>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	e7f6      	b.n	8003b40 <_dtoa_r+0x9a0>
 8003b52:	bf00      	nop
 8003b54:	40240000 	.word	0x40240000
 8003b58:	f1b9 0f00 	cmp.w	r9, #0
 8003b5c:	dc33      	bgt.n	8003bc6 <_dtoa_r+0xa26>
 8003b5e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003b60:	2b02      	cmp	r3, #2
 8003b62:	dd30      	ble.n	8003bc6 <_dtoa_r+0xa26>
 8003b64:	f8cd 9010 	str.w	r9, [sp, #16]
 8003b68:	9b04      	ldr	r3, [sp, #16]
 8003b6a:	b963      	cbnz	r3, 8003b86 <_dtoa_r+0x9e6>
 8003b6c:	4631      	mov	r1, r6
 8003b6e:	2205      	movs	r2, #5
 8003b70:	4620      	mov	r0, r4
 8003b72:	f000 fb7c 	bl	800426e <__multadd>
 8003b76:	4601      	mov	r1, r0
 8003b78:	4606      	mov	r6, r0
 8003b7a:	4650      	mov	r0, sl
 8003b7c:	f000 fd35 	bl	80045ea <__mcmp>
 8003b80:	2800      	cmp	r0, #0
 8003b82:	f73f ad5c 	bgt.w	800363e <_dtoa_r+0x49e>
 8003b86:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003b88:	9d06      	ldr	r5, [sp, #24]
 8003b8a:	ea6f 0b03 	mvn.w	fp, r3
 8003b8e:	2300      	movs	r3, #0
 8003b90:	9307      	str	r3, [sp, #28]
 8003b92:	4631      	mov	r1, r6
 8003b94:	4620      	mov	r0, r4
 8003b96:	f000 fb53 	bl	8004240 <_Bfree>
 8003b9a:	2f00      	cmp	r7, #0
 8003b9c:	f43f ae4b 	beq.w	8003836 <_dtoa_r+0x696>
 8003ba0:	9b07      	ldr	r3, [sp, #28]
 8003ba2:	b12b      	cbz	r3, 8003bb0 <_dtoa_r+0xa10>
 8003ba4:	42bb      	cmp	r3, r7
 8003ba6:	d003      	beq.n	8003bb0 <_dtoa_r+0xa10>
 8003ba8:	4619      	mov	r1, r3
 8003baa:	4620      	mov	r0, r4
 8003bac:	f000 fb48 	bl	8004240 <_Bfree>
 8003bb0:	4639      	mov	r1, r7
 8003bb2:	4620      	mov	r0, r4
 8003bb4:	f000 fb44 	bl	8004240 <_Bfree>
 8003bb8:	e63d      	b.n	8003836 <_dtoa_r+0x696>
 8003bba:	2600      	movs	r6, #0
 8003bbc:	4637      	mov	r7, r6
 8003bbe:	e7e2      	b.n	8003b86 <_dtoa_r+0x9e6>
 8003bc0:	46bb      	mov	fp, r7
 8003bc2:	4637      	mov	r7, r6
 8003bc4:	e53b      	b.n	800363e <_dtoa_r+0x49e>
 8003bc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003bc8:	f8cd 9010 	str.w	r9, [sp, #16]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	f47f af12 	bne.w	80039f6 <_dtoa_r+0x856>
 8003bd2:	9d06      	ldr	r5, [sp, #24]
 8003bd4:	4631      	mov	r1, r6
 8003bd6:	4650      	mov	r0, sl
 8003bd8:	f7ff fa56 	bl	8003088 <quorem>
 8003bdc:	9b06      	ldr	r3, [sp, #24]
 8003bde:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8003be2:	f805 9b01 	strb.w	r9, [r5], #1
 8003be6:	9a04      	ldr	r2, [sp, #16]
 8003be8:	1aeb      	subs	r3, r5, r3
 8003bea:	429a      	cmp	r2, r3
 8003bec:	f300 8081 	bgt.w	8003cf2 <_dtoa_r+0xb52>
 8003bf0:	9b06      	ldr	r3, [sp, #24]
 8003bf2:	2a01      	cmp	r2, #1
 8003bf4:	bfac      	ite	ge
 8003bf6:	189b      	addge	r3, r3, r2
 8003bf8:	3301      	addlt	r3, #1
 8003bfa:	4698      	mov	r8, r3
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	9307      	str	r3, [sp, #28]
 8003c00:	4651      	mov	r1, sl
 8003c02:	2201      	movs	r2, #1
 8003c04:	4620      	mov	r0, r4
 8003c06:	f000 fc9f 	bl	8004548 <__lshift>
 8003c0a:	4631      	mov	r1, r6
 8003c0c:	4682      	mov	sl, r0
 8003c0e:	f000 fcec 	bl	80045ea <__mcmp>
 8003c12:	2800      	cmp	r0, #0
 8003c14:	dc34      	bgt.n	8003c80 <_dtoa_r+0xae0>
 8003c16:	d102      	bne.n	8003c1e <_dtoa_r+0xa7e>
 8003c18:	f019 0f01 	tst.w	r9, #1
 8003c1c:	d130      	bne.n	8003c80 <_dtoa_r+0xae0>
 8003c1e:	4645      	mov	r5, r8
 8003c20:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003c24:	1e6a      	subs	r2, r5, #1
 8003c26:	2b30      	cmp	r3, #48	; 0x30
 8003c28:	d1b3      	bne.n	8003b92 <_dtoa_r+0x9f2>
 8003c2a:	4615      	mov	r5, r2
 8003c2c:	e7f8      	b.n	8003c20 <_dtoa_r+0xa80>
 8003c2e:	4638      	mov	r0, r7
 8003c30:	e6ff      	b.n	8003a32 <_dtoa_r+0x892>
 8003c32:	2301      	movs	r3, #1
 8003c34:	e722      	b.n	8003a7c <_dtoa_r+0x8dc>
 8003c36:	9a02      	ldr	r2, [sp, #8]
 8003c38:	2a00      	cmp	r2, #0
 8003c3a:	db04      	blt.n	8003c46 <_dtoa_r+0xaa6>
 8003c3c:	d128      	bne.n	8003c90 <_dtoa_r+0xaf0>
 8003c3e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8003c40:	bb32      	cbnz	r2, 8003c90 <_dtoa_r+0xaf0>
 8003c42:	9a08      	ldr	r2, [sp, #32]
 8003c44:	bb22      	cbnz	r2, 8003c90 <_dtoa_r+0xaf0>
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	f77f af32 	ble.w	8003ab0 <_dtoa_r+0x910>
 8003c4c:	4651      	mov	r1, sl
 8003c4e:	2201      	movs	r2, #1
 8003c50:	4620      	mov	r0, r4
 8003c52:	f000 fc79 	bl	8004548 <__lshift>
 8003c56:	4631      	mov	r1, r6
 8003c58:	4682      	mov	sl, r0
 8003c5a:	f000 fcc6 	bl	80045ea <__mcmp>
 8003c5e:	2800      	cmp	r0, #0
 8003c60:	dc05      	bgt.n	8003c6e <_dtoa_r+0xace>
 8003c62:	f47f af25 	bne.w	8003ab0 <_dtoa_r+0x910>
 8003c66:	f019 0f01 	tst.w	r9, #1
 8003c6a:	f43f af21 	beq.w	8003ab0 <_dtoa_r+0x910>
 8003c6e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003c72:	f47f af1b 	bne.w	8003aac <_dtoa_r+0x90c>
 8003c76:	2339      	movs	r3, #57	; 0x39
 8003c78:	f108 0801 	add.w	r8, r8, #1
 8003c7c:	f808 3c01 	strb.w	r3, [r8, #-1]
 8003c80:	4645      	mov	r5, r8
 8003c82:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003c86:	1e6a      	subs	r2, r5, #1
 8003c88:	2b39      	cmp	r3, #57	; 0x39
 8003c8a:	d03a      	beq.n	8003d02 <_dtoa_r+0xb62>
 8003c8c:	3301      	adds	r3, #1
 8003c8e:	e03f      	b.n	8003d10 <_dtoa_r+0xb70>
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	f108 0501 	add.w	r5, r8, #1
 8003c96:	dd05      	ble.n	8003ca4 <_dtoa_r+0xb04>
 8003c98:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003c9c:	d0eb      	beq.n	8003c76 <_dtoa_r+0xad6>
 8003c9e:	f109 0901 	add.w	r9, r9, #1
 8003ca2:	e707      	b.n	8003ab4 <_dtoa_r+0x914>
 8003ca4:	9b06      	ldr	r3, [sp, #24]
 8003ca6:	9a04      	ldr	r2, [sp, #16]
 8003ca8:	1aeb      	subs	r3, r5, r3
 8003caa:	4293      	cmp	r3, r2
 8003cac:	46a8      	mov	r8, r5
 8003cae:	f805 9c01 	strb.w	r9, [r5, #-1]
 8003cb2:	d0a5      	beq.n	8003c00 <_dtoa_r+0xa60>
 8003cb4:	4651      	mov	r1, sl
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	220a      	movs	r2, #10
 8003cba:	4620      	mov	r0, r4
 8003cbc:	f000 fad7 	bl	800426e <__multadd>
 8003cc0:	9b07      	ldr	r3, [sp, #28]
 8003cc2:	4682      	mov	sl, r0
 8003cc4:	42bb      	cmp	r3, r7
 8003cc6:	f04f 020a 	mov.w	r2, #10
 8003cca:	f04f 0300 	mov.w	r3, #0
 8003cce:	9907      	ldr	r1, [sp, #28]
 8003cd0:	4620      	mov	r0, r4
 8003cd2:	d104      	bne.n	8003cde <_dtoa_r+0xb3e>
 8003cd4:	f000 facb 	bl	800426e <__multadd>
 8003cd8:	9007      	str	r0, [sp, #28]
 8003cda:	4607      	mov	r7, r0
 8003cdc:	e6b1      	b.n	8003a42 <_dtoa_r+0x8a2>
 8003cde:	f000 fac6 	bl	800426e <__multadd>
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	9007      	str	r0, [sp, #28]
 8003ce6:	220a      	movs	r2, #10
 8003ce8:	4639      	mov	r1, r7
 8003cea:	4620      	mov	r0, r4
 8003cec:	f000 fabf 	bl	800426e <__multadd>
 8003cf0:	e7f3      	b.n	8003cda <_dtoa_r+0xb3a>
 8003cf2:	4651      	mov	r1, sl
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	220a      	movs	r2, #10
 8003cf8:	4620      	mov	r0, r4
 8003cfa:	f000 fab8 	bl	800426e <__multadd>
 8003cfe:	4682      	mov	sl, r0
 8003d00:	e768      	b.n	8003bd4 <_dtoa_r+0xa34>
 8003d02:	9b06      	ldr	r3, [sp, #24]
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d105      	bne.n	8003d14 <_dtoa_r+0xb74>
 8003d08:	2331      	movs	r3, #49	; 0x31
 8003d0a:	9a06      	ldr	r2, [sp, #24]
 8003d0c:	f10b 0b01 	add.w	fp, fp, #1
 8003d10:	7013      	strb	r3, [r2, #0]
 8003d12:	e73e      	b.n	8003b92 <_dtoa_r+0x9f2>
 8003d14:	4615      	mov	r5, r2
 8003d16:	e7b4      	b.n	8003c82 <_dtoa_r+0xae2>
 8003d18:	4b09      	ldr	r3, [pc, #36]	; (8003d40 <_dtoa_r+0xba0>)
 8003d1a:	f7ff baa3 	b.w	8003264 <_dtoa_r+0xc4>
 8003d1e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	f47f aa7d 	bne.w	8003220 <_dtoa_r+0x80>
 8003d26:	4b07      	ldr	r3, [pc, #28]	; (8003d44 <_dtoa_r+0xba4>)
 8003d28:	f7ff ba9c 	b.w	8003264 <_dtoa_r+0xc4>
 8003d2c:	9b04      	ldr	r3, [sp, #16]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	f73f af4f 	bgt.w	8003bd2 <_dtoa_r+0xa32>
 8003d34:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003d36:	2b02      	cmp	r3, #2
 8003d38:	f77f af4b 	ble.w	8003bd2 <_dtoa_r+0xa32>
 8003d3c:	e714      	b.n	8003b68 <_dtoa_r+0x9c8>
 8003d3e:	bf00      	nop
 8003d40:	08004f1e 	.word	0x08004f1e
 8003d44:	08004f40 	.word	0x08004f40

08003d48 <_localeconv_r>:
 8003d48:	4b04      	ldr	r3, [pc, #16]	; (8003d5c <_localeconv_r+0x14>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	6a18      	ldr	r0, [r3, #32]
 8003d4e:	4b04      	ldr	r3, [pc, #16]	; (8003d60 <_localeconv_r+0x18>)
 8003d50:	2800      	cmp	r0, #0
 8003d52:	bf08      	it	eq
 8003d54:	4618      	moveq	r0, r3
 8003d56:	30f0      	adds	r0, #240	; 0xf0
 8003d58:	4770      	bx	lr
 8003d5a:	bf00      	nop
 8003d5c:	20000014 	.word	0x20000014
 8003d60:	20000518 	.word	0x20000518

08003d64 <malloc>:
 8003d64:	4b02      	ldr	r3, [pc, #8]	; (8003d70 <malloc+0xc>)
 8003d66:	4601      	mov	r1, r0
 8003d68:	6818      	ldr	r0, [r3, #0]
 8003d6a:	f000 b803 	b.w	8003d74 <_malloc_r>
 8003d6e:	bf00      	nop
 8003d70:	20000014 	.word	0x20000014

08003d74 <_malloc_r>:
 8003d74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d78:	f101 040b 	add.w	r4, r1, #11
 8003d7c:	2c16      	cmp	r4, #22
 8003d7e:	4681      	mov	r9, r0
 8003d80:	d907      	bls.n	8003d92 <_malloc_r+0x1e>
 8003d82:	f034 0407 	bics.w	r4, r4, #7
 8003d86:	d505      	bpl.n	8003d94 <_malloc_r+0x20>
 8003d88:	230c      	movs	r3, #12
 8003d8a:	f8c9 3000 	str.w	r3, [r9]
 8003d8e:	2600      	movs	r6, #0
 8003d90:	e131      	b.n	8003ff6 <_malloc_r+0x282>
 8003d92:	2410      	movs	r4, #16
 8003d94:	428c      	cmp	r4, r1
 8003d96:	d3f7      	bcc.n	8003d88 <_malloc_r+0x14>
 8003d98:	4648      	mov	r0, r9
 8003d9a:	f000 fa11 	bl	80041c0 <__malloc_lock>
 8003d9e:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8003da2:	4d9b      	ldr	r5, [pc, #620]	; (8004010 <_malloc_r+0x29c>)
 8003da4:	d236      	bcs.n	8003e14 <_malloc_r+0xa0>
 8003da6:	f104 0208 	add.w	r2, r4, #8
 8003daa:	442a      	add	r2, r5
 8003dac:	6856      	ldr	r6, [r2, #4]
 8003dae:	f1a2 0108 	sub.w	r1, r2, #8
 8003db2:	428e      	cmp	r6, r1
 8003db4:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8003db8:	d102      	bne.n	8003dc0 <_malloc_r+0x4c>
 8003dba:	68d6      	ldr	r6, [r2, #12]
 8003dbc:	42b2      	cmp	r2, r6
 8003dbe:	d010      	beq.n	8003de2 <_malloc_r+0x6e>
 8003dc0:	6873      	ldr	r3, [r6, #4]
 8003dc2:	68f2      	ldr	r2, [r6, #12]
 8003dc4:	68b1      	ldr	r1, [r6, #8]
 8003dc6:	f023 0303 	bic.w	r3, r3, #3
 8003dca:	60ca      	str	r2, [r1, #12]
 8003dcc:	4433      	add	r3, r6
 8003dce:	6091      	str	r1, [r2, #8]
 8003dd0:	685a      	ldr	r2, [r3, #4]
 8003dd2:	f042 0201 	orr.w	r2, r2, #1
 8003dd6:	605a      	str	r2, [r3, #4]
 8003dd8:	4648      	mov	r0, r9
 8003dda:	f000 f9f7 	bl	80041cc <__malloc_unlock>
 8003dde:	3608      	adds	r6, #8
 8003de0:	e109      	b.n	8003ff6 <_malloc_r+0x282>
 8003de2:	3302      	adds	r3, #2
 8003de4:	4a8b      	ldr	r2, [pc, #556]	; (8004014 <_malloc_r+0x2a0>)
 8003de6:	692e      	ldr	r6, [r5, #16]
 8003de8:	4611      	mov	r1, r2
 8003dea:	4296      	cmp	r6, r2
 8003dec:	d06d      	beq.n	8003eca <_malloc_r+0x156>
 8003dee:	6870      	ldr	r0, [r6, #4]
 8003df0:	f020 0003 	bic.w	r0, r0, #3
 8003df4:	1b07      	subs	r7, r0, r4
 8003df6:	2f0f      	cmp	r7, #15
 8003df8:	dd47      	ble.n	8003e8a <_malloc_r+0x116>
 8003dfa:	1933      	adds	r3, r6, r4
 8003dfc:	f044 0401 	orr.w	r4, r4, #1
 8003e00:	6074      	str	r4, [r6, #4]
 8003e02:	616b      	str	r3, [r5, #20]
 8003e04:	612b      	str	r3, [r5, #16]
 8003e06:	60da      	str	r2, [r3, #12]
 8003e08:	609a      	str	r2, [r3, #8]
 8003e0a:	f047 0201 	orr.w	r2, r7, #1
 8003e0e:	605a      	str	r2, [r3, #4]
 8003e10:	5037      	str	r7, [r6, r0]
 8003e12:	e7e1      	b.n	8003dd8 <_malloc_r+0x64>
 8003e14:	0a63      	lsrs	r3, r4, #9
 8003e16:	d02a      	beq.n	8003e6e <_malloc_r+0xfa>
 8003e18:	2b04      	cmp	r3, #4
 8003e1a:	d812      	bhi.n	8003e42 <_malloc_r+0xce>
 8003e1c:	09a3      	lsrs	r3, r4, #6
 8003e1e:	3338      	adds	r3, #56	; 0x38
 8003e20:	1c5a      	adds	r2, r3, #1
 8003e22:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8003e26:	6856      	ldr	r6, [r2, #4]
 8003e28:	f1a2 0008 	sub.w	r0, r2, #8
 8003e2c:	4286      	cmp	r6, r0
 8003e2e:	d006      	beq.n	8003e3e <_malloc_r+0xca>
 8003e30:	6872      	ldr	r2, [r6, #4]
 8003e32:	f022 0203 	bic.w	r2, r2, #3
 8003e36:	1b11      	subs	r1, r2, r4
 8003e38:	290f      	cmp	r1, #15
 8003e3a:	dd1c      	ble.n	8003e76 <_malloc_r+0x102>
 8003e3c:	3b01      	subs	r3, #1
 8003e3e:	3301      	adds	r3, #1
 8003e40:	e7d0      	b.n	8003de4 <_malloc_r+0x70>
 8003e42:	2b14      	cmp	r3, #20
 8003e44:	d801      	bhi.n	8003e4a <_malloc_r+0xd6>
 8003e46:	335b      	adds	r3, #91	; 0x5b
 8003e48:	e7ea      	b.n	8003e20 <_malloc_r+0xac>
 8003e4a:	2b54      	cmp	r3, #84	; 0x54
 8003e4c:	d802      	bhi.n	8003e54 <_malloc_r+0xe0>
 8003e4e:	0b23      	lsrs	r3, r4, #12
 8003e50:	336e      	adds	r3, #110	; 0x6e
 8003e52:	e7e5      	b.n	8003e20 <_malloc_r+0xac>
 8003e54:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8003e58:	d802      	bhi.n	8003e60 <_malloc_r+0xec>
 8003e5a:	0be3      	lsrs	r3, r4, #15
 8003e5c:	3377      	adds	r3, #119	; 0x77
 8003e5e:	e7df      	b.n	8003e20 <_malloc_r+0xac>
 8003e60:	f240 5254 	movw	r2, #1364	; 0x554
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d804      	bhi.n	8003e72 <_malloc_r+0xfe>
 8003e68:	0ca3      	lsrs	r3, r4, #18
 8003e6a:	337c      	adds	r3, #124	; 0x7c
 8003e6c:	e7d8      	b.n	8003e20 <_malloc_r+0xac>
 8003e6e:	233f      	movs	r3, #63	; 0x3f
 8003e70:	e7d6      	b.n	8003e20 <_malloc_r+0xac>
 8003e72:	237e      	movs	r3, #126	; 0x7e
 8003e74:	e7d4      	b.n	8003e20 <_malloc_r+0xac>
 8003e76:	2900      	cmp	r1, #0
 8003e78:	68f1      	ldr	r1, [r6, #12]
 8003e7a:	db04      	blt.n	8003e86 <_malloc_r+0x112>
 8003e7c:	68b3      	ldr	r3, [r6, #8]
 8003e7e:	60d9      	str	r1, [r3, #12]
 8003e80:	608b      	str	r3, [r1, #8]
 8003e82:	18b3      	adds	r3, r6, r2
 8003e84:	e7a4      	b.n	8003dd0 <_malloc_r+0x5c>
 8003e86:	460e      	mov	r6, r1
 8003e88:	e7d0      	b.n	8003e2c <_malloc_r+0xb8>
 8003e8a:	2f00      	cmp	r7, #0
 8003e8c:	616a      	str	r2, [r5, #20]
 8003e8e:	612a      	str	r2, [r5, #16]
 8003e90:	db05      	blt.n	8003e9e <_malloc_r+0x12a>
 8003e92:	4430      	add	r0, r6
 8003e94:	6843      	ldr	r3, [r0, #4]
 8003e96:	f043 0301 	orr.w	r3, r3, #1
 8003e9a:	6043      	str	r3, [r0, #4]
 8003e9c:	e79c      	b.n	8003dd8 <_malloc_r+0x64>
 8003e9e:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8003ea2:	d244      	bcs.n	8003f2e <_malloc_r+0x1ba>
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	08c0      	lsrs	r0, r0, #3
 8003ea8:	1087      	asrs	r7, r0, #2
 8003eaa:	fa02 f707 	lsl.w	r7, r2, r7
 8003eae:	686a      	ldr	r2, [r5, #4]
 8003eb0:	3001      	adds	r0, #1
 8003eb2:	433a      	orrs	r2, r7
 8003eb4:	606a      	str	r2, [r5, #4]
 8003eb6:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8003eba:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8003ebe:	3a08      	subs	r2, #8
 8003ec0:	60f2      	str	r2, [r6, #12]
 8003ec2:	60b7      	str	r7, [r6, #8]
 8003ec4:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8003ec8:	60fe      	str	r6, [r7, #12]
 8003eca:	2001      	movs	r0, #1
 8003ecc:	109a      	asrs	r2, r3, #2
 8003ece:	fa00 f202 	lsl.w	r2, r0, r2
 8003ed2:	6868      	ldr	r0, [r5, #4]
 8003ed4:	4282      	cmp	r2, r0
 8003ed6:	f200 809f 	bhi.w	8004018 <_malloc_r+0x2a4>
 8003eda:	4202      	tst	r2, r0
 8003edc:	d106      	bne.n	8003eec <_malloc_r+0x178>
 8003ede:	f023 0303 	bic.w	r3, r3, #3
 8003ee2:	0052      	lsls	r2, r2, #1
 8003ee4:	4202      	tst	r2, r0
 8003ee6:	f103 0304 	add.w	r3, r3, #4
 8003eea:	d0fa      	beq.n	8003ee2 <_malloc_r+0x16e>
 8003eec:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8003ef0:	46e0      	mov	r8, ip
 8003ef2:	469e      	mov	lr, r3
 8003ef4:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8003ef8:	4546      	cmp	r6, r8
 8003efa:	d153      	bne.n	8003fa4 <_malloc_r+0x230>
 8003efc:	f10e 0e01 	add.w	lr, lr, #1
 8003f00:	f01e 0f03 	tst.w	lr, #3
 8003f04:	f108 0808 	add.w	r8, r8, #8
 8003f08:	d1f4      	bne.n	8003ef4 <_malloc_r+0x180>
 8003f0a:	0798      	lsls	r0, r3, #30
 8003f0c:	d179      	bne.n	8004002 <_malloc_r+0x28e>
 8003f0e:	686b      	ldr	r3, [r5, #4]
 8003f10:	ea23 0302 	bic.w	r3, r3, r2
 8003f14:	606b      	str	r3, [r5, #4]
 8003f16:	6868      	ldr	r0, [r5, #4]
 8003f18:	0052      	lsls	r2, r2, #1
 8003f1a:	4282      	cmp	r2, r0
 8003f1c:	d87c      	bhi.n	8004018 <_malloc_r+0x2a4>
 8003f1e:	2a00      	cmp	r2, #0
 8003f20:	d07a      	beq.n	8004018 <_malloc_r+0x2a4>
 8003f22:	4673      	mov	r3, lr
 8003f24:	4202      	tst	r2, r0
 8003f26:	d1e1      	bne.n	8003eec <_malloc_r+0x178>
 8003f28:	3304      	adds	r3, #4
 8003f2a:	0052      	lsls	r2, r2, #1
 8003f2c:	e7fa      	b.n	8003f24 <_malloc_r+0x1b0>
 8003f2e:	0a42      	lsrs	r2, r0, #9
 8003f30:	2a04      	cmp	r2, #4
 8003f32:	d815      	bhi.n	8003f60 <_malloc_r+0x1ec>
 8003f34:	0982      	lsrs	r2, r0, #6
 8003f36:	3238      	adds	r2, #56	; 0x38
 8003f38:	1c57      	adds	r7, r2, #1
 8003f3a:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8003f3e:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8003f42:	45be      	cmp	lr, r7
 8003f44:	d126      	bne.n	8003f94 <_malloc_r+0x220>
 8003f46:	2001      	movs	r0, #1
 8003f48:	1092      	asrs	r2, r2, #2
 8003f4a:	fa00 f202 	lsl.w	r2, r0, r2
 8003f4e:	6868      	ldr	r0, [r5, #4]
 8003f50:	4310      	orrs	r0, r2
 8003f52:	6068      	str	r0, [r5, #4]
 8003f54:	f8c6 e00c 	str.w	lr, [r6, #12]
 8003f58:	60b7      	str	r7, [r6, #8]
 8003f5a:	f8ce 6008 	str.w	r6, [lr, #8]
 8003f5e:	e7b3      	b.n	8003ec8 <_malloc_r+0x154>
 8003f60:	2a14      	cmp	r2, #20
 8003f62:	d801      	bhi.n	8003f68 <_malloc_r+0x1f4>
 8003f64:	325b      	adds	r2, #91	; 0x5b
 8003f66:	e7e7      	b.n	8003f38 <_malloc_r+0x1c4>
 8003f68:	2a54      	cmp	r2, #84	; 0x54
 8003f6a:	d802      	bhi.n	8003f72 <_malloc_r+0x1fe>
 8003f6c:	0b02      	lsrs	r2, r0, #12
 8003f6e:	326e      	adds	r2, #110	; 0x6e
 8003f70:	e7e2      	b.n	8003f38 <_malloc_r+0x1c4>
 8003f72:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8003f76:	d802      	bhi.n	8003f7e <_malloc_r+0x20a>
 8003f78:	0bc2      	lsrs	r2, r0, #15
 8003f7a:	3277      	adds	r2, #119	; 0x77
 8003f7c:	e7dc      	b.n	8003f38 <_malloc_r+0x1c4>
 8003f7e:	f240 5754 	movw	r7, #1364	; 0x554
 8003f82:	42ba      	cmp	r2, r7
 8003f84:	bf9a      	itte	ls
 8003f86:	0c82      	lsrls	r2, r0, #18
 8003f88:	327c      	addls	r2, #124	; 0x7c
 8003f8a:	227e      	movhi	r2, #126	; 0x7e
 8003f8c:	e7d4      	b.n	8003f38 <_malloc_r+0x1c4>
 8003f8e:	68bf      	ldr	r7, [r7, #8]
 8003f90:	45be      	cmp	lr, r7
 8003f92:	d004      	beq.n	8003f9e <_malloc_r+0x22a>
 8003f94:	687a      	ldr	r2, [r7, #4]
 8003f96:	f022 0203 	bic.w	r2, r2, #3
 8003f9a:	4290      	cmp	r0, r2
 8003f9c:	d3f7      	bcc.n	8003f8e <_malloc_r+0x21a>
 8003f9e:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 8003fa2:	e7d7      	b.n	8003f54 <_malloc_r+0x1e0>
 8003fa4:	6870      	ldr	r0, [r6, #4]
 8003fa6:	68f7      	ldr	r7, [r6, #12]
 8003fa8:	f020 0003 	bic.w	r0, r0, #3
 8003fac:	eba0 0a04 	sub.w	sl, r0, r4
 8003fb0:	f1ba 0f0f 	cmp.w	sl, #15
 8003fb4:	dd10      	ble.n	8003fd8 <_malloc_r+0x264>
 8003fb6:	68b2      	ldr	r2, [r6, #8]
 8003fb8:	1933      	adds	r3, r6, r4
 8003fba:	f044 0401 	orr.w	r4, r4, #1
 8003fbe:	6074      	str	r4, [r6, #4]
 8003fc0:	60d7      	str	r7, [r2, #12]
 8003fc2:	60ba      	str	r2, [r7, #8]
 8003fc4:	f04a 0201 	orr.w	r2, sl, #1
 8003fc8:	616b      	str	r3, [r5, #20]
 8003fca:	612b      	str	r3, [r5, #16]
 8003fcc:	60d9      	str	r1, [r3, #12]
 8003fce:	6099      	str	r1, [r3, #8]
 8003fd0:	605a      	str	r2, [r3, #4]
 8003fd2:	f846 a000 	str.w	sl, [r6, r0]
 8003fd6:	e6ff      	b.n	8003dd8 <_malloc_r+0x64>
 8003fd8:	f1ba 0f00 	cmp.w	sl, #0
 8003fdc:	db0f      	blt.n	8003ffe <_malloc_r+0x28a>
 8003fde:	4430      	add	r0, r6
 8003fe0:	6843      	ldr	r3, [r0, #4]
 8003fe2:	f043 0301 	orr.w	r3, r3, #1
 8003fe6:	6043      	str	r3, [r0, #4]
 8003fe8:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8003fec:	4648      	mov	r0, r9
 8003fee:	60df      	str	r7, [r3, #12]
 8003ff0:	60bb      	str	r3, [r7, #8]
 8003ff2:	f000 f8eb 	bl	80041cc <__malloc_unlock>
 8003ff6:	4630      	mov	r0, r6
 8003ff8:	b003      	add	sp, #12
 8003ffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ffe:	463e      	mov	r6, r7
 8004000:	e77a      	b.n	8003ef8 <_malloc_r+0x184>
 8004002:	f85c 0908 	ldr.w	r0, [ip], #-8
 8004006:	3b01      	subs	r3, #1
 8004008:	4584      	cmp	ip, r0
 800400a:	f43f af7e 	beq.w	8003f0a <_malloc_r+0x196>
 800400e:	e782      	b.n	8003f16 <_malloc_r+0x1a2>
 8004010:	20000108 	.word	0x20000108
 8004014:	20000110 	.word	0x20000110
 8004018:	f8d5 b008 	ldr.w	fp, [r5, #8]
 800401c:	f8db 6004 	ldr.w	r6, [fp, #4]
 8004020:	f026 0603 	bic.w	r6, r6, #3
 8004024:	42b4      	cmp	r4, r6
 8004026:	d803      	bhi.n	8004030 <_malloc_r+0x2bc>
 8004028:	1b33      	subs	r3, r6, r4
 800402a:	2b0f      	cmp	r3, #15
 800402c:	f300 8095 	bgt.w	800415a <_malloc_r+0x3e6>
 8004030:	4a4f      	ldr	r2, [pc, #316]	; (8004170 <_malloc_r+0x3fc>)
 8004032:	eb0b 0306 	add.w	r3, fp, r6
 8004036:	6817      	ldr	r7, [r2, #0]
 8004038:	4a4e      	ldr	r2, [pc, #312]	; (8004174 <_malloc_r+0x400>)
 800403a:	3710      	adds	r7, #16
 800403c:	6811      	ldr	r1, [r2, #0]
 800403e:	4427      	add	r7, r4
 8004040:	3101      	adds	r1, #1
 8004042:	d005      	beq.n	8004050 <_malloc_r+0x2dc>
 8004044:	494c      	ldr	r1, [pc, #304]	; (8004178 <_malloc_r+0x404>)
 8004046:	3901      	subs	r1, #1
 8004048:	440f      	add	r7, r1
 800404a:	3101      	adds	r1, #1
 800404c:	4249      	negs	r1, r1
 800404e:	400f      	ands	r7, r1
 8004050:	4639      	mov	r1, r7
 8004052:	4648      	mov	r0, r9
 8004054:	9201      	str	r2, [sp, #4]
 8004056:	9300      	str	r3, [sp, #0]
 8004058:	f000 fb90 	bl	800477c <_sbrk_r>
 800405c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004060:	4680      	mov	r8, r0
 8004062:	d055      	beq.n	8004110 <_malloc_r+0x39c>
 8004064:	9b00      	ldr	r3, [sp, #0]
 8004066:	9a01      	ldr	r2, [sp, #4]
 8004068:	4283      	cmp	r3, r0
 800406a:	d901      	bls.n	8004070 <_malloc_r+0x2fc>
 800406c:	45ab      	cmp	fp, r5
 800406e:	d14f      	bne.n	8004110 <_malloc_r+0x39c>
 8004070:	4842      	ldr	r0, [pc, #264]	; (800417c <_malloc_r+0x408>)
 8004072:	4543      	cmp	r3, r8
 8004074:	6801      	ldr	r1, [r0, #0]
 8004076:	4682      	mov	sl, r0
 8004078:	eb07 0e01 	add.w	lr, r7, r1
 800407c:	f8c0 e000 	str.w	lr, [r0]
 8004080:	493f      	ldr	r1, [pc, #252]	; (8004180 <_malloc_r+0x40c>)
 8004082:	d113      	bne.n	80040ac <_malloc_r+0x338>
 8004084:	420b      	tst	r3, r1
 8004086:	d111      	bne.n	80040ac <_malloc_r+0x338>
 8004088:	68ab      	ldr	r3, [r5, #8]
 800408a:	443e      	add	r6, r7
 800408c:	f046 0601 	orr.w	r6, r6, #1
 8004090:	605e      	str	r6, [r3, #4]
 8004092:	4a3c      	ldr	r2, [pc, #240]	; (8004184 <_malloc_r+0x410>)
 8004094:	f8da 3000 	ldr.w	r3, [sl]
 8004098:	6811      	ldr	r1, [r2, #0]
 800409a:	428b      	cmp	r3, r1
 800409c:	bf88      	it	hi
 800409e:	6013      	strhi	r3, [r2, #0]
 80040a0:	4a39      	ldr	r2, [pc, #228]	; (8004188 <_malloc_r+0x414>)
 80040a2:	6811      	ldr	r1, [r2, #0]
 80040a4:	428b      	cmp	r3, r1
 80040a6:	bf88      	it	hi
 80040a8:	6013      	strhi	r3, [r2, #0]
 80040aa:	e031      	b.n	8004110 <_malloc_r+0x39c>
 80040ac:	6810      	ldr	r0, [r2, #0]
 80040ae:	3001      	adds	r0, #1
 80040b0:	bf1b      	ittet	ne
 80040b2:	eba8 0303 	subne.w	r3, r8, r3
 80040b6:	4473      	addne	r3, lr
 80040b8:	f8c2 8000 	streq.w	r8, [r2]
 80040bc:	f8ca 3000 	strne.w	r3, [sl]
 80040c0:	f018 0007 	ands.w	r0, r8, #7
 80040c4:	bf1c      	itt	ne
 80040c6:	f1c0 0008 	rsbne	r0, r0, #8
 80040ca:	4480      	addne	r8, r0
 80040cc:	4b2a      	ldr	r3, [pc, #168]	; (8004178 <_malloc_r+0x404>)
 80040ce:	4447      	add	r7, r8
 80040d0:	4418      	add	r0, r3
 80040d2:	400f      	ands	r7, r1
 80040d4:	1bc7      	subs	r7, r0, r7
 80040d6:	4639      	mov	r1, r7
 80040d8:	4648      	mov	r0, r9
 80040da:	f000 fb4f 	bl	800477c <_sbrk_r>
 80040de:	1c43      	adds	r3, r0, #1
 80040e0:	bf04      	itt	eq
 80040e2:	4640      	moveq	r0, r8
 80040e4:	2700      	moveq	r7, #0
 80040e6:	f8da 3000 	ldr.w	r3, [sl]
 80040ea:	eba0 0008 	sub.w	r0, r0, r8
 80040ee:	443b      	add	r3, r7
 80040f0:	4407      	add	r7, r0
 80040f2:	f047 0701 	orr.w	r7, r7, #1
 80040f6:	45ab      	cmp	fp, r5
 80040f8:	f8c5 8008 	str.w	r8, [r5, #8]
 80040fc:	f8ca 3000 	str.w	r3, [sl]
 8004100:	f8c8 7004 	str.w	r7, [r8, #4]
 8004104:	d0c5      	beq.n	8004092 <_malloc_r+0x31e>
 8004106:	2e0f      	cmp	r6, #15
 8004108:	d810      	bhi.n	800412c <_malloc_r+0x3b8>
 800410a:	2301      	movs	r3, #1
 800410c:	f8c8 3004 	str.w	r3, [r8, #4]
 8004110:	68ab      	ldr	r3, [r5, #8]
 8004112:	685a      	ldr	r2, [r3, #4]
 8004114:	f022 0203 	bic.w	r2, r2, #3
 8004118:	4294      	cmp	r4, r2
 800411a:	eba2 0304 	sub.w	r3, r2, r4
 800411e:	d801      	bhi.n	8004124 <_malloc_r+0x3b0>
 8004120:	2b0f      	cmp	r3, #15
 8004122:	dc1a      	bgt.n	800415a <_malloc_r+0x3e6>
 8004124:	4648      	mov	r0, r9
 8004126:	f000 f851 	bl	80041cc <__malloc_unlock>
 800412a:	e630      	b.n	8003d8e <_malloc_r+0x1a>
 800412c:	2205      	movs	r2, #5
 800412e:	f8db 3004 	ldr.w	r3, [fp, #4]
 8004132:	3e0c      	subs	r6, #12
 8004134:	f026 0607 	bic.w	r6, r6, #7
 8004138:	f003 0301 	and.w	r3, r3, #1
 800413c:	4333      	orrs	r3, r6
 800413e:	f8cb 3004 	str.w	r3, [fp, #4]
 8004142:	2e0f      	cmp	r6, #15
 8004144:	eb0b 0306 	add.w	r3, fp, r6
 8004148:	605a      	str	r2, [r3, #4]
 800414a:	609a      	str	r2, [r3, #8]
 800414c:	d9a1      	bls.n	8004092 <_malloc_r+0x31e>
 800414e:	f10b 0108 	add.w	r1, fp, #8
 8004152:	4648      	mov	r0, r9
 8004154:	f000 fc20 	bl	8004998 <_free_r>
 8004158:	e79b      	b.n	8004092 <_malloc_r+0x31e>
 800415a:	68ae      	ldr	r6, [r5, #8]
 800415c:	f044 0201 	orr.w	r2, r4, #1
 8004160:	f043 0301 	orr.w	r3, r3, #1
 8004164:	4434      	add	r4, r6
 8004166:	6072      	str	r2, [r6, #4]
 8004168:	60ac      	str	r4, [r5, #8]
 800416a:	6063      	str	r3, [r4, #4]
 800416c:	e634      	b.n	8003dd8 <_malloc_r+0x64>
 800416e:	bf00      	nop
 8004170:	200006d8 	.word	0x200006d8
 8004174:	20000510 	.word	0x20000510
 8004178:	00000080 	.word	0x00000080
 800417c:	200006a8 	.word	0x200006a8
 8004180:	0000007f 	.word	0x0000007f
 8004184:	200006d0 	.word	0x200006d0
 8004188:	200006d4 	.word	0x200006d4

0800418c <memchr>:
 800418c:	b510      	push	{r4, lr}
 800418e:	b2c9      	uxtb	r1, r1
 8004190:	4402      	add	r2, r0
 8004192:	4290      	cmp	r0, r2
 8004194:	4603      	mov	r3, r0
 8004196:	d101      	bne.n	800419c <memchr+0x10>
 8004198:	2000      	movs	r0, #0
 800419a:	bd10      	pop	{r4, pc}
 800419c:	781c      	ldrb	r4, [r3, #0]
 800419e:	3001      	adds	r0, #1
 80041a0:	428c      	cmp	r4, r1
 80041a2:	d1f6      	bne.n	8004192 <memchr+0x6>
 80041a4:	4618      	mov	r0, r3
 80041a6:	bd10      	pop	{r4, pc}

080041a8 <memcpy>:
 80041a8:	b510      	push	{r4, lr}
 80041aa:	1e43      	subs	r3, r0, #1
 80041ac:	440a      	add	r2, r1
 80041ae:	4291      	cmp	r1, r2
 80041b0:	d100      	bne.n	80041b4 <memcpy+0xc>
 80041b2:	bd10      	pop	{r4, pc}
 80041b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80041b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80041bc:	e7f7      	b.n	80041ae <memcpy+0x6>
	...

080041c0 <__malloc_lock>:
 80041c0:	4801      	ldr	r0, [pc, #4]	; (80041c8 <__malloc_lock+0x8>)
 80041c2:	f000 bca5 	b.w	8004b10 <__retarget_lock_acquire_recursive>
 80041c6:	bf00      	nop
 80041c8:	200006e6 	.word	0x200006e6

080041cc <__malloc_unlock>:
 80041cc:	4801      	ldr	r0, [pc, #4]	; (80041d4 <__malloc_unlock+0x8>)
 80041ce:	f000 bca0 	b.w	8004b12 <__retarget_lock_release_recursive>
 80041d2:	bf00      	nop
 80041d4:	200006e6 	.word	0x200006e6

080041d8 <_Balloc>:
 80041d8:	b570      	push	{r4, r5, r6, lr}
 80041da:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80041dc:	4604      	mov	r4, r0
 80041de:	460e      	mov	r6, r1
 80041e0:	b93d      	cbnz	r5, 80041f2 <_Balloc+0x1a>
 80041e2:	2010      	movs	r0, #16
 80041e4:	f7ff fdbe 	bl	8003d64 <malloc>
 80041e8:	6260      	str	r0, [r4, #36]	; 0x24
 80041ea:	6045      	str	r5, [r0, #4]
 80041ec:	6085      	str	r5, [r0, #8]
 80041ee:	6005      	str	r5, [r0, #0]
 80041f0:	60c5      	str	r5, [r0, #12]
 80041f2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80041f4:	68eb      	ldr	r3, [r5, #12]
 80041f6:	b183      	cbz	r3, 800421a <_Balloc+0x42>
 80041f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80041fa:	68db      	ldr	r3, [r3, #12]
 80041fc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004200:	b9b8      	cbnz	r0, 8004232 <_Balloc+0x5a>
 8004202:	2101      	movs	r1, #1
 8004204:	fa01 f506 	lsl.w	r5, r1, r6
 8004208:	1d6a      	adds	r2, r5, #5
 800420a:	0092      	lsls	r2, r2, #2
 800420c:	4620      	mov	r0, r4
 800420e:	f000 fb3f 	bl	8004890 <_calloc_r>
 8004212:	b160      	cbz	r0, 800422e <_Balloc+0x56>
 8004214:	6046      	str	r6, [r0, #4]
 8004216:	6085      	str	r5, [r0, #8]
 8004218:	e00e      	b.n	8004238 <_Balloc+0x60>
 800421a:	2221      	movs	r2, #33	; 0x21
 800421c:	2104      	movs	r1, #4
 800421e:	4620      	mov	r0, r4
 8004220:	f000 fb36 	bl	8004890 <_calloc_r>
 8004224:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004226:	60e8      	str	r0, [r5, #12]
 8004228:	68db      	ldr	r3, [r3, #12]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d1e4      	bne.n	80041f8 <_Balloc+0x20>
 800422e:	2000      	movs	r0, #0
 8004230:	bd70      	pop	{r4, r5, r6, pc}
 8004232:	6802      	ldr	r2, [r0, #0]
 8004234:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8004238:	2300      	movs	r3, #0
 800423a:	6103      	str	r3, [r0, #16]
 800423c:	60c3      	str	r3, [r0, #12]
 800423e:	bd70      	pop	{r4, r5, r6, pc}

08004240 <_Bfree>:
 8004240:	b570      	push	{r4, r5, r6, lr}
 8004242:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004244:	4606      	mov	r6, r0
 8004246:	460d      	mov	r5, r1
 8004248:	b93c      	cbnz	r4, 800425a <_Bfree+0x1a>
 800424a:	2010      	movs	r0, #16
 800424c:	f7ff fd8a 	bl	8003d64 <malloc>
 8004250:	6270      	str	r0, [r6, #36]	; 0x24
 8004252:	6044      	str	r4, [r0, #4]
 8004254:	6084      	str	r4, [r0, #8]
 8004256:	6004      	str	r4, [r0, #0]
 8004258:	60c4      	str	r4, [r0, #12]
 800425a:	b13d      	cbz	r5, 800426c <_Bfree+0x2c>
 800425c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800425e:	686a      	ldr	r2, [r5, #4]
 8004260:	68db      	ldr	r3, [r3, #12]
 8004262:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004266:	6029      	str	r1, [r5, #0]
 8004268:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800426c:	bd70      	pop	{r4, r5, r6, pc}

0800426e <__multadd>:
 800426e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004272:	461f      	mov	r7, r3
 8004274:	4606      	mov	r6, r0
 8004276:	460c      	mov	r4, r1
 8004278:	2300      	movs	r3, #0
 800427a:	690d      	ldr	r5, [r1, #16]
 800427c:	f101 0e14 	add.w	lr, r1, #20
 8004280:	f8de 0000 	ldr.w	r0, [lr]
 8004284:	3301      	adds	r3, #1
 8004286:	b281      	uxth	r1, r0
 8004288:	fb02 7101 	mla	r1, r2, r1, r7
 800428c:	0c00      	lsrs	r0, r0, #16
 800428e:	0c0f      	lsrs	r7, r1, #16
 8004290:	fb02 7000 	mla	r0, r2, r0, r7
 8004294:	b289      	uxth	r1, r1
 8004296:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800429a:	429d      	cmp	r5, r3
 800429c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80042a0:	f84e 1b04 	str.w	r1, [lr], #4
 80042a4:	dcec      	bgt.n	8004280 <__multadd+0x12>
 80042a6:	b1d7      	cbz	r7, 80042de <__multadd+0x70>
 80042a8:	68a3      	ldr	r3, [r4, #8]
 80042aa:	429d      	cmp	r5, r3
 80042ac:	db12      	blt.n	80042d4 <__multadd+0x66>
 80042ae:	6861      	ldr	r1, [r4, #4]
 80042b0:	4630      	mov	r0, r6
 80042b2:	3101      	adds	r1, #1
 80042b4:	f7ff ff90 	bl	80041d8 <_Balloc>
 80042b8:	4680      	mov	r8, r0
 80042ba:	6922      	ldr	r2, [r4, #16]
 80042bc:	f104 010c 	add.w	r1, r4, #12
 80042c0:	3202      	adds	r2, #2
 80042c2:	0092      	lsls	r2, r2, #2
 80042c4:	300c      	adds	r0, #12
 80042c6:	f7ff ff6f 	bl	80041a8 <memcpy>
 80042ca:	4621      	mov	r1, r4
 80042cc:	4630      	mov	r0, r6
 80042ce:	f7ff ffb7 	bl	8004240 <_Bfree>
 80042d2:	4644      	mov	r4, r8
 80042d4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80042d8:	3501      	adds	r5, #1
 80042da:	615f      	str	r7, [r3, #20]
 80042dc:	6125      	str	r5, [r4, #16]
 80042de:	4620      	mov	r0, r4
 80042e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080042e4 <__hi0bits>:
 80042e4:	0c02      	lsrs	r2, r0, #16
 80042e6:	0412      	lsls	r2, r2, #16
 80042e8:	4603      	mov	r3, r0
 80042ea:	b9b2      	cbnz	r2, 800431a <__hi0bits+0x36>
 80042ec:	0403      	lsls	r3, r0, #16
 80042ee:	2010      	movs	r0, #16
 80042f0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80042f4:	bf04      	itt	eq
 80042f6:	021b      	lsleq	r3, r3, #8
 80042f8:	3008      	addeq	r0, #8
 80042fa:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80042fe:	bf04      	itt	eq
 8004300:	011b      	lsleq	r3, r3, #4
 8004302:	3004      	addeq	r0, #4
 8004304:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8004308:	bf04      	itt	eq
 800430a:	009b      	lsleq	r3, r3, #2
 800430c:	3002      	addeq	r0, #2
 800430e:	2b00      	cmp	r3, #0
 8004310:	db06      	blt.n	8004320 <__hi0bits+0x3c>
 8004312:	005b      	lsls	r3, r3, #1
 8004314:	d503      	bpl.n	800431e <__hi0bits+0x3a>
 8004316:	3001      	adds	r0, #1
 8004318:	4770      	bx	lr
 800431a:	2000      	movs	r0, #0
 800431c:	e7e8      	b.n	80042f0 <__hi0bits+0xc>
 800431e:	2020      	movs	r0, #32
 8004320:	4770      	bx	lr

08004322 <__lo0bits>:
 8004322:	6803      	ldr	r3, [r0, #0]
 8004324:	4601      	mov	r1, r0
 8004326:	f013 0207 	ands.w	r2, r3, #7
 800432a:	d00b      	beq.n	8004344 <__lo0bits+0x22>
 800432c:	07da      	lsls	r2, r3, #31
 800432e:	d423      	bmi.n	8004378 <__lo0bits+0x56>
 8004330:	0798      	lsls	r0, r3, #30
 8004332:	bf49      	itett	mi
 8004334:	085b      	lsrmi	r3, r3, #1
 8004336:	089b      	lsrpl	r3, r3, #2
 8004338:	2001      	movmi	r0, #1
 800433a:	600b      	strmi	r3, [r1, #0]
 800433c:	bf5c      	itt	pl
 800433e:	600b      	strpl	r3, [r1, #0]
 8004340:	2002      	movpl	r0, #2
 8004342:	4770      	bx	lr
 8004344:	b298      	uxth	r0, r3
 8004346:	b9a8      	cbnz	r0, 8004374 <__lo0bits+0x52>
 8004348:	2010      	movs	r0, #16
 800434a:	0c1b      	lsrs	r3, r3, #16
 800434c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004350:	bf04      	itt	eq
 8004352:	0a1b      	lsreq	r3, r3, #8
 8004354:	3008      	addeq	r0, #8
 8004356:	071a      	lsls	r2, r3, #28
 8004358:	bf04      	itt	eq
 800435a:	091b      	lsreq	r3, r3, #4
 800435c:	3004      	addeq	r0, #4
 800435e:	079a      	lsls	r2, r3, #30
 8004360:	bf04      	itt	eq
 8004362:	089b      	lsreq	r3, r3, #2
 8004364:	3002      	addeq	r0, #2
 8004366:	07da      	lsls	r2, r3, #31
 8004368:	d402      	bmi.n	8004370 <__lo0bits+0x4e>
 800436a:	085b      	lsrs	r3, r3, #1
 800436c:	d006      	beq.n	800437c <__lo0bits+0x5a>
 800436e:	3001      	adds	r0, #1
 8004370:	600b      	str	r3, [r1, #0]
 8004372:	4770      	bx	lr
 8004374:	4610      	mov	r0, r2
 8004376:	e7e9      	b.n	800434c <__lo0bits+0x2a>
 8004378:	2000      	movs	r0, #0
 800437a:	4770      	bx	lr
 800437c:	2020      	movs	r0, #32
 800437e:	4770      	bx	lr

08004380 <__i2b>:
 8004380:	b510      	push	{r4, lr}
 8004382:	460c      	mov	r4, r1
 8004384:	2101      	movs	r1, #1
 8004386:	f7ff ff27 	bl	80041d8 <_Balloc>
 800438a:	2201      	movs	r2, #1
 800438c:	6144      	str	r4, [r0, #20]
 800438e:	6102      	str	r2, [r0, #16]
 8004390:	bd10      	pop	{r4, pc}

08004392 <__multiply>:
 8004392:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004396:	4614      	mov	r4, r2
 8004398:	690a      	ldr	r2, [r1, #16]
 800439a:	6923      	ldr	r3, [r4, #16]
 800439c:	4689      	mov	r9, r1
 800439e:	429a      	cmp	r2, r3
 80043a0:	bfbe      	ittt	lt
 80043a2:	460b      	movlt	r3, r1
 80043a4:	46a1      	movlt	r9, r4
 80043a6:	461c      	movlt	r4, r3
 80043a8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80043ac:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80043b0:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80043b4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80043b8:	eb07 060a 	add.w	r6, r7, sl
 80043bc:	429e      	cmp	r6, r3
 80043be:	bfc8      	it	gt
 80043c0:	3101      	addgt	r1, #1
 80043c2:	f7ff ff09 	bl	80041d8 <_Balloc>
 80043c6:	f100 0514 	add.w	r5, r0, #20
 80043ca:	462b      	mov	r3, r5
 80043cc:	2200      	movs	r2, #0
 80043ce:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80043d2:	4543      	cmp	r3, r8
 80043d4:	d316      	bcc.n	8004404 <__multiply+0x72>
 80043d6:	f104 0214 	add.w	r2, r4, #20
 80043da:	f109 0114 	add.w	r1, r9, #20
 80043de:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 80043e2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80043e6:	9301      	str	r3, [sp, #4]
 80043e8:	9c01      	ldr	r4, [sp, #4]
 80043ea:	4613      	mov	r3, r2
 80043ec:	4294      	cmp	r4, r2
 80043ee:	d80c      	bhi.n	800440a <__multiply+0x78>
 80043f0:	2e00      	cmp	r6, #0
 80043f2:	dd03      	ble.n	80043fc <__multiply+0x6a>
 80043f4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d054      	beq.n	80044a6 <__multiply+0x114>
 80043fc:	6106      	str	r6, [r0, #16]
 80043fe:	b003      	add	sp, #12
 8004400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004404:	f843 2b04 	str.w	r2, [r3], #4
 8004408:	e7e3      	b.n	80043d2 <__multiply+0x40>
 800440a:	f8b3 a000 	ldrh.w	sl, [r3]
 800440e:	3204      	adds	r2, #4
 8004410:	f1ba 0f00 	cmp.w	sl, #0
 8004414:	d020      	beq.n	8004458 <__multiply+0xc6>
 8004416:	46ae      	mov	lr, r5
 8004418:	4689      	mov	r9, r1
 800441a:	f04f 0c00 	mov.w	ip, #0
 800441e:	f859 4b04 	ldr.w	r4, [r9], #4
 8004422:	f8be b000 	ldrh.w	fp, [lr]
 8004426:	b2a3      	uxth	r3, r4
 8004428:	fb0a b303 	mla	r3, sl, r3, fp
 800442c:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8004430:	f8de 4000 	ldr.w	r4, [lr]
 8004434:	4463      	add	r3, ip
 8004436:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800443a:	fb0a c40b 	mla	r4, sl, fp, ip
 800443e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8004442:	b29b      	uxth	r3, r3
 8004444:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004448:	454f      	cmp	r7, r9
 800444a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800444e:	f84e 3b04 	str.w	r3, [lr], #4
 8004452:	d8e4      	bhi.n	800441e <__multiply+0x8c>
 8004454:	f8ce c000 	str.w	ip, [lr]
 8004458:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800445c:	f1b9 0f00 	cmp.w	r9, #0
 8004460:	d01f      	beq.n	80044a2 <__multiply+0x110>
 8004462:	46ae      	mov	lr, r5
 8004464:	468c      	mov	ip, r1
 8004466:	f04f 0a00 	mov.w	sl, #0
 800446a:	682b      	ldr	r3, [r5, #0]
 800446c:	f8bc 4000 	ldrh.w	r4, [ip]
 8004470:	f8be b002 	ldrh.w	fp, [lr, #2]
 8004474:	b29b      	uxth	r3, r3
 8004476:	fb09 b404 	mla	r4, r9, r4, fp
 800447a:	44a2      	add	sl, r4
 800447c:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8004480:	f84e 3b04 	str.w	r3, [lr], #4
 8004484:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004488:	f8be 4000 	ldrh.w	r4, [lr]
 800448c:	0c1b      	lsrs	r3, r3, #16
 800448e:	fb09 4303 	mla	r3, r9, r3, r4
 8004492:	4567      	cmp	r7, ip
 8004494:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8004498:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800449c:	d8e6      	bhi.n	800446c <__multiply+0xda>
 800449e:	f8ce 3000 	str.w	r3, [lr]
 80044a2:	3504      	adds	r5, #4
 80044a4:	e7a0      	b.n	80043e8 <__multiply+0x56>
 80044a6:	3e01      	subs	r6, #1
 80044a8:	e7a2      	b.n	80043f0 <__multiply+0x5e>
	...

080044ac <__pow5mult>:
 80044ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80044b0:	4615      	mov	r5, r2
 80044b2:	f012 0203 	ands.w	r2, r2, #3
 80044b6:	4606      	mov	r6, r0
 80044b8:	460f      	mov	r7, r1
 80044ba:	d007      	beq.n	80044cc <__pow5mult+0x20>
 80044bc:	4c21      	ldr	r4, [pc, #132]	; (8004544 <__pow5mult+0x98>)
 80044be:	3a01      	subs	r2, #1
 80044c0:	2300      	movs	r3, #0
 80044c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80044c6:	f7ff fed2 	bl	800426e <__multadd>
 80044ca:	4607      	mov	r7, r0
 80044cc:	10ad      	asrs	r5, r5, #2
 80044ce:	d035      	beq.n	800453c <__pow5mult+0x90>
 80044d0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80044d2:	b93c      	cbnz	r4, 80044e4 <__pow5mult+0x38>
 80044d4:	2010      	movs	r0, #16
 80044d6:	f7ff fc45 	bl	8003d64 <malloc>
 80044da:	6270      	str	r0, [r6, #36]	; 0x24
 80044dc:	6044      	str	r4, [r0, #4]
 80044de:	6084      	str	r4, [r0, #8]
 80044e0:	6004      	str	r4, [r0, #0]
 80044e2:	60c4      	str	r4, [r0, #12]
 80044e4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80044e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80044ec:	b94c      	cbnz	r4, 8004502 <__pow5mult+0x56>
 80044ee:	f240 2171 	movw	r1, #625	; 0x271
 80044f2:	4630      	mov	r0, r6
 80044f4:	f7ff ff44 	bl	8004380 <__i2b>
 80044f8:	2300      	movs	r3, #0
 80044fa:	4604      	mov	r4, r0
 80044fc:	f8c8 0008 	str.w	r0, [r8, #8]
 8004500:	6003      	str	r3, [r0, #0]
 8004502:	f04f 0800 	mov.w	r8, #0
 8004506:	07eb      	lsls	r3, r5, #31
 8004508:	d50a      	bpl.n	8004520 <__pow5mult+0x74>
 800450a:	4639      	mov	r1, r7
 800450c:	4622      	mov	r2, r4
 800450e:	4630      	mov	r0, r6
 8004510:	f7ff ff3f 	bl	8004392 <__multiply>
 8004514:	4681      	mov	r9, r0
 8004516:	4639      	mov	r1, r7
 8004518:	4630      	mov	r0, r6
 800451a:	f7ff fe91 	bl	8004240 <_Bfree>
 800451e:	464f      	mov	r7, r9
 8004520:	106d      	asrs	r5, r5, #1
 8004522:	d00b      	beq.n	800453c <__pow5mult+0x90>
 8004524:	6820      	ldr	r0, [r4, #0]
 8004526:	b938      	cbnz	r0, 8004538 <__pow5mult+0x8c>
 8004528:	4622      	mov	r2, r4
 800452a:	4621      	mov	r1, r4
 800452c:	4630      	mov	r0, r6
 800452e:	f7ff ff30 	bl	8004392 <__multiply>
 8004532:	6020      	str	r0, [r4, #0]
 8004534:	f8c0 8000 	str.w	r8, [r0]
 8004538:	4604      	mov	r4, r0
 800453a:	e7e4      	b.n	8004506 <__pow5mult+0x5a>
 800453c:	4638      	mov	r0, r7
 800453e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004542:	bf00      	nop
 8004544:	08005040 	.word	0x08005040

08004548 <__lshift>:
 8004548:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800454c:	460c      	mov	r4, r1
 800454e:	4607      	mov	r7, r0
 8004550:	4616      	mov	r6, r2
 8004552:	6923      	ldr	r3, [r4, #16]
 8004554:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004558:	eb0a 0903 	add.w	r9, sl, r3
 800455c:	6849      	ldr	r1, [r1, #4]
 800455e:	68a3      	ldr	r3, [r4, #8]
 8004560:	f109 0501 	add.w	r5, r9, #1
 8004564:	42ab      	cmp	r3, r5
 8004566:	db31      	blt.n	80045cc <__lshift+0x84>
 8004568:	4638      	mov	r0, r7
 800456a:	f7ff fe35 	bl	80041d8 <_Balloc>
 800456e:	2200      	movs	r2, #0
 8004570:	4680      	mov	r8, r0
 8004572:	4611      	mov	r1, r2
 8004574:	f100 0314 	add.w	r3, r0, #20
 8004578:	4552      	cmp	r2, sl
 800457a:	db2a      	blt.n	80045d2 <__lshift+0x8a>
 800457c:	6920      	ldr	r0, [r4, #16]
 800457e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004582:	f104 0114 	add.w	r1, r4, #20
 8004586:	f016 021f 	ands.w	r2, r6, #31
 800458a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800458e:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8004592:	d022      	beq.n	80045da <__lshift+0x92>
 8004594:	2000      	movs	r0, #0
 8004596:	f1c2 0c20 	rsb	ip, r2, #32
 800459a:	680e      	ldr	r6, [r1, #0]
 800459c:	4096      	lsls	r6, r2
 800459e:	4330      	orrs	r0, r6
 80045a0:	f843 0b04 	str.w	r0, [r3], #4
 80045a4:	f851 0b04 	ldr.w	r0, [r1], #4
 80045a8:	458e      	cmp	lr, r1
 80045aa:	fa20 f00c 	lsr.w	r0, r0, ip
 80045ae:	d8f4      	bhi.n	800459a <__lshift+0x52>
 80045b0:	6018      	str	r0, [r3, #0]
 80045b2:	b108      	cbz	r0, 80045b8 <__lshift+0x70>
 80045b4:	f109 0502 	add.w	r5, r9, #2
 80045b8:	3d01      	subs	r5, #1
 80045ba:	4638      	mov	r0, r7
 80045bc:	f8c8 5010 	str.w	r5, [r8, #16]
 80045c0:	4621      	mov	r1, r4
 80045c2:	f7ff fe3d 	bl	8004240 <_Bfree>
 80045c6:	4640      	mov	r0, r8
 80045c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045cc:	3101      	adds	r1, #1
 80045ce:	005b      	lsls	r3, r3, #1
 80045d0:	e7c8      	b.n	8004564 <__lshift+0x1c>
 80045d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80045d6:	3201      	adds	r2, #1
 80045d8:	e7ce      	b.n	8004578 <__lshift+0x30>
 80045da:	3b04      	subs	r3, #4
 80045dc:	f851 2b04 	ldr.w	r2, [r1], #4
 80045e0:	458e      	cmp	lr, r1
 80045e2:	f843 2f04 	str.w	r2, [r3, #4]!
 80045e6:	d8f9      	bhi.n	80045dc <__lshift+0x94>
 80045e8:	e7e6      	b.n	80045b8 <__lshift+0x70>

080045ea <__mcmp>:
 80045ea:	6903      	ldr	r3, [r0, #16]
 80045ec:	690a      	ldr	r2, [r1, #16]
 80045ee:	b530      	push	{r4, r5, lr}
 80045f0:	1a9b      	subs	r3, r3, r2
 80045f2:	d10c      	bne.n	800460e <__mcmp+0x24>
 80045f4:	0092      	lsls	r2, r2, #2
 80045f6:	3014      	adds	r0, #20
 80045f8:	3114      	adds	r1, #20
 80045fa:	1884      	adds	r4, r0, r2
 80045fc:	4411      	add	r1, r2
 80045fe:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004602:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004606:	4295      	cmp	r5, r2
 8004608:	d003      	beq.n	8004612 <__mcmp+0x28>
 800460a:	d305      	bcc.n	8004618 <__mcmp+0x2e>
 800460c:	2301      	movs	r3, #1
 800460e:	4618      	mov	r0, r3
 8004610:	bd30      	pop	{r4, r5, pc}
 8004612:	42a0      	cmp	r0, r4
 8004614:	d3f3      	bcc.n	80045fe <__mcmp+0x14>
 8004616:	e7fa      	b.n	800460e <__mcmp+0x24>
 8004618:	f04f 33ff 	mov.w	r3, #4294967295
 800461c:	e7f7      	b.n	800460e <__mcmp+0x24>

0800461e <__mdiff>:
 800461e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004622:	460d      	mov	r5, r1
 8004624:	4607      	mov	r7, r0
 8004626:	4611      	mov	r1, r2
 8004628:	4628      	mov	r0, r5
 800462a:	4614      	mov	r4, r2
 800462c:	f7ff ffdd 	bl	80045ea <__mcmp>
 8004630:	1e06      	subs	r6, r0, #0
 8004632:	d108      	bne.n	8004646 <__mdiff+0x28>
 8004634:	4631      	mov	r1, r6
 8004636:	4638      	mov	r0, r7
 8004638:	f7ff fdce 	bl	80041d8 <_Balloc>
 800463c:	2301      	movs	r3, #1
 800463e:	6146      	str	r6, [r0, #20]
 8004640:	6103      	str	r3, [r0, #16]
 8004642:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004646:	bfa4      	itt	ge
 8004648:	4623      	movge	r3, r4
 800464a:	462c      	movge	r4, r5
 800464c:	4638      	mov	r0, r7
 800464e:	6861      	ldr	r1, [r4, #4]
 8004650:	bfa6      	itte	ge
 8004652:	461d      	movge	r5, r3
 8004654:	2600      	movge	r6, #0
 8004656:	2601      	movlt	r6, #1
 8004658:	f7ff fdbe 	bl	80041d8 <_Balloc>
 800465c:	f04f 0c00 	mov.w	ip, #0
 8004660:	60c6      	str	r6, [r0, #12]
 8004662:	692b      	ldr	r3, [r5, #16]
 8004664:	6926      	ldr	r6, [r4, #16]
 8004666:	f104 0214 	add.w	r2, r4, #20
 800466a:	f105 0914 	add.w	r9, r5, #20
 800466e:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8004672:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8004676:	f100 0114 	add.w	r1, r0, #20
 800467a:	f852 ab04 	ldr.w	sl, [r2], #4
 800467e:	f859 5b04 	ldr.w	r5, [r9], #4
 8004682:	fa1f f38a 	uxth.w	r3, sl
 8004686:	4463      	add	r3, ip
 8004688:	b2ac      	uxth	r4, r5
 800468a:	1b1b      	subs	r3, r3, r4
 800468c:	0c2c      	lsrs	r4, r5, #16
 800468e:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8004692:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8004696:	b29b      	uxth	r3, r3
 8004698:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800469c:	45c8      	cmp	r8, r9
 800469e:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80046a2:	4696      	mov	lr, r2
 80046a4:	f841 4b04 	str.w	r4, [r1], #4
 80046a8:	d8e7      	bhi.n	800467a <__mdiff+0x5c>
 80046aa:	45be      	cmp	lr, r7
 80046ac:	d305      	bcc.n	80046ba <__mdiff+0x9c>
 80046ae:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80046b2:	b18b      	cbz	r3, 80046d8 <__mdiff+0xba>
 80046b4:	6106      	str	r6, [r0, #16]
 80046b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046ba:	f85e 4b04 	ldr.w	r4, [lr], #4
 80046be:	b2a2      	uxth	r2, r4
 80046c0:	4462      	add	r2, ip
 80046c2:	1413      	asrs	r3, r2, #16
 80046c4:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80046c8:	b292      	uxth	r2, r2
 80046ca:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80046ce:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80046d2:	f841 2b04 	str.w	r2, [r1], #4
 80046d6:	e7e8      	b.n	80046aa <__mdiff+0x8c>
 80046d8:	3e01      	subs	r6, #1
 80046da:	e7e8      	b.n	80046ae <__mdiff+0x90>

080046dc <__d2b>:
 80046dc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80046e0:	461c      	mov	r4, r3
 80046e2:	2101      	movs	r1, #1
 80046e4:	4690      	mov	r8, r2
 80046e6:	9e08      	ldr	r6, [sp, #32]
 80046e8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80046ea:	f7ff fd75 	bl	80041d8 <_Balloc>
 80046ee:	f3c4 0213 	ubfx	r2, r4, #0, #20
 80046f2:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80046f6:	4607      	mov	r7, r0
 80046f8:	bb34      	cbnz	r4, 8004748 <__d2b+0x6c>
 80046fa:	9201      	str	r2, [sp, #4]
 80046fc:	f1b8 0f00 	cmp.w	r8, #0
 8004700:	d027      	beq.n	8004752 <__d2b+0x76>
 8004702:	a802      	add	r0, sp, #8
 8004704:	f840 8d08 	str.w	r8, [r0, #-8]!
 8004708:	f7ff fe0b 	bl	8004322 <__lo0bits>
 800470c:	9900      	ldr	r1, [sp, #0]
 800470e:	b1f0      	cbz	r0, 800474e <__d2b+0x72>
 8004710:	9a01      	ldr	r2, [sp, #4]
 8004712:	f1c0 0320 	rsb	r3, r0, #32
 8004716:	fa02 f303 	lsl.w	r3, r2, r3
 800471a:	430b      	orrs	r3, r1
 800471c:	40c2      	lsrs	r2, r0
 800471e:	617b      	str	r3, [r7, #20]
 8004720:	9201      	str	r2, [sp, #4]
 8004722:	9b01      	ldr	r3, [sp, #4]
 8004724:	2b00      	cmp	r3, #0
 8004726:	bf14      	ite	ne
 8004728:	2102      	movne	r1, #2
 800472a:	2101      	moveq	r1, #1
 800472c:	61bb      	str	r3, [r7, #24]
 800472e:	6139      	str	r1, [r7, #16]
 8004730:	b1c4      	cbz	r4, 8004764 <__d2b+0x88>
 8004732:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8004736:	4404      	add	r4, r0
 8004738:	6034      	str	r4, [r6, #0]
 800473a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800473e:	6028      	str	r0, [r5, #0]
 8004740:	4638      	mov	r0, r7
 8004742:	b002      	add	sp, #8
 8004744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004748:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800474c:	e7d5      	b.n	80046fa <__d2b+0x1e>
 800474e:	6179      	str	r1, [r7, #20]
 8004750:	e7e7      	b.n	8004722 <__d2b+0x46>
 8004752:	a801      	add	r0, sp, #4
 8004754:	f7ff fde5 	bl	8004322 <__lo0bits>
 8004758:	2101      	movs	r1, #1
 800475a:	9b01      	ldr	r3, [sp, #4]
 800475c:	6139      	str	r1, [r7, #16]
 800475e:	617b      	str	r3, [r7, #20]
 8004760:	3020      	adds	r0, #32
 8004762:	e7e5      	b.n	8004730 <__d2b+0x54>
 8004764:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004768:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800476c:	6030      	str	r0, [r6, #0]
 800476e:	6918      	ldr	r0, [r3, #16]
 8004770:	f7ff fdb8 	bl	80042e4 <__hi0bits>
 8004774:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8004778:	e7e1      	b.n	800473e <__d2b+0x62>
	...

0800477c <_sbrk_r>:
 800477c:	b538      	push	{r3, r4, r5, lr}
 800477e:	2300      	movs	r3, #0
 8004780:	4c05      	ldr	r4, [pc, #20]	; (8004798 <_sbrk_r+0x1c>)
 8004782:	4605      	mov	r5, r0
 8004784:	4608      	mov	r0, r1
 8004786:	6023      	str	r3, [r4, #0]
 8004788:	f000 fb88 	bl	8004e9c <_sbrk>
 800478c:	1c43      	adds	r3, r0, #1
 800478e:	d102      	bne.n	8004796 <_sbrk_r+0x1a>
 8004790:	6823      	ldr	r3, [r4, #0]
 8004792:	b103      	cbz	r3, 8004796 <_sbrk_r+0x1a>
 8004794:	602b      	str	r3, [r5, #0]
 8004796:	bd38      	pop	{r3, r4, r5, pc}
 8004798:	200006ec 	.word	0x200006ec

0800479c <__ssprint_r>:
 800479c:	6893      	ldr	r3, [r2, #8]
 800479e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047a2:	4681      	mov	r9, r0
 80047a4:	460c      	mov	r4, r1
 80047a6:	4617      	mov	r7, r2
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d060      	beq.n	800486e <__ssprint_r+0xd2>
 80047ac:	f04f 0b00 	mov.w	fp, #0
 80047b0:	465e      	mov	r6, fp
 80047b2:	f8d2 a000 	ldr.w	sl, [r2]
 80047b6:	b356      	cbz	r6, 800480e <__ssprint_r+0x72>
 80047b8:	68a3      	ldr	r3, [r4, #8]
 80047ba:	429e      	cmp	r6, r3
 80047bc:	d344      	bcc.n	8004848 <__ssprint_r+0xac>
 80047be:	89a2      	ldrh	r2, [r4, #12]
 80047c0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80047c4:	d03e      	beq.n	8004844 <__ssprint_r+0xa8>
 80047c6:	2302      	movs	r3, #2
 80047c8:	6825      	ldr	r5, [r4, #0]
 80047ca:	6921      	ldr	r1, [r4, #16]
 80047cc:	eba5 0801 	sub.w	r8, r5, r1
 80047d0:	6965      	ldr	r5, [r4, #20]
 80047d2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80047d6:	fb95 f5f3 	sdiv	r5, r5, r3
 80047da:	f108 0301 	add.w	r3, r8, #1
 80047de:	4433      	add	r3, r6
 80047e0:	429d      	cmp	r5, r3
 80047e2:	bf38      	it	cc
 80047e4:	461d      	movcc	r5, r3
 80047e6:	0553      	lsls	r3, r2, #21
 80047e8:	d546      	bpl.n	8004878 <__ssprint_r+0xdc>
 80047ea:	4629      	mov	r1, r5
 80047ec:	4648      	mov	r0, r9
 80047ee:	f7ff fac1 	bl	8003d74 <_malloc_r>
 80047f2:	b998      	cbnz	r0, 800481c <__ssprint_r+0x80>
 80047f4:	230c      	movs	r3, #12
 80047f6:	f8c9 3000 	str.w	r3, [r9]
 80047fa:	89a3      	ldrh	r3, [r4, #12]
 80047fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004800:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004804:	81a3      	strh	r3, [r4, #12]
 8004806:	2300      	movs	r3, #0
 8004808:	60bb      	str	r3, [r7, #8]
 800480a:	607b      	str	r3, [r7, #4]
 800480c:	e031      	b.n	8004872 <__ssprint_r+0xd6>
 800480e:	f8da b000 	ldr.w	fp, [sl]
 8004812:	f8da 6004 	ldr.w	r6, [sl, #4]
 8004816:	f10a 0a08 	add.w	sl, sl, #8
 800481a:	e7cc      	b.n	80047b6 <__ssprint_r+0x1a>
 800481c:	4642      	mov	r2, r8
 800481e:	6921      	ldr	r1, [r4, #16]
 8004820:	9001      	str	r0, [sp, #4]
 8004822:	f7ff fcc1 	bl	80041a8 <memcpy>
 8004826:	89a2      	ldrh	r2, [r4, #12]
 8004828:	9b01      	ldr	r3, [sp, #4]
 800482a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800482e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004832:	81a2      	strh	r2, [r4, #12]
 8004834:	6123      	str	r3, [r4, #16]
 8004836:	4443      	add	r3, r8
 8004838:	6023      	str	r3, [r4, #0]
 800483a:	4633      	mov	r3, r6
 800483c:	6165      	str	r5, [r4, #20]
 800483e:	eba5 0508 	sub.w	r5, r5, r8
 8004842:	60a5      	str	r5, [r4, #8]
 8004844:	429e      	cmp	r6, r3
 8004846:	d200      	bcs.n	800484a <__ssprint_r+0xae>
 8004848:	4633      	mov	r3, r6
 800484a:	461a      	mov	r2, r3
 800484c:	4659      	mov	r1, fp
 800484e:	6820      	ldr	r0, [r4, #0]
 8004850:	9301      	str	r3, [sp, #4]
 8004852:	f000 f971 	bl	8004b38 <memmove>
 8004856:	68a2      	ldr	r2, [r4, #8]
 8004858:	9b01      	ldr	r3, [sp, #4]
 800485a:	1ad2      	subs	r2, r2, r3
 800485c:	60a2      	str	r2, [r4, #8]
 800485e:	6822      	ldr	r2, [r4, #0]
 8004860:	4413      	add	r3, r2
 8004862:	6023      	str	r3, [r4, #0]
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	1b9e      	subs	r6, r3, r6
 8004868:	60be      	str	r6, [r7, #8]
 800486a:	2e00      	cmp	r6, #0
 800486c:	d1cf      	bne.n	800480e <__ssprint_r+0x72>
 800486e:	2000      	movs	r0, #0
 8004870:	6078      	str	r0, [r7, #4]
 8004872:	b003      	add	sp, #12
 8004874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004878:	462a      	mov	r2, r5
 800487a:	4648      	mov	r0, r9
 800487c:	f000 f97e 	bl	8004b7c <_realloc_r>
 8004880:	4603      	mov	r3, r0
 8004882:	2800      	cmp	r0, #0
 8004884:	d1d6      	bne.n	8004834 <__ssprint_r+0x98>
 8004886:	6921      	ldr	r1, [r4, #16]
 8004888:	4648      	mov	r0, r9
 800488a:	f000 f885 	bl	8004998 <_free_r>
 800488e:	e7b1      	b.n	80047f4 <__ssprint_r+0x58>

08004890 <_calloc_r>:
 8004890:	b510      	push	{r4, lr}
 8004892:	4351      	muls	r1, r2
 8004894:	f7ff fa6e 	bl	8003d74 <_malloc_r>
 8004898:	4604      	mov	r4, r0
 800489a:	b198      	cbz	r0, 80048c4 <_calloc_r+0x34>
 800489c:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80048a0:	f022 0203 	bic.w	r2, r2, #3
 80048a4:	3a04      	subs	r2, #4
 80048a6:	2a24      	cmp	r2, #36	; 0x24
 80048a8:	d81b      	bhi.n	80048e2 <_calloc_r+0x52>
 80048aa:	2a13      	cmp	r2, #19
 80048ac:	d917      	bls.n	80048de <_calloc_r+0x4e>
 80048ae:	2100      	movs	r1, #0
 80048b0:	2a1b      	cmp	r2, #27
 80048b2:	6001      	str	r1, [r0, #0]
 80048b4:	6041      	str	r1, [r0, #4]
 80048b6:	d807      	bhi.n	80048c8 <_calloc_r+0x38>
 80048b8:	f100 0308 	add.w	r3, r0, #8
 80048bc:	2200      	movs	r2, #0
 80048be:	601a      	str	r2, [r3, #0]
 80048c0:	605a      	str	r2, [r3, #4]
 80048c2:	609a      	str	r2, [r3, #8]
 80048c4:	4620      	mov	r0, r4
 80048c6:	bd10      	pop	{r4, pc}
 80048c8:	2a24      	cmp	r2, #36	; 0x24
 80048ca:	6081      	str	r1, [r0, #8]
 80048cc:	60c1      	str	r1, [r0, #12]
 80048ce:	bf11      	iteee	ne
 80048d0:	f100 0310 	addne.w	r3, r0, #16
 80048d4:	6101      	streq	r1, [r0, #16]
 80048d6:	f100 0318 	addeq.w	r3, r0, #24
 80048da:	6141      	streq	r1, [r0, #20]
 80048dc:	e7ee      	b.n	80048bc <_calloc_r+0x2c>
 80048de:	4603      	mov	r3, r0
 80048e0:	e7ec      	b.n	80048bc <_calloc_r+0x2c>
 80048e2:	2100      	movs	r1, #0
 80048e4:	f000 f942 	bl	8004b6c <memset>
 80048e8:	e7ec      	b.n	80048c4 <_calloc_r+0x34>
	...

080048ec <_malloc_trim_r>:
 80048ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80048f0:	4689      	mov	r9, r1
 80048f2:	4f25      	ldr	r7, [pc, #148]	; (8004988 <_malloc_trim_r+0x9c>)
 80048f4:	4606      	mov	r6, r0
 80048f6:	f7ff fc63 	bl	80041c0 <__malloc_lock>
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8004994 <_malloc_trim_r+0xa8>
 8004900:	685d      	ldr	r5, [r3, #4]
 8004902:	f1a8 0411 	sub.w	r4, r8, #17
 8004906:	f025 0503 	bic.w	r5, r5, #3
 800490a:	eba4 0409 	sub.w	r4, r4, r9
 800490e:	442c      	add	r4, r5
 8004910:	fbb4 f4f8 	udiv	r4, r4, r8
 8004914:	3c01      	subs	r4, #1
 8004916:	fb08 f404 	mul.w	r4, r8, r4
 800491a:	4544      	cmp	r4, r8
 800491c:	da05      	bge.n	800492a <_malloc_trim_r+0x3e>
 800491e:	4630      	mov	r0, r6
 8004920:	f7ff fc54 	bl	80041cc <__malloc_unlock>
 8004924:	2000      	movs	r0, #0
 8004926:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800492a:	2100      	movs	r1, #0
 800492c:	4630      	mov	r0, r6
 800492e:	f7ff ff25 	bl	800477c <_sbrk_r>
 8004932:	68bb      	ldr	r3, [r7, #8]
 8004934:	442b      	add	r3, r5
 8004936:	4298      	cmp	r0, r3
 8004938:	d1f1      	bne.n	800491e <_malloc_trim_r+0x32>
 800493a:	4261      	negs	r1, r4
 800493c:	4630      	mov	r0, r6
 800493e:	f7ff ff1d 	bl	800477c <_sbrk_r>
 8004942:	3001      	adds	r0, #1
 8004944:	d110      	bne.n	8004968 <_malloc_trim_r+0x7c>
 8004946:	2100      	movs	r1, #0
 8004948:	4630      	mov	r0, r6
 800494a:	f7ff ff17 	bl	800477c <_sbrk_r>
 800494e:	68ba      	ldr	r2, [r7, #8]
 8004950:	1a83      	subs	r3, r0, r2
 8004952:	2b0f      	cmp	r3, #15
 8004954:	dde3      	ble.n	800491e <_malloc_trim_r+0x32>
 8004956:	490d      	ldr	r1, [pc, #52]	; (800498c <_malloc_trim_r+0xa0>)
 8004958:	f043 0301 	orr.w	r3, r3, #1
 800495c:	6809      	ldr	r1, [r1, #0]
 800495e:	6053      	str	r3, [r2, #4]
 8004960:	1a40      	subs	r0, r0, r1
 8004962:	490b      	ldr	r1, [pc, #44]	; (8004990 <_malloc_trim_r+0xa4>)
 8004964:	6008      	str	r0, [r1, #0]
 8004966:	e7da      	b.n	800491e <_malloc_trim_r+0x32>
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	4a09      	ldr	r2, [pc, #36]	; (8004990 <_malloc_trim_r+0xa4>)
 800496c:	1b2d      	subs	r5, r5, r4
 800496e:	f045 0501 	orr.w	r5, r5, #1
 8004972:	605d      	str	r5, [r3, #4]
 8004974:	6813      	ldr	r3, [r2, #0]
 8004976:	4630      	mov	r0, r6
 8004978:	1b1c      	subs	r4, r3, r4
 800497a:	6014      	str	r4, [r2, #0]
 800497c:	f7ff fc26 	bl	80041cc <__malloc_unlock>
 8004980:	2001      	movs	r0, #1
 8004982:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004986:	bf00      	nop
 8004988:	20000108 	.word	0x20000108
 800498c:	20000510 	.word	0x20000510
 8004990:	200006a8 	.word	0x200006a8
 8004994:	00000080 	.word	0x00000080

08004998 <_free_r>:
 8004998:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800499c:	4604      	mov	r4, r0
 800499e:	4688      	mov	r8, r1
 80049a0:	2900      	cmp	r1, #0
 80049a2:	f000 80ab 	beq.w	8004afc <_free_r+0x164>
 80049a6:	f7ff fc0b 	bl	80041c0 <__malloc_lock>
 80049aa:	f858 2c04 	ldr.w	r2, [r8, #-4]
 80049ae:	4d54      	ldr	r5, [pc, #336]	; (8004b00 <_free_r+0x168>)
 80049b0:	f022 0001 	bic.w	r0, r2, #1
 80049b4:	f1a8 0308 	sub.w	r3, r8, #8
 80049b8:	181f      	adds	r7, r3, r0
 80049ba:	68a9      	ldr	r1, [r5, #8]
 80049bc:	687e      	ldr	r6, [r7, #4]
 80049be:	428f      	cmp	r7, r1
 80049c0:	f026 0603 	bic.w	r6, r6, #3
 80049c4:	f002 0201 	and.w	r2, r2, #1
 80049c8:	d11b      	bne.n	8004a02 <_free_r+0x6a>
 80049ca:	4430      	add	r0, r6
 80049cc:	b93a      	cbnz	r2, 80049de <_free_r+0x46>
 80049ce:	f858 2c08 	ldr.w	r2, [r8, #-8]
 80049d2:	1a9b      	subs	r3, r3, r2
 80049d4:	6899      	ldr	r1, [r3, #8]
 80049d6:	4410      	add	r0, r2
 80049d8:	68da      	ldr	r2, [r3, #12]
 80049da:	60ca      	str	r2, [r1, #12]
 80049dc:	6091      	str	r1, [r2, #8]
 80049de:	f040 0201 	orr.w	r2, r0, #1
 80049e2:	605a      	str	r2, [r3, #4]
 80049e4:	60ab      	str	r3, [r5, #8]
 80049e6:	4b47      	ldr	r3, [pc, #284]	; (8004b04 <_free_r+0x16c>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4298      	cmp	r0, r3
 80049ec:	d304      	bcc.n	80049f8 <_free_r+0x60>
 80049ee:	4b46      	ldr	r3, [pc, #280]	; (8004b08 <_free_r+0x170>)
 80049f0:	4620      	mov	r0, r4
 80049f2:	6819      	ldr	r1, [r3, #0]
 80049f4:	f7ff ff7a 	bl	80048ec <_malloc_trim_r>
 80049f8:	4620      	mov	r0, r4
 80049fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80049fe:	f7ff bbe5 	b.w	80041cc <__malloc_unlock>
 8004a02:	607e      	str	r6, [r7, #4]
 8004a04:	2a00      	cmp	r2, #0
 8004a06:	d139      	bne.n	8004a7c <_free_r+0xe4>
 8004a08:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8004a0c:	f105 0e08 	add.w	lr, r5, #8
 8004a10:	1a5b      	subs	r3, r3, r1
 8004a12:	4408      	add	r0, r1
 8004a14:	6899      	ldr	r1, [r3, #8]
 8004a16:	4571      	cmp	r1, lr
 8004a18:	d032      	beq.n	8004a80 <_free_r+0xe8>
 8004a1a:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8004a1e:	f8c1 e00c 	str.w	lr, [r1, #12]
 8004a22:	f8ce 1008 	str.w	r1, [lr, #8]
 8004a26:	19b9      	adds	r1, r7, r6
 8004a28:	6849      	ldr	r1, [r1, #4]
 8004a2a:	07c9      	lsls	r1, r1, #31
 8004a2c:	d40a      	bmi.n	8004a44 <_free_r+0xac>
 8004a2e:	4430      	add	r0, r6
 8004a30:	68b9      	ldr	r1, [r7, #8]
 8004a32:	bb3a      	cbnz	r2, 8004a84 <_free_r+0xec>
 8004a34:	4e35      	ldr	r6, [pc, #212]	; (8004b0c <_free_r+0x174>)
 8004a36:	42b1      	cmp	r1, r6
 8004a38:	d124      	bne.n	8004a84 <_free_r+0xec>
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	616b      	str	r3, [r5, #20]
 8004a3e:	612b      	str	r3, [r5, #16]
 8004a40:	60d9      	str	r1, [r3, #12]
 8004a42:	6099      	str	r1, [r3, #8]
 8004a44:	f040 0101 	orr.w	r1, r0, #1
 8004a48:	6059      	str	r1, [r3, #4]
 8004a4a:	5018      	str	r0, [r3, r0]
 8004a4c:	2a00      	cmp	r2, #0
 8004a4e:	d1d3      	bne.n	80049f8 <_free_r+0x60>
 8004a50:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8004a54:	d21a      	bcs.n	8004a8c <_free_r+0xf4>
 8004a56:	2201      	movs	r2, #1
 8004a58:	08c0      	lsrs	r0, r0, #3
 8004a5a:	1081      	asrs	r1, r0, #2
 8004a5c:	408a      	lsls	r2, r1
 8004a5e:	6869      	ldr	r1, [r5, #4]
 8004a60:	3001      	adds	r0, #1
 8004a62:	430a      	orrs	r2, r1
 8004a64:	606a      	str	r2, [r5, #4]
 8004a66:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8004a6a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8004a6e:	3a08      	subs	r2, #8
 8004a70:	60da      	str	r2, [r3, #12]
 8004a72:	6099      	str	r1, [r3, #8]
 8004a74:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8004a78:	60cb      	str	r3, [r1, #12]
 8004a7a:	e7bd      	b.n	80049f8 <_free_r+0x60>
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	e7d2      	b.n	8004a26 <_free_r+0x8e>
 8004a80:	2201      	movs	r2, #1
 8004a82:	e7d0      	b.n	8004a26 <_free_r+0x8e>
 8004a84:	68fe      	ldr	r6, [r7, #12]
 8004a86:	60ce      	str	r6, [r1, #12]
 8004a88:	60b1      	str	r1, [r6, #8]
 8004a8a:	e7db      	b.n	8004a44 <_free_r+0xac>
 8004a8c:	0a42      	lsrs	r2, r0, #9
 8004a8e:	2a04      	cmp	r2, #4
 8004a90:	d813      	bhi.n	8004aba <_free_r+0x122>
 8004a92:	0982      	lsrs	r2, r0, #6
 8004a94:	3238      	adds	r2, #56	; 0x38
 8004a96:	1c51      	adds	r1, r2, #1
 8004a98:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8004a9c:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8004aa0:	428e      	cmp	r6, r1
 8004aa2:	d124      	bne.n	8004aee <_free_r+0x156>
 8004aa4:	2001      	movs	r0, #1
 8004aa6:	1092      	asrs	r2, r2, #2
 8004aa8:	fa00 f202 	lsl.w	r2, r0, r2
 8004aac:	6868      	ldr	r0, [r5, #4]
 8004aae:	4302      	orrs	r2, r0
 8004ab0:	606a      	str	r2, [r5, #4]
 8004ab2:	60de      	str	r6, [r3, #12]
 8004ab4:	6099      	str	r1, [r3, #8]
 8004ab6:	60b3      	str	r3, [r6, #8]
 8004ab8:	e7de      	b.n	8004a78 <_free_r+0xe0>
 8004aba:	2a14      	cmp	r2, #20
 8004abc:	d801      	bhi.n	8004ac2 <_free_r+0x12a>
 8004abe:	325b      	adds	r2, #91	; 0x5b
 8004ac0:	e7e9      	b.n	8004a96 <_free_r+0xfe>
 8004ac2:	2a54      	cmp	r2, #84	; 0x54
 8004ac4:	d802      	bhi.n	8004acc <_free_r+0x134>
 8004ac6:	0b02      	lsrs	r2, r0, #12
 8004ac8:	326e      	adds	r2, #110	; 0x6e
 8004aca:	e7e4      	b.n	8004a96 <_free_r+0xfe>
 8004acc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8004ad0:	d802      	bhi.n	8004ad8 <_free_r+0x140>
 8004ad2:	0bc2      	lsrs	r2, r0, #15
 8004ad4:	3277      	adds	r2, #119	; 0x77
 8004ad6:	e7de      	b.n	8004a96 <_free_r+0xfe>
 8004ad8:	f240 5154 	movw	r1, #1364	; 0x554
 8004adc:	428a      	cmp	r2, r1
 8004ade:	bf9a      	itte	ls
 8004ae0:	0c82      	lsrls	r2, r0, #18
 8004ae2:	327c      	addls	r2, #124	; 0x7c
 8004ae4:	227e      	movhi	r2, #126	; 0x7e
 8004ae6:	e7d6      	b.n	8004a96 <_free_r+0xfe>
 8004ae8:	6889      	ldr	r1, [r1, #8]
 8004aea:	428e      	cmp	r6, r1
 8004aec:	d004      	beq.n	8004af8 <_free_r+0x160>
 8004aee:	684a      	ldr	r2, [r1, #4]
 8004af0:	f022 0203 	bic.w	r2, r2, #3
 8004af4:	4290      	cmp	r0, r2
 8004af6:	d3f7      	bcc.n	8004ae8 <_free_r+0x150>
 8004af8:	68ce      	ldr	r6, [r1, #12]
 8004afa:	e7da      	b.n	8004ab2 <_free_r+0x11a>
 8004afc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b00:	20000108 	.word	0x20000108
 8004b04:	20000514 	.word	0x20000514
 8004b08:	200006d8 	.word	0x200006d8
 8004b0c:	20000110 	.word	0x20000110

08004b10 <__retarget_lock_acquire_recursive>:
 8004b10:	4770      	bx	lr

08004b12 <__retarget_lock_release_recursive>:
 8004b12:	4770      	bx	lr

08004b14 <__ascii_mbtowc>:
 8004b14:	b082      	sub	sp, #8
 8004b16:	b901      	cbnz	r1, 8004b1a <__ascii_mbtowc+0x6>
 8004b18:	a901      	add	r1, sp, #4
 8004b1a:	b142      	cbz	r2, 8004b2e <__ascii_mbtowc+0x1a>
 8004b1c:	b14b      	cbz	r3, 8004b32 <__ascii_mbtowc+0x1e>
 8004b1e:	7813      	ldrb	r3, [r2, #0]
 8004b20:	600b      	str	r3, [r1, #0]
 8004b22:	7812      	ldrb	r2, [r2, #0]
 8004b24:	1c10      	adds	r0, r2, #0
 8004b26:	bf18      	it	ne
 8004b28:	2001      	movne	r0, #1
 8004b2a:	b002      	add	sp, #8
 8004b2c:	4770      	bx	lr
 8004b2e:	4610      	mov	r0, r2
 8004b30:	e7fb      	b.n	8004b2a <__ascii_mbtowc+0x16>
 8004b32:	f06f 0001 	mvn.w	r0, #1
 8004b36:	e7f8      	b.n	8004b2a <__ascii_mbtowc+0x16>

08004b38 <memmove>:
 8004b38:	4288      	cmp	r0, r1
 8004b3a:	b510      	push	{r4, lr}
 8004b3c:	eb01 0302 	add.w	r3, r1, r2
 8004b40:	d803      	bhi.n	8004b4a <memmove+0x12>
 8004b42:	1e42      	subs	r2, r0, #1
 8004b44:	4299      	cmp	r1, r3
 8004b46:	d10c      	bne.n	8004b62 <memmove+0x2a>
 8004b48:	bd10      	pop	{r4, pc}
 8004b4a:	4298      	cmp	r0, r3
 8004b4c:	d2f9      	bcs.n	8004b42 <memmove+0xa>
 8004b4e:	1881      	adds	r1, r0, r2
 8004b50:	1ad2      	subs	r2, r2, r3
 8004b52:	42d3      	cmn	r3, r2
 8004b54:	d100      	bne.n	8004b58 <memmove+0x20>
 8004b56:	bd10      	pop	{r4, pc}
 8004b58:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004b5c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004b60:	e7f7      	b.n	8004b52 <memmove+0x1a>
 8004b62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b66:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004b6a:	e7eb      	b.n	8004b44 <memmove+0xc>

08004b6c <memset>:
 8004b6c:	4603      	mov	r3, r0
 8004b6e:	4402      	add	r2, r0
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d100      	bne.n	8004b76 <memset+0xa>
 8004b74:	4770      	bx	lr
 8004b76:	f803 1b01 	strb.w	r1, [r3], #1
 8004b7a:	e7f9      	b.n	8004b70 <memset+0x4>

08004b7c <_realloc_r>:
 8004b7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b80:	4682      	mov	sl, r0
 8004b82:	460c      	mov	r4, r1
 8004b84:	b929      	cbnz	r1, 8004b92 <_realloc_r+0x16>
 8004b86:	4611      	mov	r1, r2
 8004b88:	b003      	add	sp, #12
 8004b8a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b8e:	f7ff b8f1 	b.w	8003d74 <_malloc_r>
 8004b92:	9201      	str	r2, [sp, #4]
 8004b94:	f7ff fb14 	bl	80041c0 <__malloc_lock>
 8004b98:	9a01      	ldr	r2, [sp, #4]
 8004b9a:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8004b9e:	f102 080b 	add.w	r8, r2, #11
 8004ba2:	f1b8 0f16 	cmp.w	r8, #22
 8004ba6:	f1a4 0908 	sub.w	r9, r4, #8
 8004baa:	f025 0603 	bic.w	r6, r5, #3
 8004bae:	d90a      	bls.n	8004bc6 <_realloc_r+0x4a>
 8004bb0:	f038 0807 	bics.w	r8, r8, #7
 8004bb4:	d509      	bpl.n	8004bca <_realloc_r+0x4e>
 8004bb6:	230c      	movs	r3, #12
 8004bb8:	2700      	movs	r7, #0
 8004bba:	f8ca 3000 	str.w	r3, [sl]
 8004bbe:	4638      	mov	r0, r7
 8004bc0:	b003      	add	sp, #12
 8004bc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bc6:	f04f 0810 	mov.w	r8, #16
 8004bca:	4590      	cmp	r8, r2
 8004bcc:	d3f3      	bcc.n	8004bb6 <_realloc_r+0x3a>
 8004bce:	45b0      	cmp	r8, r6
 8004bd0:	f340 8148 	ble.w	8004e64 <_realloc_r+0x2e8>
 8004bd4:	4ba9      	ldr	r3, [pc, #676]	; (8004e7c <_realloc_r+0x300>)
 8004bd6:	eb09 0106 	add.w	r1, r9, r6
 8004bda:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8004bde:	469b      	mov	fp, r3
 8004be0:	4571      	cmp	r1, lr
 8004be2:	684b      	ldr	r3, [r1, #4]
 8004be4:	d005      	beq.n	8004bf2 <_realloc_r+0x76>
 8004be6:	f023 0001 	bic.w	r0, r3, #1
 8004bea:	4408      	add	r0, r1
 8004bec:	6840      	ldr	r0, [r0, #4]
 8004bee:	07c7      	lsls	r7, r0, #31
 8004bf0:	d447      	bmi.n	8004c82 <_realloc_r+0x106>
 8004bf2:	f023 0303 	bic.w	r3, r3, #3
 8004bf6:	4571      	cmp	r1, lr
 8004bf8:	eb06 0703 	add.w	r7, r6, r3
 8004bfc:	d119      	bne.n	8004c32 <_realloc_r+0xb6>
 8004bfe:	f108 0010 	add.w	r0, r8, #16
 8004c02:	4287      	cmp	r7, r0
 8004c04:	db3f      	blt.n	8004c86 <_realloc_r+0x10a>
 8004c06:	eba7 0708 	sub.w	r7, r7, r8
 8004c0a:	eb09 0308 	add.w	r3, r9, r8
 8004c0e:	f047 0701 	orr.w	r7, r7, #1
 8004c12:	f8cb 3008 	str.w	r3, [fp, #8]
 8004c16:	605f      	str	r7, [r3, #4]
 8004c18:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8004c1c:	4650      	mov	r0, sl
 8004c1e:	f003 0301 	and.w	r3, r3, #1
 8004c22:	ea43 0308 	orr.w	r3, r3, r8
 8004c26:	f844 3c04 	str.w	r3, [r4, #-4]
 8004c2a:	f7ff facf 	bl	80041cc <__malloc_unlock>
 8004c2e:	4627      	mov	r7, r4
 8004c30:	e7c5      	b.n	8004bbe <_realloc_r+0x42>
 8004c32:	45b8      	cmp	r8, r7
 8004c34:	dc27      	bgt.n	8004c86 <_realloc_r+0x10a>
 8004c36:	68cb      	ldr	r3, [r1, #12]
 8004c38:	688a      	ldr	r2, [r1, #8]
 8004c3a:	60d3      	str	r3, [r2, #12]
 8004c3c:	609a      	str	r2, [r3, #8]
 8004c3e:	eba7 0008 	sub.w	r0, r7, r8
 8004c42:	280f      	cmp	r0, #15
 8004c44:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8004c48:	eb09 0207 	add.w	r2, r9, r7
 8004c4c:	f240 810c 	bls.w	8004e68 <_realloc_r+0x2ec>
 8004c50:	f003 0301 	and.w	r3, r3, #1
 8004c54:	eb09 0108 	add.w	r1, r9, r8
 8004c58:	ea43 0308 	orr.w	r3, r3, r8
 8004c5c:	f040 0001 	orr.w	r0, r0, #1
 8004c60:	f8c9 3004 	str.w	r3, [r9, #4]
 8004c64:	6048      	str	r0, [r1, #4]
 8004c66:	6853      	ldr	r3, [r2, #4]
 8004c68:	3108      	adds	r1, #8
 8004c6a:	f043 0301 	orr.w	r3, r3, #1
 8004c6e:	6053      	str	r3, [r2, #4]
 8004c70:	4650      	mov	r0, sl
 8004c72:	f7ff fe91 	bl	8004998 <_free_r>
 8004c76:	4650      	mov	r0, sl
 8004c78:	f7ff faa8 	bl	80041cc <__malloc_unlock>
 8004c7c:	f109 0708 	add.w	r7, r9, #8
 8004c80:	e79d      	b.n	8004bbe <_realloc_r+0x42>
 8004c82:	2300      	movs	r3, #0
 8004c84:	4619      	mov	r1, r3
 8004c86:	07e8      	lsls	r0, r5, #31
 8004c88:	f100 8085 	bmi.w	8004d96 <_realloc_r+0x21a>
 8004c8c:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8004c90:	eba9 0505 	sub.w	r5, r9, r5
 8004c94:	6868      	ldr	r0, [r5, #4]
 8004c96:	f020 0003 	bic.w	r0, r0, #3
 8004c9a:	4430      	add	r0, r6
 8004c9c:	2900      	cmp	r1, #0
 8004c9e:	d077      	beq.n	8004d90 <_realloc_r+0x214>
 8004ca0:	4571      	cmp	r1, lr
 8004ca2:	d151      	bne.n	8004d48 <_realloc_r+0x1cc>
 8004ca4:	4403      	add	r3, r0
 8004ca6:	f108 0110 	add.w	r1, r8, #16
 8004caa:	428b      	cmp	r3, r1
 8004cac:	db70      	blt.n	8004d90 <_realloc_r+0x214>
 8004cae:	462f      	mov	r7, r5
 8004cb0:	68ea      	ldr	r2, [r5, #12]
 8004cb2:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8004cb6:	60ca      	str	r2, [r1, #12]
 8004cb8:	6091      	str	r1, [r2, #8]
 8004cba:	1f32      	subs	r2, r6, #4
 8004cbc:	2a24      	cmp	r2, #36	; 0x24
 8004cbe:	d83c      	bhi.n	8004d3a <_realloc_r+0x1be>
 8004cc0:	2a13      	cmp	r2, #19
 8004cc2:	d937      	bls.n	8004d34 <_realloc_r+0x1b8>
 8004cc4:	6821      	ldr	r1, [r4, #0]
 8004cc6:	2a1b      	cmp	r2, #27
 8004cc8:	60a9      	str	r1, [r5, #8]
 8004cca:	6861      	ldr	r1, [r4, #4]
 8004ccc:	60e9      	str	r1, [r5, #12]
 8004cce:	d81c      	bhi.n	8004d0a <_realloc_r+0x18e>
 8004cd0:	f105 0210 	add.w	r2, r5, #16
 8004cd4:	f104 0108 	add.w	r1, r4, #8
 8004cd8:	6808      	ldr	r0, [r1, #0]
 8004cda:	6010      	str	r0, [r2, #0]
 8004cdc:	6848      	ldr	r0, [r1, #4]
 8004cde:	6050      	str	r0, [r2, #4]
 8004ce0:	6889      	ldr	r1, [r1, #8]
 8004ce2:	6091      	str	r1, [r2, #8]
 8004ce4:	eba3 0308 	sub.w	r3, r3, r8
 8004ce8:	eb05 0208 	add.w	r2, r5, r8
 8004cec:	f043 0301 	orr.w	r3, r3, #1
 8004cf0:	f8cb 2008 	str.w	r2, [fp, #8]
 8004cf4:	6053      	str	r3, [r2, #4]
 8004cf6:	686b      	ldr	r3, [r5, #4]
 8004cf8:	f003 0301 	and.w	r3, r3, #1
 8004cfc:	ea43 0308 	orr.w	r3, r3, r8
 8004d00:	606b      	str	r3, [r5, #4]
 8004d02:	4650      	mov	r0, sl
 8004d04:	f7ff fa62 	bl	80041cc <__malloc_unlock>
 8004d08:	e759      	b.n	8004bbe <_realloc_r+0x42>
 8004d0a:	68a1      	ldr	r1, [r4, #8]
 8004d0c:	2a24      	cmp	r2, #36	; 0x24
 8004d0e:	6129      	str	r1, [r5, #16]
 8004d10:	68e1      	ldr	r1, [r4, #12]
 8004d12:	bf18      	it	ne
 8004d14:	f105 0218 	addne.w	r2, r5, #24
 8004d18:	6169      	str	r1, [r5, #20]
 8004d1a:	bf09      	itett	eq
 8004d1c:	6922      	ldreq	r2, [r4, #16]
 8004d1e:	f104 0110 	addne.w	r1, r4, #16
 8004d22:	61aa      	streq	r2, [r5, #24]
 8004d24:	6960      	ldreq	r0, [r4, #20]
 8004d26:	bf02      	ittt	eq
 8004d28:	f105 0220 	addeq.w	r2, r5, #32
 8004d2c:	f104 0118 	addeq.w	r1, r4, #24
 8004d30:	61e8      	streq	r0, [r5, #28]
 8004d32:	e7d1      	b.n	8004cd8 <_realloc_r+0x15c>
 8004d34:	463a      	mov	r2, r7
 8004d36:	4621      	mov	r1, r4
 8004d38:	e7ce      	b.n	8004cd8 <_realloc_r+0x15c>
 8004d3a:	4621      	mov	r1, r4
 8004d3c:	4638      	mov	r0, r7
 8004d3e:	9301      	str	r3, [sp, #4]
 8004d40:	f7ff fefa 	bl	8004b38 <memmove>
 8004d44:	9b01      	ldr	r3, [sp, #4]
 8004d46:	e7cd      	b.n	8004ce4 <_realloc_r+0x168>
 8004d48:	18c7      	adds	r7, r0, r3
 8004d4a:	45b8      	cmp	r8, r7
 8004d4c:	dc20      	bgt.n	8004d90 <_realloc_r+0x214>
 8004d4e:	68cb      	ldr	r3, [r1, #12]
 8004d50:	688a      	ldr	r2, [r1, #8]
 8004d52:	60d3      	str	r3, [r2, #12]
 8004d54:	609a      	str	r2, [r3, #8]
 8004d56:	4628      	mov	r0, r5
 8004d58:	68eb      	ldr	r3, [r5, #12]
 8004d5a:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8004d5e:	60d3      	str	r3, [r2, #12]
 8004d60:	609a      	str	r2, [r3, #8]
 8004d62:	1f32      	subs	r2, r6, #4
 8004d64:	2a24      	cmp	r2, #36	; 0x24
 8004d66:	d843      	bhi.n	8004df0 <_realloc_r+0x274>
 8004d68:	2a13      	cmp	r2, #19
 8004d6a:	d93f      	bls.n	8004dec <_realloc_r+0x270>
 8004d6c:	6823      	ldr	r3, [r4, #0]
 8004d6e:	2a1b      	cmp	r2, #27
 8004d70:	60ab      	str	r3, [r5, #8]
 8004d72:	6863      	ldr	r3, [r4, #4]
 8004d74:	60eb      	str	r3, [r5, #12]
 8004d76:	d824      	bhi.n	8004dc2 <_realloc_r+0x246>
 8004d78:	f105 0010 	add.w	r0, r5, #16
 8004d7c:	f104 0308 	add.w	r3, r4, #8
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	6002      	str	r2, [r0, #0]
 8004d84:	685a      	ldr	r2, [r3, #4]
 8004d86:	6042      	str	r2, [r0, #4]
 8004d88:	689b      	ldr	r3, [r3, #8]
 8004d8a:	6083      	str	r3, [r0, #8]
 8004d8c:	46a9      	mov	r9, r5
 8004d8e:	e756      	b.n	8004c3e <_realloc_r+0xc2>
 8004d90:	4580      	cmp	r8, r0
 8004d92:	4607      	mov	r7, r0
 8004d94:	dddf      	ble.n	8004d56 <_realloc_r+0x1da>
 8004d96:	4611      	mov	r1, r2
 8004d98:	4650      	mov	r0, sl
 8004d9a:	f7fe ffeb 	bl	8003d74 <_malloc_r>
 8004d9e:	4607      	mov	r7, r0
 8004da0:	2800      	cmp	r0, #0
 8004da2:	d0ae      	beq.n	8004d02 <_realloc_r+0x186>
 8004da4:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8004da8:	f1a0 0208 	sub.w	r2, r0, #8
 8004dac:	f023 0301 	bic.w	r3, r3, #1
 8004db0:	444b      	add	r3, r9
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d120      	bne.n	8004df8 <_realloc_r+0x27c>
 8004db6:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8004dba:	f027 0703 	bic.w	r7, r7, #3
 8004dbe:	4437      	add	r7, r6
 8004dc0:	e73d      	b.n	8004c3e <_realloc_r+0xc2>
 8004dc2:	68a3      	ldr	r3, [r4, #8]
 8004dc4:	2a24      	cmp	r2, #36	; 0x24
 8004dc6:	612b      	str	r3, [r5, #16]
 8004dc8:	68e3      	ldr	r3, [r4, #12]
 8004dca:	bf18      	it	ne
 8004dcc:	f105 0018 	addne.w	r0, r5, #24
 8004dd0:	616b      	str	r3, [r5, #20]
 8004dd2:	bf09      	itett	eq
 8004dd4:	6923      	ldreq	r3, [r4, #16]
 8004dd6:	f104 0310 	addne.w	r3, r4, #16
 8004dda:	61ab      	streq	r3, [r5, #24]
 8004ddc:	6962      	ldreq	r2, [r4, #20]
 8004dde:	bf02      	ittt	eq
 8004de0:	f105 0020 	addeq.w	r0, r5, #32
 8004de4:	f104 0318 	addeq.w	r3, r4, #24
 8004de8:	61ea      	streq	r2, [r5, #28]
 8004dea:	e7c9      	b.n	8004d80 <_realloc_r+0x204>
 8004dec:	4623      	mov	r3, r4
 8004dee:	e7c7      	b.n	8004d80 <_realloc_r+0x204>
 8004df0:	4621      	mov	r1, r4
 8004df2:	f7ff fea1 	bl	8004b38 <memmove>
 8004df6:	e7c9      	b.n	8004d8c <_realloc_r+0x210>
 8004df8:	1f32      	subs	r2, r6, #4
 8004dfa:	2a24      	cmp	r2, #36	; 0x24
 8004dfc:	d82e      	bhi.n	8004e5c <_realloc_r+0x2e0>
 8004dfe:	2a13      	cmp	r2, #19
 8004e00:	d929      	bls.n	8004e56 <_realloc_r+0x2da>
 8004e02:	6823      	ldr	r3, [r4, #0]
 8004e04:	2a1b      	cmp	r2, #27
 8004e06:	6003      	str	r3, [r0, #0]
 8004e08:	6863      	ldr	r3, [r4, #4]
 8004e0a:	6043      	str	r3, [r0, #4]
 8004e0c:	d80e      	bhi.n	8004e2c <_realloc_r+0x2b0>
 8004e0e:	f100 0308 	add.w	r3, r0, #8
 8004e12:	f104 0208 	add.w	r2, r4, #8
 8004e16:	6811      	ldr	r1, [r2, #0]
 8004e18:	6019      	str	r1, [r3, #0]
 8004e1a:	6851      	ldr	r1, [r2, #4]
 8004e1c:	6059      	str	r1, [r3, #4]
 8004e1e:	6892      	ldr	r2, [r2, #8]
 8004e20:	609a      	str	r2, [r3, #8]
 8004e22:	4621      	mov	r1, r4
 8004e24:	4650      	mov	r0, sl
 8004e26:	f7ff fdb7 	bl	8004998 <_free_r>
 8004e2a:	e76a      	b.n	8004d02 <_realloc_r+0x186>
 8004e2c:	68a3      	ldr	r3, [r4, #8]
 8004e2e:	2a24      	cmp	r2, #36	; 0x24
 8004e30:	6083      	str	r3, [r0, #8]
 8004e32:	68e3      	ldr	r3, [r4, #12]
 8004e34:	bf18      	it	ne
 8004e36:	f104 0210 	addne.w	r2, r4, #16
 8004e3a:	60c3      	str	r3, [r0, #12]
 8004e3c:	bf09      	itett	eq
 8004e3e:	6923      	ldreq	r3, [r4, #16]
 8004e40:	f100 0310 	addne.w	r3, r0, #16
 8004e44:	6103      	streq	r3, [r0, #16]
 8004e46:	6961      	ldreq	r1, [r4, #20]
 8004e48:	bf02      	ittt	eq
 8004e4a:	f100 0318 	addeq.w	r3, r0, #24
 8004e4e:	f104 0218 	addeq.w	r2, r4, #24
 8004e52:	6141      	streq	r1, [r0, #20]
 8004e54:	e7df      	b.n	8004e16 <_realloc_r+0x29a>
 8004e56:	4603      	mov	r3, r0
 8004e58:	4622      	mov	r2, r4
 8004e5a:	e7dc      	b.n	8004e16 <_realloc_r+0x29a>
 8004e5c:	4621      	mov	r1, r4
 8004e5e:	f7ff fe6b 	bl	8004b38 <memmove>
 8004e62:	e7de      	b.n	8004e22 <_realloc_r+0x2a6>
 8004e64:	4637      	mov	r7, r6
 8004e66:	e6ea      	b.n	8004c3e <_realloc_r+0xc2>
 8004e68:	f003 0301 	and.w	r3, r3, #1
 8004e6c:	431f      	orrs	r7, r3
 8004e6e:	f8c9 7004 	str.w	r7, [r9, #4]
 8004e72:	6853      	ldr	r3, [r2, #4]
 8004e74:	f043 0301 	orr.w	r3, r3, #1
 8004e78:	6053      	str	r3, [r2, #4]
 8004e7a:	e6fc      	b.n	8004c76 <_realloc_r+0xfa>
 8004e7c:	20000108 	.word	0x20000108

08004e80 <__ascii_wctomb>:
 8004e80:	b149      	cbz	r1, 8004e96 <__ascii_wctomb+0x16>
 8004e82:	2aff      	cmp	r2, #255	; 0xff
 8004e84:	bf8b      	itete	hi
 8004e86:	238a      	movhi	r3, #138	; 0x8a
 8004e88:	700a      	strbls	r2, [r1, #0]
 8004e8a:	6003      	strhi	r3, [r0, #0]
 8004e8c:	2001      	movls	r0, #1
 8004e8e:	bf88      	it	hi
 8004e90:	f04f 30ff 	movhi.w	r0, #4294967295
 8004e94:	4770      	bx	lr
 8004e96:	4608      	mov	r0, r1
 8004e98:	4770      	bx	lr
	...

08004e9c <_sbrk>:
 8004e9c:	4b04      	ldr	r3, [pc, #16]	; (8004eb0 <_sbrk+0x14>)
 8004e9e:	4602      	mov	r2, r0
 8004ea0:	6819      	ldr	r1, [r3, #0]
 8004ea2:	b909      	cbnz	r1, 8004ea8 <_sbrk+0xc>
 8004ea4:	4903      	ldr	r1, [pc, #12]	; (8004eb4 <_sbrk+0x18>)
 8004ea6:	6019      	str	r1, [r3, #0]
 8004ea8:	6818      	ldr	r0, [r3, #0]
 8004eaa:	4402      	add	r2, r0
 8004eac:	601a      	str	r2, [r3, #0]
 8004eae:	4770      	bx	lr
 8004eb0:	200006dc 	.word	0x200006dc
 8004eb4:	200006f0 	.word	0x200006f0

08004eb8 <_init>:
 8004eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004eba:	bf00      	nop
 8004ebc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ebe:	bc08      	pop	{r3}
 8004ec0:	469e      	mov	lr, r3
 8004ec2:	4770      	bx	lr

08004ec4 <_fini>:
 8004ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ec6:	bf00      	nop
 8004ec8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004eca:	bc08      	pop	{r3}
 8004ecc:	469e      	mov	lr, r3
 8004ece:	4770      	bx	lr
