Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Wed Dec 18 20:40:25 2024
| Host         : Tim-Workstation running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-16  Warning   Large setup violation  44          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.421     -146.311                     93                  696        0.071        0.000                      0                  696        1.020        0.000                       0                   227  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
clk_12MHz                            {0.000 41.666}       83.333          12.000          
  clk_out1_clock_wizard_clk_wiz_0_0  {0.000 2.000}        4.000           250.001         
  clkfbout_clock_wizard_clk_wiz_0_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_12MHz                                                                                                                                                                             16.667        0.000                       0                     1  
  clk_out1_clock_wizard_clk_wiz_0_0       -3.421     -146.311                     93                  696        0.071        0.000                      0                  696        1.020        0.000                       0                   223  
  clkfbout_clock_wizard_clk_wiz_0_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                         
----------                         ----------                         --------                         
(none)                             clk_out1_clock_wizard_clk_wiz_0_0                                     
(none)                             clkfbout_clock_wizard_clk_wiz_0_0                                     
(none)                                                                clk_out1_clock_wizard_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_12MHz
  To Clock:  clk_12MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12MHz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_12MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_wizard_clk_wiz_0_0
  To Clock:  clk_out1_clock_wizard_clk_wiz_0_0

Setup :           93  Failing Endpoints,  Worst Slack       -3.421ns,  Total Violation     -146.311ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.421ns  (required time - arrival time)
  Source:                 u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.190ns  (logic 5.144ns (71.544%)  route 2.046ns (28.456%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 2.604 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.606    -0.735    u_RAM_2Port/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.719 r  u_RAM_2Port/r_Mem_reg_0/DOBDO[3]
                         net (fo=2, routed)           0.923     2.642    u_ppc/o_Rd_Data[3]
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124     2.766 r  u_ppc/addr0_carry_i_7/O
                         net (fo=1, routed)           0.000     2.766    u_ppc/addr0_carry_i_7_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.316 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.316    u_ppc/addr0_carry_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.430 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.430    u_ppc/addr0_carry__0_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.544 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.544    u_ppc/addr0_carry__1_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.658 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.123     4.781    u_ppc/addr0_carry__2_n_0
    SLICE_X25Y11         LUT2 (Prop_lut2_I1_O)        0.124     4.905 r  u_ppc/count[0]_i_6/O
                         net (fo=1, routed)           0.000     4.905    u_ppc/count[0]_i_6_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.437 r  u_ppc/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.437    u_ppc/count_reg[0]_i_1_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.551    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X25Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.665 r  u_ppc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.665    u_ppc/count_reg[8]_i_1_n_0
    SLICE_X25Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.779 r  u_ppc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.779    u_ppc/count_reg[12]_i_1_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.893 r  u_ppc/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.893    u_ppc/count_reg[16]_i_1_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.007 r  u_ppc/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.007    u_ppc/count_reg[20]_i_1_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.121 r  u_ppc/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.121    u_ppc/count_reg[24]_i_1_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.455 r  u_ppc/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.455    u_ppc/count_reg[28]_i_1_n_6
    SLICE_X25Y18         FDRE                                         r  u_ppc/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.437     2.604    u_ppc/clk_out1
    SLICE_X25Y18         FDRE                                         r  u_ppc/count_reg[29]/C
                         clock pessimism              0.587     3.190    
                         clock uncertainty           -0.218     2.972    
    SLICE_X25Y18         FDRE (Setup_fdre_C_D)        0.062     3.034    u_ppc/count_reg[29]
  -------------------------------------------------------------------
                         required time                          3.034    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                 -3.421    

Slack (VIOLATED) :        -3.400ns  (required time - arrival time)
  Source:                 u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 5.123ns (71.460%)  route 2.046ns (28.540%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 2.604 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.606    -0.735    u_RAM_2Port/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.719 r  u_RAM_2Port/r_Mem_reg_0/DOBDO[3]
                         net (fo=2, routed)           0.923     2.642    u_ppc/o_Rd_Data[3]
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124     2.766 r  u_ppc/addr0_carry_i_7/O
                         net (fo=1, routed)           0.000     2.766    u_ppc/addr0_carry_i_7_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.316 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.316    u_ppc/addr0_carry_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.430 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.430    u_ppc/addr0_carry__0_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.544 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.544    u_ppc/addr0_carry__1_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.658 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.123     4.781    u_ppc/addr0_carry__2_n_0
    SLICE_X25Y11         LUT2 (Prop_lut2_I1_O)        0.124     4.905 r  u_ppc/count[0]_i_6/O
                         net (fo=1, routed)           0.000     4.905    u_ppc/count[0]_i_6_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.437 r  u_ppc/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.437    u_ppc/count_reg[0]_i_1_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.551    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X25Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.665 r  u_ppc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.665    u_ppc/count_reg[8]_i_1_n_0
    SLICE_X25Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.779 r  u_ppc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.779    u_ppc/count_reg[12]_i_1_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.893 r  u_ppc/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.893    u_ppc/count_reg[16]_i_1_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.007 r  u_ppc/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.007    u_ppc/count_reg[20]_i_1_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.121 r  u_ppc/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.121    u_ppc/count_reg[24]_i_1_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.434 r  u_ppc/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.434    u_ppc/count_reg[28]_i_1_n_4
    SLICE_X25Y18         FDRE                                         r  u_ppc/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.437     2.604    u_ppc/clk_out1
    SLICE_X25Y18         FDRE                                         r  u_ppc/count_reg[31]/C
                         clock pessimism              0.587     3.190    
                         clock uncertainty           -0.218     2.972    
    SLICE_X25Y18         FDRE (Setup_fdre_C_D)        0.062     3.034    u_ppc/count_reg[31]
  -------------------------------------------------------------------
                         required time                          3.034    
                         arrival time                          -6.434    
  -------------------------------------------------------------------
                         slack                                 -3.400    

Slack (VIOLATED) :        -3.326ns  (required time - arrival time)
  Source:                 u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 5.049ns (71.163%)  route 2.046ns (28.837%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 2.604 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.606    -0.735    u_RAM_2Port/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.719 r  u_RAM_2Port/r_Mem_reg_0/DOBDO[3]
                         net (fo=2, routed)           0.923     2.642    u_ppc/o_Rd_Data[3]
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124     2.766 r  u_ppc/addr0_carry_i_7/O
                         net (fo=1, routed)           0.000     2.766    u_ppc/addr0_carry_i_7_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.316 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.316    u_ppc/addr0_carry_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.430 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.430    u_ppc/addr0_carry__0_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.544 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.544    u_ppc/addr0_carry__1_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.658 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.123     4.781    u_ppc/addr0_carry__2_n_0
    SLICE_X25Y11         LUT2 (Prop_lut2_I1_O)        0.124     4.905 r  u_ppc/count[0]_i_6/O
                         net (fo=1, routed)           0.000     4.905    u_ppc/count[0]_i_6_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.437 r  u_ppc/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.437    u_ppc/count_reg[0]_i_1_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.551    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X25Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.665 r  u_ppc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.665    u_ppc/count_reg[8]_i_1_n_0
    SLICE_X25Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.779 r  u_ppc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.779    u_ppc/count_reg[12]_i_1_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.893 r  u_ppc/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.893    u_ppc/count_reg[16]_i_1_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.007 r  u_ppc/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.007    u_ppc/count_reg[20]_i_1_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.121 r  u_ppc/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.121    u_ppc/count_reg[24]_i_1_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.360 r  u_ppc/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.360    u_ppc/count_reg[28]_i_1_n_5
    SLICE_X25Y18         FDRE                                         r  u_ppc/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.437     2.604    u_ppc/clk_out1
    SLICE_X25Y18         FDRE                                         r  u_ppc/count_reg[30]/C
                         clock pessimism              0.587     3.190    
                         clock uncertainty           -0.218     2.972    
    SLICE_X25Y18         FDRE (Setup_fdre_C_D)        0.062     3.034    u_ppc/count_reg[30]
  -------------------------------------------------------------------
                         required time                          3.034    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 -3.326    

Slack (VIOLATED) :        -3.310ns  (required time - arrival time)
  Source:                 u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.079ns  (logic 5.033ns (71.097%)  route 2.046ns (28.903%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 2.604 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.606    -0.735    u_RAM_2Port/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.719 r  u_RAM_2Port/r_Mem_reg_0/DOBDO[3]
                         net (fo=2, routed)           0.923     2.642    u_ppc/o_Rd_Data[3]
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124     2.766 r  u_ppc/addr0_carry_i_7/O
                         net (fo=1, routed)           0.000     2.766    u_ppc/addr0_carry_i_7_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.316 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.316    u_ppc/addr0_carry_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.430 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.430    u_ppc/addr0_carry__0_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.544 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.544    u_ppc/addr0_carry__1_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.658 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.123     4.781    u_ppc/addr0_carry__2_n_0
    SLICE_X25Y11         LUT2 (Prop_lut2_I1_O)        0.124     4.905 r  u_ppc/count[0]_i_6/O
                         net (fo=1, routed)           0.000     4.905    u_ppc/count[0]_i_6_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.437 r  u_ppc/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.437    u_ppc/count_reg[0]_i_1_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.551    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X25Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.665 r  u_ppc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.665    u_ppc/count_reg[8]_i_1_n_0
    SLICE_X25Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.779 r  u_ppc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.779    u_ppc/count_reg[12]_i_1_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.893 r  u_ppc/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.893    u_ppc/count_reg[16]_i_1_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.007 r  u_ppc/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.007    u_ppc/count_reg[20]_i_1_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.121 r  u_ppc/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.121    u_ppc/count_reg[24]_i_1_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.344 r  u_ppc/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.344    u_ppc/count_reg[28]_i_1_n_7
    SLICE_X25Y18         FDRE                                         r  u_ppc/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.437     2.604    u_ppc/clk_out1
    SLICE_X25Y18         FDRE                                         r  u_ppc/count_reg[28]/C
                         clock pessimism              0.587     3.190    
                         clock uncertainty           -0.218     2.972    
    SLICE_X25Y18         FDRE (Setup_fdre_C_D)        0.062     3.034    u_ppc/count_reg[28]
  -------------------------------------------------------------------
                         required time                          3.034    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                 -3.310    

Slack (VIOLATED) :        -3.305ns  (required time - arrival time)
  Source:                 u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.076ns  (logic 5.030ns (71.085%)  route 2.046ns (28.915%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 2.606 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.606    -0.735    u_RAM_2Port/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.719 r  u_RAM_2Port/r_Mem_reg_0/DOBDO[3]
                         net (fo=2, routed)           0.923     2.642    u_ppc/o_Rd_Data[3]
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124     2.766 r  u_ppc/addr0_carry_i_7/O
                         net (fo=1, routed)           0.000     2.766    u_ppc/addr0_carry_i_7_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.316 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.316    u_ppc/addr0_carry_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.430 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.430    u_ppc/addr0_carry__0_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.544 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.544    u_ppc/addr0_carry__1_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.658 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.123     4.781    u_ppc/addr0_carry__2_n_0
    SLICE_X25Y11         LUT2 (Prop_lut2_I1_O)        0.124     4.905 r  u_ppc/count[0]_i_6/O
                         net (fo=1, routed)           0.000     4.905    u_ppc/count[0]_i_6_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.437 r  u_ppc/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.437    u_ppc/count_reg[0]_i_1_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.551    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X25Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.665 r  u_ppc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.665    u_ppc/count_reg[8]_i_1_n_0
    SLICE_X25Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.779 r  u_ppc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.779    u_ppc/count_reg[12]_i_1_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.893 r  u_ppc/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.893    u_ppc/count_reg[16]_i_1_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.007 r  u_ppc/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.007    u_ppc/count_reg[20]_i_1_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.341 r  u_ppc/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.341    u_ppc/count_reg[24]_i_1_n_6
    SLICE_X25Y17         FDRE                                         r  u_ppc/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.439     2.606    u_ppc/clk_out1
    SLICE_X25Y17         FDRE                                         r  u_ppc/count_reg[25]/C
                         clock pessimism              0.587     3.192    
                         clock uncertainty           -0.218     2.974    
    SLICE_X25Y17         FDRE (Setup_fdre_C_D)        0.062     3.036    u_ppc/count_reg[25]
  -------------------------------------------------------------------
                         required time                          3.036    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                 -3.305    

Slack (VIOLATED) :        -3.284ns  (required time - arrival time)
  Source:                 u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.055ns  (logic 5.009ns (70.999%)  route 2.046ns (29.001%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 2.606 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.606    -0.735    u_RAM_2Port/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.719 r  u_RAM_2Port/r_Mem_reg_0/DOBDO[3]
                         net (fo=2, routed)           0.923     2.642    u_ppc/o_Rd_Data[3]
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124     2.766 r  u_ppc/addr0_carry_i_7/O
                         net (fo=1, routed)           0.000     2.766    u_ppc/addr0_carry_i_7_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.316 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.316    u_ppc/addr0_carry_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.430 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.430    u_ppc/addr0_carry__0_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.544 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.544    u_ppc/addr0_carry__1_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.658 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.123     4.781    u_ppc/addr0_carry__2_n_0
    SLICE_X25Y11         LUT2 (Prop_lut2_I1_O)        0.124     4.905 r  u_ppc/count[0]_i_6/O
                         net (fo=1, routed)           0.000     4.905    u_ppc/count[0]_i_6_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.437 r  u_ppc/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.437    u_ppc/count_reg[0]_i_1_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.551    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X25Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.665 r  u_ppc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.665    u_ppc/count_reg[8]_i_1_n_0
    SLICE_X25Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.779 r  u_ppc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.779    u_ppc/count_reg[12]_i_1_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.893 r  u_ppc/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.893    u_ppc/count_reg[16]_i_1_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.007 r  u_ppc/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.007    u_ppc/count_reg[20]_i_1_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.320 r  u_ppc/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.320    u_ppc/count_reg[24]_i_1_n_4
    SLICE_X25Y17         FDRE                                         r  u_ppc/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.439     2.606    u_ppc/clk_out1
    SLICE_X25Y17         FDRE                                         r  u_ppc/count_reg[27]/C
                         clock pessimism              0.587     3.192    
                         clock uncertainty           -0.218     2.974    
    SLICE_X25Y17         FDRE (Setup_fdre_C_D)        0.062     3.036    u_ppc/count_reg[27]
  -------------------------------------------------------------------
                         required time                          3.036    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 -3.284    

Slack (VIOLATED) :        -3.210ns  (required time - arrival time)
  Source:                 u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 4.935ns (70.692%)  route 2.046ns (29.308%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 2.606 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.606    -0.735    u_RAM_2Port/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.719 r  u_RAM_2Port/r_Mem_reg_0/DOBDO[3]
                         net (fo=2, routed)           0.923     2.642    u_ppc/o_Rd_Data[3]
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124     2.766 r  u_ppc/addr0_carry_i_7/O
                         net (fo=1, routed)           0.000     2.766    u_ppc/addr0_carry_i_7_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.316 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.316    u_ppc/addr0_carry_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.430 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.430    u_ppc/addr0_carry__0_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.544 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.544    u_ppc/addr0_carry__1_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.658 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.123     4.781    u_ppc/addr0_carry__2_n_0
    SLICE_X25Y11         LUT2 (Prop_lut2_I1_O)        0.124     4.905 r  u_ppc/count[0]_i_6/O
                         net (fo=1, routed)           0.000     4.905    u_ppc/count[0]_i_6_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.437 r  u_ppc/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.437    u_ppc/count_reg[0]_i_1_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.551    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X25Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.665 r  u_ppc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.665    u_ppc/count_reg[8]_i_1_n_0
    SLICE_X25Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.779 r  u_ppc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.779    u_ppc/count_reg[12]_i_1_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.893 r  u_ppc/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.893    u_ppc/count_reg[16]_i_1_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.007 r  u_ppc/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.007    u_ppc/count_reg[20]_i_1_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.246 r  u_ppc/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.246    u_ppc/count_reg[24]_i_1_n_5
    SLICE_X25Y17         FDRE                                         r  u_ppc/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.439     2.606    u_ppc/clk_out1
    SLICE_X25Y17         FDRE                                         r  u_ppc/count_reg[26]/C
                         clock pessimism              0.587     3.192    
                         clock uncertainty           -0.218     2.974    
    SLICE_X25Y17         FDRE (Setup_fdre_C_D)        0.062     3.036    u_ppc/count_reg[26]
  -------------------------------------------------------------------
                         required time                          3.036    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                 -3.210    

Slack (VIOLATED) :        -3.194ns  (required time - arrival time)
  Source:                 u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.965ns  (logic 4.919ns (70.624%)  route 2.046ns (29.376%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 2.606 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.606    -0.735    u_RAM_2Port/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.719 r  u_RAM_2Port/r_Mem_reg_0/DOBDO[3]
                         net (fo=2, routed)           0.923     2.642    u_ppc/o_Rd_Data[3]
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124     2.766 r  u_ppc/addr0_carry_i_7/O
                         net (fo=1, routed)           0.000     2.766    u_ppc/addr0_carry_i_7_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.316 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.316    u_ppc/addr0_carry_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.430 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.430    u_ppc/addr0_carry__0_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.544 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.544    u_ppc/addr0_carry__1_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.658 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.123     4.781    u_ppc/addr0_carry__2_n_0
    SLICE_X25Y11         LUT2 (Prop_lut2_I1_O)        0.124     4.905 r  u_ppc/count[0]_i_6/O
                         net (fo=1, routed)           0.000     4.905    u_ppc/count[0]_i_6_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.437 r  u_ppc/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.437    u_ppc/count_reg[0]_i_1_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.551    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X25Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.665 r  u_ppc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.665    u_ppc/count_reg[8]_i_1_n_0
    SLICE_X25Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.779 r  u_ppc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.779    u_ppc/count_reg[12]_i_1_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.893 r  u_ppc/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.893    u_ppc/count_reg[16]_i_1_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.007 r  u_ppc/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.007    u_ppc/count_reg[20]_i_1_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.230 r  u_ppc/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.230    u_ppc/count_reg[24]_i_1_n_7
    SLICE_X25Y17         FDRE                                         r  u_ppc/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.439     2.606    u_ppc/clk_out1
    SLICE_X25Y17         FDRE                                         r  u_ppc/count_reg[24]/C
                         clock pessimism              0.587     3.192    
                         clock uncertainty           -0.218     2.974    
    SLICE_X25Y17         FDRE (Setup_fdre_C_D)        0.062     3.036    u_ppc/count_reg[24]
  -------------------------------------------------------------------
                         required time                          3.036    
                         arrival time                          -6.230    
  -------------------------------------------------------------------
                         slack                                 -3.194    

Slack (VIOLATED) :        -3.190ns  (required time - arrival time)
  Source:                 u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.962ns  (logic 4.916ns (70.612%)  route 2.046ns (29.388%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 2.607 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.606    -0.735    u_RAM_2Port/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.719 r  u_RAM_2Port/r_Mem_reg_0/DOBDO[3]
                         net (fo=2, routed)           0.923     2.642    u_ppc/o_Rd_Data[3]
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124     2.766 r  u_ppc/addr0_carry_i_7/O
                         net (fo=1, routed)           0.000     2.766    u_ppc/addr0_carry_i_7_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.316 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.316    u_ppc/addr0_carry_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.430 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.430    u_ppc/addr0_carry__0_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.544 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.544    u_ppc/addr0_carry__1_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.658 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.123     4.781    u_ppc/addr0_carry__2_n_0
    SLICE_X25Y11         LUT2 (Prop_lut2_I1_O)        0.124     4.905 r  u_ppc/count[0]_i_6/O
                         net (fo=1, routed)           0.000     4.905    u_ppc/count[0]_i_6_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.437 r  u_ppc/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.437    u_ppc/count_reg[0]_i_1_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.551    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X25Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.665 r  u_ppc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.665    u_ppc/count_reg[8]_i_1_n_0
    SLICE_X25Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.779 r  u_ppc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.779    u_ppc/count_reg[12]_i_1_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.893 r  u_ppc/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.893    u_ppc/count_reg[16]_i_1_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.227 r  u_ppc/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.227    u_ppc/count_reg[20]_i_1_n_6
    SLICE_X25Y16         FDRE                                         r  u_ppc/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.440     2.607    u_ppc/clk_out1
    SLICE_X25Y16         FDRE                                         r  u_ppc/count_reg[21]/C
                         clock pessimism              0.587     3.193    
                         clock uncertainty           -0.218     2.975    
    SLICE_X25Y16         FDRE (Setup_fdre_C_D)        0.062     3.037    u_ppc/count_reg[21]
  -------------------------------------------------------------------
                         required time                          3.037    
                         arrival time                          -6.227    
  -------------------------------------------------------------------
                         slack                                 -3.190    

Slack (VIOLATED) :        -3.169ns  (required time - arrival time)
  Source:                 u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 4.895ns (70.523%)  route 2.046ns (29.477%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 2.607 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.606    -0.735    u_RAM_2Port/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.719 r  u_RAM_2Port/r_Mem_reg_0/DOBDO[3]
                         net (fo=2, routed)           0.923     2.642    u_ppc/o_Rd_Data[3]
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124     2.766 r  u_ppc/addr0_carry_i_7/O
                         net (fo=1, routed)           0.000     2.766    u_ppc/addr0_carry_i_7_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.316 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.316    u_ppc/addr0_carry_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.430 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.430    u_ppc/addr0_carry__0_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.544 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.544    u_ppc/addr0_carry__1_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.658 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.123     4.781    u_ppc/addr0_carry__2_n_0
    SLICE_X25Y11         LUT2 (Prop_lut2_I1_O)        0.124     4.905 r  u_ppc/count[0]_i_6/O
                         net (fo=1, routed)           0.000     4.905    u_ppc/count[0]_i_6_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.437 r  u_ppc/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.437    u_ppc/count_reg[0]_i_1_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.551    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X25Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.665 r  u_ppc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.665    u_ppc/count_reg[8]_i_1_n_0
    SLICE_X25Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.779 r  u_ppc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.779    u_ppc/count_reg[12]_i_1_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.893 r  u_ppc/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.893    u_ppc/count_reg[16]_i_1_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.206 r  u_ppc/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.206    u_ppc/count_reg[20]_i_1_n_4
    SLICE_X25Y16         FDRE                                         r  u_ppc/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.440     2.607    u_ppc/clk_out1
    SLICE_X25Y16         FDRE                                         r  u_ppc/count_reg[23]/C
                         clock pessimism              0.587     3.193    
                         clock uncertainty           -0.218     2.975    
    SLICE_X25Y16         FDRE (Setup_fdre_C_D)        0.062     3.037    u_ppc/count_reg[23]
  -------------------------------------------------------------------
                         required time                          3.037    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 -3.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ppc/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.314%)  route 0.170ns (54.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.558    -0.532    u_ppc/clk_out1
    SLICE_X24Y17         FDRE                                         r  u_ppc/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  u_ppc/addr_reg[8]/Q
                         net (fo=7, routed)           0.170    -0.221    u_RAM_2Port/out[8]
    RAMB36_X1Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.869    -0.724    u_RAM_2Port/clk_out1
    RAMB36_X1Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_1/CLKBWRCLK
                         clock pessimism              0.249    -0.474    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.291    u_RAM_2Port/r_Mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 i_Wr_Data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.695%)  route 0.168ns (54.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.563    -0.527    clk
    SLICE_X27Y9          FDRE                                         r  i_Wr_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  i_Wr_Data_reg[2]/Q
                         net (fo=1, routed)           0.168    -0.218    u_RAM_2Port/r_Mem_reg_7_0[2]
    RAMB36_X1Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.871    -0.722    u_RAM_2Port/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/CLKARDCLK
                         clock pessimism              0.269    -0.452    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155    -0.297    u_RAM_2Port/r_Mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 i_Wr_Data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.401%)  route 0.170ns (54.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.561    -0.529    clk
    SLICE_X27Y12         FDRE                                         r  i_Wr_Data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  i_Wr_Data_reg[7]/Q
                         net (fo=1, routed)           0.170    -0.218    u_RAM_2Port/r_Mem_reg_7_0[7]
    RAMB36_X1Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.871    -0.722    u_RAM_2Port/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/CLKARDCLK
                         clock pessimism              0.269    -0.452    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155    -0.297    u_RAM_2Port/r_Mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 i_Wr_Data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg_0/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.285%)  route 0.170ns (54.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.561    -0.529    clk
    SLICE_X27Y12         FDRE                                         r  i_Wr_Data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  i_Wr_Data_reg[5]/Q
                         net (fo=1, routed)           0.170    -0.217    u_RAM_2Port/r_Mem_reg_7_0[5]
    RAMB36_X1Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.871    -0.722    u_RAM_2Port/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/CLKARDCLK
                         clock pessimism              0.269    -0.452    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155    -0.297    u_RAM_2Port/r_Mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ppc/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.488%)  route 0.183ns (56.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.558    -0.532    u_ppc/clk_out1
    SLICE_X24Y17         FDRE                                         r  u_ppc/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  u_ppc/addr_reg[11]/Q
                         net (fo=7, routed)           0.183    -0.207    u_RAM_2Port/out[11]
    RAMB36_X1Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.869    -0.724    u_RAM_2Port/clk_out1
    RAMB36_X1Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_1/CLKBWRCLK
                         clock pessimism              0.249    -0.474    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.291    u_RAM_2Port/r_Mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 i_Wr_Data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg_0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.794%)  route 0.181ns (56.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.563    -0.527    clk
    SLICE_X27Y9          FDRE                                         r  i_Wr_Data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  i_Wr_Data_reg[4]/Q
                         net (fo=1, routed)           0.181    -0.205    u_RAM_2Port/r_Mem_reg_7_0[4]
    RAMB36_X1Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.871    -0.722    u_RAM_2Port/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/CLKARDCLK
                         clock pessimism              0.269    -0.452    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155    -0.297    u_RAM_2Port/r_Mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 i_Wr_Data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg_2/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.521%)  route 0.169ns (54.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.557    -0.533    clk
    SLICE_X24Y18         FDRE                                         r  i_Wr_Data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  i_Wr_Data_reg[20]/Q
                         net (fo=1, routed)           0.169    -0.223    u_RAM_2Port/r_Mem_reg_7_0[20]
    RAMB36_X1Y4          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_2/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.861    -0.732    u_RAM_2Port/clk_out1
    RAMB36_X1Y4          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_2/CLKARDCLK
                         clock pessimism              0.249    -0.482    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155    -0.327    u_RAM_2Port/r_Mem_reg_2
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i_Wr_Data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg_2/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.371%)  route 0.170ns (54.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.557    -0.533    clk
    SLICE_X24Y18         FDRE                                         r  i_Wr_Data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  i_Wr_Data_reg[22]/Q
                         net (fo=1, routed)           0.170    -0.222    u_RAM_2Port/r_Mem_reg_7_0[22]
    RAMB36_X1Y4          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_2/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.861    -0.732    u_RAM_2Port/clk_out1
    RAMB36_X1Y4          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_2/CLKARDCLK
                         clock pessimism              0.249    -0.482    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155    -0.327    u_RAM_2Port/r_Mem_reg_2
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 i_Wr_Data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.734%)  route 0.205ns (59.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.563    -0.527    clk
    SLICE_X27Y9          FDRE                                         r  i_Wr_Data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  i_Wr_Data_reg[0]/Q
                         net (fo=1, routed)           0.205    -0.181    u_RAM_2Port/r_Mem_reg_7_0[0]
    RAMB36_X1Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.871    -0.722    u_RAM_2Port/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/CLKARDCLK
                         clock pessimism              0.269    -0.452    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155    -0.297    u_RAM_2Port/r_Mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_inst_shift_reg/r_shift_reg_data_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_DV_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.560    -0.530    u_inst_shift_reg/clk_out1
    SLICE_X27Y13         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  u_inst_shift_reg/r_shift_reg_data_reg[76]/Q
                         net (fo=2, routed)           0.065    -0.324    u_inst_shift_reg/shift_reg_data[76]
    SLICE_X26Y13         LUT4 (Prop_lut4_I0_O)        0.045    -0.279 r  u_inst_shift_reg/i_Wr_DV_i_1/O
                         net (fo=1, routed)           0.000    -0.279    u_inst_shift_reg_n_46
    SLICE_X26Y13         FDRE                                         r  i_Wr_DV_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.829    -0.764    clk
    SLICE_X26Y13         FDRE                                         r  i_Wr_DV_reg/C
                         clock pessimism              0.247    -0.517    
    SLICE_X26Y13         FDRE (Hold_fdre_C_D)         0.121    -0.396    i_Wr_DV_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock_wizard_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB36_X1Y2      u_RAM_2Port/r_Mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB36_X1Y3      u_RAM_2Port/r_Mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB36_X1Y4      u_RAM_2Port/r_Mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB36_X1Y1      u_RAM_2Port/r_Mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB36_X2Y3      u_RAM_2Port/r_Mem_reg_6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB18_X2Y8      u_RAM_2Port/r_Mem_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         4.000       1.424      RAMB36_X1Y2      u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         4.000       1.424      RAMB36_X1Y3      u_RAM_2Port/r_Mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         4.000       1.424      RAMB36_X1Y4      u_RAM_2Port/r_Mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         4.000       1.424      RAMB36_X1Y1      u_RAM_2Port/r_Mem_reg_3/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X28Y16     u_inst_shift_reg/r_shift_reg_data_reg[46]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X28Y16     u_inst_shift_reg/r_shift_reg_data_reg[46]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X28Y16     u_inst_shift_reg/r_shift_reg_data_reg[47]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X28Y16     u_inst_shift_reg/r_shift_reg_data_reg[47]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X28Y16     u_inst_shift_reg/r_shift_reg_data_reg[48]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X28Y16     u_inst_shift_reg/r_shift_reg_data_reg[48]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X28Y16     u_inst_shift_reg/r_shift_reg_data_reg[49]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X28Y16     u_inst_shift_reg/r_shift_reg_data_reg[49]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X28Y16     u_inst_shift_reg/r_shift_reg_data_reg[50]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X28Y16     u_inst_shift_reg/r_shift_reg_data_reg[50]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X28Y16     u_inst_shift_reg/r_shift_reg_data_reg[46]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X28Y16     u_inst_shift_reg/r_shift_reg_data_reg[46]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X28Y16     u_inst_shift_reg/r_shift_reg_data_reg[47]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X28Y16     u_inst_shift_reg/r_shift_reg_data_reg[47]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X28Y16     u_inst_shift_reg/r_shift_reg_data_reg[48]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X28Y16     u_inst_shift_reg/r_shift_reg_data_reg[48]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X28Y16     u_inst_shift_reg/r_shift_reg_data_reg[49]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X28Y16     u_inst_shift_reg/r_shift_reg_data_reg[49]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X28Y16     u_inst_shift_reg/r_shift_reg_data_reg[50]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X28Y16     u_inst_shift_reg/r_shift_reg_data_reg[50]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_wizard_clk_wiz_0_0
  To Clock:  clkfbout_clock_wizard_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_wizard_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clock_wizard_clk_wiz_0_0
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.396ns  (logic 5.977ns (71.182%)  route 2.420ns (28.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.603    -0.738    u_RAM_2Port/clk_out1
    RAMB36_X2Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     1.716 r  u_RAM_2Port/r_Mem_reg_6/DOBDO[4]
                         net (fo=1, routed)           2.420     4.135    ja_OBUF[2]
    G1                   OBUF (Prop_obuf_I_O)         3.523     7.658 r  ja_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.658    ja[2]
    G1                                                                r  ja[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.388ns  (logic 5.986ns (71.364%)  route 2.402ns (28.636%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.603    -0.738    u_RAM_2Port/clk_out1
    RAMB36_X2Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.716 r  u_RAM_2Port/r_Mem_reg_6/DOBDO[5]
                         net (fo=1, routed)           2.402     4.118    ja_OBUF[3]
    F4                   OBUF (Prop_obuf_I_O)         3.532     7.650 r  ja_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.650    ja[3]
    F4                                                                r  ja[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.362ns  (logic 5.973ns (71.425%)  route 2.390ns (28.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.603    -0.738    u_RAM_2Port/clk_out1
    RAMB36_X2Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.716 r  u_RAM_2Port/r_Mem_reg_6/DOBDO[3]
                         net (fo=1, routed)           2.390     4.105    ja_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         3.519     7.624 r  ja_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.624    ja[1]
    H1                                                                r  ja[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.366ns  (logic 5.986ns (71.558%)  route 2.379ns (28.442%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.597    -0.744    u_RAM_2Port/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.710 r  u_RAM_2Port/r_Mem_reg_7/DOBDO[0]
                         net (fo=1, routed)           2.379     4.089    ja_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         3.532     7.621 r  ja_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.621    ja[7]
    F3                                                                r  ja[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.328ns  (logic 5.967ns (71.651%)  route 2.361ns (28.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.603    -0.738    u_RAM_2Port/clk_out1
    RAMB36_X2Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.454     1.716 r  u_RAM_2Port/r_Mem_reg_6/DOPBDOP[0]
                         net (fo=1, routed)           2.361     4.077    ja_OBUF[6]
    H4                   OBUF (Prop_obuf_I_O)         3.513     7.590 r  ja_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.590    ja[6]
    H4                                                                r  ja[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.299ns  (logic 5.965ns (71.874%)  route 2.334ns (28.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.603    -0.738    u_RAM_2Port/clk_out1
    RAMB36_X2Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     1.716 r  u_RAM_2Port/r_Mem_reg_6/DOBDO[6]
                         net (fo=1, routed)           2.334     4.050    ja_OBUF[4]
    J2                   OBUF (Prop_obuf_I_O)         3.511     7.561 r  ja_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.561    ja[4]
    J2                                                                r  ja[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.291ns  (logic 5.968ns (71.985%)  route 2.323ns (28.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.603    -0.738    u_RAM_2Port/clk_out1
    RAMB36_X2Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.716 r  u_RAM_2Port/r_Mem_reg_6/DOBDO[7]
                         net (fo=1, routed)           2.323     4.039    ja_OBUF[5]
    H2                   OBUF (Prop_obuf_I_O)         3.514     7.553 r  ja_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.553    ja[5]
    H2                                                                r  ja[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.193ns  (logic 5.972ns (72.890%)  route 2.221ns (27.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.603    -0.738    u_RAM_2Port/clk_out1
    RAMB36_X2Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.716 r  u_RAM_2Port/r_Mem_reg_6/DOBDO[2]
                         net (fo=1, routed)           2.221     3.937    ja_OBUF[0]
    H3                   OBUF (Prop_obuf_I_O)         3.518     7.455 r  ja_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.455    ja[0]
    H3                                                                r  ja[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ppc/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.057ns  (logic 3.983ns (56.438%)  route 3.074ns (43.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.559    -0.782    u_ppc/clk_out1
    SLICE_X24Y15         FDRE                                         r  u_ppc/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.326 r  u_ppc/addr_reg[0]/Q
                         net (fo=8, routed)           3.074     2.748    led_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         3.527     6.275 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.275    led[0]
    E2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ppc/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.034ns  (logic 3.984ns (56.637%)  route 3.050ns (43.363%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.559    -0.782    u_ppc/clk_out1
    SLICE_X24Y15         FDRE                                         r  u_ppc/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.326 r  u_ppc/addr_reg[3]/Q
                         net (fo=8, routed)           3.050     2.724    led_OBUF[3]
    E1                   OBUF (Prop_obuf_I_O)         3.528     6.252 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.252    led[3]
    E1                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ppc/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.085ns  (logic 1.355ns (64.995%)  route 0.730ns (35.005%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.560    -0.530    u_ppc/clk_out1
    SLICE_X24Y15         FDRE                                         r  u_ppc/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  u_ppc/addr_reg[2]/Q
                         net (fo=8, routed)           0.730     0.341    led_OBUF[2]
    J1                   OBUF (Prop_obuf_I_O)         1.214     1.555 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.555    led[2]
    J1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ppc/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.354ns (64.090%)  route 0.759ns (35.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.560    -0.530    u_ppc/clk_out1
    SLICE_X24Y15         FDRE                                         r  u_ppc/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  u_ppc/addr_reg[1]/Q
                         net (fo=8, routed)           0.759     0.370    led_OBUF[1]
    K1                   OBUF (Prop_obuf_I_O)         1.213     1.584 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.584    led[1]
    K1                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ppc/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.370ns (57.895%)  route 0.996ns (42.105%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.560    -0.530    u_ppc/clk_out1
    SLICE_X24Y15         FDRE                                         r  u_ppc/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  u_ppc/addr_reg[3]/Q
                         net (fo=8, routed)           0.996     0.607    led_OBUF[3]
    E1                   OBUF (Prop_obuf_I_O)         1.229     1.836 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.836    led[3]
    E1                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ppc/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.379ns  (logic 1.369ns (57.538%)  route 1.010ns (42.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.560    -0.530    u_ppc/clk_out1
    SLICE_X24Y15         FDRE                                         r  u_ppc/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  u_ppc/addr_reg[0]/Q
                         net (fo=8, routed)           1.010     0.621    led_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         1.228     1.849 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.849    led[0]
    E2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.804ns (74.448%)  route 0.619ns (25.552%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.602    -0.487    u_RAM_2Port/clk_out1
    RAMB36_X2Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.585     0.098 r  u_RAM_2Port/r_Mem_reg_6/DOBDO[2]
                         net (fo=1, routed)           0.619     0.717    ja_OBUF[0]
    H3                   OBUF (Prop_obuf_I_O)         1.219     1.936 r  ja_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.936    ja[0]
    H3                                                                r  ja[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.797ns (73.461%)  route 0.649ns (26.539%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.602    -0.487    u_RAM_2Port/clk_out1
    RAMB36_X2Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.585     0.098 r  u_RAM_2Port/r_Mem_reg_6/DOBDO[6]
                         net (fo=1, routed)           0.649     0.747    ja_OBUF[4]
    J2                   OBUF (Prop_obuf_I_O)         1.212     1.959 r  ja_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.959    ja[4]
    J2                                                                r  ja[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.801ns (73.570%)  route 0.647ns (26.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.602    -0.487    u_RAM_2Port/clk_out1
    RAMB36_X2Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.585     0.098 r  u_RAM_2Port/r_Mem_reg_6/DOBDO[7]
                         net (fo=1, routed)           0.647     0.745    ja_OBUF[5]
    H2                   OBUF (Prop_obuf_I_O)         1.216     1.960 r  ja_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.960    ja[5]
    H2                                                                r  ja[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.799ns (72.838%)  route 0.671ns (27.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.602    -0.487    u_RAM_2Port/clk_out1
    RAMB36_X2Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.585     0.098 r  u_RAM_2Port/r_Mem_reg_6/DOPBDOP[0]
                         net (fo=1, routed)           0.671     0.769    ja_OBUF[6]
    H4                   OBUF (Prop_obuf_I_O)         1.214     1.983 r  ja_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.983    ja[6]
    H4                                                                r  ja[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.502ns  (logic 1.818ns (72.681%)  route 0.683ns (27.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.597    -0.492    u_RAM_2Port/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.093 r  u_RAM_2Port/r_Mem_reg_7/DOBDO[0]
                         net (fo=1, routed)           0.683     0.776    ja_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.233     2.009 r  ja_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.009    ja[7]
    F3                                                                r  ja[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.504ns  (logic 1.805ns (72.066%)  route 0.700ns (27.934%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.602    -0.487    u_RAM_2Port/clk_out1
    RAMB36_X2Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.585     0.098 r  u_RAM_2Port/r_Mem_reg_6/DOBDO[3]
                         net (fo=1, routed)           0.700     0.797    ja_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         1.220     2.017 r  ja_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.017    ja[1]
    H1                                                                r  ja[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clock_wizard_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_wizard_clk_wiz_0_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_wizard_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    M9                                                0.000    41.667 f  clk_12MHz (IN)
                         net (fo=0)                   0.000    41.667    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.132 f  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.365    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.569 f  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.229    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkfbout_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    39.325 f  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.893    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkfbout_buf_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_wizard_clk_wiz_0_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkfbout_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkfbout_buf_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clock_wizard_clk_wiz_0_0

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.202ns  (logic 1.606ns (30.882%)  route 3.595ns (69.118%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.595     5.048    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.154     5.202 r  u_uart_rx/r_data[6]_i_1/O
                         net (fo=1, routed)           0.000     5.202    u_uart_rx/r_data0_in[6]
    SLICE_X31Y14         FDRE                                         r  u_uart_rx/r_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.443    -1.390    u_uart_rx/clk_out1
    SLICE_X31Y14         FDRE                                         r  u_uart_rx/r_data_reg[6]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.190ns  (logic 1.576ns (30.373%)  route 3.614ns (69.627%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.269     4.721    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X30Y14         LUT4 (Prop_lut4_I1_O)        0.124     4.845 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.345     5.190    u_uart_rx/r_data
    SLICE_X30Y12         FDRE                                         r  u_uart_rx/r_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.444    -1.389    u_uart_rx/clk_out1
    SLICE_X30Y12         FDRE                                         r  u_uart_rx/r_data_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.190ns  (logic 1.576ns (30.373%)  route 3.614ns (69.627%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.269     4.721    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X30Y14         LUT4 (Prop_lut4_I1_O)        0.124     4.845 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.345     5.190    u_uart_rx/r_data
    SLICE_X30Y12         FDRE                                         r  u_uart_rx/r_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.444    -1.389    u_uart_rx/clk_out1
    SLICE_X30Y12         FDRE                                         r  u_uart_rx/r_data_reg[7]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.172ns  (logic 1.576ns (30.481%)  route 3.595ns (69.519%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.595     5.048    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.124     5.172 r  u_uart_rx/r_data[5]_i_1/O
                         net (fo=1, routed)           0.000     5.172    u_uart_rx/r_data0_in[5]
    SLICE_X31Y14         FDRE                                         r  u_uart_rx/r_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.443    -1.390    u_uart_rx/clk_out1
    SLICE_X31Y14         FDRE                                         r  u_uart_rx/r_data_reg[5]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/FSM_sequential_MODE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.090ns  (logic 1.700ns (33.408%)  route 3.389ns (66.592%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.235     4.688    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.124     4.812 r  u_uart_rx/FSM_sequential_MODE[0]_i_3/O
                         net (fo=1, routed)           0.154     4.966    u_uart_rx/FSM_sequential_MODE[0]_i_3_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I4_O)        0.124     5.090 r  u_uart_rx/FSM_sequential_MODE[0]_i_1/O
                         net (fo=1, routed)           0.000     5.090    u_uart_rx/FSM_sequential_MODE[0]_i_1_n_0
    SLICE_X31Y16         FDRE                                         r  u_uart_rx/FSM_sequential_MODE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.441    -1.392    u_uart_rx/clk_out1
    SLICE_X31Y16         FDRE                                         r  u_uart_rx/FSM_sequential_MODE_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.047ns  (logic 1.576ns (31.234%)  route 3.471ns (68.766%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.269     4.721    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X30Y14         LUT4 (Prop_lut4_I1_O)        0.124     4.845 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.202     5.047    u_uart_rx/r_data
    SLICE_X31Y14         FDRE                                         r  u_uart_rx/r_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.443    -1.390    u_uart_rx/clk_out1
    SLICE_X31Y14         FDRE                                         r  u_uart_rx/r_data_reg[1]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.047ns  (logic 1.576ns (31.234%)  route 3.471ns (68.766%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.269     4.721    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X30Y14         LUT4 (Prop_lut4_I1_O)        0.124     4.845 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.202     5.047    u_uart_rx/r_data
    SLICE_X31Y14         FDRE                                         r  u_uart_rx/r_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.443    -1.390    u_uart_rx/clk_out1
    SLICE_X31Y14         FDRE                                         r  u_uart_rx/r_data_reg[2]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.047ns  (logic 1.576ns (31.234%)  route 3.471ns (68.766%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.269     4.721    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X30Y14         LUT4 (Prop_lut4_I1_O)        0.124     4.845 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.202     5.047    u_uart_rx/r_data
    SLICE_X31Y14         FDRE                                         r  u_uart_rx/r_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.443    -1.390    u_uart_rx/clk_out1
    SLICE_X31Y14         FDRE                                         r  u_uart_rx/r_data_reg[3]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.047ns  (logic 1.576ns (31.234%)  route 3.471ns (68.766%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.269     4.721    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X30Y14         LUT4 (Prop_lut4_I1_O)        0.124     4.845 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.202     5.047    u_uart_rx/r_data
    SLICE_X31Y14         FDRE                                         r  u_uart_rx/r_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.443    -1.390    u_uart_rx/clk_out1
    SLICE_X31Y14         FDRE                                         r  u_uart_rx/r_data_reg[4]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.047ns  (logic 1.576ns (31.234%)  route 3.471ns (68.766%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.269     4.721    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X30Y14         LUT4 (Prop_lut4_I1_O)        0.124     4.845 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.202     5.047    u_uart_rx/r_data
    SLICE_X31Y14         FDRE                                         r  u_uart_rx/r_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.443    -1.390    u_uart_rx/clk_out1
    SLICE_X31Y14         FDRE                                         r  u_uart_rx/r_data_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            u_ppc/addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.277ns (19.143%)  route 1.168ns (80.857%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.036     1.268    u_ppc/btn_IBUF[0]
    SLICE_X27Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.313 r  u_ppc/__0/i_/O
                         net (fo=12, routed)          0.132     1.445    u_ppc/__0/i__n_0
    SLICE_X24Y16         FDRE                                         r  u_ppc/addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.827    -0.766    u_ppc/clk_out1
    SLICE_X24Y16         FDRE                                         r  u_ppc/addr_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            u_ppc/addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.277ns (19.143%)  route 1.168ns (80.857%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.036     1.268    u_ppc/btn_IBUF[0]
    SLICE_X27Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.313 r  u_ppc/__0/i_/O
                         net (fo=12, routed)          0.132     1.445    u_ppc/__0/i__n_0
    SLICE_X24Y16         FDRE                                         r  u_ppc/addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.827    -0.766    u_ppc/clk_out1
    SLICE_X24Y16         FDRE                                         r  u_ppc/addr_reg[5]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            u_ppc/addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.277ns (19.143%)  route 1.168ns (80.857%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.036     1.268    u_ppc/btn_IBUF[0]
    SLICE_X27Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.313 r  u_ppc/__0/i_/O
                         net (fo=12, routed)          0.132     1.445    u_ppc/__0/i__n_0
    SLICE_X24Y16         FDRE                                         r  u_ppc/addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.827    -0.766    u_ppc/clk_out1
    SLICE_X24Y16         FDRE                                         r  u_ppc/addr_reg[6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            u_ppc/addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.277ns (19.143%)  route 1.168ns (80.857%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.036     1.268    u_ppc/btn_IBUF[0]
    SLICE_X27Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.313 r  u_ppc/__0/i_/O
                         net (fo=12, routed)          0.132     1.445    u_ppc/__0/i__n_0
    SLICE_X24Y16         FDRE                                         r  u_ppc/addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.827    -0.766    u_ppc/clk_out1
    SLICE_X24Y16         FDRE                                         r  u_ppc/addr_reg[7]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            u_ppc/addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.454ns  (logic 0.277ns (19.024%)  route 1.177ns (80.976%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.036     1.268    u_ppc/btn_IBUF[0]
    SLICE_X27Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.313 r  u_ppc/__0/i_/O
                         net (fo=12, routed)          0.141     1.454    u_ppc/__0/i__n_0
    SLICE_X24Y15         FDRE                                         r  u_ppc/addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.828    -0.765    u_ppc/clk_out1
    SLICE_X24Y15         FDRE                                         r  u_ppc/addr_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            u_ppc/addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.454ns  (logic 0.277ns (19.024%)  route 1.177ns (80.976%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.036     1.268    u_ppc/btn_IBUF[0]
    SLICE_X27Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.313 r  u_ppc/__0/i_/O
                         net (fo=12, routed)          0.141     1.454    u_ppc/__0/i__n_0
    SLICE_X24Y15         FDRE                                         r  u_ppc/addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.828    -0.765    u_ppc/clk_out1
    SLICE_X24Y15         FDRE                                         r  u_ppc/addr_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            u_ppc/addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.454ns  (logic 0.277ns (19.024%)  route 1.177ns (80.976%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.036     1.268    u_ppc/btn_IBUF[0]
    SLICE_X27Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.313 r  u_ppc/__0/i_/O
                         net (fo=12, routed)          0.141     1.454    u_ppc/__0/i__n_0
    SLICE_X24Y15         FDRE                                         r  u_ppc/addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.828    -0.765    u_ppc/clk_out1
    SLICE_X24Y15         FDRE                                         r  u_ppc/addr_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            u_ppc/addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.454ns  (logic 0.277ns (19.024%)  route 1.177ns (80.976%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.036     1.268    u_ppc/btn_IBUF[0]
    SLICE_X27Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.313 r  u_ppc/__0/i_/O
                         net (fo=12, routed)          0.141     1.454    u_ppc/__0/i__n_0
    SLICE_X24Y15         FDRE                                         r  u_ppc/addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.828    -0.765    u_ppc/clk_out1
    SLICE_X24Y15         FDRE                                         r  u_ppc/addr_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            u_ppc/addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.513ns  (logic 0.277ns (18.282%)  route 1.236ns (81.718%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.036     1.268    u_ppc/btn_IBUF[0]
    SLICE_X27Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.313 r  u_ppc/__0/i_/O
                         net (fo=12, routed)          0.200     1.513    u_ppc/__0/i__n_0
    SLICE_X24Y17         FDRE                                         r  u_ppc/addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.826    -0.767    u_ppc/clk_out1
    SLICE_X24Y17         FDRE                                         r  u_ppc/addr_reg[10]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            u_ppc/addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.513ns  (logic 0.277ns (18.282%)  route 1.236ns (81.718%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.036     1.268    u_ppc/btn_IBUF[0]
    SLICE_X27Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.313 r  u_ppc/__0/i_/O
                         net (fo=12, routed)          0.200     1.513    u_ppc/__0/i__n_0
    SLICE_X24Y17         FDRE                                         r  u_ppc/addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.826    -0.767    u_ppc/clk_out1
    SLICE_X24Y17         FDRE                                         r  u_ppc/addr_reg[11]/C





