Timing Analyzer report for Typhoon
Thu Nov 22 15:22:59 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'myTest|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'BOARD_CLK'
 15. Slow 1200mV 85C Model Hold: 'BOARD_CLK'
 16. Slow 1200mV 85C Model Hold: 'myTest|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'myTest|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Setup: 'BOARD_CLK'
 26. Slow 1200mV 0C Model Hold: 'BOARD_CLK'
 27. Slow 1200mV 0C Model Hold: 'myTest|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'myTest|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Setup: 'BOARD_CLK'
 36. Fast 1200mV 0C Model Hold: 'BOARD_CLK'
 37. Fast 1200mV 0C Model Hold: 'myTest|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths Summary
 50. Clock Status Summary
 51. Unconstrained Input Ports
 52. Unconstrained Output Ports
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Typhoon                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   1.5%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; Typhoon.sdc   ; OK     ; Thu Nov 22 15:22:56 2018 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+------------------------------------------------------+--------------------------------------------------------+
; Clock Name                                         ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                               ; Targets                                                ;
+----------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+------------------------------------------------------+--------------------------------------------------------+
; BOARD_CLK                                          ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                      ; { BOARD_CLK }                                          ;
; myTest|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; BOARD_CLK ; myTest|altpll_component|auto_generated|pll1|inclk[0] ; { myTest|altpll_component|auto_generated|pll1|clk[0] } ;
+----------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+------------------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                       ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 122.04 MHz ; 122.04 MHz      ; myTest|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 156.27 MHz ; 156.27 MHz      ; BOARD_CLK                                          ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; myTest|altpll_component|auto_generated|pll1|clk[0] ; 1.806 ; 0.000         ;
; BOARD_CLK                                          ; 6.049 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; BOARD_CLK                                          ; 0.331 ; 0.000         ;
; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; myTest|altpll_component|auto_generated|pll1|clk[0] ; 4.705 ; 0.000         ;
; BOARD_CLK                                          ; 9.628 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'myTest|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.806 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.362     ; 7.830      ;
; 1.806 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.362     ; 7.830      ;
; 1.806 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.362     ; 7.830      ;
; 1.806 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.362     ; 7.830      ;
; 1.820 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.359     ; 7.819      ;
; 1.820 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[14] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.359     ; 7.819      ;
; 1.820 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[15] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.359     ; 7.819      ;
; 1.859 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.355     ; 7.784      ;
; 1.859 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[5]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.355     ; 7.784      ;
; 1.859 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[7]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.355     ; 7.784      ;
; 1.859 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[13] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.355     ; 7.784      ;
; 1.967 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|SRAM_WE_N     ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 7.935      ;
; 2.034 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.360     ; 7.604      ;
; 2.034 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[3]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.360     ; 7.604      ;
; 2.034 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[6]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.360     ; 7.604      ;
; 2.074 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.371     ; 7.553      ;
; 2.074 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.371     ; 7.553      ;
; 2.074 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.371     ; 7.553      ;
; 2.074 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.371     ; 7.553      ;
; 2.088 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.368     ; 7.542      ;
; 2.088 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[14] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.368     ; 7.542      ;
; 2.088 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[15] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.368     ; 7.542      ;
; 2.114 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.802      ;
; 2.127 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.364     ; 7.507      ;
; 2.127 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[5]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.364     ; 7.507      ;
; 2.127 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[7]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.364     ; 7.507      ;
; 2.127 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[13] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.364     ; 7.507      ;
; 2.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.345     ; 7.471      ;
; 2.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.345     ; 7.471      ;
; 2.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.345     ; 7.471      ;
; 2.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.345     ; 7.471      ;
; 2.196 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.342     ; 7.460      ;
; 2.196 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[14] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.342     ; 7.460      ;
; 2.196 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[15] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.342     ; 7.460      ;
; 2.235 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.338     ; 7.425      ;
; 2.235 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[5]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.338     ; 7.425      ;
; 2.235 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[7]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.338     ; 7.425      ;
; 2.235 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[13] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.338     ; 7.425      ;
; 2.302 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.369     ; 7.327      ;
; 2.302 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[3]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.369     ; 7.327      ;
; 2.302 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[6]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.369     ; 7.327      ;
; 2.304 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.350     ; 7.344      ;
; 2.304 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.350     ; 7.344      ;
; 2.304 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.350     ; 7.344      ;
; 2.304 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.350     ; 7.344      ;
; 2.315 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[3]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.601      ;
; 2.318 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.347     ; 7.333      ;
; 2.318 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[14] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.347     ; 7.333      ;
; 2.318 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[15] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.347     ; 7.333      ;
; 2.331 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.353     ; 7.314      ;
; 2.331 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.353     ; 7.314      ;
; 2.331 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.353     ; 7.314      ;
; 2.331 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.353     ; 7.314      ;
; 2.345 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.350     ; 7.303      ;
; 2.345 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[14] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.350     ; 7.303      ;
; 2.345 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[15] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.350     ; 7.303      ;
; 2.357 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.343     ; 7.298      ;
; 2.357 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[5]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.343     ; 7.298      ;
; 2.357 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[7]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.343     ; 7.298      ;
; 2.357 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[13] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.343     ; 7.298      ;
; 2.358 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|SRAM_WE_N     ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 7.544      ;
; 2.384 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.346     ; 7.268      ;
; 2.384 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[5]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.346     ; 7.268      ;
; 2.384 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[7]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.346     ; 7.268      ;
; 2.384 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[13] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.346     ; 7.268      ;
; 2.391 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.536      ;
; 2.410 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.343     ; 7.245      ;
; 2.410 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[3]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.343     ; 7.245      ;
; 2.410 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[6]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.343     ; 7.245      ;
; 2.411 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|SRAM_WE_N     ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 7.487      ;
; 2.429 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.369     ; 7.200      ;
; 2.429 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.369     ; 7.200      ;
; 2.429 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.369     ; 7.200      ;
; 2.429 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.369     ; 7.200      ;
; 2.434 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[5]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.482      ;
; 2.438 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[4]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.478      ;
; 2.438 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.478      ;
; 2.443 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.366     ; 7.189      ;
; 2.443 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[14] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.366     ; 7.189      ;
; 2.443 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[15] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.366     ; 7.189      ;
; 2.456 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[2]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.460      ;
; 2.456 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[7]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.460      ;
; 2.457 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[0]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.459      ;
; 2.460 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[6]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.456      ;
; 2.482 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.362     ; 7.154      ;
; 2.482 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[5]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.362     ; 7.154      ;
; 2.482 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[7]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.362     ; 7.154      ;
; 2.482 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[13] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.362     ; 7.154      ;
; 2.523 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 7.382      ;
; 2.532 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.348     ; 7.118      ;
; 2.532 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[3]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.348     ; 7.118      ;
; 2.532 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[6]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.348     ; 7.118      ;
; 2.535 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.384      ;
; 2.545 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|SRAM_WE_N     ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.346      ;
; 2.552 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.367      ;
; 2.555 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[3]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.372      ;
; 2.558 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.354      ;
; 2.559 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.351     ; 7.088      ;
; 2.559 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[3]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.351     ; 7.088      ;
; 2.559 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[6]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.351     ; 7.088      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'BOARD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                         ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; 6.049  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[3]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.543      ;
; 6.063  ; SRAM_controller:SRAM|DataReady[0]                                                                                                                             ; debugState.memFetchWait                                                                                                                                                         ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.678      ; 4.533      ;
; 6.100  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[4]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.492      ;
; 6.178  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.672      ; 4.412      ;
; 6.192  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[3]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.679      ; 4.405      ;
; 6.348  ; SRAM_controller:SRAM|DataFromSRAM[0][0]                                                                                                                       ; LEDR[0]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.675      ; 4.245      ;
; 6.397  ; SRAM_controller:SRAM|DataFromSRAM[0][13]                                                                                                                      ; LEDR[13]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.675      ; 4.196      ;
; 6.407  ; SRAM_controller:SRAM|DataFromSRAM[0][12]                                                                                                                      ; LEDR[12]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.185      ;
; 6.417  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[4]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.679      ; 4.180      ;
; 6.440  ; SRAM_controller:SRAM|DataFromSRAM[0][3]                                                                                                                       ; LEDR[3]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.152      ;
; 6.447  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[1]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.672      ; 4.143      ;
; 6.473  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[0]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.672      ; 4.117      ;
; 6.491  ; SRAM_controller:SRAM|DataFromSRAM[0][1]                                                                                                                       ; LEDR[1]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.101      ;
; 6.495  ; SRAM_controller:SRAM|DataFromSRAM[0][5]                                                                                                                       ; LEDR[5]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.097      ;
; 6.507  ; SRAM_controller:SRAM|DataFromSRAM[0][8]                                                                                                                       ; LEDR[8]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.085      ;
; 6.513  ; SRAM_controller:SRAM|DataReady[0]                                                                                                                             ; debugState.check                                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.678      ; 4.083      ;
; 6.532  ; SRAM_controller:SRAM|DataFromSRAM[0][6]                                                                                                                       ; LEDR[6]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.060      ;
; 6.552  ; SRAM_controller:SRAM|DataFromSRAM[0][4]                                                                                                                       ; LEDR[4]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.040      ;
; 6.560  ; SRAM_controller:SRAM|DataFromSRAM[0][15]                                                                                                                      ; LEDR[15]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.032      ;
; 6.563  ; SRAM_controller:SRAM|DataFromSRAM[0][10]                                                                                                                      ; LEDR[10]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.029      ;
; 6.564  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[0]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.679      ; 4.033      ;
; 6.576  ; SRAM_controller:SRAM|DataFromSRAM[0][11]                                                                                                                      ; LEDR[11]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.016      ;
; 6.580  ; SRAM_controller:SRAM|DataFromSRAM[0][2]                                                                                                                       ; LEDR[2]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.012      ;
; 6.595  ; SRAM_controller:SRAM|DataFromSRAM[0][9]                                                                                                                       ; LEDR[9]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 3.997      ;
; 6.612  ; SRAM_controller:SRAM|DataFromSRAM[0][7]                                                                                                                       ; LEDR[7]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 3.980      ;
; 6.640  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.679      ; 3.957      ;
; 6.660  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[1]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.679      ; 3.937      ;
; 6.742  ; SRAM_controller:SRAM|DataFromSRAM[0][14]                                                                                                                      ; LEDR[14]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.677      ; 3.853      ;
; 13.601 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.076     ; 6.321      ;
; 13.934 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.075     ; 5.989      ;
; 14.141 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.065     ; 5.792      ;
; 14.360 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.066     ; 5.572      ;
; 14.847 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.083     ; 5.068      ;
; 15.282 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.080     ; 4.636      ;
; 15.457 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.081     ; 4.460      ;
; 15.462 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.081     ; 4.455      ;
; 15.841 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.080     ; 4.077      ;
; 15.849 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.080     ; 4.069      ;
; 15.938 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.077     ; 3.983      ;
; 15.960 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.077     ; 3.961      ;
; 15.979 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.077     ; 3.942      ;
; 15.983 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.077     ; 3.938      ;
; 16.012 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.080     ; 3.906      ;
; 16.016 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.080     ; 3.902      ;
; 16.037 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_we_reg       ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.279      ; 4.280      ;
; 16.037 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.279      ; 4.280      ;
; 16.038 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.285      ; 4.285      ;
; 16.072 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.080     ; 3.846      ;
; 16.085 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.077     ; 3.836      ;
; 16.090 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.280      ; 4.228      ;
; 16.090 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_we_reg       ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.280      ; 4.228      ;
; 16.091 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.286      ; 4.233      ;
; 16.184 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.077     ; 3.737      ;
; 16.256 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.080     ; 3.662      ;
; 16.263 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.080     ; 3.655      ;
; 16.293 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.076     ; 3.629      ;
; 16.312 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.076     ; 3.610      ;
; 16.316 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.076     ; 3.606      ;
; 16.318 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.080     ; 3.600      ;
; 16.322 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.081     ; 3.595      ;
; 16.327 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.279      ; 3.990      ;
; 16.327 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_we_reg       ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.279      ; 3.990      ;
; 16.329 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.285      ; 3.994      ;
; 16.330 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.065     ; 3.603      ;
; 16.348 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.065     ; 3.585      ;
; 16.353 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.077     ; 3.568      ;
; 16.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.080     ; 3.564      ;
; 16.361 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_we_reg       ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.280      ; 3.957      ;
; 16.361 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.280      ; 3.957      ;
; 16.362 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.286      ; 3.962      ;
; 16.379 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.077     ; 3.542      ;
; 16.379 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.077     ; 3.542      ;
; 16.379 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.077     ; 3.542      ;
; 16.379 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1]              ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.077     ; 3.542      ;
; 16.379 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.077     ; 3.542      ;
; 16.379 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.077     ; 3.542      ;
; 16.379 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.077     ; 3.542      ;
; 16.379 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.077     ; 3.542      ;
; 16.439 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.080     ; 3.479      ;
; 16.440 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.080     ; 3.478      ;
; 16.488 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.077     ; 3.433      ;
; 16.508 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.076     ; 3.414      ;
; 16.509 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.077     ; 3.412      ;
; 16.549 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.066     ; 3.383      ;
; 16.567 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.066     ; 3.365      ;
; 16.618 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.073     ; 3.307      ;
; 16.630 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.080     ; 3.288      ;
; 16.670 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.065     ; 3.263      ;
; 16.678 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.080     ; 3.240      ;
; 16.681 ; debugState.fetch                                                                                                                                              ; debugState.memFetchWait                                                                                                                                                         ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.080     ; 3.237      ;
; 16.691 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.081     ; 3.226      ;
; 16.700 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.065     ; 3.233      ;
; 16.700 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.065     ; 3.233      ;
; 16.700 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1]              ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.065     ; 3.233      ;
; 16.700 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.065     ; 3.233      ;
; 16.700 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.065     ; 3.233      ;
; 16.700 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.065     ; 3.233      ;
; 16.700 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.065     ; 3.233      ;
; 16.712 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.076     ; 3.210      ;
; 16.712 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.076     ; 3.210      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'BOARD_CLK'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.331 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.432      ; 0.985      ;
; 0.334 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.432      ; 0.988      ;
; 0.393 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.432      ; 1.047      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; debugState.bigwait                                                                                                                                                 ; debugState.bigwait                                                                                                                                                              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; dummyCounter[0]                                                                                                                                                    ; dummyCounter[0]                                                                                                                                                                 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.674      ;
; 0.420 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.686      ;
; 0.427 ; dummyCounter[0]                                                                                                                                                    ; debugState.fetch                                                                                                                                                                ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.693      ;
; 0.437 ; dummyCounter[0]                                                                                                                                                    ; debugState.bigwait                                                                                                                                                              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.703      ;
; 0.445 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.711      ;
; 0.449 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.716      ;
; 0.455 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.722      ;
; 0.460 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.727      ;
; 0.461 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.728      ;
; 0.572 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.838      ;
; 0.573 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.840      ;
; 0.574 ; debugState.check                                                                                                                                                   ; debugState.init                                                                                                                                                                 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.840      ;
; 0.600 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.432      ; 1.254      ;
; 0.608 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.874      ;
; 0.608 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.874      ;
; 0.614 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.880      ;
; 0.620 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.887      ;
; 0.628 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.895      ;
; 0.629 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.896      ;
; 0.629 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.895      ;
; 0.629 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.895      ;
; 0.630 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.421      ; 1.273      ;
; 0.630 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.897      ;
; 0.630 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.897      ;
; 0.632 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.421      ; 1.275      ;
; 0.634 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.900      ;
; 0.656 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.923      ;
; 0.668 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.935      ;
; 0.668 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.935      ;
; 0.669 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.936      ;
; 0.670 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.421      ; 1.313      ;
; 0.670 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.936      ;
; 0.672 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.938      ;
; 0.673 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.939      ;
; 0.673 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.939      ;
; 0.688 ; debugState.bigwait                                                                                                                                                 ; debugState.fetch                                                                                                                                                                ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.954      ;
; 0.706 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.972      ;
; 0.725 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.991      ;
; 0.761 ; debugState.store                                                                                                                                                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.441      ; 1.424      ;
; 0.781 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 1.048      ;
; 0.797 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 1.064      ;
; 0.801 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 1.068      ;
; 0.842 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 1.109      ;
; 0.846 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.079      ; 1.111      ;
; 0.849 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 1.115      ;
; 0.903 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.084      ; 1.173      ;
; 0.913 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 1.180      ;
; 0.961 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 1.227      ;
; 1.006 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 1.272      ;
; 1.018 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.432      ; 1.672      ;
; 1.019 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 1.286      ;
; 1.019 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 1.286      ;
; 1.021 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 1.288      ;
; 1.032 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 1.299      ;
; 1.032 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 1.298      ;
; 1.048 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 1.315      ;
; 1.092 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.084      ; 1.362      ;
; 1.097 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.076      ; 1.359      ;
; 1.099 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.075      ; 1.360      ;
; 1.114 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.075      ; 1.375      ;
; 1.134 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.082      ; 1.402      ;
; 1.147 ; debugState.store                                                                                                                                                   ; debugState.bigwait                                                                                                                                                              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.079      ; 1.412      ;
; 1.193 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_we_reg       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.431      ; 1.846      ;
; 1.226 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 1.492      ;
; 1.236 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.083      ; 1.505      ;
; 1.245 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 1.511      ;
; 1.251 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 1.517      ;
; 1.282 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 1.548      ;
; 1.304 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 1.570      ;
; 1.311 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 1.577      ;
; 1.313 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 1.579      ;
; 1.317 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 1.583      ;
; 1.379 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 1.646      ;
; 1.379 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 1.646      ;
; 1.385 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 1.652      ;
; 1.385 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 1.652      ;
; 1.416 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 1.683      ;
; 1.423 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.421      ; 2.066      ;
; 1.451 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 1.718      ;
; 1.454 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.421      ; 2.097      ;
; 1.463 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_we_reg       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.421      ; 2.106      ;
; 1.468 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 1.735      ;
; 1.473 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 1.739      ;
; 1.477 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 1.744      ;
; 1.477 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_we_reg       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.421      ; 2.120      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'myTest|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.402 ; SRAM_controller:SRAM|FIFOread[6]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[6]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|FIFOread[0]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[0]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|FIFOread[5]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[5]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|FIFOread[2]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[2]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|FIFOread[7]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[7]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|FIFOread[4]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[4]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_WE_N                                                                                                                                     ; SRAM_controller:SRAM|SRAM_WE_N                                                                                                                                                  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|lastOpRead                                                                                                                                    ; SRAM_controller:SRAM|lastOpRead                                                                                                                                                 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|DataReady[0]                                                                                                                                  ; SRAM_controller:SRAM|DataReady[0]                                                                                                                                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.419 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.686      ;
; 0.420 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.687      ;
; 0.420 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.686      ;
; 0.420 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.687      ;
; 0.420 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.686      ;
; 0.421 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.009      ;
; 0.421 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.687      ;
; 0.421 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.687      ;
; 0.421 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.688      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 6.348 ns




+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                        ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 133.67 MHz ; 133.67 MHz      ; myTest|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 170.04 MHz ; 170.04 MHz      ; BOARD_CLK                                          ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; myTest|altpll_component|auto_generated|pll1|clk[0] ; 2.519 ; 0.000         ;
; BOARD_CLK                                          ; 6.324 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; BOARD_CLK                                          ; 0.338 ; 0.000         ;
; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.353 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; myTest|altpll_component|auto_generated|pll1|clk[0] ; 4.709 ; 0.000         ;
; BOARD_CLK                                          ; 9.649 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'myTest|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 2.519 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.317     ; 7.163      ;
; 2.519 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.317     ; 7.163      ;
; 2.519 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.317     ; 7.163      ;
; 2.519 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.317     ; 7.163      ;
; 2.534 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.313     ; 7.152      ;
; 2.534 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[14] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.313     ; 7.152      ;
; 2.534 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[15] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.313     ; 7.152      ;
; 2.573 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.309     ; 7.117      ;
; 2.573 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[5]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.309     ; 7.117      ;
; 2.573 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[7]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.309     ; 7.117      ;
; 2.573 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[13] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.309     ; 7.117      ;
; 2.659 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|SRAM_WE_N     ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.254      ;
; 2.732 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.314     ; 6.953      ;
; 2.732 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[3]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.314     ; 6.953      ;
; 2.732 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[6]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.314     ; 6.953      ;
; 2.757 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.325     ; 6.917      ;
; 2.757 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.325     ; 6.917      ;
; 2.757 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.325     ; 6.917      ;
; 2.757 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.325     ; 6.917      ;
; 2.772 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.321     ; 6.906      ;
; 2.772 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[14] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.321     ; 6.906      ;
; 2.772 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[15] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.321     ; 6.906      ;
; 2.784 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.143      ;
; 2.811 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.317     ; 6.871      ;
; 2.811 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[5]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.317     ; 6.871      ;
; 2.811 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[7]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.317     ; 6.871      ;
; 2.811 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[13] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.317     ; 6.871      ;
; 2.904 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.300     ; 6.795      ;
; 2.904 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.300     ; 6.795      ;
; 2.904 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.300     ; 6.795      ;
; 2.904 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.300     ; 6.795      ;
; 2.919 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.296     ; 6.784      ;
; 2.919 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[14] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.296     ; 6.784      ;
; 2.919 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[15] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.296     ; 6.784      ;
; 2.932 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[3]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.995      ;
; 2.958 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.305     ; 6.736      ;
; 2.958 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.305     ; 6.736      ;
; 2.958 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.305     ; 6.736      ;
; 2.958 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.305     ; 6.736      ;
; 2.958 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.292     ; 6.749      ;
; 2.958 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[5]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.292     ; 6.749      ;
; 2.958 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[7]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.292     ; 6.749      ;
; 2.958 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[13] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.292     ; 6.749      ;
; 2.970 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.322     ; 6.707      ;
; 2.970 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[3]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.322     ; 6.707      ;
; 2.970 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[6]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.322     ; 6.707      ;
; 2.973 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.301     ; 6.725      ;
; 2.973 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[14] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.301     ; 6.725      ;
; 2.973 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[15] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.301     ; 6.725      ;
; 3.012 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 6.690      ;
; 3.012 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[5]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 6.690      ;
; 3.012 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[7]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 6.690      ;
; 3.012 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[13] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 6.690      ;
; 3.016 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|SRAM_WE_N     ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.897      ;
; 3.034 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.310     ; 6.655      ;
; 3.034 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.310     ; 6.655      ;
; 3.034 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.310     ; 6.655      ;
; 3.034 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.310     ; 6.655      ;
; 3.049 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.306     ; 6.644      ;
; 3.049 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[14] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.306     ; 6.644      ;
; 3.049 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[15] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.306     ; 6.644      ;
; 3.056 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 6.879      ;
; 3.070 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[4]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.857      ;
; 3.070 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.323     ; 6.606      ;
; 3.070 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.323     ; 6.606      ;
; 3.070 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.323     ; 6.606      ;
; 3.070 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.323     ; 6.606      ;
; 3.073 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[5]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.854      ;
; 3.083 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|SRAM_WE_N     ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.826      ;
; 3.085 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[2]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.842      ;
; 3.085 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.319     ; 6.595      ;
; 3.085 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[14] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.319     ; 6.595      ;
; 3.085 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[15] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.319     ; 6.595      ;
; 3.088 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.302     ; 6.609      ;
; 3.088 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[5]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.302     ; 6.609      ;
; 3.088 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[7]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.302     ; 6.609      ;
; 3.088 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[13] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.302     ; 6.609      ;
; 3.091 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[0]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.836      ;
; 3.099 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[7]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.828      ;
; 3.101 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.826      ;
; 3.103 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[6]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.824      ;
; 3.117 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 6.585      ;
; 3.117 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[3]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 6.585      ;
; 3.117 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[6]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 6.585      ;
; 3.124 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.315     ; 6.560      ;
; 3.124 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[5]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.315     ; 6.560      ;
; 3.124 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[7]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.315     ; 6.560      ;
; 3.124 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[13] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.315     ; 6.560      ;
; 3.125 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.790      ;
; 3.151 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.776      ;
; 3.161 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.766      ;
; 3.171 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.302     ; 6.526      ;
; 3.171 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[3]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.302     ; 6.526      ;
; 3.171 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[6]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.302     ; 6.526      ;
; 3.194 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|SRAM_WE_N     ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.707      ;
; 3.208 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.715      ;
; 3.210 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|SRAM_WE_N     ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.703      ;
; 3.220 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.705      ;
; 3.231 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[3]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 6.704      ;
; 3.247 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.307     ; 6.445      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'BOARD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                         ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; 6.324  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[4]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.590      ; 4.185      ;
; 6.341  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[3]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.590      ; 4.168      ;
; 6.374  ; SRAM_controller:SRAM|DataReady[0]                                                                                                                             ; debugState.memFetchWait                                                                                                                                                         ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.593      ; 4.138      ;
; 6.427  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.589      ; 4.081      ;
; 6.447  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[3]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.595      ; 4.067      ;
; 6.633  ; SRAM_controller:SRAM|DataFromSRAM[0][13]                                                                                                                      ; LEDR[13]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.591      ; 3.877      ;
; 6.642  ; SRAM_controller:SRAM|DataFromSRAM[0][0]                                                                                                                       ; LEDR[0]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.591      ; 3.868      ;
; 6.643  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[4]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.595      ; 3.871      ;
; 6.654  ; SRAM_controller:SRAM|DataFromSRAM[0][3]                                                                                                                       ; LEDR[3]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.590      ; 3.855      ;
; 6.684  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[0]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.589      ; 3.824      ;
; 6.697  ; SRAM_controller:SRAM|DataFromSRAM[0][5]                                                                                                                       ; LEDR[5]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.590      ; 3.812      ;
; 6.702  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[1]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.589      ; 3.806      ;
; 6.713  ; SRAM_controller:SRAM|DataReady[0]                                                                                                                             ; debugState.check                                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.593      ; 3.799      ;
; 6.714  ; SRAM_controller:SRAM|DataFromSRAM[0][8]                                                                                                                       ; LEDR[8]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.590      ; 3.795      ;
; 6.717  ; SRAM_controller:SRAM|DataFromSRAM[0][6]                                                                                                                       ; LEDR[6]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.589      ; 3.791      ;
; 6.726  ; SRAM_controller:SRAM|DataFromSRAM[0][1]                                                                                                                       ; LEDR[1]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.590      ; 3.783      ;
; 6.727  ; SRAM_controller:SRAM|DataFromSRAM[0][12]                                                                                                                      ; LEDR[12]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.590      ; 3.782      ;
; 6.755  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[0]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.595      ; 3.759      ;
; 6.769  ; SRAM_controller:SRAM|DataFromSRAM[0][15]                                                                                                                      ; LEDR[15]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.590      ; 3.740      ;
; 6.783  ; SRAM_controller:SRAM|DataFromSRAM[0][11]                                                                                                                      ; LEDR[11]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.590      ; 3.726      ;
; 6.796  ; SRAM_controller:SRAM|DataFromSRAM[0][4]                                                                                                                       ; LEDR[4]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.590      ; 3.713      ;
; 6.797  ; SRAM_controller:SRAM|DataFromSRAM[0][2]                                                                                                                       ; LEDR[2]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.590      ; 3.712      ;
; 6.799  ; SRAM_controller:SRAM|DataFromSRAM[0][10]                                                                                                                      ; LEDR[10]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.590      ; 3.710      ;
; 6.816  ; SRAM_controller:SRAM|DataFromSRAM[0][7]                                                                                                                       ; LEDR[7]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.590      ; 3.693      ;
; 6.821  ; SRAM_controller:SRAM|DataFromSRAM[0][9]                                                                                                                       ; LEDR[9]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.590      ; 3.688      ;
; 6.897  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.595      ; 3.617      ;
; 6.916  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[1]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.595      ; 3.598      ;
; 6.917  ; SRAM_controller:SRAM|DataFromSRAM[0][14]                                                                                                                      ; LEDR[14]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.594      ; 3.596      ;
; 14.119 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.066     ; 5.814      ;
; 14.417 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.066     ; 5.516      ;
; 14.644 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.055     ; 5.300      ;
; 14.869 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.055     ; 5.075      ;
; 15.263 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.074     ; 4.662      ;
; 15.698 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.071     ; 4.230      ;
; 15.832 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.072     ; 4.095      ;
; 15.883 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.072     ; 4.044      ;
; 16.183 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.071     ; 3.745      ;
; 16.194 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.071     ; 3.734      ;
; 16.280 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.069     ; 3.650      ;
; 16.300 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_we_reg       ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.243      ; 3.973      ;
; 16.300 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.248      ; 3.978      ;
; 16.300 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.243      ; 3.973      ;
; 16.326 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.067     ; 3.606      ;
; 16.339 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.067     ; 3.593      ;
; 16.348 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.067     ; 3.584      ;
; 16.362 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.071     ; 3.566      ;
; 16.368 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.071     ; 3.560      ;
; 16.369 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.244      ; 3.905      ;
; 16.369 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_we_reg       ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.244      ; 3.905      ;
; 16.369 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.249      ; 3.910      ;
; 16.382 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.071     ; 3.546      ;
; 16.390 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.069     ; 3.540      ;
; 16.436 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.068     ; 3.495      ;
; 16.562 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.071     ; 3.366      ;
; 16.566 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.071     ; 3.362      ;
; 16.580 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.071     ; 3.348      ;
; 16.594 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.244      ; 3.680      ;
; 16.594 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_we_reg       ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.244      ; 3.680      ;
; 16.594 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.249      ; 3.685      ;
; 16.598 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_we_reg       ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.243      ; 3.675      ;
; 16.598 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.248      ; 3.680      ;
; 16.598 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.243      ; 3.675      ;
; 16.609 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.072     ; 3.318      ;
; 16.619 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.069     ; 3.311      ;
; 16.624 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.067     ; 3.308      ;
; 16.630 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.071     ; 3.298      ;
; 16.637 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.067     ; 3.295      ;
; 16.646 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.067     ; 3.286      ;
; 16.653 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.067     ; 3.279      ;
; 16.653 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.067     ; 3.279      ;
; 16.653 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.067     ; 3.279      ;
; 16.653 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1]              ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.067     ; 3.279      ;
; 16.653 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.067     ; 3.279      ;
; 16.653 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.067     ; 3.279      ;
; 16.653 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.067     ; 3.279      ;
; 16.653 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.067     ; 3.279      ;
; 16.673 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.056     ; 3.270      ;
; 16.691 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.056     ; 3.252      ;
; 16.734 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.068     ; 3.197      ;
; 16.749 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.071     ; 3.179      ;
; 16.751 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.071     ; 3.177      ;
; 16.764 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.069     ; 3.166      ;
; 16.794 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.067     ; 3.138      ;
; 16.856 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.064     ; 3.079      ;
; 16.892 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.071     ; 3.036      ;
; 16.898 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.056     ; 3.045      ;
; 16.916 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.056     ; 3.027      ;
; 16.928 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.071     ; 3.000      ;
; 16.951 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.067     ; 2.981      ;
; 16.951 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.067     ; 2.981      ;
; 16.951 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.067     ; 2.981      ;
; 16.951 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1]              ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.067     ; 2.981      ;
; 16.951 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.067     ; 2.981      ;
; 16.951 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.067     ; 2.981      ;
; 16.951 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.067     ; 2.981      ;
; 16.951 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.067     ; 2.981      ;
; 16.955 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.056     ; 2.988      ;
; 16.955 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.056     ; 2.988      ;
; 16.955 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1]              ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.056     ; 2.988      ;
; 16.955 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.056     ; 2.988      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'BOARD_CLK'                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.338 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.384      ; 0.923      ;
; 0.340 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.384      ; 0.925      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; debugState.bigwait                                                                                                                                                 ; debugState.bigwait                                                                                                                                                              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; dummyCounter[0]                                                                                                                                                    ; dummyCounter[0]                                                                                                                                                                 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 0.608      ;
; 0.380 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.623      ;
; 0.387 ; dummyCounter[0]                                                                                                                                                    ; debugState.fetch                                                                                                                                                                ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 0.629      ;
; 0.398 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.384      ; 0.983      ;
; 0.404 ; dummyCounter[0]                                                                                                                                                    ; debugState.bigwait                                                                                                                                                              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 0.646      ;
; 0.406 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.649      ;
; 0.409 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.652      ;
; 0.411 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.654      ;
; 0.417 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.660      ;
; 0.520 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.763      ;
; 0.521 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.764      ;
; 0.522 ; debugState.check                                                                                                                                                   ; debugState.init                                                                                                                                                                 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 0.764      ;
; 0.547 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.384      ; 1.132      ;
; 0.555 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.798      ;
; 0.555 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.798      ;
; 0.570 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 0.812      ;
; 0.570 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.073      ; 0.814      ;
; 0.574 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.817      ;
; 0.575 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.818      ;
; 0.577 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.820      ;
; 0.578 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.821      ;
; 0.578 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.821      ;
; 0.579 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.073      ; 0.823      ;
; 0.582 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.825      ;
; 0.606 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.373      ; 1.180      ;
; 0.607 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.373      ; 1.181      ;
; 0.608 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 0.850      ;
; 0.609 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 0.851      ;
; 0.611 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.854      ;
; 0.611 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.854      ;
; 0.612 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.855      ;
; 0.613 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.856      ;
; 0.613 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.856      ;
; 0.615 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.858      ;
; 0.615 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.858      ;
; 0.628 ; debugState.bigwait                                                                                                                                                 ; debugState.fetch                                                                                                                                                                ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 0.870      ;
; 0.649 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.372      ; 1.222      ;
; 0.654 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.897      ;
; 0.661 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.904      ;
; 0.705 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.948      ;
; 0.705 ; debugState.store                                                                                                                                                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.393      ; 1.299      ;
; 0.725 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.968      ;
; 0.739 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.982      ;
; 0.759 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.070      ; 1.000      ;
; 0.782 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 1.025      ;
; 0.789 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 1.031      ;
; 0.822 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.075      ; 1.068      ;
; 0.847 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.073      ; 1.091      ;
; 0.893 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 1.136      ;
; 0.930 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 1.172      ;
; 0.937 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 1.180      ;
; 0.944 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 1.187      ;
; 0.947 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 1.190      ;
; 0.948 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 1.191      ;
; 0.949 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 1.192      ;
; 0.963 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 1.206      ;
; 0.964 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.384      ; 1.549      ;
; 0.985 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.068      ; 1.224      ;
; 0.989 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.068      ; 1.228      ;
; 1.010 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.073      ; 1.254      ;
; 1.018 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.068      ; 1.257      ;
; 1.018 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.075      ; 1.264      ;
; 1.066 ; debugState.store                                                                                                                                                   ; debugState.bigwait                                                                                                                                                              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 1.308      ;
; 1.080 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_we_reg       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.383      ; 1.664      ;
; 1.107 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.074      ; 1.352      ;
; 1.139 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 1.381      ;
; 1.141 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 1.384      ;
; 1.148 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 1.390      ;
; 1.161 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 1.404      ;
; 1.180 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 1.423      ;
; 1.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 1.424      ;
; 1.186 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 1.428      ;
; 1.191 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 1.433      ;
; 1.263 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 1.506      ;
; 1.263 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 1.506      ;
; 1.268 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 1.511      ;
; 1.268 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 1.511      ;
; 1.283 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.373      ; 1.857      ;
; 1.311 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 1.554      ;
; 1.321 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.373      ; 1.895      ;
; 1.325 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 1.568      ;
; 1.326 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 1.569      ;
; 1.332 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_we_reg       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.372      ; 1.905      ;
; 1.336 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_we_reg       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.372      ; 1.909      ;
; 1.340 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 1.583      ;
; 1.341 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 1.584      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'myTest|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                       ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.353 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|FIFOread[6]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[6]                                                                                                                              ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                              ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                              ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|FIFOread[0]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[0]                                                                                                                              ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|FIFOread[5]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[5]                                                                                                                              ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|FIFOread[2]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[2]                                                                                                                              ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|FIFOread[7]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[7]                                                                                                                              ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|FIFOread[4]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[4]                                                                                                                              ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_WE_N                                                                                                                                     ; SRAM_controller:SRAM|SRAM_WE_N                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|lastOpRead                                                                                                                                    ; SRAM_controller:SRAM|lastOpRead                                                                                                                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|DataReady[0]                                                                                                                                  ; SRAM_controller:SRAM|DataReady[0]                                                                                                                             ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.379 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.623      ;
; 0.380 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.623      ;
; 0.380 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.623      ;
; 0.380 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.624      ;
; 0.380 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.623      ;
; 0.381 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.624      ;
; 0.381 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.623      ;
; 0.381 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.623      ;
; 0.382 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.624      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 6.633 ns




+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; myTest|altpll_component|auto_generated|pll1|clk[0] ; 6.058 ; 0.000         ;
; BOARD_CLK                                          ; 7.916 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; BOARD_CLK                                          ; 0.127 ; 0.000         ;
; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.181 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; myTest|altpll_component|auto_generated|pll1|clk[0] ; 4.754 ; 0.000         ;
; BOARD_CLK                                          ; 9.373 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'myTest|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 6.058 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|SRAM_WE_N     ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.873      ;
; 6.128 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.817      ;
; 6.134 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 3.676      ;
; 6.134 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 3.676      ;
; 6.134 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 3.676      ;
; 6.134 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 3.676      ;
; 6.149 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.172     ; 3.666      ;
; 6.149 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[14] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.172     ; 3.666      ;
; 6.149 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[15] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.172     ; 3.666      ;
; 6.178 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 3.641      ;
; 6.178 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[5]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 3.641      ;
; 6.178 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[7]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 3.641      ;
; 6.178 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[13] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 3.641      ;
; 6.182 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[3]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.763      ;
; 6.234 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[7]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.711      ;
; 6.242 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[6]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.703      ;
; 6.243 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[5]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.702      ;
; 6.245 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[4]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.700      ;
; 6.257 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[2]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.688      ;
; 6.269 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|SRAM_WE_N     ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.662      ;
; 6.271 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[0]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.674      ;
; 6.275 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 3.526      ;
; 6.275 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 3.526      ;
; 6.275 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 3.526      ;
; 6.275 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 3.526      ;
; 6.290 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.181     ; 3.516      ;
; 6.290 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[14] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.181     ; 3.516      ;
; 6.290 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[15] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.181     ; 3.516      ;
; 6.299 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|SRAM_WE_N     ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.633      ;
; 6.307 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|SRAM_WE_N     ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.625      ;
; 6.319 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 3.491      ;
; 6.319 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[5]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 3.491      ;
; 6.319 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[7]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 3.491      ;
; 6.319 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[13] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 3.491      ;
; 6.332 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 3.485      ;
; 6.332 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[3]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 3.485      ;
; 6.332 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[6]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 3.485      ;
; 6.335 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|SRAM_WE_N     ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.590      ;
; 6.339 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.606      ;
; 6.339 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.607      ;
; 6.343 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.608      ;
; 6.364 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.570      ;
; 6.368 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|SRAM_WE_N     ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.552      ;
; 6.376 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.570      ;
; 6.380 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 3.448      ;
; 6.380 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 3.448      ;
; 6.380 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 3.448      ;
; 6.380 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 3.448      ;
; 6.391 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.164     ; 3.432      ;
; 6.391 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.164     ; 3.432      ;
; 6.391 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.164     ; 3.432      ;
; 6.391 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.164     ; 3.432      ;
; 6.391 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|SRAM_WE_N     ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.535      ;
; 6.393 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[3]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.552      ;
; 6.393 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[3]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.553      ;
; 6.394 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 3.439      ;
; 6.394 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[14] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 3.439      ;
; 6.394 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[15] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 3.439      ;
; 6.397 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[3]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.554      ;
; 6.406 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 3.422      ;
; 6.406 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[14] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 3.422      ;
; 6.406 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[15] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 3.422      ;
; 6.418 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[3]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.516      ;
; 6.419 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.520      ;
; 6.424 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.516      ;
; 6.424 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|SRAM_WE_N     ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.511      ;
; 6.430 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[3]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.516      ;
; 6.433 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 3.404      ;
; 6.433 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[5]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 3.404      ;
; 6.433 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[7]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 3.404      ;
; 6.433 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[13] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 3.404      ;
; 6.433 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|SRAM_WE_N     ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.493      ;
; 6.435 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 3.397      ;
; 6.435 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[5]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 3.397      ;
; 6.435 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[7]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 3.397      ;
; 6.435 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[13] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 3.397      ;
; 6.445 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|roundRobin[1] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.501      ;
; 6.445 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[7]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.500      ;
; 6.445 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[7]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.501      ;
; 6.449 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[7]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.502      ;
; 6.453 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[6]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.492      ;
; 6.453 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[6]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.493      ;
; 6.454 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 3.363      ;
; 6.454 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 3.363      ;
; 6.454 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 3.363      ;
; 6.454 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 3.363      ;
; 6.454 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[5]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.491      ;
; 6.454 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[5]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.492      ;
; 6.454 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 3.350      ;
; 6.454 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 3.350      ;
; 6.454 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 3.350      ;
; 6.454 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 3.350      ;
; 6.456 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[4]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.489      ;
; 6.456 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[4]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.490      ;
; 6.457 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[6]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.494      ;
; 6.458 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[5]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.493      ;
; 6.460 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[4]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.491      ;
; 6.468 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 3.354      ;
; 6.468 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[14] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 3.354      ;
; 6.468 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[15] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 3.354      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'BOARD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                         ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; 7.916  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[3]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.396      ; 2.387      ;
; 7.933  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[4]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.396      ; 2.370      ;
; 7.952  ; SRAM_controller:SRAM|DataFromSRAM[0][0]                                                                                                                       ; LEDR[0]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.398      ; 2.353      ;
; 8.012  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[3]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.400      ; 2.295      ;
; 8.028  ; SRAM_controller:SRAM|DataFromSRAM[0][12]                                                                                                                      ; LEDR[12]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.396      ; 2.275      ;
; 8.031  ; SRAM_controller:SRAM|DataFromSRAM[0][13]                                                                                                                      ; LEDR[13]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.397      ; 2.273      ;
; 8.035  ; SRAM_controller:SRAM|DataFromSRAM[0][3]                                                                                                                       ; LEDR[3]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.397      ; 2.269      ;
; 8.055  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.393      ; 2.245      ;
; 8.074  ; SRAM_controller:SRAM|DataReady[0]                                                                                                                             ; debugState.memFetchWait                                                                                                                                                         ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.400      ; 2.233      ;
; 8.079  ; SRAM_controller:SRAM|DataFromSRAM[0][8]                                                                                                                       ; LEDR[8]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.397      ; 2.225      ;
; 8.080  ; SRAM_controller:SRAM|DataFromSRAM[0][1]                                                                                                                       ; LEDR[1]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.397      ; 2.224      ;
; 8.082  ; SRAM_controller:SRAM|DataFromSRAM[0][5]                                                                                                                       ; LEDR[5]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.397      ; 2.222      ;
; 8.114  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[4]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.400      ; 2.193      ;
; 8.115  ; SRAM_controller:SRAM|DataFromSRAM[0][15]                                                                                                                      ; LEDR[15]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.396      ; 2.188      ;
; 8.115  ; SRAM_controller:SRAM|DataFromSRAM[0][2]                                                                                                                       ; LEDR[2]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.397      ; 2.189      ;
; 8.121  ; SRAM_controller:SRAM|DataFromSRAM[0][10]                                                                                                                      ; LEDR[10]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.396      ; 2.182      ;
; 8.121  ; SRAM_controller:SRAM|DataFromSRAM[0][9]                                                                                                                       ; LEDR[9]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.396      ; 2.182      ;
; 8.127  ; SRAM_controller:SRAM|DataFromSRAM[0][11]                                                                                                                      ; LEDR[11]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.396      ; 2.176      ;
; 8.129  ; SRAM_controller:SRAM|DataFromSRAM[0][4]                                                                                                                       ; LEDR[4]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.397      ; 2.175      ;
; 8.136  ; SRAM_controller:SRAM|DataFromSRAM[0][6]                                                                                                                       ; LEDR[6]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.395      ; 2.166      ;
; 8.150  ; SRAM_controller:SRAM|DataFromSRAM[0][7]                                                                                                                       ; LEDR[7]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.397      ; 2.154      ;
; 8.177  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[0]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.393      ; 2.123      ;
; 8.205  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[1]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.393      ; 2.095      ;
; 8.232  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[0]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.401      ; 2.076      ;
; 8.238  ; SRAM_controller:SRAM|DataFromSRAM[0][14]                                                                                                                      ; LEDR[14]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.402      ; 2.071      ;
; 8.245  ; SRAM_controller:SRAM|DataReady[0]                                                                                                                             ; debugState.check                                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.400      ; 2.062      ;
; 8.325  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.400      ; 1.982      ;
; 8.335  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[1]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.400      ; 1.972      ;
; 16.725 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.036     ; 3.226      ;
; 16.919 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.038     ; 3.030      ;
; 17.052 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.027     ; 2.908      ;
; 17.178 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.025     ; 2.784      ;
; 17.430 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.045     ; 2.512      ;
; 17.642 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.041     ; 2.304      ;
; 17.759 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.041     ; 2.187      ;
; 17.780 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.041     ; 2.166      ;
; 17.858 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.036     ; 2.093      ;
; 17.912 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.037     ; 2.038      ;
; 17.928 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.037     ; 2.022      ;
; 17.930 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.037     ; 2.020      ;
; 17.933 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.040     ; 2.014      ;
; 17.934 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_we_reg       ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.133      ; 2.208      ;
; 17.934 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.133      ; 2.208      ;
; 17.936 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.136      ; 2.209      ;
; 17.936 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.036     ; 2.015      ;
; 17.943 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.040     ; 2.004      ;
; 17.969 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.132      ; 2.172      ;
; 17.969 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_we_reg       ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.132      ; 2.172      ;
; 17.971 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.135      ; 2.173      ;
; 18.001 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.040     ; 1.946      ;
; 18.038 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.041     ; 1.908      ;
; 18.043 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.038     ; 1.906      ;
; 18.047 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.041     ; 1.899      ;
; 18.071 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.041     ; 1.875      ;
; 18.087 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.036     ; 1.864      ;
; 18.095 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.134      ; 2.048      ;
; 18.095 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_we_reg       ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.134      ; 2.048      ;
; 18.097 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.137      ; 2.049      ;
; 18.106 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.039     ; 1.842      ;
; 18.122 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.039     ; 1.826      ;
; 18.124 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.039     ; 1.824      ;
; 18.128 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.037     ; 1.822      ;
; 18.128 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.037     ; 1.822      ;
; 18.128 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.037     ; 1.822      ;
; 18.128 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1]              ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.037     ; 1.822      ;
; 18.128 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.037     ; 1.822      ;
; 18.128 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.037     ; 1.822      ;
; 18.128 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.037     ; 1.822      ;
; 18.128 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.037     ; 1.822      ;
; 18.128 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_we_reg       ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.131      ; 2.012      ;
; 18.128 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.131      ; 2.012      ;
; 18.130 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.134      ; 2.013      ;
; 18.135 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.028     ; 1.824      ;
; 18.135 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.040     ; 1.812      ;
; 18.136 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.040     ; 1.811      ;
; 18.148 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.028     ; 1.811      ;
; 18.167 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.040     ; 1.780      ;
; 18.170 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.036     ; 1.781      ;
; 18.172 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.041     ; 1.774      ;
; 18.182 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.037     ; 1.768      ;
; 18.229 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.032     ; 1.726      ;
; 18.237 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.040     ; 1.710      ;
; 18.244 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.041     ; 1.702      ;
; 18.245 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.041     ; 1.701      ;
; 18.247 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.041     ; 1.699      ;
; 18.260 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.041     ; 1.686      ;
; 18.261 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.026     ; 1.700      ;
; 18.274 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.026     ; 1.687      ;
; 18.278 ; debugState.fetch                                                                                                                                              ; debugState.memFetchWait                                                                                                                                                         ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.041     ; 1.668      ;
; 18.305 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.028     ; 1.654      ;
; 18.314 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.041     ; 1.632      ;
; 18.317 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.028     ; 1.642      ;
; 18.317 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.028     ; 1.642      ;
; 18.317 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1]              ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.028     ; 1.642      ;
; 18.317 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.028     ; 1.642      ;
; 18.317 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.028     ; 1.642      ;
; 18.317 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.028     ; 1.642      ;
; 18.317 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.028     ; 1.642      ;
; 18.322 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.039     ; 1.626      ;
; 18.322 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.039     ; 1.626      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'BOARD_CLK'                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.127 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.219      ; 0.450      ;
; 0.129 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.219      ; 0.452      ;
; 0.174 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.219      ; 0.497      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; debugState.bigwait                                                                                                                                                 ; debugState.bigwait                                                                                                                                                              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; dummyCounter[0]                                                                                                                                                    ; dummyCounter[0]                                                                                                                                                                 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.314      ;
; 0.193 ; dummyCounter[0]                                                                                                                                                    ; debugState.bigwait                                                                                                                                                              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.318      ;
; 0.195 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.321      ;
; 0.197 ; dummyCounter[0]                                                                                                                                                    ; debugState.fetch                                                                                                                                                                ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.322      ;
; 0.209 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.334      ;
; 0.210 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.335      ;
; 0.212 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.337      ;
; 0.212 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.337      ;
; 0.260 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.219      ; 0.583      ;
; 0.264 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.391      ;
; 0.265 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.391      ;
; 0.265 ; debugState.check                                                                                                                                                   ; debugState.init                                                                                                                                                                 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.390      ;
; 0.266 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.392      ;
; 0.270 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.040      ; 0.394      ;
; 0.272 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.398      ;
; 0.275 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.401      ;
; 0.276 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.402      ;
; 0.278 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.405      ;
; 0.280 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.406      ;
; 0.282 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.407      ;
; 0.284 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.209      ; 0.597      ;
; 0.284 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.209      ; 0.597      ;
; 0.284 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.410      ;
; 0.291 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.416      ;
; 0.292 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.417      ;
; 0.304 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.208      ; 0.616      ;
; 0.308 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.434      ;
; 0.310 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.435      ;
; 0.310 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.435      ;
; 0.310 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.436      ;
; 0.312 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.438      ;
; 0.313 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.439      ;
; 0.313 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.438      ;
; 0.313 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.439      ;
; 0.315 ; debugState.bigwait                                                                                                                                                 ; debugState.fetch                                                                                                                                                                ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.440      ;
; 0.333 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.459      ;
; 0.346 ; debugState.store                                                                                                                                                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.226      ; 0.676      ;
; 0.346 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.471      ;
; 0.362 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.487      ;
; 0.375 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.039      ; 0.498      ;
; 0.376 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.040      ; 0.500      ;
; 0.379 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.504      ;
; 0.380 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.505      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.046      ; 0.532      ;
; 0.409 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.535      ;
; 0.419 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.545      ;
; 0.441 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.219      ; 0.764      ;
; 0.444 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.569      ;
; 0.446 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.571      ;
; 0.449 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.574      ;
; 0.462 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.587      ;
; 0.471 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.596      ;
; 0.475 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.600      ;
; 0.476 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.602      ;
; 0.485 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.046      ; 0.615      ;
; 0.496 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.037      ; 0.617      ;
; 0.500 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.037      ; 0.621      ;
; 0.501 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.037      ; 0.622      ;
; 0.511 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.043      ; 0.638      ;
; 0.530 ; debugState.store                                                                                                                                                   ; debugState.bigwait                                                                                                                                                              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.043      ; 0.657      ;
; 0.551 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.676      ;
; 0.559 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.684      ;
; 0.563 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.045      ; 0.692      ;
; 0.583 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.709      ;
; 0.591 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_we_reg       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.218      ; 0.913      ;
; 0.604 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.729      ;
; 0.607 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.040      ; 0.731      ;
; 0.610 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.736      ;
; 0.624 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.750      ;
; 0.643 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.768      ;
; 0.643 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.768      ;
; 0.647 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.772      ;
; 0.647 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.772      ;
; 0.650 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.775      ;
; 0.650 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.775      ;
; 0.674 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.209      ; 0.987      ;
; 0.674 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.799      ;
; 0.678 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.803      ;
; 0.683 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.809      ;
; 0.688 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.209      ; 1.001      ;
; 0.689 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.815      ;
; 0.690 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.816      ;
; 0.693 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.818      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'myTest|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|FIFOread[6]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[6]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|FIFOread[0]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[0]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|FIFOread[5]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[5]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|FIFOread[2]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[2]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|FIFOread[7]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[7]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|FIFOread[4]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[4]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; SRAM_controller:SRAM|SRAM_WE_N                                                                                                                                     ; SRAM_controller:SRAM|SRAM_WE_N                                                                                                                                                  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SRAM_controller:SRAM|lastOpRead                                                                                                                                    ; SRAM_controller:SRAM|lastOpRead                                                                                                                                                 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SRAM_controller:SRAM|DataReady[0]                                                                                                                                  ; SRAM_controller:SRAM|DataReady[0]                                                                                                                                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.474      ;
; 0.189 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 7.952 ns




+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+-----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                               ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                    ; 1.806 ; 0.127 ; N/A      ; N/A     ; 4.705               ;
;  BOARD_CLK                                          ; 6.049 ; 0.127 ; N/A      ; N/A     ; 9.373               ;
;  myTest|altpll_component|auto_generated|pll1|clk[0] ; 1.806 ; 0.181 ; N/A      ; N/A     ; 4.705               ;
; Design-wide TNS                                     ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  BOARD_CLK                                          ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SRAM_ADDR[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; BOARD_CLK               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SRAM_ADDR[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.09 V              ; -0.00492 V          ; 0.227 V                              ; 0.303 V                              ; 5.69e-09 s                  ; 5.43e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.76e-08 V                  ; 3.09 V             ; -0.00492 V         ; 0.227 V                             ; 0.303 V                             ; 5.69e-09 s                 ; 5.43e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.09 V              ; -0.00492 V          ; 0.227 V                              ; 0.303 V                              ; 5.69e-09 s                  ; 5.43e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.76e-08 V                  ; 3.09 V             ; -0.00492 V         ; 0.227 V                             ; 0.303 V                             ; 5.69e-09 s                 ; 5.43e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.09 V              ; -0.00475 V          ; 0.139 V                              ; 0.265 V                              ; 5.71e-09 s                  ; 5.48e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.09 V             ; -0.00475 V         ; 0.139 V                             ; 0.265 V                             ; 5.71e-09 s                 ; 5.48e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[17] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[19] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.09 V              ; -0.00492 V          ; 0.227 V                              ; 0.303 V                              ; 5.69e-09 s                  ; 5.43e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.76e-08 V                  ; 3.09 V             ; -0.00492 V         ; 0.227 V                             ; 0.303 V                             ; 5.69e-09 s                 ; 5.43e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_UB_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; SRAM_LB_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SRAM_ADDR[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.002 V            ; 0.086 V                              ; 0.191 V                              ; 6.9e-09 s                   ; 6.85e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.002 V           ; 0.086 V                             ; 0.191 V                             ; 6.9e-09 s                  ; 6.85e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.002 V            ; 0.086 V                              ; 0.191 V                              ; 6.9e-09 s                   ; 6.85e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.002 V           ; 0.086 V                             ; 0.191 V                             ; 6.9e-09 s                  ; 6.85e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.00197 V          ; 0.052 V                              ; 0.154 V                              ; 6.94e-09 s                  ; 6.92e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.00197 V         ; 0.052 V                             ; 0.154 V                             ; 6.94e-09 s                 ; 6.92e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[17] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[19] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.002 V            ; 0.086 V                              ; 0.191 V                              ; 6.9e-09 s                   ; 6.85e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.002 V           ; 0.086 V                             ; 0.191 V                             ; 6.9e-09 s                  ; 6.85e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_UB_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_LB_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SRAM_ADDR[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; SRAM_UB_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_CE_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; BOARD_CLK                                          ; BOARD_CLK                                          ; 341      ; 0        ; 0        ; 0        ;
; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK                                          ; 32       ; 0        ; 0        ; 0        ;
; BOARD_CLK                                          ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 15       ; 0        ; 0        ; 0        ;
; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 15275    ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; BOARD_CLK                                          ; BOARD_CLK                                          ; 341      ; 0        ; 0        ; 0        ;
; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK                                          ; 32       ; 0        ; 0        ; 0        ;
; BOARD_CLK                                          ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 15       ; 0        ; 0        ; 0        ;
; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 15275    ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 32    ; 32   ;
; Unconstrained Input Port Paths  ; 32    ; 32   ;
; Unconstrained Output Ports      ; 56    ; 56   ;
; Unconstrained Output Port Paths ; 76    ; 76   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                              ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+
; Target                                             ; Clock                                              ; Type      ; Status      ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+
; BOARD_CLK                                          ; BOARD_CLK                                          ; Base      ; Constrained ;
; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; SRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; LEDG[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; SRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; LEDG[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 22 15:22:55 2018
Info: Command: quartus_sta Typhoon -c Typhoon
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Typhoon.sdc'
Warning (332174): Ignored filter at Typhoon.sdc(2): CLOCK_50 could not be matched with a port File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc Line: 2
Warning (332049): Ignored create_clock at Typhoon.sdc(2): Argument <targets> is an empty collection File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc Line: 2
    Info (332050): create_clock -name {Clk} -period 20.000 -waveform { 0.000 10.000 } [get_ports {CLOCK_50}] File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc Line: 2
Warning (332174): Ignored filter at Typhoon.sdc(5): Clk could not be matched with a clock File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc Line: 5
Warning (332049): Ignored set_input_delay at Typhoon.sdc(5): Argument -clock is not an object ID File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc Line: 5
    Info (332050): set_input_delay -clock {Clk} -max 3 [all_inputs] File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc Line: 5
Warning (332049): Ignored set_input_delay at Typhoon.sdc(6): Argument -clock is not an object ID File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc Line: 6
    Info (332050): set_input_delay -clock {Clk} -min 2 [all_inputs] File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc Line: 6
Warning (332049): Ignored set_output_delay at Typhoon.sdc(9): Argument -clock is not an object ID File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc Line: 9
    Info (332050): set_output_delay -clock {Clk} 2 [all_outputs] File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc Line: 9
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name BOARD_CLK BOARD_CLK
    Info (332110): create_generated_clock -source {myTest|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {myTest|altpll_component|auto_generated|pll1|clk[0]} {myTest|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.806
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.806               0.000 myTest|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.049               0.000 BOARD_CLK 
Info (332146): Worst-case hold slack is 0.331
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.331               0.000 BOARD_CLK 
    Info (332119):     0.402               0.000 myTest|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.705
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.705               0.000 myTest|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.628               0.000 BOARD_CLK 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 6.348 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.519
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.519               0.000 myTest|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.324               0.000 BOARD_CLK 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 BOARD_CLK 
    Info (332119):     0.353               0.000 myTest|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.709
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.709               0.000 myTest|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.649               0.000 BOARD_CLK 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 6.633 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.058
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.058               0.000 myTest|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.916               0.000 BOARD_CLK 
Info (332146): Worst-case hold slack is 0.127
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.127               0.000 BOARD_CLK 
    Info (332119):     0.181               0.000 myTest|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.754
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.754               0.000 myTest|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.373               0.000 BOARD_CLK 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 7.952 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4875 megabytes
    Info: Processing ended: Thu Nov 22 15:22:59 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


