
---------- Begin Simulation Statistics ----------
final_tick                                50145515000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 162627                       # Simulator instruction rate (inst/s)
host_mem_usage                                 843224                       # Number of bytes of host memory used
host_op_rate                                   270538                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   463.86                       # Real time elapsed on the host
host_tick_rate                              108104483                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    75436203                       # Number of instructions simulated
sim_ops                                     125492054                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050146                       # Number of seconds simulated
sim_ticks                                 50145515000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9278201                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 84                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            505371                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9494744                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            6517498                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         9278201                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2760703                       # Number of indirect misses.
system.cpu.branchPred.lookups                10462737                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  478117                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       264234                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  45334197                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 38366275                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            505466                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    8022620                       # Number of branches committed
system.cpu.commit.bw_lim_events               7277244                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        16697415                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             75436203                       # Number of instructions committed
system.cpu.commit.committedOps              125492054                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     47634028                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.634504                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.879861                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     14987137     31.46%     31.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      9189657     19.29%     50.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3976613      8.35%     59.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      7234941     15.19%     74.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1033054      2.17%     76.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1322814      2.78%     79.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       607866      1.28%     80.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2004702      4.21%     84.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      7277244     15.28%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     47634028                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   15257866                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               331381                       # Number of function calls committed.
system.cpu.commit.int_insts                 116534678                       # Number of committed integer instructions.
system.cpu.commit.loads                      39475349                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       396158      0.32%      0.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         65518704     52.21%     52.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           41115      0.03%     52.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           555804      0.44%     53.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4888605      3.90%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           55888      0.04%     56.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     56.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           74006      0.06%     57.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         211704      0.17%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      1642100      1.31%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        23310      0.02%     58.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv        19110      0.02%     58.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      1646080      1.31%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        34516189     27.50%     87.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        9298535      7.41%     94.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4959160      3.95%     98.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      1645346      1.31%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         125492054                       # Class of committed instruction
system.cpu.commit.refs                       50419230                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    75436203                       # Number of Instructions Simulated
system.cpu.committedOps                     125492054                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.664741                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.664741                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              17628563                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              148659490                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 10916138                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  14758145                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 516211                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               6215828                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    41605978                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         16758                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    11278555                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          2755                       # TLB misses on write requests
system.cpu.fetch.Branches                    10462737                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   8376456                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      37638148                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                165161                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       90800481                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  180                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          551                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1027                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 1032422                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.208648                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           11878764                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            6995615                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.810740                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           50034885                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.064257                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.574797                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 25611663     51.19%     51.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2467966      4.93%     56.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   810959      1.62%     57.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   755418      1.51%     59.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1979887      3.96%     63.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   940315      1.88%     65.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2313904      4.62%     69.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   779145      1.56%     71.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 14375628     28.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             50034885                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  12484281                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 14176520                       # number of floating regfile writes
system.cpu.idleCycles                          110631                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               600266                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  8555225                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.687833                       # Inst execution rate
system.cpu.iew.exec_refs                     52885578                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   11278091                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1932698                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              42874976                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              22568                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             20051                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             11944097                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           142188321                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              41607487                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1239439                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             134782758                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3677                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                147234                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 516211                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                151918                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          5668                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         18060477                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        23341                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        13098                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1747                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      3399627                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1000216                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          13098                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       414968                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         185298                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 134112586                       # num instructions consuming a value
system.cpu.iew.wb_count                     133981796                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.771051                       # average fanout of values written-back
system.cpu.iew.wb_producers                 103407621                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.671860                       # insts written-back per cycle
system.cpu.iew.wb_sent                      134327505                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                205134493                       # number of integer regfile reads
system.cpu.int_regfile_writes               101173982                       # number of integer regfile writes
system.cpu.ipc                               1.504346                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.504346                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            565088      0.42%      0.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              72373776     53.21%     53.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                41558      0.03%     53.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                590057      0.43%     54.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             5439312      4.00%     58.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1029      0.00%     58.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     58.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                59673      0.04%     58.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     58.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                79741      0.06%     58.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              217014      0.16%     58.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     58.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     58.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     58.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     58.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     58.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     58.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1642422      1.21%     59.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           23466      0.02%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           19282      0.01%     59.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1646207      1.21%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             36716900     26.99%     87.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9713777      7.14%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         5241697      3.85%     98.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1651198      1.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              136022197                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                16118735                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            32235073                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     15838582                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           18356414                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4161121                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.030591                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  847060     20.36%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    12      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    243      0.01%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    74      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     20.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                3299458     79.29%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 11685      0.28%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1640      0.04%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              949      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              123499495                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          294150934                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    118143214                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         140540700                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  142121767                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 136022197                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               66554                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        16696266                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            145607                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          66212                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     26752641                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      50034885                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.718547                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.228926                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10623986     21.23%     21.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             8524662     17.04%     38.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             6413639     12.82%     51.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             6269811     12.53%     63.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5740100     11.47%     75.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5294066     10.58%     85.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             4276079      8.55%     94.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2366716      4.73%     98.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              525826      1.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        50034885                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.712550                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     8376641                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           346                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads          18210943                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5378525                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             42874976                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11944097                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70089630                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    143                       # number of misc regfile writes
system.cpu.numCycles                         50145516                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 2146712                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             143738378                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 391060                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 12897382                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                7593342                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  7638                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             368136468                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              146321285                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           168337184                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  18864533                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                6192443                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 516211                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              15600063                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 24598806                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          13775004                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        225952373                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           9984                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                823                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  28678078                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            879                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    182546253                       # The number of ROB reads
system.cpu.rob.rob_writes                   286808659                       # The number of ROB writes
system.cpu.timesIdled                           36214                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   203                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17003                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          249                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       482153                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       966297                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  50145515000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6090                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10913                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10913                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6090                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        34006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        34006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1088192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1088192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1088192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17003                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17003    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17003                       # Request fanout histogram
system.membus.reqLayer2.occupancy            17003000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           89642750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  50145515000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            438076                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       308027                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       155490                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18633                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            46070                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           46070                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        156463                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       281614                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       468415                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       982028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1450443                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     19964928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     40685504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               60650432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           484147                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000521                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022809                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 483895     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    252      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             484147                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1893331000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         983054997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         469398987                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  50145515000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               154727                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               312415                       # number of demand (read+write) hits
system.l2.demand_hits::total                   467142                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              154727                       # number of overall hits
system.l2.overall_hits::.cpu.data              312415                       # number of overall hits
system.l2.overall_hits::total                  467142                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1736                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              15269                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17005                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1736                       # number of overall misses
system.l2.overall_misses::.cpu.data             15269                       # number of overall misses
system.l2.overall_misses::total                 17005                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    171671000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1462898000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1634569000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    171671000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1462898000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1634569000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           156463                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           327684                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               484147                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          156463                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          327684                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              484147                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.011095                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.046597                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.035124                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.011095                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.046597                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.035124                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98888.824885                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 95808.369900                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96122.846222                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98888.824885                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 95808.369900                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96122.846222                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         15268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17004                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        15268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17004                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    136971000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1157466000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1294437000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    136971000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1157466000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1294437000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.011095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.046594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.035122                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.011095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.046594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.035122                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78900.345622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75809.929264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76125.441073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78900.345622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75809.929264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76125.441073                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       308027                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           308027                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       308027                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       308027                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       155490                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           155490                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       155490                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       155490                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             35157                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 35157                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10913                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10913                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1033935000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1033935000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         46070                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             46070                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.236879                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.236879                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94743.425273                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94743.425273                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10913                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10913                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    815675000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    815675000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.236879                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.236879                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74743.425273                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74743.425273                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         154727                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             154727                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1736                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1736                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    171671000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    171671000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       156463                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         156463                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.011095                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011095                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98888.824885                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98888.824885                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1736                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1736                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    136971000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    136971000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.011095                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011095                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78900.345622                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78900.345622                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        277258                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            277258                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4356                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4356                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    428963000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    428963000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       281614                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        281614                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.015468                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.015468                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98476.354454                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98476.354454                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4355                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4355                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    341791000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    341791000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.015464                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.015464                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78482.433984                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78482.433984                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  50145515000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 10862.318964                       # Cycle average of tags in use
system.l2.tags.total_refs                      966046                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17003                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     56.816209                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1488.201367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      9374.117597                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.045416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.286075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.331492                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         17003                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          203                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2658                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14058                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.518890                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7745387                       # Number of tag accesses
system.l2.tags.data_accesses                  7745387                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  50145515000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         111040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         977152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1088192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       111040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        111040                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           15268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17003                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2214356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          19486329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              21700684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2214356                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2214356                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2214356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         19486329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             21700684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1735.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     15268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000591250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               46855                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17003                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     17003                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    103540500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   85015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               422346750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6089.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24839.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14855                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 17003                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   14678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2145                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    507.106760                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   294.444762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   416.448578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          630     29.37%     29.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          270     12.59%     41.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          151      7.04%     49.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          110      5.13%     54.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           89      4.15%     58.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           76      3.54%     61.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           66      3.08%     64.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           44      2.05%     66.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          709     33.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2145                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1088192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1088192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        21.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     21.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50145394000                       # Total gap between requests
system.mem_ctrls.avgGap                    2949208.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       111040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       977152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2214355.561010790057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 19486328.936894953251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1735                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        15268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     47918500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    374428250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27618.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24523.73                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7225680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3836745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            59126340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3958281600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1559793600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17942367360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        23530631325                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        469.246977                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  46628306750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1674400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1842808250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              8111040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4303530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            62275080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3958281600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1619310720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17892247680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        23544529650                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        469.524137                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  46497554750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1674400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1973560250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     50145515000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  50145515000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8195519                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8195519                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8195519                       # number of overall hits
system.cpu.icache.overall_hits::total         8195519                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       180937                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         180937                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       180937                       # number of overall misses
system.cpu.icache.overall_misses::total        180937                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4590222000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4590222000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4590222000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4590222000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8376456                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8376456                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8376456                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8376456                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021601                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021601                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021601                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021601                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25369.172695                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25369.172695                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25369.172695                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25369.172695                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          135                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           27                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       155490                       # number of writebacks
system.cpu.icache.writebacks::total            155490                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        24474                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        24474                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        24474                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        24474                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       156463                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       156463                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       156463                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       156463                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3903921000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3903921000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3903921000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3903921000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018679                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018679                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018679                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018679                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24951.081086                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24951.081086                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24951.081086                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24951.081086                       # average overall mshr miss latency
system.cpu.icache.replacements                 155490                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8195519                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8195519                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       180937                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        180937                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4590222000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4590222000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8376456                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8376456                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021601                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021601                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25369.172695                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25369.172695                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        24474                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        24474                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       156463                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       156463                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3903921000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3903921000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018679                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018679                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24951.081086                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24951.081086                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  50145515000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           925.334162                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8351981                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            156462                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             53.380252                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   925.334162                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.903647                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.903647                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          972                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          807                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16909374                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16909374                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50145515000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  50145515000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  50145515000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50145515000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  50145515000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  50145515000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  50145515000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     33691810                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33691810                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     33691839                       # number of overall hits
system.cpu.dcache.overall_hits::total        33691839                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       778648                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         778648                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       782121                       # number of overall misses
system.cpu.dcache.overall_misses::total        782121                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  18641680998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18641680998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  18641680998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18641680998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34470458                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34470458                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34473960                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34473960                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022589                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022589                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022687                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022687                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23941.088911                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23941.088911                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23834.778759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23834.778759                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        71624                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          112                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5900                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              30                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.139661                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     3.733333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       308027                       # number of writebacks
system.cpu.dcache.writebacks::total            308027                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       454437                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       454437                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       454437                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       454437                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       324211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       324211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       327684                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       327684                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8816705998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8816705998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9036448998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9036448998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009405                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009405                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009505                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009505                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27194.345651                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27194.345651                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27576.717197                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27576.717197                       # average overall mshr miss latency
system.cpu.dcache.replacements                 326660                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     22793959                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22793959                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       732515                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        732515                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16637574000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16637574000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     23526474                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23526474                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031136                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031136                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22712.946493                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22712.946493                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       454372                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       454372                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       278143                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       278143                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6906061000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6906061000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011823                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011823                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24829.174202                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24829.174202                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10897851                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10897851                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        46133                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        46133                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2004106998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2004106998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10943984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10943984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004215                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004215                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 43441.939566                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43441.939566                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           65                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        46068                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46068                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1910644998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1910644998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004209                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004209                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41474.450768                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41474.450768                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3473                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3473                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3502                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3502                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.991719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.991719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3473                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3473                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    219743000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    219743000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.991719                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.991719                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 63271.811114                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 63271.811114                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50145515000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.320195                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34019523                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            327684                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            103.818078                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.320195                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998360                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998360                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          630                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          212                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           93                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69275604                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69275604                       # Number of data accesses

---------- End Simulation Statistics   ----------
