0.6
2019.1
May 24 2019
15:06:07
E:/STUDY/Books/Electronica/microcontrollers/BITS/sem 1/Reconfigurable computing/Assignments/Assignment 2/Cube_Root/cube_root_bs/cube_root_bs.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
E:/STUDY/Books/Electronica/microcontrollers/BITS/sem 1/Reconfigurable computing/Assignments/Assignment 2/Cube_Root/cube_root_bs/cube_root_bs.srcs/sim_1/new/bs_cbr_tb.v,1637763769,verilog,,,,bs_cbr_tb,,,,,,,,
E:/STUDY/Books/Electronica/microcontrollers/BITS/sem 1/Reconfigurable computing/Assignments/Assignment 2/Cube_Root/cube_root_bs/cube_root_bs.srcs/sources_1/new/bs_cuberoot.v,1637779987,verilog,,E:/STUDY/Books/Electronica/microcontrollers/BITS/sem 1/Reconfigurable computing/Assignments/Assignment 2/Cube_Root/cube_root_bs/cube_root_bs.srcs/sim_1/new/bs_cbr_tb.v,,bs_cuberoot,,,,,,,,
