Determining the location of the ModelSim executable...

Using: E:/modelsim/modelsim_ase/win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off CD4532 -c CD4532 --vector_source="E:/assignment/DESIM/Ch3/CD4532/Waveform.vwf" --testbench_file="E:/assignment/DESIM/Ch3/CD4532/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Dec 25 09:46:48 2021
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off CD4532 -c CD4532 --vector_source=E:/assignment/DESIM/Ch3/CD4532/Waveform.vwf --testbench_file=E:/assignment/DESIM/Ch3/CD4532/simulation/qsim/Waveform.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="E:/assignment/DESIM/Ch3/CD4532/simulation/qsim/" CD4532 -c CD4532

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Dec 25 09:46:49 2021
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=E:/assignment/DESIM/Ch3/CD4532/simulation/qsim/ CD4532 -c CD4532
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file CD4532.vo in folder "E:/assignment/DESIM/Ch3/CD4532/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4723 megabytes
    Info: Processing ended: Sat Dec 25 09:46:49 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

E:/assignment/DESIM/Ch3/CD4532/simulation/qsim/CD4532.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

E:/modelsim/modelsim_ase/win32aloem/vsim -c -do CD4532.do

Reading E:/modelsim/modelsim_ase/tcl/vsim/pref.tcl


# 10.5b


# do CD4532.do

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

# Start time: 09:46:55 on Dec 25,2021

# vlog -work work CD4532.vo 

# -- Compiling module CD4532

# 

# Top level modules:
# 	CD4532

# End time: 09:46:55 on Dec 25,2021, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

# Start time: 09:46:55 on Dec 25,2021

# vlog -work work Waveform.vwf.vt 

# -- Compiling module CD4532_vlg_vec_tst

# 

# Top level modules:
# 	CD4532_vlg_vec_tst

# End time: 09:46:55 on Dec 25,2021, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L arriaii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.CD4532_vlg_vec_tst 
# Start time: 09:46:56 on Dec 25,2021
# Loading work.CD4532_vlg_vec_tst
# Loading work.CD4532
# Loading arriaii_ver.arriaii_io_obuf
# Loading arriaii_ver.arriaii_io_ibuf
# Loading arriaii_ver.arriaii_lcell_comb

# after#23

# ** Note: $finish    : Waveform.vwf.vt(51)
#    Time: 1 us  Iteration: 0  Instance: /CD4532_vlg_vec_tst

# End time: 09:46:57 on Dec 25,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading E:/assignment/DESIM/Ch3/CD4532/Waveform.vwf...

Reading E:/assignment/DESIM/Ch3/CD4532/simulation/qsim/CD4532.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to E:/assignment/DESIM/Ch3/CD4532/simulation/qsim/CD4532_20211225094657.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.