OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GRT-0020] Min routing layer: metal2
[INFO GRT-0021] Max routing layer: metal10
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer metal1  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1350
[INFO GRT-0088] Layer metal2  Track-Pitch = 0.1900  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal3  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal4  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal5  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal6  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal7  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal8  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal9  Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0088] Layer metal10 Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0019] Found 158 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 102
[INFO GRT-0003] Macros: 2
[INFO GRT-0004] Blockages: 242

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
metal1     Horizontal          0             0          0.00%
metal2     Vertical       527710        235422          55.39%
metal3     Horizontal     720009        329716          54.21%
metal4     Vertical       336074        227558          32.29%
metal5     Horizontal     336085        237981          29.19%
metal6     Vertical       336074        238132          29.14%
metal7     Horizontal      96082         43328          54.91%
metal8     Vertical        96055         47908          50.12%
metal9     Horizontal      48041         47436          1.26%
metal10    Vertical        47909         47436          0.99%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 130513
[INFO GRT-0198] Via related Steiner nodes: 7938
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 158716
[INFO GRT-0112] Final usage 3D: 763587

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
metal1               0             0            0.00%             0 /  0 /  0
metal2          235422         90357           38.38%             0 /  0 /  0
metal3          329716        113548           34.44%             0 /  0 /  0
metal4          227558         40318           17.72%             0 /  0 /  0
metal5          237981         29901           12.56%             0 /  0 /  0
metal6          238132         11512            4.83%             0 /  0 /  0
metal7           43328          1239            2.86%             0 /  0 /  0
metal8           47908           550            1.15%             0 /  0 /  0
metal9           47436            14            0.03%             0 /  0 /  0
metal10          47436             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total          1454917        287439           19.76%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 781502 um
[INFO GRT-0014] Routed nets: 26308
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.

==========================================================================
global route check_setup
--------------------------------------------------------------------------
Warning: There are 136 input ports missing set_input_delay.
Warning: There are 132 output ports missing set_output_delay.
Warning: There are 165 unconstrained endpoints.

==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 0.08

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
core/_24747_/CK ^
   0.26
core/_23678_/CK ^
   0.22      0.00       0.04


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dcache/_6042_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dcache/data.data_arrays_0.data_arrays_0_ext.mem
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   38.93    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.03    0.02    0.02 ^ clkbuf_0_clock/A (BUF_X4)
     4   74.66    0.04    0.06    0.09 ^ clkbuf_0_clock/Z (BUF_X4)
                                         clknet_0_clock (net)
                  0.04    0.01    0.10 ^ clkbuf_2_1_0_clock/A (BUF_X4)
     4   33.50    0.02    0.04    0.14 ^ clkbuf_2_1_0_clock/Z (BUF_X4)
                                         clknet_2_1_0_clock (net)
                  0.02    0.00    0.14 ^ clkbuf_4_6__f_clock/A (BUF_X4)
     8   50.95    0.03    0.05    0.19 ^ clkbuf_4_6__f_clock/Z (BUF_X4)
                                         clknet_4_6__leaf_clock (net)
                  0.03    0.00    0.19 ^ clkbuf_leaf_90_clock/A (BUF_X4)
    30   46.17    0.03    0.05    0.24 ^ clkbuf_leaf_90_clock/Z (BUF_X4)
                                         clknet_leaf_90_clock (net)
                  0.03    0.00    0.24 ^ dcache/_6042_/CK (DFF_X1)
     2    3.51    0.01    0.09    0.33 v dcache/_6042_/Q (DFF_X1)
                                         dcache/_T_960[6] (net)
                  0.01    0.00    0.33 v dcache/_3420_/B (MUX2_X2)
     1   12.99    0.01    0.05    0.38 v dcache/_3420_/Z (MUX2_X2)
                                         dcache/data.data_arrays_0.RW0_wdata_3[6] (net)
                  0.02    0.00    0.38 v dcache/data.data_arrays_0.data_arrays_0_ext.mem/wd_in[30] (fakeram45_64x32)
                                  0.38   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   38.93    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.03    0.02    0.02 ^ clkbuf_0_clock/A (BUF_X4)
     4   74.66    0.04    0.06    0.09 ^ clkbuf_0_clock/Z (BUF_X4)
                                         clknet_0_clock (net)
                  0.04    0.01    0.10 ^ clkbuf_2_1_0_clock/A (BUF_X4)
     4   33.50    0.02    0.04    0.14 ^ clkbuf_2_1_0_clock/Z (BUF_X4)
                                         clknet_2_1_0_clock (net)
                  0.02    0.00    0.14 ^ clkbuf_4_6__f_clock/A (BUF_X4)
     8   50.95    0.03    0.05    0.19 ^ clkbuf_4_6__f_clock/Z (BUF_X4)
                                         clknet_4_6__leaf_clock (net)
                  0.03    0.00    0.19 ^ clkbuf_leaf_89_clock/A (BUF_X4)
    30   73.34    0.04    0.06    0.25 ^ clkbuf_leaf_89_clock/Z (BUF_X4)
                                         clknet_leaf_89_clock (net)
                  0.06    0.01    0.26 ^ dcache/data.data_arrays_0.data_arrays_0_ext.mem/clk (fakeram45_64x32)
                          0.00    0.26   clock reconvergence pessimism
                          0.05    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: frontend/_6626_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: frontend/_6461_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   38.93    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.03    0.02    0.02 ^ clkbuf_0_clock/A (BUF_X4)
     4   74.66    0.04    0.06    0.09 ^ clkbuf_0_clock/Z (BUF_X4)
                                         clknet_0_clock (net)
                  0.04    0.01    0.10 ^ clkbuf_2_0_0_clock/A (BUF_X4)
     4   32.36    0.02    0.04    0.14 ^ clkbuf_2_0_0_clock/Z (BUF_X4)
                                         clknet_2_0_0_clock (net)
                  0.02    0.00    0.14 ^ clkbuf_4_2__f_clock/A (BUF_X4)
    11   63.42    0.04    0.06    0.20 ^ clkbuf_4_2__f_clock/Z (BUF_X4)
                                         clknet_4_2__leaf_clock (net)
                  0.04    0.00    0.20 ^ clkbuf_leaf_12_clock/A (BUF_X4)
    30   42.12    0.03    0.05    0.25 ^ clkbuf_leaf_12_clock/Z (BUF_X4)
                                         clknet_leaf_12_clock (net)
                  0.03    0.00    0.25 ^ frontend/_6626_/CK (DFF_X2)
    28   91.02    0.10    0.21    0.46 ^ frontend/_6626_/Q (DFF_X2)
                                         frontend/fq._T_1_0 (net)
                  0.10    0.02    0.48 ^ max_cap464/A (BUF_X16)
    42  115.02    0.02    0.04    0.52 ^ max_cap464/Z (BUF_X16)
                                         net464 (net)
                  0.02    0.01    0.53 ^ frontend/_3805_/S (MUX2_X2)
     6   20.31    0.03    0.05    0.58 ^ frontend/_3805_/Z (MUX2_X2)
                                         core_io_imem_resp_bits_pc[1] (net)
                  0.03    0.00    0.59 ^ core/_22835_/A (HA_X1)
    17   48.00    0.11    0.15    0.73 ^ core/_22835_/CO (HA_X1)
                                         core/_11904_ (net)
                  0.11    0.00    0.74 ^ core/_12829_/S (MUX2_X1)
     2    9.26    0.03    0.07    0.81 ^ core/_12829_/Z (MUX2_X1)
                                         core/_06043_ (net)
                  0.03    0.00    0.81 ^ core/_12830_/B (MUX2_X2)
    37  123.44    0.13    0.17    0.98 ^ core/_12830_/Z (MUX2_X2)
                                         core/_06044_ (net)
                  0.14    0.02    1.00 ^ core/_12838_/A1 (NOR3_X4)
    11   35.14    0.04    0.03    1.04 v core/_12838_/ZN (NOR3_X4)
                                         core/_06052_ (net)
                  0.04    0.00    1.04 v core/_13130_/A (AOI221_X1)
     1    1.76    0.04    0.08    1.12 ^ core/_13130_/ZN (AOI221_X1)
                                         core/_06343_ (net)
                  0.04    0.00    1.12 ^ core/_13133_/A3 (AND4_X2)
     2   12.40    0.02    0.08    1.19 ^ core/_13133_/ZN (AND4_X2)
                                         core/_06346_ (net)
                  0.02    0.00    1.19 ^ core/_13138_/A1 (OR2_X4)
    55  228.31    0.11    0.12    1.31 ^ core/_13138_/ZN (OR2_X4)
                                         core/_06351_ (net)
                  0.14    0.07    1.38 ^ core/_13254_/A2 (NAND2_X4)
    11   52.10    0.04    0.06    1.44 v core/_13254_/ZN (NAND2_X4)
                                         core/_06467_ (net)
                  0.04    0.00    1.44 v core/_13272_/A2 (NOR2_X4)
     9   45.27    0.05    0.08    1.52 ^ core/_13272_/ZN (NOR2_X4)
                                         core/_06485_ (net)
                  0.06    0.01    1.54 ^ core/_13276_/B1 (AOI22_X1)
     1    1.79    0.02    0.03    1.57 v core/_13276_/ZN (AOI22_X1)
                                         core/_06489_ (net)
                  0.02    0.00    1.57 v core/_13326_/A2 (AND4_X1)
     1    5.44    0.01    0.05    1.62 v core/_13326_/ZN (AND4_X1)
                                         core/_06539_ (net)
                  0.01    0.00    1.62 v core/_13501_/B1 (AOI221_X4)
     4   18.59    0.01    0.12    1.74 ^ core/_13501_/ZN (AOI221_X4)
                                         core/_06714_ (net)
                  0.01    0.00    1.74 ^ core/_15746_/A1 (AND2_X2)
     3   21.29    0.03    0.05    1.79 ^ core/_15746_/ZN (AND2_X2)
                                         core/_08407_ (net)
                  0.03    0.00    1.80 ^ core/_15752_/A1 (AND2_X4)
     9   42.24    0.02    0.04    1.84 ^ core/_15752_/ZN (AND2_X4)
                                         core_io_imem_resp_ready (net)
                  0.03    0.02    1.86 ^ frontend/_4207_/A (INV_X4)
     6   31.08    0.01    0.02    1.89 v frontend/_4207_/ZN (INV_X4)
                                         frontend/_0947_ (net)
                  0.01    0.00    1.89 v frontend/_4283_/B2 (OAI22_X4)
    20   66.85    0.10    0.12    2.00 ^ frontend/_4283_/ZN (OAI22_X4)
                                         frontend/_0992_ (net)
                  0.10    0.00    2.01 ^ max_cap262/A (BUF_X16)
    20   64.86    0.01    0.03    2.04 ^ max_cap262/Z (BUF_X16)
                                         net262 (net)
                  0.02    0.02    2.06 ^ max_cap261/A (BUF_X8)
    27   77.18    0.02    0.04    2.10 ^ max_cap261/Z (BUF_X8)
                                         net261 (net)
                  0.02    0.01    2.11 ^ frontend/_4610_/S (MUX2_X1)
     1    1.78    0.01    0.06    2.17 v frontend/_4610_/Z (MUX2_X1)
                                         frontend/_0271_ (net)
                  0.01    0.00    2.17 v frontend/_6461_/D (DFF_X1)
                                  2.17   data arrival time

                          2.03    2.03   clock core_clock (rise edge)
                          0.00    2.03   clock source latency
     1   38.93    0.00    0.00    2.03 ^ clock (in)
                                         clock (net)
                  0.03    0.02    2.06 ^ clkbuf_0_clock/A (BUF_X4)
     4   74.66    0.04    0.06    2.12 ^ clkbuf_0_clock/Z (BUF_X4)
                                         clknet_0_clock (net)
                  0.04    0.01    2.13 ^ clkbuf_2_2_0_clock/A (BUF_X4)
     4   38.06    0.02    0.05    2.17 ^ clkbuf_2_2_0_clock/Z (BUF_X4)
                                         clknet_2_2_0_clock (net)
                  0.02    0.00    2.18 ^ clkbuf_4_8__f_clock/A (BUF_X4)
    10   57.15    0.03    0.05    2.23 ^ clkbuf_4_8__f_clock/Z (BUF_X4)
                                         clknet_4_8__leaf_clock (net)
                  0.03    0.00    2.23 ^ clkbuf_leaf_23_clock/A (BUF_X4)
    30   41.96    0.03    0.05    2.28 ^ clkbuf_leaf_23_clock/Z (BUF_X4)
                                         clknet_leaf_23_clock (net)
                  0.03    0.00    2.28 ^ frontend/_6461_/CK (DFF_X1)
                          0.00    2.28   clock reconvergence pessimism
                         -0.03    2.25   library setup time
                                  2.25   data required time
-----------------------------------------------------------------------------
                                  2.25   data required time
                                 -2.17   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: frontend/_6626_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: frontend/_6461_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   38.93    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.03    0.02    0.02 ^ clkbuf_0_clock/A (BUF_X4)
     4   74.66    0.04    0.06    0.09 ^ clkbuf_0_clock/Z (BUF_X4)
                                         clknet_0_clock (net)
                  0.04    0.01    0.10 ^ clkbuf_2_0_0_clock/A (BUF_X4)
     4   32.36    0.02    0.04    0.14 ^ clkbuf_2_0_0_clock/Z (BUF_X4)
                                         clknet_2_0_0_clock (net)
                  0.02    0.00    0.14 ^ clkbuf_4_2__f_clock/A (BUF_X4)
    11   63.42    0.04    0.06    0.20 ^ clkbuf_4_2__f_clock/Z (BUF_X4)
                                         clknet_4_2__leaf_clock (net)
                  0.04    0.00    0.20 ^ clkbuf_leaf_12_clock/A (BUF_X4)
    30   42.12    0.03    0.05    0.25 ^ clkbuf_leaf_12_clock/Z (BUF_X4)
                                         clknet_leaf_12_clock (net)
                  0.03    0.00    0.25 ^ frontend/_6626_/CK (DFF_X2)
    28   91.02    0.10    0.21    0.46 ^ frontend/_6626_/Q (DFF_X2)
                                         frontend/fq._T_1_0 (net)
                  0.10    0.02    0.48 ^ max_cap464/A (BUF_X16)
    42  115.02    0.02    0.04    0.52 ^ max_cap464/Z (BUF_X16)
                                         net464 (net)
                  0.02    0.01    0.53 ^ frontend/_3805_/S (MUX2_X2)
     6   20.31    0.03    0.05    0.58 ^ frontend/_3805_/Z (MUX2_X2)
                                         core_io_imem_resp_bits_pc[1] (net)
                  0.03    0.00    0.59 ^ core/_22835_/A (HA_X1)
    17   48.00    0.11    0.15    0.73 ^ core/_22835_/CO (HA_X1)
                                         core/_11904_ (net)
                  0.11    0.00    0.74 ^ core/_12829_/S (MUX2_X1)
     2    9.26    0.03    0.07    0.81 ^ core/_12829_/Z (MUX2_X1)
                                         core/_06043_ (net)
                  0.03    0.00    0.81 ^ core/_12830_/B (MUX2_X2)
    37  123.44    0.13    0.17    0.98 ^ core/_12830_/Z (MUX2_X2)
                                         core/_06044_ (net)
                  0.14    0.02    1.00 ^ core/_12838_/A1 (NOR3_X4)
    11   35.14    0.04    0.03    1.04 v core/_12838_/ZN (NOR3_X4)
                                         core/_06052_ (net)
                  0.04    0.00    1.04 v core/_13130_/A (AOI221_X1)
     1    1.76    0.04    0.08    1.12 ^ core/_13130_/ZN (AOI221_X1)
                                         core/_06343_ (net)
                  0.04    0.00    1.12 ^ core/_13133_/A3 (AND4_X2)
     2   12.40    0.02    0.08    1.19 ^ core/_13133_/ZN (AND4_X2)
                                         core/_06346_ (net)
                  0.02    0.00    1.19 ^ core/_13138_/A1 (OR2_X4)
    55  228.31    0.11    0.12    1.31 ^ core/_13138_/ZN (OR2_X4)
                                         core/_06351_ (net)
                  0.14    0.07    1.38 ^ core/_13254_/A2 (NAND2_X4)
    11   52.10    0.04    0.06    1.44 v core/_13254_/ZN (NAND2_X4)
                                         core/_06467_ (net)
                  0.04    0.00    1.44 v core/_13272_/A2 (NOR2_X4)
     9   45.27    0.05    0.08    1.52 ^ core/_13272_/ZN (NOR2_X4)
                                         core/_06485_ (net)
                  0.06    0.01    1.54 ^ core/_13276_/B1 (AOI22_X1)
     1    1.79    0.02    0.03    1.57 v core/_13276_/ZN (AOI22_X1)
                                         core/_06489_ (net)
                  0.02    0.00    1.57 v core/_13326_/A2 (AND4_X1)
     1    5.44    0.01    0.05    1.62 v core/_13326_/ZN (AND4_X1)
                                         core/_06539_ (net)
                  0.01    0.00    1.62 v core/_13501_/B1 (AOI221_X4)
     4   18.59    0.01    0.12    1.74 ^ core/_13501_/ZN (AOI221_X4)
                                         core/_06714_ (net)
                  0.01    0.00    1.74 ^ core/_15746_/A1 (AND2_X2)
     3   21.29    0.03    0.05    1.79 ^ core/_15746_/ZN (AND2_X2)
                                         core/_08407_ (net)
                  0.03    0.00    1.80 ^ core/_15752_/A1 (AND2_X4)
     9   42.24    0.02    0.04    1.84 ^ core/_15752_/ZN (AND2_X4)
                                         core_io_imem_resp_ready (net)
                  0.03    0.02    1.86 ^ frontend/_4207_/A (INV_X4)
     6   31.08    0.01    0.02    1.89 v frontend/_4207_/ZN (INV_X4)
                                         frontend/_0947_ (net)
                  0.01    0.00    1.89 v frontend/_4283_/B2 (OAI22_X4)
    20   66.85    0.10    0.12    2.00 ^ frontend/_4283_/ZN (OAI22_X4)
                                         frontend/_0992_ (net)
                  0.10    0.00    2.01 ^ max_cap262/A (BUF_X16)
    20   64.86    0.01    0.03    2.04 ^ max_cap262/Z (BUF_X16)
                                         net262 (net)
                  0.02    0.02    2.06 ^ max_cap261/A (BUF_X8)
    27   77.18    0.02    0.04    2.10 ^ max_cap261/Z (BUF_X8)
                                         net261 (net)
                  0.02    0.01    2.11 ^ frontend/_4610_/S (MUX2_X1)
     1    1.78    0.01    0.06    2.17 v frontend/_4610_/Z (MUX2_X1)
                                         frontend/_0271_ (net)
                  0.01    0.00    2.17 v frontend/_6461_/D (DFF_X1)
                                  2.17   data arrival time

                          2.03    2.03   clock core_clock (rise edge)
                          0.00    2.03   clock source latency
     1   38.93    0.00    0.00    2.03 ^ clock (in)
                                         clock (net)
                  0.03    0.02    2.06 ^ clkbuf_0_clock/A (BUF_X4)
     4   74.66    0.04    0.06    2.12 ^ clkbuf_0_clock/Z (BUF_X4)
                                         clknet_0_clock (net)
                  0.04    0.01    2.13 ^ clkbuf_2_2_0_clock/A (BUF_X4)
     4   38.06    0.02    0.05    2.17 ^ clkbuf_2_2_0_clock/Z (BUF_X4)
                                         clknet_2_2_0_clock (net)
                  0.02    0.00    2.18 ^ clkbuf_4_8__f_clock/A (BUF_X4)
    10   57.15    0.03    0.05    2.23 ^ clkbuf_4_8__f_clock/Z (BUF_X4)
                                         clknet_4_8__leaf_clock (net)
                  0.03    0.00    2.23 ^ clkbuf_leaf_23_clock/A (BUF_X4)
    30   41.96    0.03    0.05    2.28 ^ clkbuf_leaf_23_clock/Z (BUF_X4)
                                         clknet_leaf_23_clock (net)
                  0.03    0.00    2.28 ^ frontend/_6461_/CK (DFF_X1)
                          0.00    2.28   clock reconvergence pessimism
                         -0.03    2.25   library setup time
                                  2.25   data required time
-----------------------------------------------------------------------------
                                  2.25   data required time
                                 -2.17   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
core/_12830_/Z                        120.85  123.44   -2.59 (VIOLATED)
core/csr/_4719_/ZN                     63.32   65.68   -2.36 (VIOLATED)
core/_13054_/ZN                        63.32   63.85   -0.52 (VIOLATED)
core/csr/_4830_/ZN                     63.32   63.50   -0.17 (VIOLATED)


==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.06434094905853271

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3241

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
-2.5918664932250977

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0214

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 4

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
2.1679

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
0.0804

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
3.708658

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.30e-02   8.05e-03   3.57e-04   3.15e-02  16.7%
Combinational          7.74e-02   7.65e-02   8.03e-04   1.55e-01  82.0%
Macro                  2.25e-03   1.29e-05   1.63e-04   2.43e-03   1.3%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.03e-01   8.46e-02   1.32e-03   1.89e-01 100.0%
                          54.5%      44.8%       0.7%

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 55269 u^2 29% utilization.


==========================================================================
check_antennas
--------------------------------------------------------------------------
[WARNING ANT-0011] -report_violating_nets is deprecated.
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO FLW-0007] clock core_clock period 2.032200
[INFO FLW-0008] Clock core_clock period 1.854
[INFO FLW-0009] Clock core_clock slack 0.080
[INFO FLW-0011] Path endpoint count 8134
Elapsed time: 0:08.16[h:]min:sec. CPU time: user 8.01 sys 0.15 (99%). Peak memory: 561064KB.
