2
~M 0 "" 0 $root
~A 1 "" 0 $root
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 19197 ALTERA_LNSIM_MEMORY_INITIALIZATION
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 19197 ALTERA_LNSIM_MEMORY_INITIALIZATION
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 22500 altera_arriav_pll
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 22500 altera_arriav_pll
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 24536 altera_arriavgz_pll
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 24536 altera_arriavgz_pll
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 26572 altera_cyclonev_pll
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 26572 altera_cyclonev_pll
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 1486 altera_generic_pll_functions
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 1486 altera_generic_pll_functions
~M 3 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 30840 altera_iopll
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 30840 altera_iopll
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 34133 altera_iopll_rotation_lcells
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 34133 altera_iopll_rotation_lcells
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 4 altera_lnsim_functions
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 4 altera_lnsim_functions
~M 3 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 5815 altera_mult_add
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 5815 altera_mult_add
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 6919 altera_mult_add_rtl
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 6919 altera_mult_add_rtl
~M 3 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 27965 altera_pll
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 27965 altera_pll
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 34206 altera_pll_dps_lcell_comb
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 34206 altera_pll_dps_lcell_comb
~M 3 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 11302 altera_pll_reconfig_tasks
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 11302 altera_pll_reconfig_tasks
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 20461 altera_stratixv_pll
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 20461 altera_stratixv_pll
~M 3 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 16238 altera_syncram
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 16238 altera_syncram
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 19104 altera_syncram_forwarding_logic
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 19104 altera_syncram_forwarding_logic
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 9479 ama_adder_function
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 9479 ama_adder_function
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 10300 ama_chainout_adder_accumulator_function
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 10300 ama_chainout_adder_accumulator_function
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 9087 ama_coef_reg_ext_function
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 9087 ama_coef_reg_ext_function
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 8758 ama_data_split_reg_ext_function
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 8758 ama_data_split_reg_ext_function
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 8469 ama_dynamic_signed_function
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 8469 ama_dynamic_signed_function
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 11150 ama_latency_function
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 11150 ama_latency_function
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 9789 ama_multiplier_function
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 9789 ama_multiplier_function
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 10034 ama_preadder_function
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 10034 ama_preadder_function
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 8529 ama_register_function
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 8529 ama_register_function
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 8657 ama_register_with_ext_function
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 8657 ama_register_with_ext_function
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 10917 ama_scanchain
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 10917 ama_scanchain
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 8411 ama_signed_extension_function
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 8411 ama_signed_extension_function
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 10610 ama_systolic_adder_function
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 10610 ama_systolic_adder_function
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 5503 common_14nm_lutram_register
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 5503 common_14nm_lutram_register
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 5241 common_28nm_lutram_register
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 5241 common_28nm_lutram_register
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 4579 common_28nm_mlab_cell_core
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 4579 common_28nm_mlab_cell_core
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 4496 common_28nm_mlab_cell_pulse_generator
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 4496 common_28nm_mlab_cell_pulse_generator
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 4539 common_28nm_mlab_latch
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 4539 common_28nm_mlab_latch
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 2886 common_28nm_ram_block
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 2886 common_28nm_ram_block
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 2767 common_28nm_ram_pulse_generator
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 2767 common_28nm_ram_pulse_generator
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 2812 common_28nm_ram_register
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 2812 common_28nm_ram_register
~M 3 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 4737 common_porta_latches
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 4737 common_porta_latches
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 4976 common_porta_registers
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 4976 common_porta_registers
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 30680 dprio_init
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 30680 dprio_init
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 30601 dps_extra_kick
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 30601 dps_extra_kick
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 30759 dps_pulse_gen
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 30759 dps_pulse_gen
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 32142 dps_pulse_gen_fourteennm_iopll
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 32142 dps_pulse_gen_fourteennm_iopll
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 31402 dps_pulse_gen_iopll
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 31402 dps_pulse_gen_iopll
~M 3 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 31619 fourteennm_altera_iopll
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 31619 fourteennm_altera_iopll
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 32218 fourteennm_iopll_functions
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 32218 fourteennm_iopll_functions
~M 3 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 32330 fourteennm_simple_iopll
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 32330 fourteennm_simple_iopll
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 32697 fourteennm_sub_iopll
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 32697 fourteennm_sub_iopll
~M 3 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 5324 generic_14nm_mlab_cell_impl
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 5324 generic_14nm_mlab_cell_impl
~M 3 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 4812 generic_28nm_hp_mlab_cell_impl
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 4812 generic_28nm_hp_mlab_cell_impl
~M 3 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 5062 generic_28nm_lc_mlab_cell_impl
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 5062 generic_28nm_lc_mlab_cell_impl
~M 3 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 2394 generic_cdr
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 2394 generic_cdr
~M 3 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 5597 generic_device_pll
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 5597 generic_device_pll
~M 3 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 4269 generic_m10k
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 4269 generic_m10k
~M 3 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 4038 generic_m20k
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 4038 generic_m20k
~M 3 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 5585 generic_mux
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 5585 generic_mux
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 1605 generic_pll
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 1605 generic_pll
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 34306 iopll_bootstrap
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 34306 iopll_bootstrap
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 31462 twentynm_iopll_arlol
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 31462 twentynm_iopll_arlol
~M 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 33519 twentynm_iopll_ip
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv" 33519 twentynm_iopll_ip
