This verilog code allows changes on data lines to be logged along with a timestamp from a 64 bit counter. The design supports 2 channels with a depth of 512 words.
