{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 19 21:12:40 2019 " "Info: Processing started: Fri Jul 19 21:12:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off canal_Rx -c canal_Rx " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off canal_Rx -c canal_Rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detecteur_preambule.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file detecteur_preambule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detecteur_preambule-arec " "Info: Found design unit 1: detecteur_preambule-arec" {  } { { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 detecteur_preambule " "Info: Found entity 1: detecteur_preambule" {  } { { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "canal_Rx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file canal_Rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 canal_Rx-arch " "Info: Found design unit 1: canal_Rx-arch" {  } { { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 canal_Rx " "Info: Found entity 1: canal_Rx" {  } { { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "canal_Rx " "Info: Elaborating entity \"canal_Rx\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty canal_Rx.vhd(30) " "Warning (10036): Verilog HDL or VHDL warning at canal_Rx.vhd(30): object \"empty\" assigned a value but never read" {  } { { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r12 canal_Rx.vhd(36) " "Warning (10036): Verilog HDL or VHDL warning at canal_Rx.vhd(36): object \"r12\" assigned a value but never read" {  } { { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fifo_rx.vhd 2 1 " "Warning: Using design file fifo_rx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_rx-SYN " "Info: Found design unit 1: fifo_rx-SYN" {  } { { "fifo_rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/fifo_rx.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fifo_rx " "Info: Found entity 1: fifo_rx" {  } { { "fifo_rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/fifo_rx.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_rx fifo_rx:u1 " "Info: Elaborating entity \"fifo_rx\" for hierarchy \"fifo_rx:u1\"" {  } { { "canal_Rx.vhd" "u1" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 123 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo_rx:u1\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"fifo_rx:u1\|scfifo:scfifo_component\"" {  } { { "fifo_rx.vhd" "scfifo_component" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/fifo_rx.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_rx:u1\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"fifo_rx:u1\|scfifo:scfifo_component\"" {  } { { "fifo_rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/fifo_rx.vhd" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_rx:u1\|scfifo:scfifo_component " "Info: Instantiated megafunction \"fifo_rx:u1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Info: Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Info: Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fifo_rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/fifo_rx.vhd" 97 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_6d31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_6d31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_6d31 " "Info: Found entity 1: scfifo_6d31" {  } { { "db/scfifo_6d31.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/scfifo_6d31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_6d31 fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated " "Info: Elaborating entity \"scfifo_6d31\" for hierarchy \"fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_dj31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_dj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_dj31 " "Info: Found entity 1: a_dpfifo_dj31" {  } { { "db/a_dpfifo_dj31.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/a_dpfifo_dj31.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_dj31 fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo " "Info: Elaborating entity \"a_dpfifo_dj31\" for hierarchy \"fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\"" {  } { { "db/scfifo_6d31.tdf" "dpfifo" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/scfifo_6d31.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_t7f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_t7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_t7f " "Info: Found entity 1: a_fefifo_t7f" {  } { { "db/a_fefifo_t7f.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/a_fefifo_t7f.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_t7f fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|a_fefifo_t7f:fifo_state " "Info: Elaborating entity \"a_fefifo_t7f\" for hierarchy \"fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|a_fefifo_t7f:fifo_state\"" {  } { { "db/a_dpfifo_dj31.tdf" "fifo_state" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/a_dpfifo_dj31.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sj7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_sj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sj7 " "Info: Found entity 1: cntr_sj7" {  } { { "db/cntr_sj7.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/cntr_sj7.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sj7 fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|a_fefifo_t7f:fifo_state\|cntr_sj7:count_usedw " "Info: Elaborating entity \"cntr_sj7\" for hierarchy \"fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|a_fefifo_t7f:fifo_state\|cntr_sj7:count_usedw\"" {  } { { "db/a_fefifo_t7f.tdf" "count_usedw" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/a_fefifo_t7f.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_vt01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_vt01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_vt01 " "Info: Found entity 1: dpram_vt01" {  } { { "db/dpram_vt01.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/dpram_vt01.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_vt01 fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram " "Info: Elaborating entity \"dpram_vt01\" for hierarchy \"fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\"" {  } { { "db/a_dpfifo_dj31.tdf" "FIFOram" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/a_dpfifo_dj31.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6sj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6sj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6sj1 " "Info: Found entity 1: altsyncram_6sj1" {  } { { "db/altsyncram_6sj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/altsyncram_6sj1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6sj1 fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2 " "Info: Elaborating entity \"altsyncram_6sj1\" for hierarchy \"fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\"" {  } { { "db/dpram_vt01.tdf" "altsyncram2" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/dpram_vt01.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gjb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gjb " "Info: Found entity 1: cntr_gjb" {  } { { "db/cntr_gjb.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/cntr_gjb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gjb fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|cntr_gjb:rd_ptr_count " "Info: Elaborating entity \"cntr_gjb\" for hierarchy \"fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|cntr_gjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_dj31.tdf" "rd_ptr_count" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/a_dpfifo_dj31.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "decod_manchester.vhd 2 1 " "Warning: Using design file decod_manchester.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod_manchester-bhv " "Info: Found design unit 1: decod_manchester-bhv" {  } { { "decod_manchester.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/decod_manchester.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decod_manchester " "Info: Found entity 1: decod_manchester" {  } { { "decod_manchester.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/decod_manchester.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_manchester decod_manchester:u2 " "Info: Elaborating entity \"decod_manchester\" for hierarchy \"decod_manchester:u2\"" {  } { { "canal_Rx.vhd" "u2" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 125 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detecteur_preambule detecteur_preambule:u3 " "Info: Elaborating entity \"detecteur_preambule\" for hierarchy \"detecteur_preambule:u3\"" {  } { { "canal_Rx.vhd" "u3" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tester1 detecteur_preambule.vhd(16) " "Warning (10540): VHDL Signal Declaration warning at detecteur_preambule.vhd(16): used explicit default value for signal \"tester1\" because signal was never assigned a value" {  } { { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tester2 detecteur_preambule.vhd(17) " "Warning (10540): VHDL Signal Declaration warning at detecteur_preambule.vhd(17): used explicit default value for signal \"tester2\" because signal was never assigned a value" {  } { { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "data_generator.vhd 2 1 " "Warning: Using design file data_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_generator-bhv " "Info: Found design unit 1: data_generator-bhv" {  } { { "data_generator.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/data_generator.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 data_generator " "Info: Found entity 1: data_generator" {  } { { "data_generator.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/data_generator.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_generator data_generator:u4 " "Info: Elaborating entity \"data_generator\" for hierarchy \"data_generator:u4\"" {  } { { "canal_Rx.vhd" "u4" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r1 data_generator.vhd(23) " "Warning (10036): Verilog HDL or VHDL warning at data_generator.vhd(23): object \"r1\" assigned a value but never read" {  } { { "data_generator.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/data_generator.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "canal_tx.vhd 2 1 " "Warning: Using design file canal_tx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 canal_tx-arch " "Info: Found design unit 1: canal_tx-arch" {  } { { "canal_tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_tx.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 canal_tx " "Info: Found entity 1: canal_tx" {  } { { "canal_tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_tx.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "canal_tx canal_tx:u5 " "Info: Elaborating entity \"canal_tx\" for hierarchy \"canal_tx:u5\"" {  } { { "canal_Rx.vhd" "u5" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r23 canal_tx.vhd(51) " "Warning (10036): Verilog HDL or VHDL warning at canal_tx.vhd(51): object \"r23\" assigned a value but never read" {  } { { "canal_tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_tx.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fifo.vhd 2 1 " "Warning: Using design file fifo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Info: Found design unit 1: fifo-SYN" {  } { { "fifo.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/fifo.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Info: Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/fifo.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo canal_tx:u5\|fifo:U1 " "Info: Elaborating entity \"fifo\" for hierarchy \"canal_tx:u5\|fifo:U1\"" {  } { { "canal_tx.vhd" "U1" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_tx.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo canal_tx:u5\|fifo:U1\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"canal_tx:u5\|fifo:U1\|scfifo:scfifo_component\"" {  } { { "fifo.vhd" "scfifo_component" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/fifo.vhd" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "canal_tx:u5\|fifo:U1\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"canal_tx:u5\|fifo:U1\|scfifo:scfifo_component\"" {  } { { "fifo.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/fifo.vhd" 93 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "canal_tx:u5\|fifo:U1\|scfifo:scfifo_component " "Info: Instantiated megafunction \"canal_tx:u5\|fifo:U1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Info: Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Info: Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fifo.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/fifo.vhd" 93 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_uq21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_uq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_uq21 " "Info: Found entity 1: scfifo_uq21" {  } { { "db/scfifo_uq21.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/scfifo_uq21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_uq21 canal_tx:u5\|fifo:U1\|scfifo:scfifo_component\|scfifo_uq21:auto_generated " "Info: Elaborating entity \"scfifo_uq21\" for hierarchy \"canal_tx:u5\|fifo:U1\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5131.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_5131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5131 " "Info: Found entity 1: a_dpfifo_5131" {  } { { "db/a_dpfifo_5131.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/a_dpfifo_5131.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5131 canal_tx:u5\|fifo:U1\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\|a_dpfifo_5131:dpfifo " "Info: Elaborating entity \"a_dpfifo_5131\" for hierarchy \"canal_tx:u5\|fifo:U1\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\|a_dpfifo_5131:dpfifo\"" {  } { { "db/scfifo_uq21.tdf" "dpfifo" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/scfifo_uq21.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_u7e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_u7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_u7e " "Info: Found entity 1: a_fefifo_u7e" {  } { { "db/a_fefifo_u7e.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/a_fefifo_u7e.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_u7e canal_tx:u5\|fifo:U1\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\|a_dpfifo_5131:dpfifo\|a_fefifo_u7e:fifo_state " "Info: Elaborating entity \"a_fefifo_u7e\" for hierarchy \"canal_tx:u5\|fifo:U1\|scfifo:scfifo_component\|scfifo_uq21:auto_generated\|a_dpfifo_5131:dpfifo\|a_fefifo_u7e:fifo_state\"" {  } { { "db/a_dpfifo_5131.tdf" "fifo_state" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/a_dpfifo_5131.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "manchester_comb.vhd 2 1 " "Warning: Using design file manchester_comb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 manchester_comb-arch " "Info: Found design unit 1: manchester_comb-arch" {  } { { "manchester_comb.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/manchester_comb.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 manchester_comb " "Info: Found entity 1: manchester_comb" {  } { { "manchester_comb.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/manchester_comb.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manchester_comb canal_tx:u5\|manchester_comb:U2 " "Info: Elaborating entity \"manchester_comb\" for hierarchy \"canal_tx:u5\|manchester_comb:U2\"" {  } { { "canal_tx.vhd" "U2" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_tx.vhd" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/mux.vhd " "Warning: Entity \"mux\" obtained from \"C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/mux.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux.vhd 2 1 " "Warning: Using design file mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-amux " "Info: Found design unit 1: mux-amux" {  } { { "mux.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/mux.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Info: Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/mux.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux canal_tx:u5\|mux:U3 " "Info: Elaborating entity \"mux\" for hierarchy \"canal_tx:u5\|mux:U3\"" {  } { { "canal_tx.vhd" "U3" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_tx.vhd" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_ALTSHIFT_TAPS_INFERRED" "reg_in\[1455\]~0 " "Info: Inferred altshift_taps megafunction from the following design logic: \"reg_in\[1455\]~0\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Info: Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 1454 " "Info: Parameter TAP_DISTANCE set to 1454" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Info: Parameter WIDTH set to 1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "canal_Rx.vhd" "reg_in\[1455\]~0" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 22 -1 0 } }  } 0 0 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_ALTSHIFT_TAPS_INFERRED" "canal_tx:u5\|reg_out\[1455\]~0 " "Info: Inferred altshift_taps megafunction from the following design logic: \"canal_tx:u5\|reg_out\[1455\]~0\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Info: Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 1454 " "Info: Parameter TAP_DISTANCE set to 1454" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Info: Parameter WIDTH set to 1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "canal_tx.vhd" "reg_out\[1455\]~0" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_tx.vhd" 35 -1 0 } }  } 0 0 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altshift_taps:reg_in_rtl_0 " "Info: Elaborated megafunction instantiation \"altshift_taps:reg_in_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altshift_taps:reg_in_rtl_0 " "Info: Instantiated megafunction \"altshift_taps:reg_in_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Info: Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 1454 " "Info: Parameter \"TAP_DISTANCE\" = \"1454\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Info: Parameter \"WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e4n.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/shift_taps_e4n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e4n " "Info: Found entity 1: shift_taps_e4n" {  } { { "db/shift_taps_e4n.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/shift_taps_e4n.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k6b1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_k6b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k6b1 " "Info: Found entity 1: altsyncram_k6b1" {  } { { "db/altsyncram_k6b1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/altsyncram_k6b1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tqf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_tqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tqf " "Info: Found entity 1: cntr_tqf" {  } { { "db/cntr_tqf.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/cntr_tqf.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mdc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mdc " "Info: Found entity 1: cmpr_mdc" {  } { { "db/cmpr_mdc.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/cmpr_mdc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jah.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_jah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jah " "Info: Found entity 1: cntr_jah" {  } { { "db/cntr_jah.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/cntr_jah.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "db/shift_taps_e4n.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/shift_taps_e4n.tdf" 39 2 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "808 " "Info: Implemented 808 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "755 " "Info: Implemented 755 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Info: Implemented 18 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 19 21:12:53 2019 " "Info: Processing ended: Fri Jul 19 21:12:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
