<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>eapreg.h source code [netbsd/sys/dev/pci/eapreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/eapreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='eapreg.h.html'>eapreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: eapreg.h,v 1.13 2008/04/28 20:23:54 martin Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1998, 1999 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Lennart Augustsson &lt;augustss@NetBSD.org&gt; and Charles M. Hannum.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/*</i></td></tr>
<tr><th id="33">33</th><td><i> * ES1370/ES1371/ES1373 registers</i></td></tr>
<tr><th id="34">34</th><td><i> */</i></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/EAP_ICSC" data-ref="_M/EAP_ICSC">EAP_ICSC</dfn>		0x00    /* interrupt / chip select control */</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#define  <dfn class="macro" id="_M/EAP_SERR_DISABLE" data-ref="_M/EAP_SERR_DISABLE">EAP_SERR_DISABLE</dfn>	0x00000001 /* do not present SERR on PCI bus */</u></td></tr>
<tr><th id="39">39</th><td><u>#define  <dfn class="macro" id="_M/E1371_PCICLKDIS" data-ref="_M/E1371_PCICLKDIS">E1371_PCICLKDIS</dfn>	0x00000001 /* PCIclk to essential modules only*/</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#define  <dfn class="macro" id="_M/EAP_CDC_EN" data-ref="_M/EAP_CDC_EN">EAP_CDC_EN</dfn>		0x00000002 /* enable codec i/f */</u></td></tr>
<tr><th id="42">42</th><td><u>#define  <dfn class="macro" id="_M/E1371_XTALCKDIS" data-ref="_M/E1371_XTALCKDIS">E1371_XTALCKDIS</dfn>	0x00000002 /* gate xtal clk to all modules */</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#define  <dfn class="macro" id="_M/EAP_JYSTK_EN" data-ref="_M/EAP_JYSTK_EN">EAP_JYSTK_EN</dfn>		0x00000004</u></td></tr>
<tr><th id="45">45</th><td><u>#define  <dfn class="macro" id="_M/EAP_UART_EN" data-ref="_M/EAP_UART_EN">EAP_UART_EN</dfn>		0x00000008</u></td></tr>
<tr><th id="46">46</th><td><u>#define  <dfn class="macro" id="_M/EAP_ADC_EN" data-ref="_M/EAP_ADC_EN">EAP_ADC_EN</dfn>		0x00000010</u></td></tr>
<tr><th id="47">47</th><td><u>#define  <dfn class="macro" id="_M/EAP_DAC2_EN" data-ref="_M/EAP_DAC2_EN">EAP_DAC2_EN</dfn>		0x00000020 /* intended as CODEC DAC */</u></td></tr>
<tr><th id="48">48</th><td><u>#define  <dfn class="macro" id="_M/EAP_DAC1_EN" data-ref="_M/EAP_DAC1_EN">EAP_DAC1_EN</dfn>		0x00000040 /* intended as CODEC FM DAC */</u></td></tr>
<tr><th id="49">49</th><td><u>#define  <dfn class="macro" id="_M/EAP_BREQ" data-ref="_M/EAP_BREQ">EAP_BREQ</dfn>		0x00000080</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><u>#define  <dfn class="macro" id="_M/EAP_XCTL0" data-ref="_M/EAP_XCTL0">EAP_XCTL0</dfn>		0x00000100 /* a gp out pin on 1370 */</u></td></tr>
<tr><th id="52">52</th><td><u>#define  <dfn class="macro" id="_M/EAP_M_CB" data-ref="_M/EAP_M_CB">EAP_M_CB</dfn>		0x00000200 /* rec src mpeg (!adc) */</u></td></tr>
<tr><th id="53">53</th><td><u>#define  <dfn class="macro" id="_M/E1371_PDLEV" data-ref="_M/E1371_PDLEV">E1371_PDLEV</dfn>(n)		((n)&lt;&lt;8)   /* pwr dwn lvl D0 - D3 */</u></td></tr>
<tr><th id="54">54</th><td><u>#define  <dfn class="macro" id="_M/E1371_PDLEVBITS" data-ref="_M/E1371_PDLEVBITS">E1371_PDLEVBITS</dfn>	0x00000300</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><u>#define  <dfn class="macro" id="_M/EAP_CCB_INTRM" data-ref="_M/EAP_CCB_INTRM">EAP_CCB_INTRM</dfn>		0x00000400 /* enable CCB module voice intrs */</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><u>#define  <dfn class="macro" id="_M/EAP_DAC_SYNC" data-ref="_M/EAP_DAC_SYNC">EAP_DAC_SYNC</dfn>		0x00000800</u></td></tr>
<tr><th id="59">59</th><td><u>#define  <dfn class="macro" id="_M/E1371_M_CB" data-ref="_M/E1371_M_CB">E1371_M_CB</dfn>		0x00000800 /* rec src i2s (!adc); cf EAP_M_CB!*/</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#define  <dfn class="macro" id="_M/EAP_WTSRSEL" data-ref="_M/EAP_WTSRSEL">EAP_WTSRSEL</dfn>		0x00003000</u></td></tr>
<tr><th id="62">62</th><td><u>#define   <dfn class="macro" id="_M/EAP_WTSRSEL_5" data-ref="_M/EAP_WTSRSEL_5">EAP_WTSRSEL_5</dfn>		0x00000000</u></td></tr>
<tr><th id="63">63</th><td><u>#define   <dfn class="macro" id="_M/EAP_WTSRSEL_11" data-ref="_M/EAP_WTSRSEL_11">EAP_WTSRSEL_11</dfn>	0x00001000</u></td></tr>
<tr><th id="64">64</th><td><u>#define   <dfn class="macro" id="_M/EAP_WTSRSEL_22" data-ref="_M/EAP_WTSRSEL_22">EAP_WTSRSEL_22</dfn>	0x00002000</u></td></tr>
<tr><th id="65">65</th><td><u>#define   <dfn class="macro" id="_M/EAP_WTSRSEL_44" data-ref="_M/EAP_WTSRSEL_44">EAP_WTSRSEL_44</dfn>	0x00003000</u></td></tr>
<tr><th id="66">66</th><td><u>#define  <dfn class="macro" id="_M/E1371_PWR_INTRM" data-ref="_M/E1371_PWR_INTRM">E1371_PWR_INTRM</dfn>	0x00001000 /* ena intr on pwr lvl change */</u></td></tr>
<tr><th id="67">67</th><td><u>#define  <dfn class="macro" id="_M/E1371_ADC_STOP" data-ref="_M/E1371_ADC_STOP">E1371_ADC_STOP</dfn>		0x00002000 /* cf EAP_ADC_STOP! */</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><u>#define  <dfn class="macro" id="_M/EAP_M_SBB" data-ref="_M/EAP_M_SBB">EAP_M_SBB</dfn>		0x00004000</u></td></tr>
<tr><th id="70">70</th><td><u>#define  <dfn class="macro" id="_M/E1371_SYNC_RES" data-ref="_M/E1371_SYNC_RES">E1371_SYNC_RES</dfn>		0x00004000</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><u>#define  <dfn class="macro" id="_M/EAP_MSFMTSEL" data-ref="_M/EAP_MSFMTSEL">EAP_MSFMTSEL</dfn>		0x00008000</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><u>#define  <dfn class="macro" id="_M/EAP_DAC_EN" data-ref="_M/EAP_DAC_EN">EAP_DAC_EN</dfn>(i)		(EAP_DAC2_EN &lt;&lt; (i)) /* yes, it's twisted */</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><u>#define  <dfn class="macro" id="_M/EAP_SET_PCLKDIV" data-ref="_M/EAP_SET_PCLKDIV">EAP_SET_PCLKDIV</dfn>(n)	(((n)&amp;0x1fff)&lt;&lt;16)</u></td></tr>
<tr><th id="77">77</th><td><u>#define  <dfn class="macro" id="_M/EAP_GET_PCLKDIV" data-ref="_M/EAP_GET_PCLKDIV">EAP_GET_PCLKDIV</dfn>(n)	(((n)&gt;&gt;16)&amp;0x1fff)</u></td></tr>
<tr><th id="78">78</th><td><u>#define  <dfn class="macro" id="_M/EAP_PCLKBITS" data-ref="_M/EAP_PCLKBITS">EAP_PCLKBITS</dfn>		0x1fff0000</u></td></tr>
<tr><th id="79">79</th><td><u>#define  <dfn class="macro" id="_M/E1371_OUT_GPIO" data-ref="_M/E1371_OUT_GPIO">E1371_OUT_GPIO</dfn>(n)	(((n)&amp;0xf)&lt;&lt;16)</u></td></tr>
<tr><th id="80">80</th><td><u>#define  <dfn class="macro" id="_M/E1371_IN_GPIO" data-ref="_M/E1371_IN_GPIO">E1371_IN_GPIO</dfn>(n)	(((n)&gt;&gt;20)&amp;0xf)</u></td></tr>
<tr><th id="81">81</th><td><u>#define  <dfn class="macro" id="_M/E1371_OUTGPIOBITS" data-ref="_M/E1371_OUTGPIOBITS">E1371_OUTGPIOBITS</dfn>	0x000f0000</u></td></tr>
<tr><th id="82">82</th><td><u>#define  <dfn class="macro" id="_M/E1371_INGPIOBITS" data-ref="_M/E1371_INGPIOBITS">E1371_INGPIOBITS</dfn>	0x00f00000</u></td></tr>
<tr><th id="83">83</th><td><u>#define  <dfn class="macro" id="_M/E1371_JOY_ASEL" data-ref="_M/E1371_JOY_ASEL">E1371_JOY_ASEL</dfn>(n)	(((n)&amp;3)&lt;&lt;24)</u></td></tr>
<tr><th id="84">84</th><td><u>#define  <dfn class="macro" id="_M/E1371_JOY_ASELBITS" data-ref="_M/E1371_JOY_ASELBITS">E1371_JOY_ASELBITS</dfn>	0x03000000</u></td></tr>
<tr><th id="85">85</th><td><u>#define  <dfn class="macro" id="_M/E1373_SPDIFEN_B" data-ref="_M/E1373_SPDIFEN_B">E1373_SPDIFEN_B</dfn>	0x04000000 /* spdif generated (!spdif thru) */</u></td></tr>
<tr><th id="86">86</th><td><u>#define  <dfn class="macro" id="_M/E1373_RECEN_B" data-ref="_M/E1373_RECEN_B">E1373_RECEN_B</dfn>		0x08000000 /* !(rec monitor to spdif out) */</u></td></tr>
<tr><th id="87">87</th><td><u>#define  <dfn class="macro" id="_M/E1373_TEST_BIT" data-ref="_M/E1373_TEST_BIT">E1373_TEST_BIT</dfn>		0x10000000 /* 0 except to test block preamble */</u></td></tr>
<tr><th id="88">88</th><td><u>#define  <dfn class="macro" id="_M/E1373_BYPASS_R" data-ref="_M/E1373_BYPASS_R">E1373_BYPASS_R</dfn>		0x20000000 /* rec bypass rate converter */</u></td></tr>
<tr><th id="89">89</th><td><u>#define  <dfn class="macro" id="_M/EAP_XCTL1" data-ref="_M/EAP_XCTL1">EAP_XCTL1</dfn>		0x40000000 /* a gp out pin on 1370 */</u></td></tr>
<tr><th id="90">90</th><td><u>#define  <dfn class="macro" id="_M/E1373_BYPASS_P2" data-ref="_M/E1373_BYPASS_P2">E1373_BYPASS_P2</dfn>	0x40000000 /* play2 bypass rate converter */</u></td></tr>
<tr><th id="91">91</th><td><u>#define  <dfn class="macro" id="_M/EAP_ADC_STOP" data-ref="_M/EAP_ADC_STOP">EAP_ADC_STOP</dfn>		0x80000000</u></td></tr>
<tr><th id="92">92</th><td><u>#define  <dfn class="macro" id="_M/E1373_BYPASS_P1" data-ref="_M/E1373_BYPASS_P1">E1373_BYPASS_P1</dfn>	0x80000000 /* play1 bypass rate converter */</u></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/EAP_ICSS" data-ref="_M/EAP_ICSS">EAP_ICSS</dfn>		0x04	/* interrupt / chip select status */</u></td></tr>
<tr><th id="95">95</th><td>					<i>/* on the 5880 control / status */</i></td></tr>
<tr><th id="96">96</th><td><u>#define  <dfn class="macro" id="_M/EAP_I_ADC" data-ref="_M/EAP_I_ADC">EAP_I_ADC</dfn>		0x00000001</u></td></tr>
<tr><th id="97">97</th><td><u>#define  <dfn class="macro" id="_M/EAP_I_DAC2" data-ref="_M/EAP_I_DAC2">EAP_I_DAC2</dfn>		0x00000002</u></td></tr>
<tr><th id="98">98</th><td><u>#define  <dfn class="macro" id="_M/EAP_I_DAC1" data-ref="_M/EAP_I_DAC1">EAP_I_DAC1</dfn>		0x00000004</u></td></tr>
<tr><th id="99">99</th><td><u>#define  <dfn class="macro" id="_M/EAP_I_UART" data-ref="_M/EAP_I_UART">EAP_I_UART</dfn>		0x00000008</u></td></tr>
<tr><th id="100">100</th><td><u>#define  <dfn class="macro" id="_M/EAP_I_MCCB" data-ref="_M/EAP_I_MCCB">EAP_I_MCCB</dfn>		0x00000010</u></td></tr>
<tr><th id="101">101</th><td><u>#define  <dfn class="macro" id="_M/EAP_VC" data-ref="_M/EAP_VC">EAP_VC</dfn>			0x00000060</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><u>#define  <dfn class="macro" id="_M/EAP_CWRIP" data-ref="_M/EAP_CWRIP">EAP_CWRIP</dfn>		0x00000100</u></td></tr>
<tr><th id="104">104</th><td><u>#define  <dfn class="macro" id="_M/E1371_SYNC_ERR" data-ref="_M/E1371_SYNC_ERR">E1371_SYNC_ERR</dfn>		0x00000100</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><u>#define  <dfn class="macro" id="_M/EAP_CBUSY" data-ref="_M/EAP_CBUSY">EAP_CBUSY</dfn>		0x00000200 /* tied 1 on 1371, 1373 */</u></td></tr>
<tr><th id="107">107</th><td><u>#define  <dfn class="macro" id="_M/EAP_CSTAT" data-ref="_M/EAP_CSTAT">EAP_CSTAT</dfn>		0x00000400 /* tied 1 on 1371, 1373 */</u></td></tr>
<tr><th id="108">108</th><td><u>#define  <dfn class="macro" id="_M/E1373_GPIO_INT" data-ref="_M/E1373_GPIO_INT">E1373_GPIO_INT</dfn>(n)	(((n)&gt;&gt;12)&amp;0xf) /* which gpios interrupted */</u></td></tr>
<tr><th id="109">109</th><td><u>#define  <dfn class="macro" id="_M/E1373_TEST_MODE" data-ref="_M/E1373_TEST_MODE">E1373_TEST_MODE</dfn>	0x00010000</u></td></tr>
<tr><th id="110">110</th><td><u>#define  <dfn class="macro" id="_M/E1373_TEST_SPDIF" data-ref="_M/E1373_TEST_SPDIF">E1373_TEST_SPDIF</dfn>	0x00020000</u></td></tr>
<tr><th id="111">111</th><td><u>#define  <dfn class="macro" id="_M/E1373_ENABLE_SPDIF" data-ref="_M/E1373_ENABLE_SPDIF">E1373_ENABLE_SPDIF</dfn>	0x00040000</u></td></tr>
<tr><th id="112">112</th><td><u>#define  <dfn class="macro" id="_M/E1373_GPIO_INTEN" data-ref="_M/E1373_GPIO_INTEN">E1373_GPIO_INTEN</dfn>(n)	(((n)&amp;0xf)&lt;&lt;20)</u></td></tr>
<tr><th id="113">113</th><td><u>#define  <dfn class="macro" id="_M/EAP_CT5880_AC97_RESET" data-ref="_M/EAP_CT5880_AC97_RESET">EAP_CT5880_AC97_RESET</dfn>	0x20000000</u></td></tr>
<tr><th id="114">114</th><td><u>#define  <dfn class="macro" id="_M/EAP_INTR" data-ref="_M/EAP_INTR">EAP_INTR</dfn>		0x80000000</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/EAP_UART_DATA" data-ref="_M/EAP_UART_DATA">EAP_UART_DATA</dfn>		0x08</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/EAP_UART_STATUS" data-ref="_M/EAP_UART_STATUS">EAP_UART_STATUS</dfn>		0x09</u></td></tr>
<tr><th id="118">118</th><td><u>#define  <dfn class="macro" id="_M/EAP_US_RXRDY" data-ref="_M/EAP_US_RXRDY">EAP_US_RXRDY</dfn>		0x01</u></td></tr>
<tr><th id="119">119</th><td><u>#define  <dfn class="macro" id="_M/EAP_US_TXRDY" data-ref="_M/EAP_US_TXRDY">EAP_US_TXRDY</dfn>		0x02</u></td></tr>
<tr><th id="120">120</th><td><u>#define  <dfn class="macro" id="_M/EAP_US_TXINT" data-ref="_M/EAP_US_TXINT">EAP_US_TXINT</dfn>		0x04</u></td></tr>
<tr><th id="121">121</th><td><u>#define  <dfn class="macro" id="_M/EAP_US_RXINT" data-ref="_M/EAP_US_RXINT">EAP_US_RXINT</dfn>		0x80</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/EAP_UART_CONTROL" data-ref="_M/EAP_UART_CONTROL">EAP_UART_CONTROL</dfn>	0x09</u></td></tr>
<tr><th id="123">123</th><td><u>#define  <dfn class="macro" id="_M/EAP_UC_CNTRL" data-ref="_M/EAP_UC_CNTRL">EAP_UC_CNTRL</dfn>		0x03</u></td></tr>
<tr><th id="124">124</th><td><u>#define  <dfn class="macro" id="_M/EAP_UC_TXINTEN" data-ref="_M/EAP_UC_TXINTEN">EAP_UC_TXINTEN</dfn>		0x20</u></td></tr>
<tr><th id="125">125</th><td><u>#define  <dfn class="macro" id="_M/EAP_UC_TXINTENBITS" data-ref="_M/EAP_UC_TXINTENBITS">EAP_UC_TXINTENBITS</dfn>	0x60</u></td></tr>
<tr><th id="126">126</th><td><u>#define  <dfn class="macro" id="_M/EAP_UC_RXINTEN" data-ref="_M/EAP_UC_RXINTEN">EAP_UC_RXINTEN</dfn>		0x80</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/EAP_UART_RESERVED" data-ref="_M/EAP_UART_RESERVED">EAP_UART_RESERVED</dfn>	0x0a</u></td></tr>
<tr><th id="128">128</th><td><u>#define  <dfn class="macro" id="_M/EAP_UR_TEST_MODE" data-ref="_M/EAP_UR_TEST_MODE">EAP_UR_TEST_MODE</dfn>	0x01</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/EAP_MEMPAGE" data-ref="_M/EAP_MEMPAGE">EAP_MEMPAGE</dfn>		0x0c</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/EAP_CODEC" data-ref="_M/EAP_CODEC">EAP_CODEC</dfn>		0x10</u></td></tr>
<tr><th id="131">131</th><td><u>#define  <dfn class="macro" id="_M/EAP_SET_CODEC" data-ref="_M/EAP_SET_CODEC">EAP_SET_CODEC</dfn>(a,d)	(((a)&lt;&lt;8) | (d))</u></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><i>/*</i></td></tr>
<tr><th id="134">134</th><td><i> * ES1371/ES1373 registers</i></td></tr>
<tr><th id="135">135</th><td><i> */</i></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/E1371_CODEC" data-ref="_M/E1371_CODEC">E1371_CODEC</dfn>		0x14</u></td></tr>
<tr><th id="138">138</th><td><u>#define  <dfn class="macro" id="_M/E1371_CODEC_VALID" data-ref="_M/E1371_CODEC_VALID">E1371_CODEC_VALID</dfn>      0x80000000</u></td></tr>
<tr><th id="139">139</th><td><u>#define  <dfn class="macro" id="_M/E1371_CODEC_WIP" data-ref="_M/E1371_CODEC_WIP">E1371_CODEC_WIP</dfn>	0x40000000</u></td></tr>
<tr><th id="140">140</th><td><u>#define  <dfn class="macro" id="_M/E1371_CODEC_READ" data-ref="_M/E1371_CODEC_READ">E1371_CODEC_READ</dfn>       0x00800000</u></td></tr>
<tr><th id="141">141</th><td><u>#define  <dfn class="macro" id="_M/E1371_SET_CODEC" data-ref="_M/E1371_SET_CODEC">E1371_SET_CODEC</dfn>(a,d)	(((a)&lt;&lt;16) | (d))</u></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/E1371_SRC" data-ref="_M/E1371_SRC">E1371_SRC</dfn>		0x10</u></td></tr>
<tr><th id="144">144</th><td><u>#define  <dfn class="macro" id="_M/E1371_SRC_RAMWE" data-ref="_M/E1371_SRC_RAMWE">E1371_SRC_RAMWE</dfn>	0x01000000</u></td></tr>
<tr><th id="145">145</th><td><u>#define  <dfn class="macro" id="_M/E1371_SRC_RBUSY" data-ref="_M/E1371_SRC_RBUSY">E1371_SRC_RBUSY</dfn>	0x00800000</u></td></tr>
<tr><th id="146">146</th><td><u>#define  <dfn class="macro" id="_M/E1371_SRC_DISABLE" data-ref="_M/E1371_SRC_DISABLE">E1371_SRC_DISABLE</dfn>	0x00400000</u></td></tr>
<tr><th id="147">147</th><td><u>#define  <dfn class="macro" id="_M/E1371_SRC_DISP1" data-ref="_M/E1371_SRC_DISP1">E1371_SRC_DISP1</dfn>	0x00200000</u></td></tr>
<tr><th id="148">148</th><td><u>#define  <dfn class="macro" id="_M/E1371_SRC_DISP2" data-ref="_M/E1371_SRC_DISP2">E1371_SRC_DISP2</dfn>	0x00100000</u></td></tr>
<tr><th id="149">149</th><td><u>#define  <dfn class="macro" id="_M/E1371_SRC_DISREC" data-ref="_M/E1371_SRC_DISREC">E1371_SRC_DISREC</dfn>       0x00080000</u></td></tr>
<tr><th id="150">150</th><td><u>#define  <dfn class="macro" id="_M/E1371_SRC_DATAMASK" data-ref="_M/E1371_SRC_DATAMASK">E1371_SRC_DATAMASK</dfn>	0x0000ffff</u></td></tr>
<tr><th id="151">151</th><td><u>#define  <dfn class="macro" id="_M/E1371_SRC_ADDR" data-ref="_M/E1371_SRC_ADDR">E1371_SRC_ADDR</dfn>(a)	((a)&lt;&lt;25)</u></td></tr>
<tr><th id="152">152</th><td><u>#define  <dfn class="macro" id="_M/E1371_SRC_DATA" data-ref="_M/E1371_SRC_DATA">E1371_SRC_DATA</dfn>(d)	((d) &amp; E1371_SRC_DATAMASK)</u></td></tr>
<tr><th id="153">153</th><td><u>#define  <dfn class="macro" id="_M/E1371_SRC_CTLMASK" data-ref="_M/E1371_SRC_CTLMASK">E1371_SRC_CTLMASK</dfn>	(E1371_SRC_DISABLE | E1371_SRC_DISP1 | \</u></td></tr>
<tr><th id="154">154</th><td><u>				 E1371_SRC_DISP2 | E1371_SRC_DISREC)</u></td></tr>
<tr><th id="155">155</th><td><u>#define  <dfn class="macro" id="_M/E1371_SRC_STATE_MASK" data-ref="_M/E1371_SRC_STATE_MASK">E1371_SRC_STATE_MASK</dfn>   0x00870000</u></td></tr>
<tr><th id="156">156</th><td><u>#define  <dfn class="macro" id="_M/E1371_SRC_STATE_OK" data-ref="_M/E1371_SRC_STATE_OK">E1371_SRC_STATE_OK</dfn>     0x00010000</u></td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/E1371_LEGACY" data-ref="_M/E1371_LEGACY">E1371_LEGACY</dfn>		0x18</u></td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><i>/*</i></td></tr>
<tr><th id="161">161</th><td><i> * ES1371/ES1373 sample rate converter registers</i></td></tr>
<tr><th id="162">162</th><td><i> */</i></td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/ESRC_ADC" data-ref="_M/ESRC_ADC">ESRC_ADC</dfn>		0x78</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/ESRC_DAC1" data-ref="_M/ESRC_DAC1">ESRC_DAC1</dfn>		0x70</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/ESRC_DAC2" data-ref="_M/ESRC_DAC2">ESRC_DAC2</dfn>		0x74</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/ESRC_ADC_VOLL" data-ref="_M/ESRC_ADC_VOLL">ESRC_ADC_VOLL</dfn>		0x6c</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/ESRC_ADC_VOLR" data-ref="_M/ESRC_ADC_VOLR">ESRC_ADC_VOLR</dfn>		0x6d</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/ESRC_DAC1_VOLL" data-ref="_M/ESRC_DAC1_VOLL">ESRC_DAC1_VOLL</dfn>		0x7c</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/ESRC_DAC1_VOLR" data-ref="_M/ESRC_DAC1_VOLR">ESRC_DAC1_VOLR</dfn>		0x7d</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/ESRC_DAC2_VOLL" data-ref="_M/ESRC_DAC2_VOLL">ESRC_DAC2_VOLL</dfn>		0x7e</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/ESRC_DAC2_VOLR" data-ref="_M/ESRC_DAC2_VOLR">ESRC_DAC2_VOLR</dfn>		0x7f</u></td></tr>
<tr><th id="173">173</th><td><u>#define  <dfn class="macro" id="_M/ESRC_TRUNC_N" data-ref="_M/ESRC_TRUNC_N">ESRC_TRUNC_N</dfn>		0x00</u></td></tr>
<tr><th id="174">174</th><td><u>#define  <dfn class="macro" id="_M/ESRC_IREGS" data-ref="_M/ESRC_IREGS">ESRC_IREGS</dfn>		0x01</u></td></tr>
<tr><th id="175">175</th><td><u>#define  <dfn class="macro" id="_M/ESRC_ACF" data-ref="_M/ESRC_ACF">ESRC_ACF</dfn>		0x02</u></td></tr>
<tr><th id="176">176</th><td><u>#define  <dfn class="macro" id="_M/ESRC_VFF" data-ref="_M/ESRC_VFF">ESRC_VFF</dfn>		0x03</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/ESRC_SET_TRUNC" data-ref="_M/ESRC_SET_TRUNC">ESRC_SET_TRUNC</dfn>(n)	((n)&lt;&lt;9)</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/ESRC_SET_N" data-ref="_M/ESRC_SET_N">ESRC_SET_N</dfn>(n)		((n)&lt;&lt;4)</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/ESRC_SMF" data-ref="_M/ESRC_SMF">ESRC_SMF</dfn>		0x8000</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/ESRC_SET_VFI" data-ref="_M/ESRC_SET_VFI">ESRC_SET_VFI</dfn>(n)		((n)&lt;&lt;10)</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/ESRC_SET_ACI" data-ref="_M/ESRC_SET_ACI">ESRC_SET_ACI</dfn>(n)		(n)</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/ESRC_SET_ADC_VOL" data-ref="_M/ESRC_SET_ADC_VOL">ESRC_SET_ADC_VOL</dfn>(n)	((n)&lt;&lt;8)</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/ESRC_SET_DAC_VOLI" data-ref="_M/ESRC_SET_DAC_VOLI">ESRC_SET_DAC_VOLI</dfn>(n)	((n)&lt;&lt;12)</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/ESRC_SET_DAC_VOLF" data-ref="_M/ESRC_SET_DAC_VOLF">ESRC_SET_DAC_VOLF</dfn>(n)	(n)</u></td></tr>
<tr><th id="185">185</th><td><u>#define  <dfn class="macro" id="_M/SRC_MAGIC" data-ref="_M/SRC_MAGIC">SRC_MAGIC</dfn> ((1&lt;15)|(1&lt;&lt;13)|(1&lt;&lt;11)|(1&lt;&lt;9))</u></td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/EAP_SIC" data-ref="_M/EAP_SIC">EAP_SIC</dfn>			0x20</u></td></tr>
<tr><th id="188">188</th><td><u>#define  <dfn class="macro" id="_M/EAP_P1_S_MB" data-ref="_M/EAP_P1_S_MB">EAP_P1_S_MB</dfn>		0x00000001</u></td></tr>
<tr><th id="189">189</th><td><u>#define  <dfn class="macro" id="_M/EAP_P1_S_EB" data-ref="_M/EAP_P1_S_EB">EAP_P1_S_EB</dfn>		0x00000002</u></td></tr>
<tr><th id="190">190</th><td><u>#define  <dfn class="macro" id="_M/EAP_P2_S_MB" data-ref="_M/EAP_P2_S_MB">EAP_P2_S_MB</dfn>		0x00000004</u></td></tr>
<tr><th id="191">191</th><td><u>#define  <dfn class="macro" id="_M/EAP_P2_S_EB" data-ref="_M/EAP_P2_S_EB">EAP_P2_S_EB</dfn>		0x00000008</u></td></tr>
<tr><th id="192">192</th><td><u>#define  <dfn class="macro" id="_M/EAP_R1_S_MB" data-ref="_M/EAP_R1_S_MB">EAP_R1_S_MB</dfn>		0x00000010</u></td></tr>
<tr><th id="193">193</th><td><u>#define  <dfn class="macro" id="_M/EAP_R1_S_EB" data-ref="_M/EAP_R1_S_EB">EAP_R1_S_EB</dfn>		0x00000020</u></td></tr>
<tr><th id="194">194</th><td><u>#define  <dfn class="macro" id="_M/EAP_P2_DAC_SEN" data-ref="_M/EAP_P2_DAC_SEN">EAP_P2_DAC_SEN</dfn>		0x00000040</u></td></tr>
<tr><th id="195">195</th><td><u>#define  <dfn class="macro" id="_M/EAP_P1_SCT_RLD" data-ref="_M/EAP_P1_SCT_RLD">EAP_P1_SCT_RLD</dfn>		0x00000080</u></td></tr>
<tr><th id="196">196</th><td><u>#define  <dfn class="macro" id="_M/EAP_P1_INTR_EN" data-ref="_M/EAP_P1_INTR_EN">EAP_P1_INTR_EN</dfn>		0x00000100</u></td></tr>
<tr><th id="197">197</th><td><u>#define  <dfn class="macro" id="_M/EAP_P2_INTR_EN" data-ref="_M/EAP_P2_INTR_EN">EAP_P2_INTR_EN</dfn>		0x00000200</u></td></tr>
<tr><th id="198">198</th><td><u>#define  <dfn class="macro" id="_M/EAP_R1_INTR_EN" data-ref="_M/EAP_R1_INTR_EN">EAP_R1_INTR_EN</dfn>		0x00000400</u></td></tr>
<tr><th id="199">199</th><td><u>#define  <dfn class="macro" id="_M/EAP_P1_PAUSE" data-ref="_M/EAP_P1_PAUSE">EAP_P1_PAUSE</dfn>		0x00000800</u></td></tr>
<tr><th id="200">200</th><td><u>#define  <dfn class="macro" id="_M/EAP_P2_PAUSE" data-ref="_M/EAP_P2_PAUSE">EAP_P2_PAUSE</dfn>		0x00001000</u></td></tr>
<tr><th id="201">201</th><td><u>#define  <dfn class="macro" id="_M/EAP_P1_LOOP_SEL" data-ref="_M/EAP_P1_LOOP_SEL">EAP_P1_LOOP_SEL</dfn>	0x00002000</u></td></tr>
<tr><th id="202">202</th><td><u>#define  <dfn class="macro" id="_M/EAP_P2_LOOP_SEL" data-ref="_M/EAP_P2_LOOP_SEL">EAP_P2_LOOP_SEL</dfn>	0x00004000</u></td></tr>
<tr><th id="203">203</th><td><u>#define  <dfn class="macro" id="_M/EAP_R1_LOOP_SEL" data-ref="_M/EAP_R1_LOOP_SEL">EAP_R1_LOOP_SEL</dfn>	0x00008000</u></td></tr>
<tr><th id="204">204</th><td><u>#define  <dfn class="macro" id="_M/EAP_S_EB" data-ref="_M/EAP_S_EB">EAP_S_EB</dfn>(i)		(EAP_P2_S_EB &gt;&gt; 2*(i))</u></td></tr>
<tr><th id="205">205</th><td><u>#define  <dfn class="macro" id="_M/EAP_S_MB" data-ref="_M/EAP_S_MB">EAP_S_MB</dfn>(i)		(EAP_P2_S_MB &gt;&gt; 2*(i))</u></td></tr>
<tr><th id="206">206</th><td><u>#define  <dfn class="macro" id="_M/EAP_P_INTR_EN" data-ref="_M/EAP_P_INTR_EN">EAP_P_INTR_EN</dfn>(i)	(EAP_P2_INTR_EN &gt;&gt; (i))</u></td></tr>
<tr><th id="207">207</th><td><u>#define  <dfn class="macro" id="_M/EAP_SET_P2_ST_INC" data-ref="_M/EAP_SET_P2_ST_INC">EAP_SET_P2_ST_INC</dfn>(i)	((i) &lt;&lt; 16)</u></td></tr>
<tr><th id="208">208</th><td><u>#define  <dfn class="macro" id="_M/EAP_SET_P2_END_INC" data-ref="_M/EAP_SET_P2_END_INC">EAP_SET_P2_END_INC</dfn>(i)	((i) &lt;&lt; 19)</u></td></tr>
<tr><th id="209">209</th><td><u>#define  <dfn class="macro" id="_M/EAP_INC_BITS" data-ref="_M/EAP_INC_BITS">EAP_INC_BITS</dfn>		0x003f0000</u></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/EAP_DAC1_CSR" data-ref="_M/EAP_DAC1_CSR">EAP_DAC1_CSR</dfn>		0x24</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/EAP_DAC2_CSR" data-ref="_M/EAP_DAC2_CSR">EAP_DAC2_CSR</dfn>		0x28</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/EAP_ADC_CSR" data-ref="_M/EAP_ADC_CSR">EAP_ADC_CSR</dfn>		0x2c</u></td></tr>
<tr><th id="214">214</th><td><u>#define  <dfn class="macro" id="_M/EAP_GET_CURRSAMP" data-ref="_M/EAP_GET_CURRSAMP">EAP_GET_CURRSAMP</dfn>(r)	((r) &gt;&gt; 16)</u></td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/EAP_DAC_PAGE" data-ref="_M/EAP_DAC_PAGE">EAP_DAC_PAGE</dfn>		0xc</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/EAP_ADC_PAGE" data-ref="_M/EAP_ADC_PAGE">EAP_ADC_PAGE</dfn>		0xd</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/EAP_UART_PAGE1" data-ref="_M/EAP_UART_PAGE1">EAP_UART_PAGE1</dfn>		0xe</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/EAP_UART_PAGE2" data-ref="_M/EAP_UART_PAGE2">EAP_UART_PAGE2</dfn>		0xf</u></td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/EAP_DAC1_ADDR" data-ref="_M/EAP_DAC1_ADDR">EAP_DAC1_ADDR</dfn>		0x30</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/EAP_DAC1_SIZE" data-ref="_M/EAP_DAC1_SIZE">EAP_DAC1_SIZE</dfn>		0x34</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/EAP_DAC2_ADDR" data-ref="_M/EAP_DAC2_ADDR">EAP_DAC2_ADDR</dfn>		0x38</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/EAP_DAC2_SIZE" data-ref="_M/EAP_DAC2_SIZE">EAP_DAC2_SIZE</dfn>		0x3c</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/EAP_ADC_ADDR" data-ref="_M/EAP_ADC_ADDR">EAP_ADC_ADDR</dfn>		0x30</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/EAP_ADC_SIZE" data-ref="_M/EAP_ADC_SIZE">EAP_ADC_SIZE</dfn>		0x34</u></td></tr>
<tr><th id="227">227</th><td><u>#define  <dfn class="macro" id="_M/EAP_SET_SIZE" data-ref="_M/EAP_SET_SIZE">EAP_SET_SIZE</dfn>(c,s)	(((c)&lt;&lt;16) | (s))</u></td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/EAP_READ_TIMEOUT" data-ref="_M/EAP_READ_TIMEOUT">EAP_READ_TIMEOUT</dfn>	5000</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/EAP_WRITE_TIMEOUT" data-ref="_M/EAP_WRITE_TIMEOUT">EAP_WRITE_TIMEOUT</dfn>	5000</u></td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/EAP_XTAL_FREQ" data-ref="_M/EAP_XTAL_FREQ">EAP_XTAL_FREQ</dfn>		1411200		/* 22.5792 / 16 MHz */</u></td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><i>/* AK4531 registers */</i></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/AK_MASTER_L" data-ref="_M/AK_MASTER_L">AK_MASTER_L</dfn>		0x00</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/AK_MASTER_R" data-ref="_M/AK_MASTER_R">AK_MASTER_R</dfn>		0x01</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/AK_VOICE_L" data-ref="_M/AK_VOICE_L">AK_VOICE_L</dfn>		0x02</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/AK_VOICE_R" data-ref="_M/AK_VOICE_R">AK_VOICE_R</dfn>		0x03</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/AK_FM_L" data-ref="_M/AK_FM_L">AK_FM_L</dfn>			0x04</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/AK_FM_R" data-ref="_M/AK_FM_R">AK_FM_R</dfn>			0x05</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/AK_CD_L" data-ref="_M/AK_CD_L">AK_CD_L</dfn>			0x06</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/AK_CD_R" data-ref="_M/AK_CD_R">AK_CD_R</dfn>			0x07</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/AK_LINE_L" data-ref="_M/AK_LINE_L">AK_LINE_L</dfn>		0x08</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/AK_LINE_R" data-ref="_M/AK_LINE_R">AK_LINE_R</dfn>		0x09</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/AK_AUX_L" data-ref="_M/AK_AUX_L">AK_AUX_L</dfn>		0x0a</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/AK_AUX_R" data-ref="_M/AK_AUX_R">AK_AUX_R</dfn>		0x0b</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/AK_MONO1" data-ref="_M/AK_MONO1">AK_MONO1</dfn>		0x0c</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/AK_MONO2" data-ref="_M/AK_MONO2">AK_MONO2</dfn>		0x0d</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/AK_MIC" data-ref="_M/AK_MIC">AK_MIC</dfn>			0x0e</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/AK_MONO" data-ref="_M/AK_MONO">AK_MONO</dfn>			0x0f</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/AK_OUT_MIXER1" data-ref="_M/AK_OUT_MIXER1">AK_OUT_MIXER1</dfn>		0x10</u></td></tr>
<tr><th id="253">253</th><td><u>#define  <dfn class="macro" id="_M/AK_M_FM_L" data-ref="_M/AK_M_FM_L">AK_M_FM_L</dfn>		0x40</u></td></tr>
<tr><th id="254">254</th><td><u>#define  <dfn class="macro" id="_M/AK_M_FM_R" data-ref="_M/AK_M_FM_R">AK_M_FM_R</dfn>		0x20</u></td></tr>
<tr><th id="255">255</th><td><u>#define  <dfn class="macro" id="_M/AK_M_LINE_L" data-ref="_M/AK_M_LINE_L">AK_M_LINE_L</dfn>		0x10</u></td></tr>
<tr><th id="256">256</th><td><u>#define  <dfn class="macro" id="_M/AK_M_LINE_R" data-ref="_M/AK_M_LINE_R">AK_M_LINE_R</dfn>		0x08</u></td></tr>
<tr><th id="257">257</th><td><u>#define  <dfn class="macro" id="_M/AK_M_CD_L" data-ref="_M/AK_M_CD_L">AK_M_CD_L</dfn>		0x04</u></td></tr>
<tr><th id="258">258</th><td><u>#define  <dfn class="macro" id="_M/AK_M_CD_R" data-ref="_M/AK_M_CD_R">AK_M_CD_R</dfn>		0x02</u></td></tr>
<tr><th id="259">259</th><td><u>#define  <dfn class="macro" id="_M/AK_M_MIC" data-ref="_M/AK_M_MIC">AK_M_MIC</dfn>		0x01</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/AK_OUT_MIXER2" data-ref="_M/AK_OUT_MIXER2">AK_OUT_MIXER2</dfn>		0x11</u></td></tr>
<tr><th id="261">261</th><td><u>#define  <dfn class="macro" id="_M/AK_M_AUX_L" data-ref="_M/AK_M_AUX_L">AK_M_AUX_L</dfn>		0x20</u></td></tr>
<tr><th id="262">262</th><td><u>#define  <dfn class="macro" id="_M/AK_M_AUX_R" data-ref="_M/AK_M_AUX_R">AK_M_AUX_R</dfn>		0x10</u></td></tr>
<tr><th id="263">263</th><td><u>#define  <dfn class="macro" id="_M/AK_M_VOICE_L" data-ref="_M/AK_M_VOICE_L">AK_M_VOICE_L</dfn>		0x08</u></td></tr>
<tr><th id="264">264</th><td><u>#define  <dfn class="macro" id="_M/AK_M_VOICE_R" data-ref="_M/AK_M_VOICE_R">AK_M_VOICE_R</dfn>		0x04</u></td></tr>
<tr><th id="265">265</th><td><u>#define  <dfn class="macro" id="_M/AK_M_MONO2" data-ref="_M/AK_M_MONO2">AK_M_MONO2</dfn>		0x02</u></td></tr>
<tr><th id="266">266</th><td><u>#define  <dfn class="macro" id="_M/AK_M_MONO1" data-ref="_M/AK_M_MONO1">AK_M_MONO1</dfn>		0x01</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/AK_IN_MIXER1_L" data-ref="_M/AK_IN_MIXER1_L">AK_IN_MIXER1_L</dfn>		0x12</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/AK_IN_MIXER1_R" data-ref="_M/AK_IN_MIXER1_R">AK_IN_MIXER1_R</dfn>		0x13</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/AK_IN_MIXER2_L" data-ref="_M/AK_IN_MIXER2_L">AK_IN_MIXER2_L</dfn>		0x14</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/AK_IN_MIXER2_R" data-ref="_M/AK_IN_MIXER2_R">AK_IN_MIXER2_R</dfn>		0x15</u></td></tr>
<tr><th id="271">271</th><td><u>#define  <dfn class="macro" id="_M/AK_M_TMIC" data-ref="_M/AK_M_TMIC">AK_M_TMIC</dfn>		0x80</u></td></tr>
<tr><th id="272">272</th><td><u>#define  <dfn class="macro" id="_M/AK_M_TMONO1" data-ref="_M/AK_M_TMONO1">AK_M_TMONO1</dfn>		0x40</u></td></tr>
<tr><th id="273">273</th><td><u>#define  <dfn class="macro" id="_M/AK_M_TMONO2" data-ref="_M/AK_M_TMONO2">AK_M_TMONO2</dfn>		0x20</u></td></tr>
<tr><th id="274">274</th><td><u>#define  <dfn class="macro" id="_M/AK_M2_AUX_L" data-ref="_M/AK_M2_AUX_L">AK_M2_AUX_L</dfn>		0x10</u></td></tr>
<tr><th id="275">275</th><td><u>#define  <dfn class="macro" id="_M/AK_M2_AUX_R" data-ref="_M/AK_M2_AUX_R">AK_M2_AUX_R</dfn>		0x08</u></td></tr>
<tr><th id="276">276</th><td><u>#define  <dfn class="macro" id="_M/AK_M_VOICE" data-ref="_M/AK_M_VOICE">AK_M_VOICE</dfn>		0x04</u></td></tr>
<tr><th id="277">277</th><td><u>#define  <dfn class="macro" id="_M/AK_M2_MONO2" data-ref="_M/AK_M2_MONO2">AK_M2_MONO2</dfn>		0x02</u></td></tr>
<tr><th id="278">278</th><td><u>#define  <dfn class="macro" id="_M/AK_M2_MONO1" data-ref="_M/AK_M2_MONO1">AK_M2_MONO1</dfn>		0x01</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/AK_RESET" data-ref="_M/AK_RESET">AK_RESET</dfn>		0x16</u></td></tr>
<tr><th id="280">280</th><td><u>#define  <dfn class="macro" id="_M/AK_PD" data-ref="_M/AK_PD">AK_PD</dfn>			0x02</u></td></tr>
<tr><th id="281">281</th><td><u>#define  <dfn class="macro" id="_M/AK_NRST" data-ref="_M/AK_NRST">AK_NRST</dfn>		0x01</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/AK_CS" data-ref="_M/AK_CS">AK_CS</dfn>			0x17</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/AK_ADSEL" data-ref="_M/AK_ADSEL">AK_ADSEL</dfn>		0x18</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/AK_MGAIN" data-ref="_M/AK_MGAIN">AK_MGAIN</dfn>		0x19</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/AK_NPORTS" data-ref="_M/AK_NPORTS">AK_NPORTS</dfn>		0x20</u></td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><i>/* Not sensical for AC97? */</i></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/VOL_TO_ATT5" data-ref="_M/VOL_TO_ATT5">VOL_TO_ATT5</dfn>(v) (0x1f - ((v) &gt;&gt; 3))</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/VOL_TO_GAIN5" data-ref="_M/VOL_TO_GAIN5">VOL_TO_GAIN5</dfn>(v) VOL_TO_ATT5(v)</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/ATT5_TO_VOL" data-ref="_M/ATT5_TO_VOL">ATT5_TO_VOL</dfn>(v) ((0x1f - (v)) &lt;&lt; 3)</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/GAIN5_TO_VOL" data-ref="_M/GAIN5_TO_VOL">GAIN5_TO_VOL</dfn>(v) ATT5_TO_VOL(v)</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/VOL_0DB" data-ref="_M/VOL_0DB">VOL_0DB</dfn> 200</u></td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><i>/* Futzable parms */</i></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/EAP_MASTER_VOL" data-ref="_M/EAP_MASTER_VOL">EAP_MASTER_VOL</dfn>		0</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/EAP_VOICE_VOL" data-ref="_M/EAP_VOICE_VOL">EAP_VOICE_VOL</dfn>		1</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/EAP_FM_VOL" data-ref="_M/EAP_FM_VOL">EAP_FM_VOL</dfn>		2</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/EAP_VIDEO_VOL" data-ref="_M/EAP_VIDEO_VOL">EAP_VIDEO_VOL</dfn>		2	/* ES1371 */</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/EAP_CD_VOL" data-ref="_M/EAP_CD_VOL">EAP_CD_VOL</dfn>		3</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/EAP_LINE_VOL" data-ref="_M/EAP_LINE_VOL">EAP_LINE_VOL</dfn>		4</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/EAP_AUX_VOL" data-ref="_M/EAP_AUX_VOL">EAP_AUX_VOL</dfn>		5</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/EAP_MIC_VOL" data-ref="_M/EAP_MIC_VOL">EAP_MIC_VOL</dfn>		6</u></td></tr>
<tr><th id="303">303</th><td><u>#define	<dfn class="macro" id="_M/EAP_RECORD_SOURCE" data-ref="_M/EAP_RECORD_SOURCE">EAP_RECORD_SOURCE</dfn>	7</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/EAP_INPUT_SOURCE" data-ref="_M/EAP_INPUT_SOURCE">EAP_INPUT_SOURCE</dfn>	8</u></td></tr>
<tr><th id="305">305</th><td><u>#define	<dfn class="macro" id="_M/EAP_MIC_PREAMP" data-ref="_M/EAP_MIC_PREAMP">EAP_MIC_PREAMP</dfn>		9</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/EAP_OUTPUT_CLASS" data-ref="_M/EAP_OUTPUT_CLASS">EAP_OUTPUT_CLASS</dfn>	10</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/EAP_RECORD_CLASS" data-ref="_M/EAP_RECORD_CLASS">EAP_RECORD_CLASS</dfn>	11</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/EAP_INPUT_CLASS" data-ref="_M/EAP_INPUT_CLASS">EAP_INPUT_CLASS</dfn>		12</u></td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/MIDI_BUSY_WAIT" data-ref="_M/MIDI_BUSY_WAIT">MIDI_BUSY_WAIT</dfn>		100</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/MIDI_BUSY_DELAY" data-ref="_M/MIDI_BUSY_DELAY">MIDI_BUSY_DELAY</dfn>		100	/* Delay when UART is busy */</u></td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/EAP_EV1938_A" data-ref="_M/EAP_EV1938_A">EAP_EV1938_A</dfn>  0x00</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/EAP_CT5880_C" data-ref="_M/EAP_CT5880_C">EAP_CT5880_C</dfn>  0x02</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/EAP_CT5880_D" data-ref="_M/EAP_CT5880_D">EAP_CT5880_D</dfn>  0x03</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/EAP_CT5880_E" data-ref="_M/EAP_CT5880_E">EAP_CT5880_E</dfn>  0x04</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/EAP_ES1373_A" data-ref="_M/EAP_ES1373_A">EAP_ES1373_A</dfn>  0x04</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/EAP_ES1373_B" data-ref="_M/EAP_ES1373_B">EAP_ES1373_B</dfn>  0x06</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/EAP_CT5880_A" data-ref="_M/EAP_CT5880_A">EAP_CT5880_A</dfn>  0x07</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/EAP_ES1373_8" data-ref="_M/EAP_ES1373_8">EAP_ES1373_8</dfn>  0x08</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/EAP_ES1371_B" data-ref="_M/EAP_ES1371_B">EAP_ES1371_B</dfn>  0x09</u></td></tr>
<tr><th id="322">322</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='eap.c.html'>netbsd/sys/dev/pci/eap.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
