{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743022338012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743022338012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 17:52:17 2025 " "Processing started: Wed Mar 26 17:52:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743022338012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743022338012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Bomba -c Bomba " "Command: quartus_map --read_settings_files=on --write_settings_files=off Bomba -c Bomba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743022338013 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1743022338233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/test_rng.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tests/test_rng.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_rng " "Found entity 1: test_rng" {  } { { "tests/test_rng.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Bomba/tests/test_rng.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743022348693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743022348693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entities/rng.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entities/rng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rng-behaviour " "Found design unit 1: rng-behaviour" {  } { { "entities/rng.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/rng.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743022349130 ""} { "Info" "ISGN_ENTITY_NAME" "1 rng " "Found entity 1: rng" {  } { { "entities/rng.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/rng.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743022349130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743022349130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entities/osc_ring.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entities/osc_ring.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 osc_ring-behaviour " "Found design unit 1: osc_ring-behaviour" {  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743022349131 ""} { "Info" "ISGN_ENTITY_NAME" "1 osc_ring " "Found entity 1: osc_ring" {  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743022349131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743022349131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entities/main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file entities/main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "entities/main.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743022349131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743022349131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entities/lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entities/lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd-behaviour " "Found design unit 1: lcd-behaviour" {  } { { "entities/lcd.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/lcd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743022349132 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "entities/lcd.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/lcd.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743022349132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743022349132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entities/gen_functions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file entities/gen_functions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_functions " "Found design unit 1: gen_functions" {  } { { "entities/gen_functions.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/gen_functions.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743022349133 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gen_functions-body " "Found design unit 2: gen_functions-body" {  } { { "entities/gen_functions.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/gen_functions.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743022349133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743022349133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entities/debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entities/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-behaviour " "Found design unit 1: debouncer-behaviour" {  } { { "entities/debouncer.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/debouncer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743022349133 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "entities/debouncer.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/debouncer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743022349133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743022349133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entities/cnt_modn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entities/cnt_modn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_modn-behaviour " "Found design unit 1: cnt_modn-behaviour" {  } { { "entities/cnt_modn.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/cnt_modn.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743022349134 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt_modn " "Found entity 1: cnt_modn" {  } { { "entities/cnt_modn.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/cnt_modn.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743022349134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743022349134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entities/cnt_mod10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entities/cnt_mod10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_mod10-behaviour " "Found design unit 1: cnt_mod10-behaviour" {  } { { "entities/cnt_mod10.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/cnt_mod10.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743022349135 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt_mod10 " "Found entity 1: cnt_mod10" {  } { { "entities/cnt_mod10.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/cnt_mod10.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743022349135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743022349135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entities/bcd2ss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entities/bcd2ss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd2ss-behaviour " "Found design unit 1: bcd2ss-behaviour" {  } { { "entities/bcd2ss.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/bcd2ss.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743022349135 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd2ss " "Found entity 1: bcd2ss" {  } { { "entities/bcd2ss.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/bcd2ss.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743022349135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743022349135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entities/Bomba.bdf 1 1 " "Found 1 design units, including 1 entities, in source file entities/Bomba.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Bomba " "Found entity 1: Bomba" {  } { { "entities/Bomba.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/Bomba.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743022349136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743022349136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_rng " "Elaborating entity \"test_rng\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743022349263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rng rng:inst7 " "Elaborating entity \"rng\" for hierarchy \"rng:inst7\"" {  } { { "tests/test_rng.bdf" "inst7" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Bomba/tests/test_rng.bdf" { { 160 1360 1504 272 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743022349265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osc_ring rng:inst7\|osc_ring:\\i_ring:1:ringx " "Elaborating entity \"osc_ring\" for hierarchy \"rng:inst7\|osc_ring:\\i_ring:1:ringx\"" {  } { { "entities/rng.vhd" "\\i_ring:1:ringx" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/rng.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743022349266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst1 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst1\"" {  } { { "tests/test_rng.bdf" "inst1" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Bomba/tests/test_rng.bdf" { { 96 944 1080 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743022349300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst1 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst1\"" {  } { { "tests/test_rng.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Bomba/tests/test_rng.bdf" { { 96 944 1080 296 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743022349301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst1 " "Instantiated megafunction \"LPM_COUNTER:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 3125000 " "Parameter \"LPM_AVALUE\" = \"3125000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743022349301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743022349301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 22 " "Parameter \"LPM_WIDTH\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743022349301 ""}  } { { "tests/test_rng.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Bomba/tests/test_rng.bdf" { { 96 944 1080 296 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743022349301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2kj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2kj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2kj " "Found entity 1: cntr_2kj" {  } { { "db/cntr_2kj.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/db/cntr_2kj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743022349345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743022349345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2kj LPM_COUNTER:inst1\|cntr_2kj:auto_generated " "Elaborating entity \"cntr_2kj\" for hierarchy \"LPM_COUNTER:inst1\|cntr_2kj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743022349346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst11 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst11\"" {  } { { "tests/test_rng.bdf" "inst11" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Bomba/tests/test_rng.bdf" { { 280 1128 1248 392 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743022349348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2ss bcd2ss:inst " "Elaborating entity \"bcd2ss\" for hierarchy \"bcd2ss:inst\"" {  } { { "tests/test_rng.bdf" "inst" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Bomba/tests/test_rng.bdf" { { 376 1296 1448 488 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743022349350 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "rng:inst7\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"rng:inst7\|Mod0\"" {  } { { "entities/rng.vhd" "Mod0" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/rng.vhd" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022349642 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1743022349642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rng:inst7\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"rng:inst7\|lpm_divide:Mod0\"" {  } { { "entities/rng.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/rng.vhd" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743022349678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rng:inst7\|lpm_divide:Mod0 " "Instantiated megafunction \"rng:inst7\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743022349678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743022349678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743022349678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743022349678 ""}  } { { "entities/rng.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/rng.vhd" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743022349678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i9m " "Found entity 1: lpm_divide_i9m" {  } { { "db/lpm_divide_i9m.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/db/lpm_divide_i9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743022349720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743022349720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743022349724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743022349724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_24f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_24f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_24f " "Found entity 1: alt_u_div_24f" {  } { { "db/alt_u_div_24f.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/db/alt_u_div_24f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743022349730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743022349730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743022349772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743022349772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743022349814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743022349814 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[1\] GND " "Pin \"dig\[1\]\" is stuck at GND" {  } { { "tests/test_rng.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Bomba/tests/test_rng.bdf" { { 520 1448 1624 536 "dig\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743022350136 "|test_rng|dig[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[8\] VCC " "Pin \"seg\[8\]\" is stuck at VCC" {  } { { "tests/test_rng.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Bomba/tests/test_rng.bdf" { { 400 1448 1624 416 "seg\[8..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743022350136 "|test_rng|seg[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1743022350136 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743022350272 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:13:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:13:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:14:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:14:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:15:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:15:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:16:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:16:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:9:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:9:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:10:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:10:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:11:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:11:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:12:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:12:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:5:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:5:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:6:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:6:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:7:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:7:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:8:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:8:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:1:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:1:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:2:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:2:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:3:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:3:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:4:ringx\|c " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:4:ringx\|c\"" {  } { { "entities/osc_ring.vhd" "c" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:13:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:13:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:14:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:14:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:15:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:15:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:16:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:16:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:9:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:9:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:10:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:10:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:11:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:11:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:12:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:12:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:5:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:5:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:6:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:6:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:7:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:7:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:8:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:8:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:1:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:1:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:2:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:2:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:3:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:3:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:4:ringx\|b " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:4:ringx\|b\"" {  } { { "entities/osc_ring.vhd" "b" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:13:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:13:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:14:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:14:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:15:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:15:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:16:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:16:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:9:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:9:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:10:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:10:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:11:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:11:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:12:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:12:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:5:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:5:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:6:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:6:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:7:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:7:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:8:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:8:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:1:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:1:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:2:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:2:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:3:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:3:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""} { "Info" "ISCL_SCL_CELL_NAME" "rng:inst7\|osc_ring:\\i_ring:4:ringx\|a " "Logic cell \"rng:inst7\|osc_ring:\\i_ring:4:ringx\|a\"" {  } { { "entities/osc_ring.vhd" "a" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022350778 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1743022350778 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743022350891 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743022350891 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743022350935 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743022350935 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743022350935 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743022350935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743022350946 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 17:52:30 2025 " "Processing ended: Wed Mar 26 17:52:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743022350946 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743022350946 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743022350946 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743022350946 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1743022351980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743022351980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 17:52:31 2025 " "Processing started: Wed Mar 26 17:52:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743022351980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1743022351980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Bomba -c Bomba " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Bomba -c Bomba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1743022351981 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1743022352037 ""}
{ "Info" "0" "" "Project  = Bomba" {  } {  } 0 0 "Project  = Bomba" 0 0 "Fitter" 0 0 1743022352037 ""}
{ "Info" "0" "" "Revision = Bomba" {  } {  } 0 0 "Revision = Bomba" 0 0 "Fitter" 0 0 1743022352038 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1743022352112 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Bomba EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Bomba\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1743022352119 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1743022352216 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1743022352216 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1743022352345 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1743022352350 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743022352406 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743022352406 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743022352406 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1743022352406 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/caio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/mnt/caio/General/UFPE/ED/Projects/Bomba/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743022352411 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/caio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/mnt/caio/General/UFPE/ED/Projects/Bomba/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743022352411 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/caio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/mnt/caio/General/UFPE/ED/Projects/Bomba/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743022352411 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/caio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/mnt/caio/General/UFPE/ED/Projects/Bomba/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743022352411 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/caio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/mnt/caio/General/UFPE/ED/Projects/Bomba/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743022352411 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1743022352411 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1743022352413 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Bomba.sdc " "Synopsys Design Constraints File file not found: 'Bomba.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1743022352979 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1743022352979 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|c\|combout " "Node \"inst7\|\\i_ring:4:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352981 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:4:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352981 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|a\|combout " "Node \"inst7\|\\i_ring:4:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352981 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:4:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352981 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|b\|combout " "Node \"inst7\|\\i_ring:4:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352981 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:4:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352981 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743022352981 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|c\|combout " "Node \"inst7\|\\i_ring:3:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:3:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|a\|combout " "Node \"inst7\|\\i_ring:3:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:3:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|b\|combout " "Node \"inst7\|\\i_ring:3:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:3:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743022352982 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|c\|combout " "Node \"inst7\|\\i_ring:2:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:2:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|a\|combout " "Node \"inst7\|\\i_ring:2:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:2:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|b\|combout " "Node \"inst7\|\\i_ring:2:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:2:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743022352982 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|c\|combout " "Node \"inst7\|\\i_ring:1:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:1:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|a\|combout " "Node \"inst7\|\\i_ring:1:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:1:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|b\|combout " "Node \"inst7\|\\i_ring:1:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:1:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743022352982 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|c\|combout " "Node \"inst7\|\\i_ring:16:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:16:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|a\|combout " "Node \"inst7\|\\i_ring:16:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:16:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|b\|combout " "Node \"inst7\|\\i_ring:16:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:16:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743022352982 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|c\|combout " "Node \"inst7\|\\i_ring:15:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:15:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|a\|combout " "Node \"inst7\|\\i_ring:15:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:15:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|b\|combout " "Node \"inst7\|\\i_ring:15:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:15:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352982 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743022352982 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|c\|combout " "Node \"inst7\|\\i_ring:14:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:14:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|a\|combout " "Node \"inst7\|\\i_ring:14:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:14:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|b\|combout " "Node \"inst7\|\\i_ring:14:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:14:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743022352983 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|c\|combout " "Node \"inst7\|\\i_ring:13:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:13:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|a\|combout " "Node \"inst7\|\\i_ring:13:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:13:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|b\|combout " "Node \"inst7\|\\i_ring:13:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:13:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743022352983 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|c\|combout " "Node \"inst7\|\\i_ring:12:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:12:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|a\|combout " "Node \"inst7\|\\i_ring:12:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:12:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|b\|combout " "Node \"inst7\|\\i_ring:12:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:12:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743022352983 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|c\|combout " "Node \"inst7\|\\i_ring:11:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:11:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|a\|combout " "Node \"inst7\|\\i_ring:11:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:11:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|b\|combout " "Node \"inst7\|\\i_ring:11:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:11:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743022352983 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|c\|combout " "Node \"inst7\|\\i_ring:10:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:10:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|a\|combout " "Node \"inst7\|\\i_ring:10:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:10:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|b\|combout " "Node \"inst7\|\\i_ring:10:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:10:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352983 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743022352983 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|c\|combout " "Node \"inst7\|\\i_ring:9:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:9:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|a\|combout " "Node \"inst7\|\\i_ring:9:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:9:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|b\|combout " "Node \"inst7\|\\i_ring:9:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:9:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743022352984 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|c\|combout " "Node \"inst7\|\\i_ring:8:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:8:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|a\|combout " "Node \"inst7\|\\i_ring:8:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:8:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|b\|combout " "Node \"inst7\|\\i_ring:8:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:8:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743022352984 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|c\|combout " "Node \"inst7\|\\i_ring:7:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:7:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|a\|combout " "Node \"inst7\|\\i_ring:7:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:7:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|b\|combout " "Node \"inst7\|\\i_ring:7:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:7:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743022352984 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|c\|combout " "Node \"inst7\|\\i_ring:6:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:6:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|a\|combout " "Node \"inst7\|\\i_ring:6:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:6:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|b\|combout " "Node \"inst7\|\\i_ring:6:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:6:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743022352984 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|c\|combout " "Node \"inst7\|\\i_ring:5:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|a\|dataa " "Node \"inst7\|\\i_ring:5:ringx\|a\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|a\|combout " "Node \"inst7\|\\i_ring:5:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|b\|dataa " "Node \"inst7\|\\i_ring:5:ringx\|b\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|b\|combout " "Node \"inst7\|\\i_ring:5:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|c\|dataa " "Node \"inst7\|\\i_ring:5:ringx\|c\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022352984 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1743022352984 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022352986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022352986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022352986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022352986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita13  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022352986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita14  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022352986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita15  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita15  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022352986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita16  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022352986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita17  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita17  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022352986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita18  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022352986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita19  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita19  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022352986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022352986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita20  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022352986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita21  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita21  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022352986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022352986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022352986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022352986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022352986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022352986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022352986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022352986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022352986 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1743022352986 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1743022352987 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1743022352988 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1743022352988 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743022353004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[21\] " "Destination node lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[21\]" {  } { { "db/cntr_2kj.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/db/cntr_2kj.tdf" 142 17 0 } } { "temporary_test_loc" "" { Generic "/mnt/caio/General/UFPE/ED/Projects/Bomba/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743022353004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[20\] " "Destination node lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[20\]" {  } { { "db/cntr_2kj.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/db/cntr_2kj.tdf" 142 17 0 } } { "temporary_test_loc" "" { Generic "/mnt/caio/General/UFPE/ED/Projects/Bomba/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743022353004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[19\] " "Destination node lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[19\]" {  } { { "db/cntr_2kj.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/db/cntr_2kj.tdf" 142 17 0 } } { "temporary_test_loc" "" { Generic "/mnt/caio/General/UFPE/ED/Projects/Bomba/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743022353004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[18\] " "Destination node lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[18\]" {  } { { "db/cntr_2kj.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/db/cntr_2kj.tdf" 142 17 0 } } { "temporary_test_loc" "" { Generic "/mnt/caio/General/UFPE/ED/Projects/Bomba/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743022353004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[17\] " "Destination node lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[17\]" {  } { { "db/cntr_2kj.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/db/cntr_2kj.tdf" 142 17 0 } } { "temporary_test_loc" "" { Generic "/mnt/caio/General/UFPE/ED/Projects/Bomba/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743022353004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[16\] " "Destination node lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[16\]" {  } { { "db/cntr_2kj.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/db/cntr_2kj.tdf" 142 17 0 } } { "temporary_test_loc" "" { Generic "/mnt/caio/General/UFPE/ED/Projects/Bomba/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743022353004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[15\] " "Destination node lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[15\]" {  } { { "db/cntr_2kj.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/db/cntr_2kj.tdf" 142 17 0 } } { "temporary_test_loc" "" { Generic "/mnt/caio/General/UFPE/ED/Projects/Bomba/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743022353004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[14\] " "Destination node lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[14\]" {  } { { "db/cntr_2kj.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/db/cntr_2kj.tdf" 142 17 0 } } { "temporary_test_loc" "" { Generic "/mnt/caio/General/UFPE/ED/Projects/Bomba/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743022353004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[13\] " "Destination node lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[13\]" {  } { { "db/cntr_2kj.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/db/cntr_2kj.tdf" 142 17 0 } } { "temporary_test_loc" "" { Generic "/mnt/caio/General/UFPE/ED/Projects/Bomba/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743022353004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[12\] " "Destination node lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[12\]" {  } { { "db/cntr_2kj.tdf" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/db/cntr_2kj.tdf" 142 17 0 } } { "temporary_test_loc" "" { Generic "/mnt/caio/General/UFPE/ED/Projects/Bomba/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743022353004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1743022353004 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1743022353004 ""}  } { { "tests/test_rng.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Bomba/tests/test_rng.bdf" { { 216 512 680 232 "clk" "" } } } } { "temporary_test_loc" "" { Generic "/mnt/caio/General/UFPE/ED/Projects/Bomba/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743022353004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst5  " "Automatically promoted node inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743022353004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst5~0 " "Destination node inst5~0" {  } { { "tests/test_rng.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Bomba/tests/test_rng.bdf" { { 168 1160 1224 248 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "/mnt/caio/General/UFPE/ED/Projects/Bomba/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743022353004 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1743022353004 ""}  } { { "tests/test_rng.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/Projects/Bomba/tests/test_rng.bdf" { { 168 1160 1224 248 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "/mnt/caio/General/UFPE/ED/Projects/Bomba/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743022353004 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1743022353208 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1743022353208 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1743022353209 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1743022353210 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1743022353210 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1743022353211 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1743022353211 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1743022353211 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1743022353222 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1743022353223 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1743022353223 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[10\] " "Node \"S_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[11\] " "Node \"S_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[12\] " "Node \"S_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[1\] " "Node \"S_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[2\] " "Node \"S_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[3\] " "Node \"S_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[4\] " "Node \"S_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[5\] " "Node \"S_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[6\] " "Node \"S_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[7\] " "Node \"S_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[8\] " "Node \"S_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[9\] " "Node \"S_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_BS\[1\] " "Node \"S_BS\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_BS\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_BS\[2\] " "Node \"S_BS\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_BS\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_CAS " "Node \"S_CAS\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_CAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_CKE " "Node \"S_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_CLK " "Node \"S_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_CS " "Node \"S_CS\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQM\[1\] " "Node \"S_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQM\[2\] " "Node \"S_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[10\] " "Node \"S_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[11\] " "Node \"S_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[12\] " "Node \"S_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[13\] " "Node \"S_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[14\] " "Node \"S_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[15\] " "Node \"S_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[16\] " "Node \"S_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[1\] " "Node \"S_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[2\] " "Node \"S_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[3\] " "Node \"S_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[4\] " "Node \"S_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[5\] " "Node \"S_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[6\] " "Node \"S_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[7\] " "Node \"S_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[8\] " "Node \"S_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[9\] " "Node \"S_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_RAS " "Node \"S_RAS\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_RAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_WE " "Node \"S_WE\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_WE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "buzzer " "Node \"buzzer\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "buzzer" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[2\] " "Node \"dig\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[3\] " "Node \"dig\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[4\] " "Node \"dig\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dig\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsync " "Node \"hsync\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i2c_scl " "Node \"i2c_scl\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i2c_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i2c_sda " "Node \"i2c_sda\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i2c_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir " "Node \"ir\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ir" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[2\] " "Node \"key\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[3\] " "Node \"key\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[4\] " "Node \"key\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[1\] " "Node \"lcd_d\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd_d\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[2\] " "Node \"lcd_d\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd_d\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[3\] " "Node \"lcd_d\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd_d\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[4\] " "Node \"lcd_d\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd_d\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[5\] " "Node \"lcd_d\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd_d\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[6\] " "Node \"lcd_d\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd_d\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[7\] " "Node \"lcd_d\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd_d\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[8\] " "Node \"lcd_d\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd_d\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_en " "Node \"lcd_en\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd_en" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rs " "Node \"lcd_rs\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd_rs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rw " "Node \"lcd_rw\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd_rw" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps_clk " "Node \"ps_clk\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps_data " "Node \"ps_data\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps_data" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rst " "Node \"rst\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rst" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rxd " "Node \"rxd\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rxd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "scl " "Node \"scl\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sda " "Node \"sda\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "txd " "Node \"txd\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "txd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b " "Node \"vga_b\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g " "Node \"vga_g\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_g" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r " "Node \"vga_r\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_r" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vsync " "Node \"vsync\" is assigned to location or region, but does not exist in design" {  } { { "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/caio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743022353237 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1743022353237 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743022353238 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1743022353242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1743022353862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743022353924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1743022353939 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1743022354354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743022354354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1743022354582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "/mnt/caio/General/UFPE/ED/Projects/Bomba/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1743022355107 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1743022355107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1743022355558 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1743022355558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743022355561 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1743022355683 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1743022355690 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1743022355857 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1743022355857 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1743022356029 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743022356472 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1743022356814 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/mnt/caio/General/UFPE/ED/Projects/Bomba/output_files/Bomba.fit.smsg " "Generated suppressed messages file /mnt/caio/General/UFPE/ED/Projects/Bomba/output_files/Bomba.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1743022356855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 188 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 188 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743022357125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 17:52:37 2025 " "Processing ended: Wed Mar 26 17:52:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743022357125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743022357125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743022357125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1743022357125 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1743022358197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743022358197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 17:52:38 2025 " "Processing started: Wed Mar 26 17:52:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743022358197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1743022358197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Bomba -c Bomba " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Bomba -c Bomba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1743022358197 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1743022358761 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1743022358775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "346 " "Peak virtual memory: 346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743022358875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 17:52:38 2025 " "Processing ended: Wed Mar 26 17:52:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743022358875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743022358875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743022358875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1743022358875 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1743022359022 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1743022359841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743022359842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 17:52:39 2025 " "Processing started: Wed Mar 26 17:52:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743022359842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1743022359842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Bomba -c Bomba " "Command: quartus_sta Bomba -c Bomba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1743022359842 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1743022359901 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1743022360005 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743022360097 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743022360097 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Bomba.sdc " "Synopsys Design Constraints File file not found: 'Bomba.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1743022360306 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1743022360307 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst5 inst5 " "create_clock -period 1.000 -name inst5 inst5" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1743022360308 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1743022360308 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\] lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\] " "create_clock -period 1.000 -name lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\] lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1743022360308 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743022360308 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|c\|combout " "Node \"inst7\|\\i_ring:3:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360309 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|a\|datad " "Node \"inst7\|\\i_ring:3:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360309 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|a\|combout " "Node \"inst7\|\\i_ring:3:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360309 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|b\|datad " "Node \"inst7\|\\i_ring:3:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360309 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|b\|combout " "Node \"inst7\|\\i_ring:3:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360309 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:3:ringx\|c\|datac " "Node \"inst7\|\\i_ring:3:ringx\|c\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360309 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022360309 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|c\|combout " "Node \"inst7\|\\i_ring:4:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360310 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|a\|datad " "Node \"inst7\|\\i_ring:4:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360310 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|a\|combout " "Node \"inst7\|\\i_ring:4:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360310 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|b\|datad " "Node \"inst7\|\\i_ring:4:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360310 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|b\|combout " "Node \"inst7\|\\i_ring:4:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360310 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:4:ringx\|c\|datad " "Node \"inst7\|\\i_ring:4:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360310 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022360310 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|c\|combout " "Node \"inst7\|\\i_ring:1:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360310 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|a\|datad " "Node \"inst7\|\\i_ring:1:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360310 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|a\|combout " "Node \"inst7\|\\i_ring:1:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360310 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|b\|datad " "Node \"inst7\|\\i_ring:1:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360310 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|b\|combout " "Node \"inst7\|\\i_ring:1:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360310 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:1:ringx\|c\|datad " "Node \"inst7\|\\i_ring:1:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360310 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022360310 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|c\|combout " "Node \"inst7\|\\i_ring:2:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360310 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|a\|datac " "Node \"inst7\|\\i_ring:2:ringx\|a\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360310 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|a\|combout " "Node \"inst7\|\\i_ring:2:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360310 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|b\|datad " "Node \"inst7\|\\i_ring:2:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360310 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|b\|combout " "Node \"inst7\|\\i_ring:2:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360310 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:2:ringx\|c\|datad " "Node \"inst7\|\\i_ring:2:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360310 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022360310 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|c\|combout " "Node \"inst7\|\\i_ring:16:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360311 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|a\|datad " "Node \"inst7\|\\i_ring:16:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360311 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|a\|combout " "Node \"inst7\|\\i_ring:16:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360311 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|b\|datad " "Node \"inst7\|\\i_ring:16:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360311 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|b\|combout " "Node \"inst7\|\\i_ring:16:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360311 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:16:ringx\|c\|datad " "Node \"inst7\|\\i_ring:16:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360311 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022360311 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|c\|combout " "Node \"inst7\|\\i_ring:15:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360311 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|a\|datac " "Node \"inst7\|\\i_ring:15:ringx\|a\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360311 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|a\|combout " "Node \"inst7\|\\i_ring:15:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360311 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|b\|datad " "Node \"inst7\|\\i_ring:15:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360311 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|b\|combout " "Node \"inst7\|\\i_ring:15:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360311 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:15:ringx\|c\|datad " "Node \"inst7\|\\i_ring:15:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360311 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022360311 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|c\|combout " "Node \"inst7\|\\i_ring:14:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360311 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|a\|datad " "Node \"inst7\|\\i_ring:14:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360311 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|a\|combout " "Node \"inst7\|\\i_ring:14:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360311 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|b\|datad " "Node \"inst7\|\\i_ring:14:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360311 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|b\|combout " "Node \"inst7\|\\i_ring:14:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360311 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:14:ringx\|c\|datad " "Node \"inst7\|\\i_ring:14:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360311 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022360311 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|c\|combout " "Node \"inst7\|\\i_ring:13:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360311 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|a\|datad " "Node \"inst7\|\\i_ring:13:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360311 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|a\|combout " "Node \"inst7\|\\i_ring:13:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360311 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|b\|datad " "Node \"inst7\|\\i_ring:13:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360311 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|b\|combout " "Node \"inst7\|\\i_ring:13:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360311 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:13:ringx\|c\|datad " "Node \"inst7\|\\i_ring:13:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360311 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022360311 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|c\|combout " "Node \"inst7\|\\i_ring:9:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|a\|datad " "Node \"inst7\|\\i_ring:9:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|a\|combout " "Node \"inst7\|\\i_ring:9:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|b\|datad " "Node \"inst7\|\\i_ring:9:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|b\|combout " "Node \"inst7\|\\i_ring:9:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:9:ringx\|c\|datad " "Node \"inst7\|\\i_ring:9:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022360312 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|c\|combout " "Node \"inst7\|\\i_ring:10:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|a\|datad " "Node \"inst7\|\\i_ring:10:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|a\|combout " "Node \"inst7\|\\i_ring:10:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|b\|datad " "Node \"inst7\|\\i_ring:10:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|b\|combout " "Node \"inst7\|\\i_ring:10:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:10:ringx\|c\|datad " "Node \"inst7\|\\i_ring:10:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022360312 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|c\|combout " "Node \"inst7\|\\i_ring:11:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|a\|datad " "Node \"inst7\|\\i_ring:11:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|a\|combout " "Node \"inst7\|\\i_ring:11:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|b\|datad " "Node \"inst7\|\\i_ring:11:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|b\|combout " "Node \"inst7\|\\i_ring:11:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:11:ringx\|c\|datad " "Node \"inst7\|\\i_ring:11:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022360312 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|c\|combout " "Node \"inst7\|\\i_ring:12:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|a\|datac " "Node \"inst7\|\\i_ring:12:ringx\|a\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|a\|combout " "Node \"inst7\|\\i_ring:12:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|b\|datad " "Node \"inst7\|\\i_ring:12:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|b\|combout " "Node \"inst7\|\\i_ring:12:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:12:ringx\|c\|datad " "Node \"inst7\|\\i_ring:12:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022360312 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|c\|combout " "Node \"inst7\|\\i_ring:6:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|a\|datad " "Node \"inst7\|\\i_ring:6:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|a\|combout " "Node \"inst7\|\\i_ring:6:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|b\|datad " "Node \"inst7\|\\i_ring:6:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|b\|combout " "Node \"inst7\|\\i_ring:6:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:6:ringx\|c\|datad " "Node \"inst7\|\\i_ring:6:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360312 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022360312 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|c\|combout " "Node \"inst7\|\\i_ring:8:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360313 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|a\|datad " "Node \"inst7\|\\i_ring:8:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360313 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|a\|combout " "Node \"inst7\|\\i_ring:8:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360313 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|b\|datad " "Node \"inst7\|\\i_ring:8:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360313 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|b\|combout " "Node \"inst7\|\\i_ring:8:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360313 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:8:ringx\|c\|datad " "Node \"inst7\|\\i_ring:8:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360313 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022360313 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|c\|combout " "Node \"inst7\|\\i_ring:7:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360313 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|a\|datad " "Node \"inst7\|\\i_ring:7:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360313 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|a\|combout " "Node \"inst7\|\\i_ring:7:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360313 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|b\|datad " "Node \"inst7\|\\i_ring:7:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360313 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|b\|combout " "Node \"inst7\|\\i_ring:7:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360313 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:7:ringx\|c\|datad " "Node \"inst7\|\\i_ring:7:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360313 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022360313 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|c\|combout " "Node \"inst7\|\\i_ring:5:ringx\|c\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360313 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|a\|datad " "Node \"inst7\|\\i_ring:5:ringx\|a\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360313 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|a\|combout " "Node \"inst7\|\\i_ring:5:ringx\|a\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360313 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|b\|datad " "Node \"inst7\|\\i_ring:5:ringx\|b\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360313 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|b\|combout " "Node \"inst7\|\\i_ring:5:ringx\|b\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360313 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|\\i_ring:5:ringx\|c\|datad " "Node \"inst7\|\\i_ring:5:ringx\|c\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743022360313 ""}  } { { "entities/osc_ring.vhd" "" { Text "/mnt/caio/General/UFPE/ED/Projects/Bomba/entities/osc_ring.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1743022360313 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita13  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita14  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita15  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita15  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita16  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita17  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita17  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita18  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita19  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita19  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita20  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita21  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita21  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360314 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1743022360314 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1743022360315 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743022360316 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1743022360317 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1743022360321 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743022360336 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743022360336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.767 " "Worst-case setup slack is -2.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.767             -20.718 inst5  " "   -2.767             -20.718 inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.976             -30.597 clk  " "   -1.976             -30.597 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.399              -1.399 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\]  " "   -1.399              -1.399 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743022360337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.961 " "Worst-case hold slack is -0.961" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.961             -10.050 clk  " "   -0.961             -10.050 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.929               0.000 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\]  " "    0.929               0.000 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.020               0.000 inst5  " "    1.020               0.000 inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743022360339 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743022360340 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743022360342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.201 clk  " "   -3.000             -37.201 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 inst5  " "   -1.487             -16.357 inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\]  " "   -1.487              -1.487 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743022360343 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1743022360388 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1743022360414 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1743022360646 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita13  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita14  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita15  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita15  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita16  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita17  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita17  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita18  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita19  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita19  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita20  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita21  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita21  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360692 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1743022360692 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743022360693 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743022360697 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743022360697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.426 " "Worst-case setup slack is -2.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.426             -18.122 inst5  " "   -2.426             -18.122 inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.629             -24.947 clk  " "   -1.629             -24.947 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.360              -1.360 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\]  " "   -1.360              -1.360 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743022360699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.918 " "Worst-case hold slack is -0.918" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.918             -10.404 clk  " "   -0.918             -10.404 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.939               0.000 inst5  " "    0.939               0.000 inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.984               0.000 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\]  " "    0.984               0.000 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743022360701 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743022360703 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743022360704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.201 clk  " "   -3.000             -37.201 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 inst5  " "   -1.487             -16.357 inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\]  " "   -1.487              -1.487 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743022360706 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1743022360760 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360874 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360874 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360874 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360874 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita13  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360874 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita14  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360874 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita15  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita15  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360874 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita16  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360874 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita17  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita17  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360874 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita18  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360874 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita19  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita19  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360874 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360874 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita20  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360874 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita21  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita21  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360874 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360874 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360874 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360874 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360874 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360874 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360874 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360874 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst1\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1743022360874 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1743022360874 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743022360875 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743022360876 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743022360876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.602 " "Worst-case setup slack is -0.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.602              -3.693 inst5  " "   -0.602              -3.693 inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.370              -0.370 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\]  " "   -0.370              -0.370 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.310              -2.281 clk  " "   -0.310              -2.281 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743022360879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.453 " "Worst-case hold slack is -0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.453              -4.830 clk  " "   -0.453              -4.830 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 inst5  " "    0.406               0.000 inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\]  " "    0.464               0.000 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743022360882 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743022360884 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743022360886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.894 clk  " "   -3.000             -26.894 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 inst5  " "   -1.000             -11.000 inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\]  " "   -1.000              -1.000 lpm_counter:inst1\|cntr_2kj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743022360889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743022360889 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743022361331 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743022361332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 116 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743022361370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 17:52:41 2025 " "Processing ended: Wed Mar 26 17:52:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743022361370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743022361370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743022361370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1743022361370 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1743022362444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743022362444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 17:52:42 2025 " "Processing started: Wed Mar 26 17:52:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743022362444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1743022362444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Bomba -c Bomba " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Bomba -c Bomba" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1743022362444 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Bomba.vho /mnt/caio/General/UFPE/ED/Projects/Bomba/simulation/modelsim/ simulation " "Generated file Bomba.vho in folder \"/mnt/caio/General/UFPE/ED/Projects/Bomba/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1743022362807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "596 " "Peak virtual memory: 596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743022362824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 17:52:42 2025 " "Processing ended: Wed Mar 26 17:52:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743022362824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743022362824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743022362824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1743022362824 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 307 s " "Quartus Prime Full Compilation was successful. 0 errors, 307 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1743022362957 ""}
