
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func9/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func9
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func9.v
# synth_design -part xc7z020clg484-3 -top func9 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top func9 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2909 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.266 ; gain = 53.895 ; free physical = 247946 ; free virtual = 315692
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'func9' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func9.v:10]
INFO: [Synth 8-6155] done synthesizing module 'func9' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func9.v:10]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1550.031 ; gain = 102.660 ; free physical = 247780 ; free virtual = 315527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1550.031 ; gain = 102.660 ; free physical = 247755 ; free virtual = 315503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1558.027 ; gain = 110.656 ; free physical = 247755 ; free virtual = 315502
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1566.031 ; gain = 118.660 ; free physical = 247605 ; free virtual = 315352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1685.629 ; gain = 238.258 ; free physical = 247175 ; free virtual = 314925
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1685.633 ; gain = 238.262 ; free physical = 247141 ; free virtual = 314891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1685.633 ; gain = 238.262 ; free physical = 247133 ; free virtual = 314883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1685.633 ; gain = 238.262 ; free physical = 247188 ; free virtual = 314937
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1685.633 ; gain = 238.262 ; free physical = 247185 ; free virtual = 314935
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1685.633 ; gain = 238.262 ; free physical = 247183 ; free virtual = 314933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1685.633 ; gain = 238.262 ; free physical = 247181 ; free virtual = 314931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1685.633 ; gain = 238.262 ; free physical = 247179 ; free virtual = 314929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1685.633 ; gain = 238.262 ; free physical = 247179 ; free virtual = 314928
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT4 |   388|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   389|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1685.633 ; gain = 238.262 ; free physical = 247178 ; free virtual = 314928
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1685.633 ; gain = 238.262 ; free physical = 247188 ; free virtual = 314938
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1685.637 ; gain = 238.262 ; free physical = 247188 ; free virtual = 314938
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1781.801 ; gain = 0.000 ; free physical = 246919 ; free virtual = 314669
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1781.801 ; gain = 334.527 ; free physical = 246988 ; free virtual = 314737
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2409.488 ; gain = 627.688 ; free physical = 247055 ; free virtual = 314800
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2409.488 ; gain = 0.000 ; free physical = 247056 ; free virtual = 314802
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2433.500 ; gain = 0.000 ; free physical = 247033 ; free virtual = 314781
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func9/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func9/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2494.547 ; gain = 0.000 ; free physical = 246294 ; free virtual = 314086

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 7b37570f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2494.547 ; gain = 0.000 ; free physical = 246283 ; free virtual = 314075

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 7b37570f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2494.547 ; gain = 0.000 ; free physical = 246203 ; free virtual = 313995
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 7b37570f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2494.547 ; gain = 0.000 ; free physical = 246203 ; free virtual = 313995
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 7b37570f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2494.547 ; gain = 0.000 ; free physical = 246201 ; free virtual = 313993
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 7b37570f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2494.547 ; gain = 0.000 ; free physical = 246201 ; free virtual = 313993
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 7b37570f

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2494.547 ; gain = 0.000 ; free physical = 246213 ; free virtual = 314005
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 7b37570f

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2494.547 ; gain = 0.000 ; free physical = 246213 ; free virtual = 314005
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2494.547 ; gain = 0.000 ; free physical = 246213 ; free virtual = 314004
Ending Logic Optimization Task | Checksum: 7b37570f

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2494.547 ; gain = 0.000 ; free physical = 246212 ; free virtual = 314004

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 7b37570f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2494.547 ; gain = 0.000 ; free physical = 246206 ; free virtual = 313998

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 7b37570f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2494.547 ; gain = 0.000 ; free physical = 246206 ; free virtual = 313998

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2494.547 ; gain = 0.000 ; free physical = 246206 ; free virtual = 313998
Ending Netlist Obfuscation Task | Checksum: 7b37570f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2494.547 ; gain = 0.000 ; free physical = 246206 ; free virtual = 313997
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2494.547 ; gain = 0.000 ; free physical = 246206 ; free virtual = 313997
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 7b37570f
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module func9 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2510.527 ; gain = 0.000 ; free physical = 246187 ; free virtual = 313979
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2510.527 ; gain = 0.000 ; free physical = 246186 ; free virtual = 313977
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2510.527 ; gain = 0.000 ; free physical = 246184 ; free virtual = 313976
Power optimization passes: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2510.527 ; gain = 0.000 ; free physical = 246183 ; free virtual = 313975
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2510.527 ; gain = 0.000 ; free physical = 246168 ; free virtual = 313960
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 246169 ; free virtual = 313961


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design func9 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 7b37570f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 246168 ; free virtual = 313959
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 7b37570f
Power optimization: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2631.594 ; gain = 137.047 ; free physical = 246170 ; free virtual = 313962
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27510888 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 7b37570f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 246211 ; free virtual = 314003
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 7b37570f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 246210 ; free virtual = 314002
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 7b37570f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 246210 ; free virtual = 314002
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 7b37570f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 246210 ; free virtual = 314002
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 7b37570f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 246209 ; free virtual = 314001

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 246209 ; free virtual = 314001
Ending Netlist Obfuscation Task | Checksum: 7b37570f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 246209 ; free virtual = 314001
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 246007 ; free virtual = 313800
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 246007 ; free virtual = 313800
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 246007 ; free virtual = 313800

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 00000000

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245887 ; free virtual = 313681

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 856be952

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245885 ; free virtual = 313681

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 856be952

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245884 ; free virtual = 313681
Phase 1 Placer Initialization | Checksum: 856be952

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245883 ; free virtual = 313681

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 856be952

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245882 ; free virtual = 313679
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 2eb53e1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245985 ; free virtual = 313778

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2eb53e1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245985 ; free virtual = 313778

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: fa5f3037

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245985 ; free virtual = 313778

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 41309d5c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245985 ; free virtual = 313778

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 41309d5c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245985 ; free virtual = 313778

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: fcfd48df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245951 ; free virtual = 313745

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: fcfd48df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245951 ; free virtual = 313745

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: fcfd48df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245951 ; free virtual = 313745
Phase 3 Detail Placement | Checksum: fcfd48df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245951 ; free virtual = 313745

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: fcfd48df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245951 ; free virtual = 313745

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fcfd48df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245952 ; free virtual = 313745

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: fcfd48df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245952 ; free virtual = 313745

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245952 ; free virtual = 313745
Phase 4.4 Final Placement Cleanup | Checksum: fcfd48df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245952 ; free virtual = 313745
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fcfd48df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245952 ; free virtual = 313745
Ending Placer Task | Checksum: bcee87ff

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245968 ; free virtual = 313762
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245968 ; free virtual = 313762
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245944 ; free virtual = 313737
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245951 ; free virtual = 313745
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245947 ; free virtual = 313742
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func9/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: bcee87ff ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "zero1" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "zero1". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "zero2" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "zero2". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[128]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[128]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[128]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[128]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[139]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[139]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[139]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[139]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[146]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[146]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[146]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[146]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[116]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[116]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[116]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[116]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[117]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[117]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[117]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[117]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[118]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[118]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[118]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[118]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[140]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[140]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[140]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[140]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[141]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[141]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[141]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[141]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[142]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[142]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[142]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[142]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[133]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[133]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[133]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[133]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[134]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[134]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[134]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[134]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[147]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[147]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[147]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[147]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[148]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[148]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[148]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[148]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 9d534c43

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245907 ; free virtual = 313700
Post Restoration Checksum: NetGraph: 743d06ea NumContArr: 29164559 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9d534c43

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245914 ; free virtual = 313706

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9d534c43

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245903 ; free virtual = 313695

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9d534c43

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 245903 ; free virtual = 313695

Phase 2.4 Timing Verification

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 9d534c43

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 246213 ; free virtual = 314006
Phase 2.4 Timing Verification | Checksum: 9d534c43

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 246210 ; free virtual = 314002
INFO: [Route 35-61] The design met the timing requirement.

Phase 2.5 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2.5 Route finalize | Checksum: 9d534c43

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 246212 ; free virtual = 314004

Phase 2.6 Verifying routed nets

 Verification completed successfully
Phase 2.6 Verifying routed nets | Checksum: 9d534c43

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 246205 ; free virtual = 313997

Phase 2.7 Depositing Routes
Phase 2.7 Depositing Routes | Checksum: 9d534c43

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 246211 ; free virtual = 314003
Phase 2 Router Initialization | Checksum: 9d534c43

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 246209 ; free virtual = 314001

Phase 3 Post Router Timing

Phase 3.1 Update Timing
Phase 3.1 Update Timing | Checksum: 9d534c43

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 246203 ; free virtual = 313995
Phase 3 Post Router Timing | Checksum: 9d534c43

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 246203 ; free virtual = 313995
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 246233 ; free virtual = 314026

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 246233 ; free virtual = 314026
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 246235 ; free virtual = 314027
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 246222 ; free virtual = 314016
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.594 ; gain = 0.000 ; free physical = 246223 ; free virtual = 314017
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func9/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func9/post_route_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func9/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func9/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2761.727 ; gain = 40.023 ; free physical = 245829 ; free virtual = 313621
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:06:39 2022...
