Running FasterCap version 6.0.7
Copyright 2019 FastFieldSolvers S.R.L. http://www.fastfieldsolvers.com, All Rights reserved
Starting capacitance extraction with the following parameters:
Input file: fasterCap_3v2.standard.20.0.0.OverUnder3/./TYP/OverUnder3/M3oM2uM7/W0.14_W0.14/S0.14_S0.14_L10/wires.lst
Auto calculation with max error: 0.01
Remark: Auto option overrides all other Manual settings

3D Solver Engine invoked
Solution scheme (-g): Galerkin, GMRES tolerance (-t): 0.005
Out-of-core free memory to link memory condition (-f): 1
Potential interaction coefficient to mesh refinement ratio (-d): 1
Mesh curvature (-mc): 3
Number of input panels to solver engine: 15940
***************************************
Iteration number #0 
***************************************
Refining the geometry.. 
Refinement completed
Mesh refinement (-m): 1e+32
***************************************
Computing the links.. 
Number of panels after refinement: 15940
Number of links to be computed: 38040
Done computing links
***************************************
Precond Type(s) (-p): Jacobi 
GMRES Iterations: 10 
GMRES Iterations: 13 
GMRES Iterations: 10 
GMRES Iterations: 10 
GMRES Iterations: 10 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  1.53047e-14 -4.62356e-15 -4.59639e-16 -3.07855e-16 -4.66114e-16 
g2_wire_M7_w7  -1.10439e-14 4.95962e-15 2.28546e-16 1.54753e-16 2.32767e-16 
g3_wire_M3_w1  -8.0011e-16 -5.79738e-17 2.32703e-16 -2.37887e-16 -7.70541e-17 
g4_wire_M3_w2  -1.87973e-15 4.43302e-16 -8.16729e-17 3.90461e-16 -8.174e-17 
g5_wire_M3_w3  4.81121e-17 2.38323e-16 2.88433e-17 -3.26075e-17 3.40228e-16 


Solve statistics:
Number of input panels: 255 of which 66 conductors and 189 dielectric
Number of input panels to solver engine: 15940
Number of panels after refinement: 15940
Number of potential estimates: 37715
Number of links: 53980 (uncompressed 254083600, compression ratio is 100.0%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 16
Max Mesh relative refinement value: 0.0238497
Time for reading input file: 0.002610s
Time for building super hierarchy: 0.002545s
Time for discretization: 0.003414s
Time for building potential matrix: 0.065436s
Time for precond calculation: 0.000519s
Time for gmres solving: 0.154630s
Memory allocated for panel hierarchy: 6375940 bytes
Memory allocated for links structure: 1073869360 bytes
Memory allocated for conductor list: 393600 bytes
Memory allocated for Gmres: 3364504 bytes
Memory allocated for preconditioner: 0 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 0.229428s (0 days, 0 hours, 0 mins, 0 s)
Iteration allocated memory: 1058597 kilobytes
***************************************
Iteration number #1 
***************************************
Increasing the geometric refinement.. 
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 16001, Links # 46732)
Automatically increasing the refinement parameters
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 16356, Links # 58602)
Automatically increasing the refinement parameters
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 16932, Links # 81000)
Automatically increasing the refinement parameters
Refinement completed
Mesh refinement (-m): 0.00592634
***************************************
Computing the links.. 
Number of panels after refinement: 17891
Number of links to be computed: 122416
Done computing links
***************************************
Precond Type(s) (-p): Two-levels, two-levels preconditioner dimension (-ps): 128 
GMRES Iterations: 74 
GMRES Iterations: 72 
GMRES Iterations: 75 
GMRES Iterations: 78 
GMRES Iterations: 77 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  2.24912e-16 -5.10892e-16 -5.25773e-17 1.91125e-16 -3.2383e-16 
g2_wire_M7_w7  -9.48048e-16 1.40842e-15 -6.86987e-17 -2.34837e-17 -2.51177e-17 
g3_wire_M3_w1  7.69982e-16 -3.45997e-17 5.89347e-16 -6.57628e-16 3.04932e-16 
g4_wire_M3_w2  3.05543e-16 8.80898e-18 -6.52583e-16 1.2068e-15 -7.50857e-16 
g5_wire_M3_w3  9.38972e-17 -1.33828e-17 2.42044e-16 -6.87223e-16 8.01421e-16 

Weighted Frobenius norm of the difference between capacitance (auto option): 6.58103

Solve statistics:
Number of input panels: 255 of which 66 conductors and 189 dielectric
Number of input panels to solver engine: 15940
Number of panels after refinement: 17891
Number of potential estimates: 121814
Number of links: 140307 (uncompressed 320087881, compression ratio is 100.0%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 25
Max Mesh relative refinement value: 0.00592482
Time for reading input file: 0.001926s
Time for building super hierarchy: 0.001851s
Time for discretization: 0.020807s
Time for building potential matrix: 0.213856s
Time for precond calculation: 0.000765s
Time for gmres solving: 1.490358s
Memory allocated for panel hierarchy: 7158291 bytes
Memory allocated for links structure: 1073884968 bytes
Memory allocated for conductor list: 393600 bytes
Memory allocated for Gmres: 13098592 bytes
Memory allocated for preconditioner: 0 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 1.775891s (0 days, 0 hours, 0 mins, 1 s)
Iteration allocated memory: 1068882 kilobytes
***************************************
Iteration number #2 
***************************************
Increasing the geometric refinement.. 
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 19455, Links # 211244)
Automatically increasing the refinement parameters
Refinement completed
Mesh refinement (-m): 0.00296202
***************************************
Computing the links.. 
Number of panels after refinement: 23018
Number of links to be computed: 377148
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Error: mutual-potential calculation failed.
       Remark: the precision of the result is affected.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
        