#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu May 15 13:18:17 2025
# Process ID         : 40356
# Current directory  : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/synthesis_tests/quantize_array_proj/quantize_array_proj.runs/synth_1
# Command line       : vivado.exe -log quantize_array.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source quantize_array.tcl
# Log file           : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/synthesis_tests/quantize_array_proj/quantize_array_proj.runs/synth_1/quantize_array.vds
# Journal file       : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/synthesis_tests/quantize_array_proj/quantize_array_proj.runs/synth_1\vivado.jou
# Running On         : wenruoxu
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 9 7950X 16-Core Processor            
# CPU Frequency      : 4491 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 50621 MB
# Swap memory        : 3221 MB
# Total Virtual      : 53842 MB
# Available Virtual  : 20501 MB
#-----------------------------------------------------------
source quantize_array.tcl -notrace
Command: synth_design -top quantize_array -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17168
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1126.883 ; gain = 466.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'quantize_array' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:1]
INFO: [Synth 8-6157] synthesizing module 'lut_multiplier_no_dsp_quantization' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/lut_multiplier_no_dsp_quantization.sv:1]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter IN_W bound to: 32'sb00000000000000000000000000100000 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'lut_multiplier_no_dsp_quantization' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/lut_multiplier_no_dsp_quantization.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'quantize_array' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:1]
WARNING: [Synth 8-7137] Register pixel_in_reg[0] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:120]
WARNING: [Synth 8-7137] Register pixel_in_reg[1] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:120]
WARNING: [Synth 8-7137] Register pixel_in_reg[2] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:120]
WARNING: [Synth 8-7137] Register pixel_in_reg[3] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:120]
WARNING: [Synth 8-7137] Register pixel_in_reg[4] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:120]
WARNING: [Synth 8-7137] Register pixel_in_reg[5] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:120]
WARNING: [Synth 8-7137] Register pixel_in_reg[6] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:120]
WARNING: [Synth 8-7137] Register pixel_in_reg[7] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:120]
WARNING: [Synth 8-7137] Register qtable_in_reg[0] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:121]
WARNING: [Synth 8-7137] Register qtable_in_reg[1] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:121]
WARNING: [Synth 8-7137] Register qtable_in_reg[2] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:121]
WARNING: [Synth 8-7137] Register qtable_in_reg[3] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:121]
WARNING: [Synth 8-7137] Register qtable_in_reg[4] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:121]
WARNING: [Synth 8-7137] Register qtable_in_reg[5] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:121]
WARNING: [Synth 8-7137] Register qtable_in_reg[6] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:121]
WARNING: [Synth 8-7137] Register qtable_in_reg[7] in module quantize_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/rtl/quantize_array.sv:121]
WARNING: [Synth 8-7129] Port b[31] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[30] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[29] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[28] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[27] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[26] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[25] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[24] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[23] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[22] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[21] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[20] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[19] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[18] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[17] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[16] in module lut_multiplier_no_dsp_quantization is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1269.898 ; gain = 609.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1269.898 ; gain = 609.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1269.898 ; gain = 609.086
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'quantize_array'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
              PROCESSING |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'quantize_array'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1278.582 ; gain = 617.770
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               16 Bit    Registers := 64    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	              16x32  Multipliers := 8     
+---Muxes : 
	  65 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 55    
	   3 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 51    
	   8 Input    1 Bit        Muxes := 50    
	   3 Input    1 Bit        Muxes := 65    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1518.191 ; gain = 857.379
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1518.191 ; gain = 857.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1518.191 ; gain = 857.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1695.934 ; gain = 1035.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1695.934 ; gain = 1035.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1695.934 ; gain = 1035.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1695.934 ; gain = 1035.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1695.934 ; gain = 1035.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1695.934 ; gain = 1035.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    55|
|2     |LUT1   |     2|
|3     |LUT2   |   109|
|4     |LUT3   |    15|
|5     |LUT4   |    72|
|6     |LUT5   |    58|
|7     |LUT6   |   285|
|8     |MUXF7  |    32|
|9     |FDCE   |    93|
|10    |FDPE   |     1|
|11    |FDRE   |    42|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+-----------------------------------+------+
|      |Instance               |Module                             |Cells |
+------+-----------------------+-----------------------------------+------+
|1     |top                    |                                   |   764|
|2     |  \GEN_MULTS[7].u_mul  |lut_multiplier_no_dsp_quantization |   502|
+------+-----------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1695.934 ; gain = 1035.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1695.934 ; gain = 1035.121
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1695.934 ; gain = 1035.121
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1748.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1852.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 588dbb92
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1852.855 ; gain = 1195.012
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2158.500 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/3/synthesis_tests/quantize_array_proj/quantize_array_proj.runs/synth_1/quantize_array.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file quantize_array_utilization_synth.rpt -pb quantize_array_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 15 13:18:51 2025...
