--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml decode_test.twx decode_test.ncd -o decode_test.twr
decode_test.pcf -ucf constraints.ucf

Design file:              decode_test.ncd
Physical constraint file: decode_test.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3814 paths analyzed, 515 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.007ns.
--------------------------------------------------------------------------------

Paths for end point btn_debounce_uart/state_reg_FSM_FFd1 (SLICE_X19Y44.AX), 280 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce_uart/state_reg_FSM_FFd1_1 (FF)
  Destination:          btn_debounce_uart/state_reg_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.964ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.151 - 0.159)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce_uart/state_reg_FSM_FFd1_1 to btn_debounce_uart/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y43.AQ      Tcko                  0.391   btn_debounce_uart/state_reg_FSM_FFd1_1
                                                       btn_debounce_uart/state_reg_FSM_FFd1_1
    SLICE_X19Y40.A1      net (fanout=1)        1.021   btn_debounce_uart/state_reg_FSM_FFd1_1
    SLICE_X19Y40.A       Tilo                  0.259   btn_debounce_uart/q_next[20]_GND_630_o_equal_6_o<20>
                                                       btn_debounce_uart/q_next[20]_GND_630_o_equal_6_o<20>1
    SLICE_X18Y43.A2      net (fanout=2)        0.952   btn_debounce_uart/q_next[20]_GND_630_o_equal_6_o<20>
    SLICE_X18Y43.A       Tilo                  0.203   btn_debounce_uart/q_reg<20>
                                                       btn_debounce_uart/q_next[20]_GND_630_o_equal_6_o<20>6
    SLICE_X19Y43.B1      net (fanout=1)        0.420   btn_debounce_uart/q_next[20]_GND_630_o_equal_6_o<20>5
    SLICE_X19Y43.B       Tilo                  0.259   btn_debounce_uart/state_reg_FSM_FFd1_1
                                                       btn_debounce_uart/q_next[20]_GND_630_o_equal_6_o<20>35_SW3
    SLICE_X19Y43.A1      net (fanout=1)        0.763   N18
    SLICE_X19Y43.A       Tilo                  0.259   btn_debounce_uart/state_reg_FSM_FFd1_1
                                                       btn_debounce_uart/state_reg_FSM_FFd1-In1
    SLICE_X19Y44.AX      net (fanout=1)        0.374   btn_debounce_uart/state_reg_FSM_FFd1-In
    SLICE_X19Y44.CLK     Tdick                 0.063   btn_debounce_uart/state_reg_FSM_FFd2
                                                       btn_debounce_uart/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.964ns (1.434ns logic, 3.530ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce_uart/q_reg_1 (FF)
  Destination:          btn_debounce_uart/state_reg_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.660ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.241 - 0.251)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce_uart/q_reg_1 to btn_debounce_uart/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y37.BQ      Tcko                  0.391   btn_debounce_uart/q_reg<3>
                                                       btn_debounce_uart/q_reg_1
    SLICE_X18Y43.B1      net (fanout=3)        1.278   btn_debounce_uart/q_reg<1>
    SLICE_X18Y43.B       Tilo                  0.203   btn_debounce_uart/q_reg<20>
                                                       btn_debounce_uart/q_next[20]_GND_630_o_equal_6_o<20>2
    SLICE_X18Y43.A4      net (fanout=2)        0.447   btn_debounce_uart/q_next[20]_GND_630_o_equal_6_o<20>1
    SLICE_X18Y43.A       Tilo                  0.203   btn_debounce_uart/q_reg<20>
                                                       btn_debounce_uart/q_next[20]_GND_630_o_equal_6_o<20>6
    SLICE_X19Y43.B1      net (fanout=1)        0.420   btn_debounce_uart/q_next[20]_GND_630_o_equal_6_o<20>5
    SLICE_X19Y43.B       Tilo                  0.259   btn_debounce_uart/state_reg_FSM_FFd1_1
                                                       btn_debounce_uart/q_next[20]_GND_630_o_equal_6_o<20>35_SW3
    SLICE_X19Y43.A1      net (fanout=1)        0.763   N18
    SLICE_X19Y43.A       Tilo                  0.259   btn_debounce_uart/state_reg_FSM_FFd1_1
                                                       btn_debounce_uart/state_reg_FSM_FFd1-In1
    SLICE_X19Y44.AX      net (fanout=1)        0.374   btn_debounce_uart/state_reg_FSM_FFd1-In
    SLICE_X19Y44.CLK     Tdick                 0.063   btn_debounce_uart/state_reg_FSM_FFd2
                                                       btn_debounce_uart/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.660ns (1.378ns logic, 3.282ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce_uart/q_reg_1 (FF)
  Destination:          btn_debounce_uart/state_reg_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.623ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.241 - 0.251)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce_uart/q_reg_1 to btn_debounce_uart/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y37.BQ      Tcko                  0.391   btn_debounce_uart/q_reg<3>
                                                       btn_debounce_uart/q_reg_1
    SLICE_X18Y37.B1      net (fanout=3)        0.641   btn_debounce_uart/q_reg<1>
    SLICE_X18Y37.COUT    Topcyb                0.380   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<3>
                                                       btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_lut<1>_INV_0
                                                       btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X18Y38.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<7>
                                                       btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X18Y39.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<11>
                                                       btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X18Y40.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<15>
                                                       btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X18Y41.BMUX    Tcinb                 0.292   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<19>
                                                       btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<19>
    SLICE_X19Y36.B2      net (fanout=2)        0.865   btn_debounce_uart/GND_630_o_GND_630_o_sub_5_OUT<17>
    SLICE_X19Y36.B       Tilo                  0.259   uart_print/state_reg<2>
                                                       btn_debounce_uart/q_next[20]_GND_630_o_equal_6_o<20>35_SW0
    SLICE_X19Y43.A5      net (fanout=5)        0.780   N4
    SLICE_X19Y43.A       Tilo                  0.259   btn_debounce_uart/state_reg_FSM_FFd1_1
                                                       btn_debounce_uart/state_reg_FSM_FFd1-In1
    SLICE_X19Y44.AX      net (fanout=1)        0.374   btn_debounce_uart/state_reg_FSM_FFd1-In
    SLICE_X19Y44.CLK     Tdick                 0.063   btn_debounce_uart/state_reg_FSM_FFd2
                                                       btn_debounce_uart/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.623ns (1.872ns logic, 2.751ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point uart_print/state_reg_1 (SLICE_X19Y36.C1), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce_uart/q_reg_1 (FF)
  Destination:          uart_print/state_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.721ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.149 - 0.156)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce_uart/q_reg_1 to uart_print/state_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y37.BQ      Tcko                  0.391   btn_debounce_uart/q_reg<3>
                                                       btn_debounce_uart/q_reg_1
    SLICE_X18Y37.B1      net (fanout=3)        0.641   btn_debounce_uart/q_reg<1>
    SLICE_X18Y37.COUT    Topcyb                0.380   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<3>
                                                       btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_lut<1>_INV_0
                                                       btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X18Y38.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<7>
                                                       btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X18Y39.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<11>
                                                       btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X18Y40.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<15>
                                                       btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X18Y41.CMUX    Tcinc                 0.261   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<19>
                                                       btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<19>
    SLICE_X18Y36.B1      net (fanout=4)        1.665   btn_debounce_uart/GND_630_o_GND_630_o_sub_5_OUT<18>
    SLICE_X18Y36.B       Tilo                  0.203   uart_print/state_reg<3>
                                                       uart_print/state_reg_3_rstpot_SW0
    SLICE_X19Y36.C1      net (fanout=3)        0.539   N26
    SLICE_X19Y36.CLK     Tas                   0.322   uart_print/state_reg<2>
                                                       uart_print/state_reg_1_rstpot
                                                       uart_print/state_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      4.721ns (1.785ns logic, 2.936ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce_uart/q_reg_0 (FF)
  Destination:          uart_print/state_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.690ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.149 - 0.156)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce_uart/q_reg_0 to uart_print/state_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y37.AQ      Tcko                  0.391   btn_debounce_uart/q_reg<3>
                                                       btn_debounce_uart/q_reg_0
    SLICE_X18Y37.A2      net (fanout=3)        0.611   btn_debounce_uart/q_reg<0>
    SLICE_X18Y37.COUT    Topcya                0.379   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<3>
                                                       btn_debounce_uart/q_reg<0>_rt
                                                       btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X18Y38.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<7>
                                                       btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X18Y39.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<11>
                                                       btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X18Y40.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<15>
                                                       btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X18Y41.CMUX    Tcinc                 0.261   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<19>
                                                       btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<19>
    SLICE_X18Y36.B1      net (fanout=4)        1.665   btn_debounce_uart/GND_630_o_GND_630_o_sub_5_OUT<18>
    SLICE_X18Y36.B       Tilo                  0.203   uart_print/state_reg<3>
                                                       uart_print/state_reg_3_rstpot_SW0
    SLICE_X19Y36.C1      net (fanout=3)        0.539   N26
    SLICE_X19Y36.CLK     Tas                   0.322   uart_print/state_reg<2>
                                                       uart_print/state_reg_1_rstpot
                                                       uart_print/state_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      4.690ns (1.784ns logic, 2.906ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce_uart/q_reg_5 (FF)
  Destination:          uart_print/state_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.642ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.149 - 0.153)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce_uart/q_reg_5 to uart_print/state_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y38.BQ      Tcko                  0.391   btn_debounce_uart/q_reg<7>
                                                       btn_debounce_uart/q_reg_5
    SLICE_X18Y38.B1      net (fanout=3)        0.641   btn_debounce_uart/q_reg<5>
    SLICE_X18Y38.COUT    Topcyb                0.380   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<7>
                                                       btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_lut<5>_INV_0
                                                       btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X18Y39.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<11>
                                                       btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X18Y40.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<15>
                                                       btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X18Y41.CMUX    Tcinc                 0.261   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<19>
                                                       btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<19>
    SLICE_X18Y36.B1      net (fanout=4)        1.665   btn_debounce_uart/GND_630_o_GND_630_o_sub_5_OUT<18>
    SLICE_X18Y36.B       Tilo                  0.203   uart_print/state_reg<3>
                                                       uart_print/state_reg_3_rstpot_SW0
    SLICE_X19Y36.C1      net (fanout=3)        0.539   N26
    SLICE_X19Y36.CLK     Tas                   0.322   uart_print/state_reg<2>
                                                       uart_print/state_reg_1_rstpot
                                                       uart_print/state_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      4.642ns (1.709ns logic, 2.933ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point btn_debounce_uart/state_reg_FSM_FFd1_1 (SLICE_X19Y43.A1), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce_uart/state_reg_FSM_FFd1_1 (FF)
  Destination:          btn_debounce_uart/state_reg_FSM_FFd1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.590ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce_uart/state_reg_FSM_FFd1_1 to btn_debounce_uart/state_reg_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y43.AQ      Tcko                  0.391   btn_debounce_uart/state_reg_FSM_FFd1_1
                                                       btn_debounce_uart/state_reg_FSM_FFd1_1
    SLICE_X19Y40.A1      net (fanout=1)        1.021   btn_debounce_uart/state_reg_FSM_FFd1_1
    SLICE_X19Y40.A       Tilo                  0.259   btn_debounce_uart/q_next[20]_GND_630_o_equal_6_o<20>
                                                       btn_debounce_uart/q_next[20]_GND_630_o_equal_6_o<20>1
    SLICE_X18Y43.A2      net (fanout=2)        0.952   btn_debounce_uart/q_next[20]_GND_630_o_equal_6_o<20>
    SLICE_X18Y43.A       Tilo                  0.203   btn_debounce_uart/q_reg<20>
                                                       btn_debounce_uart/q_next[20]_GND_630_o_equal_6_o<20>6
    SLICE_X19Y43.B1      net (fanout=1)        0.420   btn_debounce_uart/q_next[20]_GND_630_o_equal_6_o<20>5
    SLICE_X19Y43.B       Tilo                  0.259   btn_debounce_uart/state_reg_FSM_FFd1_1
                                                       btn_debounce_uart/q_next[20]_GND_630_o_equal_6_o<20>35_SW3
    SLICE_X19Y43.A1      net (fanout=1)        0.763   N18
    SLICE_X19Y43.CLK     Tas                   0.322   btn_debounce_uart/state_reg_FSM_FFd1_1
                                                       btn_debounce_uart/state_reg_FSM_FFd1-In1
                                                       btn_debounce_uart/state_reg_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.590ns (1.434ns logic, 3.156ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce_uart/q_reg_1 (FF)
  Destination:          btn_debounce_uart/state_reg_FSM_FFd1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.286ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.240 - 0.251)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce_uart/q_reg_1 to btn_debounce_uart/state_reg_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y37.BQ      Tcko                  0.391   btn_debounce_uart/q_reg<3>
                                                       btn_debounce_uart/q_reg_1
    SLICE_X18Y43.B1      net (fanout=3)        1.278   btn_debounce_uart/q_reg<1>
    SLICE_X18Y43.B       Tilo                  0.203   btn_debounce_uart/q_reg<20>
                                                       btn_debounce_uart/q_next[20]_GND_630_o_equal_6_o<20>2
    SLICE_X18Y43.A4      net (fanout=2)        0.447   btn_debounce_uart/q_next[20]_GND_630_o_equal_6_o<20>1
    SLICE_X18Y43.A       Tilo                  0.203   btn_debounce_uart/q_reg<20>
                                                       btn_debounce_uart/q_next[20]_GND_630_o_equal_6_o<20>6
    SLICE_X19Y43.B1      net (fanout=1)        0.420   btn_debounce_uart/q_next[20]_GND_630_o_equal_6_o<20>5
    SLICE_X19Y43.B       Tilo                  0.259   btn_debounce_uart/state_reg_FSM_FFd1_1
                                                       btn_debounce_uart/q_next[20]_GND_630_o_equal_6_o<20>35_SW3
    SLICE_X19Y43.A1      net (fanout=1)        0.763   N18
    SLICE_X19Y43.CLK     Tas                   0.322   btn_debounce_uart/state_reg_FSM_FFd1_1
                                                       btn_debounce_uart/state_reg_FSM_FFd1-In1
                                                       btn_debounce_uart/state_reg_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.286ns (1.378ns logic, 2.908ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce_uart/q_reg_1 (FF)
  Destination:          btn_debounce_uart/state_reg_FSM_FFd1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.165ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.240 - 0.251)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce_uart/q_reg_1 to btn_debounce_uart/state_reg_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y37.BQ      Tcko                  0.391   btn_debounce_uart/q_reg<3>
                                                       btn_debounce_uart/q_reg_1
    SLICE_X18Y37.B1      net (fanout=3)        0.641   btn_debounce_uart/q_reg<1>
    SLICE_X18Y37.COUT    Topcyb                0.380   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<3>
                                                       btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_lut<1>_INV_0
                                                       btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X18Y38.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<7>
                                                       btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X18Y39.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<11>
                                                       btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X18Y40.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<15>
                                                       btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X18Y41.DMUX    Tcind                 0.302   btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<19>
                                                       btn_debounce_uart/Msub_GND_630_o_GND_630_o_sub_5_OUT<20:0>_cy<19>
    SLICE_X19Y43.B5      net (fanout=4)        0.788   btn_debounce_uart/GND_630_o_GND_630_o_sub_5_OUT<19>
    SLICE_X19Y43.B       Tilo                  0.259   btn_debounce_uart/state_reg_FSM_FFd1_1
                                                       btn_debounce_uart/q_next[20]_GND_630_o_equal_6_o<20>35_SW3
    SLICE_X19Y43.A1      net (fanout=1)        0.763   N18
    SLICE_X19Y43.CLK     Tas                   0.322   btn_debounce_uart/state_reg_FSM_FFd1_1
                                                       btn_debounce_uart/state_reg_FSM_FFd1-In1
                                                       btn_debounce_uart/state_reg_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.165ns (1.882ns logic, 2.283ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point btn_debounce_uart/q_reg_12 (SLICE_X19Y41.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               btn_debounce_uart/q_reg_12 (FF)
  Destination:          btn_debounce_uart/q_reg_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 10.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: btn_debounce_uart/q_reg_12 to btn_debounce_uart/q_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y41.AQ      Tcko                  0.198   btn_debounce_uart/q_reg<15>
                                                       btn_debounce_uart/q_reg_12
    SLICE_X19Y41.A6      net (fanout=3)        0.027   btn_debounce_uart/q_reg<12>
    SLICE_X19Y41.CLK     Tah         (-Th)    -0.215   btn_debounce_uart/q_reg<15>
                                                       btn_debounce_uart/Mmux_q_next41
                                                       btn_debounce_uart/q_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point btn_debounce_uart/q_reg_15 (SLICE_X19Y41.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               btn_debounce_uart/q_reg_15 (FF)
  Destination:          btn_debounce_uart/q_reg_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 10.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: btn_debounce_uart/q_reg_15 to btn_debounce_uart/q_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y41.DQ      Tcko                  0.198   btn_debounce_uart/q_reg<15>
                                                       btn_debounce_uart/q_reg_15
    SLICE_X19Y41.D6      net (fanout=3)        0.027   btn_debounce_uart/q_reg<15>
    SLICE_X19Y41.CLK     Tah         (-Th)    -0.215   btn_debounce_uart/q_reg<15>
                                                       btn_debounce_uart/Mmux_q_next71
                                                       btn_debounce_uart/q_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point btn_debounce_clock/q_reg_16 (SLICE_X11Y57.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               btn_debounce_clock/q_reg_16 (FF)
  Destination:          btn_debounce_clock/q_reg_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 10.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: btn_debounce_clock/q_reg_16 to btn_debounce_clock/q_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.AQ      Tcko                  0.198   btn_debounce_clock/q_reg<19>
                                                       btn_debounce_clock/q_reg_16
    SLICE_X11Y57.A6      net (fanout=3)        0.028   btn_debounce_clock/q_reg<16>
    SLICE_X11Y57.CLK     Tah         (-Th)    -0.215   btn_debounce_clock/q_reg<19>
                                                       btn_debounce_clock/Mmux_q_next81
                                                       btn_debounce_clock/q_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: mclk_BUFGP/BUFG/I0
  Logical resource: mclk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: mclk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sseg_out/clk<3>/CLK
  Logical resource: sseg_out/clk_0/CK
  Location pin: SLICE_X36Y5.CLK
  Clock network: mclk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sseg_out/clk<3>/CLK
  Logical resource: sseg_out/clk_1/CK
  Location pin: SLICE_X36Y5.CLK
  Clock network: mclk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    5.007|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3814 paths, 0 nets, and 604 connections

Design statistics:
   Minimum period:   5.007ns{1}   (Maximum frequency: 199.720MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 29 13:25:35 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



