From 053a409cf44edef3f85988aad6651577af59d1a7 Mon Sep 17 00:00:00 2001
From: Pete Moore <pmoore@mozilla.com>
Date: Sat, 19 Apr 2025 09:12:34 +0200
Subject: [PATCH] See
 https://github.com/raspberrypi/linux/commit/1af55c553f3b793667e8adf834e1e59deb23d8c0

---
 drivers/pci/quirks.c | 16 ++++++++++++++++
 1 file changed, 16 insertions(+)

diff --git a/drivers/pci/quirks.c b/drivers/pci/quirks.c
index 74a7ff62aaa8..698aa53b616b 100644
--- a/drivers/pci/quirks.c
+++ b/drivers/pci/quirks.c
@@ -2384,6 +2384,22 @@ static void quirk_disable_aspm_l0s_l1(struct pci_dev *dev)
 	pci_disable_link_state(dev, PCIE_LINK_STATE_L0S | PCIE_LINK_STATE_L1);
 }
 
+/*
+ * VL805 firmware can report 0 in the L0s/L1 Acceptable Latency fields.
+ * This is shorter than its own exit latency so ASPM for the link partner
+ * never gets enabled (but firmware toggles EP L1/L0s enable internally).
+ * However, L0s is flaky so explicitly disable it.
+ */
+static void vl805_aspm_fixup(struct pci_dev *dev)
+{
+	dev->devcap &= ~PCI_EXP_DEVCAP_L1;
+	/* Set to own exit latency + 1 */
+	dev->devcap |= FIELD_PREP(PCI_EXP_DEVCAP_L1, 5);
+	pci_disable_link_state(dev, PCIE_LINK_STATE_L0S);
+	pci_info(dev, "ASPM: VL805 fixup applied\n");
+}
+DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA, 0x3483, vl805_aspm_fixup);
+
 /*
  * ASM1083/1085 PCIe-PCI bridge devices cause AER timeout errors on the
  * upstream PCIe root port when ASPM is enabled. At least L0s mode is affected;
-- 
2.47.0

