# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2012 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
# Date created = 11:15:02  September 27, 2013
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Module1_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY Module1
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "12.0 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:15:02  SEPTEMBER 27, 2013"
set_global_assignment -name LAST_QUARTUS_VERSION "12.0 SP2"
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_video_fifo.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_vga_controller.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_switches.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_sram_0.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_sdram.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_scaler.v
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_006.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_003.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_rsp_xbar_demux.sv
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_rgb_resampler.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_pixel.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_nios2_qsys_0_test_bench.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_nios2_qsys_0_oci_test_bench.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_nios2_qsys_0_mult_cell.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_tck.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_sysclk.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_LEDs.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_jtag_uart_0.v
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_irq_mapper.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_id_router_007.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_id_router_006.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_id_router_003.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_id_router_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_id_router.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_cmd_xbar_demux.sv
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_clocks.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_character_lcd_0.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_char_drawer.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/nios_system_alpha_blender.v
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_addr_router_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_addr_router_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/nios_system_addr_router.sv
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/altera_up_video_scaler_shrink.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/altera_up_video_fb_color_rom.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/altera_up_video_128_character_rom.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/altera_up_character_lcd_initialization.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/altera_up_character_lcd_communication.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/altera_reset_synchronizer.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/altera_reset_controller.v
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/altera_merlin_width_adapter.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/altera_merlin_slave_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/altera_merlin_slave_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/altera_merlin_master_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/altera_merlin_master_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/submodules/altera_avalon_sc_fifo.v
set_global_assignment -name VERILOG_FILE nios_system/synthesis/nios_system.v
set_global_assignment -name QSYS_FILE nios_system.qsys
set_global_assignment -name VHDL_FILE Module1.vhd
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top