Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: lab2_top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab2_top_module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab2_top_module"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : lab2_top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab2_redo\pbdebounce.v" into library work
Parsing module <pbdebounce>.
Analyzing Verilog file "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab2_redo\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab2_redo\bcd_add_datapath.v" into library work
Parsing module <bcd_add_datapath>.
Analyzing Verilog file "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab2_redo\bcd_add_controller_ver2.v" into library work
Parsing module <bcd_add_controller_ver2>.
Analyzing Verilog file "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab2_redo\lab2_top_module.v" into library work
Parsing module <lab2_top_module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <lab2_top_module>.

Elaborating module <clock>.

Elaborating module <pbdebounce>.

Elaborating module <bcd_add_controller_ver2>.
WARNING:HDLCompiler:91 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab2_redo\bcd_add_controller_ver2.v" Line 66: Signal <init> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab2_redo\bcd_add_controller_ver2.v" Line 115: Signal <loadA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab2_redo\bcd_add_controller_ver2.v" Line 151: Signal <loadB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab2_redo\bcd_add_controller_ver2.v" Line 185: Signal <displayB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab2_redo\bcd_add_controller_ver2.v" Line 217: Signal <displayA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab2_redo\bcd_add_controller_ver2.v" Line 251: Signal <displayLS> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab2_redo\bcd_add_controller_ver2.v" Line 286: Signal <displayMS> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:189 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab2_redo\lab2_top_module.v" Line 75: Size mismatch in connection of port <debugSig>. Formal port size is 8-bit while actual signal size is 4-bit.

Elaborating module <bcd_add_datapath>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab2_top_module>.
    Related source file is "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab2_redo\lab2_top_module.v".
        SLOWCLOCK = 1000000
    Summary:
	no macro.
Unit <lab2_top_module> synthesized.

Synthesizing Unit <clock>.
    Related source file is "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab2_redo\clock.v".
    Found 1-bit register for signal <sclclk>.
    Found 32-bit register for signal <clkq>.
    Found 32-bit adder for signal <clkq[31]_GND_2_o_add_1_OUT> created at line 12.
    Found 32-bit comparator greater for signal <n0001> created at line 13
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clock> synthesized.

Synthesizing Unit <pbdebounce>.
    Related source file is "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab2_redo\pbdebounce.v".
    Found 1-bit register for signal <pbreg>.
    Found 3-bit register for signal <pbshift<2:0>>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <pbdebounce> synthesized.

Synthesizing Unit <bcd_add_controller_ver2>.
    Related source file is "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab2_redo\bcd_add_controller_ver2.v".
        INIT = 0
        WAIT = 1
        LOAD_A = 2
        DISPLAY_A = 3
        LOAD_B = 4
        DISPLAY_B = 5
        DISPLAY_MS = 6
        DISPLAY_LS = 7
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 33                                             |
    | Inputs             | 18                                             |
    | Outputs            | 12                                             |
    | Clock              | clock (rising_edge)                            |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 7-to-1 multiplexer for signal <state[3]_PWR_12_o_Select_92_o> created at line 96.
    Found 1-bit 7-to-1 multiplexer for signal <state[3]_PWR_4_o_Select_105_o> created at line 96.
WARNING:Xst:737 - Found 1-bit latch for signal <init>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <loadA>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <loadB>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <displayA>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <displayB>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <displayLS>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <displayMS>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <debugSig<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <debugSig<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <debugSig<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <debugSig<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <debugSig<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <debugSig<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <debugSig<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <debugSig<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  15 Latch(s).
	inferred  38 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <bcd_add_controller_ver2> synthesized.

Synthesizing Unit <bcd_add_datapath>.
    Related source file is "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab2_redo\bcd_add_datapath.v".
WARNING:Xst:647 - Input <input_value> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <load_a_ack>.
    Found 1-bit register for signal <load_b_ack>.
    Found 1-bit register for signal <display_a_ack>.
    Found 1-bit register for signal <display_b_ack>.
    Found 1-bit register for signal <display_ls_ack>.
    Found 1-bit register for signal <display_ms_ack>.
    Found 1-bit register for signal <init_ack>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <bcd_add_datapath> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 17
 1-bit register                                        : 12
 3-bit register                                        : 4
 32-bit register                                       : 1
# Latches                                              : 15
 1-bit latch                                           : 15
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 38
 1-bit 2-to-1 multiplexer                              : 36
 1-bit 7-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clock>.
The following registers are absorbed into counter <clkq>: 1 register on signal <clkq>.
Unit <clock> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 24
 Flip-Flops                                            : 24
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 38
 1-bit 2-to-1 multiplexer                              : 36
 1-bit 7-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <M1/FSM_0> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0010  | 0010
 0100  | 0100
 0111  | 0111
 0110  | 0110
 0011  | 0011
 0001  | 0001
 0101  | 0101
-------------------
WARNING:Xst:1293 - FF/Latch <debugSig_6> has a constant value of 0 in block <bcd_add_controller_ver2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <debugSig_7> has a constant value of 0 in block <bcd_add_controller_ver2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <debugSig_5> has a constant value of 0 in block <bcd_add_controller_ver2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <debugSig_4> has a constant value of 0 in block <bcd_add_controller_ver2>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <lab2_top_module> ...

Optimizing unit <bcd_add_datapath> ...

Optimizing unit <bcd_add_controller_ver2> ...
WARNING:Xst:1293 - FF/Latch <clock50/clkq_20> has a constant value of 0 in block <lab2_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock50/clkq_21> has a constant value of 0 in block <lab2_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock50/clkq_22> has a constant value of 0 in block <lab2_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock50/clkq_23> has a constant value of 0 in block <lab2_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock50/clkq_24> has a constant value of 0 in block <lab2_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock50/clkq_25> has a constant value of 0 in block <lab2_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock50/clkq_26> has a constant value of 0 in block <lab2_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock50/clkq_27> has a constant value of 0 in block <lab2_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock50/clkq_28> has a constant value of 0 in block <lab2_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock50/clkq_29> has a constant value of 0 in block <lab2_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock50/clkq_30> has a constant value of 0 in block <lab2_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock50/clkq_31> has a constant value of 0 in block <lab2_top_module>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab2_top_module, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 47
 Flip-Flops                                            : 47

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lab2_top_module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 203
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 38
#      LUT2                        : 23
#      LUT3                        : 4
#      LUT4                        : 8
#      LUT5                        : 23
#      LUT6                        : 21
#      MUXCY                       : 45
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 35
# FlipFlops/Latches                : 58
#      FD                          : 35
#      FDE                         : 1
#      FDR                         : 11
#      LD                          : 11
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 4
#      OBUF                        : 4

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              58  out of  54576     0%  
 Number of Slice LUTs:                  120  out of  27288     0%  
    Number used as Logic:               120  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    125
   Number with an unused Flip Flop:      67  out of    125    53%  
   Number with an unused LUT:             5  out of    125     4%  
   Number of fully used LUT-FF pairs:    53  out of    125    42%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                   9  out of    218     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------+-------------------------------+-------+
Clock Signal                                                         | Clock buffer(FF name)         | Load  |
---------------------------------------------------------------------+-------------------------------+-------+
CLK                                                                  | BUFGP                         | 31    |
clock50/sclclk                                                       | NONE(debounce_right/pbshift_2)| 16    |
M1/state[3]_GND_4_o_MUX_311_o(M1/Mmux_state[3]_GND_4_o_MUX_311_o23:O)| NONE(*)(M1/debugSig_2)        | 4     |
M1/state[3]_GND_4_o_MUX_200_o(M1/Mmux_state[3]_GND_4_o_MUX_200_o13:O)| NONE(*)(M1/displayMS)         | 7     |
---------------------------------------------------------------------+-------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.936ns (Maximum Frequency: 202.603MHz)
   Minimum input arrival time before clock: 3.087ns
   Maximum output required time after clock: 3.685ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.936ns (frequency: 202.603MHz)
  Total number of paths / destination ports: 7318 / 32
-------------------------------------------------------------------------
Delay:               4.936ns (Levels of Logic = 23)
  Source:            clock50/clkq_0 (FF)
  Destination:       clock50/sclclk (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: clock50/clkq_0 to clock50/sclclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  clock50/clkq_0 (clock50/clkq_0)
     INV:I->O              1   0.206   0.000  clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_lut<0>_INV_0 (clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<0> (clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<1> (clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<2> (clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3> (clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<4> (clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<5> (clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<6> (clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7> (clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<8> (clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<9> (clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<10> (clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11> (clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<12> (clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<13> (clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<14> (clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15> (clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>)
     XORCY:CI->O           1   0.180   0.924  clock50/Madd_clkq[31]_GND_2_o_add_1_OUT_xor<16> (clock50/clkq[31]_GND_2_o_add_1_OUT<16>)
     LUT5:I0->O            1   0.203   0.000  clock50/Mcompar_n0001_lut<2> (clock50/Mcompar_n0001_lut<2>)
     MUXCY:S->O            1   0.172   0.000  clock50/Mcompar_n0001_cy<2> (clock50/Mcompar_n0001_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Mcompar_n0001_cy<3> (clock50/Mcompar_n0001_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Mcompar_n0001_cy<4> (clock50/Mcompar_n0001_cy<4>)
     MUXCY:CI->O          21   0.258   1.113  clock50/Mcompar_n0001_cy<5> (clock50/Mcompar_n0001_cy<5>)
     FDE:CE                    0.322          clock50/sclclk
    ----------------------------------------
    Total                      4.936ns (2.283ns logic, 2.653ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock50/sclclk'
  Clock period: 2.540ns (frequency: 393.685MHz)
  Total number of paths / destination ports: 36 / 16
-------------------------------------------------------------------------
Delay:               2.540ns (Levels of Logic = 1)
  Source:            debounce_right/pbshift_1 (FF)
  Destination:       debounce_right/pbreg (FF)
  Source Clock:      clock50/sclclk rising
  Destination Clock: clock50/sclclk rising

  Data Path: debounce_right/pbshift_1 to debounce_right/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.879  debounce_right/pbshift_1 (debounce_right/pbshift_1)
     LUT4:I1->O            1   0.205   0.579  debounce_right/_n00181 (debounce_right/_n0018)
     FDR:R                     0.430          debounce_right/pbreg
    ----------------------------------------
    Total                      2.540ns (1.082ns logic, 1.458ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M1/state[3]_GND_4_o_MUX_311_o'
  Clock period: 2.489ns (frequency: 401.752MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               2.489ns (Levels of Logic = 2)
  Source:            M1/debugSig_0 (LATCH)
  Destination:       M1/debugSig_0 (LATCH)
  Source Clock:      M1/state[3]_GND_4_o_MUX_311_o falling
  Destination Clock: M1/state[3]_GND_4_o_MUX_311_o falling

  Data Path: M1/debugSig_0 to M1/debugSig_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.864  M1/debugSig_0 (M1/debugSig_0)
     LUT6:I2->O            1   0.203   0.684  M1/Mmux_state[3]_debugSig[7]_MUX_413_o23 (M1/Mmux_state[3]_debugSig[7]_MUX_413_o22)
     LUT4:I2->O            1   0.203   0.000  M1/Mmux_state[3]_debugSig[7]_MUX_413_o24 (M1/state[3]_debugSig[7]_MUX_413_o)
     LD:D                      0.037          M1/debugSig_0
    ----------------------------------------
    Total                      2.489ns (0.941ns logic, 1.548ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M1/state[3]_GND_4_o_MUX_200_o'
  Clock period: 2.015ns (frequency: 496.167MHz)
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Delay:               2.015ns (Levels of Logic = 1)
  Source:            M1/displayLS (LATCH)
  Destination:       M1/displayLS (LATCH)
  Source Clock:      M1/state[3]_GND_4_o_MUX_200_o falling
  Destination Clock: M1/state[3]_GND_4_o_MUX_200_o falling

  Data Path: M1/displayLS to M1/displayLS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              13   0.498   1.277  M1/displayLS (M1/displayLS)
     LUT5:I0->O            3   0.203   0.000  M1/Mmux_state[3]_displayLS_MUX_277_o11 (M1/state[3]_displayLS_MUX_277_o)
     LD:D                      0.037          M1/displayLS
    ----------------------------------------
    Total                      2.015ns (0.738ns logic, 1.277ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock50/sclclk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              3.087ns (Levels of Logic = 2)
  Source:            BTNR (PAD)
  Destination:       debounce_right/pbreg (FF)
  Destination Clock: clock50/sclclk rising

  Data Path: BTNR to debounce_right/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.651  BTNR_IBUF (BTNR_IBUF)
     LUT4:I3->O            1   0.205   0.579  debounce_right/_n00181 (debounce_right/_n0018)
     FDR:R                     0.430          debounce_right/pbreg
    ----------------------------------------
    Total                      3.087ns (1.857ns logic, 1.230ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M1/state[3]_GND_4_o_MUX_311_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 1)
  Source:            M1/debugSig_3 (LATCH)
  Destination:       LED<3> (PAD)
  Source Clock:      M1/state[3]_GND_4_o_MUX_311_o falling

  Data Path: M1/debugSig_3 to LED<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.616  M1/debugSig_3 (M1/debugSig_3)
     OBUF:I->O                 2.571          LED_3_OBUF (LED<3>)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
CLK                          |    4.936|         |         |         |
M1/state[3]_GND_4_o_MUX_200_o|         |    3.086|         |         |
clock50/sclclk               |    2.564|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock M1/state[3]_GND_4_o_MUX_200_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
CLK                          |         |         |    2.252|         |
M1/state[3]_GND_4_o_MUX_200_o|         |         |    2.015|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock M1/state[3]_GND_4_o_MUX_311_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
CLK                          |         |         |    3.962|         |
M1/state[3]_GND_4_o_MUX_200_o|         |         |    3.800|         |
M1/state[3]_GND_4_o_MUX_311_o|         |         |    2.489|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock50/sclclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock50/sclclk |    2.540|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 22.18 secs
 
--> 

Total memory usage is 235500 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   40 (   0 filtered)
Number of infos    :    1 (   0 filtered)

