read -sv run_verilog_mid/adder_32b_18_67_2b28121091c3b583ee2167b0e8463aca.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_67_2b28121091c3b583ee2167b0e8463aca_yosys.v
