<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - ZynqBF_2t_ip_src_sum_elements_i.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../ZynqBF_2t_ip_src_sum_elements_i.vhd" target="rtwreport_document_frame" id="linkToText_plain">ZynqBF_2t_ip_src_sum_elements_i.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_sum_elements_i.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2019-02-11 10:11:27</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.5 and HDL Coder 3.13</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: ZynqBF_2t_ip_src_sum_elements_i</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: ZynqBF_2tx_fpga/channel_estimator/peakdetect_ch1/correlator1/sum_elements_i</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 4</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a><span class="KW">USE</span> work.ZynqBF_2t_ip_src_ZynqBF_2tx_fpga_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" id="22">   22   </a>
</span><span><a class="LN" id="23">   23   </a><span class="KW">ENTITY</span> ZynqBF_2t_ip_src_sum_elements_i <span class="KW">IS</span>
</span><span><a class="LN" id="24">   24   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="27">   27   </a>        din                               :   <span class="KW">IN</span>    vector_of_std_logic_vector32(0 <span class="KW">TO</span> 7);  <span class="CT">-- sfix32_En16 [8]</span>
</span><span><a class="LN" id="28">   28   </a>        start                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="29">   29   </a>        dout                              :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="30">   30   </a>        vout                              :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="31">   31   </a>        );
</span><span><a class="LN" id="32">   32   </a><span class="KW">END</span> ZynqBF_2t_ip_src_sum_elements_i;
</span><span><a class="LN" id="33">   33   </a>
</span><span><a class="LN" id="34">   34   </a>
</span><span><a class="LN" id="35">   35   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> ZynqBF_2t_ip_src_sum_elements_i <span class="KW">IS</span>
</span><span><a class="LN" id="36">   36   </a>
</span><span><a class="LN" id="37">   37   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="38">   38   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant2_out1        : std_logic;
</span><span><a class="LN" id="39">   39   </a>  <span class="KW">SIGNAL</span> HDL_Counter_out1                 : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" id="40">   40   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant1_out1        : std_logic;
</span><span><a class="LN" id="41">   41   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1            : std_logic;
</span><span><a class="LN" id="42">   42   </a>  <span class="KW">SIGNAL</span> HDL_Counter1_out1                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="43">   43   </a>  <span class="KW">SIGNAL</span> Constant1_out1_dtc               : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="44">   44   </a>  <span class="KW">SIGNAL</span> Data_Type_Conversion_out1        : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="45">   45   </a>  <span class="KW">SIGNAL</span> din_0                            : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="46">   46   </a>  <span class="KW">SIGNAL</span> din_1                            : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="47">   47   </a>  <span class="KW">SIGNAL</span> din_2                            : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="48">   48   </a>  <span class="KW">SIGNAL</span> din_3                            : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="49">   49   </a>  <span class="KW">SIGNAL</span> din_4                            : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="50">   50   </a>  <span class="KW">SIGNAL</span> din_5                            : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="51">   51   </a>  <span class="KW">SIGNAL</span> din_6                            : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="52">   52   </a>  <span class="KW">SIGNAL</span> din_7                            : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="53">   53   </a>  <span class="KW">SIGNAL</span> Selector_out1                    : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="54">   54   </a>  <span class="KW">SIGNAL</span> Switch1_out1                     : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="55">   55   </a>  <span class="KW">SIGNAL</span> Add_out1                         : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="56">   56   </a>  <span class="KW">SIGNAL</span> Delay1_out1                      : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="57">   57   </a>  <span class="KW">SIGNAL</span> Switch_out1                      : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="58">   58   </a>
</span><span><a class="LN" id="59">   59   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="60">   60   </a>  <span class="CT">-- Free running, Unsigned Counter</span>
</span><span><a class="LN" id="61">   61   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="62">   62   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="63" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3514')" name="code2model">   63   </a>  HDL_Counter_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="64" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3514')" name="code2model">   64   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="65" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3514')" name="code2model">   65   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="66" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3514')" name="code2model">   66   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="67" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3514')" name="code2model">   67   </a>        HDL_Counter_out1 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" id="68" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3514')" name="code2model">   68   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="69" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3514')" name="code2model">   69   </a>        <span class="KW">IF</span> start = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="70" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3514')" name="code2model">   70   </a>          HDL_Counter_out1 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" id="71" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3514')" name="code2model">   71   </a>        <span class="KW">ELSIF</span> Compare_To_Constant2_out1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="72" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3514')" name="code2model">   72   </a>          HDL_Counter_out1 &lt;= HDL_Counter_out1 + to_unsigned(16#1#, 3);
</span><span><a class="LN" id="73" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3514')" name="code2model">   73   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="74" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3514')" name="code2model">   74   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="75" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3514')" name="code2model">   75   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="76" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3514')" name="code2model">   76   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> HDL_Counter_process;
</span><span><a class="LN" id="77">   77   </a>
</span><span><a class="LN" id="78">   78   </a>
</span><span><a class="LN" id="79">   79   </a>
</span><span><a class="LN" id="80" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3509')" name="code2model">   80   </a>  Compare_To_Constant1_out1 &lt;= '1' <span class="KW">WHEN</span> HDL_Counter_out1 = to_unsigned(16#7#, 3) <span class="KW">ELSE</span>
</span><span><a class="LN" id="81" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3509')" name="code2model">   81   </a>      '0';
</span><span><a class="LN" id="82">   82   </a>
</span><span><a class="LN" id="83" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3523')" name="code2model">   83   </a>  Logical_Operator_out1 &lt;= start <span class="KW">OR</span> Compare_To_Constant1_out1;
</span><span><a class="LN" id="84">   84   </a>
</span><span><a class="LN" id="85">   85   </a>  <span class="CT">-- Free running, Unsigned Counter</span>
</span><span><a class="LN" id="86">   86   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="87">   87   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="88" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3522')" name="code2model">   88   </a>  HDL_Counter1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="89" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3522')" name="code2model">   89   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="90" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3522')" name="code2model">   90   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="91" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3522')" name="code2model">   91   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="92" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3522')" name="code2model">   92   </a>        HDL_Counter1_out1 &lt;= '0';
</span><span><a class="LN" id="93" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3522')" name="code2model">   93   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">AND</span> Logical_Operator_out1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="94" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3522')" name="code2model">   94   </a>        HDL_Counter1_out1 &lt;=  <span class="KW">NOT</span> HDL_Counter1_out1;
</span><span><a class="LN" id="95" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3522')" name="code2model">   95   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="96" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3522')" name="code2model">   96   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="97" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3522')" name="code2model">   97   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> HDL_Counter1_process;
</span><span><a class="LN" id="98">   98   </a>
</span><span><a class="LN" id="99">   99   </a>
</span><span><a class="LN" id="100">  100   </a>
</span><span><a class="LN" id="101" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3524')" name="code2model">  101   </a>  Compare_To_Constant2_out1 &lt;= '1' <span class="KW">WHEN</span> HDL_Counter1_out1 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" id="102" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3524')" name="code2model">  102   </a>      '0';
</span><span><a class="LN" id="103">  103   </a>
</span><span><a class="LN" id="104">  104   </a>  Constant1_out1_dtc &lt;= to_signed(0, 32);
</span><span><a class="LN" id="105">  105   </a>
</span><span><a class="LN" id="106" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3527')" name="code2model">  106   </a>  Data_Type_Conversion_out1 &lt;= resize(HDL_Counter_out1, 8);
</span><span><a class="LN" id="107">  107   </a>
</span><span><a class="LN" id="108">  108   </a>  din_0 &lt;= signed(din(0));
</span><span><a class="LN" id="109">  109   </a>
</span><span><a class="LN" id="110">  110   </a>  din_1 &lt;= signed(din(1));
</span><span><a class="LN" id="111">  111   </a>
</span><span><a class="LN" id="112">  112   </a>  din_2 &lt;= signed(din(2));
</span><span><a class="LN" id="113">  113   </a>
</span><span><a class="LN" id="114">  114   </a>  din_3 &lt;= signed(din(3));
</span><span><a class="LN" id="115">  115   </a>
</span><span><a class="LN" id="116">  116   </a>  din_4 &lt;= signed(din(4));
</span><span><a class="LN" id="117">  117   </a>
</span><span><a class="LN" id="118">  118   </a>  din_5 &lt;= signed(din(5));
</span><span><a class="LN" id="119">  119   </a>
</span><span><a class="LN" id="120">  120   </a>  din_6 &lt;= signed(din(6));
</span><span><a class="LN" id="121">  121   </a>
</span><span><a class="LN" id="122">  122   </a>  din_7 &lt;= signed(din(7));
</span><span><a class="LN" id="123">  123   </a>
</span><span><a class="LN" id="124">  124   </a>
</span><span><a class="LN" id="125" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3526')" name="code2model">  125   </a>  Selector_out1 &lt;= din_0 <span class="KW">WHEN</span> Data_Type_Conversion_out1 = to_unsigned(16#00#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" id="126" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3526')" name="code2model">  126   </a>      din_1 <span class="KW">WHEN</span> Data_Type_Conversion_out1 = to_unsigned(16#01#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" id="127" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3526')" name="code2model">  127   </a>      din_2 <span class="KW">WHEN</span> Data_Type_Conversion_out1 = to_unsigned(16#02#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" id="128" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3526')" name="code2model">  128   </a>      din_3 <span class="KW">WHEN</span> Data_Type_Conversion_out1 = to_unsigned(16#03#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" id="129" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3526')" name="code2model">  129   </a>      din_4 <span class="KW">WHEN</span> Data_Type_Conversion_out1 = to_unsigned(16#04#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" id="130" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3526')" name="code2model">  130   </a>      din_5 <span class="KW">WHEN</span> Data_Type_Conversion_out1 = to_unsigned(16#05#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" id="131" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3526')" name="code2model">  131   </a>      din_6 <span class="KW">WHEN</span> Data_Type_Conversion_out1 = to_unsigned(16#06#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" id="132" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3526')" name="code2model">  132   </a>      din_7;
</span><span><a class="LN" id="133">  133   </a>
</span><span><a class="LN" id="134">  134   </a>
</span><span><a class="LN" id="135" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3517')" name="code2model">  135   </a>  Switch1_out1 &lt;= Constant1_out1_dtc <span class="KW">WHEN</span> Compare_To_Constant2_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="136" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3517')" name="code2model">  136   </a>      Selector_out1;
</span><span><a class="LN" id="137">  137   </a>
</span><span><a class="LN" id="138" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3512')" name="code2model">  138   </a>  Delay1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="139" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3512')" name="code2model">  139   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="140" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3512')" name="code2model">  140   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="141" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3512')" name="code2model">  141   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="142" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3512')" name="code2model">  142   </a>        Delay1_out1 &lt;= to_signed(0, 32);
</span><span><a class="LN" id="143" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3512')" name="code2model">  143   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="144" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3512')" name="code2model">  144   </a>        Delay1_out1 &lt;= Add_out1;
</span><span><a class="LN" id="145" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3512')" name="code2model">  145   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="146" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3512')" name="code2model">  146   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="147" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3512')" name="code2model">  147   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_process;
</span><span><a class="LN" id="148">  148   </a>
</span><span><a class="LN" id="149">  149   </a>
</span><span><a class="LN" id="150">  150   </a>
</span><span><a class="LN" id="151" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3516')" name="code2model">  151   </a>  Switch_out1 &lt;= Delay1_out1 <span class="KW">WHEN</span> start = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="152" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3516')" name="code2model">  152   </a>      to_signed(0, 32);
</span><span><a class="LN" id="153">  153   </a>
</span><span><a class="LN" id="154" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3525')" name="code2model">  154   </a>  Add_out1 &lt;= Switch1_out1 + Switch_out1;
</span><span><a class="LN" id="155">  155   </a>
</span><span><a class="LN" id="156">  156   </a>  dout &lt;= std_logic_vector(Add_out1);
</span><span><a class="LN" id="157">  157   </a>
</span><span><a class="LN" id="158">  158   </a>  vout &lt;= Compare_To_Constant1_out1;
</span><span><a class="LN" id="159">  159   </a>
</span><span><a class="LN" id="160">  160   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="161">  161   </a>
</span><span><a class="LN" id="162">  162   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
