module ThreebyOneMux
  (
    input[31:0] a,
    input[31:0] b,
    input[31:0] c,
    input [1:0] sel,
    input clk,
    output reg [31:0] out
  );
  always @(negedge clk)
    begin
      case(sel[1:0])
        2'b00: out = a;
        2'b01: out = b;
        2'b10: out = c;
      endcase
    end
endmodule