Version 4.1
SHEET 1 3284 1940
WIRE -1664 112 -1728 112
WIRE -1632 112 -1664 112
WIRE -544 128 -544 96
WIRE -512 144 -512 96
WIRE -544 192 -544 128
WIRE -512 192 -512 144
WIRE -1728 208 -1728 112
WIRE -128 224 -208 224
WIRE -80 224 -128 224
WIRE -128 256 -208 256
WIRE -80 256 -128 256
WIRE -128 288 -208 288
WIRE -80 288 -128 288
WIRE -128 320 -208 320
WIRE -80 320 -128 320
WIRE -880 352 -928 352
WIRE -800 352 -880 352
WIRE -112 352 -208 352
WIRE -80 352 -112 352
WIRE -1728 384 -1728 288
WIRE -880 384 -928 384
WIRE -800 384 -880 384
WIRE -112 384 -208 384
WIRE -80 384 -112 384
WIRE -1664 416 -1728 416
WIRE -1632 416 -1664 416
WIRE -880 416 -928 416
WIRE -800 416 -880 416
WIRE -112 416 -208 416
WIRE -80 416 -112 416
WIRE -880 448 -928 448
WIRE -800 448 -880 448
WIRE -112 448 -208 448
WIRE -80 448 -112 448
WIRE -112 480 -208 480
WIRE -80 480 -112 480
WIRE -1728 512 -1728 416
WIRE -112 512 -208 512
WIRE -80 512 -112 512
WIRE -112 544 -208 544
WIRE -80 544 -112 544
WIRE -112 576 -208 576
WIRE -80 576 -112 576
WIRE -576 672 -576 624
WIRE -544 672 -544 624
WIRE -480 672 -480 624
WIRE -512 688 -512 624
WIRE -1728 720 -1728 592
WIRE -576 720 -576 672
WIRE -544 720 -544 672
WIRE -512 720 -512 688
WIRE -480 720 -480 672
WIRE -256 720 -272 720
WIRE -256 784 -256 720
WIRE -1664 816 -1728 816
WIRE -1632 816 -1664 816
WIRE -256 816 -256 784
WIRE -496 896 -512 896
WIRE -432 896 -496 896
WIRE -1728 912 -1728 816
WIRE -496 928 -512 928
WIRE -432 928 -496 928
WIRE 64 944 -96 944
WIRE -496 960 -512 960
WIRE -432 960 -496 960
WIRE -496 992 -512 992
WIRE -432 992 -496 992
WIRE -1728 1120 -1728 992
WIRE -272 1152 -272 1088
WIRE -240 1152 -240 1088
WIRE -272 1168 -272 1152
WIRE -240 1168 -240 1152
WIRE -1168 1216 -1232 1216
WIRE -1136 1216 -1168 1216
WIRE -624 1264 -656 1264
WIRE -608 1264 -624 1264
WIRE -480 1264 -496 1264
WIRE -464 1264 -480 1264
WIRE -320 1264 -352 1264
WIRE -304 1264 -320 1264
WIRE -1232 1312 -1232 1216
WIRE -656 1344 -656 1264
WIRE -496 1344 -496 1264
WIRE -352 1344 -352 1264
WIRE -1232 1520 -1232 1392
WIRE -656 1520 -656 1424
WIRE -496 1520 -496 1424
WIRE -352 1520 -352 1424
FLAG -656 1520 0
FLAG -496 1520 0
FLAG -352 1520 0
FLAG -624 1264 vdd
FLAG -480 1264 vss
FLAG -320 1264 vsub
FLAG -544 128 vdd
FLAG -512 144 vdd
FLAG -576 672 vsub
FLAG -544 672 vsub
FLAG -512 688 vss
FLAG -480 672 vss
FLAG -128 224 q0
FLAG -128 256 q1
FLAG -128 288 q2
FLAG -128 320 q3
FLAG -112 384 testpoint_clk_b
FLAG -112 416 testpoint_sel0
FLAG -112 448 testpoint_sel1
FLAG -112 480 testpoint_sel2
FLAG -112 512 testpoint_sel3
FLAG -112 544 testpoint_dac_out
FLAG -112 576 testpoint_sh_out
FLAG -112 352 testpoint_comp_out
FLAG -880 352 vin_sin
FLAG -880 384 clk0
FLAG -880 416 reset
FLAG -880 448 start
FLAG -1728 384 0
FLAG -1728 720 0
FLAG -1664 416 start
FLAG -1728 1120 0
FLAG -1664 816 reset
FLAG -1232 1520 0
FLAG -1168 1216 clk0
FLAG -496 896 q0
FLAG -496 928 q1
FLAG -496 960 q2
FLAG -496 992 q3
FLAG -256 784 vdd
FLAG -272 1152 vsub
FLAG -240 1152 vss
FLAG 64 944 adc_out_converted_into_analog
FLAG -1664 112 vin_sin
SYMBOL voltage -656 1328 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V1
SYMATTR Value 1.5
SYMBOL voltage -496 1328 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V2
SYMATTR Value 0
SYMBOL voltage -352 1328 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V3
SYMATTR Value 0
SYMBOL voltage -1728 496 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V5
SYMATTR Value PULSE(0 1.5 700n 0.1p 0.1p 2000n 4000n)
SYMBOL voltage -1728 896 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V6
SYMATTR Value PULSE(0 1.5 0 0.1p 0.1p 150n 2u)
SYMBOL voltage -1232 1296 R0
WINDOW 123 0 0 Left 0
WINDOW 39 24 124 Left 2
SYMATTR InstName V7
SYMATTR Value PULSE(0 1.5 0 0.1p 0.1p 25n 50n)
SYMBOL dsproj_r2rdac -336 1024 R0
SYMATTR InstName X2
SYMBOL voltage -1728 192 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V4
SYMATTR Value PULSE(0.1 1.4 0.1u 1u 1u 4u 8u)
SYMBOL dsproj_adctop -560 416 R0
SYMATTR InstName X3
TEXT 488 56 Left 2 !.tran 2u
TEXT 184 104 Left 4 ;ADC top level test bench
TEXT -40 1216 Left 2 !.model MYPMOS PMOS (LEVEL=1 VTO=-0.7 KP=20u LAMBDA=0.01)\n.model MYNMOS NMOS (LEVEL=1 VTO=0.7 KP=50u LAMBDA=0.02)
RECTANGLE Normal 672 1552 -1856 32
