# This content lists tables related to power control and DMA initialization sequences.

**Source**: Page 72, Chunk 300  
**Category**: This content lists tables related to power control and DMA initialization sequences.  
**Chunk Index**: 300

---

List of tables RM0433
Table 49. Power control register map and reset values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 312
Table 50. BDMA and DMAMUX2 initialization sequence (DMAMUX2_INIT). . . . . . . . . . . . . . . . . . 320

---

**AI Reasoning**: The content chunk provides a list of tables that detail specific register maps and initialization sequences, which are technical specifications of the microcontroller. Grouping these under 'specifications' makes them easily accessible for users looking for detailed technical data. The filename captures the essence of the tables mentioned, focusing on power control and DMA initialization.
