<dec f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.h' l='118' type='unsigned int llvm::MipsMCCodeEmitter::getBranchTargetOpValueLsl2MMR6(const llvm::MCInst &amp; MI, unsigned int OpNo, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const'/>
<def f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp' l='302' ll='320' type='unsigned int llvm::MipsMCCodeEmitter::getBranchTargetOpValueLsl2MMR6(const llvm::MCInst &amp; MI, unsigned int OpNo, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const'/>
<use f='llvm/build/lib/Target/Mips/MipsGenMCCodeEmitter.inc' l='6586' u='c' c='_ZNK4llvm17MipsMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE'/>
<use f='llvm/build/lib/Target/Mips/MipsGenMCCodeEmitter.inc' l='7279' u='c' c='_ZNK4llvm17MipsMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE'/>
<use f='llvm/build/lib/Target/Mips/MipsGenMCCodeEmitter.inc' l='7910' u='c' c='_ZNK4llvm17MipsMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE'/>
<doc f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp' l='299'>/// getBranchTargetOpValueLsl2MMR6 - Return binary encoding of the branch
/// target operand. If the machine operand requires relocation,
/// record the relocation and return zero.</doc>
<doc f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.h' l='115'>// getBranchTargetOpValueLsl2MMR6 - Return binary encoding of the branch
  // target operand. If the machine operand requires relocation,
  // record the relocation and return zero.</doc>
