

================================================================
== Vivado HLS Report for 'padding2d_fix16'
================================================================
* Date:           Wed Dec  4 20:23:14 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     3.903|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  209|  40901|  209|  40901|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+
        |                 |   Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min |  max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+
        |- Loop 1         |  204|  40896| 204 ~ 2556 |          -|          -|  1 ~ 16 |    no    |
        | + Loop 1.1      |   10|     31|           1|          -|          -| 10 ~ 31 |    no    |
        | + Loop 1.2      |  182|   2492|   26 ~ 89  |          -|          -|  7 ~ 28 |    no    |
        |  ++ Loop 1.2.1  |   21|     84|           3|          -|          -|  7 ~ 28 |    no    |
        |  ++ Loop 1.2.2  |    2|      2|           1|          -|          -|        2|    no    |
        | + Loop 1.3      |    8|     29|           1|          -|          -|  8 ~ 29 |    no    |
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    707|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    263|
|Register         |        -|      -|     508|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     508|    970|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |tmp_27_fu_338_p2            |     *    |      0|  0|  33|           5|           7|
    |tmp_s_fu_408_p2             |     *    |      0|  0|  33|           7|           7|
    |depth_1_fu_488_p2           |     +    |      0|  0|  15|           5|           1|
    |height_1_fu_539_p2          |     +    |      0|  0|  15|           5|           1|
    |i_count_3_fu_515_p2         |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next1_fu_640_p2  |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next2_fu_645_p2  |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next3_fu_655_p2  |     +    |      0|  0|  15|           5|           5|
    |indvars_iv_next4_fu_609_p2  |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next5_fu_604_p2  |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next6_fu_650_p2  |     +    |      0|  0|  15|           5|           5|
    |indvars_iv_next_fu_635_p2   |     +    |      0|  0|  19|          14|          14|
    |o_count_7_fu_629_p2         |     +    |      0|  0|  23|          16|           1|
    |o_count_8_fu_581_p2         |     +    |      0|  0|  19|          14|           1|
    |o_count_9_fu_598_p2         |     +    |      0|  0|  19|          14|           1|
    |tmp1_fu_432_p2              |     +    |      0|  0|  16|          10|          10|
    |tmp2_fu_520_p2              |     +    |      0|  0|  16|          16|          16|
    |tmp3_fu_464_p2              |     +    |      0|  0|  16|           3|          10|
    |tmp_21_fu_469_p2            |     +    |      0|  0|  16|          10|          10|
    |tmp_28_fu_348_p2            |     +    |      0|  0|  15|           2|           5|
    |tmp_29_fu_364_p2            |     +    |      0|  0|  15|           1|           5|
    |tmp_31_fu_437_p2            |     +    |      0|  0|  16|          10|          10|
    |tmp_32_fu_369_p2            |     +    |      0|  0|  15|           6|           6|
    |tmp_33_fu_379_p2            |     +    |      0|  0|  15|           3|           6|
    |tmp_34_fu_357_p2            |     +    |      0|  0|  15|           5|           5|
    |tmp_35_fu_385_p2            |     +    |      0|  0|  16|           5|           5|
    |tmp_36_fu_389_p2            |     +    |      0|  0|  16|           1|           5|
    |tmp_37_fu_456_p2            |     +    |      0|  0|  15|           5|           5|
    |tmp_38_fu_525_p2            |     +    |      0|  0|  16|          16|          16|
    |tmp_40_fu_509_p2            |     +    |      0|  0|  23|          16|           1|
    |tmp_41_fu_550_p2            |     +    |      0|  0|  23|          16|          16|
    |tmp_42_fu_545_p2            |     +    |      0|  0|  19|          14|          14|
    |tmp_44_fu_571_p2            |     +    |      0|  0|  19|          14|          14|
    |tmp_47_fu_565_p2            |     +    |      0|  0|  19|          14|           1|
    |tmp_fu_321_p2               |     +    |      0|  0|  15|           2|           5|
    |exitcond1_fu_483_p2         |   icmp   |      0|  0|  11|           6|           6|
    |exitcond2_fu_498_p2         |   icmp   |      0|  0|  11|           5|           5|
    |exitcond5_fu_587_p2         |   icmp   |      0|  0|  13|          14|          14|
    |exitcond7_fu_534_p2         |   icmp   |      0|  0|  11|           6|           6|
    |exitcond8_fu_618_p2         |   icmp   |      0|  0|  11|           5|           5|
    |exitcond_fu_554_p2          |   icmp   |      0|  0|  13|          14|          14|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 707|         379|         328|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  59|         14|    1|         14|
    |depth_reg_201        |   9|          2|    5|         10|
    |height_reg_266       |   9|          2|    5|         10|
    |i_count_1_reg_255    |   9|          2|   14|         28|
    |i_count_2_reg_288    |   9|          2|   14|         28|
    |i_count_reg_189      |   9|          2|   14|         28|
    |indvars_iv1_reg_147  |   9|          2|   14|         28|
    |indvars_iv2_reg_167  |   9|          2|   14|         28|
    |indvars_iv3_reg_222  |   9|          2|   14|         28|
    |indvars_iv4_reg_137  |   9|          2|    5|         10|
    |indvars_iv9_reg_127  |   9|          2|    5|         10|
    |indvars_iv_reg_157   |   9|          2|   14|         28|
    |o_count_1_reg_212    |   9|          2|   16|         32|
    |o_count_2_reg_244    |   9|          2|   14|         28|
    |o_count_3_reg_277    |   9|          2|   14|         28|
    |o_count_4_reg_298    |   9|          2|   14|         28|
    |o_count_5_reg_308    |   9|          2|   16|         32|
    |o_count_6_reg_233    |   9|          2|   14|         28|
    |o_count_reg_177      |   9|          2|   16|         32|
    |output_r_address0    |  27|          5|   14|         70|
    |output_r_d0          |  15|          3|   16|         48|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 263|         58|  253|        576|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  13|   0|   13|          0|
    |depth_1_reg_821             |   5|   0|    5|          0|
    |depth_reg_201               |   5|   0|    5|          0|
    |height_1_reg_848            |   5|   0|    5|          0|
    |height_reg_266              |   5|   0|    5|          0|
    |i_count_1_reg_255           |  14|   0|   14|          0|
    |i_count_2_reg_288           |  14|   0|   14|          0|
    |i_count_3_reg_834           |  14|   0|   14|          0|
    |i_count_reg_189             |  14|   0|   14|          0|
    |indvars_iv1_reg_147         |  14|   0|   14|          0|
    |indvars_iv2_reg_167         |  14|   0|   14|          0|
    |indvars_iv3_reg_222         |  14|   0|   14|          0|
    |indvars_iv4_reg_137         |   5|   0|    5|          0|
    |indvars_iv9_reg_127         |   5|   0|    5|          0|
    |indvars_iv_reg_157          |  14|   0|   14|          0|
    |input_height_cast3_reg_685  |   7|   0|    7|          0|
    |input_load_reg_881          |  16|   0|   16|          0|
    |input_width_cast2_reg_756   |   7|   0|   14|          7|
    |o_count_1_reg_212           |  16|   0|   16|          0|
    |o_count_2_reg_244           |  14|   0|   14|          0|
    |o_count_3_reg_277           |  14|   0|   14|          0|
    |o_count_4_reg_298           |  14|   0|   14|          0|
    |o_count_5_reg_308           |  16|   0|   16|          0|
    |o_count_6_reg_233           |  14|   0|   14|          0|
    |o_count_reg_177             |  16|   0|   16|          0|
    |p_cast_reg_813              |  10|   0|   14|          4|
    |tmp_27_cast1_reg_766        |  12|   0|   16|          4|
    |tmp_27_reg_690              |  12|   0|   12|          0|
    |tmp_28_cast9_reg_771        |   5|   0|   16|         11|
    |tmp_28_reg_701              |   5|   0|    5|          0|
    |tmp_29_cast6_reg_781        |   5|   0|   16|         11|
    |tmp_29_reg_722              |   5|   0|    5|          0|
    |tmp_31_cast_reg_786         |  10|   0|   14|          4|
    |tmp_32_reg_729              |   6|   0|    6|          0|
    |tmp_33_reg_739              |   5|   0|    6|          1|
    |tmp_34_reg_716              |   5|   0|    5|          0|
    |tmp_36_reg_744              |   5|   0|    5|          0|
    |tmp_37_reg_802              |   5|   0|    5|          0|
    |tmp_38_reg_839              |  16|   0|   16|          0|
    |tmp_41_reg_858              |  16|   0|   16|          0|
    |tmp_42_reg_853              |  14|   0|   14|          0|
    |tmp_44_reg_876              |  14|   0|   14|          0|
    |tmp_47_reg_871              |  14|   0|   14|          0|
    |tmp_51_reg_667              |   5|   0|    5|          0|
    |tmp_52_reg_695              |  10|   0|   10|          0|
    |tmp_53_reg_734              |   5|   0|    6|          1|
    |tmp_54_reg_711              |   5|   0|    5|          0|
    |tmp_55_reg_808              |   6|   0|    6|          0|
    |tmp_cast_reg_749            |   5|   0|   14|          9|
    |tmp_reg_674                 |   5|   0|    5|          0|
    |tmp_s_reg_761               |  14|   0|   14|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 508|   0|  560|         52|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|input_depth        |  in |    7|   ap_none  |   input_depth   |    scalar    |
|input_height       |  in |    6|   ap_none  |   input_height  |    scalar    |
|input_width        |  in |    6|   ap_none  |   input_width   |    scalar    |
|input_r_address0   | out |   14|  ap_memory |     input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q0         |  in |   16|  ap_memory |     input_r     |     array    |
|output_r_address0  | out |   14|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |   16|  ap_memory |     output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

