Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date              : Wed Sep  3 10:42:31 2025
| Host              : pczmk06 running 64-bit Ubuntu 24.04.3 LTS
| Command           : report_timing_summary -file semantic_segmentation/output_models/UNet_2S_F4_11_08/hls/Vivado/Vivado_Timing.rpt
| Design            : project_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.203        0.000                      0               126250        0.010        0.000                      0               126250        0.843        0.000                       0                 36543  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 2.343}        4.687           213.356         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.203        0.000                      0               126250        0.010        0.000                      0               126250        0.843        0.000                       0                 36543  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.843ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 project_i/top_level_0_0/inst/split_0_concat_1_stream_U/raddr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.343ns period=4.687ns})
  Destination:            project_i/top_level_0_0/inst/split_0_concat_1_stream_U/U_top_level_0_fifo_w16_d118028_A_ram/mem_reg_1_4/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.343ns period=4.687ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.687ns  (clk_pl_0 rise@4.687ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.079ns (1.928%)  route 4.019ns (98.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.011ns = ( 6.698 - 4.687 ) 
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.892ns (routing 0.569ns, distribution 1.323ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.512ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    project_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  project_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=37085, routed)       1.892     2.100    project_i/top_level_0_0/inst/split_0_concat_1_stream_U/ap_clk
    SLICE_X68Y114        FDRE                                         r  project_i/top_level_0_0/inst/split_0_concat_1_stream_U/raddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y114        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.179 r  project_i/top_level_0_0/inst/split_0_concat_1_stream_U/raddr_reg[13]/Q
                         net (fo=66, routed)          4.019     6.198    project_i/top_level_0_0/inst/split_0_concat_1_stream_U/U_top_level_0_fifo_w16_d118028_A_ram/mem_reg_mux_sel_b_pos_0__14_1[13]
    RAMB36_X3Y1          RAMB36E2                                     r  project_i/top_level_0_0/inst/split_0_concat_1_stream_U/U_top_level_0_fifo_w16_d118028_A_ram/mem_reg_1_4/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.687     4.687 r  
    PS8_X0Y0             PS8                          0.000     4.687 r  project_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.830    project_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.855 r  project_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=37085, routed)       1.843     6.698    project_i/top_level_0_0/inst/split_0_concat_1_stream_U/U_top_level_0_fifo_w16_d118028_A_ram/ap_clk
    RAMB36_X3Y1          RAMB36E2                                     r  project_i/top_level_0_0/inst/split_0_concat_1_stream_U/U_top_level_0_fifo_w16_d118028_A_ram/mem_reg_1_4/CLKBWRCLK
                         clock pessimism              0.119     6.817    
                         clock uncertainty           -0.125     6.692    
    RAMB36_X3Y1          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.290     6.402    project_i/top_level_0_0/inst/split_0_concat_1_stream_U/U_top_level_0_fifo_w16_d118028_A_ram/mem_reg_1_4
  -------------------------------------------------------------------
                         required time                          6.402    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                  0.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 project_i/top_level_0_0/inst/conv_layer_6_sdwc_8_stream_U/U_top_level_0_fifo_w64_d64_A_ram/mem_reg_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.343ns period=4.687ns})
  Destination:            project_i/top_level_0_0/inst/StreamingDataWidthConverter_Batch_64u_32u_16384u_U0/ap_phi_reg_pp0_iter3_ei_1_reg_69_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.343ns period=4.687ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.058ns (34.524%)  route 0.110ns (65.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.831ns (routing 0.512ns, distribution 1.319ns)
  Clock Net Delay (Destination): 2.076ns (routing 0.569ns, distribution 1.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    project_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  project_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=37085, routed)       1.831     1.999    project_i/top_level_0_0/inst/conv_layer_6_sdwc_8_stream_U/U_top_level_0_fifo_w64_d64_A_ram/ap_clk
    SLICE_X93Y298        FDRE                                         r  project_i/top_level_0_0/inst/conv_layer_6_sdwc_8_stream_U/U_top_level_0_fifo_w64_d64_A_ram/mem_reg_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y298        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.057 r  project_i/top_level_0_0/inst/conv_layer_6_sdwc_8_stream_U/U_top_level_0_fifo_w64_d64_A_ram/mem_reg_reg[58]/Q
                         net (fo=1, routed)           0.110     2.167    project_i/top_level_0_0/inst/StreamingDataWidthConverter_Batch_64u_32u_16384u_U0/ap_phi_reg_pp0_iter3_ei_1_reg_69_reg[63]_0[58]
    SLICE_X92Y298        FDRE                                         r  project_i/top_level_0_0/inst/StreamingDataWidthConverter_Batch_64u_32u_16384u_U0/ap_phi_reg_pp0_iter3_ei_1_reg_69_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    project_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  project_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=37085, routed)       2.076     2.284    project_i/top_level_0_0/inst/StreamingDataWidthConverter_Batch_64u_32u_16384u_U0/ap_clk
    SLICE_X92Y298        FDRE                                         r  project_i/top_level_0_0/inst/StreamingDataWidthConverter_Batch_64u_32u_16384u_U0/ap_phi_reg_pp0_iter3_ei_1_reg_69_reg[58]/C
                         clock pessimism             -0.188     2.096    
    SLICE_X92Y298        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.158    project_i/top_level_0_0/inst/StreamingDataWidthConverter_Batch_64u_32u_16384u_U0/ap_phi_reg_pp0_iter3_ei_1_reg_69_reg[58]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 2.343 }
Period(ns):         4.687
Sources:            { project_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         4.687       1.687      PS8_X0Y0  project_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         2.343       0.843      PS8_X0Y0  project_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         2.344       0.844      PS8_X0Y0  project_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK



