{
    "\\sub_mul": {
        "cells": [
            {
                "connects": {
                    "\\CLK": [
                        {
                            "name": "\\clk",
                            "offset": 0,
                            "type": "wire",
                            "width": 1
                        }
                    ],
                    "\\D": [
                        {
                            "name": "\\stage1",
                            "offset": 0,
                            "type": "wire",
                            "width": 32
                        }
                    ],
                    "\\Q": [
                        {
                            "name": "\\stage2",
                            "offset": 0,
                            "type": "wire",
                            "width": 32
                        }
                    ]
                },
                "name": "$procdff$6",
                "parameters": {
                    "\\CLK_POLARITY": [
                        1
                    ],
                    "\\WIDTH": [
                        0,
                        0,
                        0,
                        0,
                        0,
                        1,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0
                    ]
                },
                "type": "$dff"
            },
            {
                "connects": {
                    "\\CLK": [
                        {
                            "name": "\\clk",
                            "offset": 0,
                            "type": "wire",
                            "width": 1
                        }
                    ],
                    "\\D": [
                        {
                            "name": "\\stage0",
                            "offset": 0,
                            "type": "wire",
                            "width": 32
                        }
                    ],
                    "\\Q": [
                        {
                            "name": "\\stage1",
                            "offset": 0,
                            "type": "wire",
                            "width": 32
                        }
                    ]
                },
                "name": "$procdff$5",
                "parameters": {
                    "\\CLK_POLARITY": [
                        1
                    ],
                    "\\WIDTH": [
                        0,
                        0,
                        0,
                        0,
                        0,
                        1,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0
                    ]
                },
                "type": "$dff"
            },
            {
                "connects": {
                    "\\CLK": [
                        {
                            "name": "\\clk",
                            "offset": 0,
                            "type": "wire",
                            "width": 1
                        }
                    ],
                    "\\D": [
                        {
                            "name": "$mul$examples/systemverilog/good_sub_mul.sv:11$3_Y",
                            "offset": 0,
                            "type": "wire",
                            "width": 32
                        }
                    ],
                    "\\Q": [
                        {
                            "name": "\\stage0",
                            "offset": 0,
                            "type": "wire",
                            "width": 32
                        }
                    ]
                },
                "name": "$procdff$4",
                "parameters": {
                    "\\CLK_POLARITY": [
                        1
                    ],
                    "\\WIDTH": [
                        0,
                        0,
                        0,
                        0,
                        0,
                        1,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0
                    ]
                },
                "type": "$dff"
            },
            {
                "connects": {
                    "\\A": [
                        {
                            "name": "$sub$examples/systemverilog/good_sub_mul.sv:11$2_Y",
                            "offset": 0,
                            "type": "wire",
                            "width": 32
                        }
                    ],
                    "\\B": [
                        {
                            "name": "\\b",
                            "offset": 0,
                            "type": "wire",
                            "width": 16
                        }
                    ],
                    "\\Y": [
                        {
                            "name": "$mul$examples/systemverilog/good_sub_mul.sv:11$3_Y",
                            "offset": 0,
                            "type": "wire",
                            "width": 32
                        }
                    ]
                },
                "name": "$mul$examples/systemverilog/good_sub_mul.sv:11$3",
                "parameters": {
                    "\\A_SIGNED": [
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0
                    ],
                    "\\A_WIDTH": [
                        0,
                        0,
                        0,
                        0,
                        0,
                        1,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0
                    ],
                    "\\B_SIGNED": [
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0
                    ],
                    "\\B_WIDTH": [
                        0,
                        0,
                        0,
                        0,
                        1,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0
                    ],
                    "\\Y_WIDTH": [
                        0,
                        0,
                        0,
                        0,
                        0,
                        1,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0
                    ]
                },
                "type": "$mul"
            },
            {
                "connects": {
                    "\\A": [
                        {
                            "name": "\\d",
                            "offset": 0,
                            "type": "wire",
                            "width": 16
                        }
                    ],
                    "\\B": [
                        {
                            "name": "\\a",
                            "offset": 0,
                            "type": "wire",
                            "width": 16
                        }
                    ],
                    "\\Y": [
                        {
                            "name": "$sub$examples/systemverilog/good_sub_mul.sv:11$2_Y",
                            "offset": 0,
                            "type": "wire",
                            "width": 32
                        }
                    ]
                },
                "name": "$sub$examples/systemverilog/good_sub_mul.sv:11$2",
                "parameters": {
                    "\\A_SIGNED": [
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0
                    ],
                    "\\A_WIDTH": [
                        0,
                        0,
                        0,
                        0,
                        1,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0
                    ],
                    "\\B_SIGNED": [
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0
                    ],
                    "\\B_WIDTH": [
                        0,
                        0,
                        0,
                        0,
                        1,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0
                    ],
                    "\\Y_WIDTH": [
                        0,
                        0,
                        0,
                        0,
                        0,
                        1,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0
                    ]
                },
                "type": "$sub"
            }
        ],
        "wires": [
            {
                "name": "$mul$examples/systemverilog/good_sub_mul.sv:11$3_Y",
                "port_id": 0,
                "port_input": false,
                "port_output": false,
                "width": 32
            },
            {
                "name": "$sub$examples/systemverilog/good_sub_mul.sv:11$2_Y",
                "port_id": 0,
                "port_input": false,
                "port_output": false,
                "width": 32
            },
            {
                "name": "$0\\stage2[31:0]",
                "port_id": 0,
                "port_input": false,
                "port_output": false,
                "width": 32
            },
            {
                "name": "$0\\stage1[31:0]",
                "port_id": 0,
                "port_input": false,
                "port_output": false,
                "width": 32
            },
            {
                "name": "$0\\stage0[31:0]",
                "port_id": 0,
                "port_input": false,
                "port_output": false,
                "width": 32
            },
            {
                "name": "\\stage2",
                "port_id": 0,
                "port_input": false,
                "port_output": false,
                "width": 32
            },
            {
                "name": "\\stage1",
                "port_id": 0,
                "port_input": false,
                "port_output": false,
                "width": 32
            },
            {
                "name": "\\stage0",
                "port_id": 0,
                "port_input": false,
                "port_output": false,
                "width": 32
            },
            {
                "name": "\\out",
                "port_id": 5,
                "port_input": false,
                "port_output": true,
                "width": 16
            },
            {
                "name": "\\d",
                "port_id": 4,
                "port_input": true,
                "port_output": false,
                "width": 16
            },
            {
                "name": "\\b",
                "port_id": 3,
                "port_input": true,
                "port_output": false,
                "width": 16
            },
            {
                "name": "\\a",
                "port_id": 2,
                "port_input": true,
                "port_output": false,
                "width": 16
            },
            {
                "name": "\\clk",
                "port_id": 1,
                "port_input": true,
                "port_output": false,
                "width": 1
            }
        ]
    }
}