`timescale 1ns / 1ps

module s1_mod_1 (
    input  wire cs_s1_f_mod_in_1,
    output reg cs_s1_mint_out_1
);

endmodule
