<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h' l='56' type='void llvm::AMDGPURegisterBankInfo::split64BitValueForMapping(llvm::MachineIRBuilder &amp; B, SmallVector&lt;unsigned int, 2&gt; &amp; Regs, llvm::LLT HalfTy, unsigned int Reg) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h' l='54'>/// Split 64-bit value \p Reg into two 32-bit halves and populate them into \p
  /// Regs. This appropriately sets the regbank of the new registers.</doc>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='376' ll='396' type='void llvm::AMDGPURegisterBankInfo::split64BitValueForMapping(llvm::MachineIRBuilder &amp; B, SmallVector&lt;unsigned int, 2&gt; &amp; Regs, llvm::LLT HalfTy, unsigned int Reg) const'/>
