library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity topo_COUNTERS is
port (
	RST,EN_TIME,CLOCK_M,CLOCK_50,REG_ROM31: in std_logic;
	SPEED: 											 in std_logic_vector(2 downto 0);
	CLK1,CLK2,CLK3,CLK4,CLK5:					 out std_logic;
	CNT_D,CNT_U:									 out std_logic_vector(9 downto 0);
	CNT_B:											 out std_logic_vector(4 downto 0)
);
end topo;

architecture topo_stru of topo_COUNTERS is




begin
	
	
end topo_stru; 