// Source: RISC-V Reference 
//
// Link: https://web.archive.org/web/20231102232615/https://www.cs.sfu.ca/~ashriram/Courses/CS295/assets/notebooks/RISCV/RISCV_CARD.pdf

// RISC-V Base ISA opcodes
pub const ADD:  u32 = 0x33; // 0110011
pub const SUB:  u32 = 0x33; // 0110011
pub const XOR:  u32 = 0x33; // 0110011
pub const OR :  u32 = 0x33; // 0110011
pub const AND:  u32 = 0x33; // 0110011
pub const SLL:  u32 = 0x33; // 0110011
pub const SRL:  u32 = 0x33; // 0110011
pub const SRA:  u32 = 0x33; // 0110011
pub const SLT:  u32 = 0x33; // 0110011
pub const SLTU: u32 = 0x33; // 0110011


// I - Type

// M extension
pub const MUL:  u32 = 0x33; // 0110011
pub const DIV:  u32 = 0x33; // 0110011
pub const REM:  u32 = 0x33; // 0110011

