{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1463159252688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1463159252693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 14:07:32 2016 " "Processing started: Fri May 13 14:07:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1463159252693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1463159252693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=on --write_settings_files=off contador_4ch -c contador_4ch " "Command: quartus_drc --read_settings_files=on --write_settings_files=off contador_4ch -c contador_4ch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1463159252693 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "contador_4ch.sdc " "Synopsys Design Constraints File file not found: 'contador_4ch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1463159253621 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1463159253631 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1463159253635 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1463159253635 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " DivisorFrec:divisor\|estado " "Node  \"DivisorFrec:divisor\|estado\"" {  } { { "DivisorFrec.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/DivisorFrec.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 94 10611 11489 0 0 ""}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1463159253734 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clock_ext~inputclkctrl " "Node  \"clock_ext~inputclkctrl\"" {  } { { "contador_4ch.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/contador_4ch.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 244 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " DivisorFrec:divisor\|LessThan2~7 " "Node  \"DivisorFrec:divisor\|LessThan2~7\"" {  } { { "DivisorFrec.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/DivisorFrec.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 217 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " DivisorFrec:divisor\|LessThan2~5 " "Node  \"DivisorFrec:divisor\|LessThan2~5\"" {  } { { "DivisorFrec.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/DivisorFrec.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 188 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " DivisorFrec:divisor\|LessThan2~4 " "Node  \"DivisorFrec:divisor\|LessThan2~4\"" {  } { { "DivisorFrec.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/DivisorFrec.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 187 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " DivisorFrec:divisor\|estado~clkctrl " "Node  \"DivisorFrec:divisor\|estado~clkctrl\"" {  } { { "DivisorFrec.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/DivisorFrec.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 245 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " visor_contadores:v_cont\|mux_4to1:\\mux_gen:2:mux\|Mux0~1 " "Node  \"visor_contadores:v_cont\|mux_4to1:\\mux_gen:2:mux\|Mux0~1\"" {  } { { "mux_4to1.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/mux_4to1.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 104 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " visor_contadores:v_cont\|mux_4to1:\\mux_gen:1:mux\|Mux0~1 " "Node  \"visor_contadores:v_cont\|mux_4to1:\\mux_gen:1:mux\|Mux0~1\"" {  } { { "mux_4to1.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/mux_4to1.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 102 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " visor_contadores:v_cont\|mux_4to1:\\mux_gen:0:mux\|Mux0~1 " "Node  \"visor_contadores:v_cont\|mux_4to1:\\mux_gen:0:mux\|Mux0~1\"" {  } { { "mux_4to1.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/mux_4to1.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 100 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " visor_contadores:v_cont\|mux_4to1:\\mux_gen:3:mux\|Mux0~1 " "Node  \"visor_contadores:v_cont\|mux_4to1:\\mux_gen:3:mux\|Mux0~1\"" {  } { { "mux_4to1.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/mux_4to1.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 106 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " cont_gray:c_gray\|buses_post\[2\] " "Node  \"cont_gray:c_gray\|buses_post\[2\]\"" {  } { { "Cont_gray.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_gray.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " cont_gray:c_gray\|buses_post\[3\] " "Node  \"cont_gray:c_gray\|buses_post\[3\]\"" {  } { { "Cont_gray.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_gray.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " DivisorFrec:divisor\|Add0~50 " "Node  \"DivisorFrec:divisor\|Add0~50\"" {  } { { "DivisorFrec.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/DivisorFrec.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 185 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " cont_gray:c_gray\|buses_post\[1\] " "Node  \"cont_gray:c_gray\|buses_post\[1\]\"" {  } { { "Cont_gray.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_gray.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " DivisorFrec:divisor\|Add0~48 " "Node  \"DivisorFrec:divisor\|Add0~48\"" {  } { { "DivisorFrec.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/DivisorFrec.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 183 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " cont_up:c_up\|buses_post\[0\] " "Node  \"cont_up:c_up\|buses_post\[0\]\"" {  } { { "Cont_up.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_up.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 56 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " cont_down:c_down\|buses_post\[0\] " "Node  \"cont_down:c_down\|buses_post\[0\]\"" {  } { { "Cont_down.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_down.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 48 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " cont_gray:c_gray\|buses_post\[0\] " "Node  \"cont_gray:c_gray\|buses_post\[0\]\"" {  } { { "Cont_gray.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_gray.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 39 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " DivisorFrec:divisor\|Add0~46 " "Node  \"DivisorFrec:divisor\|Add0~46\"" {  } { { "DivisorFrec.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/DivisorFrec.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 181 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " cont_down:c_down\|buses_post\[1\] " "Node  \"cont_down:c_down\|buses_post\[1\]\"" {  } { { "Cont_down.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_down.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 47 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " cont_up:c_up\|buses_post\[1\] " "Node  \"cont_up:c_up\|buses_post\[1\]\"" {  } { { "Cont_up.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_up.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 55 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " cont_down:c_down\|buses_post\[2\] " "Node  \"cont_down:c_down\|buses_post\[2\]\"" {  } { { "Cont_down.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_down.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 46 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " cont_lfsr:c_lfsr\|buses_post\[3\] " "Node  \"cont_lfsr:c_lfsr\|buses_post\[3\]\"" {  } { { "Cont_lfsr.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_lfsr.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 61 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " cont_lfsr:c_lfsr\|buses_post\[2\] " "Node  \"cont_lfsr:c_lfsr\|buses_post\[2\]\"" {  } { { "Cont_lfsr.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_lfsr.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 62 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " cont_lfsr:c_lfsr\|buses_post\[1\] " "Node  \"cont_lfsr:c_lfsr\|buses_post\[1\]\"" {  } { { "Cont_lfsr.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_lfsr.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 63 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " cont_up:c_up\|buses_post\[2\] " "Node  \"cont_up:c_up\|buses_post\[2\]\"" {  } { { "Cont_up.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_up.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 54 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " DivisorFrec:divisor\|Add0~12 " "Node  \"DivisorFrec:divisor\|Add0~12\"" {  } { { "DivisorFrec.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/DivisorFrec.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 143 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " DivisorFrec:divisor\|Add0~44 " "Node  \"DivisorFrec:divisor\|Add0~44\"" {  } { { "DivisorFrec.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/DivisorFrec.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 175 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " DivisorFrec:divisor\|Add0~28 " "Node  \"DivisorFrec:divisor\|Add0~28\"" {  } { { "DivisorFrec.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/DivisorFrec.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 159 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " DivisorFrec:divisor\|Add0~22 " "Node  \"DivisorFrec:divisor\|Add0~22\"" {  } { { "DivisorFrec.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/DivisorFrec.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 153 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_NODES_INFO" " DivisorFrec:divisor\|Add0~24 " "Node  \"DivisorFrec:divisor\|Add0~24\"" {  } { { "DivisorFrec.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/DivisorFrec.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/" { { 0 { 0 ""} 0 155 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1463159253734 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1463159253734 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1463159253734 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "50 1 " "Design Assistant information: finished post-fitting analysis of current design -- generated 50 information messages and 1 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1463159253734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 3 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1463159253873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 13 14:07:33 2016 " "Processing ended: Fri May 13 14:07:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1463159253873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1463159253873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1463159253873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1463159253873 ""}
