# finite_state_machine
Wrote synthesizable SystemVerilog code in order to implement an FSM in an FPGA (Altera DE10-Lite).
