Flow report for Phase1SRC_2
Thu Feb 15 11:42:45 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+-----------------------------+-------------------------------------------------+
; Flow Status                 ; Successful - Thu Feb 15 11:42:45 2024           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name               ; Phase1SRC_2                                     ;
; Top-level Entity Name       ; Datapath                                        ;
; Family                      ; Cyclone V                                       ;
; Device                      ; 5CEFA4F23C7                                     ;
; Timing Models               ; Final                                           ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                       ;
; Total registers             ; N/A until Partition Merge                       ;
; Total pins                  ; N/A until Partition Merge                       ;
; Total virtual pins          ; N/A until Partition Merge                       ;
; Total block memory bits     ; N/A until Partition Merge                       ;
; Total PLLs                  ; N/A until Partition Merge                       ;
; Total DLLs                  ; N/A until Partition Merge                       ;
+-----------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 02/15/2024 11:42:34 ;
; Main task         ; Compilation         ;
; Revision Name     ; Phase1SRC_2         ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                             ;
+--------------------------------------+----------------------------------------+---------------+-------------+----------------+
; Assignment Name                      ; Value                                  ; Default Value ; Entity Name ; Section Id     ;
+--------------------------------------+----------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID                ; 26830026794555.170801535417624         ; --            ; --          ; --             ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; or_tb          ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; neg_tb         ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; add_tb         ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; ror_tb         ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; div_tb         ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; and_tb         ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; not_tb         ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; shr_tb         ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; rol_tb         ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; shl_tb         ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; mul_tb         ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; sub_tb         ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; shra_tb        ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; ror_tb                                 ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog Hdl                            ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (Verilog)              ; <None>        ; --          ; --             ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                        ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/or_tb.v                    ; --            ; --          ; or_tb          ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/neg_tb.v                   ; --            ; --          ; neg_tb         ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/add_tb.v                   ; --            ; --          ; add_tb         ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/ror_tb.v                   ; --            ; --          ; ror_tb         ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/div_tb.v                   ; --            ; --          ; div_tb         ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/and_tb.v                   ; --            ; --          ; and_tb         ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/not_tb.v                   ; --            ; --          ; not_tb         ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/shr_tb.v                   ; --            ; --          ; shr_tb         ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/rol_tb.v                   ; --            ; --          ; rol_tb         ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/shl_tb.v                   ; --            ; --          ; shl_tb         ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/mul_tb.v                   ; --            ; --          ; mul_tb         ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/sub_tb.v                   ; --            ; --          ; sub_tb         ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/shra_tb.v                  ; --            ; --          ; shra_tb        ;
; EDA_TEST_BENCH_MODULE_NAME           ; or_tb                                  ; --            ; --          ; or_tb          ;
; EDA_TEST_BENCH_MODULE_NAME           ; neg_tb                                 ; --            ; --          ; neg_tb         ;
; EDA_TEST_BENCH_MODULE_NAME           ; add_tb                                 ; --            ; --          ; add_tb         ;
; EDA_TEST_BENCH_MODULE_NAME           ; ror_tb                                 ; --            ; --          ; ror_tb         ;
; EDA_TEST_BENCH_MODULE_NAME           ; div_tb                                 ; --            ; --          ; div_tb         ;
; EDA_TEST_BENCH_MODULE_NAME           ; and_tb                                 ; --            ; --          ; and_tb         ;
; EDA_TEST_BENCH_MODULE_NAME           ; not_tb                                 ; --            ; --          ; not_tb         ;
; EDA_TEST_BENCH_MODULE_NAME           ; shr_tb                                 ; --            ; --          ; shr_tb         ;
; EDA_TEST_BENCH_MODULE_NAME           ; rol_tb                                 ; --            ; --          ; rol_tb         ;
; EDA_TEST_BENCH_MODULE_NAME           ; shl_tb                                 ; --            ; --          ; shl_tb         ;
; EDA_TEST_BENCH_MODULE_NAME           ; mul_tb                                 ; --            ; --          ; mul_tb         ;
; EDA_TEST_BENCH_MODULE_NAME           ; sub_tb                                 ; --            ; --          ; sub_tb         ;
; EDA_TEST_BENCH_MODULE_NAME           ; shra_tb                                ; --            ; --          ; shra_tb        ;
; EDA_TEST_BENCH_NAME                  ; and_tb                                 ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_NAME                  ; add_tb                                 ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_NAME                  ; div_tb                                 ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_NAME                  ; mul_tb                                 ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_NAME                  ; neg_tb                                 ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_NAME                  ; not_tb                                 ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_NAME                  ; sub_tb                                 ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_NAME                  ; rol_tb                                 ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_NAME                  ; ror_tb                                 ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_NAME                  ; shl_tb                                 ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_NAME                  ; shr_tb                                 ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_NAME                  ; shra_tb                                ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_NAME                  ; or_tb                                  ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 250 ns                                 ; --            ; --          ; or_tb          ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 500 ns                                 ; --            ; --          ; neg_tb         ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 500 ns                                 ; --            ; --          ; add_tb         ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 500 ns                                 ; --            ; --          ; ror_tb         ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 500 ns                                 ; --            ; --          ; div_tb         ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 500 ns                                 ; --            ; --          ; and_tb         ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 500 ns                                 ; --            ; --          ; not_tb         ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 500 ns                                 ; --            ; --          ; shr_tb         ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 500 ns                                 ; --            ; --          ; rol_tb         ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 500 ns                                 ; --            ; --          ; shl_tb         ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 500 ns                                 ; --            ; --          ; mul_tb         ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 500 ns                                 ; --            ; --          ; sub_tb         ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 500 ns                                 ; --            ; --          ; shra_tb        ;
; EDA_TIME_SCALE                       ; 1 ps                                   ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                     ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                      ; --            ; --          ; --             ;
; PARTITION_COLOR                      ; -- (Not supported for targeted family) ; --            ; Datapath    ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; -- (Not supported for targeted family) ; --            ; Datapath    ; Top            ;
; PARTITION_NETLIST_TYPE               ; -- (Not supported for targeted family) ; --            ; Datapath    ; Top            ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                    ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                           ; --            ; --          ; --             ;
; TOP_LEVEL_ENTITY                     ; Datapath                               ; Phase1SRC_2   ; --          ; --             ;
+--------------------------------------+----------------------------------------+---------------+-------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                          ;
+------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name            ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Elaboration ; 00:00:12     ; 1.0                     ; 4793 MB             ; 00:00:10                           ;
; Total                  ; 00:00:12     ; --                      ; --                  ; 00:00:10                           ;
+------------------------+--------------+-------------------------+---------------------+------------------------------------+


+--------------------------------------------------------------------------------------+
; Flow OS Summary                                                                      ;
+------------------------+------------------+------------+------------+----------------+
; Module Name            ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+------------------------+------------------+------------+------------+----------------+
; Analysis & Elaboration ; BMH-214-20       ; Windows 10 ; 10.0       ; x86_64         ;
+------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Phase1SRC_2 -c Phase1SRC_2 --analysis_and_elaboration



