<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p540" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_540{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2_540{left:830px;bottom:81px;letter-spacing:-0.13px;}
#t3_540{left:145px;bottom:1053px;letter-spacing:-0.11px;}
#t4_540{left:218px;bottom:1053px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t5_540{left:329px;bottom:1053px;}
#t6_540{left:343px;bottom:1053px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t7_540{left:343px;bottom:1036px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t8_540{left:329px;bottom:1019px;}
#t9_540{left:343px;bottom:1019px;letter-spacing:-0.13px;}
#ta_540{left:343px;bottom:1002px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tb_540{left:343px;bottom:985px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#tc_540{left:329px;bottom:968px;}
#td_540{left:343px;bottom:968px;letter-spacing:-0.12px;}
#te_540{left:343px;bottom:952px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tf_540{left:343px;bottom:935px;letter-spacing:-0.15px;word-spacing:0.02px;}
#tg_540{left:329px;bottom:918px;}
#th_540{left:343px;bottom:918px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ti_540{left:343px;bottom:901px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tj_540{left:343px;bottom:885px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#tk_540{left:329px;bottom:868px;}
#tl_540{left:343px;bottom:868px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tm_540{left:145px;bottom:845px;letter-spacing:-0.11px;}
#tn_540{left:213px;bottom:845px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#to_540{left:329px;bottom:845px;}
#tp_540{left:343px;bottom:845px;letter-spacing:-0.12px;word-spacing:-0.29px;}
#tq_540{left:343px;bottom:828px;letter-spacing:-0.15px;word-spacing:0.02px;}
#tr_540{left:343px;bottom:811px;letter-spacing:-0.22px;word-spacing:0.11px;}
#ts_540{left:343px;bottom:794px;letter-spacing:-0.21px;word-spacing:0.04px;}
#tt_540{left:343px;bottom:778px;letter-spacing:-0.13px;}
#tu_540{left:343px;bottom:761px;letter-spacing:-0.18px;word-spacing:0.08px;}
#tv_540{left:343px;bottom:744px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#tw_540{left:416px;bottom:744px;}
#tx_540{left:428px;bottom:744px;letter-spacing:-0.13px;word-spacing:0.02px;}
#ty_540{left:343px;bottom:727px;letter-spacing:-0.15px;word-spacing:0.05px;}
#tz_540{left:609px;bottom:727px;}
#t10_540{left:622px;bottom:727px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t11_540{left:343px;bottom:710px;letter-spacing:-0.12px;}
#t12_540{left:343px;bottom:693px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t13_540{left:343px;bottom:677px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t14_540{left:329px;bottom:660px;}
#t15_540{left:343px;bottom:660px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t16_540{left:343px;bottom:643px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t17_540{left:329px;bottom:626px;}
#t18_540{left:343px;bottom:626px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t19_540{left:329px;bottom:609px;}
#t1a_540{left:343px;bottom:609px;letter-spacing:-0.14px;word-spacing:-0.37px;}
#t1b_540{left:343px;bottom:593px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#t1c_540{left:343px;bottom:576px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1d_540{left:329px;bottom:559px;}
#t1e_540{left:343px;bottom:559px;letter-spacing:-0.12px;}
#t1f_540{left:343px;bottom:542px;letter-spacing:-0.16px;word-spacing:0.03px;}
#t1g_540{left:343px;bottom:525px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t1h_540{left:329px;bottom:509px;}
#t1i_540{left:343px;bottom:509px;letter-spacing:-0.13px;word-spacing:-0.37px;}
#t1j_540{left:343px;bottom:492px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1k_540{left:329px;bottom:475px;}
#t1l_540{left:343px;bottom:475px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1m_540{left:343px;bottom:457px;letter-spacing:0.11px;}
#t1n_540{left:343px;bottom:438px;letter-spacing:0.09px;word-spacing:0.04px;}
#t1o_540{left:343px;bottom:420px;letter-spacing:0.11px;}
#t1p_540{left:145px;bottom:397px;letter-spacing:-0.11px;}
#t1q_540{left:205px;bottom:397px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t1r_540{left:329px;bottom:397px;letter-spacing:-0.12px;}
#t1s_540{left:329px;bottom:380px;}
#t1t_540{left:343px;bottom:380px;letter-spacing:-0.22px;word-spacing:0.04px;}
#t1u_540{left:329px;bottom:363px;}
#t1v_540{left:343px;bottom:363px;letter-spacing:-0.12px;word-spacing:-0.23px;}
#t1w_540{left:343px;bottom:347px;letter-spacing:-0.26px;}
#t1x_540{left:329px;bottom:330px;letter-spacing:-0.21px;word-spacing:0.09px;}
#t1y_540{left:329px;bottom:313px;}
#t1z_540{left:343px;bottom:313px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t20_540{left:329px;bottom:296px;}
#t21_540{left:343px;bottom:296px;letter-spacing:-0.12px;word-spacing:-0.14px;}
#t22_540{left:343px;bottom:280px;letter-spacing:-0.15px;word-spacing:0.03px;}
#t23_540{left:343px;bottom:263px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t24_540{left:329px;bottom:246px;}
#t25_540{left:343px;bottom:246px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t26_540{left:128px;bottom:1079px;letter-spacing:-0.17px;}
#t27_540{left:244px;bottom:1079px;letter-spacing:-0.13px;}
#t28_540{left:532px;bottom:1079px;letter-spacing:-0.12px;}

.s1_540{font-size:14px;font-family:Helvetica_vg;color:#000;}
.s2_540{font-size:14px;font-family:sub_Times-Roman_lfr;color:#000;}
.s3_540{font-size:14px;font-family:SymbolMT_vr;color:#000;}
.s4_540{font-size:15px;font-family:sub_Times-Roman_lfr;color:#000;}
.s5_540{font-size:14px;font-family:Helvetica-Bold_ykj;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts540" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_ykj;
	src: url("fonts/Helvetica-Bold_ykj.woff") format("woff");
}

@font-face {
	font-family: Helvetica_vg;
	src: url("fonts/Helvetica_vg.woff") format("woff");
}

@font-face {
	font-family: SymbolMT_vr;
	src: url("fonts/SymbolMT_vr.woff") format("woff");
}

@font-face {
	font-family: sub_Times-Roman_lfr;
	src: url("fonts/sub_Times-Roman_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg540Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg540" style="-webkit-user-select: none;"><object width="935" height="1210" data="540/540.svg" type="image/svg+xml" id="pdf540" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_540" class="t s1_540">The MIPS64® Instruction Set Reference Manual, Revision 6.06 </span><span id="t2_540" class="t s1_540">598 </span>
<span id="t3_540" class="t s2_540">5.02 </span><span id="t4_540" class="t s2_540">April 22, 2013 </span><span id="t5_540" class="t s2_540">• </span><span id="t6_540" class="t s2_540">Fix: Figure 2.26 Are64BitFPOperationsEnabled Pseudcode Function - “Enabled” </span>
<span id="t7_540" class="t s2_540">was missing. </span>
<span id="t8_540" class="t s2_540">• </span><span id="t9_540" class="t s2_540">R5 change retroactive to R3: removed FCSR.MCA2008 bit: no architectural support </span>
<span id="ta_540" class="t s2_540">for fused multiply add with no intermediate rounding. Applies to MADD fmt, </span>
<span id="tb_540" class="t s2_540">MSUB fmt, NMADD fmt, NMSUB fmt. </span>
<span id="tc_540" class="t s2_540">• </span><span id="td_540" class="t s2_540">Clarification: references to “16 FP registers mode” changed to “the FR=0 32-bit reg- </span>
<span id="te_540" class="t s2_540">ister model”; specifically, paired single (PS) instructions and long (L) format instruc- </span>
<span id="tf_540" class="t s2_540">tions have UNPREDICTABLE results if FR=0, as well as LUXC1and SUXC1. </span>
<span id="tg_540" class="t s2_540">• </span><span id="th_540" class="t s2_540">Clarification: C.cond fmt instruction page: cond bits 2..1 specify the comparison, </span>
<span id="ti_540" class="t s2_540">cond bit 0 specifies ordered versus unordered, while cond bit 3 specifies signaling </span>
<span id="tj_540" class="t s2_540">versus non-signaling. </span>
<span id="tk_540" class="t s2_540">• </span><span id="tl_540" class="t s2_540">R5 change: UFR (User mode FR change): CFC1, CTC1 changes. </span>
<span id="tm_540" class="t s2_540">5.03 </span><span id="tn_540" class="t s2_540">August 21, 2013 </span><span id="to_540" class="t s2_540">• </span><span id="tp_540" class="t s2_540">Resolved inconsistencies with regards to the availability of instructions in MIPS32r2: </span>
<span id="tq_540" class="t s2_540">MADD fmt family (MADD.S, MADD.D, NMADD.S, NMADD.D, MSUB.S, </span>
<span id="tr_540" class="t s2_540">MSUB.D, NMSUB,S, NMSUB.D), RECIP.fmt family (RECIP.S, RECIP.D, </span>
<span id="ts_540" class="t s2_540">RSQRT.S, RSQRT.D), and indexed FP loads and stores (LWXC1, LDXC1, SWXC1, </span>
<span id="tt_540" class="t s2_540">SDXC1). The appendix section A.2 “Instruction Bit Encoding Tables”, shared </span>
<span id="tu_540" class="t s2_540">between Volume I and Volume II of the ARM, was updated, in particular the new </span>
<span id="tv_540" class="t s2_540">upright delta </span><span id="tw_540" class="t s3_540"> </span><span id="tx_540" class="t s2_540">mark is added to Table A.2 “Symbols Used in the Instruction Encod- </span>
<span id="ty_540" class="t s2_540">ing Tables”, replacing the inverse delta marking </span><span id="tz_540" class="t s3_540"> </span><span id="t10_540" class="t s2_540">for these instructions. Similar </span>
<span id="t11_540" class="t s2_540">updates made to microMIPS’s corresponding sections. Instruction set descriptions </span>
<span id="t12_540" class="t s2_540">and pseudocode in Volume II, Basic Instruction Set Architecture, updated. These </span>
<span id="t13_540" class="t s2_540">instructions are required in MIPS32r2 if an FPU is implemented. . </span>
<span id="t14_540" class="t s2_540">• </span><span id="t15_540" class="t s2_540">Misaligned memory access support for MSA: see Volume II, Appendix B “Mis- </span>
<span id="t16_540" class="t s2_540">aligned Memory Accesses”. </span>
<span id="t17_540" class="t s2_540">• </span><span id="t18_540" class="t s2_540">Has2008 is required as of release 5 - Table 5.4, “FIR Register Descriptions”. </span>
<span id="t19_540" class="t s2_540">• </span><span id="t1a_540" class="t s2_540">ABS2008 and NAN2008 fields of Table 5.7 “FCSR RegisterField Descriptions” were </span>
<span id="t1b_540" class="t s2_540">optional in release 3 and could be R/W, but as of release 5 are required, read-only, and </span>
<span id="t1c_540" class="t s2_540">preset by hardware. </span>
<span id="t1d_540" class="t s2_540">• </span><span id="t1e_540" class="t s2_540">FPU FCSR.FS Flush Subnormals / Flush to Zero behavior is made consistent with </span>
<span id="t1f_540" class="t s2_540">MSA behavior, in MSACSR.FS: Table 5.7, “FCSR Register Field Descriptions”, </span>
<span id="t1g_540" class="t s2_540">updated. New section 5.8.1.4 “Alternate Flush to Zero Underflow Handling”. </span>
<span id="t1h_540" class="t s2_540">• </span><span id="t1i_540" class="t s2_540">Volume I, Section 2.2 “Compliance ad Subsetting” noted that the L format is required </span>
<span id="t1j_540" class="t s2_540">in MIPS FPUs, to be consistent with Table 5.4 “FIR Register Field Definitions” . </span>
<span id="t1k_540" class="t s2_540">• </span><span id="t1l_540" class="t s2_540">Noted that UFR and UNFR can only be written with the value 0 from GPR[0]. See </span>
<span id="t1m_540" class="t s4_540">section 5.6.5 “User accessible FPU Register model control (UFR, CP1 Con- </span>
<span id="t1n_540" class="t s4_540">trol Register 1)” and section 5.6.5 “User accessible Negated FPU Register </span>
<span id="t1o_540" class="t s4_540">model control (UNFR, CP1 Control Register 4)” </span>
<span id="t1p_540" class="t s2_540">5.04 </span><span id="t1q_540" class="t s2_540">December 11, 2013 </span><span id="t1r_540" class="t s2_540">LLSC Related Changes </span>
<span id="t1s_540" class="t s2_540">• </span><span id="t1t_540" class="t s2_540">Added ERETNC. New. </span>
<span id="t1u_540" class="t s2_540">• </span><span id="t1v_540" class="t s2_540">Modified SC handling: refined, added, and elaborated cases where SC can fail or was </span>
<span id="t1w_540" class="t s2_540">UNPREDICTABLE. </span>
<span id="t1x_540" class="t s2_540">XPA Related Changes </span>
<span id="t1y_540" class="t s2_540">• </span><span id="t1z_540" class="t s2_540">Added MTHC0, MFHC0 to access extensions. All new. </span>
<span id="t20_540" class="t s2_540">• </span><span id="t21_540" class="t s2_540">Modified MTC0 for MIPS32 to zero out the extended bits which are writable. This is </span>
<span id="t22_540" class="t s2_540">to support compatibility of XPA hardware with non XPA software. In pseudo-code, </span>
<span id="t23_540" class="t s2_540">added registers that are impacted. </span>
<span id="t24_540" class="t s2_540">• </span><span id="t25_540" class="t s2_540">MTHC0 and MFHC0 - Added RI conditions. </span>
<span id="t26_540" class="t s5_540">Revision </span><span id="t27_540" class="t s5_540">Date </span><span id="t28_540" class="t s5_540">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
