// Seed: 1838779544
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  inout tri1 id_1;
  assign id_1 = id_1 ? id_2 : 1 ? -1 == 1 : id_1 ? ~id_3 : !id_3 < 1 ? id_2 : 1 ? 1 : 1;
  tri1 id_4;
  assign id_4 = 1'b0 || id_2 || id_4;
  assign id_1 = id_1;
  and primCall (id_1, id_2, id_3);
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    module_2,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33
);
  output wire id_33;
  input wire id_32;
  input wire id_31;
  input wire id_30;
  output wire id_29;
  output wire id_28;
  input wire id_27;
  input wire id_26;
  inout wire id_25;
  output wire id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout tri0 id_14;
  module_0 modCall_1 ();
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_34;
  ;
  wire id_35;
  assign id_14 = -1;
endmodule
