Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun 20 17:03:15 2019
| Host         : PortatilCarmen running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.013        0.000                      0                   48        0.058        0.000                      0                   48        5.250        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.750}      11.700          85.470          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.013        0.000                      0                   48        0.058        0.000                      0                   48        5.250        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 p_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Destination:            p[13]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.700ns  (sys_clk_pin rise@11.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 4.010ns (68.833%)  route 1.816ns (31.167%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.700 - 11.700 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  p_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  p_reg_reg[13]/Q
                         net (fo=1, routed)           1.816     7.597    p_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    11.152 r  p_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.152    p[13]
    V14                                                               r  p[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.700    11.700 r  
                         clock pessimism              0.000    11.700    
                         clock uncertainty           -0.035    11.665    
                         output delay                -0.500    11.165    
  -------------------------------------------------------------------
                         required time                         11.165    
                         arrival time                         -11.152    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 p_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Destination:            p[14]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.700ns  (sys_clk_pin rise@11.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 4.161ns (71.429%)  route 1.664ns (28.571%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.700 - 11.700 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  p_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.419     5.745 r  p_reg_reg[14]/Q
                         net (fo=1, routed)           1.664     7.409    p_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.742    11.152 r  p_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.152    p[14]
    V12                                                               r  p[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.700    11.700 r  
                         clock pessimism              0.000    11.700    
                         clock uncertainty           -0.035    11.665    
                         output delay                -0.500    11.165    
  -------------------------------------------------------------------
                         required time                         11.165    
                         arrival time                         -11.152    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 p_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Destination:            p[12]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.700ns  (sys_clk_pin rise@11.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.668ns  (logic 4.008ns (70.702%)  route 1.661ns (29.298%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.700 - 11.700 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.714     5.317    clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  p_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  p_reg_reg[12]/Q
                         net (fo=1, routed)           1.661     7.433    p_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    10.985 r  p_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.985    p[12]
    V15                                                               r  p[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.700    11.700 r  
                         clock pessimism              0.000    11.700    
                         clock uncertainty           -0.035    11.665    
                         output delay                -0.500    11.165    
  -------------------------------------------------------------------
                         required time                         11.165    
                         arrival time                         -10.985    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 p_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Destination:            p[15]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.700ns  (sys_clk_pin rise@11.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.554ns  (logic 4.025ns (72.463%)  route 1.530ns (27.537%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.700 - 11.700 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  p_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  p_reg_reg[15]/Q
                         net (fo=1, routed)           1.530     7.312    p_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    10.881 r  p_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.881    p[15]
    V11                                                               r  p[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.700    11.700 r  
                         clock pessimism              0.000    11.700    
                         clock uncertainty           -0.035    11.665    
                         output delay                -0.500    11.165    
  -------------------------------------------------------------------
                         required time                         11.165    
                         arrival time                         -10.881    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 p_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Destination:            p[10]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.700ns  (sys_clk_pin rise@11.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 4.008ns (72.381%)  route 1.530ns (27.619%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.700 - 11.700 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  p_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  p_reg_reg[10]/Q
                         net (fo=1, routed)           1.530     7.313    p_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    10.866 r  p_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.866    p[10]
    U14                                                               r  p[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.700    11.700 r  
                         clock pessimism              0.000    11.700    
                         clock uncertainty           -0.035    11.665    
                         output delay                -0.500    11.165    
  -------------------------------------------------------------------
                         required time                         11.165    
                         arrival time                         -10.866    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 p_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Destination:            p[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.700ns  (sys_clk_pin rise@11.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.011ns (72.347%)  route 1.533ns (27.653%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.700 - 11.700 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.717     5.320    clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  p_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  p_reg_reg[6]/Q
                         net (fo=1, routed)           1.533     7.309    p_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    10.864 r  p_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.864    p[6]
    U17                                                               r  p[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.700    11.700 r  
                         clock pessimism              0.000    11.700    
                         clock uncertainty           -0.035    11.665    
                         output delay                -0.500    11.165    
  -------------------------------------------------------------------
                         required time                         11.165    
                         arrival time                         -10.864    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 p_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Destination:            p[7]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.700ns  (sys_clk_pin rise@11.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.541ns  (logic 4.011ns (72.395%)  route 1.530ns (27.605%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.700 - 11.700 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  p_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  p_reg_reg[7]/Q
                         net (fo=1, routed)           1.530     7.308    p_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    10.863 r  p_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.863    p[7]
    U16                                                               r  p[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.700    11.700 r  
                         clock pessimism              0.000    11.700    
                         clock uncertainty           -0.035    11.665    
                         output delay                -0.500    11.165    
  -------------------------------------------------------------------
                         required time                         11.165    
                         arrival time                         -10.863    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 p_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Destination:            p[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.700ns  (sys_clk_pin rise@11.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 4.008ns (72.378%)  route 1.530ns (27.622%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.700 - 11.700 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  p_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  p_reg_reg[5]/Q
                         net (fo=1, routed)           1.530     7.308    p_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    10.860 r  p_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.860    p[5]
    V17                                                               r  p[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.700    11.700 r  
                         clock pessimism              0.000    11.700    
                         clock uncertainty           -0.035    11.665    
                         output delay                -0.500    11.165    
  -------------------------------------------------------------------
                         required time                         11.165    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 p_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Destination:            p[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.700ns  (sys_clk_pin rise@11.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 4.008ns (72.377%)  route 1.530ns (27.623%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.700 - 11.700 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  p_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  p_reg_reg[4]/Q
                         net (fo=1, routed)           1.530     7.308    p_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    10.860 r  p_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.860    p[4]
    R18                                                               r  p[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.700    11.700 r  
                         clock pessimism              0.000    11.700    
                         clock uncertainty           -0.035    11.665    
                         output delay                -0.500    11.165    
  -------------------------------------------------------------------
                         required time                         11.165    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 p_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Destination:            p[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.700ns  (sys_clk_pin rise@11.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 4.007ns (72.371%)  route 1.530ns (27.629%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.700 - 11.700 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  p_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  p_reg_reg[3]/Q
                         net (fo=1, routed)           1.530     7.306    p_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    10.857 r  p_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.857    p[3]
    N14                                                               r  p[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.700    11.700 r  
                         clock pessimism              0.000    11.700    
                         clock uncertainty           -0.035    11.665    
                         output delay                -0.500    11.165    
  -------------------------------------------------------------------
                         required time                         11.165    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  0.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 b[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Destination:            b_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 0.833ns (15.033%)  route 4.711ns (84.967%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    U8                                                0.000     0.100 r  b[1] (IN)
                         net (fo=0)                   0.000     0.100    b[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.833     0.933 r  b_IBUF[1]_inst/O
                         net (fo=1, routed)           4.711     5.644    b_IBUF[1]
    SLICE_X6Y66          FDRE                                         r  b_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.716     5.319    clk_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  b_reg_reg[1]/C
                         clock pessimism              0.000     5.319    
                         clock uncertainty            0.035     5.354    
    SLICE_X6Y66          FDRE (Hold_fdre_C_D)         0.232     5.586    b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.586    
                         arrival time                           5.644    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 b[7]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Destination:            b_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 1.453ns (26.346%)  route 4.062ns (73.654%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    V10                                               0.000     0.100 r  b[7] (IN)
                         net (fo=0)                   0.000     0.100    b[7]
    V10                  IBUF (Prop_ibuf_I_O)         1.453     1.553 r  b_IBUF[7]_inst/O
                         net (fo=1, routed)           4.062     5.615    b_IBUF[7]
    SLICE_X0Y63          FDRE                                         r  b_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  b_reg_reg[7]/C
                         clock pessimism              0.000     5.323    
                         clock uncertainty            0.035     5.358    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.180     5.538    b_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.538    
                         arrival time                           5.615    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 a[5]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Destination:            a_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 1.427ns (25.694%)  route 4.126ns (74.306%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    T18                                               0.000     0.100 r  a[5] (IN)
                         net (fo=0)                   0.000     0.100    a[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.427     1.527 r  a_IBUF[5]_inst/O
                         net (fo=1, routed)           4.126     5.652    a_IBUF[5]
    SLICE_X0Y71          FDRE                                         r  a_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  a_reg_reg[5]/C
                         clock pessimism              0.000     5.314    
                         clock uncertainty            0.035     5.349    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.180     5.529    a_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.529    
                         arrival time                           5.652    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Destination:            p_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.339%)  route 0.312ns (62.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  a_reg_reg[1]/Q
                         net (fo=20, routed)          0.312     1.976    a_reg_reg_n_0_[1]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.045     2.021 r  p_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.021    V8/V4_1/V2_1/s
    SLICE_X1Y102         FDRE                                         r  p_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  p_reg_reg[1]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.091     1.882    p_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 a[7]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Destination:            a_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 1.437ns (25.566%)  route 4.184ns (74.434%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R13                                               0.000     0.100 r  a[7] (IN)
                         net (fo=0)                   0.000     0.100    a[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.437     1.537 r  a_IBUF[7]_inst/O
                         net (fo=1, routed)           4.184     5.721    a_IBUF[7]
    SLICE_X0Y70          FDRE                                         r  a_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.712     5.315    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  a_reg_reg[7]/C
                         clock pessimism              0.000     5.315    
                         clock uncertainty            0.035     5.350    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.192     5.542    a_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.542    
                         arrival time                           5.721    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 a[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Destination:            a_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.247ns (11.113%)  route 1.979ns (88.887%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    L16                                               0.000     0.100 r  a[1] (IN)
                         net (fo=0)                   0.000     0.100    a[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.347 r  a_IBUF[1]_inst/O
                         net (fo=1, routed)           1.979     2.326    a_IBUF[1]
    SLICE_X0Y93          FDRE                                         r  a_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  a_reg_reg[1]/C
                         clock pessimism              0.000     2.042    
                         clock uncertainty            0.035     2.077    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.070     2.147    a_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 a[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Destination:            a_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.245ns (11.005%)  route 1.985ns (88.995%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    J15                                               0.000     0.100 r  a[0] (IN)
                         net (fo=0)                   0.000     0.100    a[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.345 r  a_IBUF[0]_inst/O
                         net (fo=1, routed)           1.985     2.330    a_IBUF[0]
    SLICE_X0Y101         FDRE                                         r  a_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  a_reg_reg[0]/C
                         clock pessimism              0.000     2.037    
                         clock uncertainty            0.035     2.072    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.075     2.147    a_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 a[2]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Destination:            a_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.253ns (11.332%)  route 1.979ns (88.668%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    M13                                               0.000     0.100 r  a[2] (IN)
                         net (fo=0)                   0.000     0.100    a[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.353 r  a_IBUF[2]_inst/O
                         net (fo=1, routed)           1.979     2.332    a_IBUF[2]
    SLICE_X0Y87          FDRE                                         r  a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  a_reg_reg[2]/C
                         clock pessimism              0.000     2.038    
                         clock uncertainty            0.035     2.073    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.070     2.143    a_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 a[4]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Destination:            a_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 1.422ns (25.247%)  route 4.210ns (74.753%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R17                                               0.000     0.100 r  a[4] (IN)
                         net (fo=0)                   0.000     0.100    a[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.422     1.522 r  a_IBUF[4]_inst/O
                         net (fo=1, routed)           4.210     5.732    a_IBUF[4]
    SLICE_X0Y71          FDRE                                         r  a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  a_reg_reg[4]/C
                         clock pessimism              0.000     5.314    
                         clock uncertainty            0.035     5.349    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.191     5.540    a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.540    
                         arrival time                           5.732    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 b[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Destination:            b_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 0.848ns (14.907%)  route 4.843ns (85.093%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    T8                                                0.000     0.100 r  b[0] (IN)
                         net (fo=0)                   0.000     0.100    b[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.848     0.948 r  b_IBUF[0]_inst/O
                         net (fo=1, routed)           4.843     5.791    b_IBUF[0]
    SLICE_X6Y66          FDRE                                         r  b_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.716     5.319    clk_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  b_reg_reg[0]/C
                         clock pessimism              0.000     5.319    
                         clock uncertainty            0.035     5.354    
    SLICE_X6Y66          FDRE (Hold_fdre_C_D)         0.243     5.597    b_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.597    
                         arrival time                           5.791    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.750 }
Period(ns):         11.700
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         11.700      9.545      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         11.700      10.700     SLICE_X0Y101    a_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.700      10.700     SLICE_X0Y93     a_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.700      10.700     SLICE_X0Y87     a_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.700      10.700     SLICE_X0Y71     a_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.700      10.700     SLICE_X0Y71     a_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.700      10.700     SLICE_X0Y71     a_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.700      10.700     SLICE_X0Y65     a_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.700      10.700     SLICE_X0Y70     a_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.700      10.700     SLICE_X6Y66     b_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.950       5.450      SLICE_X0Y69     p_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.950       5.450      SLICE_X1Y68     p_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.950       5.450      SLICE_X1Y57     p_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.950       5.450      SLICE_X1Y115    p_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.950       5.450      SLICE_X1Y67     p_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.950       5.450      SLICE_X0Y101    a_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.950       5.450      SLICE_X0Y65     a_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.950       5.450      SLICE_X6Y66     b_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.950       5.450      SLICE_X6Y66     b_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.950       5.450      SLICE_X6Y66     b_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X0Y65     a_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X0Y65     b_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X7Y71     b_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X1Y114    p_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X1Y115    p_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X1Y84     p_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X0Y66     p_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X0Y101    a_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X0Y93     a_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X0Y87     a_reg_reg[2]/C



