Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/15.2/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 89b8eba060cf4f92a4fcc10f3e2a1a35 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_complex_abs_power2_42_behav xil_defaultlib.test_complex_abs_power2_42 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.SRL16E
Compiling module xil_defaultlib.multiplier_ip_42_42_delay_line__...
Compiling module unisims_ver.DSP48E1(ADREG=0,ALUMODEREG=0,CAR...
Compiling module xil_defaultlib.multiplier_ip_42_42_delay_line__...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,AREG=2,BCASCR...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ADREG=0,AREG=...
Compiling module xil_defaultlib.multiplier_ip_42_42_delay_line__...
Compiling module xil_defaultlib.multiplier_ip_42_42_delay_line__...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ADREG=0,AREG=...
Compiling module xil_defaultlib.multiplier_ip_42_42_delay_line__...
Compiling module xil_defaultlib.multiplier_ip_42_42_delay_line__...
Compiling module xil_defaultlib.multiplier_ip_42_42_delay_line__...
Compiling module xil_defaultlib.multiplier_ip_42_42_dsp
Compiling module xil_defaultlib.multiplier_ip_42_42_mult_gen_v12...
Compiling module xil_defaultlib.multiplier_ip_42_42_mult_gen_v12...
Compiling module xil_defaultlib.multiplier_ip_42_42
Compiling module xil_defaultlib.complex_abs_power2_42
Compiling module xil_defaultlib.test_complex_abs_power2_42
Compiling module xil_defaultlib.glbl
Waiting for 3 sub-compilation(s) to finish...
Built simulation snapshot test_complex_abs_power2_42_behav
