The following files were generated for 'Chipscope_ICON' in directory
E:\Zhangliumingyuan\ISE_Projects\FlywheelControl_V1.1\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * Chipscope_ICON.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * Chipscope_ICON.constraints/Chipscope_ICON.ucf
   * Chipscope_ICON.constraints/Chipscope_ICON.xdc
   * Chipscope_ICON.ngc
   * Chipscope_ICON.ucf
   * Chipscope_ICON.v
   * Chipscope_ICON.veo
   * Chipscope_ICON.xdc
   * Chipscope_ICON_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * Chipscope_ICON.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * Chipscope_ICON.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * Chipscope_ICON.gise
   * Chipscope_ICON.xise

Deliver Readme:
   Readme file for the IP.

   * Chipscope_ICON_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * Chipscope_ICON_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

