{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641473496021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641473496027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 06 20:51:35 2022 " "Processing started: Thu Jan 06 20:51:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641473496027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473496027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ov5640_sdram_hdmi_tft -c ov5640_sdram_hdmi_tft " "Command: quartus_map --read_settings_files=on --write_settings_files=off ov5640_sdram_hdmi_tft -c ov5640_sdram_hdmi_tft" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473496027 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641473496232 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641473496232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/beeper/yt3817_beeper.v 3 3 " "Found 3 design units, including 3 entities, in source file rtl/beeper/yt3817_beeper.v" { { "Info" "ISGN_ENTITY_NAME" "1 yt3817_beeper " "Found entity 1: yt3817_beeper" {  } { { "rtl/beeper/yt3817_beeper.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/beeper/yt3817_beeper.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502617 ""} { "Info" "ISGN_ENTITY_NAME" "2 yt3817_beepctl " "Found entity 2: yt3817_beepctl" {  } { { "rtl/beeper/yt3817_beeper.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/beeper/yt3817_beeper.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502617 ""} { "Info" "ISGN_ENTITY_NAME" "3 yt3817_clk_diver " "Found entity 3: yt3817_clk_diver" {  } { { "rtl/beeper/yt3817_beeper.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/beeper/yt3817_beeper.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/beeper/pwm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/beeper/pwm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator " "Found entity 1: pwm_generator" {  } { { "rtl/beeper/pwm_generator.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/beeper/pwm_generator.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/yt3817_btnsctl.v 3 3 " "Found 3 design units, including 3 entities, in source file rtl/yt3817_btnsctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 yt3817_btnsctl " "Found entity 1: yt3817_btnsctl" {  } { { "rtl/yt3817_btnsctl.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_btnsctl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502619 ""} { "Info" "ISGN_ENTITY_NAME" "2 yt3817_key_vibration " "Found entity 2: yt3817_key_vibration" {  } { { "rtl/yt3817_btnsctl.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_btnsctl.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502619 ""} { "Info" "ISGN_ENTITY_NAME" "3 yt3817_key2switch " "Found entity 3: yt3817_key2switch" {  } { { "rtl/yt3817_btnsctl.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_btnsctl.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tb_yt3817_bppu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tb_yt3817_bppu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_yt3817_BPPU " "Found entity 1: tb_yt3817_BPPU" {  } { { "rtl/tb_yt3817_BPPU.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/tb_yt3817_BPPU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/hex/yt3817_displayer.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/hex/yt3817_displayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 yt3817_displayer " "Found entity 1: yt3817_displayer" {  } { { "rtl/HEX/yt3817_displayer.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/HEX/yt3817_displayer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/hex/yt3817_decoder.v 3 3 " "Found 3 design units, including 3 entities, in source file rtl/hex/yt3817_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 yt3817_adder3 " "Found entity 1: yt3817_adder3" {  } { { "rtl/HEX/yt3817_decoder.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/HEX/yt3817_decoder.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502623 ""} { "Info" "ISGN_ENTITY_NAME" "2 yt3817_bin2BCD " "Found entity 2: yt3817_bin2BCD" {  } { { "rtl/HEX/yt3817_decoder.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/HEX/yt3817_decoder.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502623 ""} { "Info" "ISGN_ENTITY_NAME" "3 yt3817_timedecoder " "Found entity 3: yt3817_timedecoder" {  } { { "rtl/HEX/yt3817_decoder.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/HEX/yt3817_decoder.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/hex/hex8.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/hex/hex8.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEX8 " "Found entity 1: HEX8" {  } { { "rtl/HEX/HEX8.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/HEX/HEX8.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/hex/hc595_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/hex/hc595_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 HC595_Driver " "Found entity 1: HC595_Driver" {  } { { "rtl/HEX/HC595_Driver.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/HEX/HC595_Driver.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502625 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/HEX8.v " "Can't analyze file -- file rtl/HEX8.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1641473502626 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/yt3817_decoder.v " "Can't analyze file -- file rtl/yt3817_decoder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1641473502627 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/yt3817_displayer.v " "Can't analyze file -- file rtl/yt3817_displayer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1641473502628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/yt3817_bppu.v 2 2 " "Found 2 design units, including 2 entities, in source file rtl/yt3817_bppu.v" { { "Info" "ISGN_ENTITY_NAME" "1 yt3817_BPPU " "Found entity 1: yt3817_BPPU" {  } { { "rtl/yt3817_BPPU.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_BPPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502629 ""} { "Info" "ISGN_ENTITY_NAME" "2 yt3817_vibkill " "Found entity 2: yt3817_vibkill" {  } { { "rtl/yt3817_BPPU.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_BPPU.v" 270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rgb2ycbcr/rgb_to_ycbcr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rgb2ycbcr/rgb_to_ycbcr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_to_ycbcr " "Found entity 1: rgb_to_ycbcr" {  } { { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init " "Found entity 1: sdram_init" {  } { { "rtl/sdram/sdram_init.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_init.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/sdram_control_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_control_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control_top " "Found entity 1: sdram_control_top" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502633 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_control.v(98) " "Verilog HDL warning at sdram_control.v(98): extended using \"x\" or \"z\"" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control.v" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1641473502634 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUTO_REF auto_ref Sdram_Params.h(36) " "Verilog HDL Declaration information at Sdram_Params.h(36): object \"AUTO_REF\" differs only in case from object \"auto_ref\" in the same scope" {  } { { "rtl/sdram/Sdram_Params.h" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/Sdram_Params.h" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641473502635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control " "Found entity 1: sdram_control" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/fifo_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram/fifo_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_wr " "Found entity 1: fifo_wr" {  } { { "rtl/sdram/fifo_wr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/fifo_wr.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/fifo_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram/fifo_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_rd " "Found entity 1: fifo_rd" {  } { { "rtl/sdram/fifo_rd.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/fifo_rd.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dvp_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dvp_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 DVP_Capture " "Found entity 1: DVP_Capture" {  } { { "rtl/DVP_Capture.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/DVP_Capture.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/camera_init/ov5640_init_table_rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/camera_init/ov5640_init_table_rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_init_table_rgb " "Found entity 1: ov5640_init_table_rgb" {  } { { "rtl/camera_init/ov5640_init_table_rgb.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/camera_init/ov5640_init_table_rgb.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/camera_init/ov5640_init_table_jpeg.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/camera_init/ov5640_init_table_jpeg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_init_table_jpeg " "Found entity 1: ov5640_init_table_jpeg" {  } { { "rtl/camera_init/ov5640_init_table_jpeg.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/camera_init/ov5640_init_table_jpeg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ack ACK i2c_control.v(48) " "Verilog HDL Declaration information at i2c_control.v(48): object \"ack\" differs only in case from object \"ACK\" in the same scope" {  } { { "rtl/camera_init/i2c_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/camera_init/i2c_control.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641473502641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/camera_init/i2c_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/camera_init/i2c_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_control " "Found entity 1: i2c_control" {  } { { "rtl/camera_init/i2c_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/camera_init/i2c_control.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/camera_init/i2c_bit_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/camera_init/i2c_bit_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_bit_shift " "Found entity 1: i2c_bit_shift" {  } { { "rtl/camera_init/i2c_bit_shift.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/camera_init/i2c_bit_shift.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/camera_init/camera_init.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/camera_init/camera_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_init " "Found entity 1: camera_init" {  } { { "rtl/camera_init/camera_init.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/camera_init/camera_init.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dvi_encoder.v 3 3 " "Found 3 design units, including 3 entities, in source file rtl/dvi_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvi_encoder " "Found entity 1: dvi_encoder" {  } { { "rtl/dvi_encoder.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/dvi_encoder.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502645 ""} { "Info" "ISGN_ENTITY_NAME" "2 encode " "Found entity 2: encode" {  } { { "rtl/dvi_encoder.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/dvi_encoder.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502645 ""} { "Info" "ISGN_ENTITY_NAME" "3 serdes_4b_10to1 " "Found entity 3: serdes_4b_10to1" {  } { { "rtl/dvi_encoder.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/dvi_encoder.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/disp_parameter_cfg.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/vga/disp_parameter_cfg.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/disp_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/disp_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 disp_driver " "Found entity 1: disp_driver" {  } { { "rtl/vga/disp_driver.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/vga/disp_driver.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll_hdmi.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll_hdmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_hdmi " "Found entity 1: pll_hdmi" {  } { { "ip/pll_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/ip/pll_hdmi.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/ip/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ov5640_sdram_hdmi_tft.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ov5640_sdram_hdmi_tft.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_sdram_hdmi_tft " "Found entity 1: ov5640_sdram_hdmi_tft" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ov5640_sdram_hdmi_tft " "Elaborating entity \"ov5640_sdram_hdmi_tft\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641473502713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yt3817_btnsctl yt3817_btnsctl:btnsctl " "Elaborating entity \"yt3817_btnsctl\" for hierarchy \"yt3817_btnsctl:btnsctl\"" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "btnsctl" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473502715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yt3817_key_vibration yt3817_btnsctl:btnsctl\|yt3817_key_vibration:key_vibration " "Elaborating entity \"yt3817_key_vibration\" for hierarchy \"yt3817_btnsctl:btnsctl\|yt3817_key_vibration:key_vibration\"" {  } { { "rtl/yt3817_btnsctl.v" "key_vibration" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_btnsctl.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473502715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yt3817_key2switch yt3817_btnsctl:btnsctl\|yt3817_key2switch:btn1_SWITCH " "Elaborating entity \"yt3817_key2switch\" for hierarchy \"yt3817_btnsctl:btnsctl\|yt3817_key2switch:btn1_SWITCH\"" {  } { { "rtl/yt3817_btnsctl.v" "btn1_SWITCH" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_btnsctl.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473502716 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 yt3817_btnsctl.v(79) " "Verilog HDL assignment warning at yt3817_btnsctl.v(79): truncated value with size 32 to match size of target (1)" {  } { { "rtl/yt3817_btnsctl.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_btnsctl.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641473502716 "|ov5640_sdram_hdmi_tft|yt3817_btnsctl:btnsctl|yt3817_key2switch:btn1_SWITCH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yt3817_key2switch yt3817_btnsctl:btnsctl\|yt3817_key2switch:btn2_SWITCH " "Elaborating entity \"yt3817_key2switch\" for hierarchy \"yt3817_btnsctl:btnsctl\|yt3817_key2switch:btn2_SWITCH\"" {  } { { "rtl/yt3817_btnsctl.v" "btn2_SWITCH" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_btnsctl.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473502717 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 yt3817_btnsctl.v(79) " "Verilog HDL assignment warning at yt3817_btnsctl.v(79): truncated value with size 32 to match size of target (2)" {  } { { "rtl/yt3817_btnsctl.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_btnsctl.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641473502717 "|ov5640_sdram_hdmi_tft|yt3817_btnsctl:btnsctl|yt3817_key2switch:btn2_SWITCH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "pll_inst" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473502717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.v" "altpll_component" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/ip/pll.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473502737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/ip/pll.v" 106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473502738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2000 " "Parameter \"clk1_phase_shift\" = \"-2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 52 " "Parameter \"clk3_divide_by\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 25 " "Parameter \"clk3_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 8 " "Parameter \"clk4_divide_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 5 " "Parameter \"clk4_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502738 ""}  } { { "ip/pll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/ip/pll.v" 106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641473502738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473502770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_hdmi pll_hdmi:pll_hdmi_inst " "Elaborating entity \"pll_hdmi\" for hierarchy \"pll_hdmi:pll_hdmi_inst\"" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "pll_hdmi_inst" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473502771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_hdmi:pll_hdmi_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\"" {  } { { "ip/pll_hdmi.v" "altpll_component" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/ip/pll_hdmi.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473502777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\"" {  } { { "ip/pll_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/ip/pll_hdmi.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473502777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 33 " "Parameter \"clk0_multiply_by\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 33 " "Parameter \"clk1_multiply_by\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_hdmi " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_hdmi\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473502777 ""}  } { { "ip/pll_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/ip/pll_hdmi.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641473502777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_hdmi_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_hdmi_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_hdmi_altpll " "Found entity 1: pll_hdmi_altpll" {  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/pll_hdmi_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473502808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_hdmi_altpll pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated " "Elaborating entity \"pll_hdmi_altpll\" for hierarchy \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473502808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_init camera_init:camera_init " "Elaborating entity \"camera_init\" for hierarchy \"camera_init:camera_init\"" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "camera_init" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473502809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov5640_init_table_rgb camera_init:camera_init\|ov5640_init_table_rgb:camera_init_table " "Elaborating entity \"ov5640_init_table_rgb\" for hierarchy \"camera_init:camera_init\|ov5640_init_table_rgb:camera_init_table\"" {  } { { "rtl/camera_init/camera_init.v" "camera_init_table" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/camera_init/camera_init.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473502810 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ov5640_init_table_rgb.v(34) " "Net \"rom.data_a\" at ov5640_init_table_rgb.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/camera_init/ov5640_init_table_rgb.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/camera_init/ov5640_init_table_rgb.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641473502810 "|ov5640_sdram_hdmi_tft|camera_init:camera_init|ov5640_init_table_rgb:camera_init_table"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 ov5640_init_table_rgb.v(34) " "Net \"rom.waddr_a\" at ov5640_init_table_rgb.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/camera_init/ov5640_init_table_rgb.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/camera_init/ov5640_init_table_rgb.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641473502811 "|ov5640_sdram_hdmi_tft|camera_init:camera_init|ov5640_init_table_rgb:camera_init_table"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ov5640_init_table_rgb.v(34) " "Net \"rom.we_a\" at ov5640_init_table_rgb.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/camera_init/ov5640_init_table_rgb.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/camera_init/ov5640_init_table_rgb.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641473502811 "|ov5640_sdram_hdmi_tft|camera_init:camera_init|ov5640_init_table_rgb:camera_init_table"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_control camera_init:camera_init\|i2c_control:i2c_control " "Elaborating entity \"i2c_control\" for hierarchy \"camera_init:camera_init\|i2c_control:i2c_control\"" {  } { { "rtl/camera_init/camera_init.v" "i2c_control" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/camera_init/camera_init.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473502811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_bit_shift camera_init:camera_init\|i2c_control:i2c_control\|i2c_bit_shift:i2c_bit_shift " "Elaborating entity \"i2c_bit_shift\" for hierarchy \"camera_init:camera_init\|i2c_control:i2c_control\|i2c_bit_shift:i2c_bit_shift\"" {  } { { "rtl/camera_init/i2c_control.v" "i2c_bit_shift" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/camera_init/i2c_control.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473502812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DVP_Capture DVP_Capture:DVP_Capture " "Elaborating entity \"DVP_Capture\" for hierarchy \"DVP_Capture:DVP_Capture\"" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "DVP_Capture" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473502814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control_top sdram_control_top:sdram_control_top " "Elaborating entity \"sdram_control_top\" for hierarchy \"sdram_control_top:sdram_control_top\"" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "sdram_control_top" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473502815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sdram_control_top.v(163) " "Verilog HDL assignment warning at sdram_control_top.v(163): truncated value with size 32 to match size of target (24)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641473502816 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sdram_control_top.v(180) " "Verilog HDL assignment warning at sdram_control_top.v(180): truncated value with size 32 to match size of target (24)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641473502816 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sd_caddr sdram_control_top.v(234) " "Verilog HDL Always Construct warning at sdram_control_top.v(234): inferring latch(es) for variable \"sd_caddr\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 234 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1641473502816 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sd_raddr sdram_control_top.v(247) " "Verilog HDL Always Construct warning at sdram_control_top.v(247): inferring latch(es) for variable \"sd_raddr\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 247 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1641473502816 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sd_baddr sdram_control_top.v(260) " "Verilog HDL Always Construct warning at sdram_control_top.v(260): inferring latch(es) for variable \"sd_baddr\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 260 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1641473502816 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_baddr\[0\] sdram_control_top.v(262) " "Inferred latch for \"sd_baddr\[0\]\" at sdram_control_top.v(262)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502816 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_baddr\[1\] sdram_control_top.v(262) " "Inferred latch for \"sd_baddr\[1\]\" at sdram_control_top.v(262)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502816 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[0\] sdram_control_top.v(249) " "Inferred latch for \"sd_raddr\[0\]\" at sdram_control_top.v(249)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502816 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[1\] sdram_control_top.v(249) " "Inferred latch for \"sd_raddr\[1\]\" at sdram_control_top.v(249)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502816 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[2\] sdram_control_top.v(249) " "Inferred latch for \"sd_raddr\[2\]\" at sdram_control_top.v(249)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502816 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[3\] sdram_control_top.v(249) " "Inferred latch for \"sd_raddr\[3\]\" at sdram_control_top.v(249)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502816 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[4\] sdram_control_top.v(249) " "Inferred latch for \"sd_raddr\[4\]\" at sdram_control_top.v(249)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502816 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[5\] sdram_control_top.v(249) " "Inferred latch for \"sd_raddr\[5\]\" at sdram_control_top.v(249)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502816 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[6\] sdram_control_top.v(249) " "Inferred latch for \"sd_raddr\[6\]\" at sdram_control_top.v(249)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502816 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[7\] sdram_control_top.v(249) " "Inferred latch for \"sd_raddr\[7\]\" at sdram_control_top.v(249)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502816 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[8\] sdram_control_top.v(249) " "Inferred latch for \"sd_raddr\[8\]\" at sdram_control_top.v(249)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502816 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[9\] sdram_control_top.v(249) " "Inferred latch for \"sd_raddr\[9\]\" at sdram_control_top.v(249)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502816 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[10\] sdram_control_top.v(249) " "Inferred latch for \"sd_raddr\[10\]\" at sdram_control_top.v(249)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502817 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[11\] sdram_control_top.v(249) " "Inferred latch for \"sd_raddr\[11\]\" at sdram_control_top.v(249)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502817 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[12\] sdram_control_top.v(249) " "Inferred latch for \"sd_raddr\[12\]\" at sdram_control_top.v(249)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502817 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[0\] sdram_control_top.v(236) " "Inferred latch for \"sd_caddr\[0\]\" at sdram_control_top.v(236)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502817 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[1\] sdram_control_top.v(236) " "Inferred latch for \"sd_caddr\[1\]\" at sdram_control_top.v(236)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502817 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[2\] sdram_control_top.v(236) " "Inferred latch for \"sd_caddr\[2\]\" at sdram_control_top.v(236)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502817 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[3\] sdram_control_top.v(236) " "Inferred latch for \"sd_caddr\[3\]\" at sdram_control_top.v(236)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502817 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[4\] sdram_control_top.v(236) " "Inferred latch for \"sd_caddr\[4\]\" at sdram_control_top.v(236)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502817 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[5\] sdram_control_top.v(236) " "Inferred latch for \"sd_caddr\[5\]\" at sdram_control_top.v(236)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502817 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[6\] sdram_control_top.v(236) " "Inferred latch for \"sd_caddr\[6\]\" at sdram_control_top.v(236)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502817 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[7\] sdram_control_top.v(236) " "Inferred latch for \"sd_caddr\[7\]\" at sdram_control_top.v(236)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502817 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[8\] sdram_control_top.v(236) " "Inferred latch for \"sd_caddr\[8\]\" at sdram_control_top.v(236)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502817 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[9\] sdram_control_top.v(236) " "Inferred latch for \"sd_caddr\[9\]\" at sdram_control_top.v(236)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502817 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[10\] sdram_control_top.v(236) " "Inferred latch for \"sd_caddr\[10\]\" at sdram_control_top.v(236)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502817 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[11\] sdram_control_top.v(236) " "Inferred latch for \"sd_caddr\[11\]\" at sdram_control_top.v(236)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502817 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[12\] sdram_control_top.v(236) " "Inferred latch for \"sd_caddr\[12\]\" at sdram_control_top.v(236)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502817 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control sdram_control_top:sdram_control_top\|sdram_control:sdram_control " "Elaborating entity \"sdram_control\" for hierarchy \"sdram_control_top:sdram_control_top\|sdram_control:sdram_control\"" {  } { { "rtl/sdram/sdram_control_top.v" "sdram_control" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473502817 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sdram_control.v(335) " "Verilog HDL assignment warning at sdram_control.v(335): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641473502819 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sdram_control.v(434) " "Verilog HDL assignment warning at sdram_control.v(434): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641473502819 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_control.v(543) " "Verilog HDL Case Statement information at sdram_control.v(543): all case item expressions in this case statement are onehot" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control.v" 543 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1641473502819 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_control.v(575) " "Verilog HDL Case Statement information at sdram_control.v(575): all case item expressions in this case statement are onehot" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control.v" 575 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1641473502819 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_control.v(609) " "Verilog HDL Case Statement information at sdram_control.v(609): all case item expressions in this case statement are onehot" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control.v" 609 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1641473502819 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_break_ref sdram_control.v(535) " "Inferred latch for \"rd_break_ref\" at sdram_control.v(535)" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control.v" 535 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502819 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_break_ref sdram_control.v(531) " "Inferred latch for \"wr_break_ref\" at sdram_control.v(531)" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control.v" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502819 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ref_break_rd sdram_control.v(527) " "Inferred latch for \"ref_break_rd\" at sdram_control.v(527)" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control.v" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502819 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ref_break_wr sdram_control.v(523) " "Inferred latch for \"ref_break_wr\" at sdram_control.v(523)" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control.v" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473502819 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_init sdram_control_top:sdram_control_top\|sdram_control:sdram_control\|sdram_init:sdram_init " "Elaborating entity \"sdram_init\" for hierarchy \"sdram_control_top:sdram_control_top\|sdram_control:sdram_control\|sdram_init:sdram_init\"" {  } { { "rtl/sdram/sdram_control.v" "sdram_init" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473502820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_wr sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo " "Elaborating entity \"fifo_wr\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\"" {  } { { "rtl/sdram/sdram_control_top.v" "sd_wr_fifo" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473502821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\"" {  } { { "rtl/sdram/fifo_wr.v" "dcfifo_component" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/fifo_wr.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\"" {  } { { "rtl/sdram/fifo_wr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/fifo_wr.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473503021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473503021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473503021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473503021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473503021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473503021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473503021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473503021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473503021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473503021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473503021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473503021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473503021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473503021 ""}  } { { "rtl/sdram/fifo_wr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/fifo_wr.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641473503021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_6tn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_6tn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_6tn1 " "Found entity 1: dcfifo_6tn1" {  } { { "db/dcfifo_6tn1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/dcfifo_6tn1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473503048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473503048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_6tn1 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated " "Elaborating entity \"dcfifo_6tn1\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/a_gray2bin_6ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473503055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473503055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_6tn1.tdf" "rdptr_g_gray2bin" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/dcfifo_6tn1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/a_graycounter_577.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473503082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473503082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_6tn1.tdf" "rdptr_g1p" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/dcfifo_6tn1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/a_graycounter_1lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473503109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473503109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_6tn1.tdf" "wrptr_g1p" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/dcfifo_6tn1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fo41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fo41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fo41 " "Found entity 1: altsyncram_fo41" {  } { { "db/altsyncram_fo41.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/altsyncram_fo41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473503139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473503139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fo41 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|altsyncram_fo41:fifo_ram " "Elaborating entity \"altsyncram_fo41\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|altsyncram_fo41:fifo_ram\"" {  } { { "db/dcfifo_6tn1.tdf" "fifo_ram" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/dcfifo_6tn1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_8d9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_8d9 " "Found entity 1: dffpipe_8d9" {  } { { "db/dffpipe_8d9.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/dffpipe_8d9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473503146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473503146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_8d9 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|dffpipe_8d9:rdfull_reg " "Elaborating entity \"dffpipe_8d9\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|dffpipe_8d9:rdfull_reg\"" {  } { { "db/dcfifo_6tn1.tdf" "rdfull_reg" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/dcfifo_6tn1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/dffpipe_oe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473503152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473503152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_6tn1.tdf" "rs_brp" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/dcfifo_6tn1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/alt_synch_pipe_8pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473503158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473503158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_6tn1.tdf" "rs_dgwp" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/dcfifo_6tn1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473503164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473503164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe14 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe14\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe14" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/alt_synch_pipe_8pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473503171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473503171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_6tn1.tdf" "ws_dgrp" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/dcfifo_6tn1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473503177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473503177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe17 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe17\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe17" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/cmpr_n76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473503204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473503204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_6tn1.tdf" "rdempty_eq_comp" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/dcfifo_6tn1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_rd sdram_control_top:sdram_control_top\|fifo_rd:sd_rd_fifo " "Elaborating entity \"fifo_rd\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_rd:sd_rd_fifo\"" {  } { { "rtl/sdram/sdram_control_top.v" "sd_rd_fifo" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_driver disp_driver:disp_driver " "Elaborating entity \"disp_driver\" for hierarchy \"disp_driver:disp_driver\"" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "disp_driver" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_to_ycbcr rgb_to_ycbcr:rgb_to_ycbcr_inst " "Elaborating entity \"rgb_to_ycbcr\" for hierarchy \"rgb_to_ycbcr:rgb_to_ycbcr_inst\"" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "rgb_to_ycbcr_inst" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yt3817_BPPU yt3817_BPPU:BPPU " "Elaborating entity \"yt3817_BPPU\" for hierarchy \"yt3817_BPPU:BPPU\"" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "BPPU" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503398 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 yt3817_BPPU.v(207) " "Verilog HDL assignment warning at yt3817_BPPU.v(207): truncated value with size 32 to match size of target (2)" {  } { { "rtl/yt3817_BPPU.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_BPPU.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641473503401 "|ov5640_sdram_hdmi_tft|yt3817_BPPU:BPPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 yt3817_BPPU.v(215) " "Verilog HDL assignment warning at yt3817_BPPU.v(215): truncated value with size 32 to match size of target (2)" {  } { { "rtl/yt3817_BPPU.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_BPPU.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641473503401 "|ov5640_sdram_hdmi_tft|yt3817_BPPU:BPPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 yt3817_BPPU.v(223) " "Verilog HDL assignment warning at yt3817_BPPU.v(223): truncated value with size 32 to match size of target (2)" {  } { { "rtl/yt3817_BPPU.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_BPPU.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641473503401 "|ov5640_sdram_hdmi_tft|yt3817_BPPU:BPPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yt3817_vibkill yt3817_BPPU:BPPU\|yt3817_vibkill:x_vibkill " "Elaborating entity \"yt3817_vibkill\" for hierarchy \"yt3817_BPPU:BPPU\|yt3817_vibkill:x_vibkill\"" {  } { { "rtl/yt3817_BPPU.v" "x_vibkill" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_BPPU.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yt3817_displayer yt3817_displayer:Displayer " "Elaborating entity \"yt3817_displayer\" for hierarchy \"yt3817_displayer:Displayer\"" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "Displayer" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX8 yt3817_displayer:Displayer\|HEX8:HEX8 " "Elaborating entity \"HEX8\" for hierarchy \"yt3817_displayer:Displayer\|HEX8:HEX8\"" {  } { { "rtl/HEX/yt3817_displayer.v" "HEX8" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/HEX/yt3817_displayer.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503420 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "HEX8.v(66) " "Verilog HDL Case Statement information at HEX8.v(66): all case item expressions in this case statement are onehot" {  } { { "rtl/HEX/HEX8.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/HEX/HEX8.v" 66 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1641473503420 "|ov5640_sdram_hdmi_tft|yt3817_displayer:Displayer|HEX8:HEX8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HC595_Driver yt3817_displayer:Displayer\|HC595_Driver:HC595_Driver " "Elaborating entity \"HC595_Driver\" for hierarchy \"yt3817_displayer:Displayer\|HC595_Driver:HC595_Driver\"" {  } { { "rtl/HEX/yt3817_displayer.v" "HC595_Driver" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/HEX/yt3817_displayer.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yt3817_beeper yt3817_beeper:Beeper " "Elaborating entity \"yt3817_beeper\" for hierarchy \"yt3817_beeper:Beeper\"" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "Beeper" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yt3817_beepctl yt3817_beeper:Beeper\|yt3817_beepctl:beepctl " "Elaborating entity \"yt3817_beepctl\" for hierarchy \"yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\"" {  } { { "rtl/beeper/yt3817_beeper.v" "beepctl" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/beeper/yt3817_beeper.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yt3817_clk_diver yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver " "Elaborating entity \"yt3817_clk_diver\" for hierarchy \"yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\"" {  } { { "rtl/beeper/yt3817_beeper.v" "QS_diver" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/beeper/yt3817_beeper.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_generator yt3817_beeper:Beeper\|pwm_generator:pwm_gen " "Elaborating entity \"pwm_generator\" for hierarchy \"yt3817_beeper:Beeper\|pwm_generator:pwm_gen\"" {  } { { "rtl/beeper/yt3817_beeper.v" "pwm_gen" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/beeper/yt3817_beeper.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvi_encoder dvi_encoder:u_dvi_encoder " "Elaborating entity \"dvi_encoder\" for hierarchy \"dvi_encoder:u_dvi_encoder\"" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "u_dvi_encoder" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encode dvi_encoder:u_dvi_encoder\|encode:encb " "Elaborating entity \"encode\" for hierarchy \"dvi_encoder:u_dvi_encoder\|encode:encb\"" {  } { { "rtl/dvi_encoder.v" "encb" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/dvi_encoder.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503426 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 dvi_encoder.v(199) " "Verilog HDL assignment warning at dvi_encoder.v(199): truncated value with size 9 to match size of target (8)" {  } { { "rtl/dvi_encoder.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/dvi_encoder.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641473503427 "|ov5640_sdram_hdmi_tft|dvi_encoder:u_dvi_encoder|encode:encb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serdes_4b_10to1 dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst " "Elaborating entity \"serdes_4b_10to1\" for hierarchy \"dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst\"" {  } { { "rtl/dvi_encoder.v" "serdes_4b_10to1_inst" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/dvi_encoder.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst\|altddio_out:altddio_out_0 " "Elaborating entity \"altddio_out\" for hierarchy \"dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst\|altddio_out:altddio_out_0\"" {  } { { "rtl/dvi_encoder.v" "altddio_out_0" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/dvi_encoder.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst\|altddio_out:altddio_out_0 " "Elaborated megafunction instantiation \"dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst\|altddio_out:altddio_out_0\"" {  } { { "rtl/dvi_encoder.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/dvi_encoder.v" 303 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst\|altddio_out:altddio_out_0 " "Instantiated megafunction \"dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst\|altddio_out:altddio_out_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473503440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473503440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473503440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473503440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473503440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473503440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473503440 ""}  } { { "rtl/dvi_encoder.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/dvi_encoder.v" 303 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641473503440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_s9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_s9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_s9j " "Found entity 1: ddio_out_s9j" {  } { { "db/ddio_out_s9j.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/ddio_out_s9j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473503467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473503467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_s9j dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst\|altddio_out:altddio_out_0\|ddio_out_s9j:auto_generated " "Elaborating entity \"ddio_out_s9j\" for hierarchy \"dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst\|altddio_out:altddio_out_0\|ddio_out_s9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473503467 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "camera_init:camera_init\|ov5640_init_table_rgb:camera_init_table\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"camera_init:camera_init\|ov5640_init_table_rgb:camera_init_table\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641473504628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641473504628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641473504628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641473504628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641473504628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641473504628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641473504628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641473504628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641473504628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ov5640_sdram_hdmi_tft.ram0_ov5640_init_table_rgb_29d10271.hdl.mif " "Parameter INIT_FILE set to db/ov5640_sdram_hdmi_tft.ram0_ov5640_init_table_rgb_29d10271.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641473504628 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641473504628 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1641473504628 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "rgb_to_ycbcr:rgb_to_ycbcr_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|Mult2\"" {  } { { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "Mult2" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 141 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641473504628 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rgb_to_ycbcr:rgb_to_ycbcr_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|Mult0\"" {  } { { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "Mult0" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 134 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641473504628 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1641473504628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "camera_init:camera_init\|ov5640_init_table_rgb:camera_init_table\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"camera_init:camera_init\|ov5640_init_table_rgb:camera_init_table\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473504655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "camera_init:camera_init\|ov5640_init_table_rgb:camera_init_table\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"camera_init:camera_init\|ov5640_init_table_rgb:camera_init_table\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473504655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473504655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473504655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473504655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473504655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473504655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473504655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473504655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473504655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ov5640_sdram_hdmi_tft.ram0_ov5640_init_table_rgb_29d10271.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ov5640_sdram_hdmi_tft.ram0_ov5640_init_table_rgb_29d10271.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473504655 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641473504655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ua91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ua91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ua91 " "Found entity 1: altsyncram_ua91" {  } { { "db/altsyncram_ua91.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/altsyncram_ua91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473504685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473504685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2\"" {  } { { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 141 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473504701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2 " "Instantiated megafunction \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473504701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473504701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473504701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473504701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473504701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473504701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473504701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473504701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473504701 ""}  } { { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 141 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641473504701 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2\|multcore:mult_core rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 141 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473504716 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 141 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473504724 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 141 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473504736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/add_sub_lgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473504764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473504764 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2\|altshift:external_latency_ffs rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 141 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473504771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0\"" {  } { { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 134 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473504775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473504775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473504775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473504775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473504775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473504775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473504775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473504775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473504775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473504775 ""}  } { { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 134 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641473504775 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0\|multcore:mult_core rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 134 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473504776 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 134 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473504777 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 134 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473504780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgh " "Found entity 1: add_sub_jgh" {  } { { "db/add_sub_jgh.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/add_sub_jgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473504808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473504808 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 134 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473504810 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1641473505038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_baddr\[0\] " "Latch sdram_control_top:sdram_control_top\|sd_baddr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473505067 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473505067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_baddr\[1\] " "Latch sdram_control_top:sdram_control_top\|sd_baddr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473505067 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473505067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_raddr\[0\] " "Latch sdram_control_top:sdram_control_top\|sd_raddr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473505067 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473505067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_raddr\[1\] " "Latch sdram_control_top:sdram_control_top\|sd_raddr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473505067 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473505067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_raddr\[2\] " "Latch sdram_control_top:sdram_control_top\|sd_raddr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473505067 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473505067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_raddr\[3\] " "Latch sdram_control_top:sdram_control_top\|sd_raddr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473505067 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473505067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_raddr\[4\] " "Latch sdram_control_top:sdram_control_top\|sd_raddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473505068 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473505068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_raddr\[5\] " "Latch sdram_control_top:sdram_control_top\|sd_raddr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473505068 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473505068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_raddr\[6\] " "Latch sdram_control_top:sdram_control_top\|sd_raddr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473505068 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473505068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_raddr\[7\] " "Latch sdram_control_top:sdram_control_top\|sd_raddr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473505068 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473505068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_caddr\[8\] " "Latch sdram_control_top:sdram_control_top\|sd_caddr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473505068 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 236 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473505068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_raddr\[8\] " "Latch sdram_control_top:sdram_control_top\|sd_raddr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473505068 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473505068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_raddr\[9\] " "Latch sdram_control_top:sdram_control_top\|sd_raddr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473505068 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473505068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_raddr\[10\] " "Latch sdram_control_top:sdram_control_top\|sd_raddr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473505068 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473505068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_raddr\[11\] " "Latch sdram_control_top:sdram_control_top\|sd_raddr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473505068 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473505068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_raddr\[12\] " "Latch sdram_control_top:sdram_control_top\|sd_raddr\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473505068 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473505068 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/sdram/sdram_init.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_init.v" 56 -1 0 } } { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control.v" 77 -1 0 } } { "rtl/yt3817_BPPU.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_BPPU.v" 260 -1 0 } } { "rtl/HEX/HEX8.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/HEX/HEX8.v" 60 -1 0 } } { "rtl/beeper/yt3817_beeper.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/beeper/yt3817_beeper.v" 92 -1 0 } } { "rtl/camera_init/i2c_bit_shift.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/camera_init/i2c_bit_shift.v" 42 -1 0 } } { "db/a_graycounter_577.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/a_graycounter_577.tdf" 33 2 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/a_graycounter_1lc.tdf" 33 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/a_graycounter_577.tdf" 46 2 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/a_graycounter_1lc.tdf" 46 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1641473505073 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1641473505073 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641473505634 "|ov5640_sdram_hdmi_tft|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641473505634 "|ov5640_sdram_hdmi_tft|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641473505634 "|ov5640_sdram_hdmi_tft|sdram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "camera_pwdn GND " "Pin \"camera_pwdn\" is stuck at GND" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641473505634 "|ov5640_sdram_hdmi_tft|camera_pwdn"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1641473505634 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1641473505735 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1641473506990 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/output_files/ov5640_sdram_hdmi_tft.map.smsg " "Generated suppressed messages file D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/output_files/ov5640_sdram_hdmi_tft.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473507060 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641473507206 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473507206 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[4\] clk4_multiply_by clk4_divide_by " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk4_multiply_by and clk4_divide_by specified but port CLK\[4\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ip/pll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/ip/pll.v" 106 0 0 } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 77 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1641473507262 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2357 " "Implemented 2357 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641473507336 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641473507336 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1641473507336 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2199 " "Implemented 2199 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641473507336 ""} { "Info" "ICUT_CUT_TM_RAMS" "56 " "Implemented 56 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1641473507336 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1641473507336 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641473507336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641473507364 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 06 20:51:47 2022 " "Processing ended: Thu Jan 06 20:51:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641473507364 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641473507364 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641473507364 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473507364 ""}
