#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x127ea60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x127ebf0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1275b10 .functor NOT 1, L_0x12adec0, C4<0>, C4<0>, C4<0>;
L_0x12adc50 .functor XOR 1, L_0x12adaf0, L_0x12adbb0, C4<0>, C4<0>;
L_0x12addb0 .functor XOR 1, L_0x12adc50, L_0x12add10, C4<0>, C4<0>;
v0x12ab580_0 .net *"_ivl_10", 0 0, L_0x12add10;  1 drivers
v0x12ab680_0 .net *"_ivl_12", 0 0, L_0x12addb0;  1 drivers
v0x12ab760_0 .net *"_ivl_2", 0 0, L_0x12ada50;  1 drivers
v0x12ab820_0 .net *"_ivl_4", 0 0, L_0x12adaf0;  1 drivers
v0x12ab900_0 .net *"_ivl_6", 0 0, L_0x12adbb0;  1 drivers
v0x12aba30_0 .net *"_ivl_8", 0 0, L_0x12adc50;  1 drivers
v0x12abb10_0 .net "a", 0 0, v0x12a9ea0_0;  1 drivers
v0x12abbb0_0 .net "b", 0 0, v0x12a9f40_0;  1 drivers
v0x12abc50_0 .net "c", 0 0, v0x12a9fe0_0;  1 drivers
v0x12abd80_0 .var "clk", 0 0;
v0x12abe20_0 .net "d", 0 0, v0x12aa150_0;  1 drivers
v0x12abec0_0 .net "out_dut", 0 0, L_0x12ad8f0;  1 drivers
v0x12abf60_0 .net "out_ref", 0 0, L_0x12acf30;  1 drivers
v0x12ac000_0 .var/2u "stats1", 159 0;
v0x12ac0a0_0 .var/2u "strobe", 0 0;
v0x12ac140_0 .net "tb_match", 0 0, L_0x12adec0;  1 drivers
v0x12ac200_0 .net "tb_mismatch", 0 0, L_0x1275b10;  1 drivers
v0x12ac3d0_0 .net "wavedrom_enable", 0 0, v0x12aa240_0;  1 drivers
v0x12ac470_0 .net "wavedrom_title", 511 0, v0x12aa2e0_0;  1 drivers
L_0x12ada50 .concat [ 1 0 0 0], L_0x12acf30;
L_0x12adaf0 .concat [ 1 0 0 0], L_0x12acf30;
L_0x12adbb0 .concat [ 1 0 0 0], L_0x12ad8f0;
L_0x12add10 .concat [ 1 0 0 0], L_0x12acf30;
L_0x12adec0 .cmp/eeq 1, L_0x12ada50, L_0x12addb0;
S_0x127ed80 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x127ebf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x127f500 .functor NOT 1, v0x12a9fe0_0, C4<0>, C4<0>, C4<0>;
L_0x12763d0 .functor NOT 1, v0x12a9f40_0, C4<0>, C4<0>, C4<0>;
L_0x12ac680 .functor AND 1, L_0x127f500, L_0x12763d0, C4<1>, C4<1>;
L_0x12ac720 .functor NOT 1, v0x12aa150_0, C4<0>, C4<0>, C4<0>;
L_0x12ac850 .functor NOT 1, v0x12a9ea0_0, C4<0>, C4<0>, C4<0>;
L_0x12ac950 .functor AND 1, L_0x12ac720, L_0x12ac850, C4<1>, C4<1>;
L_0x12aca30 .functor OR 1, L_0x12ac680, L_0x12ac950, C4<0>, C4<0>;
L_0x12acaf0 .functor AND 1, v0x12a9ea0_0, v0x12a9fe0_0, C4<1>, C4<1>;
L_0x12acbb0 .functor AND 1, L_0x12acaf0, v0x12aa150_0, C4<1>, C4<1>;
L_0x12acc70 .functor OR 1, L_0x12aca30, L_0x12acbb0, C4<0>, C4<0>;
L_0x12acde0 .functor AND 1, v0x12a9f40_0, v0x12a9fe0_0, C4<1>, C4<1>;
L_0x12ace50 .functor AND 1, L_0x12acde0, v0x12aa150_0, C4<1>, C4<1>;
L_0x12acf30 .functor OR 1, L_0x12acc70, L_0x12ace50, C4<0>, C4<0>;
v0x1275d80_0 .net *"_ivl_0", 0 0, L_0x127f500;  1 drivers
v0x1275e20_0 .net *"_ivl_10", 0 0, L_0x12ac950;  1 drivers
v0x12a8690_0 .net *"_ivl_12", 0 0, L_0x12aca30;  1 drivers
v0x12a8750_0 .net *"_ivl_14", 0 0, L_0x12acaf0;  1 drivers
v0x12a8830_0 .net *"_ivl_16", 0 0, L_0x12acbb0;  1 drivers
v0x12a8960_0 .net *"_ivl_18", 0 0, L_0x12acc70;  1 drivers
v0x12a8a40_0 .net *"_ivl_2", 0 0, L_0x12763d0;  1 drivers
v0x12a8b20_0 .net *"_ivl_20", 0 0, L_0x12acde0;  1 drivers
v0x12a8c00_0 .net *"_ivl_22", 0 0, L_0x12ace50;  1 drivers
v0x12a8ce0_0 .net *"_ivl_4", 0 0, L_0x12ac680;  1 drivers
v0x12a8dc0_0 .net *"_ivl_6", 0 0, L_0x12ac720;  1 drivers
v0x12a8ea0_0 .net *"_ivl_8", 0 0, L_0x12ac850;  1 drivers
v0x12a8f80_0 .net "a", 0 0, v0x12a9ea0_0;  alias, 1 drivers
v0x12a9040_0 .net "b", 0 0, v0x12a9f40_0;  alias, 1 drivers
v0x12a9100_0 .net "c", 0 0, v0x12a9fe0_0;  alias, 1 drivers
v0x12a91c0_0 .net "d", 0 0, v0x12aa150_0;  alias, 1 drivers
v0x12a9280_0 .net "out", 0 0, L_0x12acf30;  alias, 1 drivers
S_0x12a93e0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x127ebf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x12a9ea0_0 .var "a", 0 0;
v0x12a9f40_0 .var "b", 0 0;
v0x12a9fe0_0 .var "c", 0 0;
v0x12aa0b0_0 .net "clk", 0 0, v0x12abd80_0;  1 drivers
v0x12aa150_0 .var "d", 0 0;
v0x12aa240_0 .var "wavedrom_enable", 0 0;
v0x12aa2e0_0 .var "wavedrom_title", 511 0;
S_0x12a9680 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x12a93e0;
 .timescale -12 -12;
v0x12a98e0_0 .var/2s "count", 31 0;
E_0x12799b0/0 .event negedge, v0x12aa0b0_0;
E_0x12799b0/1 .event posedge, v0x12aa0b0_0;
E_0x12799b0 .event/or E_0x12799b0/0, E_0x12799b0/1;
E_0x1279c00 .event negedge, v0x12aa0b0_0;
E_0x12649f0 .event posedge, v0x12aa0b0_0;
S_0x12a99e0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x12a93e0;
 .timescale -12 -12;
v0x12a9be0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12a9cc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x12a93e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12aa440 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x127ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x12ad090 .functor AND 1, v0x12a9fe0_0, v0x12a9f40_0, C4<1>, C4<1>;
L_0x12ad100 .functor AND 1, v0x12aa150_0, v0x12a9ea0_0, C4<1>, C4<1>;
L_0x12ad190 .functor OR 1, L_0x12ad090, L_0x12ad100, C4<0>, C4<0>;
L_0x12ad2a0 .functor AND 1, v0x12a9ea0_0, v0x12a9fe0_0, C4<1>, C4<1>;
L_0x12ad450 .functor AND 1, L_0x12ad2a0, v0x12aa150_0, C4<1>, C4<1>;
L_0x12ad620 .functor OR 1, L_0x12ad190, L_0x12ad450, C4<0>, C4<0>;
L_0x12ad770 .functor AND 1, v0x12a9f40_0, v0x12a9fe0_0, C4<1>, C4<1>;
L_0x12ad7e0 .functor AND 1, L_0x12ad770, v0x12aa150_0, C4<1>, C4<1>;
L_0x12ad8f0 .functor OR 1, L_0x12ad620, L_0x12ad7e0, C4<0>, C4<0>;
v0x12aa730_0 .net *"_ivl_0", 0 0, L_0x12ad090;  1 drivers
v0x12aa810_0 .net *"_ivl_10", 0 0, L_0x12ad620;  1 drivers
v0x12aa8f0_0 .net *"_ivl_12", 0 0, L_0x12ad770;  1 drivers
v0x12aa9e0_0 .net *"_ivl_14", 0 0, L_0x12ad7e0;  1 drivers
v0x12aaac0_0 .net *"_ivl_2", 0 0, L_0x12ad100;  1 drivers
v0x12aabf0_0 .net *"_ivl_4", 0 0, L_0x12ad190;  1 drivers
v0x12aacd0_0 .net *"_ivl_6", 0 0, L_0x12ad2a0;  1 drivers
v0x12aadb0_0 .net *"_ivl_8", 0 0, L_0x12ad450;  1 drivers
v0x12aae90_0 .net "a", 0 0, v0x12a9ea0_0;  alias, 1 drivers
v0x12aaf30_0 .net "b", 0 0, v0x12a9f40_0;  alias, 1 drivers
v0x12ab020_0 .net "c", 0 0, v0x12a9fe0_0;  alias, 1 drivers
v0x12ab110_0 .net "d", 0 0, v0x12aa150_0;  alias, 1 drivers
v0x12ab200_0 .net "out", 0 0, L_0x12ad8f0;  alias, 1 drivers
S_0x12ab360 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x127ebf0;
 .timescale -12 -12;
E_0x1279750 .event anyedge, v0x12ac0a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12ac0a0_0;
    %nor/r;
    %assign/vec4 v0x12ac0a0_0, 0;
    %wait E_0x1279750;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12a93e0;
T_3 ;
    %fork t_1, S_0x12a9680;
    %jmp t_0;
    .scope S_0x12a9680;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12a98e0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12aa150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12a9fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12a9f40_0, 0;
    %assign/vec4 v0x12a9ea0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12649f0;
    %load/vec4 v0x12a98e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12a98e0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12aa150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12a9fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12a9f40_0, 0;
    %assign/vec4 v0x12a9ea0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1279c00;
    %fork TD_tb.stim1.wavedrom_stop, S_0x12a9cc0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12799b0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x12a9ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12a9f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12a9fe0_0, 0;
    %assign/vec4 v0x12aa150_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x12a93e0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x127ebf0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12abd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ac0a0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x127ebf0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x12abd80_0;
    %inv;
    %store/vec4 v0x12abd80_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x127ebf0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12aa0b0_0, v0x12ac200_0, v0x12abb10_0, v0x12abbb0_0, v0x12abc50_0, v0x12abe20_0, v0x12abf60_0, v0x12abec0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x127ebf0;
T_7 ;
    %load/vec4 v0x12ac000_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x12ac000_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12ac000_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x12ac000_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12ac000_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12ac000_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12ac000_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x127ebf0;
T_8 ;
    %wait E_0x12799b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12ac000_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ac000_0, 4, 32;
    %load/vec4 v0x12ac140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12ac000_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ac000_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12ac000_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ac000_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x12abf60_0;
    %load/vec4 v0x12abf60_0;
    %load/vec4 v0x12abec0_0;
    %xor;
    %load/vec4 v0x12abf60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x12ac000_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ac000_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x12ac000_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ac000_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/kmap2/iter0/response18/top_module.sv";
