`timescale 1ns/1ps

module lab3(clk,sig_nsyn,q1,q2,sig_syn,out);
input clk,sig_nsyn;
output q1,q2,sig_syn,out;
	wire clk_N;
	divider #(75_000_000) testa(clk,clk_N);
	pipe3b testb(sig_nsyn,clk_N,q1,q2,sig_syn,out);
//    pipe3b testb(sig_nsyn,clk,q1,q2,sig_syn,out);
endmodule

module pipe3b(
    input sig_nsyn,clk,
    output reg q1,q2,sig_syn,
    output out
      );
initial begin
q1<=0;
q2<=0;
sig_syn<=0;
end
assign out=sig_nsyn;
always @(posedge clk) begin
q2<=q1;
sig_syn<=q2;
q1<=sig_nsyn;
end	
endmodule

module divider (clk, clk_N);
input clk;                      // ç³»ç»Ÿæ—¶é’Ÿ
output reg clk_N;               // åˆ†é¢‘åŽçš„æ—¶é’Ÿ
parameter N = 1000_000_000;      // 1Hzçš„æ—¶é’?,N=fclk/fclk_N
reg [31:0] counter;             /* è®¡æ•°å™¨å˜é‡ï¼Œé€šè¿‡è®¡æ•°å®žçŽ°åˆ†é¢‘ã€?
                                   å½“è®¡æ•°å™¨ä»?0è®¡æ•°åˆ?(N/2-1)æ—¶ï¼Œ
                                   è¾“å‡ºæ—¶é’Ÿç¿»è½¬ï¼Œè®¡æ•°å™¨æ¸…é›¶ */
always @(posedge clk)  begin    // æ—¶é’Ÿä¸Šå‡æ²?
                              // åŠŸèƒ½å®žçŽ°
    if(counter>=N)
    begin
    	clk_N<=~clk_N;
    	counter<=0;
    end
    else
    	counter<=counter+1;
end                           
endmodule