#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Jun 12 17:44:14 2024
# Process ID: 16810
# Current directory: /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1
# Command line: vivado -log cms_pix_28_fw_top_bd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source cms_pix_28_fw_top_bd_wrapper.tcl -notrace
# Log file: /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper.vdi
# Journal file: /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/vivado.jou
# Running On: fasic-beast2.fnal.gov, OS: Linux, CPU Frequency: 1200.305 MHz, CPU Physical cores: 32, Host memory: 540748 MB
#-----------------------------------------------------------
WARNING: [Common 17-1221] Tcl app 'designutils' is out of date for this release. Please run tclapp::reset_tclstore and reinstall the app.
source cms_pix_28_fw_top_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/asic/cad/Xilinx/Vivado/2022.1/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3110.219 ; gain = 112.047 ; free physical = 47744 ; free virtual = 402871
Command: link_design -top cms_pix_28_fw_top_bd_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_fw_top_v_0_0/cms_pix_28_fw_top_bd_fw_top_v_0_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/fw_top_v_0'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_xpm_cdc_gen_0_0/cms_pix_28_fw_top_bd_xpm_cdc_gen_0_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/xpm_cdc_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_auto_pc_0/cms_pix_28_fw_top_bd_auto_pc_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3110.219 ; gain = 0.000 ; free physical = 46914 ; free virtual = 402041
INFO: [Netlist 29-17] Analyzing 3370 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3127.055 ; gain = 16.836 ; free physical = 46900 ; free virtual = 402026
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0_board.xdc] for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0_board.xdc] for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0.xdc] for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0.xdc] for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.srcs/constrs_1/new/cms_pix_28_test_firmware.xdc]
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.srcs/constrs_1/new/cms_pix_28_test_firmware.xdc]
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3579.168 ; gain = 0.000 ; free physical = 46618 ; free virtual = 401745
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 3579.168 ; gain = 468.949 ; free physical = 46618 ; free virtual = 401745
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3579.168 ; gain = 0.000 ; free physical = 46722 ; free virtual = 401848

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d72e9491

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3579.168 ; gain = 0.000 ; free physical = 46710 ; free virtual = 401836

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 8450 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cf56b4e3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3710.277 ; gain = 0.004 ; free physical = 46445 ; free virtual = 401572
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 271 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 101625327

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3710.277 ; gain = 0.004 ; free physical = 46446 ; free virtual = 401573
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 20 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: eba35161

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3710.277 ; gain = 0.004 ; free physical = 46418 ; free virtual = 401545
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 233 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: eba35161

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3710.277 ; gain = 0.004 ; free physical = 46404 ; free virtual = 401530
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: eba35161

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3710.277 ; gain = 0.004 ; free physical = 46402 ; free virtual = 401529
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: eba35161

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3710.277 ; gain = 0.004 ; free physical = 46400 ; free virtual = 401527
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |             271  |                                              0  |
|  Constant propagation         |               0  |              20  |                                              0  |
|  Sweep                        |               0  |             233  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3710.277 ; gain = 0.000 ; free physical = 46395 ; free virtual = 401522
Ending Logic Optimization Task | Checksum: 12c1cc4d9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3710.277 ; gain = 0.004 ; free physical = 46395 ; free virtual = 401521

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12c1cc4d9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3710.277 ; gain = 0.000 ; free physical = 46392 ; free virtual = 401518

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12c1cc4d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3710.277 ; gain = 0.000 ; free physical = 46392 ; free virtual = 401518

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3710.277 ; gain = 0.000 ; free physical = 46392 ; free virtual = 401518
Ending Netlist Obfuscation Task | Checksum: 12c1cc4d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3710.277 ; gain = 0.000 ; free physical = 46392 ; free virtual = 401518
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3710.277 ; gain = 131.109 ; free physical = 46392 ; free virtual = 401518
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3758.301 ; gain = 40.023 ; free physical = 46348 ; free virtual = 401479
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cms_pix_28_fw_top_bd_wrapper_drc_opted.rpt -pb cms_pix_28_fw_top_bd_wrapper_drc_opted.pb -rpx cms_pix_28_fw_top_bd_wrapper_drc_opted.rpx
Command: report_drc -file cms_pix_28_fw_top_bd_wrapper_drc_opted.rpt -pb cms_pix_28_fw_top_bd_wrapper_drc_opted.pb -rpx cms_pix_28_fw_top_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 5109.594 ; gain = 1351.293 ; free physical = 45441 ; free virtual = 400572
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5109.594 ; gain = 0.000 ; free physical = 45453 ; free virtual = 400584
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e31f181c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5109.594 ; gain = 0.000 ; free physical = 45453 ; free virtual = 400584
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5109.594 ; gain = 0.000 ; free physical = 45453 ; free virtual = 400584

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a71063b7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5109.594 ; gain = 0.000 ; free physical = 45598 ; free virtual = 400729

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 199b1dcb5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 5109.594 ; gain = 0.000 ; free physical = 45542 ; free virtual = 400674

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 199b1dcb5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 5109.594 ; gain = 0.000 ; free physical = 45542 ; free virtual = 400673
Phase 1 Placer Initialization | Checksum: 199b1dcb5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 5109.594 ; gain = 0.000 ; free physical = 45539 ; free virtual = 400670

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 155ca905c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 5109.594 ; gain = 0.000 ; free physical = 45506 ; free virtual = 400638

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 155ca905c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 5109.594 ; gain = 0.000 ; free physical = 45503 ; free virtual = 400634

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 155ca905c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 5109.594 ; gain = 0.000 ; free physical = 45432 ; free virtual = 400563

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: c501dbfe

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 5137.945 ; gain = 28.352 ; free physical = 45428 ; free virtual = 400560

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: c501dbfe

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 5137.945 ; gain = 28.352 ; free physical = 45428 ; free virtual = 400559
Phase 2.1.1 Partition Driven Placement | Checksum: c501dbfe

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 5137.945 ; gain = 28.352 ; free physical = 45435 ; free virtual = 400566
Phase 2.1 Floorplanning | Checksum: c501dbfe

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 5137.945 ; gain = 28.352 ; free physical = 45435 ; free virtual = 400566

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: c501dbfe

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 5137.945 ; gain = 28.352 ; free physical = 45435 ; free virtual = 400566

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: c501dbfe

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 5137.945 ; gain = 28.352 ; free physical = 45435 ; free virtual = 400566

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 63 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 31 nets or LUTs. Breaked 0 LUT, combined 31 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 22 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 22 nets.  Re-placed 114 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 22 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 114 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5145.949 ; gain = 0.000 ; free physical = 45421 ; free virtual = 400552
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5145.949 ; gain = 0.000 ; free physical = 45421 ; free virtual = 400552

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             31  |                    31  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    22  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             31  |                    53  |           0  |           5  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 109dd4f37

Time (s): cpu = 00:01:14 ; elapsed = 00:00:34 . Memory (MB): peak = 5145.949 ; gain = 36.355 ; free physical = 45421 ; free virtual = 400553
Phase 2.4 Global Placement Core | Checksum: eb36f37d

Time (s): cpu = 00:01:25 ; elapsed = 00:00:38 . Memory (MB): peak = 5145.949 ; gain = 36.355 ; free physical = 45420 ; free virtual = 400551
Phase 2 Global Placement | Checksum: eb36f37d

Time (s): cpu = 00:01:25 ; elapsed = 00:00:38 . Memory (MB): peak = 5145.949 ; gain = 36.355 ; free physical = 45425 ; free virtual = 400556

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11a3236bf

Time (s): cpu = 00:01:30 ; elapsed = 00:00:40 . Memory (MB): peak = 5145.949 ; gain = 36.355 ; free physical = 45415 ; free virtual = 400546

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ecec9836

Time (s): cpu = 00:01:32 ; elapsed = 00:00:40 . Memory (MB): peak = 5145.949 ; gain = 36.355 ; free physical = 45410 ; free virtual = 400541

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1eba38db2

Time (s): cpu = 00:01:33 ; elapsed = 00:00:41 . Memory (MB): peak = 5145.949 ; gain = 36.355 ; free physical = 45391 ; free virtual = 400523

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 24a6bf764

Time (s): cpu = 00:01:33 ; elapsed = 00:00:41 . Memory (MB): peak = 5145.949 ; gain = 36.355 ; free physical = 45388 ; free virtual = 400520

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 27fe0d387

Time (s): cpu = 00:01:35 ; elapsed = 00:00:43 . Memory (MB): peak = 5145.949 ; gain = 36.355 ; free physical = 45366 ; free virtual = 400497
Phase 3.3.3 Slice Area Swap | Checksum: 27fe0d387

Time (s): cpu = 00:01:35 ; elapsed = 00:00:43 . Memory (MB): peak = 5145.949 ; gain = 36.355 ; free physical = 45365 ; free virtual = 400496
Phase 3.3 Small Shape DP | Checksum: 22873561f

Time (s): cpu = 00:01:41 ; elapsed = 00:00:45 . Memory (MB): peak = 5145.949 ; gain = 36.355 ; free physical = 45388 ; free virtual = 400520

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 22aa721d6

Time (s): cpu = 00:01:42 ; elapsed = 00:00:46 . Memory (MB): peak = 5145.949 ; gain = 36.355 ; free physical = 45386 ; free virtual = 400517

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1f553902a

Time (s): cpu = 00:01:42 ; elapsed = 00:00:46 . Memory (MB): peak = 5145.949 ; gain = 36.355 ; free physical = 45386 ; free virtual = 400517
Phase 3 Detail Placement | Checksum: 1f553902a

Time (s): cpu = 00:01:42 ; elapsed = 00:00:46 . Memory (MB): peak = 5145.949 ; gain = 36.355 ; free physical = 45386 ; free virtual = 400517

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2272561c8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.224 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 214db1acc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.22 . Memory (MB): peak = 5145.949 ; gain = 0.000 ; free physical = 45296 ; free virtual = 400428
INFO: [Place 46-35] Processed net cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0], inserted BUFG to drive 8434 loads.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d0b0bbb2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5145.949 ; gain = 0.000 ; free physical = 45257 ; free virtual = 400389
Phase 4.1.1.1 BUFG Insertion | Checksum: 16e906d3c

Time (s): cpu = 00:01:59 ; elapsed = 00:00:53 . Memory (MB): peak = 5145.949 ; gain = 36.355 ; free physical = 45260 ; free virtual = 400391

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.511. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1594b4306

Time (s): cpu = 00:02:01 ; elapsed = 00:00:55 . Memory (MB): peak = 5145.949 ; gain = 36.355 ; free physical = 45262 ; free virtual = 400394

Time (s): cpu = 00:02:01 ; elapsed = 00:00:55 . Memory (MB): peak = 5145.949 ; gain = 36.355 ; free physical = 45263 ; free virtual = 400394
Phase 4.1 Post Commit Optimization | Checksum: 1594b4306

Time (s): cpu = 00:02:01 ; elapsed = 00:00:55 . Memory (MB): peak = 5145.949 ; gain = 36.355 ; free physical = 45263 ; free virtual = 400395
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5196.945 ; gain = 0.000 ; free physical = 45363 ; free virtual = 400495

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a20f9621

Time (s): cpu = 00:02:12 ; elapsed = 00:01:04 . Memory (MB): peak = 5196.945 ; gain = 87.352 ; free physical = 45362 ; free virtual = 400493

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a20f9621

Time (s): cpu = 00:02:12 ; elapsed = 00:01:04 . Memory (MB): peak = 5196.945 ; gain = 87.352 ; free physical = 45375 ; free virtual = 400507
Phase 4.3 Placer Reporting | Checksum: 1a20f9621

Time (s): cpu = 00:02:12 ; elapsed = 00:01:04 . Memory (MB): peak = 5196.945 ; gain = 87.352 ; free physical = 45376 ; free virtual = 400507

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5196.945 ; gain = 0.000 ; free physical = 45375 ; free virtual = 400507

Time (s): cpu = 00:02:12 ; elapsed = 00:01:04 . Memory (MB): peak = 5196.945 ; gain = 87.352 ; free physical = 45375 ; free virtual = 400507
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14a3101dd

Time (s): cpu = 00:02:12 ; elapsed = 00:01:04 . Memory (MB): peak = 5196.945 ; gain = 87.352 ; free physical = 45376 ; free virtual = 400507
Ending Placer Task | Checksum: 11f4e8c39

Time (s): cpu = 00:02:12 ; elapsed = 00:01:04 . Memory (MB): peak = 5196.945 ; gain = 87.352 ; free physical = 45376 ; free virtual = 400507
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:17 ; elapsed = 00:01:05 . Memory (MB): peak = 5196.945 ; gain = 87.352 ; free physical = 45549 ; free virtual = 400680
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5196.945 ; gain = 0.000 ; free physical = 45501 ; free virtual = 400657
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file cms_pix_28_fw_top_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.66 . Memory (MB): peak = 5196.945 ; gain = 0.000 ; free physical = 45482 ; free virtual = 400620
INFO: [runtcl-4] Executing : report_utilization -file cms_pix_28_fw_top_bd_wrapper_utilization_placed.rpt -pb cms_pix_28_fw_top_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cms_pix_28_fw_top_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.37 . Memory (MB): peak = 5196.945 ; gain = 0.000 ; free physical = 45517 ; free virtual = 400654
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5196.945 ; gain = 0.000 ; free physical = 45472 ; free virtual = 400634
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5491620e ConstDB: 0 ShapeSum: 81f8d710 RouteDB: 48c4531b
Nodegraph reading from file.  Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.85 . Memory (MB): peak = 5196.953 ; gain = 0.000 ; free physical = 45356 ; free virtual = 400500
Post Restoration Checksum: NetGraph: 2d577ed3 NumContArr: 56ea2955 Constraints: c90c01cd Timing: 0
Phase 1 Build RT Design | Checksum: 14d4da9f5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 5196.953 ; gain = 0.000 ; free physical = 45239 ; free virtual = 400383

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 14d4da9f5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 5196.953 ; gain = 0.000 ; free physical = 45178 ; free virtual = 400322

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14d4da9f5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 5196.953 ; gain = 0.000 ; free physical = 45178 ; free virtual = 400322

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1bfa9b91d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 5196.953 ; gain = 0.000 ; free physical = 45166 ; free virtual = 400310

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2aa27a096

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 5196.953 ; gain = 0.000 ; free physical = 45156 ; free virtual = 400300
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.569  | TNS=0.000  | WHS=-0.448 | THS=-4.415 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 12880
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 12111
  Number of Partially Routed Nets     = 769
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 29289b717

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 5207.340 ; gain = 10.387 ; free physical = 45256 ; free virtual = 400400

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 29289b717

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 5207.340 ; gain = 10.387 ; free physical = 45255 ; free virtual = 400399
Phase 3 Initial Routing | Checksum: ffc61fff

Time (s): cpu = 00:01:00 ; elapsed = 00:00:26 . Memory (MB): peak = 5241.340 ; gain = 44.387 ; free physical = 45185 ; free virtual = 400329

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6275
 Number of Nodes with overlaps = 818
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.288  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1efddfece

Time (s): cpu = 00:02:45 ; elapsed = 00:01:14 . Memory (MB): peak = 5257.344 ; gain = 60.391 ; free physical = 45081 ; free virtual = 400225

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 20264ad89

Time (s): cpu = 00:02:45 ; elapsed = 00:01:15 . Memory (MB): peak = 5257.344 ; gain = 60.391 ; free physical = 45080 ; free virtual = 400224
Phase 4 Rip-up And Reroute | Checksum: 20264ad89

Time (s): cpu = 00:02:45 ; elapsed = 00:01:15 . Memory (MB): peak = 5257.344 ; gain = 60.391 ; free physical = 45080 ; free virtual = 400224

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 223b7e81b

Time (s): cpu = 00:02:46 ; elapsed = 00:01:15 . Memory (MB): peak = 5257.344 ; gain = 60.391 ; free physical = 45089 ; free virtual = 400232

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 223b7e81b

Time (s): cpu = 00:02:46 ; elapsed = 00:01:15 . Memory (MB): peak = 5257.344 ; gain = 60.391 ; free physical = 45125 ; free virtual = 400269
Phase 5 Delay and Skew Optimization | Checksum: 223b7e81b

Time (s): cpu = 00:02:46 ; elapsed = 00:01:15 . Memory (MB): peak = 5257.344 ; gain = 60.391 ; free physical = 45200 ; free virtual = 400343

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2993b055c

Time (s): cpu = 00:02:52 ; elapsed = 00:01:17 . Memory (MB): peak = 5257.344 ; gain = 60.391 ; free physical = 45181 ; free virtual = 400325
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.288  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 275203979

Time (s): cpu = 00:02:52 ; elapsed = 00:01:18 . Memory (MB): peak = 5257.344 ; gain = 60.391 ; free physical = 45181 ; free virtual = 400325
Phase 6 Post Hold Fix | Checksum: 275203979

Time (s): cpu = 00:02:52 ; elapsed = 00:01:18 . Memory (MB): peak = 5257.344 ; gain = 60.391 ; free physical = 45181 ; free virtual = 400325

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.54976 %
  Global Horizontal Routing Utilization  = 1.11068 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 22daf7b6c

Time (s): cpu = 00:02:54 ; elapsed = 00:01:18 . Memory (MB): peak = 5257.344 ; gain = 60.391 ; free physical = 45177 ; free virtual = 400321

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 22daf7b6c

Time (s): cpu = 00:02:54 ; elapsed = 00:01:18 . Memory (MB): peak = 5257.344 ; gain = 60.391 ; free physical = 45176 ; free virtual = 400320

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22daf7b6c

Time (s): cpu = 00:02:56 ; elapsed = 00:01:20 . Memory (MB): peak = 5257.344 ; gain = 60.391 ; free physical = 45195 ; free virtual = 400339

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 22daf7b6c

Time (s): cpu = 00:02:56 ; elapsed = 00:01:20 . Memory (MB): peak = 5257.344 ; gain = 60.391 ; free physical = 45199 ; free virtual = 400343

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.288  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 22daf7b6c

Time (s): cpu = 00:02:58 ; elapsed = 00:01:20 . Memory (MB): peak = 5257.344 ; gain = 60.391 ; free physical = 45200 ; free virtual = 400344
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:58 ; elapsed = 00:01:20 . Memory (MB): peak = 5257.344 ; gain = 60.391 ; free physical = 45313 ; free virtual = 400457

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:04 ; elapsed = 00:01:22 . Memory (MB): peak = 5257.344 ; gain = 60.398 ; free physical = 45313 ; free virtual = 400457
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5257.348 ; gain = 0.004 ; free physical = 45282 ; free virtual = 400454
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cms_pix_28_fw_top_bd_wrapper_drc_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_drc_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_drc_routed.rpx
Command: report_drc -file cms_pix_28_fw_top_bd_wrapper_drc_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_drc_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file cms_pix_28_fw_top_bd_wrapper_power_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_power_summary_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_power_routed.rpx
Command: report_power -file cms_pix_28_fw_top_bd_wrapper_power_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_power_summary_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
109 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 5345.633 ; gain = 72.273 ; free physical = 45223 ; free virtual = 400383
INFO: [runtcl-4] Executing : report_route_status -file cms_pix_28_fw_top_bd_wrapper_route_status.rpt -pb cms_pix_28_fw_top_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file cms_pix_28_fw_top_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file cms_pix_28_fw_top_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file cms_pix_28_fw_top_bd_wrapper_bus_skew_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_bus_skew_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force cms_pix_28_fw_top_bd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./cms_pix_28_fw_top_bd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 5535.660 ; gain = 190.027 ; free physical = 45135 ; free virtual = 400322
INFO: [Common 17-206] Exiting Vivado at Wed Jun 12 17:49:28 2024...
