// Seed: 1592057493
module module_0 ();
  logic id_1;
  ;
endmodule
module module_1 #(
    parameter id_7 = 32'd60
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  inout wire _id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  wire [1  &&  ~  id_7 : -1] id_10;
endmodule
module module_2 #(
    parameter id_1 = 32'd96
) (
    output supply1 id_0,
    input tri1 _id_1,
    input wor id_2,
    input wor id_3,
    input wand id_4,
    input supply1 id_5,
    output wor id_6,
    input supply1 id_7,
    input wor id_8,
    input tri0 id_9,
    input uwire id_10,
    input tri id_11,
    input wor id_12,
    input wor id_13,
    output uwire id_14,
    input wire id_15,
    input tri id_16,
    input uwire id_17,
    input tri0 id_18,
    inout wor id_19,
    input tri0 id_20,
    input wire id_21,
    output wire id_22,
    input wire id_23,
    output wire id_24,
    input tri0 id_25,
    input supply0 id_26,
    output tri1 id_27,
    output wand id_28,
    input uwire id_29,
    input tri0 id_30,
    input wor id_31,
    output supply1 id_32,
    input wire id_33,
    input wor id_34,
    output supply0 id_35
);
  logic [-1 : id_1] id_37;
  module_0 modCall_1 ();
endmodule
