

================================================================
== Vitis HLS Report for 'matrixmul_Pipeline_Product'
================================================================
* Date:           Sat Jul 19 17:12:29 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MM_ProductPipeline
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.901 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        8|        8|  80.000 ns|  80.000 ns|    4|    4|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Product  |        6|        6|         5|          1|          1|     3|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.90>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = alloca i32 1" [../files/matrixmul.cpp:22]   --->   Operation 8 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [../files/matrixmul.cpp:24]   --->   Operation 9 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln21_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln21"   --->   Operation 10 'read' 'zext_ln21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mul_ln26_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %mul_ln26_1"   --->   Operation 11 'read' 'mul_ln26_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln21_cast = zext i2 %zext_ln21_read"   --->   Operation 12 'zext' 'zext_ln21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln24 = store i2 0, i2 %k" [../files/matrixmul.cpp:24]   --->   Operation 15 'store' 'store_ln24' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln22 = store i16 0, i16 %tmp" [../files/matrixmul.cpp:22]   --->   Operation 16 'store' 'store_ln22' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%k_1 = load i2 %k" [../files/matrixmul.cpp:24]   --->   Operation 18 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.54ns)   --->   "%icmp_ln24 = icmp_eq  i2 %k_1, i2 3" [../files/matrixmul.cpp:24]   --->   Operation 19 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.54ns)   --->   "%add_ln24 = add i2 %k_1, i2 1" [../files/matrixmul.cpp:24]   --->   Operation 20 'add' 'add_ln24' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc.split, void %for.inc22.exitStub" [../files/matrixmul.cpp:24]   --->   Operation 21 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i2 %k_1" [../files/matrixmul.cpp:26]   --->   Operation 22 'zext' 'zext_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%add_ln26 = add i4 %mul_ln26_1_read, i4 %zext_ln26" [../files/matrixmul.cpp:26]   --->   Operation 23 'add' 'add_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i4 %add_ln26" [../files/matrixmul.cpp:26]   --->   Operation 24 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %zext_ln26_1" [../files/matrixmul.cpp:26]   --->   Operation 25 'getelementptr' 'a_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %k_1, i2 0" [../files/matrixmul.cpp:26]   --->   Operation 26 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26 = sub i4 %p_shl, i4 %zext_ln26" [../files/matrixmul.cpp:26]   --->   Operation 27 'sub' 'sub_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.46ns) (root node of TernaryAdder)   --->   "%add_ln26_1 = add i4 %sub_ln26, i4 %zext_ln21_cast" [../files/matrixmul.cpp:26]   --->   Operation 28 'add' 'add_ln26_1' <Predicate = (!icmp_ln24)> <Delay = 0.46> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i4 %add_ln26_1" [../files/matrixmul.cpp:26]   --->   Operation 29 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %zext_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 30 'getelementptr' 'b_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.67ns)   --->   "%a_load = load i4 %a_addr" [../files/matrixmul.cpp:26]   --->   Operation 31 'load' 'a_load' <Predicate = (!icmp_ln24)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 32 [2/2] (0.67ns)   --->   "%b_load = load i4 %b_addr" [../files/matrixmul.cpp:26]   --->   Operation 32 'load' 'b_load' <Predicate = (!icmp_ln24)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln24 = store i2 %add_ln24, i2 %k" [../files/matrixmul.cpp:24]   --->   Operation 33 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.67>
ST_2 : Operation 34 [1/2] (0.67ns)   --->   "%a_load = load i4 %a_addr" [../files/matrixmul.cpp:26]   --->   Operation 34 'load' 'a_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i8 %a_load" [../files/matrixmul.cpp:26]   --->   Operation 35 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (0.67ns)   --->   "%b_load = load i4 %b_addr" [../files/matrixmul.cpp:26]   --->   Operation 36 'load' 'b_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i8 %b_load" [../files/matrixmul.cpp:26]   --->   Operation 37 'sext' 'sext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [3/3] (0.99ns) (grouped into DSP with root node tmp_1)   --->   "%mul_ln26 = mul i16 %sext_ln26_1, i16 %sext_ln26" [../files/matrixmul.cpp:26]   --->   Operation 38 'mul' 'mul_ln26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 39 [2/3] (0.99ns) (grouped into DSP with root node tmp_1)   --->   "%mul_ln26 = mul i16 %sext_ln26_1, i16 %sext_ln26" [../files/matrixmul.cpp:26]   --->   Operation 39 'mul' 'mul_ln26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_load = load i16 %tmp" [../files/matrixmul.cpp:26]   --->   Operation 40 'load' 'tmp_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/3] (0.00ns) (grouped into DSP with root node tmp_1)   --->   "%mul_ln26 = mul i16 %sext_ln26_1, i16 %sext_ln26" [../files/matrixmul.cpp:26]   --->   Operation 41 'mul' 'mul_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 42 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp_1 = add i16 %mul_ln26, i16 %tmp_load" [../files/matrixmul.cpp:26]   --->   Operation 42 'add' 'tmp_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_load7 = load i16 %tmp"   --->   Operation 49 'load' 'tmp_load7' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %tmp_out, i16 %tmp_load7"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln24)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.07>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_ProductPipeline/hls_config.cfg:15]   --->   Operation 43 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../files/matrixmul.cpp:22]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../files/matrixmul.cpp:24]   --->   Operation 45 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp_1 = add i16 %mul_ln26, i16 %tmp_load" [../files/matrixmul.cpp:26]   --->   Operation 46 'add' 'tmp_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln22 = store i16 %tmp_1, i16 %tmp" [../files/matrixmul.cpp:22]   --->   Operation 47 'store' 'store_ln22' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc" [../files/matrixmul.cpp:24]   --->   Operation 48 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.901ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln24', ../files/matrixmul.cpp:24) of constant 0 on local variable 'k', ../files/matrixmul.cpp:24 [13]  (0.427 ns)
	'load' operation 2 bit ('k', ../files/matrixmul.cpp:24) on local variable 'k', ../files/matrixmul.cpp:24 [17]  (0.000 ns)
	'add' operation 4 bit ('add_ln26', ../files/matrixmul.cpp:26) [24]  (0.797 ns)
	'getelementptr' operation 4 bit ('a_addr', ../files/matrixmul.cpp:26) [26]  (0.000 ns)
	'load' operation 8 bit ('a_load', ../files/matrixmul.cpp:26) on array 'a' [35]  (0.677 ns)

 <State 2>: 1.673ns
The critical path consists of the following:
	'load' operation 8 bit ('a_load', ../files/matrixmul.cpp:26) on array 'a' [35]  (0.677 ns)
	'mul' operation 16 bit of DSP[40] ('mul_ln26', ../files/matrixmul.cpp:26) [39]  (0.996 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation 16 bit of DSP[40] ('mul_ln26', ../files/matrixmul.cpp:26) [39]  (0.996 ns)

 <State 4>: 0.645ns
The critical path consists of the following:
	'load' operation 16 bit ('tmp_load', ../files/matrixmul.cpp:26) on local variable 'tmp', ../files/matrixmul.cpp:22 [22]  (0.000 ns)
	'add' operation 16 bit of DSP[40] ('tmp', ../files/matrixmul.cpp:26) [40]  (0.645 ns)

 <State 5>: 1.072ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[40] ('tmp', ../files/matrixmul.cpp:26) [40]  (0.645 ns)
	'store' operation 0 bit ('store_ln22', ../files/matrixmul.cpp:22) of variable 'tmp', ../files/matrixmul.cpp:26 on local variable 'tmp', ../files/matrixmul.cpp:22 [42]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
