$date
	Wed Feb 21 15:05:22 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bitSampleCount_testbench $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " enable $end
$var wire 1 # reset $end
$var reg 1 $ bitIncrementControl $end
$var reg 1 % clockControl $end
$var reg 4 & count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
x%
x$
1#
0"
0!
$end
#1
0$
b0 &
0%
1!
#2
0!
1"
0#
#3
b1 &
1!
#4
0!
#5
b10 &
1!
#6
0!
#7
b11 &
1!
#8
0!
#9
b100 &
1!
#10
0!
#11
b101 &
1!
#12
0!
#13
b110 &
1!
#14
0!
#15
b111 &
1!
#16
0!
#17
b1000 &
1%
1!
#18
0!
#19
b1001 &
1!
#20
0!
#21
b1010 &
1!
#22
0!
#23
b1011 &
1!
#24
0!
#25
b1100 &
1!
#26
0!
#27
b1101 &
1!
#28
0!
#29
b1110 &
1!
#30
0!
#31
b1111 &
1!
#32
0!
#33
b0 &
0%
1$
1!
#34
0!
#35
0$
b1 &
1!
#36
0!
#37
b10 &
1!
#38
0!
#39
b11 &
1!
#40
0!
#41
b100 &
1!
#42
0!
#43
b101 &
1!
#44
0!
#45
b110 &
1!
#46
0!
#47
b111 &
1!
#48
0!
#49
b1000 &
1%
1!
#50
0!
