<div id="pf89" class="pf w0 h0" data-page-no="89"><div class="pc pc89 w0 h0"><img class="bi x18 y159 w2 he" alt="" src="bg89.png"/><div class="t m0 x18 h7 y15a ff3 fs4 fc0 sc0 ls0 ws0">10.3.<span class="_ _22"> </span>INTERRUPTS<span class="_ _5"> </span>ON<span class="_ _2"> </span>R<span class="_ _2c"></span>V32I</div><div class="t m0 x18 h7 y38 ff3 fs4 fc0 sc0 ls0 ws0">subﬁeld (line<span class="_ _13"> </span>2).<span class="_ _3"> </span>If it<span class="_ _12"> </span>is set (‘1’), then it<span class="_ _12"> </span>chec<span class="_ _8"></span>ks for in<span class="_ _8"></span>terrupts (lines 3-20), otherwise, it</div><div class="t m0 x18 h7 yed ff3 fs4 fc0 sc0 ls0 ws0">ignores interrupts and pro<span class="_ _4"></span>ceeds with<span class="_ _5"> </span>the normal<span class="_ _5"> </span>instruction<span class="_ _5"> </span>execution cycle<span class="_ _5"> </span>(line 22).</div><div class="t m0 x18 h7 yee ff3 fs4 fc0 sc0 ls0 ws0">Assuming <span class="ff5">mstatus</span>.<span class="ff5">MIE<span class="_ _13"> </span></span>= ‘1’, in case there is an<span class="_ _13"> </span>external in<span class="_ _8"></span>terrupt p<span class="_ _4"></span>ending (<span class="ff5">mip</span>.<span class="ff5">MEIP</span></div><div class="t m0 x18 h7 y116 ff3 fs4 fc0 sc0 ls0 ws0">=<span class="_ _a"> </span>‘1’)<span class="_ _a"> </span>and<span class="_ _a"> </span>external<span class="_ _a"> </span>in<span class="_ _1"></span>terrupts<span class="_ _a"> </span>are<span class="_ _a"> </span>enabled<span class="_ _a"> </span>(<span class="ff5">mie</span>.<span class="ff5">MEIE<span class="_ _a"> </span></span>=<span class="_ _a"> </span>‘1’)<span class="_ _a"> </span>(line<span class="_ _a"> </span>4),<span class="_ _a"> </span>then<span class="_ _a"> </span>the<span class="_ _a"> </span>CPU</div><div class="t m0 x18 h7 y29d ff3 fs4 fc0 sc0 ls0 ws0">handles<span class="_ _2"> </span>the<span class="_ _d"> </span>interrupt<span class="_ _2"> </span>(lines<span class="_ _d"> </span>5-19).<span class="_ _e"> </span>When<span class="_ _2"> </span>handling<span class="_ _d"> </span>an<span class="_ _d"> </span>interrupt,<span class="_ _2"> </span>the<span class="_ _d"> </span>CPU<span class="_ _d"> </span>ﬁrst<span class="_ _d"> </span>sav<span class="_ _8"></span>es</div><div class="t m0 x18 h7 y49d ff3 fs4 fc0 sc0 ls0 ws0">the v<span class="_ _7"></span>alue of the <span class="ff5">mstatus</span>.<span class="ff5">MIE<span class="_ _13"> </span></span>subﬁeld and clears it so that<span class="_ _13"> </span>new in<span class="_ _8"></span>terrupts are ignored</div><div class="t m0 x93 h11 y16e3 ffc fs7 fc0 sc0 ls0 ws0">9</div><div class="t m0 x18 h7 y49e ff3 fs4 fc0 sc0 ls0 ws0">(lines<span class="_ _5"> </span>6<span class="_ _5"> </span>and<span class="_ _5"> </span>7).<span class="_ _3"> </span>Then,<span class="_ _2"> </span>the<span class="_ _5"> </span>CPU<span class="_ _5"> </span>sa<span class="_ _1"></span>v<span class="_ _1"></span>es<span class="_ _5"> </span>the<span class="_ _5"> </span>conten<span class="_ _8"></span>ts<span class="_ _5"> </span>of<span class="_ _5"> </span>the<span class="_ _5"> </span>PC<span class="_ _5"> </span>into the<span class="_ _5"> </span><span class="ff5">mepc<span class="_ _5"> </span></span>CSR<span class="_ _5"> </span>(line</div><div class="t m0 x18 h7 y49f ff3 fs4 fc0 sc0 ls0 ws0">8),<span class="_ _5"> </span>and<span class="_ _2"> </span>sets<span class="_ _5"> </span>the<span class="_ _2"> </span><span class="ff5">mcause<span class="_ _5"> </span></span>CSR<span class="_ _2"> </span>(lines<span class="_ _5"> </span>10<span class="_ _5"> </span>and<span class="_ _2"> </span>11).<span class="_ _c"> </span>Finally<span class="_ _2c"></span>,<span class="_ _2"> </span>it<span class="_ _5"> </span>changes<span class="_ _5"> </span>the<span class="_ _5"> </span>PC<span class="_ _2"> </span>register<span class="_ _5"> </span>so</div><div class="t m0 x18 h7 y94d ff3 fs4 fc0 sc0 ls0 ws0">it<span class="_ _2"> </span>p<span class="_ _4"></span>oin<span class="_ _8"></span>ts<span class="_ _2"> </span>to<span class="_ _2"> </span>the<span class="_ _2"> </span>ﬁrst<span class="_ _2"> </span>instruction<span class="_ _2"> </span>of<span class="_ _2"> </span>the<span class="_ _2"> </span>interrupt<span class="_ _5"> </span>service<span class="_ _2"> </span>routine<span class="_ _2"> </span>(lines<span class="_ _2"> </span>13-19).</div><div class="t m0 x4b h7 y16e4 ff7 fs4 fc0 sc0 ls0 ws0">Algorithm<span class="_ _d"> </span>7:<span class="_ _2"> </span><span class="ff3">R<span class="_ _2c"></span>V32I<span class="_ _2"> </span>CPU<span class="_ _2"> </span>external<span class="_ _2"> </span>interrupt<span class="_ _5"> </span>handling<span class="_ _2"> </span>ﬂow.</span></div><div class="t m0 x4c h7 y16e5 ff18 fs7 fc0 sc0 ls0 ws0">1<span class="_ _f"> </span><span class="ff7 fs4">while<span class="_ _2"> </span><span class="ff8">T<span class="_ _8"></span>rue<span class="_ _a"> </span><span class="ff7">do</span></span></span></div><div class="t m0 x4c h7 y16e6 ff18 fs7 fc0 sc0 ls0 ws0">2<span class="_ _39"> </span><span class="ff7 fs4">if<span class="_ _3"> </span><span class="ff5">mstatus<span class="ff8">.</span>MIE<span class="_ _d"> </span><span class="ff8">=<span class="_ _d"> </span>‘1’<span class="_ _c"> </span></span></span>then</span></div><div class="t m0 x4c h7 y16e7 ff18 fs7 fc0 sc0 ls0 ws0">3<span class="_ _c9"> </span><span class="ff3 fs4">//<span class="_ _2"> </span>Chec<span class="_ _1"></span>k<span class="_ _2"> </span>for<span class="_ _2"> </span>external<span class="_ _2"> </span>in<span class="_ _1"></span>terrupts</span></div><div class="t m0 x4c h7 y16e8 ff18 fs7 fc0 sc0 ls0 ws0">4<span class="_ _c9"> </span><span class="ff7 fs4">if<span class="_ _3"> </span><span class="ff8">(<span class="ff5">mip</span>.<span class="ff5">MEIP<span class="_ _d"> </span></span>=<span class="_ _d"> </span>‘1’)<span class="_ _d"> </span></span>and<span class="_ _d"> </span><span class="ff8">(<span class="ff5">mie</span>.<span class="ff5">MEIE<span class="_ _d"> </span></span>=<span class="_ _d"> </span>‘1’)<span class="_ _d"> </span></span>then</span></div><div class="t m0 x4b h7 y16e9 ff18 fs7 fc0 sc0 ls0 ws0">5<span class="_ _ca"> </span><span class="ff3 fs4">//<span class="_ _2"> </span>Sa<span class="_ _1"></span>v<span class="_ _1"></span>e<span class="_ _2"> </span>part<span class="_ _2"> </span>of<span class="_ _2"> </span>the<span class="_ _2"> </span>con<span class="_ _1"></span>text<span class="_ _2"> </span>and<span class="_ _2"> </span>ignore<span class="_ _2"> </span>new<span class="_ _2"> </span>in<span class="_ _1"></span>terrupts</span></div><div class="t m0 x4b h7 y16ea ff18 fs7 fc0 sc0 ls0 ws0">6<span class="_ _ca"> </span><span class="ff5 fs4">mstatus<span class="ff3">.</span>MPIE<span class="_ _2"> </span><span class="ff4">←<span class="_ _2"> </span></span>mstatus<span class="ff3">.</span>MIE<span class="_ _2"> </span><span class="ff3">;</span></span></div><div class="t m0 x4b h7 y16eb ff18 fs7 fc0 sc0 ls0 ws0">7<span class="_ _ca"> </span><span class="ff5 fs4">mstatus<span class="ff3">.</span>MIE<span class="_ _2"> </span><span class="ff3">=<span class="_ _2"> </span>‘0’<span class="_ _2"> </span>;</span></span></div><div class="t m0 x4b h7 y16ec ff18 fs7 fc0 sc0 ls0 ws0">8<span class="_ _ca"> </span><span class="ff5 fs4">mepc<span class="_ _2"> </span><span class="ff4">←<span class="_ _2"> </span></span>PC<span class="_ _2"> </span><span class="ff3">;</span></span></div><div class="t m0 x4b h7 y16ed ff18 fs7 fc0 sc0 ls0 ws0">9<span class="_ _ca"> </span><span class="ff3 fs4">//<span class="_ _2"> </span>Sets<span class="_ _2"> </span>the<span class="_ _2"> </span>in<span class="_ _1"></span>terrupt<span class="_ _2"> </span>cause</span></div><div class="t m0 x107 h7 y16ee ff18 fs7 fc0 sc0 ls0 ws0">10<span class="_ _ca"> </span><span class="ff5 fs4">mcause<span class="ff3">.</span>INTERRUPT<span class="_ _2"> </span><span class="ff4">←<span class="_ _2"> </span><span class="ff3">‘1’<span class="_ _2"> </span>;</span></span></span></div><div class="t m0 x107 h7 y16ef ff18 fs7 fc0 sc0 ls0 ws0">11<span class="_ _ca"> </span><span class="ff5 fs4">mcause<span class="ff3">.</span>EXCCODE<span class="_ _2"> </span><span class="ff4">←<span class="_ _2"> </span><span class="ff3">‘0xB’<span class="_ _2"> </span>;</span></span></span></div><div class="t m0 x107 h7 y16f0 ff18 fs7 fc0 sc0 ls0 ws0">12<span class="_ _ca"> </span><span class="ff3 fs4">//<span class="_ _2"> </span>Change<span class="_ _2"> </span>PC<span class="_ _2"> </span>to<span class="_ _2"> </span>execute<span class="_ _2"> </span>the<span class="_ _2"> </span>ISR</span></div><div class="t m0 x107 h7 y16f1 ff18 fs7 fc0 sc0 ls0 ws0">13<span class="_ _ca"> </span><span class="ff7 fs4">if<span class="_ _3"> </span><span class="ff5">mtvec<span class="ff8">.</span>MODE<span class="_ _d"> </span><span class="ff8">=<span class="_ _d"> </span>’0’<span class="_ _c"> </span></span></span>then</span></div><div class="t m0 x107 h7 y16f2 ff18 fs7 fc0 sc0 ls0 ws0">14<span class="_ _de"> </span><span class="ff3 fs4">//<span class="_ _2"> </span>Direct<span class="_ _2"> </span>mo<span class="_ _4"></span>de<span class="_ _5"> </span>(0)</span></div><div class="t m0 x107 h7 y16f3 ff18 fs7 fc0 sc0 ls0 ws0">15<span class="_ _de"> </span><span class="ff5 fs4">PC<span class="_ _2"> </span><span class="ff4">←<span class="_ _2"> </span></span>mtvec<span class="ff3">.</span>BASE<span class="_ _2"> </span><span class="ff3">;</span></span></div><div class="t m0 x107 h7 y16f4 ff18 fs7 fc0 sc0 ls0 ws0">16<span class="_ _ca"> </span><span class="ff7 fs4">else</span></div><div class="t m0 x107 h7 y16f5 ff18 fs7 fc0 sc0 ls0 ws0">17<span class="_ _de"> </span><span class="ff3 fs4">//<span class="_ _2"> </span>V<span class="_ _7"></span>ectored<span class="_ _2"> </span>mo<span class="_ _4"></span>de<span class="_ _5"> </span>(1)</span></div><div class="t m0 x107 h7 y16f6 ff18 fs7 fc0 sc0 ls0 ws0">18<span class="_ _de"> </span><span class="ff5 fs4">PC<span class="_ _2"> </span><span class="ff4">←<span class="_ _2"> </span></span>mtvec<span class="ff3">.</span>BASE<span class="_ _2"> </span><span class="ff3">+<span class="_ _2"> </span>(4<span class="_ _2"> </span><span class="ff4">×<span class="_ _2"> </span></span></span>mcause<span class="ff3">.</span>EXCCODE<span class="ff3">)<span class="_ _2"> </span>;</span></span></div><div class="t m0 x107 h7 y16f7 ff18 fs7 fc0 sc0 ls0 ws0">19<span class="_ _ca"> </span><span class="ff7 fs4">end</span></div><div class="t m0 x117 h7 y16f8 ff18 fs7 fc0 sc0 ls0 ws0">20<span class="_ _c9"> </span><span class="ff7 fs4">end</span></div><div class="t m0 x117 h7 y16f9 ff18 fs7 fc0 sc0 ls0 ws0">21<span class="_ _39"> </span><span class="ff7 fs4">end</span></div><div class="t m0 x117 h7 y16fa ff18 fs7 fc0 sc0 ls0 ws0">22<span class="_ _39"> </span><span class="ff3 fs4">//<span class="_ _2"> </span>F<span class="_ _7"></span>etc<span class="_ _1"></span>h<span class="_ _2"> </span>instruction<span class="_ _2"> </span>and<span class="_ _2"> </span>up<span class="_ _4"></span>date<span class="_ _5"> </span>PC</span></div><div class="t m0 x117 h7 y16fb ff18 fs7 fc0 sc0 ls0 ws0">23<span class="_ _39"> </span><span class="ff5 fs4">IR<span class="_ _2"> </span><span class="ff4">←<span class="_ _2"> </span><span class="ff3">MainMemory[</span></span>PC<span class="ff3">]<span class="_ _2"> </span>;</span></span></div><div class="t m0 x117 h7 y16fc ff18 fs7 fc0 sc0 ls0 ws0">24<span class="_ _39"> </span><span class="ff5 fs4">PC<span class="_ _2"> </span><span class="ff4">←<span class="_ _2"> </span></span>PC<span class="ff3">+4;</span></span></div><div class="t m0 x117 h7 y16fd ff18 fs7 fc0 sc0 ls0 ws0">25<span class="_ _39"> </span><span class="ff3 fs4">ExecuteInstruction(<span class="ff5">IR</span>);</span></div><div class="t m0 x18 h7 y16fe ff18 fs7 fc0 sc0 ls0 ws0">26<span class="_ _f"> </span><span class="ff7 fs4">end</span></div><div class="t m0 x18 ha y16ff ff6 fs6 fc0 sc0 ls0 ws0">10.3.4<span class="_ _17"> </span>Implemen<span class="_ _8"></span>ting<span class="_ _c"> </span>an<span class="_ _c"> </span>interrupt<span class="_ _3"> </span>service<span class="_ _c"> </span>routine</div><div class="t m0 x18 h7 y1700 ff3 fs4 fc0 sc0 ls0 ws0">As<span class="_ _a"> </span>indicated<span class="_ _a"> </span>b<span class="_ _1"></span>y<span class="_ _d"> </span>Algorithm<span class="_ _a"> </span>7,<span class="_ _3"> </span>the<span class="_ _a"> </span>RISC-V<span class="_ _a"> </span>CPU<span class="_ _a"> </span>hardw<span class="_ _1"></span>are<span class="_ _a"> </span>already<span class="_ _a"> </span>sa<span class="_ _1"></span>v<span class="_ _1"></span>es<span class="_ _a"> </span>part<span class="_ _a"> </span>of<span class="_ _a"> </span>the</div><div class="t m0 x18 h7 y1701 ff3 fs4 fc0 sc0 ls0 ws0">curren<span class="_ _1"></span>t program<span class="_ _5"> </span>con<span class="_ _1"></span>text b<span class="_ _4"></span>efore redirecting the<span class="_ _5"> </span>execution ﬂow to the<span class="_ _5"> </span>interrupt service</div><div class="t m0 x18 h7 y1702 ff3 fs4 fc0 sc0 ls0 ws0">routine.<span class="_ _3"> </span>Notice<span class="_ _5"> </span>that<span class="_ _5"> </span>the<span class="_ _5"> </span>conten<span class="_ _8"></span>ts<span class="_ _5"> </span>of<span class="_ _5"> </span>the<span class="_ _5"> </span><span class="ff5">mstatus</span>.<span class="ff5">MIE<span class="_ _5"> </span></span>subﬁeld<span class="_ _5"> </span>and<span class="_ _5"> </span>the<span class="_ _5"> </span>conten<span class="_ _8"></span>ts<span class="_ _5"> </span>of<span class="_ _5"> </span>the</div><div class="t m0 x18 h7 y1703 ff5 fs4 fc0 sc0 ls0 ws0">PC<span class="_ _13"> </span><span class="ff3">register w<span class="_ _1"></span>ere automatically<span class="_ _13"> </span>sa<span class="_ _8"></span>ved on<span class="_ _12"> </span>the <span class="ff5">mstatus</span>.<span class="ff5">MPIE<span class="_ _13"> </span></span>subﬁeld and the <span class="ff5">mepc<span class="_ _12"> </span></span>CSR,</span></div><div class="t m0 x18 h7 y1704 ff3 fs4 fc0 sc0 ls0 ws0">resp<span class="_ _4"></span>ectiv<span class="_ _8"></span>ely<span class="_ _7"></span>.<span class="_ _11"> </span>The<span class="_ _d"> </span>in<span class="_ _1"></span>terrupt<span class="_ _2"> </span>service<span class="_ _d"> </span>routine<span class="_ _d"> </span>is<span class="_ _2"> </span>resp<span class="_ _4"></span>onsible<span class="_ _2"> </span>for<span class="_ _d"> </span>saving<span class="_ _2"> </span>the<span class="_ _d"> </span>remaining<span class="_ _2"> </span>of</div><div class="t m0 x18 h7 y1705 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _2"> </span>con<span class="_ _1"></span>text<span class="_ _2"> </span>b<span class="_ _4"></span>efore<span class="_ _5"> </span>handling<span class="_ _2"> </span>the<span class="_ _2"> </span>interrupt.</div><div class="t m0 xd h7 y1706 ff3 fs4 fc0 sc0 ls0 ws0">A<span class="_ _3"> </span>program<span class="_ _a"> </span>context<span class="_ _a"> </span>is<span class="_ _3"> </span>deﬁned<span class="_ _3"> </span>by<span class="_ _a"> </span>the<span class="_ _3"> </span>program<span class="_ _3"> </span>v<span class="_ _8"></span>alues,<span class="_ _3"> </span>which<span class="_ _a"> </span>are<span class="_ _3"> </span>stored<span class="_ _3"> </span>at<span class="_ _3"> </span>CPU</div><div class="t m0 x18 h7 y1707 ff3 fs4 fc0 sc0 ls0 ws0">registers<span class="_ _2"> </span>and<span class="_ _d"> </span>the<span class="_ _2"> </span>main<span class="_ _d"> </span>memory.<span class="_ _11"> </span>The<span class="_ _2"> </span>interrupt<span class="_ _2"> </span>service<span class="_ _2"> </span>routine<span class="_ _d"> </span>usually<span class="_ _d"> </span>sa<span class="_ _1"></span>v<span class="_ _1"></span>es<span class="_ _2"> </span>the<span class="_ _d"> </span>reg-</div><div class="t m0 x18 h7 y1708 ff3 fs4 fc0 sc0 ls0 ws0">isters’<span class="_ _5"> </span>v<span class="_ _8"></span>alues<span class="_ _2"> </span>by<span class="_ _5"> </span>copying<span class="_ _5"> </span>them<span class="_ _2"> </span>in<span class="_ _8"></span>to<span class="_ _2"> </span>the<span class="_ _2"> </span>main<span class="_ _2"> </span>memory.<span class="_ _3"> </span>V<span class="_ _7"></span>alues<span class="_ _2"> </span>that<span class="_ _2"> </span>are<span class="_ _2"> </span>already<span class="_ _5"> </span>in<span class="_ _2"> </span>the</div><div class="t m0 x18 h7 y1709 ff3 fs4 fc0 sc0 ls0 ws0">main memory,<span class="_ _13"> </span>ho<span class="_ _1"></span>w<span class="_ _1"></span>ev<span class="_ _1"></span>er, are<span class="_ _13"> </span>not<span class="_ _13"> </span>copied.<span class="_ _3"> </span>They are<span class="_ _12"> </span>preserved<span class="_ _12"> </span>by<span class="_ _12"> </span>designing the in<span class="_ _8"></span>terrupt</div><div class="t m0 x18 h7 y170a ff3 fs4 fc0 sc0 ls0 ws0">service<span class="_ _2"> </span>routine<span class="_ _2"> </span>so<span class="_ _d"> </span>that<span class="_ _2"> </span>it<span class="_ _2"> </span>do<span class="_ _4"></span>es<span class="_ _2"> </span>not<span class="_ _2"> </span>touch<span class="_ _2"> </span>the<span class="_ _2"> </span>memory<span class="_ _2"> </span>words<span class="_ _2"> </span>that<span class="_ _2"> </span>were<span class="_ _5"> </span>b<span class="_ _4"></span>eing<span class="_ _2"> </span>used<span class="_ _2"> </span>by</div><div class="t m0 x18 h7 y170b ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _2"> </span>program<span class="_ _2"> </span>that<span class="_ _2"> </span>w<span class="_ _1"></span>as<span class="_ _2"> </span>executing.</div><div class="t m0 xd h7 y170c ff3 fs4 fc0 sc0 ls0 ws0">An<span class="_ _1"></span>y<span class="_ _5"> </span>register<span class="_ _5"> </span>that<span class="_ _5"> </span>may b<span class="_ _4"></span>e<span class="_ _5"> </span>c<span class="_ _1"></span>hanged<span class="_ _5"> </span>by the<span class="_ _5"> </span>interrupt service<span class="_ _5"> </span>routine<span class="_ _2"> </span>m<span class="_ _8"></span>ust<span class="_ _2"> </span>b<span class="_ _4"></span>e sav<span class="_ _8"></span>ed.</div><div class="t m0 x18 h7 y170d ff3 fs4 fc0 sc0 ls0 ws0">In<span class="_ _f"> </span>some<span class="_ _f"> </span>c<span class="_ _4"></span>ases,<span class="_ _11"> </span>only<span class="_ _f"> </span>a<span class="_ _f"> </span>subset<span class="_ _11"> </span>of<span class="_ _f"> </span>the<span class="_ _11"> </span>con<span class="_ _1"></span>text<span class="_ _f"> </span>needs<span class="_ _11"> </span>to<span class="_ _f"> </span>b<span class="_ _4"></span>e<span class="_ _f"> </span>sav<span class="_ _8"></span>ed.<span class="_ _31"> </span>In<span class="_ _11"> </span>others,<span class="_ _11"> </span>when</div><div class="t m0 x18 h7 y170e ff3 fs4 fc0 sc0 ls0 ws0">executing<span class="_ _d"> </span>sophisticated<span class="_ _a"> </span>interrupt<span class="_ _d"> </span>service<span class="_ _a"> </span>routines,<span class="_ _a"> </span>for<span class="_ _a"> </span>example,<span class="_ _a"> </span>it<span class="_ _d"> </span>may<span class="_ _d"> </span>b<span class="_ _4"></span>e<span class="_ _d"> </span>necessary</div><div class="t m0 x18 h7 y170f ff3 fs4 fc0 sc0 ls0 ws0">to<span class="_ _2"> </span>sa<span class="_ _1"></span>v<span class="_ _1"></span>e<span class="_ _2"> </span>all<span class="_ _2"> </span>registers.</div><div class="t m0 x3e h1e y193 ff12 fse fc0 sc0 ls0 ws0">9</div><div class="t m0 xd h1f y61 ff13 fsf fc0 sc0 ls0 ws0">New<span class="_ _38"> </span>interrupts<span class="_ _13"> </span>are<span class="_ _38"> </span>ignored<span class="_ _5"> </span>until<span class="_ _13"> </span>the<span class="_ _38"> </span>interrupt<span class="_ _38"> </span>service<span class="_ _38"> </span>routine<span class="_ _38"> </span>sets<span class="_ _38"> </span>this<span class="_ _5"> </span>subﬁeld<span class="_ _38"> </span>again</div><div class="t m0 x32 h7 yc ff5 fs4 fc0 sc0 ls0 ws0">http://riscv-<span class="_ _4"></span>programming.org<span class="_ _2"> </span><span class="ff3">(V<span class="_ _7"></span>ersion:<span class="_ _3"> </span>August<span class="_ _2"> </span>21,<span class="_ _d"> </span>2021)<span class="_ _62"> </span>123</span></div><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:436.769000px;bottom:721.709000px;width:23.440000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:390.424000px;bottom:709.753000px;width:23.440000px;height:11.956000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf89" data-dest-detail='[137,"XYZ",105.952,80.331,null]'><div class="d m1" style="border-style:none;position:absolute;left:453.747000px;bottom:698.352000px;width:6.462000px;height:12.039000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:204.562000px;bottom:685.843000px;width:23.440000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,449.092,null]'><div class="d m1" style="border-style:none;position:absolute;left:337.960000px;bottom:685.843000px;width:15.968000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:415.740000px;bottom:685.843000px;width:22.056000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:194.597000px;bottom:673.888000px;width:22.056000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,449.092,null]'><div class="d m1" style="border-style:none;position:absolute;left:396.798000px;bottom:673.888000px;width:15.968000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:258.469000px;bottom:661.933000px;width:107.873000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf89" data-dest-detail='[137,"XYZ",105.653,325.887,null]'><div class="d m1" style="border-style:none;position:absolute;left:211.560000px;bottom:269.713000px;width:6.974000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:279.360000px;bottom:269.713000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:387.097000px;bottom:257.758000px;width:73.112000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:89.712000px;bottom:247.740000px;width:33.016000px;height:8.911000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:435.385000px;bottom:233.571000px;width:22.056000px;height:11.125000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:168.376000px;bottom:221.892000px;width:108.281000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:436.769000px;bottom:197.168000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,465.032,null]'><div class="d m1" style="border-style:none;position:absolute;left:166.214000px;bottom:185.213000px;width:62.243000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:254.818000px;bottom:185.213000px;width:108.213000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,465.032,null]'><div class="d m1" style="border-style:none;position:absolute;left:260.960000px;bottom:173.257000px;width:61.998000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,465.032,null]'><div class="d m1" style="border-style:none;position:absolute;left:89.712000px;bottom:161.302000px;width:61.298000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:419.141000px;bottom:161.302000px;width:41.068000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:89.712000px;bottom:149.347000px;width:65.571000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:285.681000px;bottom:124.623000px;width:107.370000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:195.145000px;bottom:100.712000px;width:112.793000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:242.162000px;bottom:67.030000px;width:91.926000px;height:11.497000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="http://riscv-programming.org"><div class="d m1" style="border-style:none;position:absolute;left:139.954000px;bottom:36.395000px;width:148.940000px;height:13.948000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
