multiline_comment|/*&n; *&t;linux/arch/alpha/kernel/sys_sx164.c&n; *&n; *&t;Copyright (C) 1995 David A Rusling&n; *&t;Copyright (C) 1996 Jay A Estabrook&n; *&t;Copyright (C) 1998 Richard Henderson&n; *&n; * Code supporting the SX164 (PCA56+PYXIS).&n; */
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/mm.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;asm/ptrace.h&gt;
macro_line|#include &lt;asm/system.h&gt;
macro_line|#include &lt;asm/dma.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/bitops.h&gt;
macro_line|#include &lt;asm/mmu_context.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/pgtable.h&gt;
macro_line|#include &lt;asm/core_pyxis.h&gt;
macro_line|#include &quot;proto.h&quot;
macro_line|#include &quot;irq.h&quot;
macro_line|#include &quot;bios32.h&quot;
macro_line|#include &quot;machvec.h&quot;
r_static
r_void
DECL|function|sx164_update_irq_hw
id|sx164_update_irq_hw
c_func
(paren
r_int
r_int
id|irq
comma
r_int
r_int
id|mask
comma
r_int
id|unmask_p
)paren
(brace
r_if
c_cond
(paren
id|irq
op_ge
l_int|16
)paren
(brace
multiline_comment|/* Make CERTAIN none of the bogus ints get enabled */
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_MASK
op_assign
op_complement
(paren
(paren
r_int
)paren
id|mask
op_rshift
l_int|16
)paren
op_amp
op_complement
l_int|0x000000000000003bUL
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* ... and read it back to make sure it got written.  */
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_MASK
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|irq
op_ge
l_int|8
)paren
id|outb
c_func
(paren
id|mask
op_rshift
l_int|8
comma
l_int|0xA1
)paren
suffix:semicolon
multiline_comment|/* ISA PIC2 */
r_else
id|outb
c_func
(paren
id|mask
comma
l_int|0x21
)paren
suffix:semicolon
multiline_comment|/* ISA PIC1 */
)brace
r_static
r_void
DECL|function|sx164_srm_update_irq_hw
id|sx164_srm_update_irq_hw
c_func
(paren
r_int
r_int
id|irq
comma
r_int
r_int
id|mask
comma
r_int
id|unmask_p
)paren
(brace
r_if
c_cond
(paren
id|irq
op_ge
l_int|16
)paren
(brace
r_if
c_cond
(paren
id|unmask_p
)paren
id|cserve_ena
c_func
(paren
id|irq
op_minus
l_int|16
)paren
suffix:semicolon
r_else
id|cserve_dis
c_func
(paren
id|irq
op_minus
l_int|16
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|irq
op_ge
l_int|8
)paren
id|outb
c_func
(paren
id|mask
op_rshift
l_int|8
comma
l_int|0xA1
)paren
suffix:semicolon
multiline_comment|/* ISA PIC2 */
r_else
id|outb
c_func
(paren
id|mask
comma
l_int|0x21
)paren
suffix:semicolon
multiline_comment|/* ISA PIC1 */
)brace
r_static
r_void
DECL|function|sx164_device_interrupt
id|sx164_device_interrupt
c_func
(paren
r_int
r_int
id|vector
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
r_int
id|pld
comma
id|tmp
suffix:semicolon
r_int
r_int
id|i
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
id|save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
multiline_comment|/* Read the interrupt summary register of PYXIS */
id|pld
op_assign
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_REQ
suffix:semicolon
multiline_comment|/*&n;&t; * For now, AND off any bits we are not interested in:&n;&t; *  HALT (2), timer (6), ISA Bridge (7)&n;&t; * then all the PCI slots/INTXs (8-23)&n;&t; */
multiline_comment|/* Maybe HALT should only be used for SRM console boots? */
id|pld
op_and_assign
l_int|0x0000000000ffffc0UL
suffix:semicolon
multiline_comment|/*&n;&t; * Now for every possible bit set, work through them and call&n;&t; * the appropriate interrupt handler.&n;&t; */
r_while
c_loop
(paren
id|pld
)paren
(brace
id|i
op_assign
id|ffz
c_func
(paren
op_complement
id|pld
)paren
suffix:semicolon
id|pld
op_and_assign
id|pld
op_minus
l_int|1
suffix:semicolon
multiline_comment|/* clear least bit set */
r_if
c_cond
(paren
id|i
op_eq
l_int|7
)paren
(brace
id|isa_device_interrupt
c_func
(paren
id|vector
comma
id|regs
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|i
op_eq
l_int|6
)paren
(brace
r_continue
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* if not timer int */
id|handle_irq
c_func
(paren
l_int|16
op_plus
id|i
comma
l_int|16
op_plus
id|i
comma
id|regs
)paren
suffix:semicolon
)brace
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_REQ
op_assign
l_int|1UL
op_lshift
id|i
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|tmp
op_assign
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_REQ
suffix:semicolon
)brace
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|sx164_init_irq
id|sx164_init_irq
c_func
(paren
r_void
)paren
(brace
id|outb
c_func
(paren
l_int|0
comma
id|DMA1_RESET_REG
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0
comma
id|DMA2_RESET_REG
)paren
suffix:semicolon
r_if
c_cond
(paren
id|alpha_using_srm
)paren
(brace
id|alpha_mv.update_irq_hw
op_assign
id|sx164_srm_update_irq_hw
suffix:semicolon
id|alpha_mv.device_interrupt
op_assign
id|srm_device_interrupt
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* Note invert on MASK bits. */
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_MASK
op_assign
op_complement
(paren
(paren
r_int
)paren
id|alpha_irq_mask
op_rshift
l_int|16
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_MASK
suffix:semicolon
)brace
id|enable_irq
c_func
(paren
l_int|16
op_plus
l_int|6
)paren
suffix:semicolon
multiline_comment|/* enable timer */
id|enable_irq
c_func
(paren
l_int|16
op_plus
l_int|7
)paren
suffix:semicolon
multiline_comment|/* enable ISA PIC cascade */
id|enable_irq
c_func
(paren
l_int|2
)paren
suffix:semicolon
multiline_comment|/* enable cascade */
)brace
multiline_comment|/*&n; * PCI Fixup configuration.&n; *&n; * Summary @ PYXIS_INT_REQ:&n; * Bit      Meaning&n; * 0        RSVD&n; * 1        NMI&n; * 2        Halt/Reset switch&n; * 3        MBZ&n; * 4        RAZ&n; * 5        RAZ&n; * 6        Interval timer (RTC)&n; * 7        PCI-ISA Bridge&n; * 8        Interrupt Line A from slot 3&n; * 9        Interrupt Line A from slot 2&n; *10        Interrupt Line A from slot 1&n; *11        Interrupt Line A from slot 0&n; *12        Interrupt Line B from slot 3&n; *13        Interrupt Line B from slot 2&n; *14        Interrupt Line B from slot 1&n; *15        Interrupt line B from slot 0&n; *16        Interrupt Line C from slot 3&n; *17        Interrupt Line C from slot 2&n; *18        Interrupt Line C from slot 1&n; *19        Interrupt Line C from slot 0&n; *20        Interrupt Line D from slot 3&n; *21        Interrupt Line D from slot 2&n; *22        Interrupt Line D from slot 1&n; *23        Interrupt Line D from slot 0&n; *&n; * IdSel       &n; *   5  32 bit PCI option slot 2&n; *   6  64 bit PCI option slot 0&n; *   7  64 bit PCI option slot 1&n; *   8  Cypress I/O&n; *   9  32 bit PCI option slot 3&n; * &n; */
r_static
r_int
id|__init
DECL|function|sx164_map_irq
id|sx164_map_irq
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
r_int
id|slot
comma
r_int
id|pin
)paren
(brace
r_static
r_char
id|irq_tab
(braket
l_int|5
)braket
(braket
l_int|5
)braket
id|__initlocaldata
op_assign
(brace
multiline_comment|/*INT    INTA   INTB   INTC   INTD */
(brace
l_int|16
op_plus
l_int|9
comma
l_int|16
op_plus
l_int|9
comma
l_int|16
op_plus
l_int|13
comma
l_int|16
op_plus
l_int|17
comma
l_int|16
op_plus
l_int|21
)brace
comma
multiline_comment|/* IdSel 5 slot 2 J17 */
(brace
l_int|16
op_plus
l_int|11
comma
l_int|16
op_plus
l_int|11
comma
l_int|16
op_plus
l_int|15
comma
l_int|16
op_plus
l_int|19
comma
l_int|16
op_plus
l_int|23
)brace
comma
multiline_comment|/* IdSel 6 slot 0 J19 */
(brace
l_int|16
op_plus
l_int|10
comma
l_int|16
op_plus
l_int|10
comma
l_int|16
op_plus
l_int|14
comma
l_int|16
op_plus
l_int|18
comma
l_int|16
op_plus
l_int|22
)brace
comma
multiline_comment|/* IdSel 7 slot 1 J18 */
(brace
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
)brace
comma
multiline_comment|/* IdSel 8 SIO        */
(brace
l_int|16
op_plus
l_int|8
comma
l_int|16
op_plus
l_int|8
comma
l_int|16
op_plus
l_int|12
comma
l_int|16
op_plus
l_int|16
comma
l_int|16
op_plus
l_int|20
)brace
multiline_comment|/* IdSel 9 slot 3 J15 */
)brace
suffix:semicolon
r_const
r_int
id|min_idsel
op_assign
l_int|5
comma
id|max_idsel
op_assign
l_int|9
comma
id|irqs_per_slot
op_assign
l_int|5
suffix:semicolon
r_return
id|COMMON_TABLE_LOOKUP
suffix:semicolon
)brace
r_void
id|__init
DECL|function|sx164_pci_fixup
id|sx164_pci_fixup
c_func
(paren
r_void
)paren
(brace
id|layout_all_busses
c_func
(paren
id|DEFAULT_IO_BASE
comma
id|DEFAULT_MEM_BASE
)paren
suffix:semicolon
id|common_pci_fixup
c_func
(paren
id|sx164_map_irq
comma
id|common_swizzle
)paren
suffix:semicolon
id|SMC669_Init
c_func
(paren
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * The System Vector&n; */
DECL|variable|__initmv
r_struct
id|alpha_machine_vector
id|sx164_mv
id|__initmv
op_assign
(brace
id|vector_name
suffix:colon
l_string|&quot;SX164&quot;
comma
id|DO_EV5_MMU
comma
id|DO_DEFAULT_RTC
comma
id|DO_PYXIS_IO
comma
id|DO_PYXIS_BUS
comma
id|machine_check
suffix:colon
id|pyxis_machine_check
comma
id|max_dma_address
suffix:colon
id|ALPHA_MAX_DMA_ADDRESS
comma
id|nr_irqs
suffix:colon
l_int|40
comma
id|irq_probe_mask
suffix:colon
id|_PROBE_MASK
c_func
(paren
l_int|40
)paren
comma
id|update_irq_hw
suffix:colon
id|sx164_update_irq_hw
comma
id|ack_irq
suffix:colon
id|generic_ack_irq
comma
id|device_interrupt
suffix:colon
id|sx164_device_interrupt
comma
id|init_arch
suffix:colon
id|pyxis_init_arch
comma
id|init_irq
suffix:colon
id|sx164_init_irq
comma
id|init_pit
suffix:colon
id|generic_init_pit
comma
id|pci_fixup
suffix:colon
id|sx164_pci_fixup
comma
id|kill_arch
suffix:colon
id|generic_kill_arch
comma
)brace
suffix:semicolon
id|ALIAS_MV
c_func
(paren
id|sx164
)paren
eof
