TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/DESCoreTester.v

TOPLEVEL=DESCoreTester
MODULE=DESCoreTester

include ../../common/Makefile.sim
