#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sun Nov 26 11:57:41 2017
# Process ID: 10076
# Current directory: C:/JPEG_Thesis_2/BRAM_System_Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10260 C:\JPEG_Thesis_2\BRAM_System_Final\BRAM_System_Final.xpr
# Log file: C:/JPEG_Thesis_2/BRAM_System_Final/vivado.log
# Journal file: C:/JPEG_Thesis_2/BRAM_System_Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/BRAM_FPGA_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DCT_JPEG2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_Mux'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/PRLab/Sources/ip_repo/JPEG_PR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_BRAM_2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 866.230 ; gain = 185.047
open_bd_design {C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:DARC_BRAM2:1.0 - DARC_BRAM2_0
Adding cell -- xilinx.com:user:DARC_Mux:1.0 - DARC_Mux_0
Adding cell -- xilinx.com:user:bram:1.0 - bram_0
Adding cell -- xilinx.com:user:controller:1.0 - controller_0
Adding cell -- xilinx.com:user:ARM_FPGA_Control_Bus:1.0 - ARM_FPGA_Control_Bus_0
Adding cell -- xilinx.com:user:JPEG_PR:1.0 - JPEG_PR_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <bram_design_system> from BD file <C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd>
ipx::edit_ip_in_project -upgrade true -name JPEG_PR_v1_0_project -directory C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.tmp/JPEG_PR_v1_0_project c:/JPEG_Thesis_2/PRLab/Sources/ip_repo/JPEG_PR_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/BRAM_FPGA_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DCT_JPEG2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_Mux'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/PRLab/Sources/ip_repo/JPEG_PR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_BRAM_2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 950.488 ; gain = 38.727
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/jpeg_thesis_2/bram_system_final/bram_system_final.tmp/jpeg_pr_v1_0_project/JPEG_PR_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/jpeg_thesis_2/bram_system_final/bram_system_final.tmp/jpeg_pr_v1_0_project/JPEG_PR_v1_0_project.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Sun Nov 26 12:35:17 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 26 12:35:17 2017...
close_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 978.219 ; gain = 0.000
update_ip_catalog -rebuild -repo_path c:/JPEG_Thesis_2/PRLab/Sources/ip_repo/JPEG_PR_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/JPEG_Thesis_2/PRLab/Sources/ip_repo/JPEG_PR_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:JPEG_PR:1.0 [get_ips  bram_design_system_JPEG_PR_0_1] -log ip_upgrade.log
Upgrading 'C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd'
INFO: [IP_Flow 19-3422] Upgraded bram_design_system_JPEG_PR_0_1 (JPEG_PR_v1.0 1.0) from revision 3 to revision 4
WARNING: [BD 41-1731] Type mismatch between connected pins: /ARM_FPGA_Control_Bus_0/compute_wakeup(rst) and /JPEG_PR_0_upgraded_ipi/jpeg_in_compute(undef)
Wrote  : <C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/JPEG_Thesis_2/BRAM_System_Final/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips bram_design_system_JPEG_PR_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd]
Verilog Output written to : C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/hdl/bram_design_system.v
Verilog Output written to : C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/hdl/bram_design_system_wrapper.v
Wrote  : <C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DARC_BRAM2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DARC_Mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ARM_FPGA_Control_Bus_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JPEG_PR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/hw_handoff/bram_design_system.hwh
Generated Block Design Tcl file C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/hw_handoff/bram_design_system_bd.tcl
Generated Hardware Definition File C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/hdl/bram_design_system.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1133.008 ; gain = 144.152
export_ip_user_files -of_objects [get_files C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd] -directory C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.ip_user_files/sim_scripts -ip_user_files_dir C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.ip_user_files -ipstatic_source_dir C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.cache/compile_simlib/modelsim} {questa=C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.cache/compile_simlib/questa} {riviera=C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.cache/compile_simlib/riviera} {activehdl=C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 26 12:48:51 2017...
