// Seed: 1749391953
module module_0 (
    input  wand id_0,
    output wor  id_1,
    input  wire id_2
);
  logic [7:0] id_4;
  supply0 id_5 = 1 == id_4[1] * 1 - id_5;
endmodule
module module_1 (
    output wor   id_0,
    input  tri   id_1,
    input  tri   id_2,
    input  uwire id_3,
    input  tri1  id_4,
    output wor   id_5
);
  initial begin : LABEL_0
    begin : LABEL_0
      if (id_3 == id_1) begin : LABEL_0
        if (1 || 1 && id_1 || id_2 !=? id_1 || id_1) assert (1);
      end
      id_0 = id_3;
    end
  end
  id_7 :
  assert property (@(posedge 1 + id_1) 1 || 1)
  else $display;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_4
  );
  assign modCall_1.type_8 = 0;
  tri0 id_8;
  assign id_8 = id_7;
endmodule
