### ğŸš€ Sreenesh K S  

**âš¡ Electronics Engineer | VLSI & Embedded Enthusiast | AI/DS Minor**  

ğŸ“Œ **Pursuing BTech in ECE** with *Minor in AI & Data Science*  
ğŸ”¬ **Core Interests:** VLSI Design â€¢ Verilog â€¢ ASIC/FPGA Verification â€¢ Embedded Systems  
ğŸ **Tech Stack:** Python â€¢ SQL â€¢ MATLAB â€¢ Cadence â€¢ Xilinx Vivado  

ğŸ”¥ **Projects:**  
- ğŸ“Ÿ **TRNG Accelerator Design, Verification and Evaluation in FPGA & ASIC**  
  *(Verilog-based design + testbench for true random number generation using ring oscillators and Von Neumann Debiasing)*  
- ğŸ¤– **Telecare Smart-Door Assistance for Bedridden Patients**  
  *(Embedded C with ESP8266, Twilio API, and Telegram Bot for real-time door control)*  
- ğŸ–¼ï¸ **DCT-Based Image Watermarking System in MATLAB**  
  *(MATLAB App Designer GUI + Live Script for invisible watermark embedding and extraction with noise resilience testing)*

 

ğŸŒ± **Currently Learning:** System Verilog & UVM â€¢ Formal Verification 

ğŸ“« **Letâ€™s Connect:**  
[![LinkedIn](https://img.shields.io/badge/LinkedIn-0A66C2?style=for-the-badge&logo=linkedin)](https://www.linkedin.com/in/sreenesh-ks/)  
[![Email](https://img.shields.io/badge/Gmail-D14836?style=for-the-badge&logo=gmail&logoColor=white)](mailto:sreenesh.k.s012@gmail.com)  


![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=SreeneshKS&layout=compact)


![GitHub Stats](https://github-readme-stats.vercel.app/api?username=SreeneshKS&hide=contribs,prs)
---
ğŸ“Š **Profile Visits:** ![Visitor Count](https://komarev.com/ghpvc/?username=SreeneshKS&color=blue)  
### **ğŸ› ï¸ Tech Stack**  
![Python](https://img.shields.io/badge/Python-3776AB?style=flat&logo=python&logoColor=white)  
![Verilog](https://img.shields.io/badge/Verilog-000000?style=flat&logo=verilog&logoColor=white)  
![SQL](https://img.shields.io/badge/SQL-4479A1?style=flat&logo=postgresql&logoColor=white)
![MATLAB](https://img.shields.io/badge/MATLAB-0076A8?style=flat&logo=matlab&logoColor=white)

