0.6
2018.1
Apr  4 2018
18:43:17
/home/vighnesh/project_4/project_4.sim/sim_1/synth/timing/xsim/ram_cell_time_synth.v,1531735096,verilog,,,,RAM32X1D_HD1;RAM32X1D_HD10;RAM32X1D_HD11;RAM32X1D_HD12;RAM32X1D_HD13;RAM32X1D_HD14;RAM32X1D_HD15;RAM32X1D_HD16;RAM32X1D_HD17;RAM32X1D_HD18;RAM32X1D_HD19;RAM32X1D_HD2;RAM32X1D_HD20;RAM32X1D_HD21;RAM32X1D_HD22;RAM32X1D_HD23;RAM32X1D_HD24;RAM32X1D_HD25;RAM32X1D_HD26;RAM32X1D_HD27;RAM32X1D_HD28;RAM32X1D_HD29;RAM32X1D_HD3;RAM32X1D_HD30;RAM32X1D_HD31;RAM32X1D_HD4;RAM32X1D_HD5;RAM32X1D_HD6;RAM32X1D_HD7;RAM32X1D_HD8;RAM32X1D_HD9;RAM32X1D_UNIQ_BASE_;dual_port_ram;dual_port_ram_0;dual_port_ram_1;dual_port_ram_2;glbl;mm_unit;ram_cell;simple_multiplier,,,,,,,,
